#-----------------------------------------------------------
# Vivado v2022.2.2 (64-bit)
# SW Build 3788238 on Tue Feb 21 19:59:23 MST 2023
# IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
# Start of session at: Sun Jun 30 19:14:57 2024
# Process ID: 1991812
# Current directory: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/impl_1
# Command line: vivado -log top_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top_wrapper.tcl -notrace
# Log file: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_wrapper.vdi
# Journal file: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/impl_1/vivado.jou
# Running On: nags27, OS: Linux, CPU Frequency: 3099.929 MHz, CPU Physical cores: 20, Host memory: 405693 MB
#-----------------------------------------------------------
source top_wrapper.tcl -notrace
INFO: Dispatch client connection id - 36651
source /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/scripts/impl_1/_full_init_pre.tcl
create_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1837.113 ; gain = 90.961 ; free physical = 30670 ; free virtual = 115131
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/xo/ip_repo/xilinx_com_hls_sink_from_aie_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/xo/ip_repo/xilinx_com_hls_setup_aie_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/xilinx/software/Vitis/2022.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/xilinx/software/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:Data_Mover_XIP:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/data_mover' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/data_mover
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:adapter_v3_0:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/adapter_v3_0' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/adapter_v3_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axis_ic2sgdma:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/axis_ic2sgdma_v1_0' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/axis_ic2sgdma_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:Event_Pulse:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/event_pulse_v1_0' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/event_pulse_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:sds_lib:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/sds_lib' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/sds_lib
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:sds:sds_mem_sink:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/sds_mem_sink' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/sds_mem_sink
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:xrt_queue:1.1'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/xrt_queue_v1_1' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/xrt_queue_v1_1
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:aximm_tieoff_v1_0:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/aximm_tieoff_v1_0' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/aximm_tieoff_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:maxis_tieoff_v1_0:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/maxis_tieoff_v1_0' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/maxis_tieoff_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:saxis_tieoff_v1_0:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/saxis_tieoff_v1_0' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/saxis_tieoff_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:ovld_reg:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/ovld_reg_v1_0' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/ovld_reg_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:xrt_queue:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/xrt_queue_v1_0' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/xrt_queue_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axi_fifo_register:3.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/axi_fifo_register_v3_0' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/axi_fifo_register_v3_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:stream_gate:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/stream_gate_v1_0' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/stream_gate_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:sgdma2axis_ic:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/sgdma2axis_ic_v1_0' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/sgdma2axis_ic_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:sds:sds_mem_source:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/sds_mem_source' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/sds_mem_source
update_ip_catalog: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2033.957 ; gain = 192.844 ; free physical = 30505 ; free virtual = 114968
Command: link_design -part xcvc1902-vsvd1760-2MP-e-S -reconfig_partitions top_i/ulp
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to dcp top: top_wrapper
INFO: [Device 21-403] Loading part xcvc1902-vsvd1760-2MP-e-S
INFO: [Project 1-454] Reading design checkpoint '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp_inst_0.dcp' for cell 'top_i/ulp'
INFO: [Project 1-454] Reading design checkpoint '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_dbg_fw_0/ulp_inst_0_axi_dbg_fw_0.dcp' for cell 'top_i/ulp/axi_dbg_fw'
INFO: [Project 1-454] Reading design checkpoint '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_dbg_hub_0/ulp_inst_0_axi_dbg_hub_0.dcp' for cell 'top_i/ulp/axi_dbg_hub'
INFO: [Project 1-454] Reading design checkpoint '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_gpio_null_user_0/ulp_inst_0_axi_gpio_null_user_0.dcp' for cell 'top_i/ulp/axi_gpio_null_user'
INFO: [Project 1-454] Reading design checkpoint '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_axi_noc_kernel0_S00_AXI_0/ulp_inst_0_axi_ic_axi_noc_kernel0_S00_AXI_0.dcp' for cell 'top_i/ulp/axi_ic_axi_noc_kernel0_S00_AXI'
INFO: [Project 1-454] Reading design checkpoint '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_axi_noc_kernel0_S01_AXI_0/ulp_inst_0_axi_ic_axi_noc_kernel0_S01_AXI_0.dcp' for cell 'top_i/ulp/axi_ic_axi_noc_kernel0_S01_AXI'
INFO: [Project 1-454] Reading design checkpoint '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_user_0/ulp_inst_0_axi_ic_user_0.dcp' for cell 'top_i/ulp/axi_ic_user'
INFO: [Project 1-454] Reading design checkpoint '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_user_extend_0/ulp_inst_0_axi_ic_user_extend_0.dcp' for cell 'top_i/ulp/axi_ic_user_extend'
INFO: [Project 1-454] Reading design checkpoint '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_aie_prog_0/ulp_inst_0_axi_noc_aie_prog_0.dcp' for cell 'top_i/ulp/axi_noc_aie_prog'
INFO: [Project 1-454] Reading design checkpoint '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_h2c_0/ulp_inst_0_axi_noc_h2c_0.dcp' for cell 'top_i/ulp/axi_noc_h2c'
INFO: [Project 1-454] Reading design checkpoint '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/ulp_inst_0_axi_noc_kernel0_0.dcp' for cell 'top_i/ulp/axi_noc_kernel0'
INFO: [Project 1-454] Reading design checkpoint '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_sc_plram_0/ulp_inst_0_axi_sc_plram_0.dcp' for cell 'top_i/ulp/axi_sc_plram'
INFO: [Project 1-454] Reading design checkpoint '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_dwc_setup_aie_0_s_0/ulp_inst_0_dwc_setup_aie_0_s_0.dcp' for cell 'top_i/ulp/dwc_setup_aie_0_s'
INFO: [Project 1-454] Reading design checkpoint '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_dwc_setup_aie_1_s_0/ulp_inst_0_dwc_setup_aie_1_s_0.dcp' for cell 'top_i/ulp/dwc_setup_aie_1_s'
INFO: [Project 1-454] Reading design checkpoint '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_gate_dbgfw_or_0/ulp_inst_0_gate_dbgfw_or_0.dcp' for cell 'top_i/ulp/gate_dbgfw_or'
INFO: [Project 1-454] Reading design checkpoint '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_ip_pipe_dbg_hub_fw_00_0/ulp_inst_0_ip_pipe_dbg_hub_fw_00_0.dcp' for cell 'top_i/ulp/ip_pipe_dbg_hub_fw_00'
INFO: [Project 1-454] Reading design checkpoint '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_ip_pipe_ext_tog_kernel_00_null_0/ulp_inst_0_ip_pipe_ext_tog_kernel_00_null_0.dcp' for cell 'top_i/ulp/ip_pipe_ext_tog_kernel_00_null'
INFO: [Project 1-454] Reading design checkpoint '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_ip_pipe_ext_tog_kernel_01_null_0/ulp_inst_0_ip_pipe_ext_tog_kernel_01_null_0.dcp' for cell 'top_i/ulp/ip_pipe_ext_tog_kernel_01_null'
INFO: [Project 1-454] Reading design checkpoint '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_plram_ctrl_0/ulp_inst_0_plram_ctrl_0.dcp' for cell 'top_i/ulp/plram_ctrl'
INFO: [Project 1-454] Reading design checkpoint '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_plram_ctrl_bram_0/ulp_inst_0_plram_ctrl_bram_0.dcp' for cell 'top_i/ulp/plram_ctrl_bram'
INFO: [Project 1-454] Reading design checkpoint '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_setup_aie_0_0/ulp_inst_0_setup_aie_0_0.dcp' for cell 'top_i/ulp/setup_aie_0'
INFO: [Project 1-454] Reading design checkpoint '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_setup_aie_1_0/ulp_inst_0_setup_aie_1_0.dcp' for cell 'top_i/ulp/setup_aie_1'
INFO: [Project 1-454] Reading design checkpoint '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_sink_from_aie_0_0/ulp_inst_0_sink_from_aie_0_0.dcp' for cell 'top_i/ulp/sink_from_aie_0'
INFO: [Project 1-454] Reading design checkpoint '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_pipereg_kernel0_0/ulp_inst_0_pipereg_kernel0_0.dcp' for cell 'top_i/ulp/reset_controllers/pipereg_kernel0'
INFO: [Project 1-454] Reading design checkpoint '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_pipereg_kernel1_0/ulp_inst_0_pipereg_kernel1_0.dcp' for cell 'top_i/ulp/reset_controllers/pipereg_kernel1'
INFO: [Project 1-454] Reading design checkpoint '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_pipereg_pcie0_0/ulp_inst_0_pipereg_pcie0_0.dcp' for cell 'top_i/ulp/reset_controllers/pipereg_pcie0'
INFO: [Project 1-454] Reading design checkpoint '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_pipereg_pl_axi0_0/ulp_inst_0_pipereg_pl_axi0_0.dcp' for cell 'top_i/ulp/reset_controllers/pipereg_pl_axi0'
INFO: [Project 1-454] Reading design checkpoint '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_reset_sync_fixed_0/ulp_inst_0_reset_sync_fixed_0.dcp' for cell 'top_i/ulp/reset_controllers/reset_sync_fixed'
INFO: [Project 1-454] Reading design checkpoint '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_reset_sync_kernel0_0/ulp_inst_0_reset_sync_kernel0_0.dcp' for cell 'top_i/ulp/reset_controllers/reset_sync_kernel0'
INFO: [Project 1-454] Reading design checkpoint '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_reset_sync_kernel1_0/ulp_inst_0_reset_sync_kernel1_0.dcp' for cell 'top_i/ulp/reset_controllers/reset_sync_kernel1'
Netlist sorting complete. Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3300.441 ; gain = 16.000 ; free physical = 29055 ; free virtual = 113537
INFO: [Netlist 29-17] Analyzing 1888 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 4 CPU seconds
INFO: [Chipscope 16-579] Latest version is versal_cips_v3_3 for versal_cips_v3_2
INFO: [Project 1-479] Netlist was created with Vivado 2022.2.2
INFO: [Constraints 18-6359] No Clock Expansion Window constraints config file entry for device xcvc1902.  GCLK Deskew mode will be Off and cannot be enabled via GCLK_DESKEW override.
INFO: [Constraints 18-5720] The default GCLK Deskew mode is Off.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: top_i/ulp/axi_dbg_hub UUID: fb0fe778-2d73-5f9a-a5e3-705ed8bfac07 
Reading Traffic File '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/xilinx_vck5000_gen4x8_qdma_2_202220_1_bb_locked/top_wrapper.nts'
INFO: [Ipconfig 75-709] Read and Merge Traffic Stats:  Before Read: 0 insts (0 INI), 0 paths (0 INI). Read In: 22 insts (3 INI), 70 paths (15 INI). After Merge: 22 insts (3 INI), 70 paths (15 INI). Noc Frequency: 1000 0 error slaves
Reading NOC Solution File '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/xilinx_vck5000_gen4x8_qdma_2_202220_1_bb_locked/top_wrapper.ncr'
INFO: [Constraints 18-5158] Loading Memory Image Database: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/xilinx_vck5000_gen4x8_qdma_2_202220_1_bb_locked/top_wrapper_mem_image.db
Reading AI Engine Project File '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/system.aieprj' for cell 'top_i/ulp'
Reading Logical Architecture File '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/system/aiearchive/vivado/logical_arch_aie.larch' for cell 'top_i/ulp/ai_engine_0'
Reading Traffic File '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/nsln/ulp_inst_0.nts' for cell 'top_i/ulp'
INFO: [Ipconfig 75-709] Read and Merge Traffic Stats:  Before Read: 22 insts (3 INI), 70 paths (15 INI). Read In: 9 insts (3 INI), 3 paths (3 INI). After Merge: 25 insts (0 INI), 82 paths (0 INI). Noc Frequency: 1000 0 error slaves
Reading AI Engine Shim Solution File '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/system/aiearchive/arch/aieshim_solution.aiesol'
Skip Reading NOC Solution File '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp_inst_0/ulp_inst_0.ncr' for cell 'top_i/ulp'
Reading AI Engine netlist file '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/system/aiearchive/temp/graph_aie_netlist.aiexn' for cell 'top_i/ulp/ai_engine_0'
WARNING: [Constraints 18-294] Collapsing instance top_i/ulp/ai_engine_0/aie_nl_inst into physical block  in floorplan design_1
Reading AI Engine constraints file '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/system/aiearchive/temp/graph_aie_constraints.aiecst' for cell 'top_i/ulp/ai_engine_0/aie_nl_inst'
WARNING: [Ipconfig 75-856] LineFinder::LineFinder() - could not open file for reading: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/system/aiearchive/temp/graph_aie_constraints.aiecst
WARNING: [Ipconfig 75-856] LineFinder::LineFinder() - could not open file for reading: /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/system/aiearchive/temp/graph_aie_constraints.aiecst
Reading AI Engine solution file '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/system/aiearchive/temp/graph_aie.aiesol' for cell 'top_i/ulp/ai_engine_0/aie_nl_inst'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_sc_plram_0/bd_0/ip/ip_1/bd_a6d9_psr0_0_board.xdc] for cell 'top_i/ulp/axi_sc_plram/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_sc_plram_0/bd_0/ip/ip_1/bd_a6d9_psr0_0_board.xdc] for cell 'top_i/ulp/axi_sc_plram/inst/clk_map/psr0/U0'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_reset_sync_kernel1_0/ulp_inst_0_reset_sync_kernel1_0_board.xdc] for cell 'top_i/ulp/reset_controllers/reset_sync_kernel1/U0'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_reset_sync_kernel1_0/ulp_inst_0_reset_sync_kernel1_0_board.xdc] for cell 'top_i/ulp/reset_controllers/reset_sync_kernel1/U0'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_reset_sync_kernel0_0/ulp_inst_0_reset_sync_kernel0_0.xdc] for cell 'top_i/ulp/reset_controllers/reset_sync_kernel0/U0'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_reset_sync_kernel0_0/ulp_inst_0_reset_sync_kernel0_0.xdc] for cell 'top_i/ulp/reset_controllers/reset_sync_kernel0/U0'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_reset_sync_kernel0_0/ulp_inst_0_reset_sync_kernel0_0_board.xdc] for cell 'top_i/ulp/reset_controllers/reset_sync_kernel0/U0'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_reset_sync_kernel0_0/ulp_inst_0_reset_sync_kernel0_0_board.xdc] for cell 'top_i/ulp/reset_controllers/reset_sync_kernel0/U0'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_plram_ctrl_bram_0/ulp_inst_0_plram_ctrl_bram_0_waivers.xdc] for cell 'top_i/ulp/plram_ctrl_bram/inst'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_plram_ctrl_bram_0/ulp_inst_0_plram_ctrl_bram_0_waivers.xdc] for cell 'top_i/ulp/plram_ctrl_bram/inst'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_sc_plram_0/bd_0/ip/ip_3/bd_a6d9_psr_aclk1_0.xdc] for cell 'top_i/ulp/axi_sc_plram/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_sc_plram_0/bd_0/ip/ip_3/bd_a6d9_psr_aclk1_0.xdc] for cell 'top_i/ulp/axi_sc_plram/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_sc_plram_0/bd_0/ip/ip_3/bd_a6d9_psr_aclk1_0_board.xdc] for cell 'top_i/ulp/axi_sc_plram/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_sc_plram_0/bd_0/ip/ip_3/bd_a6d9_psr_aclk1_0_board.xdc] for cell 'top_i/ulp/axi_sc_plram/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_sc_plram_0/bd_0/ip/ip_2/bd_a6d9_psr_aclk_0.xdc] for cell 'top_i/ulp/axi_sc_plram/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_sc_plram_0/bd_0/ip/ip_2/bd_a6d9_psr_aclk_0.xdc] for cell 'top_i/ulp/axi_sc_plram/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_sc_plram_0/bd_0/ip/ip_2/bd_a6d9_psr_aclk_0_board.xdc] for cell 'top_i/ulp/axi_sc_plram/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_sc_plram_0/bd_0/ip/ip_2/bd_a6d9_psr_aclk_0_board.xdc] for cell 'top_i/ulp/axi_sc_plram/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_sc_plram_0/bd_0/ip/ip_1/bd_a6d9_psr0_0.xdc] for cell 'top_i/ulp/axi_sc_plram/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_sc_plram_0/bd_0/ip/ip_1/bd_a6d9_psr0_0.xdc] for cell 'top_i/ulp/axi_sc_plram/inst/clk_map/psr0/U0'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_reset_sync_kernel1_0/ulp_inst_0_reset_sync_kernel1_0.xdc] for cell 'top_i/ulp/reset_controllers/reset_sync_kernel1/U0'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_reset_sync_kernel1_0/ulp_inst_0_reset_sync_kernel1_0.xdc] for cell 'top_i/ulp/reset_controllers/reset_sync_kernel1/U0'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_user_extend_0/bd_0/ip/ip_1/bd_dad2_psr_aclk_0.xdc] for cell 'top_i/ulp/axi_ic_user_extend/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_user_extend_0/bd_0/ip/ip_1/bd_dad2_psr_aclk_0.xdc] for cell 'top_i/ulp/axi_ic_user_extend/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_user_extend_0/bd_0/ip/ip_1/bd_dad2_psr_aclk_0_board.xdc] for cell 'top_i/ulp/axi_ic_user_extend/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_user_extend_0/bd_0/ip/ip_1/bd_dad2_psr_aclk_0_board.xdc] for cell 'top_i/ulp/axi_ic_user_extend/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_user_0/bd_0/ip/ip_3/bd_d23e_psr_aclk1_0.xdc] for cell 'top_i/ulp/axi_ic_user/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_user_0/bd_0/ip/ip_3/bd_d23e_psr_aclk1_0.xdc] for cell 'top_i/ulp/axi_ic_user/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_user_0/bd_0/ip/ip_3/bd_d23e_psr_aclk1_0_board.xdc] for cell 'top_i/ulp/axi_ic_user/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_user_0/bd_0/ip/ip_3/bd_d23e_psr_aclk1_0_board.xdc] for cell 'top_i/ulp/axi_ic_user/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_user_0/bd_0/ip/ip_2/bd_d23e_psr_aclk_0.xdc] for cell 'top_i/ulp/axi_ic_user/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_user_0/bd_0/ip/ip_2/bd_d23e_psr_aclk_0.xdc] for cell 'top_i/ulp/axi_ic_user/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_user_0/bd_0/ip/ip_2/bd_d23e_psr_aclk_0_board.xdc] for cell 'top_i/ulp/axi_ic_user/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_user_0/bd_0/ip/ip_2/bd_d23e_psr_aclk_0_board.xdc] for cell 'top_i/ulp/axi_ic_user/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_user_0/bd_0/ip/ip_1/bd_d23e_psr0_0.xdc] for cell 'top_i/ulp/axi_ic_user/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_user_0/bd_0/ip/ip_1/bd_d23e_psr0_0.xdc] for cell 'top_i/ulp/axi_ic_user/inst/clk_map/psr0/U0'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_user_0/bd_0/ip/ip_1/bd_d23e_psr0_0_board.xdc] for cell 'top_i/ulp/axi_ic_user/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_user_0/bd_0/ip/ip_1/bd_d23e_psr0_0_board.xdc] for cell 'top_i/ulp/axi_ic_user/inst/clk_map/psr0/U0'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_gpio_null_user_0/ulp_inst_0_axi_gpio_null_user_0.xdc] for cell 'top_i/ulp/axi_gpio_null_user/U0'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_gpio_null_user_0/ulp_inst_0_axi_gpio_null_user_0.xdc] for cell 'top_i/ulp/axi_gpio_null_user/U0'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_h2c_0/bd_0/ip/ip_1/xdc/bd_0dc7_M01_AXI_nsu_0.xdc] for cell 'top_i/ulp/axi_noc_h2c/inst/M01_AXI_nsu/bd_0dc7_M01_AXI_nsu_0_top_INST'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_h2c_0/bd_0/ip/ip_1/xdc/bd_0dc7_M01_AXI_nsu_0.xdc] for cell 'top_i/ulp/axi_noc_h2c/inst/M01_AXI_nsu/bd_0dc7_M01_AXI_nsu_0_top_INST'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_axi_noc_kernel0_S01_AXI_0/bd_0/ip/ip_1/bd_5b68_psr_aclk_0.xdc] for cell 'top_i/ulp/axi_ic_axi_noc_kernel0_S01_AXI/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_axi_noc_kernel0_S01_AXI_0/bd_0/ip/ip_1/bd_5b68_psr_aclk_0.xdc] for cell 'top_i/ulp/axi_ic_axi_noc_kernel0_S01_AXI/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_axi_noc_kernel0_S01_AXI_0/bd_0/ip/ip_1/bd_5b68_psr_aclk_0_board.xdc] for cell 'top_i/ulp/axi_ic_axi_noc_kernel0_S01_AXI/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_axi_noc_kernel0_S01_AXI_0/bd_0/ip/ip_1/bd_5b68_psr_aclk_0_board.xdc] for cell 'top_i/ulp/axi_ic_axi_noc_kernel0_S01_AXI/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_axi_noc_kernel0_S00_AXI_0/bd_0/ip/ip_1/bd_9b78_psr_aclk_0.xdc] for cell 'top_i/ulp/axi_ic_axi_noc_kernel0_S00_AXI/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_axi_noc_kernel0_S00_AXI_0/bd_0/ip/ip_1/bd_9b78_psr_aclk_0.xdc] for cell 'top_i/ulp/axi_ic_axi_noc_kernel0_S00_AXI/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_axi_noc_kernel0_S00_AXI_0/bd_0/ip/ip_1/bd_9b78_psr_aclk_0_board.xdc] for cell 'top_i/ulp/axi_ic_axi_noc_kernel0_S00_AXI/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_axi_noc_kernel0_S00_AXI_0/bd_0/ip/ip_1/bd_9b78_psr_aclk_0_board.xdc] for cell 'top_i/ulp/axi_ic_axi_noc_kernel0_S00_AXI/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_aie_prog_0/ulp_inst_0_axi_noc_aie_prog_0.xdc] for cell 'top_i/ulp/axi_noc_aie_prog/inst'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_aie_prog_0/ulp_inst_0_axi_noc_aie_prog_0.xdc] for cell 'top_i/ulp/axi_noc_aie_prog/inst'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_aie_prog_0/ulp_inst_0_axi_noc_aie_prog_0_board.xdc] for cell 'top_i/ulp/axi_noc_aie_prog/inst'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_aie_prog_0/ulp_inst_0_axi_noc_aie_prog_0_board.xdc] for cell 'top_i/ulp/axi_noc_aie_prog/inst'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_aie_prog_0/bd_0/ip/ip_0/xdc/bd_afcb_M00_AXI_nsu_0.xdc] for cell 'top_i/ulp/axi_noc_aie_prog/inst/M00_AXI_nsu/bd_afcb_M00_AXI_nsu_0_top_INST'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_aie_prog_0/bd_0/ip/ip_0/xdc/bd_afcb_M00_AXI_nsu_0.xdc] for cell 'top_i/ulp/axi_noc_aie_prog/inst/M00_AXI_nsu/bd_afcb_M00_AXI_nsu_0_top_INST'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_h2c_0/ulp_inst_0_axi_noc_h2c_0.xdc] for cell 'top_i/ulp/axi_noc_h2c/inst'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_h2c_0/ulp_inst_0_axi_noc_h2c_0.xdc] for cell 'top_i/ulp/axi_noc_h2c/inst'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_h2c_0/ulp_inst_0_axi_noc_h2c_0_board.xdc] for cell 'top_i/ulp/axi_noc_h2c/inst'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_h2c_0/ulp_inst_0_axi_noc_h2c_0_board.xdc] for cell 'top_i/ulp/axi_noc_h2c/inst'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_gpio_null_user_0/ulp_inst_0_axi_gpio_null_user_0_board.xdc] for cell 'top_i/ulp/axi_gpio_null_user/U0'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_gpio_null_user_0/ulp_inst_0_axi_gpio_null_user_0_board.xdc] for cell 'top_i/ulp/axi_gpio_null_user/U0'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_h2c_0/bd_0/ip/ip_0/xdc/bd_0dc7_M00_AXI_nsu_0.xdc] for cell 'top_i/ulp/axi_noc_h2c/inst/M00_AXI_nsu/bd_0dc7_M00_AXI_nsu_0_top_INST'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_h2c_0/bd_0/ip/ip_0/xdc/bd_0dc7_M00_AXI_nsu_0.xdc] for cell 'top_i/ulp/axi_noc_h2c/inst/M00_AXI_nsu/bd_0dc7_M00_AXI_nsu_0_top_INST'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/ulp_inst_0_axi_noc_kernel0_0.xdc] for cell 'top_i/ulp/axi_noc_kernel0/inst'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/ulp_inst_0_axi_noc_kernel0_0.xdc] for cell 'top_i/ulp/axi_noc_kernel0/inst'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/ulp_inst_0_axi_noc_kernel0_0_board.xdc] for cell 'top_i/ulp/axi_noc_kernel0/inst'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/ulp_inst_0_axi_noc_kernel0_0_board.xdc] for cell 'top_i/ulp/axi_noc_kernel0/inst'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/bd_0/ip/ip_3/xdc/bd_0ad1_S02_AXI_nmu_0.xdc] for cell 'top_i/ulp/axi_noc_kernel0/inst/S02_AXI_nmu/bd_0ad1_S02_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/bd_0/ip/ip_3/xdc/bd_0ad1_S02_AXI_nmu_0.xdc] for cell 'top_i/ulp/axi_noc_kernel0/inst/S02_AXI_nmu/bd_0ad1_S02_AXI_nmu_0_top_INST'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/bd_0/ip/ip_2/xdc/bd_0ad1_S01_AXI_nmu_0.xdc] for cell 'top_i/ulp/axi_noc_kernel0/inst/S01_AXI_nmu/bd_0ad1_S01_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/bd_0/ip/ip_2/xdc/bd_0ad1_S01_AXI_nmu_0.xdc] for cell 'top_i/ulp/axi_noc_kernel0/inst/S01_AXI_nmu/bd_0ad1_S01_AXI_nmu_0_top_INST'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/bd_0/ip/ip_0/xdc/bd_0ad1_S00_AXI_nmu_0.xdc] for cell 'top_i/ulp/axi_noc_kernel0/inst/S00_AXI_nmu/bd_0ad1_S00_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/bd_0/ip/ip_0/xdc/bd_0ad1_S00_AXI_nmu_0.xdc] for cell 'top_i/ulp/axi_noc_kernel0/inst/S00_AXI_nmu/bd_0ad1_S00_AXI_nmu_0_top_INST'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_reset_sync_fixed_0/ulp_inst_0_reset_sync_fixed_0.xdc] for cell 'top_i/ulp/reset_controllers/reset_sync_fixed/U0'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_reset_sync_fixed_0/ulp_inst_0_reset_sync_fixed_0.xdc] for cell 'top_i/ulp/reset_controllers/reset_sync_fixed/U0'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_reset_sync_fixed_0/ulp_inst_0_reset_sync_fixed_0_board.xdc] for cell 'top_i/ulp/reset_controllers/reset_sync_fixed/U0'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_reset_sync_fixed_0/ulp_inst_0_reset_sync_fixed_0_board.xdc] for cell 'top_i/ulp/reset_controllers/reset_sync_fixed/U0'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_sc_plram_0/bd_0/ip/ip_1/bd_a6d9_psr0_0_board.xdc] for cell 'top_i/ulp/axi_sc_plram/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_sc_plram_0/bd_0/ip/ip_1/bd_a6d9_psr0_0_board.xdc] for cell 'top_i/ulp/axi_sc_plram/inst/clk_map/psr0/U0'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_h2c_0/bd_0/ip/ip_1/xdc/bd_0dc7_M01_AXI_nsu_0.xdc] for cell 'top_i/ulp/axi_noc_h2c/inst/M01_AXI_nsu/bd_0dc7_M01_AXI_nsu_0_top_INST'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_h2c_0/bd_0/ip/ip_1/xdc/bd_0dc7_M01_AXI_nsu_0.xdc] for cell 'top_i/ulp/axi_noc_h2c/inst/M01_AXI_nsu/bd_0dc7_M01_AXI_nsu_0_top_INST'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_h2c_0/bd_0/ip/ip_0/xdc/bd_0dc7_M00_AXI_nsu_0.xdc] for cell 'top_i/ulp/axi_noc_h2c/inst/M00_AXI_nsu/bd_0dc7_M00_AXI_nsu_0_top_INST'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_h2c_0/bd_0/ip/ip_0/xdc/bd_0dc7_M00_AXI_nsu_0.xdc] for cell 'top_i/ulp/axi_noc_h2c/inst/M00_AXI_nsu/bd_0dc7_M00_AXI_nsu_0_top_INST'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_axi_noc_kernel0_S01_AXI_0/bd_0/ip/ip_1/bd_5b68_psr_aclk_0.xdc] for cell 'top_i/ulp/axi_ic_axi_noc_kernel0_S01_AXI/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_axi_noc_kernel0_S01_AXI_0/bd_0/ip/ip_1/bd_5b68_psr_aclk_0.xdc] for cell 'top_i/ulp/axi_ic_axi_noc_kernel0_S01_AXI/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_axi_noc_kernel0_S01_AXI_0/bd_0/ip/ip_1/bd_5b68_psr_aclk_0_board.xdc] for cell 'top_i/ulp/axi_ic_axi_noc_kernel0_S01_AXI/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_axi_noc_kernel0_S01_AXI_0/bd_0/ip/ip_1/bd_5b68_psr_aclk_0_board.xdc] for cell 'top_i/ulp/axi_ic_axi_noc_kernel0_S01_AXI/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_sc_plram_0/bd_0/ip/ip_3/bd_a6d9_psr_aclk1_0.xdc] for cell 'top_i/ulp/axi_sc_plram/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_sc_plram_0/bd_0/ip/ip_3/bd_a6d9_psr_aclk1_0.xdc] for cell 'top_i/ulp/axi_sc_plram/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_sc_plram_0/bd_0/ip/ip_3/bd_a6d9_psr_aclk1_0_board.xdc] for cell 'top_i/ulp/axi_sc_plram/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_sc_plram_0/bd_0/ip/ip_3/bd_a6d9_psr_aclk1_0_board.xdc] for cell 'top_i/ulp/axi_sc_plram/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_sc_plram_0/bd_0/ip/ip_2/bd_a6d9_psr_aclk_0.xdc] for cell 'top_i/ulp/axi_sc_plram/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_sc_plram_0/bd_0/ip/ip_2/bd_a6d9_psr_aclk_0.xdc] for cell 'top_i/ulp/axi_sc_plram/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_sc_plram_0/bd_0/ip/ip_2/bd_a6d9_psr_aclk_0_board.xdc] for cell 'top_i/ulp/axi_sc_plram/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_sc_plram_0/bd_0/ip/ip_2/bd_a6d9_psr_aclk_0_board.xdc] for cell 'top_i/ulp/axi_sc_plram/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_sc_plram_0/bd_0/ip/ip_1/bd_a6d9_psr0_0.xdc] for cell 'top_i/ulp/axi_sc_plram/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_sc_plram_0/bd_0/ip/ip_1/bd_a6d9_psr0_0.xdc] for cell 'top_i/ulp/axi_sc_plram/inst/clk_map/psr0/U0'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_h2c_0/ulp_inst_0_axi_noc_h2c_0_board.xdc] for cell 'top_i/ulp/axi_noc_h2c/inst'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_h2c_0/ulp_inst_0_axi_noc_h2c_0_board.xdc] for cell 'top_i/ulp/axi_noc_h2c/inst'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_plram_ctrl_bram_0/ulp_inst_0_plram_ctrl_bram_0_waivers.xdc] for cell 'top_i/ulp/plram_ctrl_bram/inst'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_plram_ctrl_bram_0/ulp_inst_0_plram_ctrl_bram_0_waivers.xdc] for cell 'top_i/ulp/plram_ctrl_bram/inst'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/ulp_inst_0_axi_noc_kernel0_0.xdc] for cell 'top_i/ulp/axi_noc_kernel0/inst'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/ulp_inst_0_axi_noc_kernel0_0.xdc] for cell 'top_i/ulp/axi_noc_kernel0/inst'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/ulp_inst_0_axi_noc_kernel0_0_board.xdc] for cell 'top_i/ulp/axi_noc_kernel0/inst'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/ulp_inst_0_axi_noc_kernel0_0_board.xdc] for cell 'top_i/ulp/axi_noc_kernel0/inst'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/bd_0/ip/ip_3/xdc/bd_0ad1_S02_AXI_nmu_0.xdc] for cell 'top_i/ulp/axi_noc_kernel0/inst/S02_AXI_nmu/bd_0ad1_S02_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/bd_0/ip/ip_3/xdc/bd_0ad1_S02_AXI_nmu_0.xdc] for cell 'top_i/ulp/axi_noc_kernel0/inst/S02_AXI_nmu/bd_0ad1_S02_AXI_nmu_0_top_INST'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/bd_0/ip/ip_2/xdc/bd_0ad1_S01_AXI_nmu_0.xdc] for cell 'top_i/ulp/axi_noc_kernel0/inst/S01_AXI_nmu/bd_0ad1_S01_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/bd_0/ip/ip_2/xdc/bd_0ad1_S01_AXI_nmu_0.xdc] for cell 'top_i/ulp/axi_noc_kernel0/inst/S01_AXI_nmu/bd_0ad1_S01_AXI_nmu_0_top_INST'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/bd_0/ip/ip_0/xdc/bd_0ad1_S00_AXI_nmu_0.xdc] for cell 'top_i/ulp/axi_noc_kernel0/inst/S00_AXI_nmu/bd_0ad1_S00_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_kernel0_0/bd_0/ip/ip_0/xdc/bd_0ad1_S00_AXI_nmu_0.xdc] for cell 'top_i/ulp/axi_noc_kernel0/inst/S00_AXI_nmu/bd_0ad1_S00_AXI_nmu_0_top_INST'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_axi_noc_kernel0_S00_AXI_0/bd_0/ip/ip_1/bd_9b78_psr_aclk_0.xdc] for cell 'top_i/ulp/axi_ic_axi_noc_kernel0_S00_AXI/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_axi_noc_kernel0_S00_AXI_0/bd_0/ip/ip_1/bd_9b78_psr_aclk_0.xdc] for cell 'top_i/ulp/axi_ic_axi_noc_kernel0_S00_AXI/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_axi_noc_kernel0_S00_AXI_0/bd_0/ip/ip_1/bd_9b78_psr_aclk_0_board.xdc] for cell 'top_i/ulp/axi_ic_axi_noc_kernel0_S00_AXI/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_axi_noc_kernel0_S00_AXI_0/bd_0/ip/ip_1/bd_9b78_psr_aclk_0_board.xdc] for cell 'top_i/ulp/axi_ic_axi_noc_kernel0_S00_AXI/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_gpio_null_user_0/ulp_inst_0_axi_gpio_null_user_0.xdc] for cell 'top_i/ulp/axi_gpio_null_user/U0'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_gpio_null_user_0/ulp_inst_0_axi_gpio_null_user_0.xdc] for cell 'top_i/ulp/axi_gpio_null_user/U0'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_aie_prog_0/ulp_inst_0_axi_noc_aie_prog_0_board.xdc] for cell 'top_i/ulp/axi_noc_aie_prog/inst'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_aie_prog_0/ulp_inst_0_axi_noc_aie_prog_0_board.xdc] for cell 'top_i/ulp/axi_noc_aie_prog/inst'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_reset_sync_kernel1_0/ulp_inst_0_reset_sync_kernel1_0.xdc] for cell 'top_i/ulp/reset_controllers/reset_sync_kernel1/U0'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_reset_sync_kernel1_0/ulp_inst_0_reset_sync_kernel1_0.xdc] for cell 'top_i/ulp/reset_controllers/reset_sync_kernel1/U0'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_reset_sync_kernel1_0/ulp_inst_0_reset_sync_kernel1_0_board.xdc] for cell 'top_i/ulp/reset_controllers/reset_sync_kernel1/U0'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_reset_sync_kernel1_0/ulp_inst_0_reset_sync_kernel1_0_board.xdc] for cell 'top_i/ulp/reset_controllers/reset_sync_kernel1/U0'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_user_0/bd_0/ip/ip_3/bd_d23e_psr_aclk1_0.xdc] for cell 'top_i/ulp/axi_ic_user/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_user_0/bd_0/ip/ip_3/bd_d23e_psr_aclk1_0.xdc] for cell 'top_i/ulp/axi_ic_user/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_user_0/bd_0/ip/ip_3/bd_d23e_psr_aclk1_0_board.xdc] for cell 'top_i/ulp/axi_ic_user/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_user_0/bd_0/ip/ip_3/bd_d23e_psr_aclk1_0_board.xdc] for cell 'top_i/ulp/axi_ic_user/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_user_0/bd_0/ip/ip_2/bd_d23e_psr_aclk_0.xdc] for cell 'top_i/ulp/axi_ic_user/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_user_0/bd_0/ip/ip_2/bd_d23e_psr_aclk_0.xdc] for cell 'top_i/ulp/axi_ic_user/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_user_0/bd_0/ip/ip_2/bd_d23e_psr_aclk_0_board.xdc] for cell 'top_i/ulp/axi_ic_user/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_user_0/bd_0/ip/ip_2/bd_d23e_psr_aclk_0_board.xdc] for cell 'top_i/ulp/axi_ic_user/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_user_0/bd_0/ip/ip_1/bd_d23e_psr0_0.xdc] for cell 'top_i/ulp/axi_ic_user/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_user_0/bd_0/ip/ip_1/bd_d23e_psr0_0.xdc] for cell 'top_i/ulp/axi_ic_user/inst/clk_map/psr0/U0'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_user_0/bd_0/ip/ip_1/bd_d23e_psr0_0_board.xdc] for cell 'top_i/ulp/axi_ic_user/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_user_0/bd_0/ip/ip_1/bd_d23e_psr0_0_board.xdc] for cell 'top_i/ulp/axi_ic_user/inst/clk_map/psr0/U0'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_aie_prog_0/ulp_inst_0_axi_noc_aie_prog_0.xdc] for cell 'top_i/ulp/axi_noc_aie_prog/inst'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_aie_prog_0/ulp_inst_0_axi_noc_aie_prog_0.xdc] for cell 'top_i/ulp/axi_noc_aie_prog/inst'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_gpio_null_user_0/ulp_inst_0_axi_gpio_null_user_0_board.xdc] for cell 'top_i/ulp/axi_gpio_null_user/U0'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_gpio_null_user_0/ulp_inst_0_axi_gpio_null_user_0_board.xdc] for cell 'top_i/ulp/axi_gpio_null_user/U0'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_aie_prog_0/bd_0/ip/ip_0/xdc/bd_afcb_M00_AXI_nsu_0.xdc] for cell 'top_i/ulp/axi_noc_aie_prog/inst/M00_AXI_nsu/bd_afcb_M00_AXI_nsu_0_top_INST'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_aie_prog_0/bd_0/ip/ip_0/xdc/bd_afcb_M00_AXI_nsu_0.xdc] for cell 'top_i/ulp/axi_noc_aie_prog/inst/M00_AXI_nsu/bd_afcb_M00_AXI_nsu_0_top_INST'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_reset_sync_kernel0_0/ulp_inst_0_reset_sync_kernel0_0.xdc] for cell 'top_i/ulp/reset_controllers/reset_sync_kernel0/U0'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_reset_sync_kernel0_0/ulp_inst_0_reset_sync_kernel0_0.xdc] for cell 'top_i/ulp/reset_controllers/reset_sync_kernel0/U0'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_reset_sync_kernel0_0/ulp_inst_0_reset_sync_kernel0_0_board.xdc] for cell 'top_i/ulp/reset_controllers/reset_sync_kernel0/U0'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_reset_sync_kernel0_0/ulp_inst_0_reset_sync_kernel0_0_board.xdc] for cell 'top_i/ulp/reset_controllers/reset_sync_kernel0/U0'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_reset_sync_fixed_0/ulp_inst_0_reset_sync_fixed_0.xdc] for cell 'top_i/ulp/reset_controllers/reset_sync_fixed/U0'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_reset_sync_fixed_0/ulp_inst_0_reset_sync_fixed_0.xdc] for cell 'top_i/ulp/reset_controllers/reset_sync_fixed/U0'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_reset_sync_fixed_0/ulp_inst_0_reset_sync_fixed_0_board.xdc] for cell 'top_i/ulp/reset_controllers/reset_sync_fixed/U0'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_reset_sync_fixed_0/ulp_inst_0_reset_sync_fixed_0_board.xdc] for cell 'top_i/ulp/reset_controllers/reset_sync_fixed/U0'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_user_extend_0/bd_0/ip/ip_1/bd_dad2_psr_aclk_0.xdc] for cell 'top_i/ulp/axi_ic_user_extend/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_user_extend_0/bd_0/ip/ip_1/bd_dad2_psr_aclk_0.xdc] for cell 'top_i/ulp/axi_ic_user_extend/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_user_extend_0/bd_0/ip/ip_1/bd_dad2_psr_aclk_0_board.xdc] for cell 'top_i/ulp/axi_ic_user_extend/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_ic_user_extend_0/bd_0/ip/ip_1/bd_dad2_psr_aclk_0_board.xdc] for cell 'top_i/ulp/axi_ic_user_extend/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_h2c_0/ulp_inst_0_axi_noc_h2c_0.xdc] for cell 'top_i/ulp/axi_noc_h2c/inst'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_h2c_0/ulp_inst_0_axi_noc_h2c_0.xdc] for cell 'top_i/ulp/axi_noc_h2c/inst'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/xilinx_vck5000_gen4x8_qdma_2_202220_1_bb_locked/top_wrapper_board.xdc]
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/xilinx_vck5000_gen4x8_qdma_2_202220_1_bb_locked/top_wrapper_board.xdc]
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/xilinx_vck5000_gen4x8_qdma_2_202220_1_bb_locked/top_wrapper_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [ip_cpm4.xdc:77]
WARNING: [Vivado 12-627] No clocks matched 'dpll?_clkout1'. [ip_cpm4.xdc:77]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [ip_cpm4.xdc:77]
get_clocks: Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 4506.090 ; gain = 563.078 ; free physical = 27761 ; free virtual = 112260
WARNING: [Vivado_Tcl 4-939] Waiver ID 'TIMING-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [ip_cpm4.xdc:77]
WARNING: [Vivado 12-627] No clocks matched 'XPIPE_GT_OUTCLK*'. [ip_cpm4.xdc:78]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [ip_cpm4.xdc:78]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'TIMING-2' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [ip_cpm4.xdc:78]
WARNING: [Vivado 12-627] No clocks matched 'GT_REFCLK*'. [ip_cpm4.xdc:79]
WARNING: [Vivado 12-627] No clocks matched 'XPIPE_GT_PIPECLK*'. [ip_cpm4.xdc:79]
WARNING: [Vivado 12-627] No clocks matched 'dpll?_clkout1'. [ip_cpm4.xdc:79]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [ip_cpm4.xdc:79]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'TIMING-3' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [ip_cpm4.xdc:79]
add_cells_to_pblock: Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 4560.379 ; gain = 54.289 ; free physical = 27626 ; free virtual = 112128
resize_pblock: Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 4609.879 ; gain = 49.500 ; free physical = 27532 ; free virtual = 112038
resize_pblock: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 4616.285 ; gain = 6.406 ; free physical = 27308 ; free virtual = 111817
resize_pblock: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 4620.582 ; gain = 4.297 ; free physical = 27374 ; free virtual = 111884
resize_pblock: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 4620.582 ; gain = 0.000 ; free physical = 27049 ; free virtual = 111564
resize_pblock: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 4620.582 ; gain = 0.000 ; free physical = 26485 ; free virtual = 111001
resize_pblock: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 4620.582 ; gain = 0.000 ; free physical = 26316 ; free virtual = 110834
resize_pblock: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 4624.879 ; gain = 4.297 ; free physical = 26120 ; free virtual = 110641
resize_pblock: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 4624.879 ; gain = 0.000 ; free physical = 25891 ; free virtual = 110415
resize_pblock: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 4624.879 ; gain = 0.000 ; free physical = 25792 ; free virtual = 110318
resize_pblock: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 4624.879 ; gain = 0.000 ; free physical = 25872 ; free virtual = 110400
resize_pblock: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 4624.879 ; gain = 0.000 ; free physical = 25897 ; free virtual = 110427
resize_pblock: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 4624.879 ; gain = 0.000 ; free physical = 25933 ; free virtual = 110466
resize_pblock: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 4624.879 ; gain = 0.000 ; free physical = 25914 ; free virtual = 110450
resize_pblock: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 4624.879 ; gain = 0.000 ; free physical = 26248 ; free virtual = 110785
resize_pblock: Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 4624.879 ; gain = 0.000 ; free physical = 26188 ; free virtual = 110729
resize_pblock: Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 4624.879 ; gain = 0.000 ; free physical = 26124 ; free virtual = 110668
resize_pblock: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 4624.879 ; gain = 0.000 ; free physical = 26050 ; free virtual = 110597
resize_pblock: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 4629.480 ; gain = 4.602 ; free physical = 26024 ; free virtual = 110573
resize_pblock: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 4629.480 ; gain = 0.000 ; free physical = 26013 ; free virtual = 110565
resize_pblock: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 4629.480 ; gain = 0.000 ; free physical = 25993 ; free virtual = 110547
resize_pblock: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 4629.480 ; gain = 0.000 ; free physical = 25970 ; free virtual = 110527
resize_pblock: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 4629.480 ; gain = 0.000 ; free physical = 25975 ; free virtual = 110534
resize_pblock: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 4629.480 ; gain = 0.000 ; free physical = 25937 ; free virtual = 110499
resize_pblock: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 4629.480 ; gain = 0.000 ; free physical = 25956 ; free virtual = 110520
resize_pblock: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 4629.480 ; gain = 0.000 ; free physical = 26033 ; free virtual = 110599
resize_pblock: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 4629.480 ; gain = 0.000 ; free physical = 26086 ; free virtual = 110655
resize_pblock: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 4629.480 ; gain = 0.000 ; free physical = 26123 ; free virtual = 110693
resize_pblock: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 4629.480 ; gain = 0.000 ; free physical = 26268 ; free virtual = 110841
resize_pblock: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 4634.145 ; gain = 4.664 ; free physical = 26294 ; free virtual = 110870
resize_pblock: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 4634.145 ; gain = 0.000 ; free physical = 26271 ; free virtual = 110849
create_clock: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 4704.941 ; gain = 70.797 ; free physical = 26105 ; free virtual = 110688
WARNING: [Timing 38-492] The CPM_MAIN instance 'top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST' has IFCPMXPIPELINK0XPIPEBUFGTDIV bus pins that are not tied constant, so automatic derivation of the generated clock on pin 'CPMDPLLPCIE0USERCLKINT' will proceed as if a worst case divide of 1 were specified on those bus pins. [ip_cpm4.xdc:13]
WARNING: [Timing 38-492] The CPM_MAIN instance 'top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST' has IFCPMXPIPELINK0XPIPEBUFGTDIV bus pins that are not tied constant, so automatic derivation of the generated clock on pin 'IFCPMXPIPELINK0XPIPEGTPIPECLK' will proceed as if a worst case divide of 1 were specified on those bus pins. [ip_cpm4.xdc:13]
WARNING: [Timing 38-492] The CPM_MAIN instance 'top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST' has IFCPMXPIPELINK0XPIPEBUFGTDIV bus pins that are not tied constant, so automatic derivation of the generated clock on pin 'PCIE0USERCLKINT' will proceed as if a worst case divide of 1 were specified on those bus pins. [ip_cpm4.xdc:13]
WARNING: [Timing 38-3] User defined clock exists on pin top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1 [See ip_cpm4.xdc:9] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [ip_cpm4.xdc:13]
INFO: [Timing 38-2] Deriving generated clocks [ip_cpm4.xdc:13]
get_clocks: Time (s): cpu = 00:00:43 ; elapsed = 00:00:52 . Memory (MB): peak = 5451.105 ; gain = 746.164 ; free physical = 25596 ; free virtual = 110188
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/xilinx_vck5000_gen4x8_qdma_2_202220_1_bb_locked/top_wrapper_early.xdc]
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc]
resize_pblock: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 5451.105 ; gain = 0.000 ; free physical = 25696 ; free virtual = 110296
resize_pblock: Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 5451.105 ; gain = 0.000 ; free physical = 25227 ; free virtual = 109830
resize_pblock: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 5451.105 ; gain = 0.000 ; free physical = 25154 ; free virtual = 109759
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/tcl_hooks/impl.xdc]
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/output/dont_partition.xdc]
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/output/dont_partition.xdc]
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/xilinx_vck5000_gen4x8_qdma_2_202220_1_bb_locked/top_wrapper.xdc]
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/xilinx_vck5000_gen4x8_qdma_2_202220_1_bb_locked/top_wrapper.xdc]
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/xilinx_vck5000_gen4x8_qdma_2_202220_1_bb_locked/top_wrapper_late.xdc]
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/xilinx_vck5000_gen4x8_qdma_2_202220_1_bb_locked/top_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:06:39 ; elapsed = 00:07:08 . Memory (MB): peak = 5451.105 ; gain = 0.000 ; free physical = 27408 ; free virtual = 112106
Restored from archive | CPU: 400.250000 secs | Memory: 60.321693 MB |
Finished XDEF File Restore: Time (s): cpu = 00:06:40 ; elapsed = 00:07:09 . Memory (MB): peak = 5451.105 ; gain = 0.000 ; free physical = 27388 ; free virtual = 112087
WARNING: [Constraints 18-4434] Global Clock Buffer 'top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/ECCLK' is LOCed to site 'BUFGCE_X2Y23'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/ICCLK' is LOCed to site 'BUFGCE_X2Y0'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/VGC.FCLK' is LOCed to site 'BUFGCE_X2Y1'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/ECCLK' is LOCed to site 'BUFGCE_X3Y3'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/ICCLK' is LOCed to site 'BUFGCE_X3Y8'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/VGC.FCLK' is LOCed to site 'BUFGCE_X3Y12'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal' is LOCed to site 'BUFG_GT_X0Y30'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_clkout1' is LOCed to site 'BUFG_GT_X0Y26'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'top_i/blp/cips/inst/cpm_0/inst/bufg_pcie_0' is LOCed to site 'BUFG_GT_X0Y41'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y6'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG' is LOCed to site 'BUFG_PS_X0Y7'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'top_i/blp/cips/inst/pspmc_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG' is LOCed to site 'BUFG_PS_X0Y8'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
INFO: [Project 1-1714] 497 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5451.105 ; gain = 0.000 ; free physical = 25571 ; free virtual = 110328
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1880 instances were transformed.
  (CARRY8) => LUT6CY (LUTCY1, LUTCY2): 8 instances
  CPM => CPM (CPM_EXT, CPM_MAIN): 1 instance 
  LUT6CY => LUT6CY (LUTCY1, LUTCY2): 1452 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 114 instances
  RAM16X1S => RAM32X1S (RAMS32): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 1 instance 
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 268 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

57 Infos, 43 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:20:26 ; elapsed = 00:22:20 . Memory (MB): peak = 5451.105 ; gain = 3417.148 ; free physical = 25542 ; free virtual = 110300
source /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/scripts/impl_1/_full_init_post.tcl
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-492] The CPM_MAIN instance 'top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST' has IFCPMXPIPELINK0XPIPEBUFGTDIV bus pins that are not tied constant, so automatic derivation of the generated clock on pin 'CPMDPLLPCIE0USERCLKINT' will proceed as if a worst case divide of 1 were specified on those bus pins.
WARNING: [Timing 38-492] The CPM_MAIN instance 'top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST' has IFCPMXPIPELINK0XPIPEBUFGTDIV bus pins that are not tied constant, so automatic derivation of the generated clock on pin 'IFCPMXPIPELINK0XPIPEGTPIPECLK' will proceed as if a worst case divide of 1 were specified on those bus pins.
WARNING: [Timing 38-492] The CPM_MAIN instance 'top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST' has IFCPMXPIPELINK0XPIPEBUFGTDIV bus pins that are not tied constant, so automatic derivation of the generated clock on pin 'PCIE0USERCLKINT' will proceed as if a worst case divide of 1 were specified on those bus pins.
WARNING: [Timing 38-3] User defined clock exists on pin top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1 [See ip_cpm4.xdc:9] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
get_clocks: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 5451.105 ; gain = 0.000 ; free physical = 24545 ; free virtual = 109310
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/output/_user_impl_clk.xdc]
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKIN1' matched to 'pin' objects. [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/output/_user_impl_clk.xdc:3]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0' matched to 'pin' objects. [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/output/_user_impl_clk.xdc:3]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
WARNING: [Constraints 18-619] A clock with name 'clkwiz_aclk_kernel_00_clk_out1' already exists, overwriting the previous clock with the same name. [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/output/_user_impl_clk.xdc:3]
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/output/_user_impl_clk.xdc]
source /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/scripts/impl_1/_full_opt_pre.tcl
Post-synthesis utilization DRC check...
available resources:
   luts      : 887807
   registers : 1780497
   brams     : 967
   dsps      : -1
required resources:
   luts      : 16680
   registers : 27996
   brams     : 46
   dsps      : 0
report_utilization: Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 5478.293 ; gain = 0.000 ; free physical = 25858 ; free virtual = 110632
INFO: System Diagram: Run step: synthed

WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of [get_pins top_i/blp/blp_logic/axi_uart_*/s_axi_?resp]'.
WARNING: [Vivado 12-508] No pins matched 'get_pins -of [get_nets -of [get_pins top_i/blp/blp_logic/axi_uart_*/s_axi_?resp]] -filter {DIRECTION ==IN}'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvc1902'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvc1902'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:01:41 ; elapsed = 00:01:48 . Memory (MB): peak = 5822.344 ; gain = 344.051 ; free physical = 24493 ; free virtual = 109299

Starting Cache Timing Information Task
WARNING: [Timing 38-3] User defined clock exists on pin top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0 [See /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/output/_user_impl_clk.xdc:3] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-492] The CPM_MAIN instance 'top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST' has IFCPMXPIPELINK0XPIPEBUFGTDIV bus pins that are not tied constant, so automatic derivation of the generated clock on pin 'CPMDPLLPCIE0USERCLKINT' will proceed as if a worst case divide of 1 were specified on those bus pins.
WARNING: [Timing 38-492] The CPM_MAIN instance 'top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST' has IFCPMXPIPELINK0XPIPEBUFGTDIV bus pins that are not tied constant, so automatic derivation of the generated clock on pin 'IFCPMXPIPELINK0XPIPEGTPIPECLK' will proceed as if a worst case divide of 1 were specified on those bus pins.
WARNING: [Timing 38-492] The CPM_MAIN instance 'top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST' has IFCPMXPIPELINK0XPIPEBUFGTDIV bus pins that are not tied constant, so automatic derivation of the generated clock on pin 'PCIE0USERCLKINT' will proceed as if a worst case divide of 1 were specified on those bus pins.
WARNING: [Timing 38-3] User defined clock exists on pin top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1 [See ip_cpm4.xdc:9] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
Ending Cache Timing Information Task | Checksum: 1bb64be8d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 5822.344 ; gain = 0.000 ; free physical = 24508 ; free virtual = 109316

Starting Logic Optimization Task
INFO: [Mig 66-82] Memory netlist is in sync with memory I/O ports assignments.

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter top_i/ulp/axi_dbg_fw/inst/gen_mi.checks/gen_mi.err_wprio[0]_i_1 into driver instance top_i/ulp/axi_dbg_fw/inst/gen_mi.checks/gen_mi.err_wprio[3]_i_6, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter top_i/ulp/axi_dbg_fw/inst/gen_mi.checks/gen_read_checks.gen_rthread_loop[0].rlen_queue_i_1 into driver instance top_i/ulp/axi_dbg_fw/inst/gen_mi.checks/gen_read_checks.gen_rthread_loop[0].rlen_queue_i_4, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter top_i/ulp/axi_dbg_fw/inst/gen_mi.checks/gen_write_checks.awid_queue_i_1 into driver instance top_i/ulp/axi_dbg_fw/inst/gen_mi.checks/gen_write_checks.awid_queue_i_8, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter top_i/ulp/axi_dbg_fw/inst/gen_mi.gen_read.r_threadcam/gen_cam.allocate_queue_i_6__0 into driver instance top_i/ulp/axi_dbg_fw/inst/gen_mi.gen_read.r_threadcam/gen_cam.allocate_queue_i_8__0, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter top_i/ulp/axi_dbg_fw/inst/gen_mi.gen_read.r_threadcam/gen_mi.s_ar_reg_i_1 into driver instance top_i/ulp/axi_dbg_fw/inst/gen_mi.gen_read.r_threadcam/gen_mi.s_ar_reg_i_3, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter top_i/ulp/axi_dbg_fw/inst/gen_mi.gen_write.w_threadcam/gen_mi.s_aw_reg_i_1 into driver instance top_i/ulp/axi_dbg_fw/inst/gen_mi.gen_write.w_threadcam/gen_mi.s_aw_reg_i_3, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter top_i/ulp/axi_dbg_fw/inst/gen_mi.s_axi_ctl_rdata_i[0]_i_3 into driver instance top_i/ulp/axi_dbg_fw/inst/gen_mi.s_axi_ctl_rdata_i[15]_i_3, which resulted in an inversion of 16 pins
INFO: [Opt 31-1287] Pulled Inverter top_i/ulp/axi_dbg_fw/inst/gen_mi.s_axi_ctl_rdata_i[15]_i_13 into driver instance top_i/ulp/axi_dbg_fw/inst/gen_mi.s_axi_ctl_rdata_i[13]_i_5, which resulted in an inversion of 17 pins
INFO: [Opt 31-1287] Pulled Inverter top_i/ulp/axi_dbg_fw/inst/gen_mi.s_axi_ctl_rdata_i[25]_i_2 into driver instance top_i/ulp/axi_dbg_fw/inst/gen_mi.s_axi_ctl_rdata_i[25]_i_5, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter top_i/ulp/axi_dbg_fw/inst/gen_mi.s_axi_ctl_rdata_i[26]_i_2 into driver instance top_i/ulp/axi_dbg_fw/inst/gen_mi.s_axi_ctl_rdata_i[26]_i_5, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter top_i/ulp/axi_dbg_fw/inst/gen_mi.s_axi_ctl_rdata_i[27]_i_2 into driver instance top_i/ulp/axi_dbg_fw/inst/gen_mi.s_axi_ctl_rdata_i[27]_i_5, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter top_i/ulp/axi_dbg_fw/inst/gen_mi.s_axi_ctl_rdata_i[28]_i_2 into driver instance top_i/ulp/axi_dbg_fw/inst/gen_mi.s_axi_ctl_rdata_i[28]_i_5, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter top_i/ulp/axi_dbg_fw/inst/gen_mi.s_axi_ctl_rdata_i[29]_i_2 into driver instance top_i/ulp/axi_dbg_fw/inst/gen_mi.s_axi_ctl_rdata_i[29]_i_5, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter top_i/ulp/axi_dbg_fw/inst/gen_mi.s_axi_ctl_rdata_i[30]_i_2 into driver instance top_i/ulp/axi_dbg_fw/inst/gen_mi.s_axi_ctl_rdata_i[30]_i_5, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter top_i/ulp/axi_dbg_fw/inst/gen_mi.s_axi_ctl_rdata_i[31]_i_3 into driver instance top_i/ulp/axi_dbg_fw/inst/gen_mi.s_axi_ctl_rdata_i[31]_i_8, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter top_i/ulp/axi_ic_user_extend/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_awready_i_i_3 into driver instance top_i/ulp/axi_ic_user_extend/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_wready_i_i_2, which resulted in an inversion of 11 pins
INFO: [Opt 31-1287] Pulled Inverter top_i/ulp/axi_ic_user_extend/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rlast_INST_0 into driver instance top_i/ulp/axi_ic_user_extend/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rlast_INST_0_i_1, which resulted in an inversion of 15 pins
INFO: [Opt 31-138] Pushed 181 inverter(s) to 1573 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1de619a78

Time (s): cpu = 00:01:29 ; elapsed = 00:01:35 . Memory (MB): peak = 5822.344 ; gain = 0.000 ; free physical = 24043 ; free virtual = 108918
INFO: [Opt 31-389] Phase Retarget created 199 cells and removed 742 cells
INFO: [Opt 31-1021] In phase Retarget, 3196 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 4 inverter(s) to 25 load pin(s).
Phase 2 Constant propagation | Checksum: 25ae977e8

Time (s): cpu = 00:01:35 ; elapsed = 00:01:42 . Memory (MB): peak = 5822.344 ; gain = 0.000 ; free physical = 23974 ; free virtual = 108855
INFO: [Opt 31-389] Phase Constant propagation created 180 cells and removed 929 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1554 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 235dd0fff

Time (s): cpu = 00:03:19 ; elapsed = 00:03:35 . Memory (MB): peak = 5822.344 ; gain = 0.000 ; free physical = 25242 ; free virtual = 110136
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 8417 cells
INFO: [Opt 31-1021] In phase Sweep, 386201 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: 235dd0fff

Time (s): cpu = 00:04:39 ; elapsed = 00:05:06 . Memory (MB): peak = 5822.344 ; gain = 0.000 ; free physical = 25004 ; free virtual = 109912
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.
INFO: [Opt 31-1021] In phase BUFG optimization, 15 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 235dd0fff

Time (s): cpu = 00:04:44 ; elapsed = 00:05:11 . Memory (MB): peak = 5822.344 ; gain = 0.000 ; free physical = 25054 ; free virtual = 109963
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 22ab68713

Time (s): cpu = 00:04:51 ; elapsed = 00:05:19 . Memory (MB): peak = 5822.344 ; gain = 0.000 ; free physical = 24933 ; free virtual = 109857
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 923 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             199  |             742  |                                           3196  |
|  Constant propagation         |             180  |             929  |                                           1554  |
|  Sweep                        |               0  |            8417  |                                         386201  |
|  BUFG optimization            |               0  |               0  |                                             15  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            923  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.41 . Memory (MB): peak = 5822.344 ; gain = 0.000 ; free physical = 24821 ; free virtual = 109746
Ending Logic Optimization Task | Checksum: 2686d9555

Time (s): cpu = 00:06:04 ; elapsed = 00:06:39 . Memory (MB): peak = 5822.344 ; gain = 0.000 ; free physical = 24830 ; free virtual = 109754

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2686d9555

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 5822.344 ; gain = 0.000 ; free physical = 24791 ; free virtual = 109717

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5822.344 ; gain = 0.000 ; free physical = 24791 ; free virtual = 109717
Ending Netlist Obfuscation Task | Checksum: 2686d9555

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 5822.344 ; gain = 0.000 ; free physical = 24765 ; free virtual = 109692
INFO: [Common 17-83] Releasing license: Implementation
99 Infos, 55 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:09:05 ; elapsed = 00:09:51 . Memory (MB): peak = 5822.344 ; gain = 344.051 ; free physical = 24765 ; free virtual = 109692
source /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/scripts/impl_1/_full_opt_post.tcl
source /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/scripts/impl_1/_full_place_pre.tcl
CRITICAL WARNING: [Vivado 12-4430] You are lowering the severity from an ERROR. This can potentially lead to board damage or other functionality issues on hardware. If this is not desired, please run 'reset_property SEVERITY [get_drc_checks HDPR-5]' to undo this change.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvc1902'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvc1902'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 186 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 6046.328 ; gain = 0.000 ; free physical = 24201 ; free virtual = 109200
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 145896fe8

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.92 . Memory (MB): peak = 6046.328 ; gain = 0.000 ; free physical = 24196 ; free virtual = 109195
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 6046.328 ; gain = 0.000 ; free physical = 24192 ; free virtual = 109191

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0 [See /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/output/_user_impl_clk.xdc:3] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-492] The CPM_MAIN instance 'top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST' has IFCPMXPIPELINK0XPIPEBUFGTDIV bus pins that are not tied constant, so automatic derivation of the generated clock on pin 'CPMDPLLPCIE0USERCLKINT' will proceed as if a worst case divide of 1 were specified on those bus pins.
WARNING: [Timing 38-492] The CPM_MAIN instance 'top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST' has IFCPMXPIPELINK0XPIPEBUFGTDIV bus pins that are not tied constant, so automatic derivation of the generated clock on pin 'IFCPMXPIPELINK0XPIPEGTPIPECLK' will proceed as if a worst case divide of 1 were specified on those bus pins.
WARNING: [Timing 38-492] The CPM_MAIN instance 'top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST' has IFCPMXPIPELINK0XPIPEBUFGTDIV bus pins that are not tied constant, so automatic derivation of the generated clock on pin 'PCIE0USERCLKINT' will proceed as if a worst case divide of 1 were specified on those bus pins.
WARNING: [Timing 38-3] User defined clock exists on pin top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1 [See ip_cpm4.xdc:9] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1541f9ceb

Time (s): cpu = 00:05:25 ; elapsed = 00:05:43 . Memory (MB): peak = 6432.535 ; gain = 386.207 ; free physical = 25234 ; free virtual = 110371

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 22abdeb3e

Time (s): cpu = 00:07:51 ; elapsed = 00:08:21 . Memory (MB): peak = 6736.805 ; gain = 690.477 ; free physical = 26253 ; free virtual = 111452

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 22abdeb3e

Time (s): cpu = 00:07:53 ; elapsed = 00:08:23 . Memory (MB): peak = 6736.805 ; gain = 690.477 ; free physical = 26265 ; free virtual = 111455
WARNING: [Place 30-3039] All sites of Tile URAM_DELAY_ROCF_TL_TILE_X19Y332 are not fully ranged in pblock " pblock_dynamic_region ". It is recommended to add the following sites to the pblock to define the complete programmable unit for this resource type- URAM_CAS_DLY_X1Y3   
WARNING: [Place 30-3039] All sites of Tile URAM_DELAY_LOCF_TL_TILE_X9Y284 are not fully ranged in pblock " pblock_dynamic_region ". It is recommended to add the following sites to the pblock to define the complete programmable unit for this resource type- URAM_CAS_DLY_X0Y2   
WARNING: [Place 30-3039] All sites of Tile URAM_DELAY_ROCF_TL_TILE_X19Y284 are not fully ranged in pblock " pblock_dynamic_region ". It is recommended to add the following sites to the pblock to define the complete programmable unit for this resource type- URAM_CAS_DLY_X1Y2   
WARNING: [Place 30-3039] All sites of Tile URAM_DELAY_ROCF_TL_TILE_X36Y284 are not fully ranged in pblock " pblock_dynamic_region ". It is recommended to add the following sites to the pblock to define the complete programmable unit for this resource type- URAM_CAS_DLY_X2Y2   
WARNING: [Place 30-3039] All sites of Tile URAM_DELAY_ROCF_TL_TILE_X59Y284 are not fully ranged in pblock " pblock_dynamic_region ". It is recommended to add the following sites to the pblock to define the complete programmable unit for this resource type- URAM_CAS_DLY_X3Y2   
WARNING: [Place 30-3039] All sites of Tile URAM_DELAY_ROCF_TL_TILE_X82Y284 are not fully ranged in pblock " pblock_dynamic_region ". It is recommended to add the following sites to the pblock to define the complete programmable unit for this resource type- URAM_CAS_DLY_X4Y2   
WARNING: [Place 30-3039] All sites of Tile URAM_DELAY_ROCF_TL_TILE_X104Y284 are not fully ranged in pblock " pblock_dynamic_region ". It is recommended to add the following sites to the pblock to define the complete programmable unit for this resource type- URAM_CAS_DLY_X5Y2   
WARNING: [Place 30-3039] All sites of Tile CLK_GT_AAA_TILE_X112Y239 are not fully ranged in pblock " pblock_dynamic_region ". It is recommended to add the following sites to the pblock to define the complete programmable unit for this resource type- GCLK_DELAY_X6Y96  GCLK_DELAY_X6Y97  GCLK_DELAY_X6Y98  GCLK_DELAY_X6Y99  GCLK_DELAY_X6Y100  GCLK_DELAY_X6Y101  GCLK_DELAY_X6Y102  GCLK_DELAY_X6Y103  GCLK_DELAY_X6Y104  GCLK_DELAY_X6Y105  GCLK_DELAY_X6Y106  GCLK_DELAY_X6Y107  GCLK_DELAY_X6Y108  GCLK_DELAY_X6Y109  GCLK_DELAY_X6Y110  GCLK_DELAY_X6Y111  GCLK_DELAY_X6Y112  GCLK_DELAY_X6Y113  GCLK_DELAY_X6Y114  GCLK_DELAY_X6Y115  GCLK_DELAY_X6Y116  GCLK_DELAY_X6Y117  GCLK_DELAY_X6Y118  GCLK_DELAY_X6Y119   
WARNING: [Place 30-3039] All sites of Tile URAM_DELAY_LOCF_TL_TILE_X9Y188 are not fully ranged in pblock " pblock_dynamic_region ". It is recommended to add the following sites to the pblock to define the complete programmable unit for this resource type- URAM_CAS_DLY_X0Y1   
WARNING: [Place 30-3039] All sites of Tile URAM_DELAY_ROCF_TL_TILE_X19Y188 are not fully ranged in pblock " pblock_dynamic_region ". It is recommended to add the following sites to the pblock to define the complete programmable unit for this resource type- URAM_CAS_DLY_X1Y1   
WARNING: [Place 30-3039] All sites of Tile URAM_DELAY_ROCF_TL_TILE_X36Y188 are not fully ranged in pblock " pblock_dynamic_region ". It is recommended to add the following sites to the pblock to define the complete programmable unit for this resource type- URAM_CAS_DLY_X2Y1   
WARNING: [Place 30-3039] All sites of Tile URAM_DELAY_ROCF_TL_TILE_X59Y188 are not fully ranged in pblock " pblock_dynamic_region ". It is recommended to add the following sites to the pblock to define the complete programmable unit for this resource type- URAM_CAS_DLY_X3Y1   
WARNING: [Place 30-3039] All sites of Tile URAM_DELAY_ROCF_TL_TILE_X82Y188 are not fully ranged in pblock " pblock_dynamic_region ". It is recommended to add the following sites to the pblock to define the complete programmable unit for this resource type- URAM_CAS_DLY_X4Y1   
WARNING: [Place 30-3039] All sites of Tile URAM_DELAY_ROCF_TL_TILE_X104Y188 are not fully ranged in pblock " pblock_dynamic_region ". It is recommended to add the following sites to the pblock to define the complete programmable unit for this resource type- URAM_CAS_DLY_X5Y1   
WARNING: [Place 30-3039] All sites of Tile CLK_GT_BBA_TILE_X112Y143 are not fully ranged in pblock " pblock_dynamic_region ". It is recommended to add the following sites to the pblock to define the complete programmable unit for this resource type- GCLK_DELAY_X6Y48  GCLK_DELAY_X6Y49  GCLK_DELAY_X6Y50  GCLK_DELAY_X6Y51  GCLK_DELAY_X6Y52  GCLK_DELAY_X6Y53  GCLK_DELAY_X6Y54  GCLK_DELAY_X6Y55  GCLK_DELAY_X6Y56  GCLK_DELAY_X6Y57  GCLK_DELAY_X6Y58  GCLK_DELAY_X6Y59  GCLK_DELAY_X6Y60  GCLK_DELAY_X6Y61  GCLK_DELAY_X6Y62  GCLK_DELAY_X6Y63  GCLK_DELAY_X6Y64  GCLK_DELAY_X6Y65  GCLK_DELAY_X6Y66  GCLK_DELAY_X6Y67  GCLK_DELAY_X6Y68  GCLK_DELAY_X6Y69  GCLK_DELAY_X6Y70  GCLK_DELAY_X6Y71   
WARNING: [Place 30-3039] All sites of Tile URAM_DELAY_ROCF_TL_TILE_X19Y92 are not fully ranged in pblock " pblock_dynamic_region ". It is recommended to add the following sites to the pblock to define the complete programmable unit for this resource type- URAM_CAS_DLY_X1Y0   
WARNING: [Place 30-3039] All sites of Tile URAM_DELAY_ROCF_TL_TILE_X36Y92 are not fully ranged in pblock " pblock_dynamic_region ". It is recommended to add the following sites to the pblock to define the complete programmable unit for this resource type- URAM_CAS_DLY_X2Y0   
WARNING: [Place 30-3039] All sites of Tile URAM_DELAY_ROCF_TL_TILE_X59Y92 are not fully ranged in pblock " pblock_dynamic_region ". It is recommended to add the following sites to the pblock to define the complete programmable unit for this resource type- URAM_CAS_DLY_X3Y0   
WARNING: [Place 30-3039] All sites of Tile URAM_DELAY_ROCF_TL_TILE_X82Y92 are not fully ranged in pblock " pblock_dynamic_region ". It is recommended to add the following sites to the pblock to define the complete programmable unit for this resource type- URAM_CAS_DLY_X4Y0   
WARNING: [Place 30-3039] All sites of Tile URAM_DELAY_ROCF_TL_TILE_X104Y92 are not fully ranged in pblock " pblock_dynamic_region ". It is recommended to add the following sites to the pblock to define the complete programmable unit for this resource type- URAM_CAS_DLY_X5Y0   
Phase 1 Placer Initialization | Checksum: 22abdeb3e

Time (s): cpu = 00:08:14 ; elapsed = 00:08:46 . Memory (MB): peak = 6751.965 ; gain = 705.637 ; free physical = 26175 ; free virtual = 111373

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 187a96b7f

Time (s): cpu = 00:09:09 ; elapsed = 00:09:53 . Memory (MB): peak = 6807.992 ; gain = 761.664 ; free physical = 26080 ; free virtual = 111356

Phase 2.1.1.2 PBP: Clock Region Placement
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 7085.766 ; gain = 0.000 ; free physical = 25836 ; free virtual = 111181
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 191c8333c

Time (s): cpu = 00:11:37 ; elapsed = 00:12:29 . Memory (MB): peak = 7085.766 ; gain = 1039.438 ; free physical = 25812 ; free virtual = 111207

Phase 2.1.1.3 PBP: Discrete Incremental
Phase 2.1.1.3 PBP: Discrete Incremental | Checksum: 18c114535

Time (s): cpu = 00:11:40 ; elapsed = 00:12:31 . Memory (MB): peak = 7085.766 ; gain = 1039.438 ; free physical = 25810 ; free virtual = 111207

Phase 2.1.1.4 PBP: Compute Congestion
Phase 2.1.1.4 PBP: Compute Congestion | Checksum: 18c114535

Time (s): cpu = 00:12:17 ; elapsed = 00:13:06 . Memory (MB): peak = 7117.781 ; gain = 1071.453 ; free physical = 25729 ; free virtual = 111171

Phase 2.1.1.5 PBP: Macro Placement
Phase 2.1.1.5 PBP: Macro Placement | Checksum: 1f6a47ffd

Time (s): cpu = 00:12:22 ; elapsed = 00:13:11 . Memory (MB): peak = 7117.781 ; gain = 1071.453 ; free physical = 28664 ; free virtual = 114110

Phase 2.1.1.6 PBP: UpdateTiming
Phase 2.1.1.6 PBP: UpdateTiming | Checksum: 1edb7e0ed

Time (s): cpu = 00:13:06 ; elapsed = 00:13:55 . Memory (MB): peak = 7117.781 ; gain = 1071.453 ; free physical = 28108 ; free virtual = 113765

Phase 2.1.1.7 PBP: Add part constraints
Phase 2.1.1.7 PBP: Add part constraints | Checksum: 1edb7e0ed

Time (s): cpu = 00:13:06 ; elapsed = 00:13:55 . Memory (MB): peak = 7117.781 ; gain = 1071.453 ; free physical = 28108 ; free virtual = 113765
Phase 2.1.1 Partition Driven Placement | Checksum: 1edb7e0ed

Time (s): cpu = 00:13:07 ; elapsed = 00:13:56 . Memory (MB): peak = 7117.781 ; gain = 1071.453 ; free physical = 28118 ; free virtual = 113775
Generating placement and routing for NoC components
NoC TrafficSpec | Checksum: f03c920b
NoC Constraints | Checksum: f0fc5846
NoC Incremental Solution | Checksum: ecb5006f
INFO: [Ipconfig 75-92] Running NOC Placement
INFO: [Ipconfig 75-122] Detailed placement phase
INFO: [Ipconfig 75-133] Running NOC Routing
NoC Compiler Finished Successfully
NoC Solution | Checksum: e665f34e
Phase 2.1 Floorplanning | Checksum: 1fcde334d

Time (s): cpu = 00:13:26 ; elapsed = 00:14:20 . Memory (MB): peak = 7417.125 ; gain = 1370.797 ; free physical = 28040 ; free virtual = 113701

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 14bad5209

Time (s): cpu = 00:13:28 ; elapsed = 00:14:22 . Memory (MB): peak = 7449.141 ; gain = 1402.812 ; free physical = 28008 ; free virtual = 113670

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 14bad5209

Time (s): cpu = 00:13:29 ; elapsed = 00:14:23 . Memory (MB): peak = 7449.141 ; gain = 1402.812 ; free physical = 28002 ; free virtual = 113665

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 20d0e34ca

Time (s): cpu = 00:21:15 ; elapsed = 00:24:00 . Memory (MB): peak = 7457.145 ; gain = 1410.816 ; free physical = 24523 ; free virtual = 110948

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 563 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 251 nets or LUTs. Breaked 0 LUT, combined 251 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 13 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 11 nets.  Re-placed 55 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 11 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 55 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.68 . Memory (MB): peak = 7457.145 ; gain = 0.000 ; free physical = 24500 ; free virtual = 110927
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 7457.145 ; gain = 0.000 ; free physical = 24489 ; free virtual = 110918
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 7457.145 ; gain = 0.000 ; free physical = 24486 ; free virtual = 110915

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            251  |                   251  |           0  |           1  |  00:00:03  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                    11  |           0  |           1  |  00:00:07  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:06  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            251  |                   262  |           0  |          10  |  00:00:16  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1f719a3be

Time (s): cpu = 00:22:11 ; elapsed = 00:25:02 . Memory (MB): peak = 7457.145 ; gain = 1410.816 ; free physical = 24427 ; free virtual = 110863
Phase 2.4 Global Placement Core | Checksum: 106426c48

Time (s): cpu = 00:25:49 ; elapsed = 00:28:53 . Memory (MB): peak = 7457.145 ; gain = 1410.816 ; free physical = 31543 ; free virtual = 118036
Phase 2 Global Placement | Checksum: 1734280fa

Time (s): cpu = 00:25:50 ; elapsed = 00:28:54 . Memory (MB): peak = 7457.145 ; gain = 1410.816 ; free physical = 31557 ; free virtual = 118050

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 162d6bf34

Time (s): cpu = 00:27:10 ; elapsed = 00:30:16 . Memory (MB): peak = 7457.145 ; gain = 1410.816 ; free physical = 30423 ; free virtual = 116932

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 16bd1826a

Time (s): cpu = 00:27:40 ; elapsed = 00:30:49 . Memory (MB): peak = 7457.145 ; gain = 1410.816 ; free physical = 30133 ; free virtual = 116660

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 18c77d089

Time (s): cpu = 00:28:55 ; elapsed = 00:32:05 . Memory (MB): peak = 7457.145 ; gain = 1410.816 ; free physical = 29838 ; free virtual = 116433

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 1eba2db9c

Time (s): cpu = 00:28:56 ; elapsed = 00:32:06 . Memory (MB): peak = 7457.145 ; gain = 1410.816 ; free physical = 29795 ; free virtual = 116393

Phase 3.3.3 Slice Area Swap

Phase 3.3.3.1 Slice Area Swap Initial
Phase 3.3.3.1 Slice Area Swap Initial | Checksum: 1ad9d2ad6

Time (s): cpu = 00:29:02 ; elapsed = 00:32:13 . Memory (MB): peak = 7457.145 ; gain = 1410.816 ; free physical = 29759 ; free virtual = 116321
Phase 3.3.3 Slice Area Swap | Checksum: 1ad9d2ad6

Time (s): cpu = 00:29:03 ; elapsed = 00:32:13 . Memory (MB): peak = 7457.145 ; gain = 1410.816 ; free physical = 29731 ; free virtual = 116292
Phase 3.3 Small Shape DP | Checksum: 1e30237a2

Time (s): cpu = 00:30:12 ; elapsed = 00:33:28 . Memory (MB): peak = 7457.145 ; gain = 1410.816 ; free physical = 31311 ; free virtual = 117852

Phase 3.4 Place Remaining
Phase 3.4 Place Remaining | Checksum: 1e30237a2

Time (s): cpu = 00:30:24 ; elapsed = 00:33:40 . Memory (MB): peak = 7457.145 ; gain = 1410.816 ; free physical = 31198 ; free virtual = 117749

Phase 3.5 Optimize BEL assignments
Phase 3.5 Optimize BEL assignments | Checksum: 1153134ac

Time (s): cpu = 00:32:24 ; elapsed = 00:35:44 . Memory (MB): peak = 7457.145 ; gain = 1410.816 ; free physical = 25357 ; free virtual = 111925

Phase 3.6 Pipeline Register Optimization
Phase 3.6 Pipeline Register Optimization | Checksum: 1153134ac

Time (s): cpu = 00:32:26 ; elapsed = 00:35:46 . Memory (MB): peak = 7457.145 ; gain = 1410.816 ; free physical = 25292 ; free virtual = 111860

Phase 3.7 Fast Optimization
Phase 3.7 Fast Optimization | Checksum: 1556640ba

Time (s): cpu = 00:33:57 ; elapsed = 00:37:22 . Memory (MB): peak = 7457.145 ; gain = 1410.816 ; free physical = 23699 ; free virtual = 110284
Phase 3 Detail Placement | Checksum: 1556640ba

Time (s): cpu = 00:33:58 ; elapsed = 00:37:23 . Memory (MB): peak = 7457.145 ; gain = 1410.816 ; free physical = 23645 ; free virtual = 110231

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0 [See /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/output/_user_impl_clk.xdc:3] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-492] The CPM_MAIN instance 'top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST' has IFCPMXPIPELINK0XPIPEBUFGTDIV bus pins that are not tied constant, so automatic derivation of the generated clock on pin 'CPMDPLLPCIE0USERCLKINT' will proceed as if a worst case divide of 1 were specified on those bus pins.
WARNING: [Timing 38-492] The CPM_MAIN instance 'top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST' has IFCPMXPIPELINK0XPIPEBUFGTDIV bus pins that are not tied constant, so automatic derivation of the generated clock on pin 'IFCPMXPIPELINK0XPIPEGTPIPECLK' will proceed as if a worst case divide of 1 were specified on those bus pins.
WARNING: [Timing 38-492] The CPM_MAIN instance 'top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST' has IFCPMXPIPELINK0XPIPEBUFGTDIV bus pins that are not tied constant, so automatic derivation of the generated clock on pin 'PCIE0USERCLKINT' will proceed as if a worst case divide of 1 were specified on those bus pins.
WARNING: [Timing 38-3] User defined clock exists on pin top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1 [See ip_cpm4.xdc:9] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 7545.125 ; gain = 0.000 ; free physical = 14895 ; free virtual = 101534

Phase 4.1.1 Post Placement Optimization

Phase 4.1.1.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.234. For the most accurate timing information please run report_timing.
Phase 4.1.1.1 Post Placement Timing Optimization | Checksum: 22152261a

Time (s): cpu = 00:37:46 ; elapsed = 00:41:25 . Memory (MB): peak = 7545.125 ; gain = 1498.797 ; free physical = 18328 ; free virtual = 104989

Time (s): cpu = 00:37:46 ; elapsed = 00:41:25 . Memory (MB): peak = 7545.125 ; gain = 1498.797 ; free physical = 18328 ; free virtual = 104989
Phase 4.1 Post Commit Optimization | Checksum: 22152261a

Time (s): cpu = 00:37:47 ; elapsed = 00:41:26 . Memory (MB): peak = 7545.125 ; gain = 1498.797 ; free physical = 18328 ; free virtual = 105004
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 7673.125 ; gain = 0.000 ; free physical = 16145 ; free virtual = 102831

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2a62b0e45

Time (s): cpu = 00:39:49 ; elapsed = 00:43:34 . Memory (MB): peak = 7673.125 ; gain = 1626.797 ; free physical = 15938 ; free virtual = 102625

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|              16x16|              16x16|              16x16|
|___________|___________________|___________________|___________________|
|      South|                8x8|              16x16|              16x16|
|___________|___________________|___________________|___________________|
|       East|                8x8|              16x16|                8x8|
|___________|___________________|___________________|___________________|
|       West|              16x16|                8x8|                8x8|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2a62b0e45

Time (s): cpu = 00:39:53 ; elapsed = 00:43:38 . Memory (MB): peak = 7673.125 ; gain = 1626.797 ; free physical = 15987 ; free virtual = 102675
Phase 4.3 Placer Reporting | Checksum: 2a62b0e45

Time (s): cpu = 00:39:56 ; elapsed = 00:43:41 . Memory (MB): peak = 7673.125 ; gain = 1626.797 ; free physical = 15907 ; free virtual = 102596

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 7673.125 ; gain = 0.000 ; free physical = 15898 ; free virtual = 102586

Time (s): cpu = 00:39:57 ; elapsed = 00:43:42 . Memory (MB): peak = 7673.125 ; gain = 1626.797 ; free physical = 15898 ; free virtual = 102586
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 23e052db5

Time (s): cpu = 00:40:00 ; elapsed = 00:43:46 . Memory (MB): peak = 7673.125 ; gain = 1626.797 ; free physical = 15863 ; free virtual = 102552
Ending Placer Task | Checksum: 18c17412e

Time (s): cpu = 00:40:04 ; elapsed = 00:43:49 . Memory (MB): peak = 7673.125 ; gain = 1626.797 ; free physical = 15717 ; free virtual = 102407
INFO: [Common 17-83] Releasing license: Implementation
137 Infos, 85 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:45:42 ; elapsed = 00:49:48 . Memory (MB): peak = 7673.125 ; gain = 1850.781 ; free physical = 16028 ; free virtual = 102718
source /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/scripts/impl_1/_full_place_post.tcl
INFO: System Diagram: Run step: placed

report_utilization: Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 7673.125 ; gain = 0.000 ; free physical = 15667 ; free virtual = 102366
report_utilization: Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 7673.125 ; gain = 0.000 ; free physical = 15528 ; free virtual = 102233
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvc1902'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvc1902'

Starting Initial Update Timing Task

Time (s): cpu = 00:01:33 ; elapsed = 00:01:36 . Memory (MB): peak = 7697.137 ; gain = 0.000 ; free physical = 15163 ; free virtual = 101893
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
141 Infos, 85 Warnings, 1 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:56 ; elapsed = 00:02:01 . Memory (MB): peak = 7697.137 ; gain = 24.012 ; free physical = 15163 ; free virtual = 101894
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvc1902'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvc1902'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 95475d47 ConstDB: 0 ShapeSum: 71f6fbbc RouteDB: 84d8e82b
INFO: [DRC 23-27] Running DRC with 8 threads
Nodegraph reading from file.  Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 7705.141 ; gain = 0.000 ; free physical = 14591 ; free virtual = 101379
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/CH0_RXFINEALIGNDONE_M is mapped to the XPIPE_QUAD_X0Y0/CH0_RXFINEALIGNDONE_M that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/CH0_RXPHALIGNDONE_M is mapped to the XPIPE_QUAD_X0Y0/CH0_RXPHALIGNDONE_M that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/CH0_TXPHALIGNDONE_M is mapped to the XPIPE_QUAD_X0Y0/CH0_TXPHALIGNDONE_M that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/CH1_RXFINEALIGNDONE_M is mapped to the XPIPE_QUAD_X0Y0/CH1_RXFINEALIGNDONE_M that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/CH1_RXPHALIGNDONE_M is mapped to the XPIPE_QUAD_X0Y0/CH1_RXPHALIGNDONE_M that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/CH1_TXPHALIGNDONE_M is mapped to the XPIPE_QUAD_X0Y0/CH1_TXPHALIGNDONE_M that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/CH2_RXFINEALIGNDONE_M is mapped to the XPIPE_QUAD_X0Y0/CH2_RXFINEALIGNDONE_M that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/CH2_RXPHALIGNDONE_M is mapped to the XPIPE_QUAD_X0Y0/CH2_RXPHALIGNDONE_M that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/CH2_TXPHALIGNDONE_M is mapped to the XPIPE_QUAD_X0Y0/CH2_TXPHALIGNDONE_M that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/CH3_RXFINEALIGNDONE_M is mapped to the XPIPE_QUAD_X0Y0/CH3_RXFINEALIGNDONE_M that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/CH3_RXPHALIGNDONE_M is mapped to the XPIPE_QUAD_X0Y0/CH3_RXPHALIGNDONE_M that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD0_inst/CH3_TXPHALIGNDONE_M is mapped to the XPIPE_QUAD_X0Y0/CH3_TXPHALIGNDONE_M that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD1_inst/CH0_RXFINEALIGNDONE_M is mapped to the XPIPE_QUAD_X0Y1/CH0_RXFINEALIGNDONE_M that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD1_inst/CH0_RXPHALIGNDONE_M is mapped to the XPIPE_QUAD_X0Y1/CH0_RXPHALIGNDONE_M that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD1_inst/CH0_TXPHALIGNDONE_M is mapped to the XPIPE_QUAD_X0Y1/CH0_TXPHALIGNDONE_M that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD1_inst/CH1_RXFINEALIGNDONE_M is mapped to the XPIPE_QUAD_X0Y1/CH1_RXFINEALIGNDONE_M that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD1_inst/CH1_RXPHALIGNDONE_M is mapped to the XPIPE_QUAD_X0Y1/CH1_RXPHALIGNDONE_M that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD1_inst/CH1_TXPHALIGNDONE_M is mapped to the XPIPE_QUAD_X0Y1/CH1_TXPHALIGNDONE_M that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD1_inst/CH2_RXFINEALIGNDONE_M is mapped to the XPIPE_QUAD_X0Y1/CH2_RXFINEALIGNDONE_M that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD1_inst/CH2_RXPHALIGNDONE_M is mapped to the XPIPE_QUAD_X0Y1/CH2_RXPHALIGNDONE_M that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD1_inst/CH2_TXPHALIGNDONE_M is mapped to the XPIPE_QUAD_X0Y1/CH2_TXPHALIGNDONE_M that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD1_inst/CH3_RXFINEALIGNDONE_M is mapped to the XPIPE_QUAD_X0Y1/CH3_RXFINEALIGNDONE_M that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD1_inst/CH3_RXPHALIGNDONE_M is mapped to the XPIPE_QUAD_X0Y1/CH3_RXPHALIGNDONE_M that is directly connected to the VCC/GND source
INFO: [Route 35-3399] The non-VCC/GND terminal top_i/blp/cips/inst/cpm_0/inst/XPIPE_QUAD1_inst/CH3_TXPHALIGNDONE_M is mapped to the XPIPE_QUAD_X0Y1/CH3_TXPHALIGNDONE_M that is directly connected to the VCC/GND source
Post Restoration Checksum: NetGraph: 658a735e NumContArr: 71743719 Constraints: 27e71a49 Timing: 0
Phase 1 Build RT Design | Checksum: fee5c4c0

Time (s): cpu = 00:06:13 ; elapsed = 00:06:20 . Memory (MB): peak = 7707.176 ; gain = 2.035 ; free physical = 17413 ; free virtual = 104337

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: fee5c4c0

Time (s): cpu = 00:06:18 ; elapsed = 00:06:24 . Memory (MB): peak = 7707.176 ; gain = 2.035 ; free physical = 17141 ; free virtual = 104066

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: fee5c4c0

Time (s): cpu = 00:06:21 ; elapsed = 00:06:28 . Memory (MB): peak = 7707.176 ; gain = 2.035 ; free physical = 17067 ; free virtual = 103992

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 1934024fc

Time (s): cpu = 00:06:40 ; elapsed = 00:06:46 . Memory (MB): peak = 7908.180 ; gain = 203.039 ; free physical = 16620 ; free virtual = 103548

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 25b269d43

Time (s): cpu = 00:08:08 ; elapsed = 00:08:16 . Memory (MB): peak = 7908.180 ; gain = 203.039 ; free physical = 14939 ; free virtual = 101899
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.234  | TNS=0.000  | WHS=-0.076 | THS=-1.152 |


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 1c1c3699f

Time (s): cpu = 00:09:59 ; elapsed = 00:10:03 . Memory (MB): peak = 7908.180 ; gain = 203.039 ; free physical = 17102 ; free virtual = 104077
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.234  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 1bf55aff8

Time (s): cpu = 00:10:04 ; elapsed = 00:10:08 . Memory (MB): peak = 7908.180 ; gain = 203.039 ; free physical = 17504 ; free virtual = 104481

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 33327
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 28226
  Number of Partially Routed Nets     = 5101
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1c6e0b7fd

Time (s): cpu = 00:10:20 ; elapsed = 00:10:23 . Memory (MB): peak = 7955.164 ; gain = 250.023 ; free physical = 19383 ; free virtual = 106350

Phase 3 Initial Routing

Phase 3.1 Global Routing

Phase 3.1.1 SLL Assignment
Phase 3.1.1 SLL Assignment | Checksum: 1c6e0b7fd

Time (s): cpu = 00:10:23 ; elapsed = 00:10:26 . Memory (MB): peak = 7955.164 ; gain = 250.023 ; free physical = 19479 ; free virtual = 106448
Phase 3.1 Global Routing | Checksum: 1c6e0b7fd

Time (s): cpu = 00:10:26 ; elapsed = 00:10:29 . Memory (MB): peak = 7955.164 ; gain = 250.023 ; free physical = 19513 ; free virtual = 106482
Phase 3 Initial Routing | Checksum: 1ab4d477f

Time (s): cpu = 00:11:37 ; elapsed = 00:11:35 . Memory (MB): peak = 7955.164 ; gain = 250.023 ; free physical = 20287 ; free virtual = 107269

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2244
 Number of Nodes with overlaps = 87
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.218  | TNS=0.000  | WHS=0.007  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 1d3246014

Time (s): cpu = 00:14:39 ; elapsed = 00:14:42 . Memory (MB): peak = 7987.180 ; gain = 282.039 ; free physical = 20144 ; free virtual = 107179

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 164430458

Time (s): cpu = 00:14:42 ; elapsed = 00:14:46 . Memory (MB): peak = 7987.180 ; gain = 282.039 ; free physical = 20032 ; free virtual = 107070
Phase 4 Rip-up And Reroute | Checksum: 164430458

Time (s): cpu = 00:14:45 ; elapsed = 00:14:49 . Memory (MB): peak = 7987.180 ; gain = 282.039 ; free physical = 19897 ; free virtual = 106935

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 164430458

Time (s): cpu = 00:14:48 ; elapsed = 00:14:52 . Memory (MB): peak = 7987.180 ; gain = 282.039 ; free physical = 19851 ; free virtual = 106889

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 164430458

Time (s): cpu = 00:14:51 ; elapsed = 00:14:55 . Memory (MB): peak = 7987.180 ; gain = 282.039 ; free physical = 19730 ; free virtual = 106769
Phase 5 Delay and Skew Optimization | Checksum: 164430458

Time (s): cpu = 00:14:54 ; elapsed = 00:14:58 . Memory (MB): peak = 7987.180 ; gain = 282.039 ; free physical = 19686 ; free virtual = 106727

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 16d407b57

Time (s): cpu = 00:15:56 ; elapsed = 00:16:01 . Memory (MB): peak = 7987.180 ; gain = 282.039 ; free physical = 19059 ; free virtual = 106120
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.218  | TNS=0.000  | WHS=0.007  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 190f26c15

Time (s): cpu = 00:15:59 ; elapsed = 00:16:05 . Memory (MB): peak = 7987.180 ; gain = 282.039 ; free physical = 19049 ; free virtual = 106108
Phase 6 Post Hold Fix | Checksum: 190f26c15

Time (s): cpu = 00:16:02 ; elapsed = 00:16:08 . Memory (MB): peak = 7987.180 ; gain = 282.039 ; free physical = 19129 ; free virtual = 106230

Phase 7 Leaf Clock Prog Delay Opt
Phase 7 Leaf Clock Prog Delay Opt | Checksum: 231c35d87

Time (s): cpu = 00:17:07 ; elapsed = 00:17:13 . Memory (MB): peak = 7987.180 ; gain = 282.039 ; free physical = 24809 ; free virtual = 112083

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.627783 %
  Global Horizontal Routing Utilization  = 0.652903 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 1caf9b485

Time (s): cpu = 00:17:14 ; elapsed = 00:17:21 . Memory (MB): peak = 7987.180 ; gain = 282.039 ; free physical = 25020 ; free virtual = 112083

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1caf9b485

Time (s): cpu = 00:17:18 ; elapsed = 00:17:24 . Memory (MB): peak = 7987.180 ; gain = 282.039 ; free physical = 24916 ; free virtual = 111980

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2203bba5e

Time (s): cpu = 00:17:42 ; elapsed = 00:17:49 . Memory (MB): peak = 7987.180 ; gain = 282.039 ; free physical = 24412 ; free virtual = 111706

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.218  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 2203bba5e

Time (s): cpu = 00:18:00 ; elapsed = 00:18:08 . Memory (MB): peak = 7987.180 ; gain = 282.039 ; free physical = 24094 ; free virtual = 111171
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:21:27 ; elapsed = 00:21:37 . Memory (MB): peak = 7987.180 ; gain = 282.039 ; free physical = 25020 ; free virtual = 112146

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
180 Infos, 85 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:23:28 ; elapsed = 00:23:36 . Memory (MB): peak = 7987.180 ; gain = 290.043 ; free physical = 25021 ; free virtual = 112146
source /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/scripts/impl_1/_full_route_post.tcl
INFO: System Diagram: Run step: routed

report_utilization: Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 7987.180 ; gain = 0.000 ; free physical = 32340 ; free virtual = 119454
report_utilization: Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 7987.180 ; gain = 0.000 ; free physical = 31727 ; free virtual = 118782
WARNING: [Vivado 12-1032] No pblocks found for command 'get_pblocks -of_objects [get_cells -hierarchical -filter {NAME != top_i/ulp && NAME !~ top_i/ulp/*}]'.
Writing Interface Constraints File '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/system/aiearchive/vivado/aie_interface.aieintfcst'
Writing Interface Solution File '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/system/aiearchive/vivado/aie_interface.aieintfsol' for cell 'top_i/ulp/ai_engine_0'
Writing AI Engine Constraints file '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/system/aiearchive/vivado/aie_constraints.aiecst' for cell 'top_i/ulp/ai_engine_0/aie_nl_inst'
Writing Metadata file '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/system/aiearchive/vivado/aieprj_meta_data.json'
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:01:13 ; elapsed = 00:01:17 . Memory (MB): peak = 8003.188 ; gain = 16.008 ; free physical = 29251 ; free virtual = 116525
INFO: [Common 17-1381] The checkpoint '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/impl_1/top_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:02:46 ; elapsed = 00:02:55 . Memory (MB): peak = 8003.188 ; gain = 16.008 ; free physical = 29336 ; free virtual = 116493
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file xilinx_vck5000_gen4x8_qdma_2_202220_1_bb_locked_timing_summary_routed.rpt -pb xilinx_vck5000_gen4x8_qdma_2_202220_1_bb_locked_timing_summary_routed.pb -rpx xilinx_vck5000_gen4x8_qdma_2_202220_1_bb_locked_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2MP, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 8003.188 ; gain = 0.000 ; free physical = 28861 ; free virtual = 116200
source /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/scripts/impl_1/_full_write_device_image_pre.tcl
Starting auto-frequency scaling ...
kernel clock 'blp_s_aclk_kernel_00':
   clock pin path     : top_i/ulp/blp_s_aclk_kernel_00
   original frequency : 200.0 MHz
kernel clock 'blp_s_aclk_kernel_01':
   clock pin path     : top_i/ulp/blp_s_aclk_kernel_01
   original frequency : 500.0 MHz


INFO: [OCL_UTIL] clock is 'clkwiz_aclk_kernel_01_clk_out1' for pin 'top_i/ulp/blp_s_aclk_kernel_01'
get_timing_paths: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 8003.188 ; gain = 0.000 ; free physical = 28902 ; free virtual = 116072
INFO: [OCL_UTIL] clock is 'clkwiz_aclk_kernel_00_clk_out1' for pin 'top_i/ulp/blp_s_aclk_kernel_00'
get_timing_paths: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 8003.188 ; gain = 0.000 ; free physical = 28807 ; free virtual = 115978
get_timing_paths: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 8003.188 ; gain = 0.000 ; free physical = 28641 ; free virtual = 115821
Auto-frequency scaling completed
kernel clock 'blp_s_aclk_kernel_01':
   original frequency : 500.0 MHz
   scaled frequency   : 598.0 MHz
WARNING: The auto scaled frequency '598.0 MHz' exceeds the original specified frequency. The compiler will select the original specified frequency of '500.0' MHz.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 8003.188 ; gain = 0.000 ; free physical = 28385 ; free virtual = 115588
kernel clock 'blp_s_aclk_kernel_00':
   original frequency : 200.0 MHz
   scaled frequency   : 211.3 MHz
WARNING: The auto scaled frequency '211.3 MHz' exceeds the original specified frequency. The compiler will select the original specified frequency of '200.0' MHz.
Command: write_device_image -force -no_partial_pdifile top_wrapper.pdi
Attempting to get a license for feature 'Implementation' and/or device 'xcvc1902'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvc1902'
Running DRC as a precondition to command write_device_image
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC AVALXA-268] CLK_DOM_COM_WF: Cell top_i/ulp/setup_aie_0/inst/gmem0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_bram_14: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-268] CLK_DOM_COM_WF: Cell top_i/ulp/setup_aie_1/inst/gmem0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_bram_14: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQPXA-92] WR_WIDTH_A_9_DINA_BWE_CONN: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_10: When WRITE_WIDTH_A=9, the DIN_A[71:9] and BWE_A[8:1] pins should be tied to logic 1.
WARNING: [DRC REQPXA-92] WR_WIDTH_A_9_DINA_BWE_CONN: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_11: When WRITE_WIDTH_A=9, the DIN_A[71:9] and BWE_A[8:1] pins should be tied to logic 1.
WARNING: [DRC REQPXA-92] WR_WIDTH_A_9_DINA_BWE_CONN: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_1: When WRITE_WIDTH_A=9, the DIN_A[71:9] and BWE_A[8:1] pins should be tied to logic 1.
WARNING: [DRC REQPXA-92] WR_WIDTH_A_9_DINA_BWE_CONN: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_2: When WRITE_WIDTH_A=9, the DIN_A[71:9] and BWE_A[8:1] pins should be tied to logic 1.
WARNING: [DRC REQPXA-92] WR_WIDTH_A_9_DINA_BWE_CONN: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_4: When WRITE_WIDTH_A=9, the DIN_A[71:9] and BWE_A[8:1] pins should be tied to logic 1.
WARNING: [DRC REQPXA-92] WR_WIDTH_A_9_DINA_BWE_CONN: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_5: When WRITE_WIDTH_A=9, the DIN_A[71:9] and BWE_A[8:1] pins should be tied to logic 1.
WARNING: [DRC REQPXA-92] WR_WIDTH_A_9_DINA_BWE_CONN: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_7: When WRITE_WIDTH_A=9, the DIN_A[71:9] and BWE_A[8:1] pins should be tied to logic 1.
WARNING: [DRC REQPXA-92] WR_WIDTH_A_9_DINA_BWE_CONN: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_8: When WRITE_WIDTH_A=9, the DIN_A[71:9] and BWE_A[8:1] pins should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_10: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_11: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_1: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_2: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_4: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_5: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_7: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_8: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_10: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_11: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_1: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_2: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_4: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_5: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_7: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_8: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_10: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_11: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_1: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_2: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_4: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_5: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_7: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_8: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_10: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_11: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_1: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_2: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_4: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_5: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_7: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_8: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_10: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_11: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_1: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_2: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_4: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_5: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_7: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_8: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_10: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_11: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_1: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_2: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_4: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_5: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_7: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_8: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_10: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_11: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_1: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_2: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_4: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_5: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_7: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_8: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_10: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_11: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_1: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_2: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_4: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_5: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_7: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_8: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_10: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_11: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_1: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_2: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_4: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_5: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_7: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_8: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_10: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_11: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_1: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_2: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_4: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_5: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_7: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_8: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_10: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_11: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_1: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_2: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_4: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_5: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_7: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_8: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_10: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_11: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_1: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_2: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_4: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_5: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_7: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_8: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_10: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_11: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_1: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_2: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_4: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_5: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_7: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_8: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_10: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_11: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_1: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_2: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_4: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_5: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_7: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_8: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_10: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_11: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_1: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_2: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_4: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_5: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_7: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_8: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_10: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_11: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_1: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_2: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_4: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_5: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_7: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_8: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_10: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_11: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_1: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_2: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_4: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_5: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_7: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_8: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_10: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_11: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_1: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_2: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_4: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_5: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_7: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_8: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_10: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_11: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_1: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_2: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_4: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_5: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_7: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_8: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_10: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_11: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_1: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_2: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_4: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_5: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_7: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_8: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_10: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_11: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_1: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_2: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_4: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_5: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_7: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_8: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_10: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_11: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_1: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_2: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_4: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_5: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_7: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_8: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC RTSTAT-10] No routable loads: 214 net(s) have no routable loads. The problem bus(es) and/or net(s) are top_i/ulp/ai_engine_0/inst/ai_pl_ch_0/inst/ai2pl_wrapper_32/mrs_s0/regfile_reg_0_7_28_33/DOC0, top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Gate_Div, top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Gate_Div, top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Gate_Div_d1, top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Gate_Div_d1, top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Gate_Fast_d1, top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Gate_Fast_d1, top_i/blp/blp_logic/axi_ic_rpu/inst/m02_nodes/m02_r_node/inst/mi_handler_m_sc_areset_pipe, top_i/blp/blp_logic/axi_ic_apu/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset_pipe, top_i/ulp/axi_ic_user/inst/m00_nodes/m00_ar_node/inst/mi_handler_m_sc_areset_pipe, top_i/blp/blp_logic/axi_ic_apu/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset_pipe, top_i/blp/blp_logic/axi_ic_plmgmt/inst/m02_nodes/m02_r_node/inst/mi_handler_m_sc_areset_pipe, top_i/blp/blp_logic/axi_ic_apu/inst/m03_nodes/m03_w_node/inst/mi_handler_m_sc_areset_pipe, top_i/blp/blp_logic/axi_ic_apu/inst/m03_nodes/m03_b_node/inst/mi_handler_m_sc_areset_pipe, top_i/blp/blp_logic/axi_ic_apu/inst/m02_nodes/m02_w_node/inst/mi_handler_m_sc_areset_pipe... and (the first 15 of 214 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 187 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Integrating Hard IP ELF/MEM with the PDI.
INFO: [Constraints 18-5160] Reading Static MEM File '_mem_tmp.mem' for cell 'top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main'
INFO: [Constraints 18-5160] Reading Static MEM File '_mem_tmp.mem' for cell 'top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main'
INFO: [Constraints 18-5160] Reading Static MEM File '_mem_tmp.mem' for cell 'top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main'
INFO: [Constraints 18-5160] Reading Static MEM File '_mem_tmp.mem' for cell 'top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main'
Partition "pblock_dynamic_region" Reconfigurable Module "top_i/ulp"
INFO: [Vivado 12-8265] Design contains reconfigurable partitions, but no partial pdi files will be generated since -no_partial_pdifile option was specified.
Generating PS PMC files.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
INFO: [Bitstream 40-812] Reading NPI Startup sequence definitions
INFO: [Bitstream 40-811] Reading NPI Shutdown sequence definitions
INFO: [Bitstream 40-810] Reading NPI Preconfig sequence definitions
Creating bitstream...
INFO: [Bitstream 40-283] Bitstream size = 21461504 bits
Writing CDO partition ./top_wrapper.rcdo...
Writing NPI partition ./top_wrapper.rnpi...
Generating bif file top_wrapper.bif for base design.
Generating Hard Block Files
INFO: [Hsi 55-2053] elapsed time for repository (/home/xilinx/software/Vivado/2022.2/data/embeddedsw) loading 0 seconds
WARNING : No interface that uses file system is available 

/home/xilinx/software/Vivado/2022.2/gnu/microblaze/lin
make[2]: Entering directory '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/impl_1/.Xil/Vivado-1991812-nags27/versal_plm/versal_plm_bsp'
Running Make include in blp_cips_pspmc_0_psv_pmc_0/libsrc/xilnvm_v3_0/src
Running Make include in blp_cips_pspmc_0_psv_pmc_0/libsrc/ipipsu_v2_12/src
Running Make include in blp_cips_pspmc_0_psv_pmc_0/libsrc/xilpm_v4_1/src
Include files for this library have already been copied.
Running Make include in blp_cips_pspmc_0_psv_pmc_0/libsrc/standalone_v8_0/src
Running Make include in blp_cips_pspmc_0_psv_pmc_0/libsrc/ospipsv_v1_7/src
Running Make include in blp_cips_pspmc_0_psv_pmc_0/libsrc/pmonpsv_v2_2/src
Running Make include in blp_cips_pspmc_0_psv_pmc_0/libsrc/xilsecure_v5_0/src
Running Make include in blp_cips_pspmc_0_psv_pmc_0/libsrc/ttcps_v3_16/src
Running Make include in blp_cips_pspmc_0_psv_pmc_0/libsrc/xilloader_v1_7/src
Running Make include in blp_cips_pspmc_0_psv_pmc_0/libsrc/rtcpsu_v1_12/src
Running Make include in blp_cips_pspmc_0_psv_pmc_0/libsrc/xilsem_v1_6/src
Include files for this library have already been copied.
Running Make include in blp_cips_pspmc_0_psv_pmc_0/libsrc/sysmonpsv_v3_1/src
Running Make include in blp_cips_pspmc_0_psv_pmc_0/libsrc/xilpuf_v2_0/src
Running Make include in blp_cips_pspmc_0_psv_pmc_0/libsrc/ddrpsv_v1_4/src
Running Make include in blp_cips_pspmc_0_psv_pmc_0/libsrc/trngpsv_v1_2/src
Running Make include in blp_cips_pspmc_0_psv_pmc_0/libsrc/xilplmi_v1_7/src
Running Make include in blp_cips_pspmc_0_psv_pmc_0/libsrc/uartlite_v3_7/src
Running Make include in blp_cips_pspmc_0_psv_pmc_0/libsrc/zdma_v1_15/src
Running Make include in blp_cips_pspmc_0_psv_pmc_0/libsrc/cpu_v2_16/src
Running Make include in blp_cips_pspmc_0_psv_pmc_0/libsrc/cframe_v1_4/src
Running Make include in blp_cips_pspmc_0_psv_pmc_0/libsrc/uartpsv_v1_7/src
Running Make include in blp_cips_pspmc_0_psv_pmc_0/libsrc/coresightps_dcc_v1_8/src
Running Make include in blp_cips_pspmc_0_psv_pmc_0/libsrc/cfupmc_v1_5/src
Running Make include in blp_cips_pspmc_0_psv_pmc_0/libsrc/xilpdi_v1_6/src
Running Make include in blp_cips_pspmc_0_psv_pmc_0/libsrc/iomodule_v2_14/src
Running Make include in blp_cips_pspmc_0_psv_pmc_0/libsrc/xilffs_v4_8/src
Running Make include in blp_cips_pspmc_0_psv_pmc_0/libsrc/csudma_v1_12/src
Running Make libs in blp_cips_pspmc_0_psv_pmc_0/libsrc/xilnvm_v3_0/src
Compiling XilNvm Library
Running Make libs in blp_cips_pspmc_0_psv_pmc_0/libsrc/xilsem_v1_6/src
Running Make libs in blp_cips_pspmc_0_psv_pmc_0/libsrc/xilpm_v4_1/src
Compiling XilPM Library
Running Make libs in blp_cips_pspmc_0_psv_pmc_0/libsrc/xilpdi_v1_6/src
Compiling Xilpdi Library
Running Make libs in blp_cips_pspmc_0_psv_pmc_0/libsrc/xilplmi_v1_7/src
Compiling XilPLMI Library
Running Make libs in blp_cips_pspmc_0_psv_pmc_0/libsrc/xilloader_v1_7/src
Compiling XilLoader Library
Running Make libs in blp_cips_pspmc_0_psv_pmc_0/libsrc/xilpuf_v2_0/src
Compiling XilPuf Library
Running Make libs in blp_cips_pspmc_0_psv_pmc_0/libsrc/xilsecure_v5_0/src
Compiling XilSecure Library
Finished building libraries sequentially.
Running Make include in blp_cips_pspmc_0_psv_pmc_0/libsrc/xilnvm_v3_0/src
Running Make include in blp_cips_pspmc_0_psv_pmc_0/libsrc/ipipsu_v2_12/src
Running Make include in blp_cips_pspmc_0_psv_pmc_0/libsrc/xilpm_v4_1/src
Running Make include in blp_cips_pspmc_0_psv_pmc_0/libsrc/standalone_v8_0/src
Running Make include in blp_cips_pspmc_0_psv_pmc_0/libsrc/ospipsv_v1_7/src
Include files for this library have already been copied.
Running Make include in blp_cips_pspmc_0_psv_pmc_0/libsrc/pmonpsv_v2_2/src
Running Make include in blp_cips_pspmc_0_psv_pmc_0/libsrc/xilsecure_v5_0/src
Running Make include in blp_cips_pspmc_0_psv_pmc_0/libsrc/ttcps_v3_16/src
Running Make include in blp_cips_pspmc_0_psv_pmc_0/libsrc/xilloader_v1_7/src
Running Make include in blp_cips_pspmc_0_psv_pmc_0/libsrc/rtcpsu_v1_12/src
Running Make include in blp_cips_pspmc_0_psv_pmc_0/libsrc/xilsem_v1_6/src
Running Make include in blp_cips_pspmc_0_psv_pmc_0/libsrc/xilpuf_v2_0/src
Running Make include in blp_cips_pspmc_0_psv_pmc_0/libsrc/sysmonpsv_v3_1/src
Include files for this library have already been copied.
Running Make include in blp_cips_pspmc_0_psv_pmc_0/libsrc/ddrpsv_v1_4/src
Running Make include in blp_cips_pspmc_0_psv_pmc_0/libsrc/trngpsv_v1_2/src
Running Make include in blp_cips_pspmc_0_psv_pmc_0/libsrc/xilplmi_v1_7/src
Running Make include in blp_cips_pspmc_0_psv_pmc_0/libsrc/uartlite_v3_7/src
Running Make include in blp_cips_pspmc_0_psv_pmc_0/libsrc/zdma_v1_15/src
Running Make include in blp_cips_pspmc_0_psv_pmc_0/libsrc/cpu_v2_16/src
Running Make include in blp_cips_pspmc_0_psv_pmc_0/libsrc/cframe_v1_4/src
Running Make include in blp_cips_pspmc_0_psv_pmc_0/libsrc/uartpsv_v1_7/src
Running Make include in blp_cips_pspmc_0_psv_pmc_0/libsrc/coresightps_dcc_v1_8/src
Running Make include in blp_cips_pspmc_0_psv_pmc_0/libsrc/cfupmc_v1_5/src
Running Make include in blp_cips_pspmc_0_psv_pmc_0/libsrc/iomodule_v2_14/src
Running Make include in blp_cips_pspmc_0_psv_pmc_0/libsrc/xilpdi_v1_6/src
Running Make include in blp_cips_pspmc_0_psv_pmc_0/libsrc/xilffs_v4_8/src
Running Make include in blp_cips_pspmc_0_psv_pmc_0/libsrc/csudma_v1_12/src
Running Make libs in blp_cips_pspmc_0_psv_pmc_0/libsrc/standalone_v8_0/src
Running Make libs in blp_cips_pspmc_0_psv_pmc_0/libsrc/ipipsu_v2_12/src
Running Make libs in blp_cips_pspmc_0_psv_pmc_0/libsrc/ospipsv_v1_7/src
Running Make libs in blp_cips_pspmc_0_psv_pmc_0/libsrc/pmonpsv_v2_2/src
Running Make libs in blp_cips_pspmc_0_psv_pmc_0/libsrc/ttcps_v3_16/src
Running Make libs in blp_cips_pspmc_0_psv_pmc_0/libsrc/rtcpsu_v1_12/src
Running Make libs in blp_cips_pspmc_0_psv_pmc_0/libsrc/sysmonpsv_v3_1/src
Running Make libs in blp_cips_pspmc_0_psv_pmc_0/libsrc/ddrpsv_v1_4/src
Running Make libs in blp_cips_pspmc_0_psv_pmc_0/libsrc/trngpsv_v1_2/src
Running Make libs in blp_cips_pspmc_0_psv_pmc_0/libsrc/uartlite_v3_7/src
Compiling xsysmonpsv
Running Make libs in blp_cips_pspmc_0_psv_pmc_0/libsrc/zdma_v1_15/src
Running Make libs in blp_cips_pspmc_0_psv_pmc_0/libsrc/cpu_v2_16/src
Running Make libs in blp_cips_pspmc_0_psv_pmc_0/libsrc/cframe_v1_4/src
Running Make libs in blp_cips_pspmc_0_psv_pmc_0/libsrc/uartpsv_v1_7/src
Running Make libs in blp_cips_pspmc_0_psv_pmc_0/libsrc/coresightps_dcc_v1_8/src
Running Make libs in blp_cips_pspmc_0_psv_pmc_0/libsrc/cfupmc_v1_5/src
microblaze_sleep.c:81:9: note: '#pragma message: For the sleep routines, assembly instructions are used'
   81 | #pragma message ("For the sleep routines, assembly instructions are used")
      |         ^~~~~~~
xcoresightpsdcc.c:39:2: warning: #warning "The driver is supported only for ARM architecture" [-Wcpp]
   39 | #warning "The driver is supported only for ARM architecture"
      |  ^~~~~~~
Running Make libs in blp_cips_pspmc_0_psv_pmc_0/libsrc/iomodule_v2_14/src
Running Make libs in blp_cips_pspmc_0_psv_pmc_0/libsrc/xilffs_v4_8/src
Running Make libs in blp_cips_pspmc_0_psv_pmc_0/libsrc/csudma_v1_12/src
In file included from xuartlite_g.c:16:
../../../include/xparameters.h:1903:34: warning: conversion from 'long long unsigned int' to 'unsigned int' changes value from '17213554688' to '33685504' [-Woverflow]
 1903 | #define XPAR_UARTLITE_0_BASEADDR 0x402020000U
      |                                  ^~~~~~~~~~~~
xuartlite_g.c:27:17: note: in expansion of macro 'XPAR_UARTLITE_0_BASEADDR'
   27 |                 XPAR_UARTLITE_0_BASEADDR,
      |                 ^~~~~~~~~~~~~~~~~~~~~~~~
../../../include/xparameters.h:1923:34: warning: conversion from 'long long unsigned int' to 'unsigned int' changes value from '17213558784' to '33689600' [-Woverflow]
 1923 | #define XPAR_UARTLITE_1_BASEADDR 0x402021000U
      |                                  ^~~~~~~~~~~~
xuartlite_g.c:35:17: note: in expansion of macro 'XPAR_UARTLITE_1_BASEADDR'
   35 |                 XPAR_UARTLITE_1_BASEADDR,
      |                 ^~~~~~~~~~~~~~~~~~~~~~~~
../../../include/xparameters.h:1943:34: warning: conversion from 'long long unsigned int' to 'unsigned int' changes value from '2203351912448' to '33689600' [-Woverflow]
 1943 | #define XPAR_UARTLITE_2_BASEADDR 0x20102021000U
      |                                  ^~~~~~~~~~~~~~
xuartlite_g.c:43:17: note: in expansion of macro 'XPAR_UARTLITE_2_BASEADDR'
   43 |                 XPAR_UARTLITE_2_BASEADDR,
      |                 ^~~~~~~~~~~~~~~~~~~~~~~~
../../../include/xparameters.h:1963:34: warning: conversion from 'long long unsigned int' to 'unsigned int' changes value from '2203351916544' to '33693696' [-Woverflow]
 1963 | #define XPAR_UARTLITE_3_BASEADDR 0x20102022000U
      |                                  ^~~~~~~~~~~~~~
xuartlite_g.c:51:17: note: in expansion of macro 'XPAR_UARTLITE_3_BASEADDR'
   51 |                 XPAR_UARTLITE_3_BASEADDR,
      |                 ^~~~~~~~~~~~~~~~~~~~~~~~
../../../include/xparameters.h:1983:34: warning: conversion from 'long long unsigned int' to 'unsigned int' changes value from '2203351908352' to '33685504' [-Woverflow]
 1983 | #define XPAR_UARTLITE_4_BASEADDR 0x20102020000U
      |                                  ^~~~~~~~~~~~~~
xuartlite_g.c:59:17: note: in expansion of macro 'XPAR_UARTLITE_4_BASEADDR'
   59 |                 XPAR_UARTLITE_4_BASEADDR,
      |                 ^~~~~~~~~~~~~~~~~~~~~~~~
In file included from xiomodule_g.c:16:
../../../include/xparameters.h:1440:62: warning: conversion from 'long long unsigned int' to 'unsigned int' changes value from '18446744073709551615' to '4294967295' [-Woverflow]
 1440 | #define XPAR_BLP_CIPS_PSPMC_0_PSV_PMC_IOMODULE_0_IO_BASEADDR 0xFFFFFFFFFFFFFFFFU
      |                                                              ^~~~~~~~~~~~~~~~~~~
xiomodule_g.c:30:17: note: in expansion of macro 'XPAR_BLP_CIPS_PSPMC_0_PSV_PMC_IOMODULE_0_IO_BASEADDR'
   30 |                 XPAR_BLP_CIPS_PSPMC_0_PSV_PMC_IOMODULE_0_IO_BASEADDR,
      |                 ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o
Finished building libraries parallelly.
/home/xilinx/software/Vivado/2022.2/gnu/microblaze/lin/x86_64-oesdk-linux/usr/bin/microblaze-xilinx-elf/microblaze-xilinx-elf-ar.real: creating blp_cips_pspmc_0_psv_pmc_0/lib/libxil.a
Finished building libraries
make[2]: Leaving directory '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/impl_1/.Xil/Vivado-1991812-nags27/versal_plm/versal_plm_bsp'
make[2]: Entering directory '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/impl_1/.Xil/Vivado-1991812-nags27/versal_plm'
make[2]: Leaving directory '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/impl_1/.Xil/Vivado-1991812-nags27/versal_plm'
INFO: [Project 1-1179] Generating top_wrapper.bif file ...
Running bootgen.
Found bootgen at /home/xilinx/software/Vivado/2022.2/bin/bootgen
Running '/home/xilinx/software/Vivado/2022.2/bin/bootgen -arch versal -image top_wrapper.bif -w -o ./top_wrapper.pdi'


****** Xilinx Bootgen v2022.2.2
  **** Build date : Feb 16 2023-18:59:31
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


[INFO]   : Bootimage generated successfully

Bootgen Completed Successfully.
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
203 Infos, 275 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_device_image completed successfully
write_device_image: Time (s): cpu = 00:26:44 ; elapsed = 00:28:17 . Memory (MB): peak = 9483.898 ; gain = 1480.711 ; free physical = 30957 ; free virtual = 118853
Command: write_device_image -force -cell top_i/ulp -file top_i_ulp_my_rm_partial
Attempting to get a license for feature 'Implementation' and/or device 'xcvc1902'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvc1902'
Running DRC as a precondition to command write_device_image
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC AVALXA-268] CLK_DOM_COM_WF: Cell top_i/ulp/setup_aie_0/inst/gmem0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_bram_14: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC AVALXA-268] CLK_DOM_COM_WF: Cell top_i/ulp/setup_aie_1/inst/gmem0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_bram_14: When cell attribute CLOCK_DOMAINS=COMMON, if cell attribute WRITE_MODE_A and WRITE_MODE_B are not READ_FIRST, there may be address collision if the same address appears on both read and write ports resulting in unknown or corrupted data. It is suggested to confirm via unisim simulation with SIM_COLLISION_CHECK != NONE that an address collision never occurs and if so try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. If address collision can be avoided, it is strongly suggested to change this mode to NO_CHANGE for better power characteristics. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQPXA-92] WR_WIDTH_A_9_DINA_BWE_CONN: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_10: When WRITE_WIDTH_A=9, the DIN_A[71:9] and BWE_A[8:1] pins should be tied to logic 1.
WARNING: [DRC REQPXA-92] WR_WIDTH_A_9_DINA_BWE_CONN: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_11: When WRITE_WIDTH_A=9, the DIN_A[71:9] and BWE_A[8:1] pins should be tied to logic 1.
WARNING: [DRC REQPXA-92] WR_WIDTH_A_9_DINA_BWE_CONN: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_1: When WRITE_WIDTH_A=9, the DIN_A[71:9] and BWE_A[8:1] pins should be tied to logic 1.
WARNING: [DRC REQPXA-92] WR_WIDTH_A_9_DINA_BWE_CONN: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_2: When WRITE_WIDTH_A=9, the DIN_A[71:9] and BWE_A[8:1] pins should be tied to logic 1.
WARNING: [DRC REQPXA-92] WR_WIDTH_A_9_DINA_BWE_CONN: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_4: When WRITE_WIDTH_A=9, the DIN_A[71:9] and BWE_A[8:1] pins should be tied to logic 1.
WARNING: [DRC REQPXA-92] WR_WIDTH_A_9_DINA_BWE_CONN: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_5: When WRITE_WIDTH_A=9, the DIN_A[71:9] and BWE_A[8:1] pins should be tied to logic 1.
WARNING: [DRC REQPXA-92] WR_WIDTH_A_9_DINA_BWE_CONN: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_7: When WRITE_WIDTH_A=9, the DIN_A[71:9] and BWE_A[8:1] pins should be tied to logic 1.
WARNING: [DRC REQPXA-92] WR_WIDTH_A_9_DINA_BWE_CONN: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_8: When WRITE_WIDTH_A=9, the DIN_A[71:9] and BWE_A[8:1] pins should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_10: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_11: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_1: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_2: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_4: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_5: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_7: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-244] RULE_SELF_MASK_B_5_ADDR_B_17: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_8: For the bit in SELF_MASK_B[5] attribute set to 1, the corresponding bit ADDR_B[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_10: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_11: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_1: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_2: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_4: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_5: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_7: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-245] RULE_SELF_MASK_B_0_ADDR_B_12: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_8: For the bit in SELF_MASK_B[0] attribute set to 1, the corresponding bit ADDR_B[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_10: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_11: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_1: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_2: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_4: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_5: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_7: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-246] RULE_SELF_MASK_B_6_ADDR_B_18: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_8: For the bit in SELF_MASK_B[6] attribute set to 1, the corresponding bit ADDR_B[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_10: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_11: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_1: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_2: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_4: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_5: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_7: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-247] RULE_SELF_MASK_A_7_ADDR_A_19: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_8: For the bit in SELF_MASK_A[7] attribute set to 1, the corresponding bit ADDR_A[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_10: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_11: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_1: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_2: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_4: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_5: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_7: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-248] RULE_SELF_MASK_A_1_ADDR_A_13: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_8: For the bit in SELF_MASK_A[1] attribute set to 1, the corresponding bit ADDR_A[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_10: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_11: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_1: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_2: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_4: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_5: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_7: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-249] RULE_SELF_MASK_A_9_ADDR_A_21: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_8: For the bit in SELF_MASK_A[9] attribute set to 1, the corresponding bit ADDR_A[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_10: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_11: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_1: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_2: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_4: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_5: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_7: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-250] RULE_SELF_MASK_A_10_ADDR_A_22: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_8: For the bit in SELF_MASK_A[10] attribute set to 1, the corresponding bit ADDR_A[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_10: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_11: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_1: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_2: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_4: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_5: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_7: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-251] RULE_SELF_MASK_A_4_ADDR_A_16: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_8: For the bit in SELF_MASK_A[4] attribute set to 1, the corresponding bit ADDR_A[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_10: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_11: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_1: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_2: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_4: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_5: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_7: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-252] RULE_SELF_MASK_A_5_ADDR_A_17: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_8: For the bit in SELF_MASK_A[5] attribute set to 1, the corresponding bit ADDR_A[17] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_10: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_11: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_1: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_2: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_4: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_5: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_7: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-253] RULE_SELF_MASK_B_9_ADDR_B_21: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_8: For the bit in SELF_MASK_B[9] attribute set to 1, the corresponding bit ADDR_B[21] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_10: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_11: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_1: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_2: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_4: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_5: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_7: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-254] RULE_SELF_MASK_A_3_ADDR_A_15: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_8: For the bit in SELF_MASK_A[3] attribute set to 1, the corresponding bit ADDR_A[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_10: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_11: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_1: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_2: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_4: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_5: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_7: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-255] RULE_SELF_MASK_B_10_ADDR_B_22: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_8: For the bit in SELF_MASK_B[10] attribute set to 1, the corresponding bit ADDR_B[22] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_10: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_11: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_1: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_2: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_4: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_5: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_7: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-256] RULE_SELF_MASK_B_2_ADDR_B_14: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_8: For the bit in SELF_MASK_B[2] attribute set to 1, the corresponding bit ADDR_B[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_10: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_11: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_1: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_2: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_4: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_5: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_7: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-257] RULE_SELF_MASK_B_3_ADDR_B_15: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_8: For the bit in SELF_MASK_B[3] attribute set to 1, the corresponding bit ADDR_B[15] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_10: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_11: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_1: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_2: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_4: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_5: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_7: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-258] RULE_SELF_MASK_A_0_ADDR_A_12: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_8: For the bit in SELF_MASK_A[0] attribute set to 1, the corresponding bit ADDR_A[12] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_10: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_11: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_1: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_2: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_4: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_5: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_7: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-259] RULE_SELF_MASK_B_4_ADDR_B_16: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_8: For the bit in SELF_MASK_B[4] attribute set to 1, the corresponding bit ADDR_B[16] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_10: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_11: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_1: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_2: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_4: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_5: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_7: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-260] RULE_SELF_MASK_B_1_ADDR_B_13: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_8: For the bit in SELF_MASK_B[1] attribute set to 1, the corresponding bit ADDR_B[13] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_10: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_11: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_1: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_2: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_4: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_5: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_7: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-261] RULE_SELF_MASK_A_2_ADDR_A_14: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_8: For the bit in SELF_MASK_A[2] attribute set to 1, the corresponding bit ADDR_A[14] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_10: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_11: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_1: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_2: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_4: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_5: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_7: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-262] RULE_SELF_MASK_A_6_ADDR_A_18: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_8: For the bit in SELF_MASK_A[6] attribute set to 1, the corresponding bit ADDR_A[18] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_10: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_11: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_1: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_2: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_4: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_5: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_7: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-263] RULE_SELF_MASK_A_8_ADDR_A_20: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_8: For the bit in SELF_MASK_A[8] attribute set to 1, the corresponding bit ADDR_A[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_10: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_11: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_1: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_2: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_4: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_5: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_7: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-264] RULE_SELF_MASK_B_8_ADDR_B_20: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_8: For the bit in SELF_MASK_B[8] attribute set to 1, the corresponding bit ADDR_B[20] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_10: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_11: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_1: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_2: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_4: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_5: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_7: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC REQPXA-265] RULE_SELF_MASK_B_7_ADDR_B_19: Cell top_i/ulp/sink_from_aie_0/inst/joint_U/ram_reg_uram_8: For the bit in SELF_MASK_B[7] attribute set to 1, the corresponding bit ADDR_B[19] pin should be tied to logic 1.
WARNING: [DRC RTSTAT-10] No routable loads: 214 net(s) have no routable loads. The problem bus(es) and/or net(s) are top_i/ulp/ai_engine_0/inst/ai_pl_ch_0/inst/ai2pl_wrapper_32/mrs_s0/regfile_reg_0_7_28_33/DOC0, top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Gate_Div, top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Gate_Div, top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Gate_Div_d1, top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Gate_Div_d1, top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[0].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Gate_Fast_d1, top_i/blp/blp_logic/ulp_clocking/shell_utils_ucc/inst/genblk1[1].aclk_kernel_inst/clock_throttling_aclk_kernel_00/Gate_Fast_d1, top_i/blp/blp_logic/axi_ic_rpu/inst/m02_nodes/m02_r_node/inst/mi_handler_m_sc_areset_pipe, top_i/blp/blp_logic/axi_ic_apu/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset_pipe, top_i/ulp/axi_ic_user/inst/m00_nodes/m00_ar_node/inst/mi_handler_m_sc_areset_pipe, top_i/blp/blp_logic/axi_ic_apu/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset_pipe, top_i/blp/blp_logic/axi_ic_plmgmt/inst/m02_nodes/m02_r_node/inst/mi_handler_m_sc_areset_pipe, top_i/blp/blp_logic/axi_ic_apu/inst/m03_nodes/m03_w_node/inst/mi_handler_m_sc_areset_pipe, top_i/blp/blp_logic/axi_ic_apu/inst/m03_nodes/m03_b_node/inst/mi_handler_m_sc_areset_pipe, top_i/blp/blp_logic/axi_ic_apu/inst/m02_nodes/m02_w_node/inst/mi_handler_m_sc_areset_pipe... and (the first 15 of 214 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 187 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Integrating Hard IP ELF/MEM with the PDI.
INFO: [Constraints 18-5160] Reading Static MEM File '_mem_tmp.mem' for cell 'top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main'
INFO: [Constraints 18-5160] Reading Static MEM File '_mem_tmp.mem' for cell 'top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main'
INFO: [Constraints 18-5160] Reading Static MEM File '_mem_tmp.mem' for cell 'top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main'
INFO: [Constraints 18-5160] Reading Static MEM File '_mem_tmp.mem' for cell 'top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main'
Partition "pblock_dynamic_region" Reconfigurable Module "top_i/ulp"
INFO: [Vivado 12-8266] No full design pdi will be created with the use of the -cell option.
Process Partition "pblock_dynamic_region"
Generating PS PMC files.
Loading data files...
Loading site data...
Loading route data...
Processing options...
INFO: [Designutils 20-5003] Per-Frame CRC checking will be used for DFX bitstreams.
Creating bitmap...
INFO: [Bitstream 40-812] Reading NPI Startup sequence definitions
INFO: [Bitstream 40-811] Reading NPI Shutdown sequence definitions
INFO: [Bitstream 40-810] Reading NPI Preconfig sequence definitions
Creating bitstream...
Partial bitstream contains 57081088 bits.
Writing CDO partition ./top_i_ulp_my_rm_partial.rcdo...
Writing NPI partition ./top_i_ulp_my_rm_partial.rnpi...
Creating bitstream...
Partial bitstream contains 1907584 bits.
Writing CDO partition ./top_i_ulp_my_rm_partial_mask.rcdo...
Writing NPI partition ./top_i_ulp_my_rm_partial_mask.rnpi...
Creating bitstream...
Partial bitstream contains 339456 bits.
Writing CDO partition ./top_i_ulp_my_rm_partial_unmask.rcdo...
Writing NPI partition ./top_i_ulp_my_rm_partial_unmask.rnpi...
Creating bitstream...
Partial bitstream contains 1024 bits.
Writing CDO partition ./top_i_ulp_my_rm_partial_clear.rcdo...
Writing NPI partition ./top_i_ulp_my_rm_partial_shutdown.rnpi...
Writing NPI partition ./top_i_ulp_my_rm_partial_shutdown.txt...
Generating bif file top_i_ulp_my_rm_partial.bif for partial pdi
INFO: [Project 1-1179] Generating top_i_ulp_my_rm_partial.bif file ...
Running bootgen.
Found bootgen at /home/xilinx/software/Vivado/2022.2/bin/bootgen
Running '/home/xilinx/software/Vivado/2022.2/bin/bootgen -arch versal -image top_i_ulp_my_rm_partial.bif -w -o ./top_i_ulp_my_rm_partial.pdi'


****** Xilinx Bootgen v2022.2.2
  **** Build date : Feb 16 2023-18:59:31
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


[INFO]   : Bootimage generated successfully

Bootgen Completed Successfully.
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
220 Infos, 462 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_device_image completed successfully
write_device_image: Time (s): cpu = 00:35:02 ; elapsed = 00:35:21 . Memory (MB): peak = 9884.492 ; gain = 400.594 ; free physical = 28595 ; free virtual = 116973
source /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/scripts/impl_1/_full_write_device_image_post.tcl
INFO: [Common 17-206] Exiting Vivado at Sun Jun 30 22:15:21 2024...
