// git.status = clean, build.date = Tue Sep 10 15:01:49 EDT 2024, git.hash = 164c2dd
import "primitives/core.futil";
import "primitives/memories/seq.futil";
import "primitives/binary_operators.futil";
component main() -> () {
  cells {
    A0_0 = seq_mem_d2(32,8,8,4,4);
    @external(1) A_int = seq_mem_d2(32,8,8,4,4);
    A_int_read0_0 = std_reg(32);
    A_read0_0 = std_reg(32);
    A_read1_0 = std_reg(32);
    A_sh_read0_0 = std_reg(32);
    add0 = std_add(4);
    add1 = std_add(4);
    add2 = std_add(32);
    add3 = std_add(4);
    add4 = std_add(32);
    add5 = std_add(4);
    add6 = std_add(4);
    add7 = std_add(4);
    add8 = std_add(4);
    bin_read0_0 = std_reg(32);
    bin_read1_0 = std_reg(32);
    const0 = std_const(4,0);
    const1 = std_const(32,0);
    const10 = std_const(4,1);
    const11 = std_const(4,1);
    const12 = std_const(4,0);
    const13 = std_const(4,0);
    const14 = std_const(4,1);
    const15 = std_const(4,1);
    const2 = std_const(4,0);
    const3 = std_const(4,1);
    const4 = std_const(4,1);
    const5 = std_const(4,0);
    const6 = std_const(32,0);
    const7 = std_const(4,0);
    const8 = std_const(4,1);
    const9 = std_const(4,0);
    i0 = std_reg(4);
    i00 = std_reg(4);
    i10 = std_reg(4);
    j0 = std_reg(4);
    j00 = std_reg(4);
    j1 = std_reg(4);
    j10 = std_reg(4);
    mult_pipe0 = std_mult_pipe(32);
    mult_pipe1 = std_mult_pipe(32);
    red_read00 = std_reg(32);
    t_0 = std_reg(32);
    @external(1) tmp_int = seq_mem_d1(32,8,4);
    tmp_int_read0_0 = std_reg(32);
    x0 = seq_mem_d1(32,8,4);
    @external(1) x_int = seq_mem_d1(32,8,4);
    x_int_read0_0 = std_reg(32);
    x_read0_0 = std_reg(32);
    x_sh_read0_0 = std_reg(32);
    y0 = seq_mem_d1(32,8,4);
    y0_0 = std_reg(32);
    @external(1) y_int = seq_mem_d1(32,8,4);
    y_sh_read0_0 = std_reg(32);
  }
  wires {
    group let0<"promotable"=1> {
      i00.in = const0.out;
      i00.write_en = 1'd1;
      let0[done] = i00.done;
    }
    group let1<"promotable"=2> {
      x_int_read0_0.in = x_int.read_data;
      x_int_read0_0.write_en = x_int.done;
      let1[done] = x_int_read0_0.done;
      x_int.content_en = 1'd1;
      x_int.addr0 = i00.out;
    }
    group let10<"promotable"=2> {
      tmp_int_read0_0.in = tmp_int.read_data;
      tmp_int_read0_0.write_en = tmp_int.done;
      let10[done] = tmp_int_read0_0.done;
      tmp_int.content_en = 1'd1;
      tmp_int.addr0 = i0.out;
    }
    group let11<"promotable"=4> {
      bin_read1_0.in = mult_pipe1.out;
      bin_read1_0.write_en = mult_pipe1.done;
      let11[done] = bin_read1_0.done;
      mult_pipe1.left = A_read1_0.out;
      mult_pipe1.right = tmp_int_read0_0.out;
      mult_pipe1.go = !mult_pipe1.done ? 1'd1;
    }
    group let12<"promotable"=1> {
      i10.in = const12.out;
      i10.write_en = 1'd1;
      let12[done] = i10.done;
    }
    group let13<"promotable"=1> {
      j10.in = const13.out;
      j10.write_en = 1'd1;
      let13[done] = j10.done;
    }
    group let2<"promotable"=1> {
      j00.in = const2.out;
      j00.write_en = 1'd1;
      let2[done] = j00.done;
    }
    group let3<"promotable"=2> {
      A_int_read0_0.in = A_int.read_data;
      A_int_read0_0.write_en = A_int.done;
      let3[done] = A_int_read0_0.done;
      A_int.content_en = 1'd1;
      A_int.addr1 = j00.out;
      A_int.addr0 = i00.out;
    }
    group let4<"promotable"=1> {
      i0.in = const5.out;
      i0.write_en = 1'd1;
      let4[done] = i0.done;
    }
    group let5<"promotable"=1> {
      j0.in = const7.out;
      j0.write_en = 1'd1;
      let5[done] = j0.done;
    }
    group let6<"promotable"=4> {
      bin_read0_0.in = mult_pipe0.out;
      bin_read0_0.write_en = mult_pipe0.done;
      let6[done] = bin_read0_0.done;
      mult_pipe0.left = A_read0_0.out;
      mult_pipe0.right = x_read0_0.out;
      mult_pipe0.go = !mult_pipe0.done ? 1'd1;
    }
    group let7<"promotable"=1> {
      t_0.in = bin_read0_0.out;
      t_0.write_en = 1'd1;
      let7[done] = t_0.done;
    }
    group let8<"promotable"=2> {
      red_read00.in = tmp_int.read_data;
      red_read00.write_en = tmp_int.done;
      let8[done] = red_read00.done;
      tmp_int.content_en = 1'd1;
      tmp_int.addr0 = i0.out;
    }
    group let9<"promotable"=1> {
      j1.in = const9.out;
      j1.write_en = 1'd1;
      let9[done] = j1.done;
    }
    group upd0<"promotable"=1> {
      y0.content_en = 1'd1;
      y0.addr0 = i00.out;
      y0.write_en = 1'd1;
      y0.write_data = const1.out;
      upd0[done] = y0.done;
    }
    group upd1<"promotable"=1> {
      x0.content_en = 1'd1;
      x0.addr0 = i00.out;
      x0.write_en = 1'd1;
      x0.write_data = x_int_read0_0.out;
      upd1[done] = x0.done;
    }
    group upd10<"promotable"=2> {
      y0_0.write_en = y0.done;
      y0.content_en = 1'd1;
      y0.addr0 = j1.out;
      y0_0.in = y0.read_data;
      upd10[done] = y0_0.done;
    }
    group upd11<"promotable"=2> {
      A_read1_0.write_en = A0_0.done;
      A0_0.content_en = 1'd1;
      A0_0.addr1 = j1.out;
      A0_0.addr0 = i0.out;
      A_read1_0.in = A0_0.read_data;
      upd11[done] = A_read1_0.done;
    }
    group upd12<"promotable"=1> {
      y0.content_en = 1'd1;
      y0.addr0 = j1.out;
      y0.write_en = 1'd1;
      add4.left = y0_0.out;
      add4.right = bin_read1_0.out;
      y0.write_data = add4.out;
      upd12[done] = y0.done;
    }
    group upd13<"promotable"=1> {
      j1.write_en = 1'd1;
      add5.left = j1.out;
      add5.right = const10.out;
      j1.in = add5.out;
      upd13[done] = j1.done;
    }
    group upd14<"promotable"=1> {
      i0.write_en = 1'd1;
      add6.left = i0.out;
      add6.right = const11.out;
      i0.in = add6.out;
      upd14[done] = i0.done;
    }
    group upd15<"promotable"=2> {
      y_sh_read0_0.write_en = y0.done;
      y0.content_en = 1'd1;
      y0.addr0 = i10.out;
      y_sh_read0_0.in = y0.read_data;
      upd15[done] = y_sh_read0_0.done;
    }
    group upd16<"promotable"=1> {
      y_int.content_en = 1'd1;
      y_int.addr0 = i10.out;
      y_int.write_en = 1'd1;
      y_int.write_data = y_sh_read0_0.out;
      upd16[done] = y_int.done;
    }
    group upd17<"promotable"=2> {
      x_sh_read0_0.write_en = x0.done;
      x0.content_en = 1'd1;
      x0.addr0 = i10.out;
      x_sh_read0_0.in = x0.read_data;
      upd17[done] = x_sh_read0_0.done;
    }
    group upd18<"promotable"=1> {
      x_int.content_en = 1'd1;
      x_int.addr0 = i10.out;
      x_int.write_en = 1'd1;
      x_int.write_data = x_sh_read0_0.out;
      upd18[done] = x_int.done;
    }
    group upd19<"promotable"=2> {
      A_sh_read0_0.write_en = A0_0.done;
      A0_0.content_en = 1'd1;
      A0_0.addr1 = j10.out;
      A0_0.addr0 = i10.out;
      A_sh_read0_0.in = A0_0.read_data;
      upd19[done] = A_sh_read0_0.done;
    }
    group upd2<"promotable"=1> {
      A0_0.content_en = 1'd1;
      A0_0.addr1 = j00.out;
      A0_0.addr0 = i00.out;
      A0_0.write_en = 1'd1;
      A0_0.write_data = A_int_read0_0.out;
      upd2[done] = A0_0.done;
    }
    group upd20<"promotable"=1> {
      A_int.content_en = 1'd1;
      A_int.addr1 = j10.out;
      A_int.addr0 = i10.out;
      A_int.write_en = 1'd1;
      A_int.write_data = A_sh_read0_0.out;
      upd20[done] = A_int.done;
    }
    group upd21<"promotable"=1> {
      j10.write_en = 1'd1;
      add7.left = j10.out;
      add7.right = const14.out;
      j10.in = add7.out;
      upd21[done] = j10.done;
    }
    group upd22<"promotable"=1> {
      i10.write_en = 1'd1;
      add8.left = i10.out;
      add8.right = const15.out;
      i10.in = add8.out;
      upd22[done] = i10.done;
    }
    group upd3<"promotable"=1> {
      j00.write_en = 1'd1;
      add0.left = j00.out;
      add0.right = const3.out;
      j00.in = add0.out;
      upd3[done] = j00.done;
    }
    group upd4<"promotable"=1> {
      i00.write_en = 1'd1;
      add1.left = i00.out;
      add1.right = const4.out;
      i00.in = add1.out;
      upd4[done] = i00.done;
    }
    group upd5<"promotable"=1> {
      tmp_int.content_en = 1'd1;
      tmp_int.addr0 = i0.out;
      tmp_int.write_en = 1'd1;
      tmp_int.write_data = const6.out;
      upd5[done] = tmp_int.done;
    }
    group upd6<"promotable"=2> {
      A_read0_0.write_en = A0_0.done;
      A0_0.content_en = 1'd1;
      A0_0.addr1 = j0.out;
      A0_0.addr0 = i0.out;
      A_read0_0.in = A0_0.read_data;
      upd6[done] = A_read0_0.done;
    }
    group upd7<"promotable"=2> {
      x_read0_0.write_en = x0.done;
      x0.content_en = 1'd1;
      x0.addr0 = j0.out;
      x_read0_0.in = x0.read_data;
      upd7[done] = x_read0_0.done;
    }
    group upd8<"promotable"=1> {
      tmp_int.content_en = 1'd1;
      tmp_int.addr0 = i0.out;
      tmp_int.write_en = 1'd1;
      add2.left = red_read00.out;
      add2.right = t_0.out;
      tmp_int.write_data = add2.out;
      upd8[done] = tmp_int.done;
    }
    group upd9<"promotable"=1> {
      j0.write_en = 1'd1;
      add3.left = j0.out;
      add3.right = const8.out;
      j0.in = add3.out;
      upd9[done] = j0.done;
    }
  }
  control {
    seq {
      @pos(0) let0;
      repeat 8 {
        seq {
          seq {
            @pos(1) upd0;
            @pos(2) let1;
          }
          seq {
            @pos(3) upd1;
            seq {
              @pos(4) let2;
              repeat 8 {
                seq {
                  @pos(5) let3;
                  @pos(6) upd2;
                  @pos(4) upd3;
                }
              }
            }
          }
          @pos(0) upd4;
        }
      }
      @pos(7) let4;
      repeat 8 {
        seq {
          @pos(8) upd5;
          @pos(9) let5;
          repeat 8 {
            seq {
              seq {
                @pos(10) upd6;
                @pos(11) upd7;
              }
              let6;
              let7;
              let8;
              upd8;
              @pos(9) upd9;
            }
          }
          @pos(12) let9;
          repeat 8 {
            seq {
              @pos(13) upd10;
              seq {
                @pos(14) upd11;
                @pos(15) let10;
              }
              let11;
              upd12;
              @pos(12) upd13;
            }
          }
          @pos(7) upd14;
        }
      }
      @pos(16) let12;
      repeat 8 {
        seq {
          @pos(17) upd15;
          seq {
            @pos(18) upd16;
            @pos(19) upd17;
          }
          seq {
            @pos(20) upd18;
            seq {
              @pos(21) let13;
              repeat 8 {
                seq {
                  @pos(22) upd19;
                  @pos(23) upd20;
                  @pos(21) upd21;
                }
              }
            }
          }
          @pos(16) upd22;
        }
      }
    }
  }
}
metadata #{
  0: for (let i0: ubit<4> = 0..8) {
  1:   y_sh[i0] := 0;
  2:   x_sh[i0] := x_int[i0];
  3:   x_sh[i0] := x_int[i0];
  4:   for (let j0: ubit<4> = 0..8) {
  5:     A_sh[i0][j0] := A_int[i0][j0];
  6:     A_sh[i0][j0] := A_int[i0][j0];
  7: for (let i: ubit<4> = 0..8) {
  8:   tmp_int[i] := 0;
  9:   for (let j: ubit<4> = 0..8) {
  10:     let t: ubit<32> = A[i][j] * x[j];
  11:     let t: ubit<32> = A[i][j] * x[j];
  12:   for (let j: ubit<4> = 0..8) {
  13:     let y0: ubit<32> = y[j];
  14:     y[j] := y0 + A[i][j] * tmp_int[i];
  15:     y[j] := y0 + A[i][j] * tmp_int[i];
  16: for (let i1: ubit<4> = 0..8) {
  17:   y_int[i1] := y_sh[i1];
  18:   y_int[i1] := y_sh[i1];
  19:   x_int[i1] := x_sh[i1];
  20:   x_int[i1] := x_sh[i1];
  21:   for (let j1: ubit<4> = 0..8) {
  22:     A_int[i1][j1] := A_sh[i1][j1];
  23:     A_int[i1][j1] := A_sh[i1][j1];
}#
