INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wcockrum/COEN122/ALU/ALU.srcs/sources_1/new/1_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wcockrum/COEN122/ALU/ALU.srcs/sources_1/new/2-compliment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_compliment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wcockrum/COEN122/ALU/ALU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2458] undeclared symbol _, assumed default net type wire [C:/Users/wcockrum/COEN122/ALU/ALU.srcs/sources_1/new/ALU.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wcockrum/COEN122/CPU/CPU.srcs/sources_1/new/ALUcontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wcockrum/COEN122/CPU/CPU.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wcockrum/COEN122/Memory/Memory.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wcockrum/COEN122/Pipeline_Buffer/Pipeline_Buffer.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EXMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wcockrum/COEN122/Pipeline_Buffer/Pipeline_Buffer.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wcockrum/COEN122/Memory/Memory.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wcockrum/COEN122/Pipeline_Buffer/Pipeline_Buffer.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXMEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wcockrum/COEN122/CPU/CPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wcockrum/COEN122/Memory/Memory.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wcockrum/COEN122/ALU/ALU.srcs/sources_1/new/Ripple_Carry.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ripple_Carry
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wcockrum/COEN122/CPU/CPU.srcs/sources_1/new/Sign_Extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wcockrum/COEN122/ALU/ALU.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wcockrum/COEN122/CPU/CPU.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wcockrum/COEN122/ALU/ALU.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wcockrum/COEN122/ALU/ALU.srcs/sources_1/new/mux3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wcockrum/COEN122/CPU/CPU.srcs/sim_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol _, assumed default net type wire [C:/Users/wcockrum/COEN122/CPU/CPU.srcs/sim_1/new/CPU.v:42]
