{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 25 15:25:48 2016 " "Info: Processing started: Mon Jul 25 15:25:48 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mesure_f -c mesure_f " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off mesure_f -c mesure_f" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_test.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pll_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_test " "Info: Found entity 1: PLL_test" {  } { { "PLL_test.v" "" { Text "G:/CPLD_FPGA/EDA/project_test_FPGA - copy/PLL_test.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "mesure_f.v(24) " "Warning (10275): Verilog HDL Module Instantiation warning at mesure_f.v(24): ignored dangling comma in List of Port Connections" {  } { { "mesure_f.v" "" { Text "G:/CPLD_FPGA/EDA/project_test_FPGA - copy/mesure_f.v" 24 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mesure_f.v(92) " "Warning (10273): Verilog HDL warning at mesure_f.v(92): extended using \"x\" or \"z\"" {  } { { "mesure_f.v" "" { Text "G:/CPLD_FPGA/EDA/project_test_FPGA - copy/mesure_f.v" 92 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mesure_f.v(98) " "Warning (10273): Verilog HDL warning at mesure_f.v(98): extended using \"x\" or \"z\"" {  } { { "mesure_f.v" "" { Text "G:/CPLD_FPGA/EDA/project_test_FPGA - copy/mesure_f.v" 98 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mesure_f.v(105) " "Warning (10273): Verilog HDL warning at mesure_f.v(105): extended using \"x\" or \"z\"" {  } { { "mesure_f.v" "" { Text "G:/CPLD_FPGA/EDA/project_test_FPGA - copy/mesure_f.v" 105 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mesure_f.v(111) " "Warning (10273): Verilog HDL warning at mesure_f.v(111): extended using \"x\" or \"z\"" {  } { { "mesure_f.v" "" { Text "G:/CPLD_FPGA/EDA/project_test_FPGA - copy/mesure_f.v" 111 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "mesure_f.v 1 1 " "Warning: Using design file mesure_f.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mesure_f " "Info: Found entity 1: mesure_f" {  } { { "mesure_f.v" "" { Text "G:/CPLD_FPGA/EDA/project_test_FPGA - copy/mesure_f.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sysclk_100m mesure_f.v(22) " "Warning (10236): Verilog HDL Implicit Net warning at mesure_f.v(22): created implicit net for \"sysclk_100m\"" {  } { { "mesure_f.v" "" { Text "G:/CPLD_FPGA/EDA/project_test_FPGA - copy/mesure_f.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "mesure_f " "Info: Elaborating entity \"mesure_f\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 mesure_f.v(43) " "Warning (10230): Verilog HDL assignment warning at mesure_f.v(43): truncated value with size 32 to match size of target (30)" {  } { { "mesure_f.v" "" { Text "G:/CPLD_FPGA/EDA/project_test_FPGA - copy/mesure_f.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_test PLL_test:PLL_test_inst " "Info: Elaborating entity \"PLL_test\" for hierarchy \"PLL_test:PLL_test_inst\"" {  } { { "mesure_f.v" "PLL_test_inst" { Text "G:/CPLD_FPGA/EDA/project_test_FPGA - copy/mesure_f.v" 24 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "" "" "Error: MGL_INTERNAL_ERROR: Port object altpll\|clk of width  5 is being assigned the port altpll\|stratixii_pll inst pll1\|clk of width 3 which is illegal, as port widths dont match nor are multiples. CAUSE : The port widths are mismatched in the mentioned assignment. The port widths of the connected ports should match or the LHS port width should be a multiple of the RHS port width. ACTION : Check the port widths of the connected ports. Logical operation results in a port width equal to the larger of the two ports and concatenation results in a port width equal to the sum of the individual port widths. Double check for such cases." {  } { { "PLL_test.v" "altpll_component" { Text "G:/CPLD_FPGA/EDA/project_test_FPGA - copy/PLL_test.v" 103 0 0 } }  } 0 0 "Error message" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL_test:PLL_test_inst\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"PLL_test:PLL_test_inst\|altpll:altpll_component\"" {  } { { "PLL_test.v" "altpll_component" { Text "G:/CPLD_FPGA/EDA/project_test_FPGA - copy/PLL_test.v" 103 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "PLL_test:PLL_test_inst\|altpll:altpll_component " "Error: Can't elaborate user hierarchy \"PLL_test:PLL_test_inst\|altpll:altpll_component\"" {  } { { "PLL_test.v" "altpll_component" { Text "G:/CPLD_FPGA/EDA/project_test_FPGA - copy/PLL_test.v" 103 0 0 } }  } 0 0 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/CPLD_FPGA/EDA/project_test_FPGA - copy/mesure_f.map.smsg " "Info: Generated suppressed messages file G:/CPLD_FPGA/EDA/project_test_FPGA - copy/mesure_f.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 4 s Quartus II 64-Bit " "Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "344 " "Error: Peak virtual memory: 344 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jul 25 15:25:51 2016 " "Error: Processing ended: Mon Jul 25 15:25:51 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Error: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
