onerror {resume}
quietly WaveActivateNextPane {} 0
add wave -noupdate /tbench_top/CLK_PERIOD
add wave -noupdate /tbench_top/clk
add wave -noupdate /tbench_top/dut/top_chip_i/controller/need_new_activations_after
add wave -noupdate -expand -group loop -radix decimal /tbench_top/dut/top_chip_i/controller/y
add wave -noupdate -expand -group loop -radix decimal /tbench_top/dut/top_chip_i/controller/x
add wave -noupdate -expand -group loop -radix decimal /tbench_top/dut/top_chip_i/controller/ch_out
add wave -noupdate -expand -group loop -radix decimal /tbench_top/dut/top_chip_i/controller/ch_in
add wave -noupdate -expand -group loop /tbench_top/dut/top_chip_i/controller/k_v
add wave -noupdate -expand -group loop /tbench_top/dut/top_chip_i/controller/k_h
add wave -noupdate -group sram_weights /tbench_top/dut/top_chip_i/controller/address_weights_internal
add wave -noupdate -group sram_weights /tbench_top/dut/top_chip_i/sram_weights/addr1_reg
add wave -noupdate -group sram_weights /tbench_top/dut/top_chip_i/sram_weights/csb1_reg
add wave -noupdate -group sram_weights /tbench_top/dut/top_chip_i/controller/read_weights_memory
add wave -noupdate -group sram_weights /tbench_top/dut/top_chip_i/weights_input
add wave -noupdate -group sram_weights -radix decimal /tbench_top/dut/top_chip_i/address_weights
add wave -noupdate -group sram_weights /tbench_top/dut/top_chip_i/controller/CE_address_weights_internal
add wave -noupdate -group sram_weights /tbench_top/dut/top_chip_i/sram_weights/dout1
add wave -noupdate -group sram_weights /tbench_top/dut/weights_input
add wave -noupdate -group sram_weights /tbench_top/dut/top_chip_i/sram_weights/mem
add wave -noupdate -group sram_weights /tbench_top/dut/top_chip_i/sram_weights/csb0_reg
add wave -noupdate -group sram_weights /tbench_top/dut/top_chip_i/sram_weights/csb0
add wave -noupdate -expand -group control_fsm -radix decimal /tbench_top/dut/top_chip_i/controller/y_address
add wave -noupdate -group control_signals /tbench_top/dut/activations_valid
add wave -noupdate -group control_signals /tbench_top/dut/activations_ready
add wave -noupdate -group control_signals /tbench_top/dut/weights_valid
add wave -noupdate -group control_signals /tbench_top/dut/weights_ready
add wave -noupdate /tbench_top/dut/top_chip_i/controller/x_offset_counter
add wave -noupdate /tbench_top/dut/top_chip_i/controller/y_offset_counter
add wave -noupdate /tbench_top/dut/top_chip_i/controller/line_offset_counter
add wave -noupdate /tbench_top/dut/top_chip_i/controller/x_offset_counter_delay
add wave -noupdate /tbench_top/dut/top_chip_i/controller/y_offset_counter_delay
add wave -noupdate /tbench_top/dut/top_chip_i/controller/line_offset_counter_delay
add wave -noupdate -group sram_activations /tbench_top/dut/activations_input
add wave -noupdate -group sram_activations -radix decimal /tbench_top/dut/top_chip_i/sram_activations/addr0
add wave -noupdate -group sram_activations -radix decimal /tbench_top/dut/top_chip_i/sram_activations/addr1
add wave -noupdate -group sram_activations -radix decimal /tbench_top/dut/top_chip_i/controller/address_activations_writing_internal
add wave -noupdate -group sram_activations /tbench_top/dut/top_chip_i/controller/address_activations_reading
add wave -noupdate -group sram_activations -radix decimal /tbench_top/dut/top_chip_i/controller/address_activations_writing
add wave -noupdate -group sram_activations -radix decimal -childformat {{{/tbench_top/dut/top_chip_i/controller/address_activations_writing[13]} -radix decimal} {{/tbench_top/dut/top_chip_i/controller/address_activations_writing[12]} -radix decimal} {{/tbench_top/dut/top_chip_i/controller/address_activations_writing[11]} -radix decimal} {{/tbench_top/dut/top_chip_i/controller/address_activations_writing[10]} -radix decimal} {{/tbench_top/dut/top_chip_i/controller/address_activations_writing[9]} -radix decimal} {{/tbench_top/dut/top_chip_i/controller/address_activations_writing[8]} -radix decimal} {{/tbench_top/dut/top_chip_i/controller/address_activations_writing[7]} -radix decimal} {{/tbench_top/dut/top_chip_i/controller/address_activations_writing[6]} -radix decimal} {{/tbench_top/dut/top_chip_i/controller/address_activations_writing[5]} -radix decimal} {{/tbench_top/dut/top_chip_i/controller/address_activations_writing[4]} -radix decimal} {{/tbench_top/dut/top_chip_i/controller/address_activations_writing[3]} -radix decimal} {{/tbench_top/dut/top_chip_i/controller/address_activations_writing[2]} -radix decimal} {{/tbench_top/dut/top_chip_i/controller/address_activations_writing[1]} -radix decimal} {{/tbench_top/dut/top_chip_i/controller/address_activations_writing[0]} -radix decimal}} -subitemconfig {{/tbench_top/dut/top_chip_i/controller/address_activations_writing[13]} {-height 16 -radix decimal} {/tbench_top/dut/top_chip_i/controller/address_activations_writing[12]} {-height 16 -radix decimal} {/tbench_top/dut/top_chip_i/controller/address_activations_writing[11]} {-height 16 -radix decimal} {/tbench_top/dut/top_chip_i/controller/address_activations_writing[10]} {-height 16 -radix decimal} {/tbench_top/dut/top_chip_i/controller/address_activations_writing[9]} {-height 16 -radix decimal} {/tbench_top/dut/top_chip_i/controller/address_activations_writing[8]} {-height 16 -radix decimal} {/tbench_top/dut/top_chip_i/controller/address_activations_writing[7]} {-height 16 -radix decimal} {/tbench_top/dut/top_chip_i/controller/address_activations_writing[6]} {-height 16 -radix decimal} {/tbench_top/dut/top_chip_i/controller/address_activations_writing[5]} {-height 16 -radix decimal} {/tbench_top/dut/top_chip_i/controller/address_activations_writing[4]} {-height 16 -radix decimal} {/tbench_top/dut/top_chip_i/controller/address_activations_writing[3]} {-height 16 -radix decimal} {/tbench_top/dut/top_chip_i/controller/address_activations_writing[2]} {-height 16 -radix decimal} {/tbench_top/dut/top_chip_i/controller/address_activations_writing[1]} {-height 16 -radix decimal} {/tbench_top/dut/top_chip_i/controller/address_activations_writing[0]} {-height 16 -radix decimal}} /tbench_top/dut/top_chip_i/controller/address_activations_writing
add wave -noupdate -group sram_activations -radix binary /tbench_top/dut/top_chip_i/sram_activations/mem
add wave -noupdate -group sram_activations /tbench_top/dut/activations_input
add wave -noupdate -group output_to_monitor /tbench_top/dut/top_chip_i/controller/address_activations_reading
add wave -noupdate -group outputs_to_memory -radix decimal -childformat {{{/tbench_top/dut/top_chip_i/products_out[0]} -radix decimal -childformat {{{/tbench_top/dut/top_chip_i/products_out[0][0]} -radix decimal} {{/tbench_top/dut/top_chip_i/products_out[0][1]} -radix decimal} {{/tbench_top/dut/top_chip_i/products_out[0][2]} -radix decimal} {{/tbench_top/dut/top_chip_i/products_out[0][3]} -radix decimal} {{/tbench_top/dut/top_chip_i/products_out[0][4]} -radix decimal} {{/tbench_top/dut/top_chip_i/products_out[0][5]} -radix decimal} {{/tbench_top/dut/top_chip_i/products_out[0][6]} -radix decimal} {{/tbench_top/dut/top_chip_i/products_out[0][7]} -radix decimal} {{/tbench_top/dut/top_chip_i/products_out[0][8]} -radix decimal} {{/tbench_top/dut/top_chip_i/products_out[0][9]} -radix decimal} {{/tbench_top/dut/top_chip_i/products_out[0][10]} -radix decimal} {{/tbench_top/dut/top_chip_i/products_out[0][11]} -radix decimal} {{/tbench_top/dut/top_chip_i/products_out[0][12]} -radix decimal} {{/tbench_top/dut/top_chip_i/products_out[0][13]} -radix decimal} {{/tbench_top/dut/top_chip_i/products_out[0][14]} -radix decimal} {{/tbench_top/dut/top_chip_i/products_out[0][15]} -radix decimal}}} {{/tbench_top/dut/top_chip_i/products_out[1]} -radix decimal} {{/tbench_top/dut/top_chip_i/products_out[2]} -radix decimal} {{/tbench_top/dut/top_chip_i/products_out[3]} -radix decimal} {{/tbench_top/dut/top_chip_i/products_out[4]} -radix decimal} {{/tbench_top/dut/top_chip_i/products_out[5]} -radix decimal} {{/tbench_top/dut/top_chip_i/products_out[6]} -radix decimal} {{/tbench_top/dut/top_chip_i/products_out[7]} -radix decimal} {{/tbench_top/dut/top_chip_i/products_out[8]} -radix decimal} {{/tbench_top/dut/top_chip_i/products_out[9]} -radix decimal} {{/tbench_top/dut/top_chip_i/products_out[10]} -radix decimal} {{/tbench_top/dut/top_chip_i/products_out[11]} -radix decimal} {{/tbench_top/dut/top_chip_i/products_out[12]} -radix decimal} {{/tbench_top/dut/top_chip_i/products_out[13]} -radix decimal} {{/tbench_top/dut/top_chip_i/products_out[14]} -radix decimal} {{/tbench_top/dut/top_chip_i/products_out[15]} -radix decimal}} -expand -subitemconfig {{/tbench_top/dut/top_chip_i/products_out[0]} {-height 16 -radix decimal -childformat {{{/tbench_top/dut/top_chip_i/products_out[0][0]} -radix decimal} {{/tbench_top/dut/top_chip_i/products_out[0][1]} -radix decimal} {{/tbench_top/dut/top_chip_i/products_out[0][2]} -radix decimal} {{/tbench_top/dut/top_chip_i/products_out[0][3]} -radix decimal} {{/tbench_top/dut/top_chip_i/products_out[0][4]} -radix decimal} {{/tbench_top/dut/top_chip_i/products_out[0][5]} -radix decimal} {{/tbench_top/dut/top_chip_i/products_out[0][6]} -radix decimal} {{/tbench_top/dut/top_chip_i/products_out[0][7]} -radix decimal} {{/tbench_top/dut/top_chip_i/products_out[0][8]} -radix decimal} {{/tbench_top/dut/top_chip_i/products_out[0][9]} -radix decimal} {{/tbench_top/dut/top_chip_i/products_out[0][10]} -radix decimal} {{/tbench_top/dut/top_chip_i/products_out[0][11]} -radix decimal} {{/tbench_top/dut/top_chip_i/products_out[0][12]} -radix decimal} {{/tbench_top/dut/top_chip_i/products_out[0][13]} -radix decimal} {{/tbench_top/dut/top_chip_i/products_out[0][14]} -radix decimal} {{/tbench_top/dut/top_chip_i/products_out[0][15]} -radix decimal}}} {/tbench_top/dut/top_chip_i/products_out[0][0]} {-height 16 -radix decimal} {/tbench_top/dut/top_chip_i/products_out[0][1]} {-height 16 -radix decimal} {/tbench_top/dut/top_chip_i/products_out[0][2]} {-height 16 -radix decimal} {/tbench_top/dut/top_chip_i/products_out[0][3]} {-height 16 -radix decimal} {/tbench_top/dut/top_chip_i/products_out[0][4]} {-height 16 -radix decimal} {/tbench_top/dut/top_chip_i/products_out[0][5]} {-height 16 -radix decimal} {/tbench_top/dut/top_chip_i/products_out[0][6]} {-height 16 -radix decimal} {/tbench_top/dut/top_chip_i/products_out[0][7]} {-height 16 -radix decimal} {/tbench_top/dut/top_chip_i/products_out[0][8]} {-height 16 -radix decimal} {/tbench_top/dut/top_chip_i/products_out[0][9]} {-height 16 -radix decimal} {/tbench_top/dut/top_chip_i/products_out[0][10]} {-height 16 -radix decimal} {/tbench_top/dut/top_chip_i/products_out[0][11]} {-height 16 -radix decimal} {/tbench_top/dut/top_chip_i/products_out[0][12]} {-height 16 -radix decimal} {/tbench_top/dut/top_chip_i/products_out[0][13]} {-height 16 -radix decimal} {/tbench_top/dut/top_chip_i/products_out[0][14]} {-height 16 -radix decimal} {/tbench_top/dut/top_chip_i/products_out[0][15]} {-height 16 -radix decimal} {/tbench_top/dut/top_chip_i/products_out[1]} {-height 16 -radix decimal} {/tbench_top/dut/top_chip_i/products_out[2]} {-height 16 -radix decimal} {/tbench_top/dut/top_chip_i/products_out[3]} {-height 16 -radix decimal} {/tbench_top/dut/top_chip_i/products_out[4]} {-height 16 -radix decimal} {/tbench_top/dut/top_chip_i/products_out[5]} {-height 16 -radix decimal} {/tbench_top/dut/top_chip_i/products_out[6]} {-height 16 -radix decimal} {/tbench_top/dut/top_chip_i/products_out[7]} {-height 16 -radix decimal} {/tbench_top/dut/top_chip_i/products_out[8]} {-height 16 -radix decimal} {/tbench_top/dut/top_chip_i/products_out[9]} {-height 16 -radix decimal} {/tbench_top/dut/top_chip_i/products_out[10]} {-height 16 -radix decimal} {/tbench_top/dut/top_chip_i/products_out[11]} {-height 16 -radix decimal} {/tbench_top/dut/top_chip_i/products_out[12]} {-height 16 -radix decimal} {/tbench_top/dut/top_chip_i/products_out[13]} {-height 16 -radix decimal} {/tbench_top/dut/top_chip_i/products_out[14]} {-height 16 -radix decimal} {/tbench_top/dut/top_chip_i/products_out[15]} {-height 16 -radix decimal}} /tbench_top/dut/top_chip_i/products_out
add wave -noupdate -group weights -radix decimal {/tbench_top/dut/top_chip_i/genblk2[0]/reg_weights/qout}
add wave -noupdate -group weights -radix decimal {/tbench_top/dut/top_chip_i/genblk2[1]/reg_weights/qout}
add wave -noupdate -group weights -radix decimal {/tbench_top/dut/top_chip_i/genblk2[2]/reg_weights/qout}
add wave -noupdate -group weights -radix decimal {/tbench_top/dut/top_chip_i/genblk2[3]/reg_weights/qout}
add wave -noupdate -group weights -radix decimal {/tbench_top/dut/top_chip_i/genblk2[4]/reg_weights/qout}
add wave -noupdate -group weights -radix decimal {/tbench_top/dut/top_chip_i/genblk2[5]/reg_weights/qout}
add wave -noupdate -group weights -radix decimal {/tbench_top/dut/top_chip_i/genblk2[6]/reg_weights/qout}
add wave -noupdate -group weights -radix decimal {/tbench_top/dut/top_chip_i/genblk2[7]/reg_weights/qout}
add wave -noupdate -group weights -radix decimal {/tbench_top/dut/top_chip_i/genblk2[8]/reg_weights/qout}
add wave -noupdate -group weights -radix decimal {/tbench_top/dut/top_chip_i/genblk2[9]/reg_weights/qout}
add wave -noupdate -group weights -radix decimal {/tbench_top/dut/top_chip_i/genblk2[10]/reg_weights/qout}
add wave -noupdate -group weights -radix decimal {/tbench_top/dut/top_chip_i/genblk2[11]/reg_weights/qout}
add wave -noupdate -group weights -radix decimal {/tbench_top/dut/top_chip_i/genblk2[12]/reg_weights/qout}
add wave -noupdate -group weights -radix decimal {/tbench_top/dut/top_chip_i/genblk2[13]/reg_weights/qout}
add wave -noupdate -group weights -radix decimal {/tbench_top/dut/top_chip_i/genblk2[14]/reg_weights/qout}
add wave -noupdate -group weights -radix decimal {/tbench_top/dut/top_chip_i/genblk2[15]/reg_weights/qout}
add wave -noupdate -group weights /tbench_top/dut/top_chip_i/write_weights_registers
add wave -noupdate -expand -group Driver /tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/fx
add wave -noupdate -expand -group Driver /tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/fy
add wave -noupdate -expand -group Driver /tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/activations_fetch_counter
add wave -noupdate -expand -group Driver /tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/current_state
add wave -noupdate -expand -group Driver -radix binary /tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/start_address_encoded_reg
add wave -noupdate -expand -group Driver /tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/read_activations_memory_extra
add wave -noupdate -expand -group Driver -radix sfixed /tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/shift_keeper
add wave -noupdate -expand -group Driver /tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/shift_encoded
add wave -noupdate -expand -group Driver -radix sfixed /tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/ones_in_masks
add wave -noupdate -expand -group Driver -radix binary -childformat {{{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/masks_registers[0]} -radix binary -childformat {{{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/masks_registers[0][0]} -radix hexadecimal -childformat {{{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/masks_registers[0][0][0]} -radix hexadecimal -childformat {{{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/masks_registers[0][0][0][0]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/masks_registers[0][0][0][1]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/masks_registers[0][0][0][2]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/masks_registers[0][0][0][3]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/masks_registers[0][0][0][4]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/masks_registers[0][0][0][5]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/masks_registers[0][0][0][6]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/masks_registers[0][0][0][7]} -radix binary}}} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/masks_registers[0][0][1]} -radix decimal}}} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/masks_registers[0][1]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/masks_registers[0][2]} -radix binary}}} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/masks_registers[1]} -radix binary -childformat {{{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/masks_registers[1][0]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/masks_registers[1][1]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/masks_registers[1][2]} -radix binary}}}} -subitemconfig {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/masks_registers[0]} {-height 16 -radix binary -childformat {{{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/masks_registers[0][0]} -radix hexadecimal -childformat {{{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/masks_registers[0][0][0]} -radix hexadecimal -childformat {{{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/masks_registers[0][0][0][0]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/masks_registers[0][0][0][1]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/masks_registers[0][0][0][2]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/masks_registers[0][0][0][3]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/masks_registers[0][0][0][4]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/masks_registers[0][0][0][5]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/masks_registers[0][0][0][6]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/masks_registers[0][0][0][7]} -radix binary}}} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/masks_registers[0][0][1]} -radix decimal}}} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/masks_registers[0][1]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/masks_registers[0][2]} -radix binary}} -expand} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/masks_registers[0][0]} {-height 16 -radix hexadecimal -childformat {{{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/masks_registers[0][0][0]} -radix hexadecimal -childformat {{{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/masks_registers[0][0][0][0]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/masks_registers[0][0][0][1]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/masks_registers[0][0][0][2]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/masks_registers[0][0][0][3]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/masks_registers[0][0][0][4]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/masks_registers[0][0][0][5]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/masks_registers[0][0][0][6]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/masks_registers[0][0][0][7]} -radix binary}}} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/masks_registers[0][0][1]} -radix decimal}}} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/masks_registers[0][0][0]} {-height 16 -radix hexadecimal -childformat {{{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/masks_registers[0][0][0][0]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/masks_registers[0][0][0][1]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/masks_registers[0][0][0][2]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/masks_registers[0][0][0][3]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/masks_registers[0][0][0][4]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/masks_registers[0][0][0][5]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/masks_registers[0][0][0][6]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/masks_registers[0][0][0][7]} -radix binary}}} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/masks_registers[0][0][0][0]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/masks_registers[0][0][0][1]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/masks_registers[0][0][0][2]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/masks_registers[0][0][0][3]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/masks_registers[0][0][0][4]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/masks_registers[0][0][0][5]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/masks_registers[0][0][0][6]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/masks_registers[0][0][0][7]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/masks_registers[0][0][1]} {-height 16 -radix decimal} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/masks_registers[0][1]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/masks_registers[0][2]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/masks_registers[1]} {-height 16 -radix binary -childformat {{{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/masks_registers[1][0]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/masks_registers[1][1]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/masks_registers[1][2]} -radix binary}}} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/masks_registers[1][0]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/masks_registers[1][1]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/masks_registers[1][2]} {-height 16 -radix binary}} /tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/masks_registers
add wave -noupdate -expand -group Driver -radix decimal /tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/shift_encoded_number
add wave -noupdate -expand -group Driver /tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/write_encoded_registers_extra
add wave -noupdate -expand -group Driver /tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/write_masks_registers
add wave -noupdate -expand -group Driver /tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/shift_encoded_select
add wave -noupdate -expand -group Driver /tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/splitted_encoded_input
add wave -noupdate -expand -group Driver -radix decimal /tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/start_address_encoded_reg
add wave -noupdate -expand -group Driver -radix binary -childformat {{{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0]} -radix binary -childformat {{{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0]} -radix binary -childformat {{{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][0]} -radix hexadecimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][1]} -radix hexadecimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][2]} -radix hexadecimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][3]} -radix hexadecimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][4]} -radix hexadecimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][5]} -radix hexadecimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][6]} -radix hexadecimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][7]} -radix hexadecimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][8]} -radix hexadecimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][9]} -radix hexadecimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][10]} -radix hexadecimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][11]} -radix hexadecimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][12]} -radix hexadecimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][13]} -radix hexadecimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][14]} -radix hexadecimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][15]} -radix hexadecimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][16]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][17]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][18]} -radix hexadecimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][19]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][20]} -radix hexadecimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][21]} -radix hexadecimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][22]} -radix hexadecimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][23]} -radix hexadecimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][24]} -radix hexadecimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][25]} -radix hexadecimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][26]} -radix hexadecimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][27]} -radix hexadecimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][28]} -radix hexadecimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][29]} -radix hexadecimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][30]} -radix hexadecimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][31]} -radix hexadecimal}}} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1]} -radix binary -childformat {{{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][0]} -radix decimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][1]} -radix decimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][2]} -radix decimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][3]} -radix decimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][4]} -radix decimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][5]} -radix decimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][6]} -radix decimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][7]} -radix decimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][8]} -radix decimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][9]} -radix decimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][10]} -radix decimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][11]} -radix decimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][12]} -radix decimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][13]} -radix decimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][14]} -radix decimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][15]} -radix decimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][16]} -radix decimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][17]} -radix decimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][18]} -radix decimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][19]} -radix decimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][20]} -radix decimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][21]} -radix decimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][22]} -radix decimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][23]} -radix decimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][24]} -radix decimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][25]} -radix decimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][26]} -radix decimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][27]} -radix decimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][28]} -radix decimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][29]} -radix decimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][30]} -radix decimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][31]} -radix decimal}}} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2]} -radix binary -childformat {{{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][0]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][1]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][2]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][3]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][4]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][5]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][6]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][7]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][8]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][9]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][10]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][11]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][12]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][13]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][14]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][15]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][16]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][17]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][18]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][19]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][20]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][21]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][22]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][23]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][24]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][25]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][26]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][27]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][28]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][29]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][30]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][31]} -radix binary}}}}} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1]} -radix binary -childformat {{{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0]} -radix binary -childformat {{{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][0]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][1]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][2]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][3]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][4]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][5]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][6]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][7]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][8]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][9]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][10]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][11]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][12]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][13]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][14]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][15]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][16]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][17]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][18]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][19]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][20]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][21]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][22]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][23]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][24]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][25]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][26]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][27]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][28]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][29]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][30]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][31]} -radix binary}}} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][1]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][2]} -radix binary}}}} -expand -subitemconfig {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0]} {-height 16 -radix binary -childformat {{{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0]} -radix binary -childformat {{{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][0]} -radix hexadecimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][1]} -radix hexadecimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][2]} -radix hexadecimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][3]} -radix hexadecimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][4]} -radix hexadecimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][5]} -radix hexadecimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][6]} -radix hexadecimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][7]} -radix hexadecimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][8]} -radix hexadecimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][9]} -radix hexadecimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][10]} -radix hexadecimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][11]} -radix hexadecimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][12]} -radix hexadecimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][13]} -radix hexadecimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][14]} -radix hexadecimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][15]} -radix hexadecimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][16]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][17]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][18]} -radix hexadecimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][19]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][20]} -radix hexadecimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][21]} -radix hexadecimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][22]} -radix hexadecimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][23]} -radix hexadecimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][24]} -radix hexadecimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][25]} -radix hexadecimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][26]} -radix hexadecimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][27]} -radix hexadecimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][28]} -radix hexadecimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][29]} -radix hexadecimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][30]} -radix hexadecimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][31]} -radix hexadecimal}}} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1]} -radix binary -childformat {{{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][0]} -radix decimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][1]} -radix decimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][2]} -radix decimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][3]} -radix decimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][4]} -radix decimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][5]} -radix decimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][6]} -radix decimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][7]} -radix decimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][8]} -radix decimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][9]} -radix decimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][10]} -radix decimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][11]} -radix decimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][12]} -radix decimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][13]} -radix decimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][14]} -radix decimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][15]} -radix decimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][16]} -radix decimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][17]} -radix decimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][18]} -radix decimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][19]} -radix decimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][20]} -radix decimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][21]} -radix decimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][22]} -radix decimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][23]} -radix decimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][24]} -radix decimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][25]} -radix decimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][26]} -radix decimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][27]} -radix decimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][28]} -radix decimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][29]} -radix decimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][30]} -radix decimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][31]} -radix decimal}}} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2]} -radix binary -childformat {{{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][0]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][1]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][2]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][3]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][4]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][5]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][6]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][7]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][8]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][9]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][10]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][11]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][12]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][13]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][14]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][15]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][16]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][17]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][18]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][19]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][20]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][21]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][22]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][23]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][24]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][25]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][26]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][27]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][28]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][29]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][30]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][31]} -radix binary}}}} -expand} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0]} {-height 16 -radix binary -childformat {{{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][0]} -radix hexadecimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][1]} -radix hexadecimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][2]} -radix hexadecimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][3]} -radix hexadecimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][4]} -radix hexadecimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][5]} -radix hexadecimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][6]} -radix hexadecimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][7]} -radix hexadecimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][8]} -radix hexadecimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][9]} -radix hexadecimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][10]} -radix hexadecimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][11]} -radix hexadecimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][12]} -radix hexadecimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][13]} -radix hexadecimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][14]} -radix hexadecimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][15]} -radix hexadecimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][16]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][17]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][18]} -radix hexadecimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][19]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][20]} -radix hexadecimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][21]} -radix hexadecimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][22]} -radix hexadecimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][23]} -radix hexadecimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][24]} -radix hexadecimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][25]} -radix hexadecimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][26]} -radix hexadecimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][27]} -radix hexadecimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][28]} -radix hexadecimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][29]} -radix hexadecimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][30]} -radix hexadecimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][31]} -radix hexadecimal}}} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][0]} {-height 16 -radix hexadecimal} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][1]} {-height 16 -radix hexadecimal} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][2]} {-height 16 -radix hexadecimal} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][3]} {-height 16 -radix hexadecimal} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][4]} {-height 16 -radix hexadecimal} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][5]} {-height 16 -radix hexadecimal} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][6]} {-height 16 -radix hexadecimal} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][7]} {-height 16 -radix hexadecimal} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][8]} {-height 16 -radix hexadecimal} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][9]} {-height 16 -radix hexadecimal} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][10]} {-height 16 -radix hexadecimal} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][11]} {-height 16 -radix hexadecimal} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][12]} {-height 16 -radix hexadecimal} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][13]} {-height 16 -radix hexadecimal} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][14]} {-height 16 -radix hexadecimal} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][15]} {-height 16 -radix hexadecimal} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][16]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][17]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][18]} {-height 16 -radix hexadecimal} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][19]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][20]} {-height 16 -radix hexadecimal} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][21]} {-height 16 -radix hexadecimal} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][22]} {-height 16 -radix hexadecimal} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][23]} {-height 16 -radix hexadecimal} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][24]} {-height 16 -radix hexadecimal} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][25]} {-height 16 -radix hexadecimal} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][26]} {-height 16 -radix hexadecimal} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][27]} {-height 16 -radix hexadecimal} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][28]} {-height 16 -radix hexadecimal} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][29]} {-height 16 -radix hexadecimal} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][30]} {-height 16 -radix hexadecimal} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][31]} {-height 16 -radix hexadecimal} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1]} {-height 16 -radix binary -childformat {{{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][0]} -radix decimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][1]} -radix decimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][2]} -radix decimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][3]} -radix decimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][4]} -radix decimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][5]} -radix decimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][6]} -radix decimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][7]} -radix decimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][8]} -radix decimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][9]} -radix decimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][10]} -radix decimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][11]} -radix decimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][12]} -radix decimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][13]} -radix decimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][14]} -radix decimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][15]} -radix decimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][16]} -radix decimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][17]} -radix decimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][18]} -radix decimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][19]} -radix decimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][20]} -radix decimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][21]} -radix decimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][22]} -radix decimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][23]} -radix decimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][24]} -radix decimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][25]} -radix decimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][26]} -radix decimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][27]} -radix decimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][28]} -radix decimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][29]} -radix decimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][30]} -radix decimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][31]} -radix decimal}}} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][0]} {-height 16 -radix decimal} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][1]} {-height 16 -radix decimal} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][2]} {-height 16 -radix decimal} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][3]} {-height 16 -radix decimal} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][4]} {-height 16 -radix decimal} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][5]} {-height 16 -radix decimal} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][6]} {-height 16 -radix decimal} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][7]} {-height 16 -radix decimal} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][8]} {-height 16 -radix decimal} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][9]} {-height 16 -radix decimal} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][10]} {-height 16 -radix decimal} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][11]} {-height 16 -radix decimal} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][12]} {-height 16 -radix decimal} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][13]} {-height 16 -radix decimal} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][14]} {-height 16 -radix decimal} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][15]} {-height 16 -radix decimal} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][16]} {-height 16 -radix decimal} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][17]} {-height 16 -radix decimal} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][18]} {-height 16 -radix decimal} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][19]} {-height 16 -radix decimal} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][20]} {-height 16 -radix decimal} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][21]} {-height 16 -radix decimal} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][22]} {-height 16 -radix decimal} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][23]} {-height 16 -radix decimal} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][24]} {-height 16 -radix decimal} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][25]} {-height 16 -radix decimal} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][26]} {-height 16 -radix decimal} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][27]} {-height 16 -radix decimal} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][28]} {-height 16 -radix decimal} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][29]} {-height 16 -radix decimal} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][30]} {-height 16 -radix decimal} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][1][31]} {-height 16 -radix decimal} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2]} {-height 16 -radix binary -childformat {{{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][0]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][1]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][2]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][3]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][4]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][5]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][6]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][7]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][8]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][9]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][10]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][11]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][12]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][13]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][14]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][15]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][16]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][17]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][18]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][19]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][20]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][21]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][22]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][23]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][24]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][25]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][26]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][27]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][28]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][29]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][30]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][31]} -radix binary}}} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][0]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][1]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][2]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][3]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][4]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][5]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][6]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][7]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][8]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][9]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][10]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][11]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][12]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][13]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][14]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][15]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][16]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][17]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][18]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][19]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][20]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][21]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][22]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][23]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][24]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][25]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][26]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][27]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][28]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][29]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][30]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][2][31]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1]} {-height 16 -radix binary -childformat {{{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0]} -radix binary -childformat {{{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][0]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][1]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][2]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][3]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][4]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][5]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][6]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][7]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][8]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][9]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][10]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][11]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][12]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][13]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][14]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][15]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][16]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][17]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][18]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][19]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][20]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][21]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][22]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][23]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][24]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][25]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][26]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][27]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][28]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][29]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][30]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][31]} -radix binary}}} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][1]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][2]} -radix binary}} -expand} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0]} {-height 16 -radix binary -childformat {{{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][0]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][1]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][2]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][3]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][4]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][5]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][6]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][7]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][8]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][9]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][10]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][11]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][12]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][13]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][14]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][15]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][16]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][17]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][18]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][19]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][20]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][21]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][22]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][23]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][24]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][25]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][26]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][27]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][28]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][29]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][30]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][31]} -radix binary}}} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][0]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][1]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][2]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][3]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][4]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][5]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][6]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][7]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][8]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][9]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][10]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][11]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][12]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][13]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][14]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][15]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][16]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][17]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][18]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][19]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][20]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][21]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][22]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][23]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][24]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][25]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][26]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][27]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][28]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][29]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][30]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][0][31]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][1]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[1][2]} {-height 16 -radix binary}} /tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers
add wave -noupdate -expand -group Driver /tbench_top/dut/top_chip_i/controller/go_dummy_mac_path_driver
add wave -noupdate -expand -group Driver /tbench_top/dut/top_chip_i/controller/go_dummy_mac_path_driver_delay
add wave -noupdate -expand -group Driver /tbench_top/dut/top_chip_i/controller/y_offset_counter_delay
add wave -noupdate -expand -group Driver /tbench_top/dut/top_chip_i/controller/y
add wave -noupdate -expand -group Driver /tbench_top/dut/top_chip_i/controller/last_y
add wave -noupdate -expand -group Driver -radix hexadecimal -childformat {{{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][16][7]} -radix hexadecimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][16][6]} -radix hexadecimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][16][5]} -radix hexadecimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][16][4]} -radix hexadecimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][16][3]} -radix hexadecimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][16][2]} -radix hexadecimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][16][1]} -radix hexadecimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][16][0]} -radix hexadecimal}} -subitemconfig {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][16][7]} {-height 16 -radix hexadecimal} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][16][6]} {-height 16 -radix hexadecimal} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][16][5]} {-height 16 -radix hexadecimal} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][16][4]} {-height 16 -radix hexadecimal} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][16][3]} {-height 16 -radix hexadecimal} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][16][2]} {-height 16 -radix hexadecimal} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][16][1]} {-height 16 -radix hexadecimal} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][16][0]} {-height 16 -radix hexadecimal}} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_registers[0][0][16]}
add wave -noupdate -expand -group Driver -radix binary -childformat {{{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[127]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[126]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[125]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[124]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[123]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[122]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[121]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[120]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[119]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[118]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[117]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[116]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[115]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[114]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[113]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[112]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[111]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[110]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[109]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[108]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[107]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[106]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[105]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[104]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[103]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[102]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[101]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[100]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[99]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[98]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[97]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[96]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[95]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[94]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[93]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[92]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[91]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[90]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[89]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[88]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[87]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[86]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[85]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[84]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[83]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[82]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[81]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[80]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[79]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[78]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[77]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[76]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[75]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[74]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[73]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[72]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[71]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[70]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[69]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[68]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[67]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[66]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[65]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[64]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[63]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[62]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[61]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[60]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[59]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[58]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[57]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[56]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[55]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[54]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[53]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[52]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[51]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[50]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[49]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[48]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[47]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[46]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[45]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[44]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[43]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[42]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[41]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[40]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[39]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[38]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[37]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[36]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[35]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[34]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[33]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[32]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[31]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[30]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[29]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[28]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[27]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[26]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[25]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[24]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[23]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[22]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[21]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[20]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[19]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[18]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[17]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[16]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[15]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[14]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[13]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[12]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[11]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[10]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[9]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[8]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[7]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[6]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[5]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[4]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[3]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[2]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[1]} -radix binary} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[0]} -radix binary}} -subitemconfig {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[127]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[126]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[125]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[124]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[123]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[122]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[121]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[120]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[119]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[118]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[117]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[116]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[115]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[114]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[113]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[112]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[111]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[110]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[109]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[108]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[107]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[106]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[105]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[104]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[103]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[102]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[101]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[100]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[99]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[98]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[97]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[96]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[95]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[94]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[93]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[92]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[91]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[90]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[89]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[88]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[87]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[86]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[85]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[84]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[83]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[82]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[81]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[80]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[79]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[78]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[77]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[76]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[75]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[74]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[73]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[72]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[71]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[70]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[69]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[68]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[67]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[66]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[65]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[64]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[63]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[62]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[61]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[60]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[59]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[58]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[57]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[56]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[55]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[54]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[53]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[52]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[51]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[50]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[49]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[48]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[47]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[46]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[45]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[44]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[43]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[42]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[41]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[40]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[39]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[38]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[37]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[36]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[35]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[34]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[33]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[32]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[31]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[30]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[29]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[28]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[27]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[26]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[25]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[24]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[23]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[22]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[21]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[20]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[19]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[18]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[17]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[16]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[15]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[14]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[13]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[12]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[11]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[10]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[9]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[8]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[7]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[6]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[5]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[4]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[3]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[2]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[1]} {-height 16 -radix binary} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input[0]} {-height 16 -radix binary}} /tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/encoded_input
add wave -noupdate -expand -group Driver /tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/shift_masks
add wave -noupdate -expand -group Driver /tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/subtraction_ones_in_masks
add wave -noupdate -expand -group Driver /tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/fx_reg
add wave -noupdate -expand -group Driver /tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/fy_reg
add wave -noupdate -expand -group Driver -radix decimal -childformat {{{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/ones_in_masks_reg[4]} -radix decimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/ones_in_masks_reg[3]} -radix decimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/ones_in_masks_reg[2]} -radix decimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/ones_in_masks_reg[1]} -radix decimal} {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/ones_in_masks_reg[0]} -radix decimal}} -subitemconfig {{/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/ones_in_masks_reg[4]} {-height 16 -radix decimal} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/ones_in_masks_reg[3]} {-height 16 -radix decimal} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/ones_in_masks_reg[2]} {-height 16 -radix decimal} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/ones_in_masks_reg[1]} {-height 16 -radix decimal} {/tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/ones_in_masks_reg[0]} {-height 16 -radix decimal}} /tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/ones_in_masks_reg
add wave -noupdate -expand -group Driver /tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/write_masks_registers
add wave -noupdate -expand -group fifo /tbench_top/dut/top_chip_i/fifo_0/output_valid
add wave -noupdate -expand -group fifo -radix decimal /tbench_top/dut/top_chip_i/fifo_0/qout
add wave -noupdate -expand -group fifo /tbench_top/dut/top_chip_i/fifo_0/output_valid
add wave -noupdate -expand -group fifo /tbench_top/dut/top_chip_i/fifo_0/output_ready
add wave -noupdate -expand -group fifo /tbench_top/dut/top_chip_i/fifo_0/write_addr
add wave -noupdate -expand -group fifo /tbench_top/dut/top_chip_i/fifo_0/read_addr
add wave -noupdate -expand -group fifo /tbench_top/dut/top_chip_i/fifo_0/input_valid
add wave -noupdate -expand -group fifo -radix decimal /tbench_top/dut/top_chip_i/fifo_0/din
add wave -noupdate -expand -group activations /tbench_top/dut/top_chip_i/extra_word
add wave -noupdate -expand -group activations /tbench_top/dut/top_chip_i/extra_word_from_FIFO
add wave -noupdate -expand -group activations /tbench_top/dut/top_chip_i/controller/current_state
add wave -noupdate -expand -group activations /tbench_top/dut/top_chip_i/controller/go_dummy_mac_path
add wave -noupdate -expand -group activations /tbench_top/dut/top_chip_i/controller/go_dummy_mac_path_after_mac
add wave -noupdate -expand -group activations /tbench_top/dut/top_chip_i/controller/y_next
add wave -noupdate -expand -group activations /tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/current_state
add wave -noupdate -expand -group activations -radix decimal /tbench_top/dut/top_chip_i/activations_out_decoder
add wave -noupdate -expand -group activations /tbench_top/dut/top_chip_i/write_activations_registers_first
add wave -noupdate -expand -group activations /tbench_top/dut/top_chip_i/PE_array/input_valid
add wave -noupdate -expand -group activations /tbench_top/dut/top_chip_i/controller/need_new_activations_after
add wave -noupdate -expand -group activations -childformat {{{/tbench_top/dut/top_chip_i/PE_array/activations[0]} -radix decimal} {{/tbench_top/dut/top_chip_i/PE_array/activations[1]} -radix decimal} {{/tbench_top/dut/top_chip_i/PE_array/activations[2]} -radix decimal} {{/tbench_top/dut/top_chip_i/PE_array/activations[3]} -radix decimal} {{/tbench_top/dut/top_chip_i/PE_array/activations[4]} -radix decimal} {{/tbench_top/dut/top_chip_i/PE_array/activations[5]} -radix decimal} {{/tbench_top/dut/top_chip_i/PE_array/activations[6]} -radix decimal} {{/tbench_top/dut/top_chip_i/PE_array/activations[7]} -radix decimal} {{/tbench_top/dut/top_chip_i/PE_array/activations[8]} -radix decimal} {{/tbench_top/dut/top_chip_i/PE_array/activations[9]} -radix decimal} {{/tbench_top/dut/top_chip_i/PE_array/activations[10]} -radix decimal} {{/tbench_top/dut/top_chip_i/PE_array/activations[11]} -radix decimal} {{/tbench_top/dut/top_chip_i/PE_array/activations[12]} -radix decimal} {{/tbench_top/dut/top_chip_i/PE_array/activations[13]} -radix decimal} {{/tbench_top/dut/top_chip_i/PE_array/activations[14]} -radix decimal} {{/tbench_top/dut/top_chip_i/PE_array/activations[15]} -radix decimal}} -expand -subitemconfig {{/tbench_top/dut/top_chip_i/PE_array/activations[0]} {-height 16 -radix decimal} {/tbench_top/dut/top_chip_i/PE_array/activations[1]} {-height 16 -radix decimal} {/tbench_top/dut/top_chip_i/PE_array/activations[2]} {-height 16 -radix decimal} {/tbench_top/dut/top_chip_i/PE_array/activations[3]} {-height 16 -radix decimal} {/tbench_top/dut/top_chip_i/PE_array/activations[4]} {-height 16 -radix decimal} {/tbench_top/dut/top_chip_i/PE_array/activations[5]} {-height 16 -radix decimal} {/tbench_top/dut/top_chip_i/PE_array/activations[6]} {-height 16 -radix decimal} {/tbench_top/dut/top_chip_i/PE_array/activations[7]} {-height 16 -radix decimal} {/tbench_top/dut/top_chip_i/PE_array/activations[8]} {-height 16 -radix decimal} {/tbench_top/dut/top_chip_i/PE_array/activations[9]} {-height 16 -radix decimal} {/tbench_top/dut/top_chip_i/PE_array/activations[10]} {-height 16 -radix decimal} {/tbench_top/dut/top_chip_i/PE_array/activations[11]} {-height 16 -radix decimal} {/tbench_top/dut/top_chip_i/PE_array/activations[12]} {-height 16 -radix decimal} {/tbench_top/dut/top_chip_i/PE_array/activations[13]} {-height 16 -radix decimal} {/tbench_top/dut/top_chip_i/PE_array/activations[14]} {-height 16 -radix decimal} {/tbench_top/dut/top_chip_i/PE_array/activations[15]} {-height 16 -radix decimal}} /tbench_top/dut/top_chip_i/PE_array/activations
add wave -noupdate -expand -group activations -expand -group first_register -radix decimal {/tbench_top/dut/top_chip_i/genblk1[0]/genblk1[0]/genblk1/genblk1/shift_reg/qout}
add wave -noupdate -expand -group activations -expand -group first_register -radix decimal {/tbench_top/dut/top_chip_i/genblk1[0]/genblk1[1]/genblk1/genblk1/shift_reg/qout}
add wave -noupdate -expand -group activations -expand -group first_register -radix decimal {/tbench_top/dut/top_chip_i/genblk1[0]/genblk1[2]/genblk1/genblk1/shift_reg/qout}
add wave -noupdate -expand -group activations -expand -group first_register -radix decimal {/tbench_top/dut/top_chip_i/genblk1[0]/genblk1[3]/genblk1/genblk1/shift_reg/qout}
add wave -noupdate -expand -group activations -expand -group first_register -radix decimal {/tbench_top/dut/top_chip_i/genblk1[0]/genblk1[4]/genblk1/genblk1/shift_reg/qout}
add wave -noupdate -expand -group activations -expand -group first_register -radix decimal {/tbench_top/dut/top_chip_i/genblk1[0]/genblk1[5]/genblk1/genblk1/shift_reg/qout}
add wave -noupdate -expand -group activations -expand -group first_register -radix decimal {/tbench_top/dut/top_chip_i/genblk1[0]/genblk1[6]/genblk1/genblk1/shift_reg/qout}
add wave -noupdate -expand -group activations -expand -group first_register -radix decimal {/tbench_top/dut/top_chip_i/genblk1[0]/genblk1[7]/genblk1/genblk1/shift_reg/qout}
add wave -noupdate -expand -group activations -expand -group first_register -radix decimal {/tbench_top/dut/top_chip_i/genblk1[0]/genblk1[8]/genblk1/genblk1/shift_reg/qout}
add wave -noupdate -expand -group activations -expand -group first_register -radix decimal {/tbench_top/dut/top_chip_i/genblk1[0]/genblk1[9]/genblk1/genblk1/shift_reg/qout}
add wave -noupdate -expand -group activations -expand -group first_register -radix decimal {/tbench_top/dut/top_chip_i/genblk1[0]/genblk1[10]/genblk1/genblk1/shift_reg/qout}
add wave -noupdate -expand -group activations -expand -group first_register -radix decimal {/tbench_top/dut/top_chip_i/genblk1[0]/genblk1[11]/genblk1/genblk1/shift_reg/qout}
add wave -noupdate -expand -group activations -expand -group first_register -radix decimal {/tbench_top/dut/top_chip_i/genblk1[0]/genblk1[12]/genblk1/genblk1/shift_reg/qout}
add wave -noupdate -expand -group activations -expand -group first_register -radix decimal {/tbench_top/dut/top_chip_i/genblk1[0]/genblk1[13]/genblk1/genblk1/shift_reg/qout}
add wave -noupdate -expand -group activations -expand -group first_register -radix decimal {/tbench_top/dut/top_chip_i/genblk1[0]/genblk1[14]/genblk1/genblk1/shift_reg/qout}
add wave -noupdate -expand -group activations -expand -group first_register -radix decimal {/tbench_top/dut/top_chip_i/genblk1[0]/genblk1[15]/genblk1/genblk1/shift_reg/qout}
add wave -noupdate -expand -group activations -expand -group second_register -radix decimal {/tbench_top/dut/top_chip_i/genblk1[1]/genblk1[0]/genblk1/genblk1/shift_reg/qout}
add wave -noupdate -expand -group activations -expand -group second_register -radix decimal {/tbench_top/dut/top_chip_i/genblk1[1]/genblk1[1]/genblk1/genblk1/shift_reg/qout}
add wave -noupdate -expand -group activations -expand -group second_register -radix decimal {/tbench_top/dut/top_chip_i/genblk1[1]/genblk1[2]/genblk1/genblk1/shift_reg/qout}
add wave -noupdate -expand -group activations -expand -group second_register -radix decimal {/tbench_top/dut/top_chip_i/genblk1[1]/genblk1[3]/genblk1/genblk1/shift_reg/qout}
add wave -noupdate -expand -group activations -expand -group second_register -radix decimal {/tbench_top/dut/top_chip_i/genblk1[1]/genblk1[4]/genblk1/genblk1/shift_reg/qout}
add wave -noupdate -expand -group activations -expand -group second_register -radix decimal {/tbench_top/dut/top_chip_i/genblk1[1]/genblk1[5]/genblk1/genblk1/shift_reg/qout}
add wave -noupdate -expand -group activations -expand -group second_register -radix decimal {/tbench_top/dut/top_chip_i/genblk1[1]/genblk1[6]/genblk1/genblk1/shift_reg/qout}
add wave -noupdate -expand -group activations -expand -group second_register -radix decimal {/tbench_top/dut/top_chip_i/genblk1[1]/genblk1[7]/genblk1/genblk1/shift_reg/qout}
add wave -noupdate -expand -group activations -expand -group second_register -radix decimal {/tbench_top/dut/top_chip_i/genblk1[1]/genblk1[8]/genblk1/genblk1/shift_reg/qout}
add wave -noupdate -expand -group activations -expand -group second_register -radix decimal {/tbench_top/dut/top_chip_i/genblk1[1]/genblk1[9]/genblk1/genblk1/shift_reg/qout}
add wave -noupdate -expand -group activations -expand -group second_register -radix decimal {/tbench_top/dut/top_chip_i/genblk1[1]/genblk1[10]/genblk1/genblk1/shift_reg/qout}
add wave -noupdate -expand -group activations -expand -group second_register -radix decimal {/tbench_top/dut/top_chip_i/genblk1[1]/genblk1[11]/genblk1/genblk1/shift_reg/qout}
add wave -noupdate -expand -group activations -expand -group second_register -radix decimal {/tbench_top/dut/top_chip_i/genblk1[1]/genblk1[12]/genblk1/genblk1/shift_reg/qout}
add wave -noupdate -expand -group activations -expand -group second_register -radix decimal {/tbench_top/dut/top_chip_i/genblk1[1]/genblk1[13]/genblk1/genblk1/shift_reg/qout}
add wave -noupdate -expand -group activations -expand -group second_register -radix decimal {/tbench_top/dut/top_chip_i/genblk1[1]/genblk1[14]/genblk1/genblk1/shift_reg/qout}
add wave -noupdate -expand -group activations -expand -group second_register -radix decimal {/tbench_top/dut/top_chip_i/genblk1[1]/genblk1[15]/genblk1/genblk1/shift_reg/qout}
add wave -noupdate /tbench_top/dut/top_chip_i/controller/current_state
add wave -noupdate -radix decimal -childformat {{{/tbench_top/dut/top_chip_i/PE_array/products[0]} -radix decimal} {{/tbench_top/dut/top_chip_i/PE_array/products[1]} -radix decimal} {{/tbench_top/dut/top_chip_i/PE_array/products[2]} -radix decimal} {{/tbench_top/dut/top_chip_i/PE_array/products[3]} -radix decimal} {{/tbench_top/dut/top_chip_i/PE_array/products[4]} -radix decimal} {{/tbench_top/dut/top_chip_i/PE_array/products[5]} -radix decimal} {{/tbench_top/dut/top_chip_i/PE_array/products[6]} -radix decimal} {{/tbench_top/dut/top_chip_i/PE_array/products[7]} -radix decimal} {{/tbench_top/dut/top_chip_i/PE_array/products[8]} -radix decimal} {{/tbench_top/dut/top_chip_i/PE_array/products[9]} -radix decimal} {{/tbench_top/dut/top_chip_i/PE_array/products[10]} -radix decimal} {{/tbench_top/dut/top_chip_i/PE_array/products[11]} -radix decimal} {{/tbench_top/dut/top_chip_i/PE_array/products[12]} -radix decimal} {{/tbench_top/dut/top_chip_i/PE_array/products[13]} -radix decimal} {{/tbench_top/dut/top_chip_i/PE_array/products[14]} -radix decimal} {{/tbench_top/dut/top_chip_i/PE_array/products[15]} -radix decimal}} -subitemconfig {{/tbench_top/dut/top_chip_i/PE_array/products[0]} {-height 16 -radix decimal} {/tbench_top/dut/top_chip_i/PE_array/products[1]} {-height 16 -radix decimal} {/tbench_top/dut/top_chip_i/PE_array/products[2]} {-height 16 -radix decimal} {/tbench_top/dut/top_chip_i/PE_array/products[3]} {-height 16 -radix decimal} {/tbench_top/dut/top_chip_i/PE_array/products[4]} {-height 16 -radix decimal} {/tbench_top/dut/top_chip_i/PE_array/products[5]} {-height 16 -radix decimal} {/tbench_top/dut/top_chip_i/PE_array/products[6]} {-height 16 -radix decimal} {/tbench_top/dut/top_chip_i/PE_array/products[7]} {-height 16 -radix decimal} {/tbench_top/dut/top_chip_i/PE_array/products[8]} {-height 16 -radix decimal} {/tbench_top/dut/top_chip_i/PE_array/products[9]} {-height 16 -radix decimal} {/tbench_top/dut/top_chip_i/PE_array/products[10]} {-height 16 -radix decimal} {/tbench_top/dut/top_chip_i/PE_array/products[11]} {-height 16 -radix decimal} {/tbench_top/dut/top_chip_i/PE_array/products[12]} {-height 16 -radix decimal} {/tbench_top/dut/top_chip_i/PE_array/products[13]} {-height 16 -radix decimal} {/tbench_top/dut/top_chip_i/PE_array/products[14]} {-height 16 -radix decimal} {/tbench_top/dut/top_chip_i/PE_array/products[15]} {-height 16 -radix decimal}} /tbench_top/dut/top_chip_i/PE_array/products
add wave -noupdate -radix decimal /tbench_top/dut/top_chip_i/products_out_for_encoder
add wave -noupdate -radix decimal /tbench_top/dut/top_chip_i/sram_activations/addr0
add wave -noupdate -group first_PE {/tbench_top/dut/top_chip_i/PE_array/genblk1[0]/genblk1[0]/mac_unit/a}
add wave -noupdate -group first_PE {/tbench_top/dut/top_chip_i/PE_array/genblk1[0]/genblk1[0]/mac_unit/b}
add wave -noupdate -group first_PE -radix decimal {/tbench_top/dut/top_chip_i/PE_array/genblk1[0]/genblk1[0]/mac_unit/accumulator_value}
add wave -noupdate -group first_PE {/tbench_top/dut/top_chip_i/PE_array/genblk1[0]/genblk1[0]/mac_unit/product}
add wave -noupdate /tbench_top/dut/top_chip_i/PE_array/products
add wave -noupdate {/tbench_top/dut/top_chip_i/genblk1[1]/genblk1[15]/genblk1/genblk1/shift_reg/din}
add wave -noupdate {/tbench_top/dut/top_chip_i/genblk1[1]/genblk1[15]/genblk1/genblk1/shift_reg/WIDTH}
add wave -noupdate -radix decimal /tbench_top/dut/top_chip_i/controller/address_masks_writing
add wave -noupdate /tbench_top/dut/top_chip_i/controller/current_state
add wave -noupdate /tbench_top/dut/top_chip_i/controller/next_state
add wave -noupdate /tbench_top/dut/top_chip_i/controller/address_activations_writing
add wave -noupdate -radix binary /tbench_top/dut/top_chip_i/activations_input
add wave -noupdate -group Index_table_logic -radix decimal /tbench_top/dut/top_chip_i/controller/activations_index_table
add wave -noupdate -group Index_table_logic -radix binary /tbench_top/dut/top_chip_i/index_table_logic_0/masks
add wave -noupdate -group Index_table_logic -radix decimal /tbench_top/dut/top_chip_i/index_table_logic_0/masks_transferred
add wave -noupdate -group Index_table_logic -radix decimal /tbench_top/dut/top_chip_i/index_table_logic_0/accumulator_reg_1
add wave -noupdate -group Index_table_logic -radix decimal /tbench_top/dut/top_chip_i/index_table_logic_0/accumulator_reg_2
add wave -noupdate -radix decimal /tbench_top/dut/top_chip_i/controller/prev_activation_rows
add wave -noupdate -radix decimal /tbench_top/dut/top_chip_i/controller/activations_index_table
add wave -noupdate -radix binary /tbench_top/dut/top_chip_i/driver_encoded_and_masks_0/masks_input
add wave -noupdate -expand -group Decoder /tbench_top/dut/top_chip_i/decoder_0/CE
add wave -noupdate -expand -group Decoder /tbench_top/dut/top_chip_i/controller/write_activations_registers_first
add wave -noupdate -expand -group Decoder -radix binary /tbench_top/dut/top_chip_i/decoder_0/mask
add wave -noupdate -expand -group Decoder -radix binary /tbench_top/dut/top_chip_i/decoder_0/to_decode
add wave -noupdate -expand -group Decoder -radix decimal /tbench_top/dut/top_chip_i/decoder_0/decoded
add wave -noupdate -radix binary /tbench_top/dut/top_chip_i/sram_activations/addr0
add wave -noupdate -expand -group Encoder -radix decimal /tbench_top/dut/top_chip_i/encoder_0/to_encode
add wave -noupdate -expand -group Encoder -radix binary /tbench_top/dut/top_chip_i/encoder_0/mask
add wave -noupdate -expand -group Encoder -radix binary /tbench_top/dut/top_chip_i/encoder_0/encoded
add wave -noupdate -expand -group Packer /tbench_top/dut/top_chip_i/packer_0/encoder_to_packer_counter
add wave -noupdate -expand -group Packer -radix decimal /tbench_top/dut/top_chip_i/packer_0/outputs_encoded_to_memory_counter
add wave -noupdate -expand -group Packer /tbench_top/dut/top_chip_i/controller/current_state
add wave -noupdate -expand -group Packer /tbench_top/dut/top_chip_i/packer_0/current_state
add wave -noupdate -expand -group Packer -radix binary /tbench_top/dut/top_chip_i/sram_activations/din0
add wave -noupdate -expand -group Packer -radix decimal /tbench_top/dut/top_chip_i/sram_activations/addr0
add wave -noupdate -expand -group Packer /tbench_top/dut/top_chip_i/packer_0/ready_packer
add wave -noupdate -expand -group Packer -radix unsigned /tbench_top/dut/top_chip_i/packer_0/shift_keeper_reg
add wave -noupdate -expand -group Packer -radix decimal /tbench_top/dut/top_chip_i/packer_0/shift_encoded_number
add wave -noupdate -expand -group Packer -radix decimal /tbench_top/dut/top_chip_i/packer_0/ones_in_masks_reg
add wave -noupdate -expand -group Packer -radix binary /tbench_top/dut/top_chip_i/packer_0/output_masks
add wave -noupdate -expand -group Packer /tbench_top/dut/top_chip_i/packer_0/write_activations_memory_extra
add wave -noupdate -expand -group Packer -radix binary /tbench_top/dut/top_chip_i/packer_0/output_encoded
add wave -noupdate /tbench_top/dut/top_chip_i/controller/address_masks_reading
add wave -noupdate /tbench_top/dut/top_chip_i/controller/read_masks_memory
add wave -noupdate -radix binary /tbench_top/dut/top_chip_i/sram_masks/dout1
add wave -noupdate -radix decimal /tbench_top/dut/top_chip_i/packer_0/outputs_encoded_to_memory_counter_internal
add wave -noupdate /tbench_top/dut/top_chip_i/sram_activations/addr0
add wave -noupdate -radix decimal /tbench_top/dut/top_chip_i/packer_0/outputs_encoded_to_memory_counter_internal
add wave -noupdate /tbench_top/dut/top_chip_i/packer_0/outputs_masks_to_memory_counter_internal
add wave -noupdate -radix binary /tbench_top/dut/top_chip_i/packer_0/output_masks
add wave -noupdate -radix binary /tbench_top/dut/top_chip_i/sram_masks/mem
add wave -noupdate /tbench_top/dut/top_chip_i/packer_0/write_masks_memory_extra
add wave -noupdate -radix decimal /tbench_top/dut/top_chip_i/sram_masks/addr0
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 1} {115739448 ps} 0}
quietly wave cursor active 1
configure wave -namecolwidth 485
configure wave -valuecolwidth 158
configure wave -justifyvalue left
configure wave -signalnamewidth 0
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
configure wave -timelineunits ns
update
WaveRestoreZoom {151812086 ps} {151827785 ps}
