
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -225.67

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -20.19

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -20.19

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     2    1.59   18.14   36.11   36.11 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _043_ (net)
                 18.14    0.03   36.14 ^ _408_/A1 (AOI22x1_ASAP7_75t_R)
     1    0.61    8.78    7.27   43.41 v _408_/Y (AOI22x1_ASAP7_75t_R)
                                         _054_ (net)
                  8.78    0.01   43.41 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
                                 43.41   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
                          8.40    8.40   library hold time
                                  8.40   data required time
-----------------------------------------------------------------------------
                                  8.40   data required time
                                -43.41   data arrival time
-----------------------------------------------------------------------------
                                 35.02   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[4]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[4]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.51   28.28   41.95   41.95 v dpath.b_reg.out[4]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _291_ (net)
                 28.28    0.08   42.03 v _572_/B (HAxp5_ASAP7_75t_R)
     5    3.72   76.08   67.84  109.87 v _572_/SN (HAxp5_ASAP7_75t_R)
                                         _022_ (net)
                 76.08    0.04  109.91 v _394_/B (OR3x1_ASAP7_75t_R)
     1    0.47    9.75   34.90  144.81 v _394_/Y (OR3x1_ASAP7_75t_R)
                                         _155_ (net)
                  9.75    0.00  144.82 v _395_/B (OA211x2_ASAP7_75t_R)
     3    2.66   14.34   29.46  174.27 v _395_/Y (OA211x2_ASAP7_75t_R)
                                         _156_ (net)
                 14.35    0.14  174.41 v _400_/A1 (OA21x2_ASAP7_75t_R)
     3    2.63   11.23   21.00  195.41 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.23    0.14  195.54 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.54   16.17   20.26  215.80 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.17    0.03  215.83 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.09   11.02   24.07  239.91 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.02    0.01  239.92 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    0.88    9.38   28.26  268.18 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  9.38    0.01  268.19 ^ resp_msg[13] (out)
                                268.19   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -268.19   data arrival time
-----------------------------------------------------------------------------
                                -20.19   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[4]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[4]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.51   28.28   41.95   41.95 v dpath.b_reg.out[4]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _291_ (net)
                 28.28    0.08   42.03 v _572_/B (HAxp5_ASAP7_75t_R)
     5    3.72   76.08   67.84  109.87 v _572_/SN (HAxp5_ASAP7_75t_R)
                                         _022_ (net)
                 76.08    0.04  109.91 v _394_/B (OR3x1_ASAP7_75t_R)
     1    0.47    9.75   34.90  144.81 v _394_/Y (OR3x1_ASAP7_75t_R)
                                         _155_ (net)
                  9.75    0.00  144.82 v _395_/B (OA211x2_ASAP7_75t_R)
     3    2.66   14.34   29.46  174.27 v _395_/Y (OA211x2_ASAP7_75t_R)
                                         _156_ (net)
                 14.35    0.14  174.41 v _400_/A1 (OA21x2_ASAP7_75t_R)
     3    2.63   11.23   21.00  195.41 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.23    0.14  195.54 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.54   16.17   20.26  215.80 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.17    0.03  215.83 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.09   11.02   24.07  239.91 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.02    0.01  239.92 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    0.88    9.38   28.26  268.18 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  9.38    0.01  268.19 ^ resp_msg[13] (out)
                                268.19   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -268.19   data arrival time
-----------------------------------------------------------------------------
                                -20.19   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
232.36441040039062

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7261

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
18.703596115112305

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
23.040000915527344

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8118

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 33

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[8]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[1]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.b_reg.out[8]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
  42.58   42.58 v dpath.b_reg.out[8]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
  67.81  110.39 v _568_/SN (HAxp5_ASAP7_75t_R)
  41.89  152.28 v _314_/Y (OR3x1_ASAP7_75t_R)
  30.24  182.52 v _317_/Y (OR3x1_ASAP7_75t_R)
  22.48  205.01 v _369_/Y (OA21x2_ASAP7_75t_R)
  15.96  220.97 v _370_/Y (AND3x1_ASAP7_75t_R)
  26.63  247.60 ^ _372_/Y (OAI21x1_ASAP7_75t_R)
  26.22  273.82 ^ _444_/Y (BUFx6f_ASAP7_75t_R)
  11.24  285.06 v _445_/Y (NOR2x1_ASAP7_75t_R)
  25.70  310.76 v _446_/Y (OA33x2_ASAP7_75t_R)
   0.01  310.77 v dpath.a_reg.out[1]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
         310.77   data arrival time

 310.00  310.00   clock core_clock (rise edge)
   0.00  310.00   clock network delay (ideal)
   0.00  310.00   clock reconvergence pessimism
         310.00 ^ dpath.a_reg.out[1]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
 -10.79  299.21   library setup time
         299.21   data required time
---------------------------------------------------------
         299.21   data required time
        -310.77   data arrival time
---------------------------------------------------------
         -11.56   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
  36.11   36.11 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
   7.30   43.41 v _408_/Y (AOI22x1_ASAP7_75t_R)
   0.01   43.41 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
          43.41   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
   8.40    8.40   library hold time
           8.40   data required time
---------------------------------------------------------
           8.40   data required time
         -43.41   data arrival time
---------------------------------------------------------
          35.02   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
268.1869

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-20.1869

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-7.527176

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.11e-04   2.37e-05   5.34e-09   2.35e-04  41.8%
Combinational          1.70e-04   1.56e-04   2.17e-08   3.26e-04  58.2%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.81e-04   1.80e-04   2.70e-08   5.61e-04 100.0%
                          67.9%      32.1%       0.0%
