Info: Generated by version: 21.1 build 169
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr64/source/basic_hls3_persona/local_qsys.qsys --block-symbol-file --output-directory=/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr64/source/basic_hls3_persona/local_qsys --family="Arria 10" --part=10AX115S2F45I1SG
Progress: Loading basic_hls3_persona/local_qsys.qsys
Progress: Reading input file
Progress: Adding avs_bridge_0 [altera_generic_component 1.0]
Progress: Parameterizing module avs_bridge_0
Progress: Adding clock_in [altera_generic_component 1.0]
Progress: Parameterizing module clock_in
Progress: Adding clock_in_emif [altera_generic_component 1.0]
Progress: Parameterizing module clock_in_emif
Progress: Adding emif_bridge_1 [altera_generic_component 1.0]
Progress: Parameterizing module emif_bridge_1
Progress: Adding intel_configuration_reset_release_to_debug_logic_0 [altera_generic_component 1.0]
Progress: Parameterizing module intel_configuration_reset_release_to_debug_logic_0
Progress: Adding pr_handshake_0 [altera_generic_component 1.0]
Progress: Parameterizing module pr_handshake_0
Progress: Adding reset_in [altera_generic_component 1.0]
Progress: Parameterizing module reset_in
Progress: Adding reset_in_emif [altera_generic_component 1.0]
Progress: Parameterizing module reset_in_emif
Progress: Adding slavereg_comp_internal_0 [altera_generic_component 1.0]
Progress: Parameterizing module slavereg_comp_internal_0
Progress: Adding sld_jtag_bridge_host_0 [altera_generic_component 1.0]
Progress: Parameterizing module sld_jtag_bridge_host_0
Progress: Adding sysid_qsys_0 [altera_generic_component 1.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: local_qsys.slavereg_comp_internal_0: Interrupt sender slavereg_comp_internal_0.irq is not connected to an interrupt receiver
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr64/source/basic_hls3_persona/local_qsys.qsys --synthesis=VERILOG --output-directory=/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr64/source/basic_hls3_persona/local_qsys --family="Arria 10" --part=10AX115S2F45I1SG
Progress: Loading basic_hls3_persona/local_qsys.qsys
Progress: Reading input file
Progress: Adding avs_bridge_0 [altera_generic_component 1.0]
Progress: Parameterizing module avs_bridge_0
Progress: Adding clock_in [altera_generic_component 1.0]
Progress: Parameterizing module clock_in
Progress: Adding clock_in_emif [altera_generic_component 1.0]
Progress: Parameterizing module clock_in_emif
Progress: Adding emif_bridge_1 [altera_generic_component 1.0]
Progress: Parameterizing module emif_bridge_1
Progress: Adding intel_configuration_reset_release_to_debug_logic_0 [altera_generic_component 1.0]
Progress: Parameterizing module intel_configuration_reset_release_to_debug_logic_0
Progress: Adding pr_handshake_0 [altera_generic_component 1.0]
Progress: Parameterizing module pr_handshake_0
Progress: Adding reset_in [altera_generic_component 1.0]
Progress: Parameterizing module reset_in
Progress: Adding reset_in_emif [altera_generic_component 1.0]
Progress: Parameterizing module reset_in_emif
Progress: Adding slavereg_comp_internal_0 [altera_generic_component 1.0]
Progress: Parameterizing module slavereg_comp_internal_0
Progress: Adding sld_jtag_bridge_host_0 [altera_generic_component 1.0]
Progress: Parameterizing module sld_jtag_bridge_host_0
Progress: Adding sysid_qsys_0 [altera_generic_component 1.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: local_qsys.slavereg_comp_internal_0: Interrupt sender slavereg_comp_internal_0.irq is not connected to an interrupt receiver
Info: local_qsys: "Transforming system: local_qsys"
Info: Interconnect is inserted between master slavereg_comp_internal_0.avmm_1_rw and slave emif_bridge_1.s0 because the master has address signal 32 bit wide, but the slave is 31 bit wide.
Info: Interconnect is inserted between master slavereg_comp_internal_0.avmm_1_rw and slave emif_bridge_1.s0 because they have different clock source.
Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0
Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0
Info: local_qsys: "Naming system components in system: local_qsys"
Info: local_qsys: "Processing generation queue"
Info: local_qsys: "Generating: local_qsys"
Info: local_qsys: "Generating: local_qsys_mm_bridge_0"
Info: local_qsys: "Generating: local_qsys_clock_in"
Info: local_qsys: "Generating: local_qsys_clock_bridge_1"
Info: local_qsys: "Generating: local_qsys_mm_bridge_1"
Info: local_qsys: "Generating: local_qsys_intel_configuration_reset_release_to_debug_logic_0"
Info: local_qsys: "Generating: local_qsys_pr_handshake_0"
Info: local_qsys: "Generating: local_qsys_reset_in"
Info: local_qsys: "Generating: local_qsys_reset_bridge_1"
Info: local_qsys: "Generating: local_qsys_slavereg_comp_internal_0"
Info: local_qsys: "Generating: local_qsys_sld_jtag_bridge_host_0"
Info: local_qsys: "Generating: local_qsys_sysid_qsys_0"
Info: local_qsys: "Generating: local_qsys_altera_mm_interconnect_1920_2e2nrey"
Info: local_qsys: "Generating: local_qsys_altera_mm_interconnect_1920_w72oc5q"
Info: local_qsys: "Generating: local_qsys_altera_merlin_master_translator_191_g7h47bq"
Info: local_qsys: "Generating: local_qsys_altera_merlin_slave_translator_191_x56fcki"
Info: local_qsys: "Generating: local_qsys_altera_merlin_master_agent_191_mpbm6tq"
Info: local_qsys: "Generating: local_qsys_altera_merlin_slave_agent_191_ncfkfri"
Info: local_qsys: "Generating: local_qsys_altera_avalon_sc_fifo_1930_pqv24kq"
Info: local_qsys: "Generating: local_qsys_altera_merlin_router_1920_z5lv3va"
Info: local_qsys: "Generating: local_qsys_altera_merlin_router_1920_enxoqzy"
Info: local_qsys: "Generating: local_qsys_altera_merlin_demultiplexer_1921_45krryy"
Info: local_qsys: "Generating: local_qsys_altera_merlin_multiplexer_1921_lilvrsa"
Info: local_qsys: "Generating: local_qsys_altera_merlin_multiplexer_1921_uxwzpvi"
Info: local_qsys: "Generating: local_qsys_hs_clk_xer_1931_bklllby"
Info: local_qsys: "Generating: local_qsys_altera_merlin_router_1920_forl2za"
Info: local_qsys: "Generating: local_qsys_altera_merlin_router_1920_h6ey6fq"
Info: local_qsys: "Generating: local_qsys_altera_merlin_router_1920_hvurzxi"
Info: local_qsys: "Generating: local_qsys_altera_merlin_traffic_limiter_191_kcba44q"
Info: my_altera_avalon_sc_fifo_dest_id_fifo: "Generating: my_altera_avalon_sc_fifo_dest_id_fifo"
Info: local_qsys: "Generating: local_qsys_altera_merlin_burst_adapter_1920_dpuqpea"
Info: my_altera_avalon_st_pipeline_stage: "Generating: my_altera_avalon_st_pipeline_stage"
Info: local_qsys: "Generating: local_qsys_altera_merlin_demultiplexer_1921_xjendta"
Info: local_qsys: "Generating: local_qsys_altera_merlin_multiplexer_1921_fo3wpya"
Info: local_qsys: "Generating: local_qsys_altera_merlin_demultiplexer_1921_5tlkyxa"
Info: local_qsys: "Generating: local_qsys_altera_merlin_multiplexer_1921_cdageji"
Info: local_qsys: "Generating: local_qsys_altera_merlin_width_adapter_1920_lnn3svi"
Info: local_qsys: "Generating: local_qsys_altera_merlin_width_adapter_1920_5fmiwui"
Info: local_qsys: "Generating: local_qsys_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_mg7ilfq"
Info: local_qsys: "Generating: local_qsys_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1920_ozdqiky"
Info: local_qsys: "Generating: local_qsys_altera_avalon_st_pipeline_stage_1920_zterisq"
Info: local_qsys: Done "local_qsys" with 39 modules, 51 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
