// ==================================================
// RTL generated by RapidStream
//
// Copyright 2024 RapidStream Design Automation, Inc.
// All Rights Reserved.
// ==================================================
`timescale 1 ns / 1 ps
module __rs_jacobi3d_kernel_aux_split_aux_5 #(
    parameter C_S_AXI_CONTROL_DATA_WIDTH  = 32,
    parameter C_S_AXI_CONTROL_ADDR_WIDTH  = 6,
    parameter C_S_AXI_DATA_WIDTH          = 32,
    parameter C_S_AXI_CONTROL_WSTRB_WIDTH = 4,
    parameter C_S_AXI_WSTRB_WIDTH         = 4
) (
    output wire [8:0] BurstWrite_floatx16_0_dest_write_resp_peek_dout,
    output wire       BurstWrite_floatx16_0_dest_write_resp_peek_empty_n,
    input wire        BurstWrite_floatx16_0_dest_write_resp_peek_read,
    output wire [8:0] BurstWrite_floatx16_0_dest_write_resp_s_dout,
    output wire       BurstWrite_floatx16_0_dest_write_resp_s_empty_n,
    input wire        BurstWrite_floatx16_0_dest_write_resp_s_read,
    input wire  [7:0] bank_1_t0__m_axi_write_resp_dout,
    input wire        bank_1_t0__m_axi_write_resp_empty_n,
    output wire       bank_1_t0__m_axi_write_resp_read
);




__rs_jacobi3d_kernel_aux #(
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_jacobi3d_kernel_aux_0 (
    .BurstWrite_floatx16_0_dest_write_resp_peek_dout    (BurstWrite_floatx16_0_dest_write_resp_peek_dout),
    .BurstWrite_floatx16_0_dest_write_resp_peek_empty_n (BurstWrite_floatx16_0_dest_write_resp_peek_empty_n),
    .BurstWrite_floatx16_0_dest_write_resp_peek_read    (BurstWrite_floatx16_0_dest_write_resp_peek_read),
    .BurstWrite_floatx16_0_dest_write_resp_s_dout       (BurstWrite_floatx16_0_dest_write_resp_s_dout),
    .BurstWrite_floatx16_0_dest_write_resp_s_empty_n    (BurstWrite_floatx16_0_dest_write_resp_s_empty_n),
    .BurstWrite_floatx16_0_dest_write_resp_s_read       (BurstWrite_floatx16_0_dest_write_resp_s_read),
    .bank_1_t0__m_axi_write_resp_dout                   (bank_1_t0__m_axi_write_resp_dout),
    .bank_1_t0__m_axi_write_resp_empty_n                (bank_1_t0__m_axi_write_resp_empty_n),
    .bank_1_t0__m_axi_write_resp_read                   (bank_1_t0__m_axi_write_resp_read)
);

endmodule  // __rs_jacobi3d_kernel_aux_split_aux_5