; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1
@.str.2 = private unnamed_addr constant [17 x i8] c"__CUDA_PREC_SQRT\00", align 1

define void @triton_poi_fused_cat_14(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, ptr addrspace(1) %5, ptr addrspace(1) %6, ptr addrspace(1) %7, ptr addrspace(1) %8, i32 %9) local_unnamed_addr !dbg !7 {
  %11 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #3, !dbg !10
  %12 = shl i32 %11, 9, !dbg !11
  %13 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %14 = shl i32 %13, 1, !dbg !12
  %15 = and i32 %14, 510, !dbg !12
  %16 = or disjoint i32 %12, %15, !dbg !13
  %.frozen = freeze i32 %16, !dbg !14
  %17 = sdiv i32 %.frozen, 256, !dbg !14
  %18 = srem i32 %17, 320, !dbg !15
  %19 = mul i32 %17, 256, !dbg !16
  %.decomposed = sub i32 %.frozen, %19, !dbg !16
  %.frozen6 = freeze i32 %16, !dbg !17
  %20 = sdiv i32 %.frozen6, 81920, !dbg !17
  %21 = icmp slt i32 %18, 64, !dbg !18
  %22 = mul i32 %20, 81920, !dbg !19
  %srem.decomposed = sub i32 %.frozen6, %22, !dbg !19
  %23 = shl nsw i32 %20, 14, !dbg !20
  %24 = add nsw i32 %23, %srem.decomposed, !dbg !21
  %25 = sext i32 %24 to i64, !dbg !22
  %26 = getelementptr float, ptr addrspace(1) %0, i64 %25, !dbg !22
  %27 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %26, i1 %21, i32 0, i1 %21, i32 0, i1 %21) #3, !dbg !23
  %28 = add nsw i32 %18, -64, !dbg !24
  %29 = icmp ult i32 %28, 128, !dbg !24
  %30 = shl nsw i32 %18, 8, !dbg !25
  %31 = shl nsw i32 %20, 15, !dbg !26
  %32 = add nsw i32 %31, %.decomposed, !dbg !25
  %33 = add nsw i32 %32, -16384, !dbg !27
  %34 = add nsw i32 %33, %30, !dbg !28
  %35 = sext i32 %34 to i64, !dbg !29
  %36 = getelementptr float, ptr addrspace(1) %1, i64 %35, !dbg !29
  %37 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %36, i1 %29, i32 0, i1 %29, i32 0, i1 %29) #3, !dbg !30
  %38 = icmp sgt i32 %18, 191, !dbg !31
  %39 = add nsw i32 %18, -192, !dbg !32
  %40 = shl nsw i32 %39, 8, !dbg !33
  %41 = add nsw i32 %32, %40, !dbg !34
  %42 = sext i32 %41 to i64, !dbg !35
  %43 = getelementptr float, ptr addrspace(1) %2, i64 %42, !dbg !35
  %44 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %43, i1 %38, i32 0, i1 %38, i32 0, i1 %38) #3, !dbg !36
  %45 = sext i32 %39 to i64, !dbg !37
  %46 = getelementptr float, ptr addrspace(1) %3, i64 %45, !dbg !37
  %47 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %46, i1 %38, i32 0, i1 %38) #3, !dbg !38
  %48 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %46, i1 %38, i32 0, i1 %38) #3, !dbg !38
  %49 = getelementptr float, ptr addrspace(1) %4, i64 %45, !dbg !39
  %50 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %49, i1 %38, i32 0, i1 %38) #3, !dbg !40
  %51 = bitcast i32 %50 to float, !dbg !40
  %52 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %49, i1 %38, i32 0, i1 %38) #3, !dbg !40
  %53 = bitcast i32 %52 to float, !dbg !40
  %54 = fadd float %51, 0x3EE4F8B580000000, !dbg !41
  %55 = fadd float %53, 0x3EE4F8B580000000, !dbg !41
  %56 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !42
  %.not.i = icmp eq i32 %56, 0, !dbg !42
  %57 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #3, !dbg !42
  %.not1.i = icmp eq i32 %57, 0, !dbg !42
  br i1 %.not.i, label %63, label %58, !dbg !42

58:                                               ; preds = %10
  br i1 %.not1.i, label %61, label %59, !dbg !42

59:                                               ; preds = %58
  %60 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %54) #3, !dbg !42
  br label %__nv_sqrtf.exit, !dbg !42

61:                                               ; preds = %58
  %62 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %54) #3, !dbg !42
  br label %__nv_sqrtf.exit, !dbg !42

63:                                               ; preds = %10
  br i1 %.not1.i, label %66, label %64, !dbg !42

64:                                               ; preds = %63
  %65 = tail call float @llvm.nvvm.sqrt.rn.f(float %54) #3, !dbg !42
  br label %__nv_sqrtf.exit, !dbg !42

66:                                               ; preds = %63
  %67 = tail call float @llvm.nvvm.sqrt.approx.f(float %54) #3, !dbg !42
  br label %__nv_sqrtf.exit, !dbg !42

__nv_sqrtf.exit:                                  ; preds = %59, %61, %64, %66
  %.0.i = phi float [ %60, %59 ], [ %62, %61 ], [ %65, %64 ], [ %67, %66 ], !dbg !42
  %68 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !42
  %.not.i1 = icmp eq i32 %68, 0, !dbg !42
  %69 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #3, !dbg !42
  %.not1.i4 = icmp eq i32 %69, 0, !dbg !42
  br i1 %.not.i1, label %75, label %70, !dbg !42

70:                                               ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i4, label %73, label %71, !dbg !42

71:                                               ; preds = %70
  %72 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %55) #3, !dbg !42
  br label %__nv_sqrtf.exit5, !dbg !42

73:                                               ; preds = %70
  %74 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %55) #3, !dbg !42
  br label %__nv_sqrtf.exit5, !dbg !42

75:                                               ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i4, label %78, label %76, !dbg !42

76:                                               ; preds = %75
  %77 = tail call float @llvm.nvvm.sqrt.rn.f(float %55) #3, !dbg !42
  br label %__nv_sqrtf.exit5, !dbg !42

78:                                               ; preds = %75
  %79 = tail call float @llvm.nvvm.sqrt.approx.f(float %55) #3, !dbg !42
  br label %__nv_sqrtf.exit5, !dbg !42

__nv_sqrtf.exit5:                                 ; preds = %71, %73, %76, %78
  %.0.i3 = phi float [ %72, %71 ], [ %74, %73 ], [ %77, %76 ], [ %79, %78 ], !dbg !42
  %80 = extractvalue { i32, i32 } %44, 1, !dbg !36
  %81 = bitcast i32 %80 to float, !dbg !36
  %82 = bitcast i32 %48 to float, !dbg !38
  %83 = fsub float %81, %82, !dbg !43
  %84 = extractvalue { i32, i32 } %44, 0, !dbg !36
  %85 = bitcast i32 %84 to float, !dbg !36
  %86 = bitcast i32 %47 to float, !dbg !38
  %87 = fsub float %85, %86, !dbg !43
  %88 = extractvalue { i32, i32 } %37, 1, !dbg !30
  %89 = extractvalue { i32, i32 } %37, 0, !dbg !30
  %90 = extractvalue { i32, i32 } %27, 1, !dbg !23
  %91 = extractvalue { i32, i32 } %27, 0, !dbg !23
  %92 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i) #3, !dbg !44
  %93 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i3) #3, !dbg !44
  %94 = fmul float %87, %92, !dbg !45
  %95 = fmul float %83, %93, !dbg !45
  %96 = getelementptr float, ptr addrspace(1) %5, i64 %45, !dbg !46
  %97 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %96, i1 %38, i32 0, i1 %38) #3, !dbg !47
  %98 = bitcast i32 %97 to float, !dbg !47
  %99 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %96, i1 %38, i32 0, i1 %38) #3, !dbg !47
  %100 = bitcast i32 %99 to float, !dbg !47
  %101 = fmul float %94, %98, !dbg !48
  %102 = fmul float %95, %100, !dbg !48
  %103 = getelementptr float, ptr addrspace(1) %6, i64 %45, !dbg !49
  %104 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %103, i1 %38, i32 0, i1 %38) #3, !dbg !50
  %105 = bitcast i32 %104 to float, !dbg !50
  %106 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %103, i1 %38, i32 0, i1 %38) #3, !dbg !50
  %107 = bitcast i32 %106 to float, !dbg !50
  %108 = fadd float %101, %105, !dbg !51
  %109 = fadd float %102, %107, !dbg !51
  %110 = getelementptr float, ptr addrspace(1) %7, i64 %42, !dbg !52
  %111 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %110, i1 %38, i32 0, i1 %38, i32 0, i1 %38) #3, !dbg !53
  %112 = extractvalue { i32, i32 } %111, 0, !dbg !53
  %113 = extractvalue { i32, i32 } %111, 1, !dbg !53
  %114 = bitcast i32 %112 to float, !dbg !53
  %115 = bitcast i32 %113 to float, !dbg !53
  %116 = fadd float %108, %114, !dbg !54
  %117 = fadd float %109, %115, !dbg !54
  %118 = sext i32 %16 to i64, !dbg !55
  %119 = getelementptr float, ptr addrspace(1) %8, i64 %118, !dbg !55
  %120 = bitcast float %116 to i32, !dbg !56
  %121 = select i1 %38, i32 %120, i32 0, !dbg !57
  %122 = select i1 %29, i32 %89, i32 %121, !dbg !58
  %123 = select i1 %21, i32 %91, i32 %122, !dbg !59
  %124 = bitcast float %117 to i32, !dbg !56
  %125 = select i1 %38, i32 %124, i32 0, !dbg !57
  %126 = select i1 %29, i32 %88, i32 %125, !dbg !58
  %127 = select i1 %21, i32 %90, i32 %126, !dbg !59
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %123, i32 %127, ptr addrspace(1) %119, i1 true) #3, !dbg !56
  ret void, !dbg !60
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #1

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.ftz.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.ftz.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.f(float) #2

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #2 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #3 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cqe3zhh5uswgkvvmddhrxuxwlnkkfqmhzzw5ln3bwq77ge4n4qi7.py", directory: "inductor_cache/qe")
!4 = !{ptr @triton_poi_fused_cat_14, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused_cat_14, !"reqntidx", i32 256}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused_cat_14", linkageName: "triton_poi_fused_cat_14", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 21, column: 28, scope: !7)
!11 = !DILocation(line: 21, column: 33, scope: !7)
!12 = !DILocation(line: 22, column: 36, scope: !7)
!13 = !DILocation(line: 22, column: 23, scope: !7)
!14 = !DILocation(line: 24, column: 21, scope: !7)
!15 = !DILocation(line: 24, column: 28, scope: !7)
!16 = !DILocation(line: 25, column: 19, scope: !7)
!17 = !DILocation(line: 26, column: 19, scope: !7)
!18 = !DILocation(line: 32, column: 18, scope: !7)
!19 = !DILocation(line: 33, column: 35, scope: !7)
!20 = !DILocation(line: 33, column: 52, scope: !7)
!21 = !DILocation(line: 33, column: 46, scope: !7)
!22 = !DILocation(line: 33, column: 30, scope: !7)
!23 = !DILocation(line: 33, column: 57, scope: !7)
!24 = !DILocation(line: 37, column: 18, scope: !7)
!25 = !DILocation(line: 38, column: 41, scope: !7)
!26 = !DILocation(line: 38, column: 61, scope: !7)
!27 = !DILocation(line: 38, column: 36, scope: !7)
!28 = !DILocation(line: 38, column: 55, scope: !7)
!29 = !DILocation(line: 38, column: 31, scope: !7)
!30 = !DILocation(line: 38, column: 66, scope: !7)
!31 = !DILocation(line: 39, column: 20, scope: !7)
!32 = !DILocation(line: 42, column: 50, scope: !7)
!33 = !DILocation(line: 42, column: 41, scope: !7)
!34 = !DILocation(line: 42, column: 56, scope: !7)
!35 = !DILocation(line: 42, column: 31, scope: !7)
!36 = !DILocation(line: 42, column: 67, scope: !7)
!37 = !DILocation(line: 43, column: 31, scope: !7)
!38 = !DILocation(line: 43, column: 45, scope: !7)
!39 = !DILocation(line: 45, column: 31, scope: !7)
!40 = !DILocation(line: 45, column: 45, scope: !7)
!41 = !DILocation(line: 47, column: 20, scope: !7)
!42 = !DILocation(line: 48, column: 27, scope: !7)
!43 = !DILocation(line: 44, column: 20, scope: !7)
!44 = !DILocation(line: 50, column: 20, scope: !7)
!45 = !DILocation(line: 53, column: 20, scope: !7)
!46 = !DILocation(line: 54, column: 31, scope: !7)
!47 = !DILocation(line: 54, column: 45, scope: !7)
!48 = !DILocation(line: 55, column: 20, scope: !7)
!49 = !DILocation(line: 56, column: 31, scope: !7)
!50 = !DILocation(line: 56, column: 45, scope: !7)
!51 = !DILocation(line: 57, column: 20, scope: !7)
!52 = !DILocation(line: 58, column: 31, scope: !7)
!53 = !DILocation(line: 58, column: 67, scope: !7)
!54 = !DILocation(line: 59, column: 20, scope: !7)
!55 = !DILocation(line: 64, column: 25, scope: !7)
!56 = !DILocation(line: 64, column: 37, scope: !7)
!57 = !DILocation(line: 61, column: 35, scope: !7)
!58 = !DILocation(line: 62, column: 34, scope: !7)
!59 = !DILocation(line: 63, column: 33, scope: !7)
!60 = !DILocation(line: 64, column: 4, scope: !7)
