C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_proasic.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  C:\Users\Monica\Desktop\J3121000001_Comb\J3121000001_Comb\synthesis   -part A3P060  -package VQFP100  -grade STD    -maxfan 24 -globalthreshold 50 -opcond COMWC -report_path 4000 -RWCheckOnRam 0 -summaryfile C:\Users\Monica\Desktop\J3121000001_Comb\J3121000001_Comb\synthesis\synlog\report\cyq_SD2_fpga_mapper.xml  -top_level_module  cyq_SD2  -licensetype  synplifypro_actel  -flow mapping  -mp  1  -prjfile  C:\Users\Monica\Desktop\J3121000001_Comb\J3121000001_Comb\synthesis\scratchproject.prs  -implementation  synthesis  -multisrs  -oedif  C:\Users\Monica\Desktop\J3121000001_Comb\J3121000001_Comb\synthesis\cyq_SD2.edn   -freq 100.000   C:\Users\Monica\Desktop\J3121000001_Comb\J3121000001_Comb\synthesis\synwork\cyq_SD2_prem.srd  -sap  C:\Users\Monica\Desktop\J3121000001_Comb\J3121000001_Comb\synthesis\cyq_SD2.sap  -otap  C:\Users\Monica\Desktop\J3121000001_Comb\J3121000001_Comb\synthesis\cyq_SD2.tap  -omap  C:\Users\Monica\Desktop\J3121000001_Comb\J3121000001_Comb\synthesis\cyq_SD2.map  -devicelib  C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v  -sap  C:\Users\Monica\Desktop\J3121000001_Comb\J3121000001_Comb\synthesis\cyq_SD2.sap  -ologparam  C:\Users\Monica\Desktop\J3121000001_Comb\J3121000001_Comb\synthesis\syntmp\cyq_SD2.plg  -osyn  C:\Users\Monica\Desktop\J3121000001_Comb\J3121000001_Comb\synthesis\cyq_SD2.srm  -prjdir  C:\Users\Monica\Desktop\J3121000001_Comb\J3121000001_Comb\synthesis\  -prjname  cyq_SD2_syn  -log  C:\Users\Monica\Desktop\J3121000001_Comb\J3121000001_Comb\synthesis\synlog\cyq_SD2_fpga_mapper.srr 
relcom:..\..\..\..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_proasic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\synthesis -part A3P060 -package VQFP100 -grade STD -maxfan 24 -globalthreshold 50 -opcond COMWC -report_path 4000 -RWCheckOnRam 0 -summaryfile ..\synlog\report\cyq_SD2_fpga_mapper.xml -top_level_module cyq_SD2 -licensetype synplifypro_actel -flow mapping -mp 1 -prjfile ..\scratchproject.prs -implementation synthesis -multisrs -oedif ..\cyq_SD2.edn -freq 100.000 ..\synwork\cyq_SD2_prem.srd -sap ..\cyq_SD2.sap -otap ..\cyq_SD2.tap -omap ..\cyq_SD2.map -devicelib ..\..\..\..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v -sap ..\cyq_SD2.sap -ologparam cyq_SD2.plg -osyn ..\cyq_SD2.srm -prjdir ..\ -prjname cyq_SD2_syn -log ..\synlog\cyq_SD2_fpga_mapper.srr
rc:1 success:1 runtime:0
file:..\scratchproject.prs|io:o|time:1699871298|size:1941|exec:0|csum:
file:..\cyq_SD2.edn|io:o|time:1699871300|size:30212|exec:0|csum:
file:..\synwork\cyq_SD2_prem.srd|io:i|time:1699871300|size:4970|exec:0|csum:DB1630816EAED49731EBCA2F754C880B
file:..\cyq_SD2.sap|io:o|time:1699871300|size:166|exec:0|csum:
file:..\cyq_SD2.tap|io:o|time:0|size:0|exec:0|csum:
file:..\cyq_SD2.map|io:o|time:1699871300|size:28|exec:0|csum:
file:..\..\..\..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v|io:i|time:1508984288|size:49355|exec:0|csum:8134F444E2143EC94271A46B5CC33DA2
file:..\cyq_SD2.sap|io:o|time:1699871300|size:166|exec:0|csum:
file:cyq_SD2.plg|io:o|time:1699871300|size:147|exec:0|csum:
file:..\cyq_SD2.srm|io:o|time:1699871300|size:64707|exec:0|csum:
file:..\synlog\cyq_SD2_fpga_mapper.srr|io:o|time:1699871300|size:9659|exec:0|csum:
file:..\..\..\..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\m_proasic.exe|io:i|time:1509330672|size:11119104|exec:1|csum:6BD6E9876645BB1B346C655471A0D71C
file:..\..\..\..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_proasic.exe|io:i|time:1509332086|size:14301696|exec:1|csum:CA7B630F1194A591FA1E520688EE75E2
