`timescale 1ns/100ps

module tb_RippleCarryAdder;
	reg tb_a, tb_b, tb_ci;
	wire tb_s, tb_co;
	
	RippleCarryAdder U0_RippleCarryAdder(.a(tb_a),.b(tb_b),.ci(tb_ci),.s(tb_s),.co(tb_co));
	
	initial
	begin
		tb_a=0; tb_b=0; tb_ci=0;
		#10; tb_a=4'b0101; tb_b=4'b0100;
		#10; tb_a=4'b1111; tb_b=4'b1111;
		#10; tb_ci=1;
		#10; $stop;
	end
	
	assign tb_result=(tb_co, tb_s);
	
endmodule