// Seed: 799228604
module module_0 (
    input supply1 id_0,
    output supply1 id_1,
    output wire id_2,
    output wire id_3,
    output tri id_4
);
  assign id_4 = id_0;
  function id_6(logic [7:0] id_7, id_8);
    logic [7:0] id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17;
    return id_16;
  endfunction
  wire id_18;
  assign id_10[1] = id_17;
  always @(posedge 1) begin
    $display(id_15);
  end
endmodule
module module_1 (
    output wor id_0,
    input wor id_1,
    input supply1 id_2,
    input supply1 id_3,
    input wire id_4
    , id_10,
    output tri1 id_5,
    output uwire id_6,
    input supply1 id_7,
    output tri0 id_8
);
  assign id_5 = 1;
  module_0(
      id_1, id_5, id_5, id_8, id_8
  );
endmodule
