module Symbol00(clk, Symbol00_out);//-cos-sin
input clk;
output reg signed [9:0] Symbol00_out;
reg signed [9:0] temp [15:0];
  reg [3:0] counter;
  initial 
  begin
    temp[0] = -100 + 141;
    temp[1] = -131 + 141;
    temp[2] = -141 + 141;
    temp[3] = -131 + 141;
    temp[4] = -100 + 141;
    temp[5] = -54 + 141;
    temp[6] = 0 + 141;
    temp[7] = 54 + 141;
    temp[8] = 100 + 141;
    temp[9] = 131 + 141;
    temp[10] = 141 + 141;
    temp[11] = 131 + 141;
    temp[12] = 100 + 141;
    temp[13] = 54 + 141;
    temp[14] = 0 + 141;
    temp[15] = -54 + 141;
    counter = 0;
  end
  always @(posedge clk)
  begin
    Symbol00_out = temp[counter];
    counter = counter +1;
  end
endmodule