{:input (genetic.crossover/dumb-crossover 1807672907 (genetic.representation/genetic-representation "examples/58451.D939260B.blif") (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_5_:missing , wire1_22, wire2_9, \\wire11_:missing_22_23 , \\wire12_:missing_22 , \\wire13_:missing_23 , wire14_22);\n  wire \\:missing_edge ;\n  input \\wire0_5_:missing ;\n  wire \\wire0_5_:missing ;\n  input \\wire11_:missing_22_23 ;\n  wire \\wire11_:missing_22_23 ;\n  input \\wire12_:missing_22 ;\n  wire \\wire12_:missing_22 ;\n  input \\wire13_:missing_23 ;\n  wire \\wire13_:missing_23 ;\n  output wire14_22;\n  wire wire14_22;\n  wire \\wire15_31_:missing ;\n  wire \\wire16_32_:missing_36 ;\n  wire wire17_22;\n  wire wire18_23;\n  wire wire18_24;\n  wire wire19_22;\n  wire wire19_25;\n  output wire1_22;\n  wire wire1_22;\n  wire wire20_25_38;\n  wire \\wire21_22_:missing ;\n  wire \\wire26_27_:missing_29 ;\n  wire \\wire26_27_:missing_30 ;\n  wire wire26_34;\n  wire \\wire28_:missing_33 ;\n  output wire2_9;\n  wire wire2_9;\n  wire wire32;\n  wire wire34_10;\n  wire wire34_28;\n  wire wire34_29;\n  wire wire34_30;\n  wire wire34_33;\n  wire wire34_4;\n  wire wire34_4_6;\n  wire wire34_6;\n  wire wire35_38;\n  wire wire37;\n  wire wire4_8;\n  wire wire5_7;\n  wire wire6_7;\n  wire \\wire7_:missing ;\n  wire \\wire:missing_10 ;\n  wire \\wire:missing_27 ;\n  wire \\wire:missing_28 ;\n  wire \\wire:missing_31 ;\n  wire \\wire:missing_35 ;\n  wire \\wire:missing_5_8 ;\n  wire \\wire:missing_edge ;\n  assign wire4_8 = 4'h6 >> { wire34_4, wire34_4_6 };\n  assign wire19_25 = 2'h1 >> wire19_22;\n  assign \\wire:missing_edge  = 2'h1 >> wire20_25_38;\n  assign \\wire:missing_edge  = 2'h1 >> \\wire21_22_:missing ;\n  assign wire1_22 = 4'h8 >> { \\wire12_:missing_22 , \\wire11_:missing_22_23  };\n  assign wire18_23 = 4'h8 >> { \\wire13_:missing_23 , \\wire11_:missing_22_23  };\n  assign \\wire:missing_edge  = 4'h8 >> { wire18_24, \\wire:missing_edge  };\n  assign wire20_25_38 = 4'h8 >> { wire19_25, \\wire:missing_edge  };\n  assign wire26_34 = 4'h6 >> { \\wire26_27_:missing_30 , \\wire26_27_:missing_29  };\n  assign \\wire:missing_27  = 4'h8 >> { \\wire26_27_:missing_30 , \\wire26_27_:missing_29  };\n  assign \\wire:missing_28  = 4'h6 >> { wire34_28, \\wire28_:missing_33  };\n  assign wire5_7 = 4'h8 >> { \\wire0_5_:missing , \\wire:missing_5_8  };\n  assign wire6_7 = 4'h8 >> { wire34_4_6, wire34_6 };\n  assign \\wire7_:missing  = 4'he >> { wire6_7, wire5_7 };\n  assign \\wire:missing_edge  = 2'h1 >> wire17_22;\n  assign wire18_24 = 2'h1 >> wire18_23;\n  assign \\wire:missing_edge  = 1'h1;\n  assign \\wire15_31_:missing  = 1'h0;\n  assign \\wire16_32_:missing_36  = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign wire35_38 = wire20_25_38;\n  assign wire37 = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire16_32_:missing_36 ;\n  assign \\wire:missing_35  = wire35_38;\n  assign wire34_4 = wire26_34;\n  assign \\wire28_:missing_33  = wire34_33;\n  assign wire32 = \\wire16_32_:missing_36 ;\n  assign \\wire:missing_31  = \\wire15_31_:missing ;\n  assign \\wire26_27_:missing_30  = wire34_30;\n  assign \\wire26_27_:missing_29  = wire34_29;\n  assign \\wire:missing_10  = wire34_10;\n  assign wire2_9 = \\wire:missing_edge ;\n  assign \\wire:missing_5_8  = wire4_8;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/E019240F.v:3.1-87.10\" *)\nmodule postsynth(\\wire0_5_:missing , wire1_22, wire2_9, \\wire11_:missing_22_23 , \\wire12_:missing_22 , \\wire13_:missing_23 , wire14_22);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/E019240F.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/E019240F.v:5.9-5.26\" *)\n  input \\wire0_5_:missing ;\n  wire \\wire0_5_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/E019240F.v:7.9-7.31\" *)\n  input \\wire11_:missing_22_23 ;\n  wire \\wire11_:missing_22_23 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/E019240F.v:9.9-9.28\" *)\n  input \\wire12_:missing_22 ;\n  wire \\wire12_:missing_22 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/E019240F.v:11.9-11.28\" *)\n  input \\wire13_:missing_23 ;\n  wire \\wire13_:missing_23 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/E019240F.v:13.10-13.19\" *)\n  output wire14_22;\n  wire wire14_22;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/E019240F.v:15.8-15.27\" *)\n  wire \\wire15_31_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/E019240F.v:16.8-16.30\" *)\n  wire \\wire16_32_:missing_36 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/E019240F.v:22.10-22.18\" *)\n  output wire1_22;\n  wire wire1_22;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/E019240F.v:30.10-30.17\" *)\n  output wire2_9;\n  wire wire2_9;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/E019240F.v:32.8-32.14\" *)\n  wire wire32;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/E019240F.v:42.8-42.14\" *)\n  wire wire37;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/E019240F.v:50.8-50.24\" *)\n  wire \\wire:missing_31 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/E019240F.v:53.8-53.26\" *)\n  wire \\wire:missing_edge ;\n  assign wire1_22 = \\wire12_:missing_22  & \\wire11_:missing_22_23 ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire14_22 = 1'hx;\n  assign \\wire15_31_:missing  = 1'h0;\n  assign \\wire16_32_:missing_36  = 1'h0;\n  assign wire2_9 = 1'h1;\n  assign wire32 = 1'h0;\n  assign wire37 = 1'h1;\n  assign \\wire:missing_31  = 1'h0;\n  assign \\wire:missing_edge  = 1'h1;\nendmodule\n", :proof {:exit 2, :out "SBY  1:22:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4uyqbg7] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4uyqbg7/src/top.v'.\nSBY  1:22:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4uyqbg7] Copy '/tmp/fuzzmount2DDF5D8C/E019240F.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4uyqbg7/src/E019240F.v'.\nSBY  1:22:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4uyqbg7] Copy '/tmp/fuzzmount2DDF5D8C/E019240F.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4uyqbg7/src/E019240F.post.v'.\nSBY  1:22:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4uyqbg7] engine_0: abc pdr\nSBY  1:22:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4uyqbg7] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4uyqbg7/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  1:22:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4uyqbg7] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/E019240F.v:68$38_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/E019240F.v:68$38.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  1:22:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4uyqbg7] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/E019240F.v:60$30_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/E019240F.v:60$30.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  1:22:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4uyqbg7] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/E019240F.v:57$27_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/E019240F.v:57$27.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  1:22:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4uyqbg7] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/E019240F.v:56$26_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/E019240F.v:56$26.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  1:22:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4uyqbg7] base: Warning: Wire presynth.\\wire14_22 is used but has no driver.\nSBY  1:22:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4uyqbg7] base: finished (returncode=0)\nSBY  1:22:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4uyqbg7] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4uyqbg7/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  1:22:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4uyqbg7] aig: Warning: Wire presynth.\\wire14_22 is used but has no driver.\nSBY  1:22:52 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4uyqbg7] aig: finished (returncode=0)\nSBY  1:22:52 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4uyqbg7] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4uyqbg7; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  1:22:52 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4uyqbg7] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  1:22:52 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4uyqbg7] engine_0: Warning: The network has no constraints.\nSBY  1:22:52 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4uyqbg7] engine_0: Output 2 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.02 sec\nSBY  1:22:52 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4uyqbg7] engine_0: finished (returncode=0)\nSBY  1:22:52 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4uyqbg7] engine_0: Status returned by engine: FAIL\nSBY  1:22:52 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4uyqbg7] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:09 (9)\nSBY  1:22:52 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4uyqbg7] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:03 (3)\nSBY  1:22:52 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4uyqbg7] summary: engine_0 (abc pdr) returned FAIL\nSBY  1:22:52 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4uyqbg7] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4uyqbg7'.\nSBY  1:22:52 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpx4uyqbg7] DONE (FAIL, rc=2)\n", :err ""}}}