cocci_test_suite() {
	const struct of_device_id cocci_id/* drivers/spi/spi-tegra20-slink.c 998 */[];
	const struct tegra_slink_chip_data cocci_id/* drivers/spi/spi-tegra20-slink.c 994 */;
	unsigned cocci_id/* drivers/spi/spi-tegra20-slink.c 889 */;
	int cocci_id/* drivers/spi/spi-tegra20-slink.c 888 */;
	long cocci_id/* drivers/spi/spi-tegra20-slink.c 887 */;
	unsigned long cocci_id/* drivers/spi/spi-tegra20-slink.c 847 */;
	struct spi_transfer *cocci_id/* drivers/spi/spi-tegra20-slink.c 846 */;
	irqreturn_t cocci_id/* drivers/spi/spi-tegra20-slink.c 844 */;
	struct tegra_slink_data *cocci_id/* drivers/spi/spi-tegra20-slink.c 844 */;
	struct spi_message *cocci_id/* drivers/spi/spi-tegra20-slink.c 777 */;
	struct spi_master *cocci_id/* drivers/spi/spi-tegra20-slink.c 776 */;
	const u32 cocci_id/* drivers/spi/spi-tegra20-slink.c 738 */[MAX_CHIP_SELECT];
	u8 cocci_id/* drivers/spi/spi-tegra20-slink.c 681 */;
	struct dma_chan *cocci_id/* drivers/spi/spi-tegra20-slink.c 654 */;
	dma_addr_t cocci_id/* drivers/spi/spi-tegra20-slink.c 653 */;
	u32 *cocci_id/* drivers/spi/spi-tegra20-slink.c 652 */;
	bool cocci_id/* drivers/spi/spi-tegra20-slink.c 650 */;
	struct dma_slave_config cocci_id/* drivers/spi/spi-tegra20-slink.c 600 */;
	struct completion *cocci_id/* drivers/spi/spi-tegra20-slink.c 428 */;
	void *cocci_id/* drivers/spi/spi-tegra20-slink.c 426 */;
	unsigned char *cocci_id/* drivers/spi/spi-tegra20-slink.c 410 */;
	u8 *cocci_id/* drivers/spi/spi-tegra20-slink.c 377 */;
	unsigned int cocci_id/* drivers/spi/spi-tegra20-slink.c 375 */;
	struct spi_device *cocci_id/* drivers/spi/spi-tegra20-slink.c 255 */;
	u32 cocci_id/* drivers/spi/spi-tegra20-slink.c 228 */;
	void cocci_id/* drivers/spi/spi-tegra20-slink.c 226 */;
	int cocci_id/* drivers/spi/spi-tegra20-slink.c 208 */(struct device *dev);
	struct tegra_slink_data {
		struct device *dev;
		struct spi_master *master;
		const struct tegra_slink_chip_data *chip_data;
		spinlock_t lock;
		struct clk *clk;
		struct reset_control *rst;
		void __iomem *base;
		phys_addr_t phys;
		unsigned irq;
		u32 cur_speed;
		struct spi_device *cur_spi;
		unsigned cur_pos;
		unsigned cur_len;
		unsigned words_per_32bit;
		unsigned bytes_per_word;
		unsigned curr_dma_words;
		unsigned cur_direction;
		unsigned cur_rx_pos;
		unsigned cur_tx_pos;
		unsigned dma_buf_size;
		unsigned max_buf_size;
		bool is_curr_dma_xfer;
		struct completion rx_dma_complete;
		struct completion tx_dma_complete;
		u32 tx_status;
		u32 rx_status;
		u32 status_reg;
		bool is_packed;
		u32 packed_size;
		u32 command_reg;
		u32 command2_reg;
		u32 dma_control_reg;
		u32 def_command_reg;
		u32 def_command2_reg;
		struct completion xfer_completion;
		struct spi_transfer *curr_xfer;
		struct dma_chan *rx_dma_chan;
		u32 *rx_dma_buf;
		dma_addr_t rx_dma_phys;
		struct dma_async_tx_descriptor *rx_dma_desc;
		struct dma_chan *tx_dma_chan;
		u32 *tx_dma_buf;
		dma_addr_t tx_dma_phys;
		struct dma_async_tx_descriptor *tx_dma_desc;
	} cocci_id/* drivers/spi/spi-tegra20-slink.c 151 */;
	struct tegra_slink_chip_data {
		bool cs_hold_time;
	} cocci_id/* drivers/spi/spi-tegra20-slink.c 147 */;
	struct platform_driver cocci_id/* drivers/spi/spi-tegra20-slink.c 1236 */;
	struct device *cocci_id/* drivers/spi/spi-tegra20-slink.c 1186 */;
	const struct of_device_id *cocci_id/* drivers/spi/spi-tegra20-slink.c 1012 */;
	const struct tegra_slink_chip_data *cocci_id/* drivers/spi/spi-tegra20-slink.c 1011 */;
	struct resource *cocci_id/* drivers/spi/spi-tegra20-slink.c 1009 */;
	struct platform_device *cocci_id/* drivers/spi/spi-tegra20-slink.c 1005 */;
}
