

================================================================
== Vivado HLS Report for 'mat_to_stream'
================================================================
* Date:           Mon Sep  6 00:44:06 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        ultranet
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 2.916 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   204802|   204802| 1.024 ms | 1.024 ms |  204802|  204802|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |- Loop 1  |   204800|   204800|         2|          1|          1|  204800|    yes   |
        +----------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|       48|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       90|    -|
|Register             |        -|      -|       25|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|       25|      138|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1344|   3008|   869120|   434560|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4032|   9024|  2607360|  1303680|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln47_fu_94_p2                 |     +    |      0|  0|  18|          18|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln47_fu_88_p2                |   icmp   |      0|  0|  20|          18|          17|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  48|          42|          24|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  21|          4|    1|          4|
    |ap_done                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |  15|          3|    1|          3|
    |indvar_flatten_reg_77             |   9|          2|   18|         36|
    |out_V_V_blk_n                     |   9|          2|    1|          2|
    |resize_img_data_stream_0_V_blk_n  |   9|          2|    1|          2|
    |resize_img_data_stream_1_V_blk_n  |   9|          2|    1|          2|
    |resize_img_data_stream_2_V_blk_n  |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  90|         19|   25|         53|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |icmp_ln47_reg_111        |   1|   0|    1|          0|
    |indvar_flatten_reg_77    |  18|   0|   18|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  25|   0|   25|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------+-----+-----+------------+----------------------------+--------------+
|              RTL Ports             | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+------------------------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk                              |  in |    1| ap_ctrl_hs |        mat_to_stream       | return value |
|ap_rst                              |  in |    1| ap_ctrl_hs |        mat_to_stream       | return value |
|ap_start                            |  in |    1| ap_ctrl_hs |        mat_to_stream       | return value |
|ap_done                             | out |    1| ap_ctrl_hs |        mat_to_stream       | return value |
|ap_continue                         |  in |    1| ap_ctrl_hs |        mat_to_stream       | return value |
|ap_idle                             | out |    1| ap_ctrl_hs |        mat_to_stream       | return value |
|ap_ready                            | out |    1| ap_ctrl_hs |        mat_to_stream       | return value |
|resize_img_data_stream_0_V_dout     |  in |    8|   ap_fifo  | resize_img_data_stream_0_V |    pointer   |
|resize_img_data_stream_0_V_empty_n  |  in |    1|   ap_fifo  | resize_img_data_stream_0_V |    pointer   |
|resize_img_data_stream_0_V_read     | out |    1|   ap_fifo  | resize_img_data_stream_0_V |    pointer   |
|resize_img_data_stream_1_V_dout     |  in |    8|   ap_fifo  | resize_img_data_stream_1_V |    pointer   |
|resize_img_data_stream_1_V_empty_n  |  in |    1|   ap_fifo  | resize_img_data_stream_1_V |    pointer   |
|resize_img_data_stream_1_V_read     | out |    1|   ap_fifo  | resize_img_data_stream_1_V |    pointer   |
|resize_img_data_stream_2_V_dout     |  in |    8|   ap_fifo  | resize_img_data_stream_2_V |    pointer   |
|resize_img_data_stream_2_V_empty_n  |  in |    1|   ap_fifo  | resize_img_data_stream_2_V |    pointer   |
|resize_img_data_stream_2_V_read     | out |    1|   ap_fifo  | resize_img_data_stream_2_V |    pointer   |
|out_V_V_din                         | out |   24|   ap_fifo  |           out_V_V          |    pointer   |
|out_V_V_full_n                      |  in |    1|   ap_fifo  |           out_V_V          |    pointer   |
|out_V_V_write                       | out |    1|   ap_fifo  |           out_V_V          |    pointer   |
+------------------------------------+-----+-----+------------+----------------------------+--------------+

