{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 21 00:33:45 2013 " "Info: Processing started: Thu Nov 21 00:33:45 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off skeleton -c skeleton --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off skeleton -c skeleton --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 5 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "reset " "Info: Assuming node \"reset\" is an undefined clock" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reset" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1395 " "Warning: Found 1395 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~1 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~1\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~8 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~8\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~3 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~3\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~11 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~11\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~12 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~12\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~0 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~0\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~2 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~2\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~6 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~6\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~13 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~13\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~4 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~4\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~10 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~10\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~9 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~9\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~7 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~7\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ctrl_out_fd " "Info: Detected gated clock \"ctrl_out_fd\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 231 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ctrl_out_fd" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:14:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:14:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:14:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:3:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:3:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:3:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:10:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:10:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:10:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:16:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:16:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:16:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:17:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:17:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:17:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:16:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:16:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:16:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:17:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:17:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:17:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:3:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:3:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:3:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:10:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:10:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:10:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:10:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:10:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:10:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:3:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:3:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:3:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:14:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:14:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:14:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:16:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:16:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:16:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:17:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:17:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:17:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:17:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:17:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:17:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:16:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:16:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:16:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:10:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:10:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:10:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:3:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:3:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:3:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:16:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:16:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:16:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:17:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:17:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:17:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:14:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:14:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:14:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:3:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:3:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:3:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:10:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:10:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:10:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:11:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:11:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:11:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:15:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:15:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:15:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:7:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:7:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:7:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~114 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~114\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~114" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:30:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:30:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:30:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:31:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:31:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:31:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:22:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:22:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:22:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~112 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~112\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~112" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:23:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:23:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:23:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~108 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~108\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~108" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:18:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:18:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:18:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:19:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:19:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:19:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:27:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:27:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:27:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~110 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~110\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~110" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:26:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:26:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:26:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~104 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~104\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~104" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~106 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~106\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~106" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~167 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~167\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~167" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~166 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~166\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~166" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~102 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~102\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~102" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:24:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:24:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:24:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:25:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:25:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:25:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~94 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~94\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~94" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:19:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:19:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:19:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:18:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:18:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:18:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:27:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:27:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:27:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:26:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:26:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:26:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~96 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~96\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~96" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:30:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:30:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:30:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~100 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~100\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~100" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:31:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:31:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:31:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:23:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:23:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:23:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:22:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:22:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:22:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~98 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~98\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~98" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~156 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~156\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~156" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~157 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~157\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~157" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~88 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~88\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~88" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:24:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:24:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:24:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:25:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:25:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:25:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:29:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:29:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:29:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~92 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~92\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~92" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:28:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:28:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:28:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~90 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~90\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~90" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:14:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:14:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:14:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:11:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:11:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:11:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:5:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:5:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:5:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:12:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:12:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:12:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:21:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:21:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:21:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:20:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:20:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:20:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:8:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:8:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:8:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:11:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:11:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:11:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:15:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:15:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:15:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:7:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:7:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:7:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:27:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:27:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:27:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:26:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:26:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:26:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~82 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~82\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~82" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~80 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~80\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~80" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:18:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:18:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:18:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:19:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:19:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:19:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:31:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:31:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:31:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:30:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:30:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:30:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~86 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~86\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~86" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:22:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:22:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:22:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~84 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~84\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~84" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:23:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:23:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:23:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:25:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:25:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:25:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:24:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:24:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:24:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~74 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~74\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~74" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~146 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~146\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~146" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~147 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~147\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~147" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~76 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~76\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~76" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~78 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~78\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~78" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:22:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:22:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:22:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~70 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~70\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~70" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:23:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:23:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:23:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:31:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:31:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:31:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:30:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:30:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:30:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~72 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~72\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~72" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:27:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:27:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:27:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:26:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:26:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:26:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~68 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~68\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~68" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:19:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:19:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:19:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~66 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~66\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~66" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:18:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:18:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:18:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:28:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:28:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:28:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~64 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~64\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~64" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:29:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:29:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:29:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~62 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~62\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~62" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:25:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:25:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:25:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:24:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:24:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:24:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~60 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~60\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~60" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~137 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~137\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~137" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~136 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~136\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~136" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:5:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:5:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:5:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:12:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:12:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:12:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:21:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:21:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:21:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:20:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:20:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:20:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:8:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:8:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:8:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:11:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:11:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:11:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:14:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:14:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:14:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:15:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:15:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:15:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:7:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:7:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:7:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:11:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:11:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:11:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~50 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~50\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~50" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~48 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~48\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~48" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:25:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:25:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:25:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:24:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:24:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:24:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~46 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~46\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~46" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~127 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~127\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~127" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~126 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~126\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~126" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:30:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:30:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:30:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:31:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:31:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:31:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~58 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~58\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~58" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:22:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:22:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:22:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:23:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:23:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:23:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~56 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~56\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~56" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:19:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:19:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:19:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~52 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~52\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~52" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:18:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:18:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:18:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~54 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~54\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~54" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:26:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:26:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:26:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:27:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:27:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:27:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~42 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~42\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~42" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~44 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~44\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~44" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~38 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~38\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~38" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~40 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~40\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~40" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~32 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~32\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~32" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~117 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~117\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~117" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~116 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~116\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~116" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~34 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~34\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~34" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~36 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~36\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~36" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "comb~9 " "Info: Detected gated clock \"comb~9\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "comb~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "comb~10 " "Info: Detected gated clock \"comb~10\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "comb~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:8:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:8:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:8:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:21:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:21:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:21:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:29:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:29:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:29:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~115 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~115\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~115" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~113 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~113\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~113" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~109 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~109\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~109" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~111 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~111\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~111" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~105 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~105\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~105" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~107 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~107\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~107" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~168 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~168\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~168" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~103 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~103\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~103" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~95 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~95\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~95" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~97 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~97\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~97" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~101 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~101\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~101" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~99 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~99\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~99" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~158 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~158\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~158" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~89 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~89\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~89" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~93 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~93\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~93" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~91 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~91\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~91" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:15:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:15:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:15:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:7:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:7:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:7:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:13:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:13:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:13:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:9:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:9:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:9:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:1:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:1:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:1:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:8:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:8:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:8:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:29:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:29:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:29:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:21:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:21:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:21:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~83 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~83\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~83" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~81 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~81\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~81" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~87 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~87\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~87" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~85 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~85\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~85" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~75 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~75\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~75" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~148 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~148\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~148" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~77 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~77\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~77" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~79 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~79\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~79" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~71 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~71\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~71" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~73 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~73\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~73" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~69 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~69\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~69" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~67 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~67\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~67" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~65 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~65\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~65" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~63 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~63\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~63" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~61 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~61\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~61" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~138 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~138\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~138" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:13:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:13:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:13:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:1:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:1:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:1:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:9:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:9:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:9:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:15:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:15:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:15:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:7:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:7:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:7:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:8:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:8:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:8:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:21:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:21:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:21:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:29:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:29:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:29:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~51 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~51\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~51" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~49 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~49\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~49" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~47 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~47\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~47" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~128 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~128\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~128" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~59 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~59\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~59" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~57 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~57\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~57" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~53 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~53\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~53" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~55 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~55\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~55" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~43 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~43\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~43" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~45 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~45\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~45" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~39 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~39\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~39" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~41 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~41\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~41" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~33 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~33\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~33" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~118 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~118\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~118" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~35 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~35\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~35" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~37 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~37\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~37" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "comb~8 " "Info: Detected gated clock \"comb~8\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "comb~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:9:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:9:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:9:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:1:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:1:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:1:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:6:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:6:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:6:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:5:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:5:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:5:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:12:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:12:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:12:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:28:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:28:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:28:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:20:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:20:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:20:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~173 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~173\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~173" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~172 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~172\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~172" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~170 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~170\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~170" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~169 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~169\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~169" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~162 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~162\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~162" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~163 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~163\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~163" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~159 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~159\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~159" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~160 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~160\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~160" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:6:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:6:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:6:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:6:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:6:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:6:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:9:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:9:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:9:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:1:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:1:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:1:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:28:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:28:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:28:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:20:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:20:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:20:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:5:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:5:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:5:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:12:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:12:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:12:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~152 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~152\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~152" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~153 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~153\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~153" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~149 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~149\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~149" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~150 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~150\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~150" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~143 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~143\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~143" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~142 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~142\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~142" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~140 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~140\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~140" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~139 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~139\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~139" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:6:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:6:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:6:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:1:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:1:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:1:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:9:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:9:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:9:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:6:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:6:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:6:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:12:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:12:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:12:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:5:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:5:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:5:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:28:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:28:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:28:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:20:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:20:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:20:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~130 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~130\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~130" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~129 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~129\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~129" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~133 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~133\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~133" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~132 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~132\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~132" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~123 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~123\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~123" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~122 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~122\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~122" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~119 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~119\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~119" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~120 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~120\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~120" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ctrl_out_fd~3 " "Info: Detected gated clock \"ctrl_out_fd~3\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 231 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ctrl_out_fd~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "comb~11 " "Info: Detected gated clock \"comb~11\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "comb~11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regFile_rA~74 " "Info: Detected gated clock \"regFile_rA~74\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 184 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regFile_rA~74" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:13:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:13:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:13:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~174 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~174\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~174" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~171 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~171\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~171" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~164 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~164\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~164" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~161 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~161\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~161" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:4:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:4:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:4:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:13:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:13:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:13:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~154 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~154\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~154" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~151 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~151\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~151" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~144 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~144\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~144" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~141 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~141\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~141" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:4:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:4:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:4:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:13:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:13:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:13:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~131 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~131\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~131" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~134 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~134\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~134" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~124 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~124\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~124" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~121 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~121\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~121" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ctrl_jr_fd~3 " "Info: Detected gated clock \"ctrl_jr_fd~3\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 218 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ctrl_jr_fd~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regFile_rA~73 " "Info: Detected gated clock \"regFile_rA~73\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 184 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regFile_rA~73" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regFile_rA~75 " "Info: Detected gated clock \"regFile_rA~75\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 184 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regFile_rA~75" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:4:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:4:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:4:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~175 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~175\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~175" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~165 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~165\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~165" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:4:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:4:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:4:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~155 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~155\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~155" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~145 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~145\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~145" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:4:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:4:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:4:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~135 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~135\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~135" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "addr_eq:rsFD_eq_rdXM\|equal~5 " "Info: Detected gated clock \"addr_eq:rsFD_eq_rdXM\|equal~5\" as buffer" {  } { { "addr_eq.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/addr_eq.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "addr_eq:rsFD_eq_rdXM\|equal~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regFile_rA~77 " "Info: Detected gated clock \"regFile_rA~77\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 184 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regFile_rA~77" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regFile_rA~76 " "Info: Detected gated clock \"regFile_rA~76\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 184 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regFile_rA~76" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~125 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~125\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~125" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:31:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:31:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:31:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:23:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:23:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:23:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:27:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:27:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:27:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:26:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:26:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:26:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:16:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:16:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:16:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:17:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:17:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:17:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regFile_rA~2 " "Info: Detected gated clock \"regFile_rA~2\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 184 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regFile_rA~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regFile_in\[5\] " "Info: Detected gated clock \"regFile_in\[5\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 168 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regFile_in\[5\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regFile_rA~29 " "Info: Detected gated clock \"regFile_rA~29\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 184 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regFile_rA~29" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regFile_rA~30 " "Info: Detected gated clock \"regFile_rA~30\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 184 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regFile_rA~30" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regFile_in\[4\] " "Info: Detected gated clock \"regFile_in\[4\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 168 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regFile_in\[4\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regFile_in\[3\] " "Info: Detected gated clock \"regFile_in\[3\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 168 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regFile_in\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regFile_rA~31 " "Info: Detected gated clock \"regFile_rA~31\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 184 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regFile_rA~31" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regFile_rA~32 " "Info: Detected gated clock \"regFile_rA~32\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 184 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regFile_rA~32" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regFile_in\[2\] " "Info: Detected gated clock \"regFile_in\[2\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 168 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regFile_in\[2\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regFile_in\[1\] " "Info: Detected gated clock \"regFile_in\[1\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 168 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regFile_in\[1\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:Alatch_DX\|razor_dflipflop:\\G1:28:d\|output " "Info: Detected ripple clock \"razor_latch:Alatch_DX\|razor_dflipflop:\\G1:28:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:Alatch_DX\|razor_dflipflop:\\G1:28:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:Alatch_DX\|razor_dflipflop:\\G1:12:d\|output " "Info: Detected ripple clock \"razor_latch:Alatch_DX\|razor_dflipflop:\\G1:12:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:Alatch_DX\|razor_dflipflop:\\G1:12:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:Olatch_XM\|razor_dflipflop:\\G1:12:d\|output " "Info: Detected ripple clock \"razor_latch:Olatch_XM\|razor_dflipflop:\\G1:12:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:Olatch_XM\|razor_dflipflop:\\G1:12:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:Alatch_DX\|razor_dflipflop:\\G1:20:d\|output " "Info: Detected ripple clock \"razor_latch:Alatch_DX\|razor_dflipflop:\\G1:20:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:Alatch_DX\|razor_dflipflop:\\G1:20:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:Olatch_XM\|razor_dflipflop:\\G1:20:d\|output " "Info: Detected ripple clock \"razor_latch:Olatch_XM\|razor_dflipflop:\\G1:20:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:Olatch_XM\|razor_dflipflop:\\G1:20:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:Olatch_XM\|razor_dflipflop:\\G1:16:d\|output " "Info: Detected ripple clock \"razor_latch:Olatch_XM\|razor_dflipflop:\\G1:16:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:Olatch_XM\|razor_dflipflop:\\G1:16:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:Alatch_DX\|razor_dflipflop:\\G1:16:d\|output " "Info: Detected ripple clock \"razor_latch:Alatch_DX\|razor_dflipflop:\\G1:16:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:Alatch_DX\|razor_dflipflop:\\G1:16:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:Alatch_DX\|razor_dflipflop:\\G1:24:d\|output " "Info: Detected ripple clock \"razor_latch:Alatch_DX\|razor_dflipflop:\\G1:24:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:Alatch_DX\|razor_dflipflop:\\G1:24:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:Alatch_DX\|razor_dflipflop:\\G1:21:d\|output " "Info: Detected ripple clock \"razor_latch:Alatch_DX\|razor_dflipflop:\\G1:21:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:Alatch_DX\|razor_dflipflop:\\G1:21:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:Alatch_DX\|razor_dflipflop:\\G1:13:d\|output " "Info: Detected ripple clock \"razor_latch:Alatch_DX\|razor_dflipflop:\\G1:13:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:Alatch_DX\|razor_dflipflop:\\G1:13:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:Olatch_XM\|razor_dflipflop:\\G1:13:d\|output " "Info: Detected ripple clock \"razor_latch:Olatch_XM\|razor_dflipflop:\\G1:13:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:Olatch_XM\|razor_dflipflop:\\G1:13:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:Alatch_DX\|razor_dflipflop:\\G1:29:d\|output " "Info: Detected ripple clock \"razor_latch:Alatch_DX\|razor_dflipflop:\\G1:29:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:Alatch_DX\|razor_dflipflop:\\G1:29:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:Alatch_DX\|razor_dflipflop:\\G1:17:d\|output " "Info: Detected ripple clock \"razor_latch:Alatch_DX\|razor_dflipflop:\\G1:17:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:Alatch_DX\|razor_dflipflop:\\G1:17:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:Alatch_DX\|razor_dflipflop:\\G1:25:d\|output " "Info: Detected ripple clock \"razor_latch:Alatch_DX\|razor_dflipflop:\\G1:25:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:Alatch_DX\|razor_dflipflop:\\G1:25:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regFile_rA~34 " "Info: Detected gated clock \"regFile_rA~34\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 184 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regFile_rA~34" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:30:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:30:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:30:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:22:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:22:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:22:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:19:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:19:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:19:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:18:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:18:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:18:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:10:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:10:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:10:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:3:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:3:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:3:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:24:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:24:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:24:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:25:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:25:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:25:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:29:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:29:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:29:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:28:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:28:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:28:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:Alatch_DX\|razor_dflipflop:\\G1:18:d\|output " "Info: Detected ripple clock \"razor_latch:Alatch_DX\|razor_dflipflop:\\G1:18:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:Alatch_DX\|razor_dflipflop:\\G1:18:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:Olatch_XM\|razor_dflipflop:\\G1:18:d\|output " "Info: Detected ripple clock \"razor_latch:Olatch_XM\|razor_dflipflop:\\G1:18:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:Olatch_XM\|razor_dflipflop:\\G1:18:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:Alatch_DX\|razor_dflipflop:\\G1:26:d\|output " "Info: Detected ripple clock \"razor_latch:Alatch_DX\|razor_dflipflop:\\G1:26:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:Alatch_DX\|razor_dflipflop:\\G1:26:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:Olatch_XM\|razor_dflipflop:\\G1:22:d\|output " "Info: Detected ripple clock \"razor_latch:Olatch_XM\|razor_dflipflop:\\G1:22:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:Olatch_XM\|razor_dflipflop:\\G1:22:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:Alatch_DX\|razor_dflipflop:\\G1:22:d\|output " "Info: Detected ripple clock \"razor_latch:Alatch_DX\|razor_dflipflop:\\G1:22:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:Alatch_DX\|razor_dflipflop:\\G1:22:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:Alatch_DX\|razor_dflipflop:\\G1:30:d\|output " "Info: Detected ripple clock \"razor_latch:Alatch_DX\|razor_dflipflop:\\G1:30:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:Alatch_DX\|razor_dflipflop:\\G1:30:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:Alatch_DX\|razor_dflipflop:\\G1:14:d\|output " "Info: Detected ripple clock \"razor_latch:Alatch_DX\|razor_dflipflop:\\G1:14:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:Alatch_DX\|razor_dflipflop:\\G1:14:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:Olatch_XM\|razor_dflipflop:\\G1:14:d\|output " "Info: Detected ripple clock \"razor_latch:Olatch_XM\|razor_dflipflop:\\G1:14:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:Olatch_XM\|razor_dflipflop:\\G1:14:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:Alatch_DX\|razor_dflipflop:\\G1:19:d\|output " "Info: Detected ripple clock \"razor_latch:Alatch_DX\|razor_dflipflop:\\G1:19:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:Alatch_DX\|razor_dflipflop:\\G1:19:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:Olatch_XM\|razor_dflipflop:\\G1:19:d\|output " "Info: Detected ripple clock \"razor_latch:Olatch_XM\|razor_dflipflop:\\G1:19:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:Olatch_XM\|razor_dflipflop:\\G1:19:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:Alatch_DX\|razor_dflipflop:\\G1:27:d\|output " "Info: Detected ripple clock \"razor_latch:Alatch_DX\|razor_dflipflop:\\G1:27:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:Alatch_DX\|razor_dflipflop:\\G1:27:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:Alatch_DX\|razor_dflipflop:\\G1:23:d\|output " "Info: Detected ripple clock \"razor_latch:Alatch_DX\|razor_dflipflop:\\G1:23:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:Alatch_DX\|razor_dflipflop:\\G1:23:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:Alatch_DX\|razor_dflipflop:\\G1:31:d\|output " "Info: Detected ripple clock \"razor_latch:Alatch_DX\|razor_dflipflop:\\G1:31:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:Alatch_DX\|razor_dflipflop:\\G1:31:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:Olatch_XM\|razor_dflipflop:\\G1:31:d\|output " "Info: Detected ripple clock \"razor_latch:Olatch_XM\|razor_dflipflop:\\G1:31:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:Olatch_XM\|razor_dflipflop:\\G1:31:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:Alatch_DX\|razor_dflipflop:\\G1:15:d\|output " "Info: Detected ripple clock \"razor_latch:Alatch_DX\|razor_dflipflop:\\G1:15:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:Alatch_DX\|razor_dflipflop:\\G1:15:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regFile_rA~63 " "Info: Detected gated clock \"regFile_rA~63\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 184 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regFile_rA~63" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regFile_rA~64 " "Info: Detected gated clock \"regFile_rA~64\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 184 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regFile_rA~64" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regFile_rA~65 " "Info: Detected gated clock \"regFile_rA~65\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 184 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regFile_rA~65" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regFile_rA~66 " "Info: Detected gated clock \"regFile_rA~66\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 184 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regFile_rA~66" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regFile_rA~67 " "Info: Detected gated clock \"regFile_rA~67\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 184 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regFile_rA~67" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:Olatch_XM\|razor_dflipflop:\\G1:24:d\|output " "Info: Detected ripple clock \"razor_latch:Olatch_XM\|razor_dflipflop:\\G1:24:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:Olatch_XM\|razor_dflipflop:\\G1:24:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:Olatch_XM\|razor_dflipflop:\\G1:27:d\|output " "Info: Detected ripple clock \"razor_latch:Olatch_XM\|razor_dflipflop:\\G1:27:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:Olatch_XM\|razor_dflipflop:\\G1:27:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:Olatch_XM\|razor_dflipflop:\\G1:15:d\|output " "Info: Detected ripple clock \"razor_latch:Olatch_XM\|razor_dflipflop:\\G1:15:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:Olatch_XM\|razor_dflipflop:\\G1:15:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:Olatch_XM\|razor_dflipflop:\\G1:17:d\|output " "Info: Detected ripple clock \"razor_latch:Olatch_XM\|razor_dflipflop:\\G1:17:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:Olatch_XM\|razor_dflipflop:\\G1:17:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:Olatch_XM\|razor_dflipflop:\\G1:21:d\|output " "Info: Detected ripple clock \"razor_latch:Olatch_XM\|razor_dflipflop:\\G1:21:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:Olatch_XM\|razor_dflipflop:\\G1:21:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:Olatch_XM\|razor_dflipflop:\\G1:23:d\|output " "Info: Detected ripple clock \"razor_latch:Olatch_XM\|razor_dflipflop:\\G1:23:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:Olatch_XM\|razor_dflipflop:\\G1:23:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~9 " "Info: Detected gated clock \"alu_a_in~9\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_address_reg11 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 624 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_address_reg10 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 624 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_address_reg9 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 624 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_address_reg8 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 624 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_address_reg7 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 624 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_address_reg6 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 624 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_address_reg5 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 624 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_address_reg4 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 624 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_address_reg3 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 624 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_address_reg2 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 624 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_address_reg1 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 624 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_address_reg0 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 624 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_we_reg " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_we_reg\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 624 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_we_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[28\] " "Info: Detected gated clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[28\]\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 32 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[28\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_address_reg11 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 288 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_address_reg10 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 288 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_address_reg9 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 288 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_address_reg8 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 288 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_address_reg7 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 288 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_address_reg6 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 288 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_address_reg5 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 288 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_address_reg4 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 288 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_address_reg3 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 288 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_address_reg2 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 288 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_address_reg1 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 288 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_address_reg0 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 288 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_we_reg " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_we_reg\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 288 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_we_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[12\] " "Info: Detected gated clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[12\]\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 32 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[12\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~25 " "Info: Detected gated clock \"alu_a_in~25\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~25" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_address_reg11 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 456 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_address_reg10 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 456 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_address_reg9 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 456 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_address_reg8 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 456 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_address_reg7 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 456 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_address_reg6 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 456 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_address_reg5 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 456 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_address_reg4 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 456 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_address_reg3 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 456 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_address_reg2 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 456 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_address_reg1 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 456 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_address_reg0 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 456 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_we_reg " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_we_reg\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 456 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_we_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[20\] " "Info: Detected gated clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[20\]\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 32 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[20\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~17 " "Info: Detected gated clock \"alu_a_in~17\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~21 " "Info: Detected gated clock \"alu_a_in~21\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~21" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_address_reg11 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 372 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_address_reg10 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 372 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_address_reg9 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 372 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_address_reg8 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 372 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_address_reg7 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 372 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_address_reg6 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 372 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_address_reg5 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 372 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_address_reg4 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 372 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_address_reg3 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 372 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_address_reg2 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 372 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_address_reg1 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 372 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_address_reg0 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 372 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_we_reg " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_we_reg\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 372 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_we_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[16\] " "Info: Detected gated clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[16\]\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 32 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[16\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~13 " "Info: Detected gated clock \"alu_a_in~13\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_address_reg11 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 540 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_address_reg10 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 540 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_address_reg9 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 540 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_address_reg8 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 540 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_address_reg7 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 540 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_address_reg6 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 540 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_address_reg5 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 540 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_address_reg4 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 540 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_address_reg3 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 540 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_address_reg2 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 540 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_address_reg1 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 540 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_address_reg0 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 540 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_we_reg " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_we_reg\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 540 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_we_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[24\] " "Info: Detected gated clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[24\]\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 32 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[24\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~16 " "Info: Detected gated clock \"alu_a_in~16\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~16" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_address_reg11 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 477 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_address_reg10 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 477 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_address_reg9 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 477 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_address_reg8 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 477 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_address_reg7 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 477 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_address_reg6 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 477 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_address_reg5 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 477 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_address_reg4 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 477 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_address_reg3 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 477 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_address_reg2 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 477 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_address_reg1 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 477 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_address_reg0 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 477 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_we_reg " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_we_reg\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 477 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_we_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[21\] " "Info: Detected gated clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[21\]\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 32 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[21\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_address_reg11 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 309 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_address_reg10 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 309 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_address_reg9 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 309 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_address_reg8 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 309 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_address_reg7 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 309 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_address_reg6 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 309 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_address_reg5 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 309 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_address_reg4 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 309 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_address_reg3 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 309 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_address_reg2 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 309 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_address_reg1 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 309 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_address_reg0 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 309 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_we_reg " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_we_reg\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 309 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_we_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[13\] " "Info: Detected gated clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[13\]\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 32 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[13\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~24 " "Info: Detected gated clock \"alu_a_in~24\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~24" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_address_reg11 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 645 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_address_reg10 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 645 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_address_reg9 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 645 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_address_reg8 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 645 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_address_reg7 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 645 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_address_reg6 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 645 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_address_reg5 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 645 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_address_reg4 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 645 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_address_reg3 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 645 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_address_reg2 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 645 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_address_reg1 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 645 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_address_reg0 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 645 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_we_reg " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_we_reg\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 645 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_we_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[29\] " "Info: Detected gated clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[29\]\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 32 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[29\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~8 " "Info: Detected gated clock \"alu_a_in~8\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_address_reg11 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 393 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_address_reg10 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 393 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_address_reg9 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 393 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_address_reg8 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 393 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_address_reg7 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 393 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_address_reg6 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 393 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_address_reg5 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 393 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_address_reg4 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 393 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_address_reg3 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 393 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_address_reg2 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 393 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_address_reg1 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 393 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_address_reg0 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 393 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_we_reg " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_we_reg\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 393 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_we_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[17\] " "Info: Detected gated clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[17\]\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 32 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[17\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~20 " "Info: Detected gated clock \"alu_a_in~20\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~20" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~12 " "Info: Detected gated clock \"alu_a_in~12\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_address_reg11 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 561 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_address_reg10 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 561 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_address_reg9 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 561 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_address_reg8 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 561 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_address_reg7 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 561 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_address_reg6 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 561 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_address_reg5 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 561 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_address_reg4 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 561 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_address_reg3 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 561 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_address_reg2 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 561 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_address_reg1 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 561 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_address_reg0 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 561 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_we_reg " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_we_reg\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 561 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_we_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[25\] " "Info: Detected gated clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[25\]\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 32 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[25\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regFile_rA~68 " "Info: Detected gated clock \"regFile_rA~68\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 184 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regFile_rA~68" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:14:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:14:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:14:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:11:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:11:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:11:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:8:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:8:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:8:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:12:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:12:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:12:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:5:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:5:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:5:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:21:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:21:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:21:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:20:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:20:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:20:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_address_reg11 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 414 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_address_reg10 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 414 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_address_reg9 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 414 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_address_reg8 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 414 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_address_reg7 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 414 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_address_reg6 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 414 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_address_reg5 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 414 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_address_reg4 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 414 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_address_reg3 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 414 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_address_reg2 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 414 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_address_reg1 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 414 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_address_reg0 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 414 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_we_reg " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_we_reg\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 414 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_we_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[18\] " "Info: Detected gated clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[18\]\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 32 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[18\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~19 " "Info: Detected gated clock \"alu_a_in~19\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~19" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~11 " "Info: Detected gated clock \"alu_a_in~11\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_address_reg11 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 582 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_address_reg10 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 582 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_address_reg9 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 582 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_address_reg8 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 582 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_address_reg7 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 582 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_address_reg6 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 582 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_address_reg5 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 582 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_address_reg4 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 582 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_address_reg3 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 582 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_address_reg2 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 582 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_address_reg1 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 582 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_address_reg0 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 582 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_we_reg " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_we_reg\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 582 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_we_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[26\] " "Info: Detected gated clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[26\]\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 32 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[26\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~15 " "Info: Detected gated clock \"alu_a_in~15\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_address_reg11 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 498 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_address_reg10 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 498 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_address_reg9 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 498 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_address_reg8 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 498 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_address_reg7 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 498 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_address_reg6 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 498 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_address_reg5 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 498 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_address_reg4 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 498 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_address_reg3 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 498 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_address_reg2 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 498 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_address_reg1 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 498 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_address_reg0 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 498 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_we_reg " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_we_reg\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 498 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_we_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[22\] " "Info: Detected gated clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[22\]\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 32 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[22\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~7 " "Info: Detected gated clock \"alu_a_in~7\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_address_reg11 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 666 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_address_reg10 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 666 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_address_reg9 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 666 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_address_reg8 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 666 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_address_reg7 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 666 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_address_reg6 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 666 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_address_reg5 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 666 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_address_reg4 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 666 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_address_reg3 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 666 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_address_reg2 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 666 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_address_reg1 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 666 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_address_reg0 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 666 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_we_reg " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_we_reg\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 666 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_we_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[30\] " "Info: Detected gated clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[30\]\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 32 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[30\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_address_reg11 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 330 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_address_reg10 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 330 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_address_reg9 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 330 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_address_reg8 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 330 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_address_reg7 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 330 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_address_reg6 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 330 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_address_reg5 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 330 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_address_reg4 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 330 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_address_reg3 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 330 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_address_reg2 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 330 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_address_reg1 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 330 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_address_reg0 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 330 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_we_reg " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_we_reg\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 330 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_we_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[14\] " "Info: Detected gated clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[14\]\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 32 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[14\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~23 " "Info: Detected gated clock \"alu_a_in~23\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~23" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_address_reg11 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 435 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_address_reg10 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 435 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_address_reg9 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 435 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_address_reg8 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 435 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_address_reg7 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 435 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_address_reg6 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 435 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_address_reg5 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 435 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_address_reg4 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 435 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_address_reg3 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 435 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_address_reg2 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 435 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_address_reg1 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 435 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_address_reg0 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 435 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_we_reg " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_we_reg\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 435 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_we_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[19\] " "Info: Detected gated clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[19\]\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 32 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[19\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~18 " "Info: Detected gated clock \"alu_a_in~18\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~10 " "Info: Detected gated clock \"alu_a_in~10\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_address_reg11 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 603 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_address_reg10 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 603 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_address_reg9 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 603 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_address_reg8 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 603 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_address_reg7 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 603 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_address_reg6 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 603 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_address_reg5 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 603 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_address_reg4 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 603 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_address_reg3 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 603 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_address_reg2 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 603 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_address_reg1 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 603 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_address_reg0 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 603 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_we_reg " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_we_reg\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 603 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_we_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[27\] " "Info: Detected gated clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[27\]\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 32 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[27\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_address_reg11 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 519 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_address_reg10 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 519 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_address_reg9 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 519 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_address_reg8 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 519 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_address_reg7 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 519 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_address_reg6 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 519 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_address_reg5 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 519 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_address_reg4 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 519 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_address_reg3 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 519 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_address_reg2 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 519 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_address_reg1 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 519 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_address_reg0 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 519 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_we_reg " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_we_reg\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 519 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_we_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[23\] " "Info: Detected gated clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[23\]\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 32 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[23\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~14 " "Info: Detected gated clock \"alu_a_in~14\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~6 " "Info: Detected gated clock \"alu_a_in~6\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_address_reg11 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 687 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_address_reg10 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 687 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_address_reg9 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 687 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_address_reg8 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 687 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_address_reg7 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 687 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_address_reg6 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 687 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_address_reg5 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 687 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_address_reg4 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 687 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_address_reg3 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 687 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_address_reg2 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 687 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_address_reg1 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 687 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_address_reg0 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 687 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_we_reg " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_we_reg\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 687 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_we_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[31\] " "Info: Detected gated clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[31\]\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 32 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[31\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~22 " "Info: Detected gated clock \"alu_a_in~22\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~22" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg11 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 351 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg10 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 351 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg9 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 351 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg8 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 351 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg7 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 351 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg6 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 351 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg5 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 351 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg4 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 351 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg3 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 351 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg2 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 351 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg1 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 351 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg0 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 351 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_we_reg " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_we_reg\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 351 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_we_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[15\] " "Info: Detected gated clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[15\]\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 32 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[15\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:Olatch_XM\|razor_dflipflop:\\G1:28:d\|output " "Info: Detected ripple clock \"razor_latch:Olatch_XM\|razor_dflipflop:\\G1:28:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:Olatch_XM\|razor_dflipflop:\\G1:28:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:Olatch_XM\|razor_dflipflop:\\G1:29:d\|output " "Info: Detected ripple clock \"razor_latch:Olatch_XM\|razor_dflipflop:\\G1:29:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:Olatch_XM\|razor_dflipflop:\\G1:29:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:Olatch_XM\|razor_dflipflop:\\G1:25:d\|output " "Info: Detected ripple clock \"razor_latch:Olatch_XM\|razor_dflipflop:\\G1:25:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:Olatch_XM\|razor_dflipflop:\\G1:25:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:Olatch_XM\|razor_dflipflop:\\G1:26:d\|output " "Info: Detected ripple clock \"razor_latch:Olatch_XM\|razor_dflipflop:\\G1:26:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:Olatch_XM\|razor_dflipflop:\\G1:26:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:Olatch_MW\|razor_dflipflop:\\G1:28:d\|output " "Info: Detected ripple clock \"razor_latch:Olatch_MW\|razor_dflipflop:\\G1:28:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:Olatch_MW\|razor_dflipflop:\\G1:28:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~43 " "Info: Detected gated clock \"alu_a_in~43\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~43" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~59 " "Info: Detected gated clock \"alu_a_in~59\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~59" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:Olatch_MW\|razor_dflipflop:\\G1:12:d\|output " "Info: Detected ripple clock \"razor_latch:Olatch_MW\|razor_dflipflop:\\G1:12:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:Olatch_MW\|razor_dflipflop:\\G1:12:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~51 " "Info: Detected gated clock \"alu_a_in~51\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~51" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:Olatch_MW\|razor_dflipflop:\\G1:20:d\|output " "Info: Detected ripple clock \"razor_latch:Olatch_MW\|razor_dflipflop:\\G1:20:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:Olatch_MW\|razor_dflipflop:\\G1:20:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:Olatch_MW\|razor_dflipflop:\\G1:16:d\|output " "Info: Detected ripple clock \"razor_latch:Olatch_MW\|razor_dflipflop:\\G1:16:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:Olatch_MW\|razor_dflipflop:\\G1:16:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~55 " "Info: Detected gated clock \"alu_a_in~55\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~55" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:Olatch_MW\|razor_dflipflop:\\G1:24:d\|output " "Info: Detected ripple clock \"razor_latch:Olatch_MW\|razor_dflipflop:\\G1:24:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:Olatch_MW\|razor_dflipflop:\\G1:24:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~47 " "Info: Detected gated clock \"alu_a_in~47\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~47" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~50 " "Info: Detected gated clock \"alu_a_in~50\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~50" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:Olatch_MW\|razor_dflipflop:\\G1:21:d\|output " "Info: Detected ripple clock \"razor_latch:Olatch_MW\|razor_dflipflop:\\G1:21:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:Olatch_MW\|razor_dflipflop:\\G1:21:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~58 " "Info: Detected gated clock \"alu_a_in~58\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~58" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:Olatch_MW\|razor_dflipflop:\\G1:13:d\|output " "Info: Detected ripple clock \"razor_latch:Olatch_MW\|razor_dflipflop:\\G1:13:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:Olatch_MW\|razor_dflipflop:\\G1:13:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:Olatch_MW\|razor_dflipflop:\\G1:29:d\|output " "Info: Detected ripple clock \"razor_latch:Olatch_MW\|razor_dflipflop:\\G1:29:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:Olatch_MW\|razor_dflipflop:\\G1:29:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~42 " "Info: Detected gated clock \"alu_a_in~42\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~42" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~54 " "Info: Detected gated clock \"alu_a_in~54\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~54" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:Olatch_MW\|razor_dflipflop:\\G1:17:d\|output " "Info: Detected ripple clock \"razor_latch:Olatch_MW\|razor_dflipflop:\\G1:17:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:Olatch_MW\|razor_dflipflop:\\G1:17:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:Olatch_MW\|razor_dflipflop:\\G1:25:d\|output " "Info: Detected ripple clock \"razor_latch:Olatch_MW\|razor_dflipflop:\\G1:25:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:Olatch_MW\|razor_dflipflop:\\G1:25:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~46 " "Info: Detected gated clock \"alu_a_in~46\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~46" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~75 " "Info: Detected gated clock \"alu_a_in~75\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~75" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~76 " "Info: Detected gated clock \"alu_a_in~76\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~76" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ctrl_R_dx~4 " "Info: Detected gated clock \"ctrl_R_dx~4\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 232 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ctrl_R_dx~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ctrl_R_dx~3 " "Info: Detected gated clock \"ctrl_R_dx~3\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 232 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ctrl_R_dx~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_b_in~107 " "Info: Detected gated clock \"alu_b_in~107\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 175 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_b_in~107" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_b_in~108 " "Info: Detected gated clock \"alu_b_in~108\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 175 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_b_in~108" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_b_in~109 " "Info: Detected gated clock \"alu_b_in~109\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 175 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_b_in~109" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:15:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:15:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:15:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:7:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:7:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:7:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:9:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:9:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:9:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:1:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:1:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:1:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:13:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:13:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:13:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:IRlatch_XM\|razor_dflipflop:\\G1:26:d\|output " "Info: Detected ripple clock \"razor_latch:IRlatch_XM\|razor_dflipflop:\\G1:26:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:IRlatch_XM\|razor_dflipflop:\\G1:26:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:IRlatch_XM\|razor_dflipflop:\\G1:23:d\|output " "Info: Detected ripple clock \"razor_latch:IRlatch_XM\|razor_dflipflop:\\G1:23:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:IRlatch_XM\|razor_dflipflop:\\G1:23:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a20~porta_address_reg11 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a20~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 435 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a20~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a20~porta_address_reg10 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a20~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 435 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a20~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a20~porta_address_reg9 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a20~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 435 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a20~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a20~porta_address_reg8 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a20~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 435 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a20~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a20~porta_address_reg7 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a20~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 435 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a20~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a20~porta_address_reg6 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a20~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 435 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a20~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a20~porta_address_reg5 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a20~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 435 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a20~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a20~porta_address_reg4 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a20~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 435 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a20~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a20~porta_address_reg3 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a20~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 435 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a20~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a20~porta_address_reg2 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a20~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 435 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a20~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a20~porta_address_reg1 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a20~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 435 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a20~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a20~porta_address_reg0 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a20~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 435 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a20~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[20\] " "Info: Detected gated clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[20\]\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 32 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[20\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a21~porta_address_reg11 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a21~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 455 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a21~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a21~porta_address_reg10 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a21~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 455 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a21~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a21~porta_address_reg9 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a21~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 455 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a21~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a21~porta_address_reg8 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a21~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 455 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a21~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a21~porta_address_reg7 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a21~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 455 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a21~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a21~porta_address_reg6 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a21~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 455 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a21~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a21~porta_address_reg5 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a21~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 455 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a21~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a21~porta_address_reg4 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a21~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 455 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a21~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a21~porta_address_reg3 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a21~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 455 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a21~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a21~porta_address_reg2 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a21~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 455 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a21~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a21~porta_address_reg1 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a21~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 455 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a21~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a21~porta_address_reg0 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a21~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 455 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a21~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[21\] " "Info: Detected gated clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[21\]\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 32 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[21\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a19~porta_address_reg11 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a19~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 415 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a19~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a19~porta_address_reg10 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a19~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 415 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a19~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a19~porta_address_reg9 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a19~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 415 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a19~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a19~porta_address_reg8 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a19~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 415 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a19~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a19~porta_address_reg7 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a19~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 415 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a19~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a19~porta_address_reg6 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a19~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 415 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a19~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a19~porta_address_reg5 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a19~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 415 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a19~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a19~porta_address_reg4 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a19~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 415 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a19~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a19~porta_address_reg3 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a19~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 415 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a19~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a19~porta_address_reg2 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a19~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 415 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a19~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a19~porta_address_reg1 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a19~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 415 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a19~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a19~porta_address_reg0 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a19~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 415 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a19~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[19\] " "Info: Detected gated clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[19\]\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 32 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[19\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a18~porta_address_reg11 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a18~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 395 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a18~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a18~porta_address_reg10 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a18~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 395 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a18~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a18~porta_address_reg9 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a18~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 395 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a18~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a18~porta_address_reg8 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a18~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 395 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a18~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a18~porta_address_reg7 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a18~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 395 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a18~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a18~porta_address_reg6 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a18~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 395 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a18~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a18~porta_address_reg5 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a18~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 395 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a18~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a18~porta_address_reg4 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a18~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 395 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a18~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a18~porta_address_reg3 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a18~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 395 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a18~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a18~porta_address_reg2 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a18~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 395 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a18~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a18~porta_address_reg1 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a18~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 395 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a18~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a18~porta_address_reg0 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a18~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 395 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a18~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[18\] " "Info: Detected gated clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[18\]\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 32 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[18\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ctrl_I_instr~1 " "Info: Detected gated clock \"ctrl_I_instr~1\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 211 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ctrl_I_instr~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~53 " "Info: Detected gated clock \"alu_a_in~53\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~53" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:Olatch_MW\|razor_dflipflop:\\G1:18:d\|output " "Info: Detected ripple clock \"razor_latch:Olatch_MW\|razor_dflipflop:\\G1:18:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:Olatch_MW\|razor_dflipflop:\\G1:18:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~45 " "Info: Detected gated clock \"alu_a_in~45\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~45" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:Olatch_MW\|razor_dflipflop:\\G1:26:d\|output " "Info: Detected ripple clock \"razor_latch:Olatch_MW\|razor_dflipflop:\\G1:26:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:Olatch_MW\|razor_dflipflop:\\G1:26:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:Olatch_MW\|razor_dflipflop:\\G1:22:d\|output " "Info: Detected ripple clock \"razor_latch:Olatch_MW\|razor_dflipflop:\\G1:22:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:Olatch_MW\|razor_dflipflop:\\G1:22:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~49 " "Info: Detected gated clock \"alu_a_in~49\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~49" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:Olatch_MW\|razor_dflipflop:\\G1:30:d\|output " "Info: Detected ripple clock \"razor_latch:Olatch_MW\|razor_dflipflop:\\G1:30:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:Olatch_MW\|razor_dflipflop:\\G1:30:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~41 " "Info: Detected gated clock \"alu_a_in~41\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~41" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~57 " "Info: Detected gated clock \"alu_a_in~57\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~57" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:Olatch_MW\|razor_dflipflop:\\G1:14:d\|output " "Info: Detected ripple clock \"razor_latch:Olatch_MW\|razor_dflipflop:\\G1:14:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:Olatch_MW\|razor_dflipflop:\\G1:14:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~52 " "Info: Detected gated clock \"alu_a_in~52\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~52" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:Olatch_MW\|razor_dflipflop:\\G1:19:d\|output " "Info: Detected ripple clock \"razor_latch:Olatch_MW\|razor_dflipflop:\\G1:19:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:Olatch_MW\|razor_dflipflop:\\G1:19:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:Olatch_MW\|razor_dflipflop:\\G1:27:d\|output " "Info: Detected ripple clock \"razor_latch:Olatch_MW\|razor_dflipflop:\\G1:27:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:Olatch_MW\|razor_dflipflop:\\G1:27:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~44 " "Info: Detected gated clock \"alu_a_in~44\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~44" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:Olatch_MW\|razor_dflipflop:\\G1:23:d\|output " "Info: Detected ripple clock \"razor_latch:Olatch_MW\|razor_dflipflop:\\G1:23:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:Olatch_MW\|razor_dflipflop:\\G1:23:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~48 " "Info: Detected gated clock \"alu_a_in~48\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~48" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~40 " "Info: Detected gated clock \"alu_a_in~40\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~40" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:Olatch_MW\|razor_dflipflop:\\G1:31:d\|output " "Info: Detected ripple clock \"razor_latch:Olatch_MW\|razor_dflipflop:\\G1:31:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:Olatch_MW\|razor_dflipflop:\\G1:31:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~56 " "Info: Detected gated clock \"alu_a_in~56\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~56" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:Olatch_MW\|razor_dflipflop:\\G1:15:d\|output " "Info: Detected ripple clock \"razor_latch:Olatch_MW\|razor_dflipflop:\\G1:15:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:Olatch_MW\|razor_dflipflop:\\G1:15:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:Alatch_DX\|razor_dflipflop:\\G1:9:d\|output " "Info: Detected ripple clock \"razor_latch:Alatch_DX\|razor_dflipflop:\\G1:9:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:Alatch_DX\|razor_dflipflop:\\G1:9:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:Alatch_DX\|razor_dflipflop:\\G1:8:d\|output " "Info: Detected ripple clock \"razor_latch:Alatch_DX\|razor_dflipflop:\\G1:8:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:Alatch_DX\|razor_dflipflop:\\G1:8:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:Alatch_DX\|razor_dflipflop:\\G1:7:d\|output " "Info: Detected ripple clock \"razor_latch:Alatch_DX\|razor_dflipflop:\\G1:7:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:Alatch_DX\|razor_dflipflop:\\G1:7:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:Alatch_DX\|razor_dflipflop:\\G1:6:d\|output " "Info: Detected ripple clock \"razor_latch:Alatch_DX\|razor_dflipflop:\\G1:6:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:Alatch_DX\|razor_dflipflop:\\G1:6:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:Blatch_DX\|razor_dflipflop:\\G1:5:d\|output " "Info: Detected ripple clock \"razor_latch:Blatch_DX\|razor_dflipflop:\\G1:5:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:Blatch_DX\|razor_dflipflop:\\G1:5:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:Blatch_DX\|razor_dflipflop:\\G1:4:d\|output " "Info: Detected ripple clock \"razor_latch:Blatch_DX\|razor_dflipflop:\\G1:4:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:Blatch_DX\|razor_dflipflop:\\G1:4:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:Blatch_DX\|razor_dflipflop:\\G1:3:d\|output " "Info: Detected ripple clock \"razor_latch:Blatch_DX\|razor_dflipflop:\\G1:3:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:Blatch_DX\|razor_dflipflop:\\G1:3:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:Blatch_DX\|razor_dflipflop:\\G1:2:d\|output " "Info: Detected ripple clock \"razor_latch:Blatch_DX\|razor_dflipflop:\\G1:2:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:Blatch_DX\|razor_dflipflop:\\G1:2:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:IRlatch_DX\|razor_dflipflop:\\G1:1:d\|output " "Info: Detected ripple clock \"razor_latch:IRlatch_DX\|razor_dflipflop:\\G1:1:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:IRlatch_DX\|razor_dflipflop:\\G1:1:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:Blatch_DX\|razor_dflipflop:\\G1:1:d\|output " "Info: Detected ripple clock \"razor_latch:Blatch_DX\|razor_dflipflop:\\G1:1:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:Blatch_DX\|razor_dflipflop:\\G1:1:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:Olatch_XM\|razor_dflipflop:\\G1:30:d\|output " "Info: Detected ripple clock \"razor_latch:Olatch_XM\|razor_dflipflop:\\G1:30:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:Olatch_XM\|razor_dflipflop:\\G1:30:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in\[28\] " "Info: Detected gated clock \"alu_a_in\[28\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in\[28\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in\[12\] " "Info: Detected gated clock \"alu_a_in\[12\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in\[12\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in\[20\] " "Info: Detected gated clock \"alu_a_in\[20\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in\[20\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in\[16\] " "Info: Detected gated clock \"alu_a_in\[16\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in\[16\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in\[24\] " "Info: Detected gated clock \"alu_a_in\[24\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in\[24\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in\[21\] " "Info: Detected gated clock \"alu_a_in\[21\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in\[21\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in\[13\] " "Info: Detected gated clock \"alu_a_in\[13\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in\[13\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in\[29\] " "Info: Detected gated clock \"alu_a_in\[29\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in\[29\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in\[17\] " "Info: Detected gated clock \"alu_a_in\[17\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in\[17\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in\[25\] " "Info: Detected gated clock \"alu_a_in\[25\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in\[25\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~77 " "Info: Detected gated clock \"alu_a_in~77\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~77" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:IRlatch_DX\|razor_dflipflop:\\G1:0:d\|output " "Info: Detected ripple clock \"razor_latch:IRlatch_DX\|razor_dflipflop:\\G1:0:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:IRlatch_DX\|razor_dflipflop:\\G1:0:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "addr_eq:rtDX_eq_rdXM\|equal~5 " "Info: Detected gated clock \"addr_eq:rtDX_eq_rdXM\|equal~5\" as buffer" {  } { { "addr_eq.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/addr_eq.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "addr_eq:rtDX_eq_rdXM\|equal~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ctrl_R_dx~5 " "Info: Detected gated clock \"ctrl_R_dx~5\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 232 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ctrl_R_dx~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_b_in~110 " "Info: Detected gated clock \"alu_b_in~110\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 175 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_b_in~110" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:IRlatch_DX\|razor_dflipflop:\\G1:13:d\|output " "Info: Detected ripple clock \"razor_latch:IRlatch_DX\|razor_dflipflop:\\G1:13:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:IRlatch_DX\|razor_dflipflop:\\G1:13:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:IRlatch_DX\|razor_dflipflop:\\G1:16:d\|output " "Info: Detected ripple clock \"razor_latch:IRlatch_DX\|razor_dflipflop:\\G1:16:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:IRlatch_DX\|razor_dflipflop:\\G1:16:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:IRlatch_DX\|razor_dflipflop:\\G1:12:d\|output " "Info: Detected ripple clock \"razor_latch:IRlatch_DX\|razor_dflipflop:\\G1:12:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:IRlatch_DX\|razor_dflipflop:\\G1:12:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:IRlatch_DX\|razor_dflipflop:\\G1:15:d\|output " "Info: Detected ripple clock \"razor_latch:IRlatch_DX\|razor_dflipflop:\\G1:15:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:IRlatch_DX\|razor_dflipflop:\\G1:15:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:6:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:6:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:6:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:IRlatch_XM\|razor_dflipflop:\\G1:25:d\|output " "Info: Detected ripple clock \"razor_latch:IRlatch_XM\|razor_dflipflop:\\G1:25:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:IRlatch_XM\|razor_dflipflop:\\G1:25:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:IRlatch_XM\|razor_dflipflop:\\G1:22:d\|output " "Info: Detected ripple clock \"razor_latch:IRlatch_XM\|razor_dflipflop:\\G1:22:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:IRlatch_XM\|razor_dflipflop:\\G1:22:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:IRlatch_XM\|razor_dflipflop:\\G1:24:d\|output " "Info: Detected ripple clock \"razor_latch:IRlatch_XM\|razor_dflipflop:\\G1:24:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:IRlatch_XM\|razor_dflipflop:\\G1:24:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:IRlatch_DX\|razor_dflipflop:\\G1:26:d\|output " "Info: Detected ripple clock \"razor_latch:IRlatch_DX\|razor_dflipflop:\\G1:26:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:IRlatch_DX\|razor_dflipflop:\\G1:26:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:IRlatch_DX\|razor_dflipflop:\\G1:24:d\|output " "Info: Detected ripple clock \"razor_latch:IRlatch_DX\|razor_dflipflop:\\G1:24:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:IRlatch_DX\|razor_dflipflop:\\G1:24:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:IRlatch_DX\|razor_dflipflop:\\G1:23:d\|output " "Info: Detected ripple clock \"razor_latch:IRlatch_DX\|razor_dflipflop:\\G1:23:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:IRlatch_DX\|razor_dflipflop:\\G1:23:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg11 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 375 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg10 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 375 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg9 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 375 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg8 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 375 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg7 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 375 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg6 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 375 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg5 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 375 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg4 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 375 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg3 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 375 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg2 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 375 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg1 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 375 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg0 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 375 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[17\] " "Info: Detected gated clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[17\]\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 32 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[17\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "stall~14 " "Info: Detected gated clock \"stall~14\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 260 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "stall~14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:IRlatch_DX\|razor_dflipflop:\\G1:22:d\|output " "Info: Detected ripple clock \"razor_latch:IRlatch_DX\|razor_dflipflop:\\G1:22:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:IRlatch_DX\|razor_dflipflop:\\G1:22:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "stall~13 " "Info: Detected gated clock \"stall~13\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 260 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "stall~13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg11 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 635 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg10 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 635 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg9 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 635 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg8 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 635 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg7 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 635 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg6 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 635 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg5 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 635 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg4 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 635 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg3 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 635 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg2 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 635 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg1 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 635 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg0 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 635 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[30\] " "Info: Detected gated clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[30\]\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 32 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[30\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:Alatch_DX\|razor_dflipflop:\\G1:11:d\|output " "Info: Detected ripple clock \"razor_latch:Alatch_DX\|razor_dflipflop:\\G1:11:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:Alatch_DX\|razor_dflipflop:\\G1:11:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ctrl_I_instr " "Info: Detected gated clock \"ctrl_I_instr\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 211 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ctrl_I_instr" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:Alatch_DX\|razor_dflipflop:\\G1:10:d\|output " "Info: Detected ripple clock \"razor_latch:Alatch_DX\|razor_dflipflop:\\G1:10:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:Alatch_DX\|razor_dflipflop:\\G1:10:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[20\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[20\]\" as buffer" {  } { { "hw3/rs_16bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/rs_16bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[20\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in\[18\] " "Info: Detected gated clock \"alu_a_in\[18\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in\[18\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in\[26\] " "Info: Detected gated clock \"alu_a_in\[26\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in\[26\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in\[22\] " "Info: Detected gated clock \"alu_a_in\[22\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in\[22\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in\[30\] " "Info: Detected gated clock \"alu_a_in\[30\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in\[30\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in\[14\] " "Info: Detected gated clock \"alu_a_in\[14\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in\[14\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in\[19\] " "Info: Detected gated clock \"alu_a_in\[19\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in\[19\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in\[27\] " "Info: Detected gated clock \"alu_a_in\[27\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in\[27\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in\[23\] " "Info: Detected gated clock \"alu_a_in\[23\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in\[23\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in\[31\] " "Info: Detected gated clock \"alu_a_in\[31\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in\[31\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in\[15\] " "Info: Detected gated clock \"alu_a_in\[15\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in\[15\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~28 " "Info: Detected gated clock \"alu_a_in~28\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~28" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_address_reg11 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 225 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_address_reg10 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 225 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_address_reg9 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 225 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_address_reg8 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 225 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_address_reg7 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 225 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_address_reg6 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 225 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_address_reg5 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 225 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_address_reg4 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 225 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_address_reg3 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 225 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_address_reg2 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 225 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_address_reg1 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 225 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_address_reg0 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 225 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_we_reg " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_we_reg\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 225 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_we_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[9\] " "Info: Detected gated clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[9\]\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 32 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[9\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[17\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[17\]\" as buffer" {  } { { "hw3/rs_16bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/rs_16bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[17\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_address_reg11 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 204 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_address_reg10 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 204 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_address_reg9 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 204 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_address_reg8 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 204 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_address_reg7 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 204 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_address_reg6 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 204 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_address_reg5 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 204 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_address_reg4 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 204 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_address_reg3 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 204 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_address_reg2 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 204 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_address_reg1 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 204 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_address_reg0 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 204 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_we_reg " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_we_reg\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 204 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_we_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[8\] " "Info: Detected gated clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[8\]\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 32 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[8\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~29 " "Info: Detected gated clock \"alu_a_in~29\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~29" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_address_reg11 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 183 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_address_reg10 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 183 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_address_reg9 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 183 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_address_reg8 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 183 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_address_reg7 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 183 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_address_reg6 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 183 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_address_reg5 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 183 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_address_reg4 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 183 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_address_reg3 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 183 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_address_reg2 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 183 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_address_reg1 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 183 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_address_reg0 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 183 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_we_reg " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_we_reg\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 183 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_we_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[7\] " "Info: Detected gated clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[7\]\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 32 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[7\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~30 " "Info: Detected gated clock \"alu_a_in~30\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~30" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~31 " "Info: Detected gated clock \"alu_a_in~31\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~31" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_address_reg11 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 162 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_address_reg10 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 162 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_address_reg9 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 162 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_address_reg8 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 162 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_address_reg7 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 162 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_address_reg6 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 162 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_address_reg5 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 162 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_address_reg4 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 162 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_address_reg3 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 162 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_address_reg2 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 162 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_address_reg1 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 162 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_address_reg0 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 162 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_we_reg " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_we_reg\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 162 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_we_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[6\] " "Info: Detected gated clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[6\]\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 32 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[6\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|ls_32bit:leftshift\|ls_8bit:ls8\|data_result\[5\]~64 " "Info: Detected gated clock \"alu:alu_compo\|ls_32bit:leftshift\|ls_8bit:ls8\|data_result\[5\]~64\" as buffer" {  } { { "hw3/ls_8bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/ls_8bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|ls_32bit:leftshift\|ls_8bit:ls8\|data_result\[5\]~64" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|ls_32bit:leftshift\|ls_8bit:ls8\|data_result\[1\]~63 " "Info: Detected gated clock \"alu:alu_compo\|ls_32bit:leftshift\|ls_8bit:ls8\|data_result\[1\]~63\" as buffer" {  } { { "hw3/ls_8bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/ls_8bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|ls_32bit:leftshift\|ls_8bit:ls8\|data_result\[1\]~63" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_b_in~26 " "Info: Detected gated clock \"alu_b_in~26\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 175 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_b_in~26" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:Alatch_DX\|razor_dflipflop:\\G1:5:d\|output " "Info: Detected ripple clock \"razor_latch:Alatch_DX\|razor_dflipflop:\\G1:5:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:Alatch_DX\|razor_dflipflop:\\G1:5:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|ls_32bit:leftshift\|ls_8bit:ls8\|data_result\[0\]~61 " "Info: Detected gated clock \"alu:alu_compo\|ls_32bit:leftshift\|ls_8bit:ls8\|data_result\[0\]~61\" as buffer" {  } { { "hw3/ls_8bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/ls_8bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|ls_32bit:leftshift\|ls_8bit:ls8\|data_result\[0\]~61" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|ls_32bit:leftshift\|ls_8bit:ls8\|data_result\[4\]~62 " "Info: Detected gated clock \"alu:alu_compo\|ls_32bit:leftshift\|ls_8bit:ls8\|data_result\[4\]~62\" as buffer" {  } { { "hw3/ls_8bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/ls_8bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|ls_32bit:leftshift\|ls_8bit:ls8\|data_result\[4\]~62" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:Alatch_DX\|razor_dflipflop:\\G1:4:d\|output " "Info: Detected ripple clock \"razor_latch:Alatch_DX\|razor_dflipflop:\\G1:4:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:Alatch_DX\|razor_dflipflop:\\G1:4:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_b_in~27 " "Info: Detected gated clock \"alu_b_in~27\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 175 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_b_in~27" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_b_in~28 " "Info: Detected gated clock \"alu_b_in~28\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 175 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_b_in~28" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:Alatch_DX\|razor_dflipflop:\\G1:3:d\|output " "Info: Detected ripple clock \"razor_latch:Alatch_DX\|razor_dflipflop:\\G1:3:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:Alatch_DX\|razor_dflipflop:\\G1:3:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:Alatch_DX\|razor_dflipflop:\\G1:2:d\|output " "Info: Detected ripple clock \"razor_latch:Alatch_DX\|razor_dflipflop:\\G1:2:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:Alatch_DX\|razor_dflipflop:\\G1:2:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_b_in~29 " "Info: Detected gated clock \"alu_b_in~29\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 175 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_b_in~29" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_b_in~30 " "Info: Detected gated clock \"alu_b_in~30\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 175 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_b_in~30" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:Alatch_DX\|razor_dflipflop:\\G1:1:d\|output " "Info: Detected ripple clock \"razor_latch:Alatch_DX\|razor_dflipflop:\\G1:1:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:Alatch_DX\|razor_dflipflop:\\G1:1:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[16\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[16\]\" as buffer" {  } { { "hw3/rs_16bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/rs_16bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[16\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[6\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[6\]\" as buffer" {  } { { "hw3/rs_16bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/rs_16bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[6\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[2\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[2\]\" as buffer" {  } { { "hw3/rs_16bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/rs_16bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[2\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[12\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[12\]\" as buffer" {  } { { "hw3/rs_16bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/rs_16bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[12\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[4\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[4\]\" as buffer" {  } { { "hw3/rs_16bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/rs_16bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[4\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[0\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[0\]\" as buffer" {  } { { "hw3/rs_16bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/rs_16bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[0\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[8\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[8\]\" as buffer" {  } { { "hw3/rs_16bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/rs_16bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[8\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[3\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[3\]\" as buffer" {  } { { "hw3/rs_16bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/rs_16bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[7\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[7\]\" as buffer" {  } { { "hw3/rs_16bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/rs_16bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[7\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[5\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[5\]\" as buffer" {  } { { "hw3/rs_16bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/rs_16bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[5\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[13\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[13\]\" as buffer" {  } { { "hw3/rs_16bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/rs_16bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[13\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[1\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[1\]\" as buffer" {  } { { "hw3/rs_16bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/rs_16bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[1\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[9\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[9\]\" as buffer" {  } { { "hw3/rs_16bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/rs_16bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[9\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:IRlatch_DX\|razor_dflipflop:\\G1:20:d\|output " "Info: Detected ripple clock \"razor_latch:IRlatch_DX\|razor_dflipflop:\\G1:20:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:IRlatch_DX\|razor_dflipflop:\\G1:20:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:IRlatch_MW\|razor_dflipflop:\\G1:25:d\|output " "Info: Detected ripple clock \"razor_latch:IRlatch_MW\|razor_dflipflop:\\G1:25:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:IRlatch_MW\|razor_dflipflop:\\G1:25:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:IRlatch_DX\|razor_dflipflop:\\G1:19:d\|output " "Info: Detected ripple clock \"razor_latch:IRlatch_DX\|razor_dflipflop:\\G1:19:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:IRlatch_DX\|razor_dflipflop:\\G1:19:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:IRlatch_DX\|razor_dflipflop:\\G1:21:d\|output " "Info: Detected ripple clock \"razor_latch:IRlatch_DX\|razor_dflipflop:\\G1:21:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:IRlatch_DX\|razor_dflipflop:\\G1:21:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:IRlatch_MW\|razor_dflipflop:\\G1:26:d\|output " "Info: Detected ripple clock \"razor_latch:IRlatch_MW\|razor_dflipflop:\\G1:26:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:IRlatch_MW\|razor_dflipflop:\\G1:26:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:IRlatch_DX\|razor_dflipflop:\\G1:17:d\|output " "Info: Detected ripple clock \"razor_latch:IRlatch_DX\|razor_dflipflop:\\G1:17:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:IRlatch_DX\|razor_dflipflop:\\G1:17:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:IRlatch_MW\|razor_dflipflop:\\G1:22:d\|output " "Info: Detected ripple clock \"razor_latch:IRlatch_MW\|razor_dflipflop:\\G1:22:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:IRlatch_MW\|razor_dflipflop:\\G1:22:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:IRlatch_MW\|razor_dflipflop:\\G1:23:d\|output " "Info: Detected ripple clock \"razor_latch:IRlatch_MW\|razor_dflipflop:\\G1:23:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:IRlatch_MW\|razor_dflipflop:\\G1:23:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:IRlatch_DX\|razor_dflipflop:\\G1:18:d\|output " "Info: Detected ripple clock \"razor_latch:IRlatch_DX\|razor_dflipflop:\\G1:18:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:IRlatch_DX\|razor_dflipflop:\\G1:18:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:Alatch_DX\|razor_dflipflop:\\G1:0:d\|output " "Info: Detected ripple clock \"razor_latch:Alatch_DX\|razor_dflipflop:\\G1:0:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:Alatch_DX\|razor_dflipflop:\\G1:0:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~5 " "Info: Detected gated clock \"alu_a_in~5\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_b_in~31 " "Info: Detected gated clock \"alu_b_in~31\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 175 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_b_in~31" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_b_in~36 " "Info: Detected gated clock \"alu_b_in~36\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 175 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_b_in~36" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal0~0 " "Info: Detected gated clock \"Equal0~0\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 376 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_b_in~113 " "Info: Detected gated clock \"alu_b_in~113\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 175 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_b_in~113" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_b_in~112 " "Info: Detected gated clock \"alu_b_in~112\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 175 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_b_in~112" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_b_in~111 " "Info: Detected gated clock \"alu_b_in~111\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 175 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_b_in~111" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:IRlatch_MW\|razor_dflipflop:\\G1:29:d\|output " "Info: Detected ripple clock \"razor_latch:IRlatch_MW\|razor_dflipflop:\\G1:29:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:IRlatch_MW\|razor_dflipflop:\\G1:29:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:IRlatch_MW\|razor_dflipflop:\\G1:31:d\|output " "Info: Detected ripple clock \"razor_latch:IRlatch_MW\|razor_dflipflop:\\G1:31:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:IRlatch_MW\|razor_dflipflop:\\G1:31:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:IRlatch_MW\|razor_dflipflop:\\G1:30:d\|output " "Info: Detected ripple clock \"razor_latch:IRlatch_MW\|razor_dflipflop:\\G1:30:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:IRlatch_MW\|razor_dflipflop:\\G1:30:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:IRlatch_DX\|razor_dflipflop:\\G1:14:d\|output " "Info: Detected ripple clock \"razor_latch:IRlatch_DX\|razor_dflipflop:\\G1:14:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:IRlatch_DX\|razor_dflipflop:\\G1:14:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:IRlatch_MW\|razor_dflipflop:\\G1:24:d\|output " "Info: Detected ripple clock \"razor_latch:IRlatch_MW\|razor_dflipflop:\\G1:24:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:IRlatch_MW\|razor_dflipflop:\\G1:24:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ctrl_R_dx~6 " "Info: Detected gated clock \"ctrl_R_dx~6\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 232 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ctrl_R_dx~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ctrl_R_dx~7 " "Info: Detected gated clock \"ctrl_R_dx~7\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 232 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ctrl_R_dx~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:4:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:4:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:4:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ctrl_R_xm~2 " "Info: Detected gated clock \"ctrl_R_xm~2\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 239 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ctrl_R_xm~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:IRlatch_MW\|razor_dflipflop:\\G1:28:d\|output " "Info: Detected ripple clock \"razor_latch:IRlatch_MW\|razor_dflipflop:\\G1:28:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:IRlatch_MW\|razor_dflipflop:\\G1:28:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:IRlatch_MW\|razor_dflipflop:\\G1:27:d\|output " "Info: Detected ripple clock \"razor_latch:IRlatch_MW\|razor_dflipflop:\\G1:27:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:IRlatch_MW\|razor_dflipflop:\\G1:27:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ctrl_lw_mw~3 " "Info: Detected gated clock \"ctrl_lw_mw~3\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 236 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ctrl_lw_mw~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg11 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 575 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg10 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 575 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg9 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 575 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg8 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 575 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg7 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 575 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg6 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 575 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg5 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 575 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg4 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 575 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg3 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 575 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg2 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 575 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg1 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 575 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg0 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 575 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[27\] " "Info: Detected gated clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[27\]\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 32 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[27\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg11 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 615 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg10 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 615 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg9 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 615 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg8 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 615 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg7 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 615 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg6 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 615 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg5 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 615 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg4 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 615 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg3 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 615 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg2 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 615 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg1 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 615 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg0 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 615 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[29\] " "Info: Detected gated clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[29\]\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 32 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[29\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg11 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 595 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg10 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 595 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg9 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 595 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg8 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 595 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg7 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 595 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg6 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 595 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg5 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 595 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg4 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 595 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg3 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 595 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg2 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 595 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg1 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 595 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg0 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 595 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[28\] " "Info: Detected gated clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[28\]\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 32 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[28\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:IRlatch_DX\|razor_dflipflop:\\G1:25:d\|output " "Info: Detected ripple clock \"razor_latch:IRlatch_DX\|razor_dflipflop:\\G1:25:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:IRlatch_DX\|razor_dflipflop:\\G1:25:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ctrl_lw_dx~0 " "Info: Detected gated clock \"ctrl_lw_dx~0\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 234 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ctrl_lw_dx~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "stall~15 " "Info: Detected gated clock \"stall~15\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 260 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "stall~15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg11 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 655 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg10 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 655 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg9 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 655 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg8 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 655 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg7 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 655 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg6 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 655 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg5 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 655 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg4 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 655 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg3 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 655 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg2 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 655 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg1 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 655 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg0 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 655 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[31\] " "Info: Detected gated clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[31\]\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_7h81.tdf" 32 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[31\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_address_reg11 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 267 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_address_reg10 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 267 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_address_reg9 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 267 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_address_reg8 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 267 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_address_reg7 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 267 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_address_reg6 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 267 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_address_reg5 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 267 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_address_reg4 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 267 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_address_reg3 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 267 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_address_reg2 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 267 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_address_reg1 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 267 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_address_reg0 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 267 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_we_reg " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_we_reg\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 267 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_we_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[11\] " "Info: Detected gated clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[11\]\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 32 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[11\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~26 " "Info: Detected gated clock \"alu_a_in~26\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~26" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~27 " "Info: Detected gated clock \"alu_a_in~27\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~27" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_address_reg11 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 246 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_address_reg10 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 246 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_address_reg9 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 246 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_address_reg8 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 246 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_address_reg7 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 246 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_address_reg6 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 246 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_address_reg5 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 246 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_address_reg4 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 246 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_address_reg3 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 246 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_address_reg2 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 246 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_address_reg1 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 246 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_address_reg0 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 246 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_we_reg " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_we_reg\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 246 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_we_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[10\] " "Info: Detected gated clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[10\]\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 32 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[10\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[12\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[12\]\" as buffer" {  } { { "hw3/rs_8bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/rs_8bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[12\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[18\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[18\]\" as buffer" {  } { { "hw3/rs_16bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/rs_16bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[18\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[10\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[10\]\" as buffer" {  } { { "hw3/rs_16bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/rs_16bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[10\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[14\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[14\]\" as buffer" {  } { { "hw3/rs_16bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/rs_16bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[14\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[19\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[19\]\" as buffer" {  } { { "hw3/rs_16bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/rs_16bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[19\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[11\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[11\]\" as buffer" {  } { { "hw3/rs_16bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/rs_16bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[11\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[15\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[15\]\" as buffer" {  } { { "hw3/rs_16bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/rs_16bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[15\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:Olatch_MW\|razor_dflipflop:\\G1:9:d\|output " "Info: Detected ripple clock \"razor_latch:Olatch_MW\|razor_dflipflop:\\G1:9:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:Olatch_MW\|razor_dflipflop:\\G1:9:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~62 " "Info: Detected gated clock \"alu_a_in~62\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~62" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[9\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[9\]\" as buffer" {  } { { "hw3/rs_8bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/rs_8bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[9\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~63 " "Info: Detected gated clock \"alu_a_in~63\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~63" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:Olatch_MW\|razor_dflipflop:\\G1:8:d\|output " "Info: Detected ripple clock \"razor_latch:Olatch_MW\|razor_dflipflop:\\G1:8:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:Olatch_MW\|razor_dflipflop:\\G1:8:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~64 " "Info: Detected gated clock \"alu_a_in~64\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~64" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:Olatch_MW\|razor_dflipflop:\\G1:7:d\|output " "Info: Detected ripple clock \"razor_latch:Olatch_MW\|razor_dflipflop:\\G1:7:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:Olatch_MW\|razor_dflipflop:\\G1:7:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:Olatch_MW\|razor_dflipflop:\\G1:6:d\|output " "Info: Detected ripple clock \"razor_latch:Olatch_MW\|razor_dflipflop:\\G1:6:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:Olatch_MW\|razor_dflipflop:\\G1:6:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~65 " "Info: Detected gated clock \"alu_a_in~65\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~65" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|carrysaveadder:addsub\|opB_buffer\[5\] " "Info: Detected gated clock \"alu:alu_compo\|carrysaveadder:addsub\|opB_buffer\[5\]\" as buffer" {  } { { "hw3/carrysaveadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/carrysaveadder.vhd" 24 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|carrysaveadder:addsub\|opB_buffer\[5\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|carrysaveadder:addsub\|opB_buffer\[4\] " "Info: Detected gated clock \"alu:alu_compo\|carrysaveadder:addsub\|opB_buffer\[4\]\" as buffer" {  } { { "hw3/carrysaveadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/carrysaveadder.vhd" 24 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|carrysaveadder:addsub\|opB_buffer\[4\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|ls_32bit:leftshift\|ls_4bit:ls4\|data_result\[5\] " "Info: Detected gated clock \"alu:alu_compo\|ls_32bit:leftshift\|ls_4bit:ls4\|data_result\[5\]\" as buffer" {  } { { "hw3/ls_4bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/ls_4bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|ls_32bit:leftshift\|ls_4bit:ls4\|data_result\[5\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_4bit:rs4\|data_result\[8\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_4bit:rs4\|data_result\[8\]\" as buffer" {  } { { "hw3/rs_4bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/rs_4bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_4bit:rs4\|data_result\[8\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_b_in~63 " "Info: Detected gated clock \"alu_b_in~63\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 175 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_b_in~63" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_address_reg11 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 141 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_address_reg10 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 141 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_address_reg9 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 141 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_address_reg8 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 141 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_address_reg7 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 141 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_address_reg6 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 141 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_address_reg5 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 141 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_address_reg4 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 141 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_address_reg3 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 141 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_address_reg2 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 141 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_address_reg1 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 141 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_address_reg0 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 141 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_we_reg " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_we_reg\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 141 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_we_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[5\] " "Info: Detected gated clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[5\]\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 32 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[5\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~32 " "Info: Detected gated clock \"alu_a_in~32\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~32" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|carrysaveadder:addsub\|opB_buffer\[3\] " "Info: Detected gated clock \"alu:alu_compo\|carrysaveadder:addsub\|opB_buffer\[3\]\" as buffer" {  } { { "hw3/carrysaveadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/carrysaveadder.vhd" 24 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|carrysaveadder:addsub\|opB_buffer\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF1:4:firstrow\|sum " "Info: Detected gated clock \"alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF1:4:firstrow\|sum\" as buffer" {  } { { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF1:4:firstrow\|sum" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_4bit:rs4\|data_result\[7\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_4bit:rs4\|data_result\[7\]\" as buffer" {  } { { "hw3/rs_4bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/rs_4bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_4bit:rs4\|data_result\[7\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|ls_32bit:leftshift\|ls_4bit:ls4\|data_result\[4\] " "Info: Detected gated clock \"alu:alu_compo\|ls_32bit:leftshift\|ls_4bit:ls4\|data_result\[4\]\" as buffer" {  } { { "hw3/ls_4bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/ls_4bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|ls_32bit:leftshift\|ls_4bit:ls4\|data_result\[4\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~33 " "Info: Detected gated clock \"alu_a_in~33\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~33" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_address_reg11 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 120 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_address_reg10 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 120 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_address_reg9 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 120 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_address_reg8 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 120 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_address_reg7 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 120 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_address_reg6 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 120 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_address_reg5 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 120 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_address_reg4 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 120 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_address_reg3 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 120 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_address_reg2 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 120 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_address_reg1 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 120 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_address_reg0 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 120 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_we_reg " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_we_reg\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 120 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_we_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[4\] " "Info: Detected gated clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[4\]\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 32 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[4\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_b_in~64 " "Info: Detected gated clock \"alu_b_in~64\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 175 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_b_in~64" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_b_in~65 " "Info: Detected gated clock \"alu_b_in~65\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 175 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_b_in~65" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_address_reg11 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 99 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_address_reg10 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 99 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_address_reg9 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 99 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_address_reg8 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 99 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_address_reg7 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 99 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_address_reg6 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 99 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_address_reg5 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 99 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_address_reg4 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 99 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_address_reg3 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 99 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_address_reg2 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 99 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_address_reg1 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 99 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_address_reg0 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 99 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_we_reg " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_we_reg\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 99 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_we_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[3\] " "Info: Detected gated clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[3\]\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 32 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~34 " "Info: Detected gated clock \"alu_a_in~34\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~34" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_4bit:rs4\|data_result\[6\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_4bit:rs4\|data_result\[6\]\" as buffer" {  } { { "hw3/rs_4bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/rs_4bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_4bit:rs4\|data_result\[6\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|ls_32bit:leftshift\|ls_4bit:ls4\|data_result\[3\]~76 " "Info: Detected gated clock \"alu:alu_compo\|ls_32bit:leftshift\|ls_4bit:ls4\|data_result\[3\]~76\" as buffer" {  } { { "hw3/ls_4bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/ls_4bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|ls_32bit:leftshift\|ls_4bit:ls4\|data_result\[3\]~76" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|ls_32bit:leftshift\|ls_4bit:ls4\|data_result\[1\]~75 " "Info: Detected gated clock \"alu:alu_compo\|ls_32bit:leftshift\|ls_4bit:ls4\|data_result\[1\]~75\" as buffer" {  } { { "hw3/ls_4bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/ls_4bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|ls_32bit:leftshift\|ls_4bit:ls4\|data_result\[1\]~75" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|ls_32bit:leftshift\|ls_4bit:ls4\|data_result\[2\]~74 " "Info: Detected gated clock \"alu:alu_compo\|ls_32bit:leftshift\|ls_4bit:ls4\|data_result\[2\]~74\" as buffer" {  } { { "hw3/ls_4bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/ls_4bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|ls_32bit:leftshift\|ls_4bit:ls4\|data_result\[2\]~74" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|ls_32bit:leftshift\|ls_4bit:ls4\|data_result\[0\]~73 " "Info: Detected gated clock \"alu:alu_compo\|ls_32bit:leftshift\|ls_4bit:ls4\|data_result\[0\]~73\" as buffer" {  } { { "hw3/ls_4bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/ls_4bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|ls_32bit:leftshift\|ls_4bit:ls4\|data_result\[0\]~73" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_4bit:rs4\|data_result\[5\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_4bit:rs4\|data_result\[5\]\" as buffer" {  } { { "hw3/rs_4bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/rs_4bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_4bit:rs4\|data_result\[5\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~35 " "Info: Detected gated clock \"alu_a_in~35\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~35" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_address_reg11 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 78 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_address_reg10 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 78 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_address_reg9 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 78 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_address_reg8 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 78 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_address_reg7 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 78 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_address_reg6 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 78 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_address_reg5 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 78 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_address_reg4 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 78 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_address_reg3 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 78 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_address_reg2 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 78 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_address_reg1 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 78 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_address_reg0 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 78 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_we_reg " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_we_reg\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 78 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_we_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[2\] " "Info: Detected gated clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[2\]\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 32 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[2\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_b_in~66 " "Info: Detected gated clock \"alu_b_in~66\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 175 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_b_in~66" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_b_in~67 " "Info: Detected gated clock \"alu_b_in~67\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 175 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_b_in~67" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~36 " "Info: Detected gated clock \"alu_a_in~36\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~36" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_address_reg11 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 57 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_address_reg10 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 57 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_address_reg9 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 57 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_address_reg8 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 57 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_address_reg7 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 57 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_address_reg6 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 57 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_address_reg5 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 57 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_address_reg4 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 57 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_address_reg3 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 57 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_address_reg2 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 57 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_address_reg1 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 57 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_address_reg0 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 57 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_we_reg " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_we_reg\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 57 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_we_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[1\] " "Info: Detected gated clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[1\]\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 32 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[1\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[8\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[8\]\" as buffer" {  } { { "hw3/rs_8bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/rs_8bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[8\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[6\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[6\]\" as buffer" {  } { { "hw3/rs_8bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/rs_8bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[6\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[2\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[2\]\" as buffer" {  } { { "hw3/rs_8bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/rs_8bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[2\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[4\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[4\]\" as buffer" {  } { { "hw3/rs_8bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/rs_8bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[4\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[0\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[0\]\" as buffer" {  } { { "hw3/rs_8bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/rs_8bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[0\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[3\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[3\]\" as buffer" {  } { { "hw3/rs_8bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/rs_8bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[7\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[7\]\" as buffer" {  } { { "hw3/rs_8bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/rs_8bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[7\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[5\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[5\]\" as buffer" {  } { { "hw3/rs_8bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/rs_8bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[5\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[1\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[1\]\" as buffer" {  } { { "hw3/rs_8bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/rs_8bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[1\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~78 " "Info: Detected gated clock \"alu_a_in~78\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~78" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~79 " "Info: Detected gated clock \"alu_a_in~79\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~79" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~80 " "Info: Detected gated clock \"alu_a_in~80\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~80" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~37 " "Info: Detected gated clock \"alu_a_in~37\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~37" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~81 " "Info: Detected gated clock \"alu_a_in~81\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~81" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_b_in~68 " "Info: Detected gated clock \"alu_b_in~68\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 175 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_b_in~68" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_b_in~72 " "Info: Detected gated clock \"alu_b_in~72\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 175 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_b_in~72" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_b_in~106 " "Info: Detected gated clock \"alu_b_in~106\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 175 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_b_in~106" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "addr_eq:rtDX_eq_rdMW\|equal~3 " "Info: Detected gated clock \"addr_eq:rtDX_eq_rdMW\|equal~3\" as buffer" {  } { { "addr_eq.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/addr_eq.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "addr_eq:rtDX_eq_rdMW\|equal~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ctrl_R_dx~8 " "Info: Detected gated clock \"ctrl_R_dx~8\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 232 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ctrl_R_dx~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ctrl_lw_mw~4 " "Info: Detected gated clock \"ctrl_lw_mw~4\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 236 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ctrl_lw_mw~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~60 " "Info: Detected gated clock \"alu_a_in~60\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~60" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:Olatch_MW\|razor_dflipflop:\\G1:11:d\|output " "Info: Detected ripple clock \"razor_latch:Olatch_MW\|razor_dflipflop:\\G1:11:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:Olatch_MW\|razor_dflipflop:\\G1:11:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:Olatch_MW\|razor_dflipflop:\\G1:10:d\|output " "Info: Detected ripple clock \"razor_latch:Olatch_MW\|razor_dflipflop:\\G1:10:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:Olatch_MW\|razor_dflipflop:\\G1:10:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~61 " "Info: Detected gated clock \"alu_a_in~61\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~61" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[10\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[10\]\" as buffer" {  } { { "hw3/rs_8bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/rs_8bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[10\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[11\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[11\]\" as buffer" {  } { { "hw3/rs_8bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/rs_8bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[11\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in\[9\] " "Info: Detected gated clock \"alu_a_in\[9\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in\[9\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in\[8\] " "Info: Detected gated clock \"alu_a_in\[8\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in\[8\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in\[7\] " "Info: Detected gated clock \"alu_a_in\[7\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in\[7\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in\[6\] " "Info: Detected gated clock \"alu_a_in\[6\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in\[6\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:29:IFF3:2:G2:halfadder3\|carryout " "Info: Detected gated clock \"alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:29:IFF3:2:G2:halfadder3\|carryout\" as buffer" {  } { { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:29:IFF3:2:G2:halfadder3\|carryout" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:31:IFF3:4:G1:G3:halfadder1\|carryout " "Info: Detected gated clock \"alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:31:IFF3:4:G1:G3:halfadder1\|carryout\" as buffer" {  } { { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:31:IFF3:4:G1:G3:halfadder1\|carryout" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:30:IFF3:3:G2:halfadder3\|carryout " "Info: Detected gated clock \"alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:30:IFF3:3:G2:halfadder3\|carryout\" as buffer" {  } { { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:30:IFF3:3:G2:halfadder3\|carryout" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:31:IFF3:5:G1:G3:halfadder1\|sum " "Info: Detected gated clock \"alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:31:IFF3:5:G1:G3:halfadder1\|sum\" as buffer" {  } { { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:31:IFF3:5:G1:G3:halfadder1\|sum" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|ls_32bit:leftshift\|ls_2bit:ls2\|data_result\[5\] " "Info: Detected gated clock \"alu:alu_compo\|ls_32bit:leftshift\|ls_2bit:ls2\|data_result\[5\]\" as buffer" {  } { { "hw3/ls_2bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/ls_2bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|ls_32bit:leftshift\|ls_2bit:ls2\|data_result\[5\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_2bit:rs2\|data_result\[6\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_2bit:rs2\|data_result\[6\]\" as buffer" {  } { { "hw3/rs_2bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/rs_2bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_2bit:rs2\|data_result\[6\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_b_in~99 " "Info: Detected gated clock \"alu_b_in~99\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 175 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_b_in~99" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~66 " "Info: Detected gated clock \"alu_a_in~66\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~66" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:Olatch_MW\|razor_dflipflop:\\G1:5:d\|output " "Info: Detected ripple clock \"razor_latch:Olatch_MW\|razor_dflipflop:\\G1:5:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:Olatch_MW\|razor_dflipflop:\\G1:5:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:30:IFF3:3:G2:halfadder3\|sum " "Info: Detected gated clock \"alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:30:IFF3:3:G2:halfadder3\|sum\" as buffer" {  } { { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:30:IFF3:3:G2:halfadder3\|sum" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_2bit:rs2\|data_result\[5\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_2bit:rs2\|data_result\[5\]\" as buffer" {  } { { "hw3/rs_2bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/rs_2bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_2bit:rs2\|data_result\[5\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|ls_32bit:leftshift\|ls_2bit:ls2\|data_result\[4\] " "Info: Detected gated clock \"alu:alu_compo\|ls_32bit:leftshift\|ls_2bit:ls2\|data_result\[4\]\" as buffer" {  } { { "hw3/ls_2bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/ls_2bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|ls_32bit:leftshift\|ls_2bit:ls2\|data_result\[4\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~67 " "Info: Detected gated clock \"alu_a_in~67\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~67" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_b_in~100 " "Info: Detected gated clock \"alu_b_in~100\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 175 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_b_in~100" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:Olatch_MW\|razor_dflipflop:\\G1:4:d\|output " "Info: Detected ripple clock \"razor_latch:Olatch_MW\|razor_dflipflop:\\G1:4:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:Olatch_MW\|razor_dflipflop:\\G1:4:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_b_in~101 " "Info: Detected gated clock \"alu_b_in~101\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 175 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_b_in~101" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:Olatch_MW\|razor_dflipflop:\\G1:3:d\|output " "Info: Detected ripple clock \"razor_latch:Olatch_MW\|razor_dflipflop:\\G1:3:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:Olatch_MW\|razor_dflipflop:\\G1:3:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~68 " "Info: Detected gated clock \"alu_a_in~68\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~68" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_2bit:rs2\|data_result\[4\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_2bit:rs2\|data_result\[4\]\" as buffer" {  } { { "hw3/rs_2bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/rs_2bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_2bit:rs2\|data_result\[4\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|ls_32bit:leftshift\|ls_2bit:ls2\|data_result\[3\] " "Info: Detected gated clock \"alu:alu_compo\|ls_32bit:leftshift\|ls_2bit:ls2\|data_result\[3\]\" as buffer" {  } { { "hw3/ls_2bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/ls_2bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|ls_32bit:leftshift\|ls_2bit:ls2\|data_result\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF1:2:firstrow\|carryout " "Info: Detected gated clock \"alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF1:2:firstrow\|carryout\" as buffer" {  } { { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF1:2:firstrow\|carryout" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|carrysaveadder:addsub\|opB_buffer\[1\] " "Info: Detected gated clock \"alu:alu_compo\|carrysaveadder:addsub\|opB_buffer\[1\]\" as buffer" {  } { { "hw3/carrysaveadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/carrysaveadder.vhd" 24 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|carrysaveadder:addsub\|opB_buffer\[1\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:31:IFF3:0:G1:G4:halfadder2\|carryout " "Info: Detected gated clock \"alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:31:IFF3:0:G1:G4:halfadder2\|carryout\" as buffer" {  } { { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:31:IFF3:0:G1:G4:halfadder2\|carryout" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF1:0:firstrow\|carryout " "Info: Detected gated clock \"alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF1:0:firstrow\|carryout\" as buffer" {  } { { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF1:0:firstrow\|carryout" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|ls_32bit:leftshift\|ls_2bit:ls2\|data_result\[2\] " "Info: Detected gated clock \"alu:alu_compo\|ls_32bit:leftshift\|ls_2bit:ls2\|data_result\[2\]\" as buffer" {  } { { "hw3/ls_2bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/ls_2bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|ls_32bit:leftshift\|ls_2bit:ls2\|data_result\[2\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_2bit:rs2\|data_result\[3\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_2bit:rs2\|data_result\[3\]\" as buffer" {  } { { "hw3/rs_2bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/rs_2bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_2bit:rs2\|data_result\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~69 " "Info: Detected gated clock \"alu_a_in~69\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~69" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_b_in~102 " "Info: Detected gated clock \"alu_b_in~102\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 175 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_b_in~102" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:Olatch_MW\|razor_dflipflop:\\G1:2:d\|output " "Info: Detected ripple clock \"razor_latch:Olatch_MW\|razor_dflipflop:\\G1:2:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:Olatch_MW\|razor_dflipflop:\\G1:2:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|ls_32bit:leftshift\|ls_2bit:ls2\|data_result\[0\]~33 " "Info: Detected gated clock \"alu:alu_compo\|ls_32bit:leftshift\|ls_2bit:ls2\|data_result\[0\]~33\" as buffer" {  } { { "hw3/ls_2bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/ls_2bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|ls_32bit:leftshift\|ls_2bit:ls2\|data_result\[0\]~33" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|ls_32bit:leftshift\|ls_2bit:ls2\|data_result\[1\]~34 " "Info: Detected gated clock \"alu:alu_compo\|ls_32bit:leftshift\|ls_2bit:ls2\|data_result\[1\]~34\" as buffer" {  } { { "hw3/ls_2bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/ls_2bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|ls_32bit:leftshift\|ls_2bit:ls2\|data_result\[1\]~34" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_b_in~103 " "Info: Detected gated clock \"alu_b_in~103\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 175 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_b_in~103" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:Olatch_MW\|razor_dflipflop:\\G1:1:d\|output " "Info: Detected ripple clock \"razor_latch:Olatch_MW\|razor_dflipflop:\\G1:1:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:Olatch_MW\|razor_dflipflop:\\G1:1:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~70 " "Info: Detected gated clock \"alu_a_in~70\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~70" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_4bit:rs4\|data_result\[4\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_4bit:rs4\|data_result\[4\]\" as buffer" {  } { { "hw3/rs_4bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/rs_4bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_4bit:rs4\|data_result\[4\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:IRlatch_DX\|razor_dflipflop:\\G1:9:d\|output " "Info: Detected ripple clock \"razor_latch:IRlatch_DX\|razor_dflipflop:\\G1:9:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:IRlatch_DX\|razor_dflipflop:\\G1:9:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:IRlatch_DX\|razor_dflipflop:\\G1:11:d\|output " "Info: Detected ripple clock \"razor_latch:IRlatch_DX\|razor_dflipflop:\\G1:11:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:IRlatch_DX\|razor_dflipflop:\\G1:11:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:IRlatch_DX\|razor_dflipflop:\\G1:10:d\|output " "Info: Detected ripple clock \"razor_latch:IRlatch_DX\|razor_dflipflop:\\G1:10:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:IRlatch_DX\|razor_dflipflop:\\G1:10:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_4bit:rs4\|data_result\[2\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_4bit:rs4\|data_result\[2\]\" as buffer" {  } { { "hw3/rs_4bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/rs_4bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_4bit:rs4\|data_result\[2\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_4bit:rs4\|data_result\[0\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_4bit:rs4\|data_result\[0\]\" as buffer" {  } { { "hw3/rs_4bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/rs_4bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_4bit:rs4\|data_result\[0\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:IRlatch_DX\|razor_dflipflop:\\G1:8:d\|output " "Info: Detected ripple clock \"razor_latch:IRlatch_DX\|razor_dflipflop:\\G1:8:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:IRlatch_DX\|razor_dflipflop:\\G1:8:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_4bit:rs4\|data_result\[3\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_4bit:rs4\|data_result\[3\]\" as buffer" {  } { { "hw3/rs_4bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/rs_4bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_4bit:rs4\|data_result\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_4bit:rs4\|data_result\[1\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_4bit:rs4\|data_result\[1\]\" as buffer" {  } { { "hw3/rs_4bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/rs_4bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_4bit:rs4\|data_result\[1\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~82 " "Info: Detected gated clock \"alu_a_in~82\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~82" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~71 " "Info: Detected gated clock \"alu_a_in~71\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~71" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:Olatch_MW\|razor_dflipflop:\\G1:0:d\|output " "Info: Detected ripple clock \"razor_latch:Olatch_MW\|razor_dflipflop:\\G1:0:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:Olatch_MW\|razor_dflipflop:\\G1:0:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_b_in~104 " "Info: Detected gated clock \"alu_b_in~104\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 175 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_b_in~104" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_b_in~115 " "Info: Detected gated clock \"alu_b_in~115\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 175 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_b_in~115" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:IRlatch_DX\|razor_dflipflop:\\G1:4:d\|output " "Info: Detected ripple clock \"razor_latch:IRlatch_DX\|razor_dflipflop:\\G1:4:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:IRlatch_DX\|razor_dflipflop:\\G1:4:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:IRlatch_DX\|razor_dflipflop:\\G1:5:d\|output " "Info: Detected ripple clock \"razor_latch:IRlatch_DX\|razor_dflipflop:\\G1:5:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:IRlatch_DX\|razor_dflipflop:\\G1:5:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:IRlatch_DX\|razor_dflipflop:\\G1:6:d\|output " "Info: Detected ripple clock \"razor_latch:IRlatch_DX\|razor_dflipflop:\\G1:6:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:IRlatch_DX\|razor_dflipflop:\\G1:6:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:IRlatch_DX\|razor_dflipflop:\\G1:2:d\|output " "Info: Detected ripple clock \"razor_latch:IRlatch_DX\|razor_dflipflop:\\G1:2:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:IRlatch_DX\|razor_dflipflop:\\G1:2:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:IRlatch_DX\|razor_dflipflop:\\G1:3:d\|output " "Info: Detected ripple clock \"razor_latch:IRlatch_DX\|razor_dflipflop:\\G1:3:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:IRlatch_DX\|razor_dflipflop:\\G1:3:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal0~1 " "Info: Detected gated clock \"Equal0~1\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 376 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regFile_in\[0\] " "Info: Detected gated clock \"regFile_in\[0\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 168 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regFile_in\[0\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in\[11\] " "Info: Detected gated clock \"alu_a_in\[11\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in\[11\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|comb~14 " "Info: Detected gated clock \"alu:alu_compo\|comb~14\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|comb~14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in\[10\] " "Info: Detected gated clock \"alu_a_in\[10\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in\[10\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|ls_32bit:leftshift\|ls_1bit:ls1\|data_result\[5\] " "Info: Detected gated clock \"alu:alu_compo\|ls_32bit:leftshift\|ls_1bit:ls1\|data_result\[5\]\" as buffer" {  } { { "hw3/ls_1bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/ls_1bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|ls_32bit:leftshift\|ls_1bit:ls1\|data_result\[5\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_1bit:rs1\|data_result\[5\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_1bit:rs1\|data_result\[5\]\" as buffer" {  } { { "hw3/rs_1bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/rs_1bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_1bit:rs1\|data_result\[5\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_b_in\[5\] " "Info: Detected gated clock \"alu_b_in\[5\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 175 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_b_in\[5\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in\[5\] " "Info: Detected gated clock \"alu_a_in\[5\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in\[5\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:29:IFF3:1:G2:halfadder3\|carryout " "Info: Detected gated clock \"alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:29:IFF3:1:G2:halfadder3\|carryout\" as buffer" {  } { { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:29:IFF3:1:G2:halfadder3\|carryout" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:29:IFF3:2:G2:halfadder3\|sum " "Info: Detected gated clock \"alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:29:IFF3:2:G2:halfadder3\|sum\" as buffer" {  } { { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:29:IFF3:2:G2:halfadder3\|sum" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:28:IFF3:0:G2:halfadder3\|carryout " "Info: Detected gated clock \"alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:28:IFF3:0:G2:halfadder3\|carryout\" as buffer" {  } { { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:28:IFF3:0:G2:halfadder3\|carryout" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_1bit:rs1\|data_result\[4\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_1bit:rs1\|data_result\[4\]\" as buffer" {  } { { "hw3/rs_1bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/rs_1bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_1bit:rs1\|data_result\[4\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|ls_32bit:leftshift\|ls_1bit:ls1\|data_result\[4\] " "Info: Detected gated clock \"alu:alu_compo\|ls_32bit:leftshift\|ls_1bit:ls1\|data_result\[4\]\" as buffer" {  } { { "hw3/ls_1bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/ls_1bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|ls_32bit:leftshift\|ls_1bit:ls1\|data_result\[4\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in\[4\] " "Info: Detected gated clock \"alu_a_in\[4\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in\[4\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_b_in\[4\] " "Info: Detected gated clock \"alu_b_in\[4\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 175 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_b_in\[4\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_b_in\[3\] " "Info: Detected gated clock \"alu_b_in\[3\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 175 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_b_in\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in\[3\] " "Info: Detected gated clock \"alu_a_in\[3\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_1bit:rs1\|data_result\[3\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_1bit:rs1\|data_result\[3\]\" as buffer" {  } { { "hw3/rs_1bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/rs_1bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_1bit:rs1\|data_result\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|ls_32bit:leftshift\|ls_1bit:ls1\|data_result\[3\] " "Info: Detected gated clock \"alu:alu_compo\|ls_32bit:leftshift\|ls_1bit:ls1\|data_result\[3\]\" as buffer" {  } { { "hw3/ls_1bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/ls_1bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|ls_32bit:leftshift\|ls_1bit:ls1\|data_result\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:30:IFF3:1:G2:halfadder3\|carryout " "Info: Detected gated clock \"alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:30:IFF3:1:G2:halfadder3\|carryout\" as buffer" {  } { { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:30:IFF3:1:G2:halfadder3\|carryout" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:31:IFF3:2:G1:G3:halfadder1\|carryout " "Info: Detected gated clock \"alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:31:IFF3:2:G1:G3:halfadder1\|carryout\" as buffer" {  } { { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:31:IFF3:2:G1:G3:halfadder1\|carryout" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:31:IFF3:3:G1:G3:halfadder1\|sum " "Info: Detected gated clock \"alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:31:IFF3:3:G1:G3:halfadder1\|sum\" as buffer" {  } { { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:31:IFF3:3:G1:G3:halfadder1\|sum" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:30:IFF3:0:G2:halfadder3\|carryout " "Info: Detected gated clock \"alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:30:IFF3:0:G2:halfadder3\|carryout\" as buffer" {  } { { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:30:IFF3:0:G2:halfadder3\|carryout" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF1:2:firstrow\|sum " "Info: Detected gated clock \"alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF1:2:firstrow\|sum\" as buffer" {  } { { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF1:2:firstrow\|sum" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:31:IFF3:1:G1:G3:halfadder1\|carryout " "Info: Detected gated clock \"alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:31:IFF3:1:G1:G3:halfadder1\|carryout\" as buffer" {  } { { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:31:IFF3:1:G1:G3:halfadder1\|carryout" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF1:1:firstrow\|carryout " "Info: Detected gated clock \"alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF1:1:firstrow\|carryout\" as buffer" {  } { { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF1:1:firstrow\|carryout" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|ls_32bit:leftshift\|ls_1bit:ls1\|data_result\[2\] " "Info: Detected gated clock \"alu:alu_compo\|ls_32bit:leftshift\|ls_1bit:ls1\|data_result\[2\]\" as buffer" {  } { { "hw3/ls_1bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/ls_1bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|ls_32bit:leftshift\|ls_1bit:ls1\|data_result\[2\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_1bit:rs1\|data_result\[2\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_1bit:rs1\|data_result\[2\]\" as buffer" {  } { { "hw3/rs_1bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/rs_1bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_1bit:rs1\|data_result\[2\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in\[2\] " "Info: Detected gated clock \"alu_a_in\[2\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in\[2\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_b_in\[2\] " "Info: Detected gated clock \"alu_b_in\[2\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 175 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_b_in\[2\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|data_result\[1\]~54 " "Info: Detected gated clock \"alu:alu_compo\|data_result\[1\]~54\" as buffer" {  } { { "hw3/alu.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/alu.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|data_result\[1\]~54" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|ls_32bit:leftshift\|ls_1bit:ls1\|data_result\[1\] " "Info: Detected gated clock \"alu:alu_compo\|ls_32bit:leftshift\|ls_1bit:ls1\|data_result\[1\]\" as buffer" {  } { { "hw3/ls_1bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/ls_1bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|ls_32bit:leftshift\|ls_1bit:ls1\|data_result\[1\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|comb~6 " "Info: Detected gated clock \"alu:alu_compo\|comb~6\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|comb~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_b_in\[1\] " "Info: Detected gated clock \"alu_b_in\[1\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 175 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_b_in\[1\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in\[1\] " "Info: Detected gated clock \"alu_a_in\[1\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in\[1\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_2bit:rs2\|data_result\[2\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_2bit:rs2\|data_result\[2\]\" as buffer" {  } { { "hw3/rs_2bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/rs_2bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_2bit:rs2\|data_result\[2\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|data_result\[0\]~48 " "Info: Detected gated clock \"alu:alu_compo\|data_result\[0\]~48\" as buffer" {  } { { "hw3/alu.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/alu.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|data_result\[0\]~48" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|ls_32bit:leftshift\|ls_2bit:ls2\|data_result\[0\]~32 " "Info: Detected gated clock \"alu:alu_compo\|ls_32bit:leftshift\|ls_2bit:ls2\|data_result\[0\]~32\" as buffer" {  } { { "hw3/ls_2bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/ls_2bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|ls_32bit:leftshift\|ls_2bit:ls2\|data_result\[0\]~32" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|data_result\[0\]~49 " "Info: Detected gated clock \"alu:alu_compo\|data_result\[0\]~49\" as buffer" {  } { { "hw3/alu.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/alu.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|data_result\[0\]~49" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:IRlatch_DX\|razor_dflipflop:\\G1:7:d\|output " "Info: Detected ripple clock \"razor_latch:IRlatch_DX\|razor_dflipflop:\\G1:7:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:IRlatch_DX\|razor_dflipflop:\\G1:7:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_2bit:rs2\|data_result\[0\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_2bit:rs2\|data_result\[0\]\" as buffer" {  } { { "hw3/rs_2bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/rs_2bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_2bit:rs2\|data_result\[0\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_2bit:rs2\|data_result\[1\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_2bit:rs2\|data_result\[1\]\" as buffer" {  } { { "hw3/rs_2bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/rs_2bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_2bit:rs2\|data_result\[1\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|comb~10 " "Info: Detected gated clock \"alu:alu_compo\|comb~10\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|comb~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in\[0\] " "Info: Detected gated clock \"alu_a_in\[0\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 174 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in\[0\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_b_in\[0\] " "Info: Detected gated clock \"alu_b_in\[0\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 175 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_b_in\[0\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_op\[2\]~2 " "Info: Detected gated clock \"alu_op\[2\]~2\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 176 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_op\[2\]~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|comb~19 " "Info: Detected gated clock \"alu:alu_compo\|comb~19\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|comb~19" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_op\[0\]~0 " "Info: Detected gated clock \"alu_op\[0\]~0\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 176 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_op\[0\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_op\[1\]~1 " "Info: Detected gated clock \"alu_op\[1\]~1\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 176 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_op\[1\]~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:IRlatch_DX\|razor_dflipflop:\\G1:29:d\|output " "Info: Detected ripple clock \"razor_latch:IRlatch_DX\|razor_dflipflop:\\G1:29:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:IRlatch_DX\|razor_dflipflop:\\G1:29:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:IRlatch_DX\|razor_dflipflop:\\G1:31:d\|output " "Info: Detected ripple clock \"razor_latch:IRlatch_DX\|razor_dflipflop:\\G1:31:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:IRlatch_DX\|razor_dflipflop:\\G1:31:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:IRlatch_DX\|razor_dflipflop:\\G1:30:d\|output " "Info: Detected ripple clock \"razor_latch:IRlatch_DX\|razor_dflipflop:\\G1:30:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:IRlatch_DX\|razor_dflipflop:\\G1:30:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|data_result\[5\]~66 " "Info: Detected gated clock \"alu:alu_compo\|data_result\[5\]~66\" as buffer" {  } { { "hw3/alu.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/alu.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|data_result\[5\]~66" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|data_result\[5\]~67 " "Info: Detected gated clock \"alu:alu_compo\|data_result\[5\]~67\" as buffer" {  } { { "hw3/alu.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/alu.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|data_result\[5\]~67" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:27:IFF3:0:G2:halfadder3\|sum " "Info: Detected gated clock \"alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:27:IFF3:0:G2:halfadder3\|sum\" as buffer" {  } { { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:27:IFF3:0:G2:halfadder3\|sum" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|data_result\[4\]~63 " "Info: Detected gated clock \"alu:alu_compo\|data_result\[4\]~63\" as buffer" {  } { { "hw3/alu.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/alu.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|data_result\[4\]~63" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|data_result\[4\]~64 " "Info: Detected gated clock \"alu:alu_compo\|data_result\[4\]~64\" as buffer" {  } { { "hw3/alu.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/alu.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|data_result\[4\]~64" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|data_result\[3\]~61 " "Info: Detected gated clock \"alu:alu_compo\|data_result\[3\]~61\" as buffer" {  } { { "hw3/alu.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/alu.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|data_result\[3\]~61" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|data_result\[3\]~60 " "Info: Detected gated clock \"alu:alu_compo\|data_result\[3\]~60\" as buffer" {  } { { "hw3/alu.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/alu.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|data_result\[3\]~60" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:29:IFF3:0:G2:halfadder3\|sum " "Info: Detected gated clock \"alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:29:IFF3:0:G2:halfadder3\|sum\" as buffer" {  } { { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:29:IFF3:0:G2:halfadder3\|sum" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|comb~2 " "Info: Detected gated clock \"alu:alu_compo\|comb~2\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|comb~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|data_result\[2\]~57 " "Info: Detected gated clock \"alu:alu_compo\|data_result\[2\]~57\" as buffer" {  } { { "hw3/alu.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/alu.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|data_result\[2\]~57" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|data_result\[2\]~58 " "Info: Detected gated clock \"alu:alu_compo\|data_result\[2\]~58\" as buffer" {  } { { "hw3/alu.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/alu.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|data_result\[2\]~58" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|data_result\[1\]~53 " "Info: Detected gated clock \"alu:alu_compo\|data_result\[1\]~53\" as buffer" {  } { { "hw3/alu.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/alu.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|data_result\[1\]~53" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_1bit:rs1\|data_result\[1\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_1bit:rs1\|data_result\[1\]\" as buffer" {  } { { "hw3/rs_1bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/rs_1bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_1bit:rs1\|data_result\[1\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|data_result\[0\]~50 " "Info: Detected gated clock \"alu:alu_compo\|data_result\[0\]~50\" as buffer" {  } { { "hw3/alu.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/alu.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|data_result\[0\]~50" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_1bit:rs1\|data_result\[0\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_1bit:rs1\|data_result\[0\]\" as buffer" {  } { { "hw3/rs_1bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/rs_1bit.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_1bit:rs1\|data_result\[0\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|data_result\[0\]~51 " "Info: Detected gated clock \"alu:alu_compo\|data_result\[0\]~51\" as buffer" {  } { { "hw3/alu.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/alu.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|data_result\[0\]~51" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|comb~18 " "Info: Detected gated clock \"alu:alu_compo\|comb~18\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|comb~18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:IRlatch_DX\|razor_dflipflop:\\G1:28:d\|output " "Info: Detected ripple clock \"razor_latch:IRlatch_DX\|razor_dflipflop:\\G1:28:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:IRlatch_DX\|razor_dflipflop:\\G1:28:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:IRlatch_DX\|razor_dflipflop:\\G1:27:d\|output " "Info: Detected ripple clock \"razor_latch:IRlatch_DX\|razor_dflipflop:\\G1:27:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:IRlatch_DX\|razor_dflipflop:\\G1:27:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|data_result\[5\]~68 " "Info: Detected gated clock \"alu:alu_compo\|data_result\[5\]~68\" as buffer" {  } { { "hw3/alu.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/alu.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|data_result\[5\]~68" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|data_result\[4\]~65 " "Info: Detected gated clock \"alu:alu_compo\|data_result\[4\]~65\" as buffer" {  } { { "hw3/alu.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/alu.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|data_result\[4\]~65" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|data_result\[3\]~62 " "Info: Detected gated clock \"alu:alu_compo\|data_result\[3\]~62\" as buffer" {  } { { "hw3/alu.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/alu.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|data_result\[3\]~62" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|data_result\[2\]~59 " "Info: Detected gated clock \"alu:alu_compo\|data_result\[2\]~59\" as buffer" {  } { { "hw3/alu.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/alu.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|data_result\[2\]~59" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|data_result\[0\]~52 " "Info: Detected gated clock \"alu:alu_compo\|data_result\[0\]~52\" as buffer" {  } { { "hw3/alu.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/alu.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|data_result\[0\]~52" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:Blatch_DX\|razor_dflipflop:\\G1:0:d\|output " "Info: Detected ripple clock \"razor_latch:Blatch_DX\|razor_dflipflop:\\G1:0:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:Blatch_DX\|razor_dflipflop:\\G1:0:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:IRlatch_XM\|razor_dflipflop:\\G1:29:d\|output " "Info: Detected ripple clock \"razor_latch:IRlatch_XM\|razor_dflipflop:\\G1:29:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:IRlatch_XM\|razor_dflipflop:\\G1:29:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:IRlatch_XM\|razor_dflipflop:\\G1:31:d\|output " "Info: Detected ripple clock \"razor_latch:IRlatch_XM\|razor_dflipflop:\\G1:31:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:IRlatch_XM\|razor_dflipflop:\\G1:31:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:IRlatch_XM\|razor_dflipflop:\\G1:30:d\|output " "Info: Detected ripple clock \"razor_latch:IRlatch_XM\|razor_dflipflop:\\G1:30:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:IRlatch_XM\|razor_dflipflop:\\G1:30:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:IRlatch_XM\|razor_dflipflop:\\G1:28:d\|output " "Info: Detected ripple clock \"razor_latch:IRlatch_XM\|razor_dflipflop:\\G1:28:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:IRlatch_XM\|razor_dflipflop:\\G1:28:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:Olatch_XM\|razor_dflipflop:\\G1:11:d\|output " "Info: Detected ripple clock \"razor_latch:Olatch_XM\|razor_dflipflop:\\G1:11:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:Olatch_XM\|razor_dflipflop:\\G1:11:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:Olatch_XM\|razor_dflipflop:\\G1:10:d\|output " "Info: Detected ripple clock \"razor_latch:Olatch_XM\|razor_dflipflop:\\G1:10:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:Olatch_XM\|razor_dflipflop:\\G1:10:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:Olatch_XM\|razor_dflipflop:\\G1:9:d\|output " "Info: Detected ripple clock \"razor_latch:Olatch_XM\|razor_dflipflop:\\G1:9:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:Olatch_XM\|razor_dflipflop:\\G1:9:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:Olatch_XM\|razor_dflipflop:\\G1:8:d\|output " "Info: Detected ripple clock \"razor_latch:Olatch_XM\|razor_dflipflop:\\G1:8:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:Olatch_XM\|razor_dflipflop:\\G1:8:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:Olatch_XM\|razor_dflipflop:\\G1:7:d\|output " "Info: Detected ripple clock \"razor_latch:Olatch_XM\|razor_dflipflop:\\G1:7:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:Olatch_XM\|razor_dflipflop:\\G1:7:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:Olatch_XM\|razor_dflipflop:\\G1:6:d\|output " "Info: Detected ripple clock \"razor_latch:Olatch_XM\|razor_dflipflop:\\G1:6:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:Olatch_XM\|razor_dflipflop:\\G1:6:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:Olatch_XM\|razor_dflipflop:\\G1:5:d\|output " "Info: Detected ripple clock \"razor_latch:Olatch_XM\|razor_dflipflop:\\G1:5:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:Olatch_XM\|razor_dflipflop:\\G1:5:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:Olatch_XM\|razor_dflipflop:\\G1:4:d\|output " "Info: Detected ripple clock \"razor_latch:Olatch_XM\|razor_dflipflop:\\G1:4:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:Olatch_XM\|razor_dflipflop:\\G1:4:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:Olatch_XM\|razor_dflipflop:\\G1:3:d\|output " "Info: Detected ripple clock \"razor_latch:Olatch_XM\|razor_dflipflop:\\G1:3:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:Olatch_XM\|razor_dflipflop:\\G1:3:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:Olatch_XM\|razor_dflipflop:\\G1:2:d\|output " "Info: Detected ripple clock \"razor_latch:Olatch_XM\|razor_dflipflop:\\G1:2:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:Olatch_XM\|razor_dflipflop:\\G1:2:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:Olatch_XM\|razor_dflipflop:\\G1:1:d\|output " "Info: Detected ripple clock \"razor_latch:Olatch_XM\|razor_dflipflop:\\G1:1:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:Olatch_XM\|razor_dflipflop:\\G1:1:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "razor_latch:Olatch_XM\|razor_dflipflop:\\G1:0:d\|output " "Info: Detected ripple clock \"razor_latch:Olatch_XM\|razor_dflipflop:\\G1:0:d\|output\" as buffer" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "razor_latch:Olatch_XM\|razor_dflipflop:\\G1:0:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_address_reg11 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 36 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_address_reg10 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 36 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_address_reg9 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 36 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_address_reg8 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 36 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_address_reg7 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 36 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_address_reg6 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 36 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_address_reg5 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 36 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_address_reg4 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 36 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_address_reg3 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 36 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_address_reg2 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 36 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_address_reg1 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 36 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_address_reg0 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 36 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_we_reg " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_we_reg\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 36 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_we_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[0\] " "Info: Detected gated clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[0\]\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/db/altsyncram_vqc1.tdf" 32 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[0\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register razor_latch:IRlatch_MW\|razor_dflipflop:\\G1:24:d\|output register reg_32:PC_set_val\|dflipflop:\\G1:13:d\|output 14.36 MHz 69.624 ns Internal " "Info: Clock \"clock\" has Internal fmax of 14.36 MHz between source register \"razor_latch:IRlatch_MW\|razor_dflipflop:\\G1:24:d\|output\" and destination register \"reg_32:PC_set_val\|dflipflop:\\G1:13:d\|output\" (period= 69.624 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "48.225 ns + Longest register register " "Info: + Longest register to register delay is 48.225 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns razor_latch:IRlatch_MW\|razor_dflipflop:\\G1:24:d\|output 1 REG LCFF_X47_Y10_N25 43 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y10_N25; Fanout = 43; REG Node = 'razor_latch:IRlatch_MW\|razor_dflipflop:\\G1:24:d\|output'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { razor_latch:IRlatch_MW|razor_dflipflop:\G1:24:d|output } "NODE_NAME" } } { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.521 ns) 1.518 ns addr_eq:rtDX_eq_rdMW\|equal~3 2 COMB LCCOMB_X47_Y14_N12 2 " "Info: 2: + IC(0.997 ns) + CELL(0.521 ns) = 1.518 ns; Loc. = LCCOMB_X47_Y14_N12; Fanout = 2; COMB Node = 'addr_eq:rtDX_eq_rdMW\|equal~3'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.518 ns" { razor_latch:IRlatch_MW|razor_dflipflop:\G1:24:d|output addr_eq:rtDX_eq_rdMW|equal~3 } "NODE_NAME" } } { "addr_eq.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/addr_eq.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.857 ns) + CELL(0.322 ns) 4.697 ns alu_b_in~72 3 COMB LCCOMB_X46_Y16_N4 8 " "Info: 3: + IC(2.857 ns) + CELL(0.322 ns) = 4.697 ns; Loc. = LCCOMB_X46_Y16_N4; Fanout = 8; COMB Node = 'alu_b_in~72'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.179 ns" { addr_eq:rtDX_eq_rdMW|equal~3 alu_b_in~72 } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 175 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.326 ns) + CELL(0.521 ns) 5.544 ns alu_b_in\[11\]~116 4 COMB LCCOMB_X46_Y16_N0 40 " "Info: 4: + IC(0.326 ns) + CELL(0.521 ns) = 5.544 ns; Loc. = LCCOMB_X46_Y16_N0; Fanout = 40; COMB Node = 'alu_b_in\[11\]~116'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.847 ns" { alu_b_in~72 alu_b_in[11]~116 } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 175 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.178 ns) 6.651 ns alu_b_in\[12\]~136 5 COMB LCCOMB_X46_Y18_N10 1 " "Info: 5: + IC(0.929 ns) + CELL(0.178 ns) = 6.651 ns; Loc. = LCCOMB_X46_Y18_N10; Fanout = 1; COMB Node = 'alu_b_in\[12\]~136'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.107 ns" { alu_b_in[11]~116 alu_b_in[12]~136 } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 175 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.293 ns) + CELL(0.178 ns) 7.122 ns alu_b_in\[12\]~137 6 COMB LCCOMB_X46_Y18_N4 2 " "Info: 6: + IC(0.293 ns) + CELL(0.178 ns) = 7.122 ns; Loc. = LCCOMB_X46_Y18_N4; Fanout = 2; COMB Node = 'alu_b_in\[12\]~137'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.471 ns" { alu_b_in[12]~136 alu_b_in[12]~137 } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 175 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.874 ns) + CELL(0.178 ns) 8.174 ns alu:alu_compo\|carrysaveadder:addsub\|opB_buffer\[12\] 7 COMB LCCOMB_X43_Y18_N18 7 " "Info: 7: + IC(0.874 ns) + CELL(0.178 ns) = 8.174 ns; Loc. = LCCOMB_X43_Y18_N18; Fanout = 7; COMB Node = 'alu:alu_compo\|carrysaveadder:addsub\|opB_buffer\[12\]'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { alu_b_in[12]~137 alu:alu_compo|carrysaveadder:addsub|opB_buffer[12] } "NODE_NAME" } } { "hw3/carrysaveadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/carrysaveadder.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.521 ns) 9.027 ns alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:31:IFF3:13:G1:G3:halfadder1\|sum 8 COMB LCCOMB_X43_Y18_N22 4 " "Info: 8: + IC(0.332 ns) + CELL(0.521 ns) = 9.027 ns; Loc. = LCCOMB_X43_Y18_N22; Fanout = 4; COMB Node = 'alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:31:IFF3:13:G1:G3:halfadder1\|sum'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.853 ns" { alu:alu_compo|carrysaveadder:addsub|opB_buffer[12] alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:31:IFF3:13:G1:G3:halfadder1|sum } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.555 ns) + CELL(0.322 ns) 9.904 ns alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:30:IFF3:12:G2:halfadder3\|sum 9 COMB LCCOMB_X43_Y18_N24 3 " "Info: 9: + IC(0.555 ns) + CELL(0.322 ns) = 9.904 ns; Loc. = LCCOMB_X43_Y18_N24; Fanout = 3; COMB Node = 'alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:30:IFF3:12:G2:halfadder3\|sum'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.877 ns" { alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:31:IFF3:13:G1:G3:halfadder1|sum alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:30:IFF3:12:G2:halfadder3|sum } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.521 ns) 11.332 ns alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:28:IFF3:10:G2:halfadder3\|sum 10 COMB LCCOMB_X44_Y20_N2 5 " "Info: 10: + IC(0.907 ns) + CELL(0.521 ns) = 11.332 ns; Loc. = LCCOMB_X44_Y20_N2; Fanout = 5; COMB Node = 'alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:28:IFF3:10:G2:halfadder3\|sum'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.428 ns" { alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:30:IFF3:12:G2:halfadder3|sum alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:28:IFF3:10:G2:halfadder3|sum } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.887 ns) + CELL(0.178 ns) 12.397 ns alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:27:IFF3:9:G2:halfadder3\|carryout 11 COMB LCCOMB_X44_Y23_N8 3 " "Info: 11: + IC(0.887 ns) + CELL(0.178 ns) = 12.397 ns; Loc. = LCCOMB_X44_Y23_N8; Fanout = 3; COMB Node = 'alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:27:IFF3:9:G2:halfadder3\|carryout'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.065 ns" { alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:28:IFF3:10:G2:halfadder3|sum alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:27:IFF3:9:G2:halfadder3|carryout } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.485 ns) 13.798 ns alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:25:IFF3:9:G2:halfadder3\|carryout 12 COMB LCCOMB_X43_Y20_N28 2 " "Info: 12: + IC(0.916 ns) + CELL(0.485 ns) = 13.798 ns; Loc. = LCCOMB_X43_Y20_N28; Fanout = 2; COMB Node = 'alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:25:IFF3:9:G2:halfadder3\|carryout'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.401 ns" { alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:27:IFF3:9:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:25:IFF3:9:G2:halfadder3|carryout } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.569 ns) + CELL(0.545 ns) 14.912 ns alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:24:IFF3:9:G2:halfadder3\|carryout 13 COMB LCCOMB_X43_Y20_N4 4 " "Info: 13: + IC(0.569 ns) + CELL(0.545 ns) = 14.912 ns; Loc. = LCCOMB_X43_Y20_N4; Fanout = 4; COMB Node = 'alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:24:IFF3:9:G2:halfadder3\|carryout'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.114 ns" { alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:25:IFF3:9:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:24:IFF3:9:G2:halfadder3|carryout } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.317 ns) + CELL(0.521 ns) 15.750 ns alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:22:IFF3:8:G2:halfadder3\|sum 14 COMB LCCOMB_X43_Y20_N22 3 " "Info: 14: + IC(0.317 ns) + CELL(0.521 ns) = 15.750 ns; Loc. = LCCOMB_X43_Y20_N22; Fanout = 3; COMB Node = 'alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:22:IFF3:8:G2:halfadder3\|sum'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.838 ns" { alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:24:IFF3:9:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:22:IFF3:8:G2:halfadder3|sum } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.323 ns) + CELL(0.178 ns) 16.251 ns alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:21:IFF3:7:G2:halfadder3\|carryout 15 COMB LCCOMB_X43_Y20_N2 3 " "Info: 15: + IC(0.323 ns) + CELL(0.178 ns) = 16.251 ns; Loc. = LCCOMB_X43_Y20_N2; Fanout = 3; COMB Node = 'alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:21:IFF3:7:G2:halfadder3\|carryout'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:22:IFF3:8:G2:halfadder3|sum alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:21:IFF3:7:G2:halfadder3|carryout } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.512 ns) + CELL(0.178 ns) 17.941 ns alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:20:IFF3:7:G2:halfadder3\|carryout 16 COMB LCCOMB_X40_Y22_N8 3 " "Info: 16: + IC(1.512 ns) + CELL(0.178 ns) = 17.941 ns; Loc. = LCCOMB_X40_Y22_N8; Fanout = 3; COMB Node = 'alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:20:IFF3:7:G2:halfadder3\|carryout'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.690 ns" { alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:21:IFF3:7:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:20:IFF3:7:G2:halfadder3|carryout } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.330 ns) + CELL(0.521 ns) 18.792 ns alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:18:IFF3:6:G2:halfadder3\|sum 17 COMB LCCOMB_X40_Y22_N6 5 " "Info: 17: + IC(0.330 ns) + CELL(0.521 ns) = 18.792 ns; Loc. = LCCOMB_X40_Y22_N6; Fanout = 5; COMB Node = 'alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:18:IFF3:6:G2:halfadder3\|sum'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.851 ns" { alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:20:IFF3:7:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:18:IFF3:6:G2:halfadder3|sum } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.170 ns) + CELL(0.322 ns) 20.284 ns alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:15:IFF3:3:G2:halfadder3\|carryout 18 COMB LCCOMB_X44_Y21_N6 2 " "Info: 18: + IC(1.170 ns) + CELL(0.322 ns) = 20.284 ns; Loc. = LCCOMB_X44_Y21_N6; Fanout = 2; COMB Node = 'alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:15:IFF3:3:G2:halfadder3\|carryout'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:18:IFF3:6:G2:halfadder3|sum alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:15:IFF3:3:G2:halfadder3|carryout } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.335 ns) + CELL(0.544 ns) 21.163 ns alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:14:IFF3:3:G2:halfadder3\|sum 19 COMB LCCOMB_X44_Y21_N26 4 " "Info: 19: + IC(0.335 ns) + CELL(0.544 ns) = 21.163 ns; Loc. = LCCOMB_X44_Y21_N26; Fanout = 4; COMB Node = 'alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:14:IFF3:3:G2:halfadder3\|sum'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.879 ns" { alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:15:IFF3:3:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:14:IFF3:3:G2:halfadder3|sum } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.220 ns) + CELL(0.521 ns) 22.904 ns alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:12:IFF3:2:G2:halfadder3\|sum 20 COMB LCCOMB_X41_Y18_N12 2 " "Info: 20: + IC(1.220 ns) + CELL(0.521 ns) = 22.904 ns; Loc. = LCCOMB_X41_Y18_N12; Fanout = 2; COMB Node = 'alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:12:IFF3:2:G2:halfadder3\|sum'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.741 ns" { alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:14:IFF3:3:G2:halfadder3|sum alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:12:IFF3:2:G2:halfadder3|sum } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.545 ns) 23.764 ns alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:10:IFF3:0:G2:halfadder3\|sum 21 COMB LCCOMB_X41_Y18_N14 1 " "Info: 21: + IC(0.315 ns) + CELL(0.545 ns) = 23.764 ns; Loc. = LCCOMB_X41_Y18_N14; Fanout = 1; COMB Node = 'alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:10:IFF3:0:G2:halfadder3\|sum'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.860 ns" { alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:12:IFF3:2:G2:halfadder3|sum alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:10:IFF3:0:G2:halfadder3|sum } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.319 ns) 24.385 ns alu:alu_compo\|data_result\[21\]~159 22 COMB LCCOMB_X41_Y18_N24 4 " "Info: 22: + IC(0.302 ns) + CELL(0.319 ns) = 24.385 ns; Loc. = LCCOMB_X41_Y18_N24; Fanout = 4; COMB Node = 'alu:alu_compo\|data_result\[21\]~159'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:10:IFF3:0:G2:halfadder3|sum alu:alu_compo|data_result[21]~159 } "NODE_NAME" } } { "hw3/alu.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/alu.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.322 ns) 25.023 ns regFile_rA\[21\]~435 23 COMB LCCOMB_X41_Y18_N0 1 " "Info: 23: + IC(0.316 ns) + CELL(0.322 ns) = 25.023 ns; Loc. = LCCOMB_X41_Y18_N0; Fanout = 1; COMB Node = 'regFile_rA\[21\]~435'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.638 ns" { alu:alu_compo|data_result[21]~159 regFile_rA[21]~435 } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 184 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.178 ns) 25.499 ns regFile_rA\[21\]~436 24 COMB LCCOMB_X41_Y18_N18 10 " "Info: 24: + IC(0.298 ns) + CELL(0.178 ns) = 25.499 ns; Loc. = LCCOMB_X41_Y18_N18; Fanout = 10; COMB Node = 'regFile_rA\[21\]~436'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.476 ns" { regFile_rA[21]~435 regFile_rA[21]~436 } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 184 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.247 ns) + CELL(0.322 ns) 27.068 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:31:IFF3:21:G1:G3:halfadder1\|carryout~1 25 COMB LCCOMB_X38_Y19_N18 2 " "Info: 25: + IC(1.247 ns) + CELL(0.322 ns) = 27.068 ns; Loc. = LCCOMB_X38_Y19_N18; Fanout = 2; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:31:IFF3:21:G1:G3:halfadder1\|carryout~1'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { regFile_rA[21]~436 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:31:IFF3:21:G1:G3:halfadder1|carryout~1 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.848 ns) + CELL(0.544 ns) 28.460 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:29:IFF3:20:G2:halfadder3\|carryout~1 26 COMB LCCOMB_X38_Y19_N4 6 " "Info: 26: + IC(0.848 ns) + CELL(0.544 ns) = 28.460 ns; Loc. = LCCOMB_X38_Y19_N4; Fanout = 6; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:29:IFF3:20:G2:halfadder3\|carryout~1'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.392 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:31:IFF3:21:G1:G3:halfadder1|carryout~1 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:29:IFF3:20:G2:halfadder3|carryout~1 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.545 ns) 29.848 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:27:IFF3:20:G2:halfadder3\|sum~1 27 COMB LCCOMB_X36_Y19_N14 1 " "Info: 27: + IC(0.843 ns) + CELL(0.545 ns) = 29.848 ns; Loc. = LCCOMB_X36_Y19_N14; Fanout = 1; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:27:IFF3:20:G2:halfadder3\|sum~1'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.388 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:29:IFF3:20:G2:halfadder3|carryout~1 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:27:IFF3:20:G2:halfadder3|sum~1 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.322 ns) 30.472 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:27:IFF3:20:G2:halfadder3\|sum~2 28 COMB LCCOMB_X36_Y19_N24 6 " "Info: 28: + IC(0.302 ns) + CELL(0.322 ns) = 30.472 ns; Loc. = LCCOMB_X36_Y19_N24; Fanout = 6; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:27:IFF3:20:G2:halfadder3\|sum~2'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.624 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:27:IFF3:20:G2:halfadder3|sum~1 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:27:IFF3:20:G2:halfadder3|sum~2 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.811 ns) + CELL(0.178 ns) 31.461 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:24:IFF3:17:G2:halfadder3\|sum 29 COMB LCCOMB_X38_Y19_N24 8 " "Info: 29: + IC(0.811 ns) + CELL(0.178 ns) = 31.461 ns; Loc. = LCCOMB_X38_Y19_N24; Fanout = 8; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:24:IFF3:17:G2:halfadder3\|sum'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.989 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:27:IFF3:20:G2:halfadder3|sum~2 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:24:IFF3:17:G2:halfadder3|sum } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.195 ns) + CELL(0.178 ns) 32.834 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:20:IFF3:14:G2:halfadder3\|sum~2 30 COMB LCCOMB_X40_Y18_N2 1 " "Info: 30: + IC(1.195 ns) + CELL(0.178 ns) = 32.834 ns; Loc. = LCCOMB_X40_Y18_N2; Fanout = 1; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:20:IFF3:14:G2:halfadder3\|sum~2'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.373 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:24:IFF3:17:G2:halfadder3|sum comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:20:IFF3:14:G2:halfadder3|sum~2 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.154 ns) + CELL(0.178 ns) 34.166 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:20:IFF3:14:G2:halfadder3\|sum~3 31 COMB LCCOMB_X38_Y19_N6 8 " "Info: 31: + IC(1.154 ns) + CELL(0.178 ns) = 34.166 ns; Loc. = LCCOMB_X38_Y19_N6; Fanout = 8; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:20:IFF3:14:G2:halfadder3\|sum~3'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.332 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:20:IFF3:14:G2:halfadder3|sum~2 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:20:IFF3:14:G2:halfadder3|sum~3 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.178 ns) 35.262 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:17:IFF3:11:G2:halfadder3\|carryout~1 32 COMB LCCOMB_X37_Y18_N0 1 " "Info: 32: + IC(0.918 ns) + CELL(0.178 ns) = 35.262 ns; Loc. = LCCOMB_X37_Y18_N0; Fanout = 1; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:17:IFF3:11:G2:halfadder3\|carryout~1'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.096 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:20:IFF3:14:G2:halfadder3|sum~3 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:17:IFF3:11:G2:halfadder3|carryout~1 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.178 ns) 35.730 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:17:IFF3:11:G2:halfadder3\|carryout~2 33 COMB LCCOMB_X37_Y18_N10 2 " "Info: 33: + IC(0.290 ns) + CELL(0.178 ns) = 35.730 ns; Loc. = LCCOMB_X37_Y18_N10; Fanout = 2; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:17:IFF3:11:G2:halfadder3\|carryout~2'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.468 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:17:IFF3:11:G2:halfadder3|carryout~1 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:17:IFF3:11:G2:halfadder3|carryout~2 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.178 ns) 36.211 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:16:IFF3:11:G2:halfadder3\|sum~2 34 COMB LCCOMB_X37_Y18_N24 7 " "Info: 34: + IC(0.303 ns) + CELL(0.178 ns) = 36.211 ns; Loc. = LCCOMB_X37_Y18_N24; Fanout = 7; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:16:IFF3:11:G2:halfadder3\|sum~2'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.481 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:17:IFF3:11:G2:halfadder3|carryout~2 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:16:IFF3:11:G2:halfadder3|sum~2 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.230 ns) + CELL(0.178 ns) 37.619 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:14:IFF3:9:G2:halfadder3\|carryout~4 35 COMB LCCOMB_X40_Y21_N30 3 " "Info: 35: + IC(1.230 ns) + CELL(0.178 ns) = 37.619 ns; Loc. = LCCOMB_X40_Y21_N30; Fanout = 3; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:14:IFF3:9:G2:halfadder3\|carryout~4'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.408 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:16:IFF3:11:G2:halfadder3|sum~2 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:9:G2:halfadder3|carryout~4 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.326 ns) + CELL(0.177 ns) 38.122 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:14:IFF3:9:G2:halfadder3\|carryout~5 36 COMB LCCOMB_X40_Y21_N16 4 " "Info: 36: + IC(0.326 ns) + CELL(0.177 ns) = 38.122 ns; Loc. = LCCOMB_X40_Y21_N16; Fanout = 4; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:14:IFF3:9:G2:halfadder3\|carryout~5'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.503 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:9:G2:halfadder3|carryout~4 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:9:G2:halfadder3|carryout~5 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.322 ns) 39.286 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:11:IFF3:8:G2:halfadder3\|sum~1 37 COMB LCCOMB_X37_Y20_N20 1 " "Info: 37: + IC(0.842 ns) + CELL(0.322 ns) = 39.286 ns; Loc. = LCCOMB_X37_Y20_N20; Fanout = 1; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:11:IFF3:8:G2:halfadder3\|sum~1'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.164 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:9:G2:halfadder3|carryout~5 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:11:IFF3:8:G2:halfadder3|sum~1 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.322 ns) 39.924 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:11:IFF3:8:G2:halfadder3\|sum~2 38 COMB LCCOMB_X37_Y20_N14 4 " "Info: 38: + IC(0.316 ns) + CELL(0.322 ns) = 39.924 ns; Loc. = LCCOMB_X37_Y20_N14; Fanout = 4; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:11:IFF3:8:G2:halfadder3\|sum~2'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.638 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:11:IFF3:8:G2:halfadder3|sum~1 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:11:IFF3:8:G2:halfadder3|sum~2 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.321 ns) + CELL(0.521 ns) 40.766 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:6:IFF3:4:G2:halfadder3\|sum~2 39 COMB LCCOMB_X37_Y20_N10 3 " "Info: 39: + IC(0.321 ns) + CELL(0.521 ns) = 40.766 ns; Loc. = LCCOMB_X37_Y20_N10; Fanout = 3; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:6:IFF3:4:G2:halfadder3\|sum~2'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.842 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:11:IFF3:8:G2:halfadder3|sum~2 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:6:IFF3:4:G2:halfadder3|sum~2 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.828 ns) + CELL(0.178 ns) 41.772 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:5:IFF3:4:G2:halfadder3\|sum~1 40 COMB LCCOMB_X41_Y20_N0 2 " "Info: 40: + IC(0.828 ns) + CELL(0.178 ns) = 41.772 ns; Loc. = LCCOMB_X41_Y20_N0; Fanout = 2; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:5:IFF3:4:G2:halfadder3\|sum~1'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.006 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:6:IFF3:4:G2:halfadder3|sum~2 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:5:IFF3:4:G2:halfadder3|sum~1 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.542 ns) 43.153 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:5:IFF3:4:G2:halfadder3\|sum~2 41 COMB LCCOMB_X38_Y20_N10 2 " "Info: 41: + IC(0.839 ns) + CELL(0.542 ns) = 43.153 ns; Loc. = LCCOMB_X38_Y20_N10; Fanout = 2; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:5:IFF3:4:G2:halfadder3\|sum~2'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.381 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:5:IFF3:4:G2:halfadder3|sum~1 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:5:IFF3:4:G2:halfadder3|sum~2 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.178 ns) 43.644 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:3:IFF3:2:G2:halfadder3\|sum 42 COMB LCCOMB_X38_Y20_N20 2 " "Info: 42: + IC(0.313 ns) + CELL(0.178 ns) = 43.644 ns; Loc. = LCCOMB_X38_Y20_N20; Fanout = 2; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:3:IFF3:2:G2:halfadder3\|sum'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.491 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:5:IFF3:4:G2:halfadder3|sum~2 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:3:IFF3:2:G2:halfadder3|sum } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.545 ns) 44.521 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:0:IFF3:0:G2:halfadder3\|sum~1 43 COMB LCCOMB_X38_Y20_N0 1 " "Info: 43: + IC(0.332 ns) + CELL(0.545 ns) = 44.521 ns; Loc. = LCCOMB_X38_Y20_N0; Fanout = 1; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:0:IFF3:0:G2:halfadder3\|sum~1'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.877 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:3:IFF3:2:G2:halfadder3|sum comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:0:IFF3:0:G2:halfadder3|sum~1 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.178 ns) 45.002 ns reg_32:PC_set_val\|dflipflop:\\G1:25:d\|output~0 44 COMB LCCOMB_X38_Y20_N16 1 " "Info: 44: + IC(0.303 ns) + CELL(0.178 ns) = 45.002 ns; Loc. = LCCOMB_X38_Y20_N16; Fanout = 1; COMB Node = 'reg_32:PC_set_val\|dflipflop:\\G1:25:d\|output~0'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.481 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:0:IFF3:0:G2:halfadder3|sum~1 reg_32:PC_set_val|dflipflop:\G1:25:d|output~0 } "NODE_NAME" } } { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.314 ns) + CELL(0.322 ns) 45.638 ns reg_32:PC_set_val\|dflipflop:\\G1:25:d\|output~1 45 COMB LCCOMB_X38_Y20_N6 32 " "Info: 45: + IC(0.314 ns) + CELL(0.322 ns) = 45.638 ns; Loc. = LCCOMB_X38_Y20_N6; Fanout = 32; COMB Node = 'reg_32:PC_set_val\|dflipflop:\\G1:25:d\|output~1'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.636 ns" { reg_32:PC_set_val|dflipflop:\G1:25:d|output~0 reg_32:PC_set_val|dflipflop:\G1:25:d|output~1 } "NODE_NAME" } } { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.313 ns) + CELL(0.178 ns) 48.129 ns pc_set_val_buff\[13\]~130 46 COMB LCCOMB_X41_Y7_N12 1 " "Info: 46: + IC(2.313 ns) + CELL(0.178 ns) = 48.129 ns; Loc. = LCCOMB_X41_Y7_N12; Fanout = 1; COMB Node = 'pc_set_val_buff\[13\]~130'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { reg_32:PC_set_val|dflipflop:\G1:25:d|output~1 pc_set_val_buff[13]~130 } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 48.225 ns reg_32:PC_set_val\|dflipflop:\\G1:13:d\|output 47 REG LCFF_X41_Y7_N13 1 " "Info: 47: + IC(0.000 ns) + CELL(0.096 ns) = 48.225 ns; Loc. = LCFF_X41_Y7_N13; Fanout = 1; REG Node = 'reg_32:PC_set_val\|dflipflop:\\G1:13:d\|output'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { pc_set_val_buff[13]~130 reg_32:PC_set_val|dflipflop:\G1:13:d|output } "NODE_NAME" } } { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "15.157 ns ( 31.43 % ) " "Info: Total cell delay = 15.157 ns ( 31.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "33.068 ns ( 68.57 % ) " "Info: Total interconnect delay = 33.068 ns ( 68.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "48.225 ns" { razor_latch:IRlatch_MW|razor_dflipflop:\G1:24:d|output addr_eq:rtDX_eq_rdMW|equal~3 alu_b_in~72 alu_b_in[11]~116 alu_b_in[12]~136 alu_b_in[12]~137 alu:alu_compo|carrysaveadder:addsub|opB_buffer[12] alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:31:IFF3:13:G1:G3:halfadder1|sum alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:30:IFF3:12:G2:halfadder3|sum alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:28:IFF3:10:G2:halfadder3|sum alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:27:IFF3:9:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:25:IFF3:9:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:24:IFF3:9:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:22:IFF3:8:G2:halfadder3|sum alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:21:IFF3:7:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:20:IFF3:7:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:18:IFF3:6:G2:halfadder3|sum alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:15:IFF3:3:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:14:IFF3:3:G2:halfadder3|sum alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:12:IFF3:2:G2:halfadder3|sum alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:10:IFF3:0:G2:halfadder3|sum alu:alu_compo|data_result[21]~159 regFile_rA[21]~435 regFile_rA[21]~436 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:31:IFF3:21:G1:G3:halfadder1|carryout~1 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:29:IFF3:20:G2:halfadder3|carryout~1 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:27:IFF3:20:G2:halfadder3|sum~1 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:27:IFF3:20:G2:halfadder3|sum~2 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:24:IFF3:17:G2:halfadder3|sum comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:20:IFF3:14:G2:halfadder3|sum~2 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:20:IFF3:14:G2:halfadder3|sum~3 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:17:IFF3:11:G2:halfadder3|carryout~1 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:17:IFF3:11:G2:halfadder3|carryout~2 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:16:IFF3:11:G2:halfadder3|sum~2 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:9:G2:halfadder3|carryout~4 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:9:G2:halfadder3|carryout~5 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:11:IFF3:8:G2:halfadder3|sum~1 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:11:IFF3:8:G2:halfadder3|sum~2 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:6:IFF3:4:G2:halfadder3|sum~2 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:5:IFF3:4:G2:halfadder3|sum~1 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:5:IFF3:4:G2:halfadder3|sum~2 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:3:IFF3:2:G2:halfadder3|sum comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:0:IFF3:0:G2:halfadder3|sum~1 reg_32:PC_set_val|dflipflop:\G1:25:d|output~0 reg_32:PC_set_val|dflipflop:\G1:25:d|output~1 pc_set_val_buff[13]~130 reg_32:PC_set_val|dflipflop:\G1:13:d|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "48.225 ns" { razor_latch:IRlatch_MW|razor_dflipflop:\G1:24:d|output {} addr_eq:rtDX_eq_rdMW|equal~3 {} alu_b_in~72 {} alu_b_in[11]~116 {} alu_b_in[12]~136 {} alu_b_in[12]~137 {} alu:alu_compo|carrysaveadder:addsub|opB_buffer[12] {} alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:31:IFF3:13:G1:G3:halfadder1|sum {} alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:30:IFF3:12:G2:halfadder3|sum {} alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:28:IFF3:10:G2:halfadder3|sum {} alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:27:IFF3:9:G2:halfadder3|carryout {} alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:25:IFF3:9:G2:halfadder3|carryout {} alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:24:IFF3:9:G2:halfadder3|carryout {} alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:22:IFF3:8:G2:halfadder3|sum {} alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:21:IFF3:7:G2:halfadder3|carryout {} alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:20:IFF3:7:G2:halfadder3|carryout {} alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:18:IFF3:6:G2:halfadder3|sum {} alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:15:IFF3:3:G2:halfadder3|carryout {} alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:14:IFF3:3:G2:halfadder3|sum {} alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:12:IFF3:2:G2:halfadder3|sum {} alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:10:IFF3:0:G2:halfadder3|sum {} alu:alu_compo|data_result[21]~159 {} regFile_rA[21]~435 {} regFile_rA[21]~436 {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:31:IFF3:21:G1:G3:halfadder1|carryout~1 {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:29:IFF3:20:G2:halfadder3|carryout~1 {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:27:IFF3:20:G2:halfadder3|sum~1 {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:27:IFF3:20:G2:halfadder3|sum~2 {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:24:IFF3:17:G2:halfadder3|sum {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:20:IFF3:14:G2:halfadder3|sum~2 {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:20:IFF3:14:G2:halfadder3|sum~3 {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:17:IFF3:11:G2:halfadder3|carryout~1 {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:17:IFF3:11:G2:halfadder3|carryout~2 {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:16:IFF3:11:G2:halfadder3|sum~2 {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:9:G2:halfadder3|carryout~4 {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:9:G2:halfadder3|carryout~5 {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:11:IFF3:8:G2:halfadder3|sum~1 {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:11:IFF3:8:G2:halfadder3|sum~2 {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:6:IFF3:4:G2:halfadder3|sum~2 {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:5:IFF3:4:G2:halfadder3|sum~1 {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:5:IFF3:4:G2:halfadder3|sum~2 {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:3:IFF3:2:G2:halfadder3|sum {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:0:IFF3:0:G2:halfadder3|sum~1 {} reg_32:PC_set_val|dflipflop:\G1:25:d|output~0 {} reg_32:PC_set_val|dflipflop:\G1:25:d|output~1 {} pc_set_val_buff[13]~130 {} reg_32:PC_set_val|dflipflop:\G1:13:d|output {} } { 0.000ns 0.997ns 2.857ns 0.326ns 0.929ns 0.293ns 0.874ns 0.332ns 0.555ns 0.907ns 0.887ns 0.916ns 0.569ns 0.317ns 0.323ns 1.512ns 0.330ns 1.170ns 0.335ns 1.220ns 0.315ns 0.302ns 0.316ns 0.298ns 1.247ns 0.848ns 0.843ns 0.302ns 0.811ns 1.195ns 1.154ns 0.918ns 0.290ns 0.303ns 1.230ns 0.326ns 0.842ns 0.316ns 0.321ns 0.828ns 0.839ns 0.313ns 0.332ns 0.303ns 0.314ns 2.313ns 0.000ns } { 0.000ns 0.521ns 0.322ns 0.521ns 0.178ns 0.178ns 0.178ns 0.521ns 0.322ns 0.521ns 0.178ns 0.485ns 0.545ns 0.521ns 0.178ns 0.178ns 0.521ns 0.322ns 0.544ns 0.521ns 0.545ns 0.319ns 0.322ns 0.178ns 0.322ns 0.544ns 0.545ns 0.322ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.177ns 0.322ns 0.322ns 0.521ns 0.178ns 0.542ns 0.178ns 0.545ns 0.178ns 0.322ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "13.652 ns - Smallest " "Info: - Smallest clock skew is 13.652 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 16.858 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 16.858 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns clock 1 CLK PIN_W25 2603 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 2603; CLK Node = 'clock'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(15.372 ns) + CELL(0.602 ns) 16.858 ns reg_32:PC_set_val\|dflipflop:\\G1:13:d\|output 2 REG LCFF_X41_Y7_N13 1 " "Info: 2: + IC(15.372 ns) + CELL(0.602 ns) = 16.858 ns; Loc. = LCFF_X41_Y7_N13; Fanout = 1; REG Node = 'reg_32:PC_set_val\|dflipflop:\\G1:13:d\|output'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.974 ns" { clock reg_32:PC_set_val|dflipflop:\G1:13:d|output } "NODE_NAME" } } { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.486 ns ( 8.81 % ) " "Info: Total cell delay = 1.486 ns ( 8.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.372 ns ( 91.19 % ) " "Info: Total interconnect delay = 15.372 ns ( 91.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.858 ns" { clock reg_32:PC_set_val|dflipflop:\G1:13:d|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "16.858 ns" { clock {} clock~combout {} reg_32:PC_set_val|dflipflop:\G1:13:d|output {} } { 0.000ns 0.000ns 15.372ns } { 0.000ns 0.884ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 3.206 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 3.206 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns clock 1 CLK PIN_W25 2603 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 2603; CLK Node = 'clock'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.720 ns) + CELL(0.602 ns) 3.206 ns razor_latch:IRlatch_MW\|razor_dflipflop:\\G1:24:d\|output 2 REG LCFF_X47_Y10_N25 43 " "Info: 2: + IC(1.720 ns) + CELL(0.602 ns) = 3.206 ns; Loc. = LCFF_X47_Y10_N25; Fanout = 43; REG Node = 'razor_latch:IRlatch_MW\|razor_dflipflop:\\G1:24:d\|output'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.322 ns" { clock razor_latch:IRlatch_MW|razor_dflipflop:\G1:24:d|output } "NODE_NAME" } } { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.486 ns ( 46.35 % ) " "Info: Total cell delay = 1.486 ns ( 46.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.720 ns ( 53.65 % ) " "Info: Total interconnect delay = 1.720 ns ( 53.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.206 ns" { clock razor_latch:IRlatch_MW|razor_dflipflop:\G1:24:d|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.206 ns" { clock {} clock~combout {} razor_latch:IRlatch_MW|razor_dflipflop:\G1:24:d|output {} } { 0.000ns 0.000ns 1.720ns } { 0.000ns 0.884ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.858 ns" { clock reg_32:PC_set_val|dflipflop:\G1:13:d|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "16.858 ns" { clock {} clock~combout {} reg_32:PC_set_val|dflipflop:\G1:13:d|output {} } { 0.000ns 0.000ns 15.372ns } { 0.000ns 0.884ns 0.602ns } "" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.206 ns" { clock razor_latch:IRlatch_MW|razor_dflipflop:\G1:24:d|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.206 ns" { clock {} clock~combout {} razor_latch:IRlatch_MW|razor_dflipflop:\G1:24:d|output {} } { 0.000ns 0.000ns 1.720ns } { 0.000ns 0.884ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "48.225 ns" { razor_latch:IRlatch_MW|razor_dflipflop:\G1:24:d|output addr_eq:rtDX_eq_rdMW|equal~3 alu_b_in~72 alu_b_in[11]~116 alu_b_in[12]~136 alu_b_in[12]~137 alu:alu_compo|carrysaveadder:addsub|opB_buffer[12] alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:31:IFF3:13:G1:G3:halfadder1|sum alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:30:IFF3:12:G2:halfadder3|sum alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:28:IFF3:10:G2:halfadder3|sum alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:27:IFF3:9:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:25:IFF3:9:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:24:IFF3:9:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:22:IFF3:8:G2:halfadder3|sum alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:21:IFF3:7:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:20:IFF3:7:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:18:IFF3:6:G2:halfadder3|sum alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:15:IFF3:3:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:14:IFF3:3:G2:halfadder3|sum alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:12:IFF3:2:G2:halfadder3|sum alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:10:IFF3:0:G2:halfadder3|sum alu:alu_compo|data_result[21]~159 regFile_rA[21]~435 regFile_rA[21]~436 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:31:IFF3:21:G1:G3:halfadder1|carryout~1 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:29:IFF3:20:G2:halfadder3|carryout~1 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:27:IFF3:20:G2:halfadder3|sum~1 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:27:IFF3:20:G2:halfadder3|sum~2 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:24:IFF3:17:G2:halfadder3|sum comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:20:IFF3:14:G2:halfadder3|sum~2 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:20:IFF3:14:G2:halfadder3|sum~3 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:17:IFF3:11:G2:halfadder3|carryout~1 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:17:IFF3:11:G2:halfadder3|carryout~2 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:16:IFF3:11:G2:halfadder3|sum~2 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:9:G2:halfadder3|carryout~4 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:9:G2:halfadder3|carryout~5 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:11:IFF3:8:G2:halfadder3|sum~1 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:11:IFF3:8:G2:halfadder3|sum~2 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:6:IFF3:4:G2:halfadder3|sum~2 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:5:IFF3:4:G2:halfadder3|sum~1 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:5:IFF3:4:G2:halfadder3|sum~2 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:3:IFF3:2:G2:halfadder3|sum comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:0:IFF3:0:G2:halfadder3|sum~1 reg_32:PC_set_val|dflipflop:\G1:25:d|output~0 reg_32:PC_set_val|dflipflop:\G1:25:d|output~1 pc_set_val_buff[13]~130 reg_32:PC_set_val|dflipflop:\G1:13:d|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "48.225 ns" { razor_latch:IRlatch_MW|razor_dflipflop:\G1:24:d|output {} addr_eq:rtDX_eq_rdMW|equal~3 {} alu_b_in~72 {} alu_b_in[11]~116 {} alu_b_in[12]~136 {} alu_b_in[12]~137 {} alu:alu_compo|carrysaveadder:addsub|opB_buffer[12] {} alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:31:IFF3:13:G1:G3:halfadder1|sum {} alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:30:IFF3:12:G2:halfadder3|sum {} alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:28:IFF3:10:G2:halfadder3|sum {} alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:27:IFF3:9:G2:halfadder3|carryout {} alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:25:IFF3:9:G2:halfadder3|carryout {} alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:24:IFF3:9:G2:halfadder3|carryout {} alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:22:IFF3:8:G2:halfadder3|sum {} alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:21:IFF3:7:G2:halfadder3|carryout {} alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:20:IFF3:7:G2:halfadder3|carryout {} alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:18:IFF3:6:G2:halfadder3|sum {} alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:15:IFF3:3:G2:halfadder3|carryout {} alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:14:IFF3:3:G2:halfadder3|sum {} alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:12:IFF3:2:G2:halfadder3|sum {} alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:10:IFF3:0:G2:halfadder3|sum {} alu:alu_compo|data_result[21]~159 {} regFile_rA[21]~435 {} regFile_rA[21]~436 {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:31:IFF3:21:G1:G3:halfadder1|carryout~1 {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:29:IFF3:20:G2:halfadder3|carryout~1 {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:27:IFF3:20:G2:halfadder3|sum~1 {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:27:IFF3:20:G2:halfadder3|sum~2 {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:24:IFF3:17:G2:halfadder3|sum {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:20:IFF3:14:G2:halfadder3|sum~2 {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:20:IFF3:14:G2:halfadder3|sum~3 {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:17:IFF3:11:G2:halfadder3|carryout~1 {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:17:IFF3:11:G2:halfadder3|carryout~2 {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:16:IFF3:11:G2:halfadder3|sum~2 {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:9:G2:halfadder3|carryout~4 {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:9:G2:halfadder3|carryout~5 {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:11:IFF3:8:G2:halfadder3|sum~1 {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:11:IFF3:8:G2:halfadder3|sum~2 {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:6:IFF3:4:G2:halfadder3|sum~2 {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:5:IFF3:4:G2:halfadder3|sum~1 {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:5:IFF3:4:G2:halfadder3|sum~2 {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:3:IFF3:2:G2:halfadder3|sum {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:0:IFF3:0:G2:halfadder3|sum~1 {} reg_32:PC_set_val|dflipflop:\G1:25:d|output~0 {} reg_32:PC_set_val|dflipflop:\G1:25:d|output~1 {} pc_set_val_buff[13]~130 {} reg_32:PC_set_val|dflipflop:\G1:13:d|output {} } { 0.000ns 0.997ns 2.857ns 0.326ns 0.929ns 0.293ns 0.874ns 0.332ns 0.555ns 0.907ns 0.887ns 0.916ns 0.569ns 0.317ns 0.323ns 1.512ns 0.330ns 1.170ns 0.335ns 1.220ns 0.315ns 0.302ns 0.316ns 0.298ns 1.247ns 0.848ns 0.843ns 0.302ns 0.811ns 1.195ns 1.154ns 0.918ns 0.290ns 0.303ns 1.230ns 0.326ns 0.842ns 0.316ns 0.321ns 0.828ns 0.839ns 0.313ns 0.332ns 0.303ns 0.314ns 2.313ns 0.000ns } { 0.000ns 0.521ns 0.322ns 0.521ns 0.178ns 0.178ns 0.178ns 0.521ns 0.322ns 0.521ns 0.178ns 0.485ns 0.545ns 0.521ns 0.178ns 0.178ns 0.521ns 0.322ns 0.544ns 0.521ns 0.545ns 0.319ns 0.322ns 0.178ns 0.322ns 0.544ns 0.545ns 0.322ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.177ns 0.322ns 0.322ns 0.521ns 0.178ns 0.542ns 0.178ns 0.545ns 0.178ns 0.322ns 0.178ns 0.096ns } "" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.858 ns" { clock reg_32:PC_set_val|dflipflop:\G1:13:d|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "16.858 ns" { clock {} clock~combout {} reg_32:PC_set_val|dflipflop:\G1:13:d|output {} } { 0.000ns 0.000ns 15.372ns } { 0.000ns 0.884ns 0.602ns } "" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.206 ns" { clock razor_latch:IRlatch_MW|razor_dflipflop:\G1:24:d|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.206 ns" { clock {} clock~combout {} razor_latch:IRlatch_MW|razor_dflipflop:\G1:24:d|output {} } { 0.000ns 0.000ns 1.720ns } { 0.000ns 0.884ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "reset " "Info: No valid register-to-register data paths exist for clock \"reset\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "razor_latch:Olatch_XM\|razor_dflipflop:\\G1:0:d\|output led_ctrl:output_control\|assert_signal:assert3\|output clock 16.638 ns " "Info: Found hold time violation between source  pin or register \"razor_latch:Olatch_XM\|razor_dflipflop:\\G1:0:d\|output\" and destination pin or register \"led_ctrl:output_control\|assert_signal:assert3\|output\" for clock \"clock\" (Hold time is 16.638 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "21.532 ns + Largest " "Info: + Largest clock skew is 21.532 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 24.707 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 24.707 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns clock 1 CLK PIN_W25 2603 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 2603; CLK Node = 'clock'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(23.221 ns) + CELL(0.602 ns) 24.707 ns led_ctrl:output_control\|assert_signal:assert3\|output 2 REG LCFF_X51_Y13_N15 2 " "Info: 2: + IC(23.221 ns) + CELL(0.602 ns) = 24.707 ns; Loc. = LCFF_X51_Y13_N15; Fanout = 2; REG Node = 'led_ctrl:output_control\|assert_signal:assert3\|output'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "23.823 ns" { clock led_ctrl:output_control|assert_signal:assert3|output } "NODE_NAME" } } { "assert_signal.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/assert_signal.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.486 ns ( 6.01 % ) " "Info: Total cell delay = 1.486 ns ( 6.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "23.221 ns ( 93.99 % ) " "Info: Total interconnect delay = 23.221 ns ( 93.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "24.707 ns" { clock led_ctrl:output_control|assert_signal:assert3|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "24.707 ns" { clock {} clock~combout {} led_ctrl:output_control|assert_signal:assert3|output {} } { 0.000ns 0.000ns 23.221ns } { 0.000ns 0.884ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 3.175 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to source register is 3.175 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns clock 1 CLK PIN_W25 2603 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 2603; CLK Node = 'clock'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.689 ns) + CELL(0.602 ns) 3.175 ns razor_latch:Olatch_XM\|razor_dflipflop:\\G1:0:d\|output 2 REG LCFF_X49_Y10_N13 40 " "Info: 2: + IC(1.689 ns) + CELL(0.602 ns) = 3.175 ns; Loc. = LCFF_X49_Y10_N13; Fanout = 40; REG Node = 'razor_latch:Olatch_XM\|razor_dflipflop:\\G1:0:d\|output'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.291 ns" { clock razor_latch:Olatch_XM|razor_dflipflop:\G1:0:d|output } "NODE_NAME" } } { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.486 ns ( 46.80 % ) " "Info: Total cell delay = 1.486 ns ( 46.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.689 ns ( 53.20 % ) " "Info: Total interconnect delay = 1.689 ns ( 53.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.175 ns" { clock razor_latch:Olatch_XM|razor_dflipflop:\G1:0:d|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.175 ns" { clock {} clock~combout {} razor_latch:Olatch_XM|razor_dflipflop:\G1:0:d|output {} } { 0.000ns 0.000ns 1.689ns } { 0.000ns 0.884ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "24.707 ns" { clock led_ctrl:output_control|assert_signal:assert3|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "24.707 ns" { clock {} clock~combout {} led_ctrl:output_control|assert_signal:assert3|output {} } { 0.000ns 0.000ns 23.221ns } { 0.000ns 0.884ns 0.602ns } "" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.175 ns" { clock razor_latch:Olatch_XM|razor_dflipflop:\G1:0:d|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.175 ns" { clock {} clock~combout {} razor_latch:Olatch_XM|razor_dflipflop:\G1:0:d|output {} } { 0.000ns 0.000ns 1.689ns } { 0.000ns 0.884ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.903 ns - Shortest register register " "Info: - Shortest register to register delay is 4.903 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns razor_latch:Olatch_XM\|razor_dflipflop:\\G1:0:d\|output 1 REG LCFF_X49_Y10_N13 40 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X49_Y10_N13; Fanout = 40; REG Node = 'razor_latch:Olatch_XM\|razor_dflipflop:\\G1:0:d\|output'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { razor_latch:Olatch_XM|razor_dflipflop:\G1:0:d|output } "NODE_NAME" } } { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.066 ns) + CELL(0.491 ns) 1.557 ns regFile_rA~68 2 COMB LCCOMB_X50_Y13_N16 1 " "Info: 2: + IC(1.066 ns) + CELL(0.491 ns) = 1.557 ns; Loc. = LCCOMB_X50_Y13_N16; Fanout = 1; COMB Node = 'regFile_rA~68'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.557 ns" { razor_latch:Olatch_XM|razor_dflipflop:\G1:0:d|output regFile_rA~68 } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 184 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.322 ns) 2.179 ns regFile_rA\[0\] 3 COMB LCCOMB_X50_Y13_N4 27 " "Info: 3: + IC(0.300 ns) + CELL(0.322 ns) = 2.179 ns; Loc. = LCCOMB_X50_Y13_N4; Fanout = 27; COMB Node = 'regFile_rA\[0\]'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.622 ns" { regFile_rA~68 regFile_rA[0] } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 184 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.601 ns) + CELL(0.521 ns) 3.301 ns led_ctrl:output_control\|comb~35 4 COMB LCCOMB_X51_Y13_N6 1 " "Info: 4: + IC(0.601 ns) + CELL(0.521 ns) = 3.301 ns; Loc. = LCCOMB_X51_Y13_N6; Fanout = 1; COMB Node = 'led_ctrl:output_control\|comb~35'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.122 ns" { regFile_rA[0] led_ctrl:output_control|comb~35 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.287 ns) + CELL(0.178 ns) 3.766 ns led_ctrl:output_control\|comb~9 5 COMB LCCOMB_X51_Y13_N20 2 " "Info: 5: + IC(0.287 ns) + CELL(0.178 ns) = 3.766 ns; Loc. = LCCOMB_X51_Y13_N20; Fanout = 2; COMB Node = 'led_ctrl:output_control\|comb~9'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.465 ns" { led_ctrl:output_control|comb~35 led_ctrl:output_control|comb~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.550 ns) + CELL(0.491 ns) 4.807 ns led_ctrl:output_control\|assert_signal:assert3\|output~0 6 COMB LCCOMB_X51_Y13_N14 1 " "Info: 6: + IC(0.550 ns) + CELL(0.491 ns) = 4.807 ns; Loc. = LCCOMB_X51_Y13_N14; Fanout = 1; COMB Node = 'led_ctrl:output_control\|assert_signal:assert3\|output~0'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.041 ns" { led_ctrl:output_control|comb~9 led_ctrl:output_control|assert_signal:assert3|output~0 } "NODE_NAME" } } { "assert_signal.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/assert_signal.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 4.903 ns led_ctrl:output_control\|assert_signal:assert3\|output 7 REG LCFF_X51_Y13_N15 2 " "Info: 7: + IC(0.000 ns) + CELL(0.096 ns) = 4.903 ns; Loc. = LCFF_X51_Y13_N15; Fanout = 2; REG Node = 'led_ctrl:output_control\|assert_signal:assert3\|output'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { led_ctrl:output_control|assert_signal:assert3|output~0 led_ctrl:output_control|assert_signal:assert3|output } "NODE_NAME" } } { "assert_signal.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/assert_signal.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.099 ns ( 42.81 % ) " "Info: Total cell delay = 2.099 ns ( 42.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.804 ns ( 57.19 % ) " "Info: Total interconnect delay = 2.804 ns ( 57.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.903 ns" { razor_latch:Olatch_XM|razor_dflipflop:\G1:0:d|output regFile_rA~68 regFile_rA[0] led_ctrl:output_control|comb~35 led_ctrl:output_control|comb~9 led_ctrl:output_control|assert_signal:assert3|output~0 led_ctrl:output_control|assert_signal:assert3|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.903 ns" { razor_latch:Olatch_XM|razor_dflipflop:\G1:0:d|output {} regFile_rA~68 {} regFile_rA[0] {} led_ctrl:output_control|comb~35 {} led_ctrl:output_control|comb~9 {} led_ctrl:output_control|assert_signal:assert3|output~0 {} led_ctrl:output_control|assert_signal:assert3|output {} } { 0.000ns 1.066ns 0.300ns 0.601ns 0.287ns 0.550ns 0.000ns } { 0.000ns 0.491ns 0.322ns 0.521ns 0.178ns 0.491ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "assert_signal.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/assert_signal.vhd" 10 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } } { "assert_signal.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/assert_signal.vhd" 10 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "24.707 ns" { clock led_ctrl:output_control|assert_signal:assert3|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "24.707 ns" { clock {} clock~combout {} led_ctrl:output_control|assert_signal:assert3|output {} } { 0.000ns 0.000ns 23.221ns } { 0.000ns 0.884ns 0.602ns } "" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.175 ns" { clock razor_latch:Olatch_XM|razor_dflipflop:\G1:0:d|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.175 ns" { clock {} clock~combout {} razor_latch:Olatch_XM|razor_dflipflop:\G1:0:d|output {} } { 0.000ns 0.000ns 1.689ns } { 0.000ns 0.884ns 0.602ns } "" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.903 ns" { razor_latch:Olatch_XM|razor_dflipflop:\G1:0:d|output regFile_rA~68 regFile_rA[0] led_ctrl:output_control|comb~35 led_ctrl:output_control|comb~9 led_ctrl:output_control|assert_signal:assert3|output~0 led_ctrl:output_control|assert_signal:assert3|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.903 ns" { razor_latch:Olatch_XM|razor_dflipflop:\G1:0:d|output {} regFile_rA~68 {} regFile_rA[0] {} led_ctrl:output_control|comb~35 {} led_ctrl:output_control|comb~9 {} led_ctrl:output_control|assert_signal:assert3|output~0 {} led_ctrl:output_control|assert_signal:assert3|output {} } { 0.000ns 1.066ns 0.300ns 0.601ns 0.287ns 0.550ns 0.000ns } { 0.000ns 0.491ns 0.322ns 0.521ns 0.178ns 0.491ns 0.096ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "input_ctrl:input_control\|check\[0\] keyboard_in\[3\] clock 4.184 ns register " "Info: tsu for register \"input_ctrl:input_control\|check\[0\]\" (data pin = \"keyboard_in\[3\]\", clock pin = \"clock\") is 4.184 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.235 ns + Longest pin register " "Info: + Longest pin to register delay is 8.235 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns keyboard_in\[3\] 1 PIN PIN_W26 2 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W26; Fanout = 2; PIN Node = 'keyboard_in\[3\]'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { keyboard_in[3] } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.456 ns) + CELL(0.322 ns) 7.662 ns input_ctrl:input_control\|process_0~7 2 COMB LCCOMB_X53_Y22_N28 2 " "Info: 2: + IC(6.456 ns) + CELL(0.322 ns) = 7.662 ns; Loc. = LCCOMB_X53_Y22_N28; Fanout = 2; COMB Node = 'input_ctrl:input_control\|process_0~7'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.778 ns" { keyboard_in[3] input_ctrl:input_control|process_0~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.178 ns) 8.139 ns input_ctrl:input_control\|check\[0\]~3 3 COMB LCCOMB_X53_Y22_N10 1 " "Info: 3: + IC(0.299 ns) + CELL(0.178 ns) = 8.139 ns; Loc. = LCCOMB_X53_Y22_N10; Fanout = 1; COMB Node = 'input_ctrl:input_control\|check\[0\]~3'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.477 ns" { input_ctrl:input_control|process_0~7 input_ctrl:input_control|check[0]~3 } "NODE_NAME" } } { "input_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/input_ctrl.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 8.235 ns input_ctrl:input_control\|check\[0\] 4 REG LCFF_X53_Y22_N11 6 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 8.235 ns; Loc. = LCFF_X53_Y22_N11; Fanout = 6; REG Node = 'input_ctrl:input_control\|check\[0\]'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { input_ctrl:input_control|check[0]~3 input_ctrl:input_control|check[0] } "NODE_NAME" } } { "input_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/input_ctrl.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.480 ns ( 17.97 % ) " "Info: Total cell delay = 1.480 ns ( 17.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.755 ns ( 82.03 % ) " "Info: Total interconnect delay = 6.755 ns ( 82.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.235 ns" { keyboard_in[3] input_ctrl:input_control|process_0~7 input_ctrl:input_control|check[0]~3 input_ctrl:input_control|check[0] } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.235 ns" { keyboard_in[3] {} keyboard_in[3]~combout {} input_ctrl:input_control|process_0~7 {} input_ctrl:input_control|check[0]~3 {} input_ctrl:input_control|check[0] {} } { 0.000ns 0.000ns 6.456ns 0.299ns 0.000ns } { 0.000ns 0.884ns 0.322ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "input_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/input_ctrl.vhd" 36 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 4.013 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 4.013 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns clock 1 CLK PIN_W25 2603 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 2603; CLK Node = 'clock'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.527 ns) + CELL(0.602 ns) 4.013 ns input_ctrl:input_control\|check\[0\] 2 REG LCFF_X53_Y22_N11 6 " "Info: 2: + IC(2.527 ns) + CELL(0.602 ns) = 4.013 ns; Loc. = LCFF_X53_Y22_N11; Fanout = 6; REG Node = 'input_ctrl:input_control\|check\[0\]'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.129 ns" { clock input_ctrl:input_control|check[0] } "NODE_NAME" } } { "input_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/input_ctrl.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.486 ns ( 37.03 % ) " "Info: Total cell delay = 1.486 ns ( 37.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.527 ns ( 62.97 % ) " "Info: Total interconnect delay = 2.527 ns ( 62.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.013 ns" { clock input_ctrl:input_control|check[0] } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.013 ns" { clock {} clock~combout {} input_ctrl:input_control|check[0] {} } { 0.000ns 0.000ns 2.527ns } { 0.000ns 0.884ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.235 ns" { keyboard_in[3] input_ctrl:input_control|process_0~7 input_ctrl:input_control|check[0]~3 input_ctrl:input_control|check[0] } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.235 ns" { keyboard_in[3] {} keyboard_in[3]~combout {} input_ctrl:input_control|process_0~7 {} input_ctrl:input_control|check[0]~3 {} input_ctrl:input_control|check[0] {} } { 0.000ns 0.000ns 6.456ns 0.299ns 0.000ns } { 0.000ns 0.884ns 0.322ns 0.178ns 0.096ns } "" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.013 ns" { clock input_ctrl:input_control|check[0] } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.013 ns" { clock {} clock~combout {} input_ctrl:input_control|check[0] {} } { 0.000ns 0.000ns 2.527ns } { 0.000ns 0.884ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock led_14\[7\] led_ctrl:output_control\|assert_signal:assert7\|output 30.629 ns register " "Info: tco from clock \"clock\" to destination pin \"led_14\[7\]\" through register \"led_ctrl:output_control\|assert_signal:assert7\|output\" is 30.629 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 24.630 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 24.630 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns clock 1 CLK PIN_W25 2603 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 2603; CLK Node = 'clock'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(23.144 ns) + CELL(0.602 ns) 24.630 ns led_ctrl:output_control\|assert_signal:assert7\|output 2 REG LCFF_X49_Y12_N19 2 " "Info: 2: + IC(23.144 ns) + CELL(0.602 ns) = 24.630 ns; Loc. = LCFF_X49_Y12_N19; Fanout = 2; REG Node = 'led_ctrl:output_control\|assert_signal:assert7\|output'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "23.746 ns" { clock led_ctrl:output_control|assert_signal:assert7|output } "NODE_NAME" } } { "assert_signal.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/assert_signal.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.486 ns ( 6.03 % ) " "Info: Total cell delay = 1.486 ns ( 6.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "23.144 ns ( 93.97 % ) " "Info: Total interconnect delay = 23.144 ns ( 93.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "24.630 ns" { clock led_ctrl:output_control|assert_signal:assert7|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "24.630 ns" { clock {} clock~combout {} led_ctrl:output_control|assert_signal:assert7|output {} } { 0.000ns 0.000ns 23.144ns } { 0.000ns 0.884ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "assert_signal.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/assert_signal.vhd" 10 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.722 ns + Longest register pin " "Info: + Longest register to pin delay is 5.722 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns led_ctrl:output_control\|assert_signal:assert7\|output 1 REG LCFF_X49_Y12_N19 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X49_Y12_N19; Fanout = 2; REG Node = 'led_ctrl:output_control\|assert_signal:assert7\|output'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { led_ctrl:output_control|assert_signal:assert7|output } "NODE_NAME" } } { "assert_signal.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/assert_signal.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.872 ns) + CELL(2.850 ns) 5.722 ns led_14\[7\] 2 PIN PIN_R25 0 " "Info: 2: + IC(2.872 ns) + CELL(2.850 ns) = 5.722 ns; Loc. = PIN_R25; Fanout = 0; PIN Node = 'led_14\[7\]'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.722 ns" { led_ctrl:output_control|assert_signal:assert7|output led_14[7] } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.850 ns ( 49.81 % ) " "Info: Total cell delay = 2.850 ns ( 49.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.872 ns ( 50.19 % ) " "Info: Total interconnect delay = 2.872 ns ( 50.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.722 ns" { led_ctrl:output_control|assert_signal:assert7|output led_14[7] } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.722 ns" { led_ctrl:output_control|assert_signal:assert7|output {} led_14[7] {} } { 0.000ns 2.872ns } { 0.000ns 2.850ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "24.630 ns" { clock led_ctrl:output_control|assert_signal:assert7|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "24.630 ns" { clock {} clock~combout {} led_ctrl:output_control|assert_signal:assert7|output {} } { 0.000ns 0.000ns 23.144ns } { 0.000ns 0.884ns 0.602ns } "" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.722 ns" { led_ctrl:output_control|assert_signal:assert7|output led_14[7] } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.722 ns" { led_ctrl:output_control|assert_signal:assert7|output {} led_14[7] {} } { 0.000ns 2.872ns } { 0.000ns 2.850ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "input_ctrl:input_control\|check\[0\] keyboard_in\[2\] clock -3.353 ns register " "Info: th for register \"input_ctrl:input_control\|check\[0\]\" (data pin = \"keyboard_in\[2\]\", clock pin = \"clock\") is -3.353 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 4.013 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 4.013 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns clock 1 CLK PIN_W25 2603 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 2603; CLK Node = 'clock'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.527 ns) + CELL(0.602 ns) 4.013 ns input_ctrl:input_control\|check\[0\] 2 REG LCFF_X53_Y22_N11 6 " "Info: 2: + IC(2.527 ns) + CELL(0.602 ns) = 4.013 ns; Loc. = LCFF_X53_Y22_N11; Fanout = 6; REG Node = 'input_ctrl:input_control\|check\[0\]'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.129 ns" { clock input_ctrl:input_control|check[0] } "NODE_NAME" } } { "input_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/input_ctrl.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.486 ns ( 37.03 % ) " "Info: Total cell delay = 1.486 ns ( 37.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.527 ns ( 62.97 % ) " "Info: Total interconnect delay = 2.527 ns ( 62.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.013 ns" { clock input_ctrl:input_control|check[0] } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.013 ns" { clock {} clock~combout {} input_ctrl:input_control|check[0] {} } { 0.000ns 0.000ns 2.527ns } { 0.000ns 0.884ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "input_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/input_ctrl.vhd" 36 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.652 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.652 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns keyboard_in\[2\] 1 PIN PIN_P23 2 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_P23; Fanout = 2; PIN Node = 'keyboard_in\[2\]'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { keyboard_in[2] } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.703 ns) + CELL(0.512 ns) 7.079 ns input_ctrl:input_control\|process_0~7 2 COMB LCCOMB_X53_Y22_N28 2 " "Info: 2: + IC(5.703 ns) + CELL(0.512 ns) = 7.079 ns; Loc. = LCCOMB_X53_Y22_N28; Fanout = 2; COMB Node = 'input_ctrl:input_control\|process_0~7'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.215 ns" { keyboard_in[2] input_ctrl:input_control|process_0~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.178 ns) 7.556 ns input_ctrl:input_control\|check\[0\]~3 3 COMB LCCOMB_X53_Y22_N10 1 " "Info: 3: + IC(0.299 ns) + CELL(0.178 ns) = 7.556 ns; Loc. = LCCOMB_X53_Y22_N10; Fanout = 1; COMB Node = 'input_ctrl:input_control\|check\[0\]~3'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.477 ns" { input_ctrl:input_control|process_0~7 input_ctrl:input_control|check[0]~3 } "NODE_NAME" } } { "input_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/input_ctrl.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 7.652 ns input_ctrl:input_control\|check\[0\] 4 REG LCFF_X53_Y22_N11 6 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 7.652 ns; Loc. = LCFF_X53_Y22_N11; Fanout = 6; REG Node = 'input_ctrl:input_control\|check\[0\]'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { input_ctrl:input_control|check[0]~3 input_ctrl:input_control|check[0] } "NODE_NAME" } } { "input_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/input_ctrl.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.650 ns ( 21.56 % ) " "Info: Total cell delay = 1.650 ns ( 21.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.002 ns ( 78.44 % ) " "Info: Total interconnect delay = 6.002 ns ( 78.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.652 ns" { keyboard_in[2] input_ctrl:input_control|process_0~7 input_ctrl:input_control|check[0]~3 input_ctrl:input_control|check[0] } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.652 ns" { keyboard_in[2] {} keyboard_in[2]~combout {} input_ctrl:input_control|process_0~7 {} input_ctrl:input_control|check[0]~3 {} input_ctrl:input_control|check[0] {} } { 0.000ns 0.000ns 5.703ns 0.299ns 0.000ns } { 0.000ns 0.864ns 0.512ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.013 ns" { clock input_ctrl:input_control|check[0] } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.013 ns" { clock {} clock~combout {} input_ctrl:input_control|check[0] {} } { 0.000ns 0.000ns 2.527ns } { 0.000ns 0.884ns 0.602ns } "" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.652 ns" { keyboard_in[2] input_ctrl:input_control|process_0~7 input_ctrl:input_control|check[0]~3 input_ctrl:input_control|check[0] } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.652 ns" { keyboard_in[2] {} keyboard_in[2]~combout {} input_ctrl:input_control|process_0~7 {} input_ctrl:input_control|check[0]~3 {} input_ctrl:input_control|check[0] {} } { 0.000ns 0.000ns 5.703ns 0.299ns 0.000ns } { 0.000ns 0.864ns 0.512ns 0.178ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "265 " "Info: Peak virtual memory: 265 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 21 00:33:52 2013 " "Info: Processing ended: Thu Nov 21 00:33:52 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
