Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Dec  2 19:04:17 2025
| Host         : sh1201 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file safe_top_timing_summary_routed.rpt -pb safe_top_timing_summary_routed.pb -rpx safe_top_timing_summary_routed.rpx -warn_on_violation
| Design       : safe_top
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                       Violations  
---------  ----------------  --------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell       240         
HPDR-1     Warning           Port pin direction inconsistency  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (240)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (529)
5. checking no_input_delay (6)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (240)
--------------------------
 There are 238 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U1_PmodKYPD/DSP/slow_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (529)
--------------------------------------------------
 There are 529 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  549          inf        0.000                      0                  549           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           549 Endpoints
Min Delay           549 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U2_controller/alarm_latch_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            buzzer_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.998ns  (logic 4.162ns (41.629%)  route 5.836ns (58.371%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDCE                         0.000     0.000 r  U2_controller/alarm_latch_reg/C
    SLICE_X6Y28          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  U2_controller/alarm_latch_reg/Q
                         net (fo=30, routed)          1.915     2.433    U4_alarm/alarmState_s
    SLICE_X5Y34          LUT3 (Prop_lut3_I1_O)        0.124     2.557 r  U4_alarm/buzzer_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.921     6.478    buzzer_out_OBUF
    A14                  OBUF (Prop_obuf_I_O)         3.520     9.998 r  buzzer_out_OBUF_inst/O
                         net (fo=0)                   0.000     9.998    buzzer_out
    A14                                                               r  buzzer_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2_controller/lockout_flag_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.747ns  (logic 4.270ns (43.811%)  route 5.477ns (56.189%))
  Logic Levels:           4  (FDCE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDCE                         0.000     0.000 r  U2_controller/lockout_flag_reg/C
    SLICE_X8Y27          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  U2_controller/lockout_flag_reg/Q
                         net (fo=5, routed)           2.474     2.992    U1_PmodKYPD/DSP/lockout_flag
    SLICE_X61Y26         LUT5 (Prop_lut5_I1_O)        0.124     3.116 r  U1_PmodKYPD/DSP/seg_OBUF[5]_inst_i_5/O
                         net (fo=4, routed)           0.901     4.017    U1_PmodKYPD/DSP/seg_OBUF[5]_inst_i_5_n_0
    SLICE_X63Y28         LUT6 (Prop_lut6_I5_O)        0.124     4.141 r  U1_PmodKYPD/DSP/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.102     6.243    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504     9.747 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.747    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2_controller/lockout_flag_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.529ns  (logic 4.302ns (45.140%)  route 5.228ns (54.860%))
  Logic Levels:           4  (FDCE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDCE                         0.000     0.000 r  U2_controller/lockout_flag_reg/C
    SLICE_X8Y27          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  U2_controller/lockout_flag_reg/Q
                         net (fo=5, routed)           2.474     2.992    U1_PmodKYPD/DSP/lockout_flag
    SLICE_X61Y26         LUT5 (Prop_lut5_I1_O)        0.124     3.116 r  U1_PmodKYPD/DSP/seg_OBUF[5]_inst_i_5/O
                         net (fo=4, routed)           0.828     3.943    U1_PmodKYPD/DSP/seg_OBUF[5]_inst_i_5_n_0
    SLICE_X62Y28         LUT6 (Prop_lut6_I0_O)        0.124     4.067 r  U1_PmodKYPD/DSP/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.926     5.994    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     9.529 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.529    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1_PmodKYPD/DSP/pass_temp_reg[3][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.317ns  (logic 4.611ns (49.492%)  route 4.706ns (50.508%))
  Logic Levels:           7  (FDRE=1 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y28         FDRE                         0.000     0.000 r  U1_PmodKYPD/DSP/pass_temp_reg[3][0]/C
    SLICE_X59Y28         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  U1_PmodKYPD/DSP/pass_temp_reg[3][0]/Q
                         net (fo=8, routed)           0.847     1.303    U1_PmodKYPD/DSP/pass_temp_reg_n_0_[3][0]
    SLICE_X59Y28         LUT6 (Prop_lut6_I2_O)        0.124     1.427 r  U1_PmodKYPD/DSP/seg_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.653     2.080    U1_PmodKYPD/DSP/seg_OBUF[2]_inst_i_5_n_0
    SLICE_X60Y28         LUT6 (Prop_lut6_I5_O)        0.124     2.204 r  U1_PmodKYPD/DSP/seg_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.320     2.525    U1_PmodKYPD/DSP/seg_OBUF[2]_inst_i_4_n_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I5_O)        0.124     2.649 r  U1_PmodKYPD/DSP/seg_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.159     2.807    U1_PmodKYPD/DSP/seg_OBUF[2]_inst_i_3_n_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I5_O)        0.124     2.931 f  U1_PmodKYPD/DSP/seg_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.813     3.744    U1_PmodKYPD/DSP/seg_OBUF[2]_inst_i_2_n_0
    SLICE_X61Y26         LUT6 (Prop_lut6_I0_O)        0.124     3.868 r  U1_PmodKYPD/DSP/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.914     5.782    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     9.317 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.317    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2_controller/display_enable_int_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.235ns  (logic 4.297ns (46.534%)  route 4.938ns (53.466%))
  Logic Levels:           4  (FDCE=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDCE                         0.000     0.000 r  U2_controller/display_enable_int_reg/C
    SLICE_X8Y27          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  U2_controller/display_enable_int_reg/Q
                         net (fo=5, routed)           2.532     3.050    U2_controller/display_enable
    SLICE_X61Y26         LUT2 (Prop_lut2_I1_O)        0.124     3.174 r  U2_controller/seg_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.263     3.437    U1_PmodKYPD/DSP/seg[6]
    SLICE_X61Y26         LUT6 (Prop_lut6_I1_O)        0.124     3.561 r  U1_PmodKYPD/DSP/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.143     5.704    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     9.235 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.235    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2_controller/lockout_flag_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.187ns  (logic 4.295ns (46.751%)  route 4.892ns (53.249%))
  Logic Levels:           4  (FDCE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDCE                         0.000     0.000 r  U2_controller/lockout_flag_reg/C
    SLICE_X8Y27          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  U2_controller/lockout_flag_reg/Q
                         net (fo=5, routed)           2.474     2.992    U1_PmodKYPD/DSP/lockout_flag
    SLICE_X61Y26         LUT5 (Prop_lut5_I1_O)        0.124     3.116 r  U1_PmodKYPD/DSP/seg_OBUF[5]_inst_i_5/O
                         net (fo=4, routed)           0.530     3.645    U1_PmodKYPD/DSP/seg_OBUF[5]_inst_i_5_n_0
    SLICE_X60Y26         LUT6 (Prop_lut6_I5_O)        0.124     3.769 r  U1_PmodKYPD/DSP/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.889     5.658    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     9.187 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.187    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2_controller/lockout_flag_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.115ns  (logic 4.277ns (46.920%)  route 4.838ns (53.080%))
  Logic Levels:           4  (FDCE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDCE                         0.000     0.000 r  U2_controller/lockout_flag_reg/C
    SLICE_X8Y27          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  U2_controller/lockout_flag_reg/Q
                         net (fo=5, routed)           2.474     2.992    U1_PmodKYPD/DSP/lockout_flag
    SLICE_X61Y26         LUT5 (Prop_lut5_I1_O)        0.124     3.116 r  U1_PmodKYPD/DSP/seg_OBUF[5]_inst_i_5/O
                         net (fo=4, routed)           0.625     3.741    U1_PmodKYPD/DSP/seg_OBUF[5]_inst_i_5_n_0
    SLICE_X63Y28         LUT6 (Prop_lut6_I2_O)        0.124     3.865 r  U1_PmodKYPD/DSP/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.739     5.604    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511     9.115 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.115    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1_PmodKYPD/DSP/mux_index_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.524ns  (logic 4.286ns (50.278%)  route 4.238ns (49.722%))
  Logic Levels:           4  (FDRE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDRE                         0.000     0.000 r  U1_PmodKYPD/DSP/mux_index_reg[0]/C
    SLICE_X60Y26         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  U1_PmodKYPD/DSP/mux_index_reg[0]/Q
                         net (fo=28, routed)          1.206     1.724    U1_PmodKYPD/DSP/mux_index[0]
    SLICE_X60Y28         LUT6 (Prop_lut6_I4_O)        0.124     1.848 f  U1_PmodKYPD/DSP/seg_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           1.086     2.934    U1_PmodKYPD/DSP/seg_OBUF[4]_inst_i_2_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I3_O)        0.124     3.058 r  U1_PmodKYPD/DSP/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.946     5.004    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     8.524 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.524    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3_servo/servoPWM_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            servoPWM
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.890ns  (logic 3.959ns (50.179%)  route 3.931ns (49.821%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDCE                         0.000     0.000 r  U3_servo/servoPWM_reg/C
    SLICE_X1Y37          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U3_servo/servoPWM_reg/Q
                         net (fo=1, routed)           3.931     4.387    servoPWM_OBUF
    A15                  OBUF (Prop_obuf_I_O)         3.503     7.890 r  servoPWM_OBUF_inst/O
                         net (fo=0)                   0.000     7.890    servoPWM
    A15                                                               r  servoPWM (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1_PmodKYPD/DEC/sclk_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1_PmodKYPD/DEC/sclk_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.047ns  (logic 1.544ns (21.910%)  route 5.503ns (78.090%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y88         FDRE                         0.000     0.000 r  U1_PmodKYPD/DEC/sclk_reg[4]/C
    SLICE_X59Y88         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U1_PmodKYPD/DEC/sclk_reg[4]/Q
                         net (fo=9, routed)           1.168     1.624    U1_PmodKYPD/DEC/sclk[4]
    SLICE_X61Y90         LUT3 (Prop_lut3_I2_O)        0.152     1.776 r  U1_PmodKYPD/DEC/Col[1]_i_2/O
                         net (fo=5, routed)           1.324     3.099    U1_PmodKYPD/DEC/Col[1]_i_2_n_0
    SLICE_X64Y89         LUT6 (Prop_lut6_I4_O)        0.332     3.431 r  U1_PmodKYPD/DEC/sclk[19]_i_30/O
                         net (fo=1, routed)           0.500     3.931    U1_PmodKYPD/DEC/sclk[19]_i_30_n_0
    SLICE_X65Y89         LUT5 (Prop_lut5_I3_O)        0.153     4.084 r  U1_PmodKYPD/DEC/sclk[19]_i_25/O
                         net (fo=1, routed)           0.804     4.888    U1_PmodKYPD/DEC/sclk[19]_i_25_n_0
    SLICE_X63Y89         LUT6 (Prop_lut6_I2_O)        0.327     5.215 r  U1_PmodKYPD/DEC/sclk[19]_i_9/O
                         net (fo=20, routed)          1.708     6.923    U1_PmodKYPD/DEC/sclk[19]_i_9_n_0
    SLICE_X59Y91         LUT5 (Prop_lut5_I1_O)        0.124     7.047 r  U1_PmodKYPD/DEC/sclk[15]_i_1/O
                         net (fo=1, routed)           0.000     7.047    U1_PmodKYPD/DEC/p_1_in[15]
    SLICE_X59Y91         FDRE                                         r  U1_PmodKYPD/DEC/sclk_reg[15]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U2_controller/prev_passcode_flag_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2_controller/attempt_pulse_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE                         0.000     0.000 r  U2_controller/prev_passcode_flag_reg/C
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  U2_controller/prev_passcode_flag_reg/Q
                         net (fo=1, routed)           0.087     0.228    U1_PmodKYPD/DSP/prev_passcode_flag
    SLICE_X8Y27          LUT2 (Prop_lut2_I1_O)        0.045     0.273 r  U1_PmodKYPD/DSP/attempt_pulse_i_1/O
                         net (fo=1, routed)           0.000     0.273    U2_controller/attempt_pulse0
    SLICE_X8Y27          FDCE                                         r  U2_controller/attempt_pulse_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 prev_startbtn_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            start_pulse_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE                         0.000     0.000 r  prev_startbtn_reg/C
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.128     0.128 f  prev_startbtn_reg/Q
                         net (fo=1, routed)           0.062     0.190    prev_startbtn
    SLICE_X0Y18          LUT2 (Prop_lut2_I1_O)        0.099     0.289 r  start_pulse_i_1__0/O
                         net (fo=1, routed)           0.000     0.289    start_pulse_i_1__0_n_0
    SLICE_X0Y18          FDRE                                         r  start_pulse_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2_controller/prev_start_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2_controller/start_pulse_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDCE                         0.000     0.000 r  U2_controller/prev_start_reg/C
    SLICE_X2Y23          FDCE (Prop_fdce_C_Q)         0.148     0.148 f  U2_controller/prev_start_reg/Q
                         net (fo=1, routed)           0.059     0.207    U2_controller/prev_start
    SLICE_X2Y23          LUT2 (Prop_lut2_I1_O)        0.098     0.305 r  U2_controller/start_pulse_i_1/O
                         net (fo=1, routed)           0.000     0.305    U2_controller/start_pulse0
    SLICE_X2Y23          FDCE                                         r  U2_controller/start_pulse_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4_alarm/blinker_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            U4_alarm/blinker_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDCE                         0.000     0.000 r  U4_alarm/blinker_reg/C
    SLICE_X5Y34          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U4_alarm/blinker_reg/Q
                         net (fo=2, routed)           0.156     0.297    U4_alarm/blinker_reg_n_0
    SLICE_X5Y34          LUT3 (Prop_lut3_I2_O)        0.042     0.339 r  U4_alarm/blinker_i_1/O
                         net (fo=1, routed)           0.000     0.339    U4_alarm/blinker_i_1_n_0
    SLICE_X5Y34          FDCE                                         r  U4_alarm/blinker_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2_controller/wrong_attempts_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2_controller/state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.209ns (61.632%)  route 0.130ns (38.368%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDCE                         0.000     0.000 r  U2_controller/wrong_attempts_reg[0]/C
    SLICE_X6Y27          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U2_controller/wrong_attempts_reg[0]/Q
                         net (fo=6, routed)           0.130     0.294    U2_controller/wrong_attempts[0]
    SLICE_X6Y28          LUT6 (Prop_lut6_I2_O)        0.045     0.339 r  U2_controller/state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.339    U2_controller/state[0]_i_1_n_0
    SLICE_X6Y28          FDCE                                         r  U2_controller/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1_PmodKYPD/DEC/sclk_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1_PmodKYPD/DEC/sclk_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.186ns (54.537%)  route 0.155ns (45.463%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y91         FDRE                         0.000     0.000 r  U1_PmodKYPD/DEC/sclk_reg[19]/C
    SLICE_X58Y91         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1_PmodKYPD/DEC/sclk_reg[19]/Q
                         net (fo=29, routed)          0.155     0.296    U1_PmodKYPD/DEC/sclk[19]
    SLICE_X59Y91         LUT5 (Prop_lut5_I3_O)        0.045     0.341 r  U1_PmodKYPD/DEC/sclk[15]_i_1/O
                         net (fo=1, routed)           0.000     0.341    U1_PmodKYPD/DEC/p_1_in[15]
    SLICE_X59Y91         FDRE                                         r  U1_PmodKYPD/DEC/sclk_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1_PmodKYPD/DEC/sclk_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1_PmodKYPD/DEC/sclk_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.186ns (54.062%)  route 0.158ns (45.938%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y91         FDRE                         0.000     0.000 r  U1_PmodKYPD/DEC/sclk_reg[19]/C
    SLICE_X58Y91         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1_PmodKYPD/DEC/sclk_reg[19]/Q
                         net (fo=29, routed)          0.158     0.299    U1_PmodKYPD/DEC/sclk[19]
    SLICE_X59Y91         LUT5 (Prop_lut5_I3_O)        0.045     0.344 r  U1_PmodKYPD/DEC/sclk[16]_i_1/O
                         net (fo=1, routed)           0.000     0.344    U1_PmodKYPD/DEC/p_1_in[16]
    SLICE_X59Y91         FDRE                                         r  U1_PmodKYPD/DEC/sclk_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3_servo/duration_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U3_servo/duration_counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDCE                         0.000     0.000 r  U3_servo/duration_counter_reg[0]/C
    SLICE_X1Y27          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  U3_servo/duration_counter_reg[0]/Q
                         net (fo=2, routed)           0.168     0.309    U3_servo/duration_counter__0[0]
    SLICE_X1Y27          LUT4 (Prop_lut4_I2_O)        0.045     0.354 r  U3_servo/duration_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    U3_servo/p_1_in[0]
    SLICE_X1Y27          FDCE                                         r  U3_servo/duration_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1_PmodKYPD/DSP/pass_index_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1_PmodKYPD/DSP/pass_index_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDRE                         0.000     0.000 r  U1_PmodKYPD/DSP/pass_index_reg[0]/C
    SLICE_X61Y29         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1_PmodKYPD/DSP/pass_index_reg[0]/Q
                         net (fo=5, routed)           0.170     0.311    U1_PmodKYPD/DSP/pass_index[0]
    SLICE_X61Y29         LUT5 (Prop_lut5_I4_O)        0.045     0.356 r  U1_PmodKYPD/DSP/pass_index[0]_i_1/O
                         net (fo=1, routed)           0.000     0.356    U1_PmodKYPD/DSP/pass_index[0]_i_1_n_0
    SLICE_X61Y29         FDRE                                         r  U1_PmodKYPD/DSP/pass_index_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1_PmodKYPD/DEC/DecodeOut_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1_PmodKYPD/DEC/DecodeOut_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDRE                         0.000     0.000 r  U1_PmodKYPD/DEC/DecodeOut_reg[1]/C
    SLICE_X65Y88         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1_PmodKYPD/DEC/DecodeOut_reg[1]/Q
                         net (fo=15, routed)          0.170     0.311    U1_PmodKYPD/DEC/DecodeOut_reg[1]_0
    SLICE_X65Y88         LUT6 (Prop_lut6_I0_O)        0.045     0.356 r  U1_PmodKYPD/DEC/DecodeOut[1]_i_1/O
                         net (fo=1, routed)           0.000     0.356    U1_PmodKYPD/DEC/DecodeOut[1]_i_1_n_0
    SLICE_X65Y88         FDRE                                         r  U1_PmodKYPD/DEC/DecodeOut_reg[1]/D
  -------------------------------------------------------------------    -------------------





