time,event,event_type,process,device,ready_queue,wait_queue,cpus,ios
6,1 added to ready queue,enqueue,1,,['1'],[],"[None, None]","[None, None]"
6,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', None]","[None, None]"
8,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],[],"[None, None]","[None, None]"
8,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', None]","[None, None]"
10,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],[],"[None, None]","[None, None]"
10,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', None]","[None, None]"
12,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],[],"[None, None]","[None, None]"
12,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', None]","[None, None]"
14,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],[],"[None, None]","[None, None]"
14,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', None]","[None, None]"
15,2 added to ready queue,enqueue,2,,['2'],[],"['1', None]","[None, None]"
15,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],[],"['1', '2']","[None, None]"
16,1 finished CPU → wait queue,cpu_to_io,1,CPU0,[],['1'],"[None, '2']","[None, None]"
16,1 dispatched to IO0,dispatch_io,1,IO0,[],[],"[None, '2']","['1', None]"
17,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,['2'],[],"[None, None]","['1', None]"
17,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],[],"['2', None]","['1', None]"
19,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,['2'],[],"[None, None]","['1', None]"
19,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],[],"['2', None]","['1', None]"
21,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,['2'],[],"[None, None]","['1', None]"
21,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],[],"['2', None]","['1', None]"
23,2 finished CPU → ready queue,cpu_to_ready,2,CPU0,['2'],[],"[None, None]","['1', None]"
23,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],[],"['2', None]","['1', None]"
25,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,['2'],[],"[None, None]","['1', None]"
25,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],[],"['2', None]","['1', None]"
27,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,['2'],[],"[None, None]","['1', None]"
27,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],[],"['2', None]","['1', None]"
28,3 added to ready queue,enqueue,3,,['3'],[],"['2', None]","['1', None]"
28,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],[],"['2', '3']","['1', None]"
29,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,['2'],[],"[None, '3']","['1', None]"
29,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],[],"['2', '3']","['1', None]"
30,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,['3'],[],"['2', None]","['1', None]"
30,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],[],"['2', '3']","['1', None]"
31,2 finished CPU → wait queue,cpu_to_io,2,CPU0,[],['2'],"[None, '3']","['1', None]"
31,3 finished CPU → ready queue,cpu_to_ready,3,CPU1,['3'],['2'],"[None, None]","['1', None]"
31,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],['2'],"['3', None]","['1', None]"
31,2 dispatched to IO1,dispatch_io,2,IO1,[],[],"['3', None]","['1', '2']"
33,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,['3'],[],"[None, None]","['1', '2']"
33,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],[],"['3', None]","['1', '2']"
35,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,['3'],[],"[None, None]","['1', '2']"
35,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],[],"['3', None]","['1', '2']"
36,4 added to ready queue,enqueue,4,,['4'],[],"['3', None]","['1', '2']"
36,4 dispatched to CPU1,dispatch_cpu,4,CPU1,[],[],"['3', '4']","['1', '2']"
37,3 finished CPU → ready queue,cpu_to_ready,3,CPU0,['3'],[],"[None, '4']","['1', '2']"
37,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],[],"['3', '4']","['1', '2']"
38,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,['4'],[],"['3', None]","['1', '2']"
38,4 dispatched to CPU1,dispatch_cpu,4,CPU1,[],[],"['3', '4']","['1', '2']"
39,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,['3'],[],"[None, '4']","['1', '2']"
39,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],[],"['3', '4']","['1', '2']"
40,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,['4'],[],"['3', None]","['1', '2']"
40,1 finished I/O → ready queue,io_to_ready,1,IO0,"['4', '1']",[],"['3', None]","[None, '2']"
40,4 dispatched to CPU1,dispatch_cpu,4,CPU1,['1'],[],"['3', '4']","[None, '2']"
41,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['1', '3']",[],"[None, '4']","[None, '2']"
41,1 dispatched to CPU0,dispatch_cpu,1,CPU0,['3'],[],"['1', '4']","[None, '2']"
42,4 finished CPU → wait queue,cpu_to_io,4,CPU1,['3'],['4'],"['1', None]","[None, '2']"
42,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],['4'],"['1', '3']","[None, '2']"
42,4 dispatched to IO0,dispatch_io,4,IO0,[],[],"['1', '3']","['4', '2']"
43,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],[],"[None, '3']","['4', '2']"
43,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', '3']","['4', '2']"
44,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,['3'],[],"['1', None]","['4', '2']"
44,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],[],"['1', '3']","['4', '2']"
45,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],[],"[None, '3']","['4', '2']"
45,3 finished CPU → wait queue,cpu_to_io,3,CPU1,['1'],['3'],"[None, None]","['4', '2']"
45,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],['3'],"['1', None]","['4', '2']"
47,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],['3'],"[None, None]","['4', '2']"
47,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],['3'],"['1', None]","['4', '2']"
48,5 added to ready queue,enqueue,5,,['5'],['3'],"['1', None]","['4', '2']"
48,5 dispatched to CPU1,dispatch_cpu,5,CPU1,[],['3'],"['1', '5']","['4', '2']"
49,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],['3'],"[None, '5']","['4', '2']"
49,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],['3'],"['1', '5']","['4', '2']"
50,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,['5'],['3'],"['1', None]","['4', '2']"
50,5 dispatched to CPU1,dispatch_cpu,5,CPU1,[],['3'],"['1', '5']","['4', '2']"
51,1 finished CPU → ready queue,cpu_to_ready,1,CPU0,['1'],['3'],"[None, '5']","['4', '2']"
51,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],['3'],"['1', '5']","['4', '2']"
52,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,['5'],['3'],"['1', None]","['4', '2']"
52,5 dispatched to CPU1,dispatch_cpu,5,CPU1,[],['3'],"['1', '5']","['4', '2']"
53,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],['3'],"[None, '5']","['4', '2']"
53,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],['3'],"['1', '5']","['4', '2']"
54,5 finished CPU → ready queue,cpu_to_ready,5,CPU1,['5'],['3'],"['1', None]","['4', '2']"
54,5 dispatched to CPU1,dispatch_cpu,5,CPU1,[],['3'],"['1', '5']","['4', '2']"
55,6 added to ready queue,enqueue,6,,['6'],['3'],"['1', '5']","['4', '2']"
55,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['6', '1']",['3'],"[None, '5']","['4', '2']"
55,6 dispatched to CPU0,dispatch_cpu,6,CPU0,['1'],['3'],"['6', '5']","['4', '2']"
56,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['1', '5']",['3'],"['6', None]","['4', '2']"
56,2 finished I/O → ready queue,io_to_ready,2,IO1,"['1', '5', '2']",['3'],"['6', None]","['4', None]"
56,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['5', '2']",['3'],"['6', '1']","['4', None]"
56,3 dispatched to IO1,dispatch_io,3,IO1,"['5', '2']",[],"['6', '1']","['4', '3']"
57,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['5', '2', '6']",[],"[None, '1']","['4', '3']"
57,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['2', '6']",[],"['5', '1']","['4', '3']"
58,1 finished CPU → wait queue,cpu_to_io,1,CPU1,"['2', '6']",['1'],"['5', None]","['4', '3']"
58,2 dispatched to CPU1,dispatch_cpu,2,CPU1,['6'],['1'],"['5', '2']","['4', '3']"
59,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['6', '5']",['1'],"[None, '2']","['4', '3']"
59,6 dispatched to CPU0,dispatch_cpu,6,CPU0,['5'],['1'],"['6', '2']","['4', '3']"
60,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['5', '2']",['1'],"['6', None]","['4', '3']"
60,5 dispatched to CPU1,dispatch_cpu,5,CPU1,['2'],['1'],"['6', '5']","['4', '3']"
61,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['2', '6']",['1'],"[None, '5']","['4', '3']"
61,5 finished CPU → wait queue,cpu_to_io,5,CPU1,"['2', '6']","['1', '5']","[None, None]","['4', '3']"
61,2 dispatched to CPU0,dispatch_cpu,2,CPU0,['6'],"['1', '5']","['2', None]","['4', '3']"
61,6 dispatched to CPU1,dispatch_cpu,6,CPU1,[],"['1', '5']","['2', '6']","['4', '3']"
63,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,['2'],"['1', '5']","[None, '6']","['4', '3']"
63,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['2', '6']","['1', '5']","[None, None]","['4', '3']"
63,4 finished I/O → ready queue,io_to_ready,4,IO0,"['2', '6', '4']","['1', '5']","[None, None]","[None, '3']"
63,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['6', '4']","['1', '5']","['2', None]","[None, '3']"
63,6 dispatched to CPU1,dispatch_cpu,6,CPU1,['4'],"['1', '5']","['2', '6']","[None, '3']"
63,1 dispatched to IO0,dispatch_io,1,IO0,['4'],['5'],"['2', '6']","['1', '3']"
65,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['4', '2']",['5'],"[None, '6']","['1', '3']"
65,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['4', '2', '6']",['5'],"[None, None]","['1', '3']"
65,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['2', '6']",['5'],"['4', None]","['1', '3']"
65,2 dispatched to CPU1,dispatch_cpu,2,CPU1,['6'],['5'],"['4', '2']","['1', '3']"
67,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['6', '4']",['5'],"[None, '2']","['1', '3']"
67,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['6', '4', '2']",['5'],"[None, None]","['1', '3']"
67,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['4', '2']",['5'],"['6', None]","['1', '3']"
67,4 dispatched to CPU1,dispatch_cpu,4,CPU1,['2'],['5'],"['6', '4']","['1', '3']"
68,7 added to ready queue,enqueue,7,,"['2', '7']",['5'],"['6', '4']","['1', '3']"
68,3 finished I/O → ready queue,io_to_ready,3,IO1,"['2', '7', '3']",['5'],"['6', '4']","['1', None]"
68,5 dispatched to IO1,dispatch_io,5,IO1,"['2', '7', '3']",[],"['6', '4']","['1', '5']"
69,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['2', '7', '3', '6']",[],"[None, '4']","['1', '5']"
69,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['2', '7', '3', '6', '4']",[],"[None, None]","['1', '5']"
69,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['7', '3', '6', '4']",[],"['2', None]","['1', '5']"
69,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['3', '6', '4']",[],"['2', '7']","['1', '5']"
70,2 finished CPU → wait queue,cpu_to_io,2,CPU0,"['3', '6', '4']",['2'],"[None, '7']","['1', '5']"
70,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['6', '4']",['2'],"['3', '7']","['1', '5']"
71,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['6', '4', '7']",['2'],"['3', None]","['1', '5']"
71,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['4', '7']",['2'],"['3', '6']","['1', '5']"
72,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['4', '7', '3']",['2'],"[None, '6']","['1', '5']"
72,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['7', '3']",['2'],"['4', '6']","['1', '5']"
73,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['7', '3', '6']",['2'],"['4', None]","['1', '5']"
73,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['3', '6']",['2'],"['4', '7']","['1', '5']"
74,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['3', '6', '4']",['2'],"[None, '7']","['1', '5']"
74,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['6', '4']",['2'],"['3', '7']","['1', '5']"
75,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['6', '4', '7']",['2'],"['3', None]","['1', '5']"
75,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['4', '7']",['2'],"['3', '6']","['1', '5']"
76,8 added to ready queue,enqueue,8,,"['4', '7', '8']",['2'],"['3', '6']","['1', '5']"
76,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['4', '7', '8', '3']",['2'],"[None, '6']","['1', '5']"
76,6 finished CPU → wait queue,cpu_to_io,6,CPU1,"['4', '7', '8', '3']","['2', '6']","[None, None]","['1', '5']"
76,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['7', '8', '3']","['2', '6']","['4', None]","['1', '5']"
76,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['8', '3']","['2', '6']","['4', '7']","['1', '5']"
77,4 finished CPU → wait queue,cpu_to_io,4,CPU0,"['8', '3']","['2', '6', '4']","[None, '7']","['1', '5']"
77,7 finished CPU → ready queue,cpu_to_ready,7,CPU1,"['8', '3', '7']","['2', '6', '4']","[None, None]","['1', '5']"
77,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['3', '7']","['2', '6', '4']","['8', None]","['1', '5']"
77,3 dispatched to CPU1,dispatch_cpu,3,CPU1,['7'],"['2', '6', '4']","['8', '3']","['1', '5']"
79,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['7', '8']","['2', '6', '4']","[None, '3']","['1', '5']"
79,3 finished CPU → ready queue,cpu_to_ready,3,CPU1,"['7', '8', '3']","['2', '6', '4']","[None, None]","['1', '5']"
79,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['8', '3']","['2', '6', '4']","['7', None]","['1', '5']"
79,8 dispatched to CPU1,dispatch_cpu,8,CPU1,['3'],"['2', '6', '4']","['7', '8']","['1', '5']"
81,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['3', '7']","['2', '6', '4']","[None, '8']","['1', '5']"
81,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['3', '7', '8']","['2', '6', '4']","[None, None]","['1', '5']"
81,1 finished I/O → ready queue,io_to_ready,1,IO0,"['3', '7', '8', '1']","['2', '6', '4']","[None, None]","[None, '5']"
81,5 finished I/O → ready queue,io_to_ready,5,IO1,"['3', '7', '8', '1', '5']","['2', '6', '4']","[None, None]","[None, None]"
81,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['7', '8', '1', '5']","['2', '6', '4']","['3', None]","[None, None]"
81,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['8', '1', '5']","['2', '6', '4']","['3', '7']","[None, None]"
81,2 dispatched to IO0,dispatch_io,2,IO0,"['8', '1', '5']","['6', '4']","['3', '7']","['2', None]"
81,6 dispatched to IO1,dispatch_io,6,IO1,"['8', '1', '5']",['4'],"['3', '7']","['2', '6']"
82,7 finished CPU → ready queue,cpu_to_ready,7,CPU1,"['8', '1', '5', '7']",['4'],"['3', None]","['2', '6']"
82,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['1', '5', '7']",['4'],"['3', '8']","['2', '6']"
83,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['1', '5', '7', '3']",['4'],"[None, '8']","['2', '6']"
83,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['5', '7', '3']",['4'],"['1', '8']","['2', '6']"
84,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['5', '7', '3', '8']",['4'],"['1', None]","['2', '6']"
84,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['7', '3', '8']",['4'],"['1', '5']","['2', '6']"
85,9 added to ready queue,enqueue,9,,"['7', '3', '8', '9']",['4'],"['1', '5']","['2', '6']"
85,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['7', '3', '8', '9', '1']",['4'],"[None, '5']","['2', '6']"
85,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['3', '8', '9', '1']",['4'],"['7', '5']","['2', '6']"
86,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['3', '8', '9', '1', '5']",['4'],"['7', None]","['2', '6']"
86,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['8', '9', '1', '5']",['4'],"['7', '3']","['2', '6']"
87,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['8', '9', '1', '5', '7']",['4'],"[None, '3']","['2', '6']"
87,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['9', '1', '5', '7']",['4'],"['8', '3']","['2', '6']"
88,8 finished CPU → wait queue,cpu_to_io,8,CPU0,"['9', '1', '5', '7']","['4', '8']","[None, '3']","['2', '6']"
88,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['9', '1', '5', '7', '3']","['4', '8']","[None, None]","['2', '6']"
88,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['1', '5', '7', '3']","['4', '8']","['9', None]","['2', '6']"
88,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['5', '7', '3']","['4', '8']","['9', '1']","['2', '6']"
90,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['5', '7', '3', '9']","['4', '8']","[None, '1']","['2', '6']"
90,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['5', '7', '3', '9', '1']","['4', '8']","[None, None]","['2', '6']"
90,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['7', '3', '9', '1']","['4', '8']","['5', None]","['2', '6']"
90,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['3', '9', '1']","['4', '8']","['5', '7']","['2', '6']"
92,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['3', '9', '1', '5']","['4', '8']","[None, '7']","['2', '6']"
92,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['3', '9', '1', '5', '7']","['4', '8']","[None, None]","['2', '6']"
92,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['9', '1', '5', '7']","['4', '8']","['3', None]","['2', '6']"
92,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['1', '5', '7']","['4', '8']","['3', '9']","['2', '6']"
94,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['1', '5', '7', '3']","['4', '8']","[None, '9']","['2', '6']"
94,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['1', '5', '7', '3', '9']","['4', '8']","[None, None]","['2', '6']"
94,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['5', '7', '3', '9']","['4', '8']","['1', None]","['2', '6']"
94,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['7', '3', '9']","['4', '8']","['1', '5']","['2', '6']"
95,5 finished CPU → wait queue,cpu_to_io,5,CPU1,"['7', '3', '9']","['4', '8', '5']","['1', None]","['2', '6']"
95,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['3', '9']","['4', '8', '5']","['1', '7']","['2', '6']"
96,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['3', '9', '1']","['4', '8', '5']","[None, '7']","['2', '6']"
96,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['9', '1']","['4', '8', '5']","['3', '7']","['2', '6']"
97,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['9', '1', '7']","['4', '8', '5']","['3', None]","['2', '6']"
97,2 finished I/O → ready queue,io_to_ready,2,IO0,"['9', '1', '7', '2']","['4', '8', '5']","['3', None]","[None, '6']"
97,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['1', '7', '2']","['4', '8', '5']","['3', '9']","[None, '6']"
97,4 dispatched to IO0,dispatch_io,4,IO0,"['1', '7', '2']","['8', '5']","['3', '9']","['4', '6']"
98,10 added to ready queue,enqueue,10,,"['1', '7', '2', '10']","['8', '5']","['3', '9']","['4', '6']"
98,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['1', '7', '2', '10', '3']","['8', '5']","[None, '9']","['4', '6']"
98,9 finished CPU → wait queue,cpu_to_io,9,CPU1,"['1', '7', '2', '10', '3']","['8', '5', '9']","[None, None]","['4', '6']"
98,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['7', '2', '10', '3']","['8', '5', '9']","['1', None]","['4', '6']"
98,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['2', '10', '3']","['8', '5', '9']","['1', '7']","['4', '6']"
100,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['2', '10', '3', '1']","['8', '5', '9']","[None, '7']","['4', '6']"
100,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['2', '10', '3', '1', '7']","['8', '5', '9']","[None, None]","['4', '6']"
100,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['10', '3', '1', '7']","['8', '5', '9']","['2', None]","['4', '6']"
100,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['3', '1', '7']","['8', '5', '9']","['2', '10']","['4', '6']"
102,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['3', '1', '7', '2']","['8', '5', '9']","[None, '10']","['4', '6']"
102,10 finished CPU → ready queue,cpu_to_ready,10,CPU1,"['3', '1', '7', '2', '10']","['8', '5', '9']","[None, None]","['4', '6']"
102,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['1', '7', '2', '10']","['8', '5', '9']","['3', None]","['4', '6']"
102,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['7', '2', '10']","['8', '5', '9']","['3', '1']","['4', '6']"
104,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['7', '2', '10', '3']","['8', '5', '9']","[None, '1']","['4', '6']"
104,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['7', '2', '10', '3', '1']","['8', '5', '9']","[None, None]","['4', '6']"
104,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['2', '10', '3', '1']","['8', '5', '9']","['7', None]","['4', '6']"
104,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['10', '3', '1']","['8', '5', '9']","['7', '2']","['4', '6']"
106,7 finished CPU → wait queue,cpu_to_io,7,CPU0,"['10', '3', '1']","['8', '5', '9', '7']","[None, '2']","['4', '6']"
106,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['10', '3', '1', '2']","['8', '5', '9', '7']","[None, None]","['4', '6']"
106,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['3', '1', '2']","['8', '5', '9', '7']","['10', None]","['4', '6']"
106,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['1', '2']","['8', '5', '9', '7']","['10', '3']","['4', '6']"
107,11 added to ready queue,enqueue,11,,"['1', '2', '11']","['8', '5', '9', '7']","['10', '3']","['4', '6']"
107,10 finished CPU → ready queue,cpu_to_ready,10,CPU0,"['1', '2', '11', '10']","['8', '5', '9', '7']","[None, '3']","['4', '6']"
107,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['2', '11', '10']","['8', '5', '9', '7']","['1', '3']","['4', '6']"
108,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['2', '11', '10', '3']","['8', '5', '9', '7']","['1', None]","['4', '6']"
108,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['11', '10', '3']","['8', '5', '9', '7']","['1', '2']","['4', '6']"
109,1 finished CPU → wait queue,cpu_to_io,1,CPU0,"['11', '10', '3']","['8', '5', '9', '7', '1']","[None, '2']","['4', '6']"
109,6 finished I/O → ready queue,io_to_ready,6,IO1,"['11', '10', '3', '6']","['8', '5', '9', '7', '1']","[None, '2']","['4', None]"
109,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['10', '3', '6']","['8', '5', '9', '7', '1']","['11', '2']","['4', None]"
109,8 dispatched to IO1,dispatch_io,8,IO1,"['10', '3', '6']","['5', '9', '7', '1']","['11', '2']","['4', '8']"
110,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['10', '3', '6', '2']","['5', '9', '7', '1']","['11', None]","['4', '8']"
110,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['3', '6', '2']","['5', '9', '7', '1']","['11', '10']","['4', '8']"
111,11 finished CPU → wait queue,cpu_to_io,11,CPU0,"['3', '6', '2']","['5', '9', '7', '1', '11']","[None, '10']","['4', '8']"
111,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['6', '2']","['5', '9', '7', '1', '11']","['3', '10']","['4', '8']"
112,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['6', '2', '10']","['5', '9', '7', '1', '11']","['3', None]","['4', '8']"
112,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['2', '10']","['5', '9', '7', '1', '11']","['3', '6']","['4', '8']"
113,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['2', '10', '3']","['5', '9', '7', '1', '11']","[None, '6']","['4', '8']"
113,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['10', '3']","['5', '9', '7', '1', '11']","['2', '6']","['4', '8']"
114,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['10', '3', '6']","['5', '9', '7', '1', '11']","['2', None]","['4', '8']"
114,4 finished I/O → ready queue,io_to_ready,4,IO0,"['10', '3', '6', '4']","['5', '9', '7', '1', '11']","['2', None]","[None, '8']"
114,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['3', '6', '4']","['5', '9', '7', '1', '11']","['2', '10']","[None, '8']"
114,5 dispatched to IO0,dispatch_io,5,IO0,"['3', '6', '4']","['9', '7', '1', '11']","['2', '10']","['5', '8']"
115,2 finished CPU → wait queue,cpu_to_io,2,CPU0,"['3', '6', '4']","['9', '7', '1', '11', '2']","[None, '10']","['5', '8']"
115,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['6', '4']","['9', '7', '1', '11', '2']","['3', '10']","['5', '8']"
116,3 finished all bursts,finished,3,CPU0,"['6', '4']","['9', '7', '1', '11', '2']","[None, '10']","['5', '8']"
116,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['6', '4', '10']","['9', '7', '1', '11', '2']","[None, None]","['5', '8']"
116,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['4', '10']","['9', '7', '1', '11', '2']","['6', None]","['5', '8']"
116,4 dispatched to CPU1,dispatch_cpu,4,CPU1,['10'],"['9', '7', '1', '11', '2']","['6', '4']","['5', '8']"
118,12 added to ready queue,enqueue,12,,"['10', '12']","['9', '7', '1', '11', '2']","['6', '4']","['5', '8']"
118,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['10', '12', '6']","['9', '7', '1', '11', '2']","[None, '4']","['5', '8']"
118,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['10', '12', '6', '4']","['9', '7', '1', '11', '2']","[None, None]","['5', '8']"
118,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['12', '6', '4']","['9', '7', '1', '11', '2']","['10', None]","['5', '8']"
118,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['6', '4']","['9', '7', '1', '11', '2']","['10', '12']","['5', '8']"
120,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['6', '4', '10']","['9', '7', '1', '11', '2']","[None, '12']","['5', '8']"
120,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['6', '4', '10', '12']","['9', '7', '1', '11', '2']","[None, None]","['5', '8']"
120,8 finished I/O → ready queue,io_to_ready,8,IO1,"['6', '4', '10', '12', '8']","['9', '7', '1', '11', '2']","[None, None]","['5', None]"
120,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['4', '10', '12', '8']","['9', '7', '1', '11', '2']","['6', None]","['5', None]"
120,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['10', '12', '8']","['9', '7', '1', '11', '2']","['6', '4']","['5', None]"
120,9 dispatched to IO1,dispatch_io,9,IO1,"['10', '12', '8']","['7', '1', '11', '2']","['6', '4']","['5', '9']"
122,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['10', '12', '8', '6']","['7', '1', '11', '2']","[None, '4']","['5', '9']"
122,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['10', '12', '8', '6', '4']","['7', '1', '11', '2']","[None, None]","['5', '9']"
122,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['12', '8', '6', '4']","['7', '1', '11', '2']","['10', None]","['5', '9']"
122,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['8', '6', '4']","['7', '1', '11', '2']","['10', '12']","['5', '9']"
123,10 finished CPU → ready queue,cpu_to_ready,10,CPU0,"['8', '6', '4', '10']","['7', '1', '11', '2']","[None, '12']","['5', '9']"
123,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['6', '4', '10']","['7', '1', '11', '2']","['8', '12']","['5', '9']"
124,13 added to ready queue,enqueue,13,,"['6', '4', '10', '13']","['7', '1', '11', '2']","['8', '12']","['5', '9']"
124,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['6', '4', '10', '13', '12']","['7', '1', '11', '2']","['8', None]","['5', '9']"
124,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['4', '10', '13', '12']","['7', '1', '11', '2']","['8', '6']","['5', '9']"
125,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['4', '10', '13', '12', '8']","['7', '1', '11', '2']","[None, '6']","['5', '9']"
125,9 finished I/O → ready queue,io_to_ready,9,IO1,"['4', '10', '13', '12', '8', '9']","['7', '1', '11', '2']","[None, '6']","['5', None]"
125,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['10', '13', '12', '8', '9']","['7', '1', '11', '2']","['4', '6']","['5', None]"
125,7 dispatched to IO1,dispatch_io,7,IO1,"['10', '13', '12', '8', '9']","['1', '11', '2']","['4', '6']","['5', '7']"
126,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['10', '13', '12', '8', '9', '6']","['1', '11', '2']","['4', None]","['5', '7']"
126,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['13', '12', '8', '9', '6']","['1', '11', '2']","['4', '10']","['5', '7']"
127,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['13', '12', '8', '9', '6', '4']","['1', '11', '2']","[None, '10']","['5', '7']"
127,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['12', '8', '9', '6', '4']","['1', '11', '2']","['13', '10']","['5', '7']"
128,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['12', '8', '9', '6', '4', '10']","['1', '11', '2']","['13', None]","['5', '7']"
128,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['8', '9', '6', '4', '10']","['1', '11', '2']","['13', '12']","['5', '7']"
129,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['8', '9', '6', '4', '10', '13']","['1', '11', '2']","[None, '12']","['5', '7']"
129,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['9', '6', '4', '10', '13']","['1', '11', '2']","['8', '12']","['5', '7']"
130,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['9', '6', '4', '10', '13', '12']","['1', '11', '2']","['8', None]","['5', '7']"
130,5 finished I/O → ready queue,io_to_ready,5,IO0,"['9', '6', '4', '10', '13', '12', '5']","['1', '11', '2']","['8', None]","[None, '7']"
130,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['6', '4', '10', '13', '12', '5']","['1', '11', '2']","['8', '9']","[None, '7']"
130,1 dispatched to IO0,dispatch_io,1,IO0,"['6', '4', '10', '13', '12', '5']","['11', '2']","['8', '9']","['1', '7']"
131,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['6', '4', '10', '13', '12', '5', '8']","['11', '2']","[None, '9']","['1', '7']"
131,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['4', '10', '13', '12', '5', '8']","['11', '2']","['6', '9']","['1', '7']"
132,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['4', '10', '13', '12', '5', '8', '9']","['11', '2']","['6', None]","['1', '7']"
132,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['10', '13', '12', '5', '8', '9']","['11', '2']","['6', '4']","['1', '7']"
133,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['10', '13', '12', '5', '8', '9', '6']","['11', '2']","[None, '4']","['1', '7']"
133,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['13', '12', '5', '8', '9', '6']","['11', '2']","['10', '4']","['1', '7']"
134,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['13', '12', '5', '8', '9', '6', '4']","['11', '2']","['10', None]","['1', '7']"
134,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['12', '5', '8', '9', '6', '4']","['11', '2']","['10', '13']","['1', '7']"
135,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['12', '5', '8', '9', '6', '4', '10']","['11', '2']","[None, '13']","['1', '7']"
135,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['5', '8', '9', '6', '4', '10']","['11', '2']","['12', '13']","['1', '7']"
136,14 added to ready queue,enqueue,14,,"['5', '8', '9', '6', '4', '10', '14']","['11', '2']","['12', '13']","['1', '7']"
136,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['5', '8', '9', '6', '4', '10', '14', '13']","['11', '2']","['12', None]","['1', '7']"
136,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['8', '9', '6', '4', '10', '14', '13']","['11', '2']","['12', '5']","['1', '7']"
137,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['8', '9', '6', '4', '10', '14', '13', '12']","['11', '2']","[None, '5']","['1', '7']"
137,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['9', '6', '4', '10', '14', '13', '12']","['11', '2']","['8', '5']","['1', '7']"
138,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['9', '6', '4', '10', '14', '13', '12', '5']","['11', '2']","['8', None]","['1', '7']"
138,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['6', '4', '10', '14', '13', '12', '5']","['11', '2']","['8', '9']","['1', '7']"
139,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['6', '4', '10', '14', '13', '12', '5', '8']","['11', '2']","[None, '9']","['1', '7']"
139,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['4', '10', '14', '13', '12', '5', '8']","['11', '2']","['6', '9']","['1', '7']"
140,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['4', '10', '14', '13', '12', '5', '8', '9']","['11', '2']","['6', None]","['1', '7']"
140,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['10', '14', '13', '12', '5', '8', '9']","['11', '2']","['6', '4']","['1', '7']"
141,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['10', '14', '13', '12', '5', '8', '9', '6']","['11', '2']","[None, '4']","['1', '7']"
141,7 finished I/O → ready queue,io_to_ready,7,IO1,"['10', '14', '13', '12', '5', '8', '9', '6', '7']","['11', '2']","[None, '4']","['1', None]"
141,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['14', '13', '12', '5', '8', '9', '6', '7']","['11', '2']","['10', '4']","['1', None]"
141,11 dispatched to IO1,dispatch_io,11,IO1,"['14', '13', '12', '5', '8', '9', '6', '7']",['2'],"['10', '4']","['1', '11']"
142,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['14', '13', '12', '5', '8', '9', '6', '7', '4']",['2'],"['10', None]","['1', '11']"
142,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['13', '12', '5', '8', '9', '6', '7', '4']",['2'],"['10', '14']","['1', '11']"
143,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['13', '12', '5', '8', '9', '6', '7', '4', '10']",['2'],"[None, '14']","['1', '11']"
143,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['12', '5', '8', '9', '6', '7', '4', '10']",['2'],"['13', '14']","['1', '11']"
144,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['12', '5', '8', '9', '6', '7', '4', '10', '14']",['2'],"['13', None]","['1', '11']"
144,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['5', '8', '9', '6', '7', '4', '10', '14']",['2'],"['13', '12']","['1', '11']"
145,15 added to ready queue,enqueue,15,,"['5', '8', '9', '6', '7', '4', '10', '14', '15']",['2'],"['13', '12']","['1', '11']"
145,13 finished CPU → ready queue,cpu_to_ready,13,CPU0,"['5', '8', '9', '6', '7', '4', '10', '14', '15', '13']",['2'],"[None, '12']","['1', '11']"
145,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['8', '9', '6', '7', '4', '10', '14', '15', '13']",['2'],"['5', '12']","['1', '11']"
146,5 finished CPU → wait queue,cpu_to_io,5,CPU0,"['8', '9', '6', '7', '4', '10', '14', '15', '13']","['2', '5']","[None, '12']","['1', '11']"
146,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['8', '9', '6', '7', '4', '10', '14', '15', '13', '12']","['2', '5']","[None, None]","['1', '11']"
146,11 finished I/O → ready queue,io_to_ready,11,IO1,"['8', '9', '6', '7', '4', '10', '14', '15', '13', '12', '11']","['2', '5']","[None, None]","['1', None]"
146,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['9', '6', '7', '4', '10', '14', '15', '13', '12', '11']","['2', '5']","['8', None]","['1', None]"
146,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['6', '7', '4', '10', '14', '15', '13', '12', '11']","['2', '5']","['8', '9']","['1', None]"
146,2 dispatched to IO1,dispatch_io,2,IO1,"['6', '7', '4', '10', '14', '15', '13', '12', '11']",['5'],"['8', '9']","['1', '2']"
147,9 finished CPU → wait queue,cpu_to_io,9,CPU1,"['6', '7', '4', '10', '14', '15', '13', '12', '11']","['5', '9']","['8', None]","['1', '2']"
147,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['7', '4', '10', '14', '15', '13', '12', '11']","['5', '9']","['8', '6']","['1', '2']"
148,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['7', '4', '10', '14', '15', '13', '12', '11', '8']","['5', '9']","[None, '6']","['1', '2']"
148,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['4', '10', '14', '15', '13', '12', '11', '8']","['5', '9']","['7', '6']","['1', '2']"
149,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['4', '10', '14', '15', '13', '12', '11', '8', '6']","['5', '9']","['7', None]","['1', '2']"
149,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['10', '14', '15', '13', '12', '11', '8', '6']","['5', '9']","['7', '4']","['1', '2']"
150,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['10', '14', '15', '13', '12', '11', '8', '6', '7']","['5', '9']","[None, '4']","['1', '2']"
150,4 finished CPU → ready queue,cpu_to_ready,4,CPU1,"['10', '14', '15', '13', '12', '11', '8', '6', '7', '4']","['5', '9']","[None, None]","['1', '2']"
150,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['14', '15', '13', '12', '11', '8', '6', '7', '4']","['5', '9']","['10', None]","['1', '2']"
150,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['15', '13', '12', '11', '8', '6', '7', '4']","['5', '9']","['10', '14']","['1', '2']"
151,10 finished CPU → wait queue,cpu_to_io,10,CPU0,"['15', '13', '12', '11', '8', '6', '7', '4']","['5', '9', '10']","[None, '14']","['1', '2']"
151,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['13', '12', '11', '8', '6', '7', '4']","['5', '9', '10']","['15', '14']","['1', '2']"
152,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['13', '12', '11', '8', '6', '7', '4', '14']","['5', '9', '10']","['15', None]","['1', '2']"
152,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['12', '11', '8', '6', '7', '4', '14']","['5', '9', '10']","['15', '13']","['1', '2']"
153,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['12', '11', '8', '6', '7', '4', '14', '15']","['5', '9', '10']","[None, '13']","['1', '2']"
153,1 finished I/O → ready queue,io_to_ready,1,IO0,"['12', '11', '8', '6', '7', '4', '14', '15', '1']","['5', '9', '10']","[None, '13']","[None, '2']"
153,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['11', '8', '6', '7', '4', '14', '15', '1']","['5', '9', '10']","['12', '13']","[None, '2']"
153,5 dispatched to IO0,dispatch_io,5,IO0,"['11', '8', '6', '7', '4', '14', '15', '1']","['9', '10']","['12', '13']","['5', '2']"
154,12 finished CPU → ready queue,cpu_to_ready,12,CPU0,"['11', '8', '6', '7', '4', '14', '15', '1', '12']","['9', '10']","[None, '13']","['5', '2']"
154,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['11', '8', '6', '7', '4', '14', '15', '1', '12', '13']","['9', '10']","[None, None]","['5', '2']"
154,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['8', '6', '7', '4', '14', '15', '1', '12', '13']","['9', '10']","['11', None]","['5', '2']"
154,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['6', '7', '4', '14', '15', '1', '12', '13']","['9', '10']","['11', '8']","['5', '2']"
155,16 added to ready queue,enqueue,16,,"['6', '7', '4', '14', '15', '1', '12', '13', '16']","['9', '10']","['11', '8']","['5', '2']"
156,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['6', '7', '4', '14', '15', '1', '12', '13', '16', '11']","['9', '10']","[None, '8']","['5', '2']"
156,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['6', '7', '4', '14', '15', '1', '12', '13', '16', '11', '8']","['9', '10']","[None, None]","['5', '2']"
156,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['7', '4', '14', '15', '1', '12', '13', '16', '11', '8']","['9', '10']","['6', None]","['5', '2']"
156,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['4', '14', '15', '1', '12', '13', '16', '11', '8']","['9', '10']","['6', '7']","['5', '2']"
158,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['4', '14', '15', '1', '12', '13', '16', '11', '8', '6']","['9', '10']","[None, '7']","['5', '2']"
158,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['4', '14', '15', '1', '12', '13', '16', '11', '8', '6', '7']","['9', '10']","[None, None]","['5', '2']"
158,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['14', '15', '1', '12', '13', '16', '11', '8', '6', '7']","['9', '10']","['4', None]","['5', '2']"
158,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['15', '1', '12', '13', '16', '11', '8', '6', '7']","['9', '10']","['4', '14']","['5', '2']"
160,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['15', '1', '12', '13', '16', '11', '8', '6', '7', '4']","['9', '10']","[None, '14']","['5', '2']"
160,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['15', '1', '12', '13', '16', '11', '8', '6', '7', '4', '14']","['9', '10']","[None, None]","['5', '2']"
160,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['1', '12', '13', '16', '11', '8', '6', '7', '4', '14']","['9', '10']","['15', None]","['5', '2']"
160,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['12', '13', '16', '11', '8', '6', '7', '4', '14']","['9', '10']","['15', '1']","['5', '2']"
162,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['12', '13', '16', '11', '8', '6', '7', '4', '14', '15']","['9', '10']","[None, '1']","['5', '2']"
162,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['12', '13', '16', '11', '8', '6', '7', '4', '14', '15', '1']","['9', '10']","[None, None]","['5', '2']"
162,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['13', '16', '11', '8', '6', '7', '4', '14', '15', '1']","['9', '10']","['12', None]","['5', '2']"
162,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['16', '11', '8', '6', '7', '4', '14', '15', '1']","['9', '10']","['12', '13']","['5', '2']"
163,13 finished CPU → wait queue,cpu_to_io,13,CPU1,"['16', '11', '8', '6', '7', '4', '14', '15', '1']","['9', '10', '13']","['12', None]","['5', '2']"
163,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['11', '8', '6', '7', '4', '14', '15', '1']","['9', '10', '13']","['12', '16']","['5', '2']"
164,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['11', '8', '6', '7', '4', '14', '15', '1', '12']","['9', '10', '13']","[None, '16']","['5', '2']"
164,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['8', '6', '7', '4', '14', '15', '1', '12']","['9', '10', '13']","['11', '16']","['5', '2']"
165,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['8', '6', '7', '4', '14', '15', '1', '12', '16']","['9', '10', '13']","['11', None]","['5', '2']"
165,2 finished I/O → ready queue,io_to_ready,2,IO1,"['8', '6', '7', '4', '14', '15', '1', '12', '16', '2']","['9', '10', '13']","['11', None]","['5', None]"
165,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['6', '7', '4', '14', '15', '1', '12', '16', '2']","['9', '10', '13']","['11', '8']","['5', None]"
165,9 dispatched to IO1,dispatch_io,9,IO1,"['6', '7', '4', '14', '15', '1', '12', '16', '2']","['10', '13']","['11', '8']","['5', '9']"
166,17 added to ready queue,enqueue,17,,"['6', '7', '4', '14', '15', '1', '12', '16', '2', '17']","['10', '13']","['11', '8']","['5', '9']"
166,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['6', '7', '4', '14', '15', '1', '12', '16', '2', '17', '11']","['10', '13']","[None, '8']","['5', '9']"
166,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['7', '4', '14', '15', '1', '12', '16', '2', '17', '11']","['10', '13']","['6', '8']","['5', '9']"
167,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['7', '4', '14', '15', '1', '12', '16', '2', '17', '11', '8']","['10', '13']","['6', None]","['5', '9']"
167,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['4', '14', '15', '1', '12', '16', '2', '17', '11', '8']","['10', '13']","['6', '7']","['5', '9']"
168,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['4', '14', '15', '1', '12', '16', '2', '17', '11', '8', '6']","['10', '13']","[None, '7']","['5', '9']"
168,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['14', '15', '1', '12', '16', '2', '17', '11', '8', '6']","['10', '13']","['4', '7']","['5', '9']"
169,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['14', '15', '1', '12', '16', '2', '17', '11', '8', '6', '7']","['10', '13']","['4', None]","['5', '9']"
169,9 finished I/O → ready queue,io_to_ready,9,IO1,"['14', '15', '1', '12', '16', '2', '17', '11', '8', '6', '7', '9']","['10', '13']","['4', None]","['5', None]"
169,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['15', '1', '12', '16', '2', '17', '11', '8', '6', '7', '9']","['10', '13']","['4', '14']","['5', None]"
169,10 dispatched to IO1,dispatch_io,10,IO1,"['15', '1', '12', '16', '2', '17', '11', '8', '6', '7', '9']",['13'],"['4', '14']","['5', '10']"
170,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['15', '1', '12', '16', '2', '17', '11', '8', '6', '7', '9', '4']",['13'],"[None, '14']","['5', '10']"
170,14 finished CPU → wait queue,cpu_to_io,14,CPU1,"['15', '1', '12', '16', '2', '17', '11', '8', '6', '7', '9', '4']","['13', '14']","[None, None]","['5', '10']"
170,5 finished I/O → ready queue,io_to_ready,5,IO0,"['15', '1', '12', '16', '2', '17', '11', '8', '6', '7', '9', '4', '5']","['13', '14']","[None, None]","[None, '10']"
170,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['1', '12', '16', '2', '17', '11', '8', '6', '7', '9', '4', '5']","['13', '14']","['15', None]","[None, '10']"
170,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['12', '16', '2', '17', '11', '8', '6', '7', '9', '4', '5']","['13', '14']","['15', '1']","[None, '10']"
170,13 dispatched to IO0,dispatch_io,13,IO0,"['12', '16', '2', '17', '11', '8', '6', '7', '9', '4', '5']",['14'],"['15', '1']","['13', '10']"
171,13 finished I/O → ready queue,io_to_ready,13,IO0,"['12', '16', '2', '17', '11', '8', '6', '7', '9', '4', '5', '13']",['14'],"['15', '1']","[None, '10']"
171,14 dispatched to IO0,dispatch_io,14,IO0,"['12', '16', '2', '17', '11', '8', '6', '7', '9', '4', '5', '13']",[],"['15', '1']","['14', '10']"
172,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['12', '16', '2', '17', '11', '8', '6', '7', '9', '4', '5', '13', '15']",[],"[None, '1']","['14', '10']"
172,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['12', '16', '2', '17', '11', '8', '6', '7', '9', '4', '5', '13', '15', '1']",[],"[None, None]","['14', '10']"
172,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['16', '2', '17', '11', '8', '6', '7', '9', '4', '5', '13', '15', '1']",[],"['12', None]","['14', '10']"
172,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['2', '17', '11', '8', '6', '7', '9', '4', '5', '13', '15', '1']",[],"['12', '16']","['14', '10']"
174,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['2', '17', '11', '8', '6', '7', '9', '4', '5', '13', '15', '1', '12']",[],"[None, '16']","['14', '10']"
174,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['2', '17', '11', '8', '6', '7', '9', '4', '5', '13', '15', '1', '12', '16']",[],"[None, None]","['14', '10']"
174,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['17', '11', '8', '6', '7', '9', '4', '5', '13', '15', '1', '12', '16']",[],"['2', None]","['14', '10']"
174,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['11', '8', '6', '7', '9', '4', '5', '13', '15', '1', '12', '16']",[],"['2', '17']","['14', '10']"
176,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['11', '8', '6', '7', '9', '4', '5', '13', '15', '1', '12', '16', '2']",[],"[None, '17']","['14', '10']"
176,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['11', '8', '6', '7', '9', '4', '5', '13', '15', '1', '12', '16', '2', '17']",[],"[None, None]","['14', '10']"
176,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['8', '6', '7', '9', '4', '5', '13', '15', '1', '12', '16', '2', '17']",[],"['11', None]","['14', '10']"
176,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['6', '7', '9', '4', '5', '13', '15', '1', '12', '16', '2', '17']",[],"['11', '8']","['14', '10']"
177,11 finished CPU → wait queue,cpu_to_io,11,CPU0,"['6', '7', '9', '4', '5', '13', '15', '1', '12', '16', '2', '17']",['11'],"[None, '8']","['14', '10']"
177,8 finished CPU → wait queue,cpu_to_io,8,CPU1,"['6', '7', '9', '4', '5', '13', '15', '1', '12', '16', '2', '17']","['11', '8']","[None, None]","['14', '10']"
177,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['7', '9', '4', '5', '13', '15', '1', '12', '16', '2', '17']","['11', '8']","['6', None]","['14', '10']"
177,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['9', '4', '5', '13', '15', '1', '12', '16', '2', '17']","['11', '8']","['6', '7']","['14', '10']"
178,6 finished CPU → ready queue,cpu_to_ready,6,CPU0,"['9', '4', '5', '13', '15', '1', '12', '16', '2', '17', '6']","['11', '8']","[None, '7']","['14', '10']"
178,7 finished CPU → wait queue,cpu_to_io,7,CPU1,"['9', '4', '5', '13', '15', '1', '12', '16', '2', '17', '6']","['11', '8', '7']","[None, None]","['14', '10']"
178,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['4', '5', '13', '15', '1', '12', '16', '2', '17', '6']","['11', '8', '7']","['9', None]","['14', '10']"
178,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['5', '13', '15', '1', '12', '16', '2', '17', '6']","['11', '8', '7']","['9', '4']","['14', '10']"
180,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['5', '13', '15', '1', '12', '16', '2', '17', '6', '9']","['11', '8', '7']","[None, '4']","['14', '10']"
180,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['5', '13', '15', '1', '12', '16', '2', '17', '6', '9', '4']","['11', '8', '7']","[None, None]","['14', '10']"
180,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['13', '15', '1', '12', '16', '2', '17', '6', '9', '4']","['11', '8', '7']","['5', None]","['14', '10']"
180,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['15', '1', '12', '16', '2', '17', '6', '9', '4']","['11', '8', '7']","['5', '13']","['14', '10']"
181,18 added to ready queue,enqueue,18,,"['15', '1', '12', '16', '2', '17', '6', '9', '4', '18']","['11', '8', '7']","['5', '13']","['14', '10']"
182,5 finished CPU → wait queue,cpu_to_io,5,CPU0,"['15', '1', '12', '16', '2', '17', '6', '9', '4', '18']","['11', '8', '7', '5']","[None, '13']","['14', '10']"
182,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['15', '1', '12', '16', '2', '17', '6', '9', '4', '18', '13']","['11', '8', '7', '5']","[None, None]","['14', '10']"
182,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['1', '12', '16', '2', '17', '6', '9', '4', '18', '13']","['11', '8', '7', '5']","['15', None]","['14', '10']"
182,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['12', '16', '2', '17', '6', '9', '4', '18', '13']","['11', '8', '7', '5']","['15', '1']","['14', '10']"
184,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['12', '16', '2', '17', '6', '9', '4', '18', '13', '15']","['11', '8', '7', '5']","[None, '1']","['14', '10']"
184,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['12', '16', '2', '17', '6', '9', '4', '18', '13', '15', '1']","['11', '8', '7', '5']","[None, None]","['14', '10']"
184,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['16', '2', '17', '6', '9', '4', '18', '13', '15', '1']","['11', '8', '7', '5']","['12', None]","['14', '10']"
184,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['2', '17', '6', '9', '4', '18', '13', '15', '1']","['11', '8', '7', '5']","['12', '16']","['14', '10']"
185,10 finished I/O → ready queue,io_to_ready,10,IO1,"['2', '17', '6', '9', '4', '18', '13', '15', '1', '10']","['11', '8', '7', '5']","['12', '16']","['14', None]"
185,11 dispatched to IO1,dispatch_io,11,IO1,"['2', '17', '6', '9', '4', '18', '13', '15', '1', '10']","['8', '7', '5']","['12', '16']","['14', '11']"
186,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['2', '17', '6', '9', '4', '18', '13', '15', '1', '10', '12']","['8', '7', '5']","[None, '16']","['14', '11']"
186,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['2', '17', '6', '9', '4', '18', '13', '15', '1', '10', '12', '16']","['8', '7', '5']","[None, None]","['14', '11']"
186,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['17', '6', '9', '4', '18', '13', '15', '1', '10', '12', '16']","['8', '7', '5']","['2', None]","['14', '11']"
186,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['6', '9', '4', '18', '13', '15', '1', '10', '12', '16']","['8', '7', '5']","['2', '17']","['14', '11']"
188,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['6', '9', '4', '18', '13', '15', '1', '10', '12', '16', '2']","['8', '7', '5']","[None, '17']","['14', '11']"
188,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['6', '9', '4', '18', '13', '15', '1', '10', '12', '16', '2', '17']","['8', '7', '5']","[None, None]","['14', '11']"
188,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['9', '4', '18', '13', '15', '1', '10', '12', '16', '2', '17']","['8', '7', '5']","['6', None]","['14', '11']"
188,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['4', '18', '13', '15', '1', '10', '12', '16', '2', '17']","['8', '7', '5']","['6', '9']","['14', '11']"
190,19 added to ready queue,enqueue,19,,"['4', '18', '13', '15', '1', '10', '12', '16', '2', '17', '19']","['8', '7', '5']","['6', '9']","['14', '11']"
190,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['4', '18', '13', '15', '1', '10', '12', '16', '2', '17', '19', '6']","['8', '7', '5']","[None, '9']","['14', '11']"
190,9 finished CPU → wait queue,cpu_to_io,9,CPU1,"['4', '18', '13', '15', '1', '10', '12', '16', '2', '17', '19', '6']","['8', '7', '5', '9']","[None, None]","['14', '11']"
190,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['18', '13', '15', '1', '10', '12', '16', '2', '17', '19', '6']","['8', '7', '5', '9']","['4', None]","['14', '11']"
190,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['13', '15', '1', '10', '12', '16', '2', '17', '19', '6']","['8', '7', '5', '9']","['4', '18']","['14', '11']"
192,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['13', '15', '1', '10', '12', '16', '2', '17', '19', '6', '4']","['8', '7', '5', '9']","[None, '18']","['14', '11']"
192,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['13', '15', '1', '10', '12', '16', '2', '17', '19', '6', '4', '18']","['8', '7', '5', '9']","[None, None]","['14', '11']"
192,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['15', '1', '10', '12', '16', '2', '17', '19', '6', '4', '18']","['8', '7', '5', '9']","['13', None]","['14', '11']"
192,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['1', '10', '12', '16', '2', '17', '19', '6', '4', '18']","['8', '7', '5', '9']","['13', '15']","['14', '11']"
193,15 finished CPU → ready queue,cpu_to_ready,15,CPU1,"['1', '10', '12', '16', '2', '17', '19', '6', '4', '18', '15']","['8', '7', '5', '9']","['13', None]","['14', '11']"
193,14 finished I/O → ready queue,io_to_ready,14,IO0,"['1', '10', '12', '16', '2', '17', '19', '6', '4', '18', '15', '14']","['8', '7', '5', '9']","['13', None]","[None, '11']"
193,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['10', '12', '16', '2', '17', '19', '6', '4', '18', '15', '14']","['8', '7', '5', '9']","['13', '1']","[None, '11']"
193,8 dispatched to IO0,dispatch_io,8,IO0,"['10', '12', '16', '2', '17', '19', '6', '4', '18', '15', '14']","['7', '5', '9']","['13', '1']","['8', '11']"
194,13 finished CPU → wait queue,cpu_to_io,13,CPU0,"['10', '12', '16', '2', '17', '19', '6', '4', '18', '15', '14']","['7', '5', '9', '13']","[None, '1']","['8', '11']"
194,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['12', '16', '2', '17', '19', '6', '4', '18', '15', '14']","['7', '5', '9', '13']","['10', '1']","['8', '11']"
195,1 finished CPU → wait queue,cpu_to_io,1,CPU1,"['12', '16', '2', '17', '19', '6', '4', '18', '15', '14']","['7', '5', '9', '13', '1']","['10', None]","['8', '11']"
195,11 finished I/O → ready queue,io_to_ready,11,IO1,"['12', '16', '2', '17', '19', '6', '4', '18', '15', '14', '11']","['7', '5', '9', '13', '1']","['10', None]","['8', None]"
195,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['16', '2', '17', '19', '6', '4', '18', '15', '14', '11']","['7', '5', '9', '13', '1']","['10', '12']","['8', None]"
195,7 dispatched to IO1,dispatch_io,7,IO1,"['16', '2', '17', '19', '6', '4', '18', '15', '14', '11']","['5', '9', '13', '1']","['10', '12']","['8', '7']"
196,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['16', '2', '17', '19', '6', '4', '18', '15', '14', '11', '10']","['5', '9', '13', '1']","[None, '12']","['8', '7']"
196,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['2', '17', '19', '6', '4', '18', '15', '14', '11', '10']","['5', '9', '13', '1']","['16', '12']","['8', '7']"
197,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['2', '17', '19', '6', '4', '18', '15', '14', '11', '10', '12']","['5', '9', '13', '1']","['16', None]","['8', '7']"
197,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['17', '19', '6', '4', '18', '15', '14', '11', '10', '12']","['5', '9', '13', '1']","['16', '2']","['8', '7']"
198,16 finished CPU → ready queue,cpu_to_ready,16,CPU0,"['17', '19', '6', '4', '18', '15', '14', '11', '10', '12', '16']","['5', '9', '13', '1']","[None, '2']","['8', '7']"
198,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['19', '6', '4', '18', '15', '14', '11', '10', '12', '16']","['5', '9', '13', '1']","['17', '2']","['8', '7']"
199,2 finished CPU → wait queue,cpu_to_io,2,CPU1,"['19', '6', '4', '18', '15', '14', '11', '10', '12', '16']","['5', '9', '13', '1', '2']","['17', None]","['8', '7']"
199,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['6', '4', '18', '15', '14', '11', '10', '12', '16']","['5', '9', '13', '1', '2']","['17', '19']","['8', '7']"
200,20 added to ready queue,enqueue,20,,"['6', '4', '18', '15', '14', '11', '10', '12', '16', '20']","['5', '9', '13', '1', '2']","['17', '19']","['8', '7']"
200,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['6', '4', '18', '15', '14', '11', '10', '12', '16', '20', '17']","['5', '9', '13', '1', '2']","[None, '19']","['8', '7']"
200,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['4', '18', '15', '14', '11', '10', '12', '16', '20', '17']","['5', '9', '13', '1', '2']","['6', '19']","['8', '7']"
201,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['4', '18', '15', '14', '11', '10', '12', '16', '20', '17', '19']","['5', '9', '13', '1', '2']","['6', None]","['8', '7']"
201,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['18', '15', '14', '11', '10', '12', '16', '20', '17', '19']","['5', '9', '13', '1', '2']","['6', '4']","['8', '7']"
202,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['18', '15', '14', '11', '10', '12', '16', '20', '17', '19', '6']","['5', '9', '13', '1', '2']","[None, '4']","['8', '7']"
202,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['15', '14', '11', '10', '12', '16', '20', '17', '19', '6']","['5', '9', '13', '1', '2']","['18', '4']","['8', '7']"
203,18 finished CPU → wait queue,cpu_to_io,18,CPU0,"['15', '14', '11', '10', '12', '16', '20', '17', '19', '6']","['5', '9', '13', '1', '2', '18']","[None, '4']","['8', '7']"
203,4 finished CPU → ready queue,cpu_to_ready,4,CPU1,"['15', '14', '11', '10', '12', '16', '20', '17', '19', '6', '4']","['5', '9', '13', '1', '2', '18']","[None, None]","['8', '7']"
203,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['14', '11', '10', '12', '16', '20', '17', '19', '6', '4']","['5', '9', '13', '1', '2', '18']","['15', None]","['8', '7']"
203,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['11', '10', '12', '16', '20', '17', '19', '6', '4']","['5', '9', '13', '1', '2', '18']","['15', '14']","['8', '7']"
205,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['11', '10', '12', '16', '20', '17', '19', '6', '4', '15']","['5', '9', '13', '1', '2', '18']","[None, '14']","['8', '7']"
205,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['11', '10', '12', '16', '20', '17', '19', '6', '4', '15', '14']","['5', '9', '13', '1', '2', '18']","[None, None]","['8', '7']"
205,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['10', '12', '16', '20', '17', '19', '6', '4', '15', '14']","['5', '9', '13', '1', '2', '18']","['11', None]","['8', '7']"
205,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['12', '16', '20', '17', '19', '6', '4', '15', '14']","['5', '9', '13', '1', '2', '18']","['11', '10']","['8', '7']"
207,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['12', '16', '20', '17', '19', '6', '4', '15', '14', '11']","['5', '9', '13', '1', '2', '18']","[None, '10']","['8', '7']"
207,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['12', '16', '20', '17', '19', '6', '4', '15', '14', '11', '10']","['5', '9', '13', '1', '2', '18']","[None, None]","['8', '7']"
207,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['16', '20', '17', '19', '6', '4', '15', '14', '11', '10']","['5', '9', '13', '1', '2', '18']","['12', None]","['8', '7']"
207,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['20', '17', '19', '6', '4', '15', '14', '11', '10']","['5', '9', '13', '1', '2', '18']","['12', '16']","['8', '7']"
208,21 added to ready queue,enqueue,21,,"['20', '17', '19', '6', '4', '15', '14', '11', '10', '21']","['5', '9', '13', '1', '2', '18']","['12', '16']","['8', '7']"
209,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['20', '17', '19', '6', '4', '15', '14', '11', '10', '21', '12']","['5', '9', '13', '1', '2', '18']","[None, '16']","['8', '7']"
209,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['20', '17', '19', '6', '4', '15', '14', '11', '10', '21', '12', '16']","['5', '9', '13', '1', '2', '18']","[None, None]","['8', '7']"
209,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['17', '19', '6', '4', '15', '14', '11', '10', '21', '12', '16']","['5', '9', '13', '1', '2', '18']","['20', None]","['8', '7']"
209,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['19', '6', '4', '15', '14', '11', '10', '21', '12', '16']","['5', '9', '13', '1', '2', '18']","['20', '17']","['8', '7']"
211,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['19', '6', '4', '15', '14', '11', '10', '21', '12', '16', '20']","['5', '9', '13', '1', '2', '18']","[None, '17']","['8', '7']"
211,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['19', '6', '4', '15', '14', '11', '10', '21', '12', '16', '20', '17']","['5', '9', '13', '1', '2', '18']","[None, None]","['8', '7']"
211,7 finished I/O → ready queue,io_to_ready,7,IO1,"['19', '6', '4', '15', '14', '11', '10', '21', '12', '16', '20', '17', '7']","['5', '9', '13', '1', '2', '18']","[None, None]","['8', None]"
211,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['6', '4', '15', '14', '11', '10', '21', '12', '16', '20', '17', '7']","['5', '9', '13', '1', '2', '18']","['19', None]","['8', None]"
211,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['4', '15', '14', '11', '10', '21', '12', '16', '20', '17', '7']","['5', '9', '13', '1', '2', '18']","['19', '6']","['8', None]"
211,5 dispatched to IO1,dispatch_io,5,IO1,"['4', '15', '14', '11', '10', '21', '12', '16', '20', '17', '7']","['9', '13', '1', '2', '18']","['19', '6']","['8', '5']"
213,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['4', '15', '14', '11', '10', '21', '12', '16', '20', '17', '7', '19']","['9', '13', '1', '2', '18']","[None, '6']","['8', '5']"
213,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['4', '15', '14', '11', '10', '21', '12', '16', '20', '17', '7', '19', '6']","['9', '13', '1', '2', '18']","[None, None]","['8', '5']"
213,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['15', '14', '11', '10', '21', '12', '16', '20', '17', '7', '19', '6']","['9', '13', '1', '2', '18']","['4', None]","['8', '5']"
213,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['14', '11', '10', '21', '12', '16', '20', '17', '7', '19', '6']","['9', '13', '1', '2', '18']","['4', '15']","['8', '5']"
215,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['14', '11', '10', '21', '12', '16', '20', '17', '7', '19', '6', '4']","['9', '13', '1', '2', '18']","[None, '15']","['8', '5']"
215,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['14', '11', '10', '21', '12', '16', '20', '17', '7', '19', '6', '4', '15']","['9', '13', '1', '2', '18']","[None, None]","['8', '5']"
215,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['11', '10', '21', '12', '16', '20', '17', '7', '19', '6', '4', '15']","['9', '13', '1', '2', '18']","['14', None]","['8', '5']"
215,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['10', '21', '12', '16', '20', '17', '7', '19', '6', '4', '15']","['9', '13', '1', '2', '18']","['14', '11']","['8', '5']"
217,22 added to ready queue,enqueue,22,,"['10', '21', '12', '16', '20', '17', '7', '19', '6', '4', '15', '22']","['9', '13', '1', '2', '18']","['14', '11']","['8', '5']"
217,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['10', '21', '12', '16', '20', '17', '7', '19', '6', '4', '15', '22', '14']","['9', '13', '1', '2', '18']","[None, '11']","['8', '5']"
217,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['10', '21', '12', '16', '20', '17', '7', '19', '6', '4', '15', '22', '14', '11']","['9', '13', '1', '2', '18']","[None, None]","['8', '5']"
217,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['21', '12', '16', '20', '17', '7', '19', '6', '4', '15', '22', '14', '11']","['9', '13', '1', '2', '18']","['10', None]","['8', '5']"
217,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['12', '16', '20', '17', '7', '19', '6', '4', '15', '22', '14', '11']","['9', '13', '1', '2', '18']","['10', '21']","['8', '5']"
219,10 finished CPU → ready queue,cpu_to_ready,10,CPU0,"['12', '16', '20', '17', '7', '19', '6', '4', '15', '22', '14', '11', '10']","['9', '13', '1', '2', '18']","[None, '21']","['8', '5']"
219,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['12', '16', '20', '17', '7', '19', '6', '4', '15', '22', '14', '11', '10', '21']","['9', '13', '1', '2', '18']","[None, None]","['8', '5']"
219,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['16', '20', '17', '7', '19', '6', '4', '15', '22', '14', '11', '10', '21']","['9', '13', '1', '2', '18']","['12', None]","['8', '5']"
219,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['20', '17', '7', '19', '6', '4', '15', '22', '14', '11', '10', '21']","['9', '13', '1', '2', '18']","['12', '16']","['8', '5']"
221,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['20', '17', '7', '19', '6', '4', '15', '22', '14', '11', '10', '21', '12']","['9', '13', '1', '2', '18']","[None, '16']","['8', '5']"
221,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['20', '17', '7', '19', '6', '4', '15', '22', '14', '11', '10', '21', '12', '16']","['9', '13', '1', '2', '18']","[None, None]","['8', '5']"
221,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['17', '7', '19', '6', '4', '15', '22', '14', '11', '10', '21', '12', '16']","['9', '13', '1', '2', '18']","['20', None]","['8', '5']"
221,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['7', '19', '6', '4', '15', '22', '14', '11', '10', '21', '12', '16']","['9', '13', '1', '2', '18']","['20', '17']","['8', '5']"
222,8 finished I/O → ready queue,io_to_ready,8,IO0,"['7', '19', '6', '4', '15', '22', '14', '11', '10', '21', '12', '16', '8']","['9', '13', '1', '2', '18']","['20', '17']","[None, '5']"
222,9 dispatched to IO0,dispatch_io,9,IO0,"['7', '19', '6', '4', '15', '22', '14', '11', '10', '21', '12', '16', '8']","['13', '1', '2', '18']","['20', '17']","['9', '5']"
223,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['7', '19', '6', '4', '15', '22', '14', '11', '10', '21', '12', '16', '8', '20']","['13', '1', '2', '18']","[None, '17']","['9', '5']"
223,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['7', '19', '6', '4', '15', '22', '14', '11', '10', '21', '12', '16', '8', '20', '17']","['13', '1', '2', '18']","[None, None]","['9', '5']"
223,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['19', '6', '4', '15', '22', '14', '11', '10', '21', '12', '16', '8', '20', '17']","['13', '1', '2', '18']","['7', None]","['9', '5']"
223,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['6', '4', '15', '22', '14', '11', '10', '21', '12', '16', '8', '20', '17']","['13', '1', '2', '18']","['7', '19']","['9', '5']"
224,23 added to ready queue,enqueue,23,,"['6', '4', '15', '22', '14', '11', '10', '21', '12', '16', '8', '20', '17', '23']","['13', '1', '2', '18']","['7', '19']","['9', '5']"
224,7 finished all bursts,finished,7,CPU0,"['6', '4', '15', '22', '14', '11', '10', '21', '12', '16', '8', '20', '17', '23']","['13', '1', '2', '18']","[None, '19']","['9', '5']"
224,19 finished CPU → wait queue,cpu_to_io,19,CPU1,"['6', '4', '15', '22', '14', '11', '10', '21', '12', '16', '8', '20', '17', '23']","['13', '1', '2', '18', '19']","[None, None]","['9', '5']"
224,9 finished I/O → ready queue,io_to_ready,9,IO0,"['6', '4', '15', '22', '14', '11', '10', '21', '12', '16', '8', '20', '17', '23', '9']","['13', '1', '2', '18', '19']","[None, None]","[None, '5']"
224,5 finished I/O → ready queue,io_to_ready,5,IO1,"['6', '4', '15', '22', '14', '11', '10', '21', '12', '16', '8', '20', '17', '23', '9', '5']","['13', '1', '2', '18', '19']","[None, None]","[None, None]"
224,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['4', '15', '22', '14', '11', '10', '21', '12', '16', '8', '20', '17', '23', '9', '5']","['13', '1', '2', '18', '19']","['6', None]","[None, None]"
224,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['15', '22', '14', '11', '10', '21', '12', '16', '8', '20', '17', '23', '9', '5']","['13', '1', '2', '18', '19']","['6', '4']","[None, None]"
224,13 dispatched to IO0,dispatch_io,13,IO0,"['15', '22', '14', '11', '10', '21', '12', '16', '8', '20', '17', '23', '9', '5']","['1', '2', '18', '19']","['6', '4']","['13', None]"
224,1 dispatched to IO1,dispatch_io,1,IO1,"['15', '22', '14', '11', '10', '21', '12', '16', '8', '20', '17', '23', '9', '5']","['2', '18', '19']","['6', '4']","['13', '1']"
226,24 added to ready queue,enqueue,24,,"['15', '22', '14', '11', '10', '21', '12', '16', '8', '20', '17', '23', '9', '5', '24']","['2', '18', '19']","['6', '4']","['13', '1']"
226,6 finished CPU → ready queue,cpu_to_ready,6,CPU0,"['15', '22', '14', '11', '10', '21', '12', '16', '8', '20', '17', '23', '9', '5', '24', '6']","['2', '18', '19']","[None, '4']","['13', '1']"
226,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['15', '22', '14', '11', '10', '21', '12', '16', '8', '20', '17', '23', '9', '5', '24', '6', '4']","['2', '18', '19']","[None, None]","['13', '1']"
226,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['22', '14', '11', '10', '21', '12', '16', '8', '20', '17', '23', '9', '5', '24', '6', '4']","['2', '18', '19']","['15', None]","['13', '1']"
226,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['14', '11', '10', '21', '12', '16', '8', '20', '17', '23', '9', '5', '24', '6', '4']","['2', '18', '19']","['15', '22']","['13', '1']"
227,13 finished I/O → ready queue,io_to_ready,13,IO0,"['14', '11', '10', '21', '12', '16', '8', '20', '17', '23', '9', '5', '24', '6', '4', '13']","['2', '18', '19']","['15', '22']","[None, '1']"
227,2 dispatched to IO0,dispatch_io,2,IO0,"['14', '11', '10', '21', '12', '16', '8', '20', '17', '23', '9', '5', '24', '6', '4', '13']","['18', '19']","['15', '22']","['2', '1']"
228,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['14', '11', '10', '21', '12', '16', '8', '20', '17', '23', '9', '5', '24', '6', '4', '13', '15']","['18', '19']","[None, '22']","['2', '1']"
228,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['14', '11', '10', '21', '12', '16', '8', '20', '17', '23', '9', '5', '24', '6', '4', '13', '15', '22']","['18', '19']","[None, None]","['2', '1']"
228,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['11', '10', '21', '12', '16', '8', '20', '17', '23', '9', '5', '24', '6', '4', '13', '15', '22']","['18', '19']","['14', None]","['2', '1']"
228,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['10', '21', '12', '16', '8', '20', '17', '23', '9', '5', '24', '6', '4', '13', '15', '22']","['18', '19']","['14', '11']","['2', '1']"
229,11 finished CPU → ready queue,cpu_to_ready,11,CPU1,"['10', '21', '12', '16', '8', '20', '17', '23', '9', '5', '24', '6', '4', '13', '15', '22', '11']","['18', '19']","['14', None]","['2', '1']"
229,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['21', '12', '16', '8', '20', '17', '23', '9', '5', '24', '6', '4', '13', '15', '22', '11']","['18', '19']","['14', '10']","['2', '1']"
230,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['21', '12', '16', '8', '20', '17', '23', '9', '5', '24', '6', '4', '13', '15', '22', '11', '14']","['18', '19']","[None, '10']","['2', '1']"
230,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['12', '16', '8', '20', '17', '23', '9', '5', '24', '6', '4', '13', '15', '22', '11', '14']","['18', '19']","['21', '10']","['2', '1']"
231,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['12', '16', '8', '20', '17', '23', '9', '5', '24', '6', '4', '13', '15', '22', '11', '14', '10']","['18', '19']","['21', None]","['2', '1']"
231,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['16', '8', '20', '17', '23', '9', '5', '24', '6', '4', '13', '15', '22', '11', '14', '10']","['18', '19']","['21', '12']","['2', '1']"
232,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['16', '8', '20', '17', '23', '9', '5', '24', '6', '4', '13', '15', '22', '11', '14', '10', '21']","['18', '19']","[None, '12']","['2', '1']"
232,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['8', '20', '17', '23', '9', '5', '24', '6', '4', '13', '15', '22', '11', '14', '10', '21']","['18', '19']","['16', '12']","['2', '1']"
233,12 finished CPU → ready queue,cpu_to_ready,12,CPU1,"['8', '20', '17', '23', '9', '5', '24', '6', '4', '13', '15', '22', '11', '14', '10', '21', '12']","['18', '19']","['16', None]","['2', '1']"
233,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['20', '17', '23', '9', '5', '24', '6', '4', '13', '15', '22', '11', '14', '10', '21', '12']","['18', '19']","['16', '8']","['2', '1']"
234,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['20', '17', '23', '9', '5', '24', '6', '4', '13', '15', '22', '11', '14', '10', '21', '12', '16']","['18', '19']","[None, '8']","['2', '1']"
234,1 finished I/O → ready queue,io_to_ready,1,IO1,"['20', '17', '23', '9', '5', '24', '6', '4', '13', '15', '22', '11', '14', '10', '21', '12', '16', '1']","['18', '19']","[None, '8']","['2', None]"
234,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['17', '23', '9', '5', '24', '6', '4', '13', '15', '22', '11', '14', '10', '21', '12', '16', '1']","['18', '19']","['20', '8']","['2', None]"
234,18 dispatched to IO1,dispatch_io,18,IO1,"['17', '23', '9', '5', '24', '6', '4', '13', '15', '22', '11', '14', '10', '21', '12', '16', '1']",['19'],"['20', '8']","['2', '18']"
235,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['17', '23', '9', '5', '24', '6', '4', '13', '15', '22', '11', '14', '10', '21', '12', '16', '1', '8']",['19'],"['20', None]","['2', '18']"
235,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['23', '9', '5', '24', '6', '4', '13', '15', '22', '11', '14', '10', '21', '12', '16', '1', '8']",['19'],"['20', '17']","['2', '18']"
236,25 added to ready queue,enqueue,25,,"['23', '9', '5', '24', '6', '4', '13', '15', '22', '11', '14', '10', '21', '12', '16', '1', '8', '25']",['19'],"['20', '17']","['2', '18']"
236,20 finished CPU → wait queue,cpu_to_io,20,CPU0,"['23', '9', '5', '24', '6', '4', '13', '15', '22', '11', '14', '10', '21', '12', '16', '1', '8', '25']","['19', '20']","[None, '17']","['2', '18']"
236,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['9', '5', '24', '6', '4', '13', '15', '22', '11', '14', '10', '21', '12', '16', '1', '8', '25']","['19', '20']","['23', '17']","['2', '18']"
237,17 finished CPU → wait queue,cpu_to_io,17,CPU1,"['9', '5', '24', '6', '4', '13', '15', '22', '11', '14', '10', '21', '12', '16', '1', '8', '25']","['19', '20', '17']","['23', None]","['2', '18']"
237,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['5', '24', '6', '4', '13', '15', '22', '11', '14', '10', '21', '12', '16', '1', '8', '25']","['19', '20', '17']","['23', '9']","['2', '18']"
238,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['5', '24', '6', '4', '13', '15', '22', '11', '14', '10', '21', '12', '16', '1', '8', '25', '23']","['19', '20', '17']","[None, '9']","['2', '18']"
238,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['24', '6', '4', '13', '15', '22', '11', '14', '10', '21', '12', '16', '1', '8', '25', '23']","['19', '20', '17']","['5', '9']","['2', '18']"
239,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['24', '6', '4', '13', '15', '22', '11', '14', '10', '21', '12', '16', '1', '8', '25', '23', '9']","['19', '20', '17']","['5', None]","['2', '18']"
239,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['6', '4', '13', '15', '22', '11', '14', '10', '21', '12', '16', '1', '8', '25', '23', '9']","['19', '20', '17']","['5', '24']","['2', '18']"
240,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['6', '4', '13', '15', '22', '11', '14', '10', '21', '12', '16', '1', '8', '25', '23', '9', '5']","['19', '20', '17']","[None, '24']","['2', '18']"
240,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['4', '13', '15', '22', '11', '14', '10', '21', '12', '16', '1', '8', '25', '23', '9', '5']","['19', '20', '17']","['6', '24']","['2', '18']"
241,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['4', '13', '15', '22', '11', '14', '10', '21', '12', '16', '1', '8', '25', '23', '9', '5', '24']","['19', '20', '17']","['6', None]","['2', '18']"
241,18 finished I/O → ready queue,io_to_ready,18,IO1,"['4', '13', '15', '22', '11', '14', '10', '21', '12', '16', '1', '8', '25', '23', '9', '5', '24', '18']","['19', '20', '17']","['6', None]","['2', None]"
241,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['13', '15', '22', '11', '14', '10', '21', '12', '16', '1', '8', '25', '23', '9', '5', '24', '18']","['19', '20', '17']","['6', '4']","['2', None]"
241,19 dispatched to IO1,dispatch_io,19,IO1,"['13', '15', '22', '11', '14', '10', '21', '12', '16', '1', '8', '25', '23', '9', '5', '24', '18']","['20', '17']","['6', '4']","['2', '19']"
242,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['13', '15', '22', '11', '14', '10', '21', '12', '16', '1', '8', '25', '23', '9', '5', '24', '18', '6']","['20', '17']","[None, '4']","['2', '19']"
242,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['15', '22', '11', '14', '10', '21', '12', '16', '1', '8', '25', '23', '9', '5', '24', '18', '6']","['20', '17']","['13', '4']","['2', '19']"
243,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['15', '22', '11', '14', '10', '21', '12', '16', '1', '8', '25', '23', '9', '5', '24', '18', '6', '4']","['20', '17']","['13', None]","['2', '19']"
243,2 finished I/O → ready queue,io_to_ready,2,IO0,"['15', '22', '11', '14', '10', '21', '12', '16', '1', '8', '25', '23', '9', '5', '24', '18', '6', '4', '2']","['20', '17']","['13', None]","[None, '19']"
243,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['22', '11', '14', '10', '21', '12', '16', '1', '8', '25', '23', '9', '5', '24', '18', '6', '4', '2']","['20', '17']","['13', '15']","[None, '19']"
243,20 dispatched to IO0,dispatch_io,20,IO0,"['22', '11', '14', '10', '21', '12', '16', '1', '8', '25', '23', '9', '5', '24', '18', '6', '4', '2']",['17'],"['13', '15']","['20', '19']"
244,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['22', '11', '14', '10', '21', '12', '16', '1', '8', '25', '23', '9', '5', '24', '18', '6', '4', '2', '13']",['17'],"[None, '15']","['20', '19']"
244,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['11', '14', '10', '21', '12', '16', '1', '8', '25', '23', '9', '5', '24', '18', '6', '4', '2', '13']",['17'],"['22', '15']","['20', '19']"
245,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['11', '14', '10', '21', '12', '16', '1', '8', '25', '23', '9', '5', '24', '18', '6', '4', '2', '13', '15']",['17'],"['22', None]","['20', '19']"
245,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['14', '10', '21', '12', '16', '1', '8', '25', '23', '9', '5', '24', '18', '6', '4', '2', '13', '15']",['17'],"['22', '11']","['20', '19']"
246,22 finished CPU → wait queue,cpu_to_io,22,CPU0,"['14', '10', '21', '12', '16', '1', '8', '25', '23', '9', '5', '24', '18', '6', '4', '2', '13', '15']","['17', '22']","[None, '11']","['20', '19']"
246,19 finished I/O → ready queue,io_to_ready,19,IO1,"['14', '10', '21', '12', '16', '1', '8', '25', '23', '9', '5', '24', '18', '6', '4', '2', '13', '15', '19']","['17', '22']","[None, '11']","['20', None]"
246,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['10', '21', '12', '16', '1', '8', '25', '23', '9', '5', '24', '18', '6', '4', '2', '13', '15', '19']","['17', '22']","['14', '11']","['20', None]"
246,17 dispatched to IO1,dispatch_io,17,IO1,"['10', '21', '12', '16', '1', '8', '25', '23', '9', '5', '24', '18', '6', '4', '2', '13', '15', '19']",['22'],"['14', '11']","['20', '17']"
247,14 finished CPU → wait queue,cpu_to_io,14,CPU0,"['10', '21', '12', '16', '1', '8', '25', '23', '9', '5', '24', '18', '6', '4', '2', '13', '15', '19']","['22', '14']","[None, '11']","['20', '17']"
247,11 finished all bursts,finished,11,CPU1,"['10', '21', '12', '16', '1', '8', '25', '23', '9', '5', '24', '18', '6', '4', '2', '13', '15', '19']","['22', '14']","[None, None]","['20', '17']"
247,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['21', '12', '16', '1', '8', '25', '23', '9', '5', '24', '18', '6', '4', '2', '13', '15', '19']","['22', '14']","['10', None]","['20', '17']"
247,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['12', '16', '1', '8', '25', '23', '9', '5', '24', '18', '6', '4', '2', '13', '15', '19']","['22', '14']","['10', '21']","['20', '17']"
248,10 finished all bursts,finished,10,CPU0,"['12', '16', '1', '8', '25', '23', '9', '5', '24', '18', '6', '4', '2', '13', '15', '19']","['22', '14']","[None, '21']","['20', '17']"
248,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['16', '1', '8', '25', '23', '9', '5', '24', '18', '6', '4', '2', '13', '15', '19']","['22', '14']","['12', '21']","['20', '17']"
249,21 finished CPU → wait queue,cpu_to_io,21,CPU1,"['16', '1', '8', '25', '23', '9', '5', '24', '18', '6', '4', '2', '13', '15', '19']","['22', '14', '21']","['12', None]","['20', '17']"
249,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['1', '8', '25', '23', '9', '5', '24', '18', '6', '4', '2', '13', '15', '19']","['22', '14', '21']","['12', '16']","['20', '17']"
250,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['1', '8', '25', '23', '9', '5', '24', '18', '6', '4', '2', '13', '15', '19', '12']","['22', '14', '21']","[None, '16']","['20', '17']"
250,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['8', '25', '23', '9', '5', '24', '18', '6', '4', '2', '13', '15', '19', '12']","['22', '14', '21']","['1', '16']","['20', '17']"
251,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['8', '25', '23', '9', '5', '24', '18', '6', '4', '2', '13', '15', '19', '12', '16']","['22', '14', '21']","['1', None]","['20', '17']"
251,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['25', '23', '9', '5', '24', '18', '6', '4', '2', '13', '15', '19', '12', '16']","['22', '14', '21']","['1', '8']","['20', '17']"
252,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['25', '23', '9', '5', '24', '18', '6', '4', '2', '13', '15', '19', '12', '16', '1']","['22', '14', '21']","[None, '8']","['20', '17']"
252,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['23', '9', '5', '24', '18', '6', '4', '2', '13', '15', '19', '12', '16', '1']","['22', '14', '21']","['25', '8']","['20', '17']"
253,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['23', '9', '5', '24', '18', '6', '4', '2', '13', '15', '19', '12', '16', '1', '8']","['22', '14', '21']","['25', None]","['20', '17']"
253,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['9', '5', '24', '18', '6', '4', '2', '13', '15', '19', '12', '16', '1', '8']","['22', '14', '21']","['25', '23']","['20', '17']"
254,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['9', '5', '24', '18', '6', '4', '2', '13', '15', '19', '12', '16', '1', '8', '25']","['22', '14', '21']","[None, '23']","['20', '17']"
254,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['5', '24', '18', '6', '4', '2', '13', '15', '19', '12', '16', '1', '8', '25']","['22', '14', '21']","['9', '23']","['20', '17']"
255,9 finished all bursts,finished,9,CPU0,"['5', '24', '18', '6', '4', '2', '13', '15', '19', '12', '16', '1', '8', '25']","['22', '14', '21']","[None, '23']","['20', '17']"
255,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['5', '24', '18', '6', '4', '2', '13', '15', '19', '12', '16', '1', '8', '25', '23']","['22', '14', '21']","[None, None]","['20', '17']"
255,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['24', '18', '6', '4', '2', '13', '15', '19', '12', '16', '1', '8', '25', '23']","['22', '14', '21']","['5', None]","['20', '17']"
255,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['18', '6', '4', '2', '13', '15', '19', '12', '16', '1', '8', '25', '23']","['22', '14', '21']","['5', '24']","['20', '17']"
257,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['18', '6', '4', '2', '13', '15', '19', '12', '16', '1', '8', '25', '23', '5']","['22', '14', '21']","[None, '24']","['20', '17']"
257,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['18', '6', '4', '2', '13', '15', '19', '12', '16', '1', '8', '25', '23', '5', '24']","['22', '14', '21']","[None, None]","['20', '17']"
257,17 finished I/O → ready queue,io_to_ready,17,IO1,"['18', '6', '4', '2', '13', '15', '19', '12', '16', '1', '8', '25', '23', '5', '24', '17']","['22', '14', '21']","[None, None]","['20', None]"
257,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['6', '4', '2', '13', '15', '19', '12', '16', '1', '8', '25', '23', '5', '24', '17']","['22', '14', '21']","['18', None]","['20', None]"
257,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['4', '2', '13', '15', '19', '12', '16', '1', '8', '25', '23', '5', '24', '17']","['22', '14', '21']","['18', '6']","['20', None]"
257,22 dispatched to IO1,dispatch_io,22,IO1,"['4', '2', '13', '15', '19', '12', '16', '1', '8', '25', '23', '5', '24', '17']","['14', '21']","['18', '6']","['20', '22']"
259,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['4', '2', '13', '15', '19', '12', '16', '1', '8', '25', '23', '5', '24', '17', '18']","['14', '21']","[None, '6']","['20', '22']"
259,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['4', '2', '13', '15', '19', '12', '16', '1', '8', '25', '23', '5', '24', '17', '18', '6']","['14', '21']","[None, None]","['20', '22']"
259,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['2', '13', '15', '19', '12', '16', '1', '8', '25', '23', '5', '24', '17', '18', '6']","['14', '21']","['4', None]","['20', '22']"
259,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['13', '15', '19', '12', '16', '1', '8', '25', '23', '5', '24', '17', '18', '6']","['14', '21']","['4', '2']","['20', '22']"
260,20 finished I/O → ready queue,io_to_ready,20,IO0,"['13', '15', '19', '12', '16', '1', '8', '25', '23', '5', '24', '17', '18', '6', '20']","['14', '21']","['4', '2']","[None, '22']"
260,14 dispatched to IO0,dispatch_io,14,IO0,"['13', '15', '19', '12', '16', '1', '8', '25', '23', '5', '24', '17', '18', '6', '20']",['21'],"['4', '2']","['14', '22']"
261,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['13', '15', '19', '12', '16', '1', '8', '25', '23', '5', '24', '17', '18', '6', '20', '4']",['21'],"[None, '2']","['14', '22']"
261,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['13', '15', '19', '12', '16', '1', '8', '25', '23', '5', '24', '17', '18', '6', '20', '4', '2']",['21'],"[None, None]","['14', '22']"
261,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['15', '19', '12', '16', '1', '8', '25', '23', '5', '24', '17', '18', '6', '20', '4', '2']",['21'],"['13', None]","['14', '22']"
261,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['19', '12', '16', '1', '8', '25', '23', '5', '24', '17', '18', '6', '20', '4', '2']",['21'],"['13', '15']","['14', '22']"
262,13 finished CPU → wait queue,cpu_to_io,13,CPU0,"['19', '12', '16', '1', '8', '25', '23', '5', '24', '17', '18', '6', '20', '4', '2']","['21', '13']","[None, '15']","['14', '22']"
262,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['12', '16', '1', '8', '25', '23', '5', '24', '17', '18', '6', '20', '4', '2']","['21', '13']","['19', '15']","['14', '22']"
263,15 finished CPU → ready queue,cpu_to_ready,15,CPU1,"['12', '16', '1', '8', '25', '23', '5', '24', '17', '18', '6', '20', '4', '2', '15']","['21', '13']","['19', None]","['14', '22']"
263,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['16', '1', '8', '25', '23', '5', '24', '17', '18', '6', '20', '4', '2', '15']","['21', '13']","['19', '12']","['14', '22']"
264,19 finished CPU → ready queue,cpu_to_ready,19,CPU0,"['16', '1', '8', '25', '23', '5', '24', '17', '18', '6', '20', '4', '2', '15', '19']","['21', '13']","[None, '12']","['14', '22']"
264,22 finished I/O → ready queue,io_to_ready,22,IO1,"['16', '1', '8', '25', '23', '5', '24', '17', '18', '6', '20', '4', '2', '15', '19', '22']","['21', '13']","[None, '12']","['14', None]"
264,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['1', '8', '25', '23', '5', '24', '17', '18', '6', '20', '4', '2', '15', '19', '22']","['21', '13']","['16', '12']","['14', None]"
264,21 dispatched to IO1,dispatch_io,21,IO1,"['1', '8', '25', '23', '5', '24', '17', '18', '6', '20', '4', '2', '15', '19', '22']",['13'],"['16', '12']","['14', '21']"
265,12 finished CPU → wait queue,cpu_to_io,12,CPU1,"['1', '8', '25', '23', '5', '24', '17', '18', '6', '20', '4', '2', '15', '19', '22']","['13', '12']","['16', None]","['14', '21']"
265,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['8', '25', '23', '5', '24', '17', '18', '6', '20', '4', '2', '15', '19', '22']","['13', '12']","['16', '1']","['14', '21']"
266,16 finished CPU → ready queue,cpu_to_ready,16,CPU0,"['8', '25', '23', '5', '24', '17', '18', '6', '20', '4', '2', '15', '19', '22', '16']","['13', '12']","[None, '1']","['14', '21']"
266,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['25', '23', '5', '24', '17', '18', '6', '20', '4', '2', '15', '19', '22', '16']","['13', '12']","['8', '1']","['14', '21']"
267,1 finished all bursts,finished,1,CPU1,"['25', '23', '5', '24', '17', '18', '6', '20', '4', '2', '15', '19', '22', '16']","['13', '12']","['8', None]","['14', '21']"
267,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['23', '5', '24', '17', '18', '6', '20', '4', '2', '15', '19', '22', '16']","['13', '12']","['8', '25']","['14', '21']"
268,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['23', '5', '24', '17', '18', '6', '20', '4', '2', '15', '19', '22', '16', '8']","['13', '12']","[None, '25']","['14', '21']"
268,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['5', '24', '17', '18', '6', '20', '4', '2', '15', '19', '22', '16', '8']","['13', '12']","['23', '25']","['14', '21']"
269,23 finished CPU → wait queue,cpu_to_io,23,CPU0,"['5', '24', '17', '18', '6', '20', '4', '2', '15', '19', '22', '16', '8']","['13', '12', '23']","[None, '25']","['14', '21']"
269,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['5', '24', '17', '18', '6', '20', '4', '2', '15', '19', '22', '16', '8', '25']","['13', '12', '23']","[None, None]","['14', '21']"
269,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['24', '17', '18', '6', '20', '4', '2', '15', '19', '22', '16', '8', '25']","['13', '12', '23']","['5', None]","['14', '21']"
269,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['17', '18', '6', '20', '4', '2', '15', '19', '22', '16', '8', '25']","['13', '12', '23']","['5', '24']","['14', '21']"
270,5 finished all bursts,finished,5,CPU0,"['17', '18', '6', '20', '4', '2', '15', '19', '22', '16', '8', '25']","['13', '12', '23']","[None, '24']","['14', '21']"
270,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['18', '6', '20', '4', '2', '15', '19', '22', '16', '8', '25']","['13', '12', '23']","['17', '24']","['14', '21']"
271,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['18', '6', '20', '4', '2', '15', '19', '22', '16', '8', '25', '24']","['13', '12', '23']","['17', None]","['14', '21']"
271,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['6', '20', '4', '2', '15', '19', '22', '16', '8', '25', '24']","['13', '12', '23']","['17', '18']","['14', '21']"
272,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['6', '20', '4', '2', '15', '19', '22', '16', '8', '25', '24', '17']","['13', '12', '23']","[None, '18']","['14', '21']"
272,18 finished CPU → wait queue,cpu_to_io,18,CPU1,"['6', '20', '4', '2', '15', '19', '22', '16', '8', '25', '24', '17']","['13', '12', '23', '18']","[None, None]","['14', '21']"
272,14 finished I/O → ready queue,io_to_ready,14,IO0,"['6', '20', '4', '2', '15', '19', '22', '16', '8', '25', '24', '17', '14']","['13', '12', '23', '18']","[None, None]","[None, '21']"
272,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['20', '4', '2', '15', '19', '22', '16', '8', '25', '24', '17', '14']","['13', '12', '23', '18']","['6', None]","[None, '21']"
272,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['4', '2', '15', '19', '22', '16', '8', '25', '24', '17', '14']","['13', '12', '23', '18']","['6', '20']","[None, '21']"
272,13 dispatched to IO0,dispatch_io,13,IO0,"['4', '2', '15', '19', '22', '16', '8', '25', '24', '17', '14']","['12', '23', '18']","['6', '20']","['13', '21']"
274,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['4', '2', '15', '19', '22', '16', '8', '25', '24', '17', '14', '6']","['12', '23', '18']","[None, '20']","['13', '21']"
274,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['4', '2', '15', '19', '22', '16', '8', '25', '24', '17', '14', '6', '20']","['12', '23', '18']","[None, None]","['13', '21']"
274,13 finished I/O → ready queue,io_to_ready,13,IO0,"['4', '2', '15', '19', '22', '16', '8', '25', '24', '17', '14', '6', '20', '13']","['12', '23', '18']","[None, None]","[None, '21']"
274,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['2', '15', '19', '22', '16', '8', '25', '24', '17', '14', '6', '20', '13']","['12', '23', '18']","['4', None]","[None, '21']"
274,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['15', '19', '22', '16', '8', '25', '24', '17', '14', '6', '20', '13']","['12', '23', '18']","['4', '2']","[None, '21']"
274,12 dispatched to IO0,dispatch_io,12,IO0,"['15', '19', '22', '16', '8', '25', '24', '17', '14', '6', '20', '13']","['23', '18']","['4', '2']","['12', '21']"
276,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['15', '19', '22', '16', '8', '25', '24', '17', '14', '6', '20', '13', '4']","['23', '18']","[None, '2']","['12', '21']"
276,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['15', '19', '22', '16', '8', '25', '24', '17', '14', '6', '20', '13', '4', '2']","['23', '18']","[None, None]","['12', '21']"
276,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['19', '22', '16', '8', '25', '24', '17', '14', '6', '20', '13', '4', '2']","['23', '18']","['15', None]","['12', '21']"
276,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['22', '16', '8', '25', '24', '17', '14', '6', '20', '13', '4', '2']","['23', '18']","['15', '19']","['12', '21']"
277,19 finished CPU → wait queue,cpu_to_io,19,CPU1,"['22', '16', '8', '25', '24', '17', '14', '6', '20', '13', '4', '2']","['23', '18', '19']","['15', None]","['12', '21']"
277,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['16', '8', '25', '24', '17', '14', '6', '20', '13', '4', '2']","['23', '18', '19']","['15', '22']","['12', '21']"
278,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['16', '8', '25', '24', '17', '14', '6', '20', '13', '4', '2', '15']","['23', '18', '19']","[None, '22']","['12', '21']"
278,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['8', '25', '24', '17', '14', '6', '20', '13', '4', '2', '15']","['23', '18', '19']","['16', '22']","['12', '21']"
279,22 finished CPU → ready queue,cpu_to_ready,22,CPU1,"['8', '25', '24', '17', '14', '6', '20', '13', '4', '2', '15', '22']","['23', '18', '19']","['16', None]","['12', '21']"
279,21 finished I/O → ready queue,io_to_ready,21,IO1,"['8', '25', '24', '17', '14', '6', '20', '13', '4', '2', '15', '22', '21']","['23', '18', '19']","['16', None]","['12', None]"
279,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['25', '24', '17', '14', '6', '20', '13', '4', '2', '15', '22', '21']","['23', '18', '19']","['16', '8']","['12', None]"
279,23 dispatched to IO1,dispatch_io,23,IO1,"['25', '24', '17', '14', '6', '20', '13', '4', '2', '15', '22', '21']","['18', '19']","['16', '8']","['12', '23']"
280,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['25', '24', '17', '14', '6', '20', '13', '4', '2', '15', '22', '21', '16']","['18', '19']","[None, '8']","['12', '23']"
280,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['24', '17', '14', '6', '20', '13', '4', '2', '15', '22', '21', '16']","['18', '19']","['25', '8']","['12', '23']"
281,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['24', '17', '14', '6', '20', '13', '4', '2', '15', '22', '21', '16', '8']","['18', '19']","['25', None]","['12', '23']"
281,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['17', '14', '6', '20', '13', '4', '2', '15', '22', '21', '16', '8']","['18', '19']","['25', '24']","['12', '23']"
282,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['17', '14', '6', '20', '13', '4', '2', '15', '22', '21', '16', '8', '25']","['18', '19']","[None, '24']","['12', '23']"
282,24 finished CPU → ready queue,cpu_to_ready,24,CPU1,"['17', '14', '6', '20', '13', '4', '2', '15', '22', '21', '16', '8', '25', '24']","['18', '19']","[None, None]","['12', '23']"
282,23 finished I/O → ready queue,io_to_ready,23,IO1,"['17', '14', '6', '20', '13', '4', '2', '15', '22', '21', '16', '8', '25', '24', '23']","['18', '19']","[None, None]","['12', None]"
282,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['14', '6', '20', '13', '4', '2', '15', '22', '21', '16', '8', '25', '24', '23']","['18', '19']","['17', None]","['12', None]"
282,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['6', '20', '13', '4', '2', '15', '22', '21', '16', '8', '25', '24', '23']","['18', '19']","['17', '14']","['12', None]"
282,18 dispatched to IO1,dispatch_io,18,IO1,"['6', '20', '13', '4', '2', '15', '22', '21', '16', '8', '25', '24', '23']",['19'],"['17', '14']","['12', '18']"
284,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['6', '20', '13', '4', '2', '15', '22', '21', '16', '8', '25', '24', '23', '17']",['19'],"[None, '14']","['12', '18']"
284,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['6', '20', '13', '4', '2', '15', '22', '21', '16', '8', '25', '24', '23', '17', '14']",['19'],"[None, None]","['12', '18']"
284,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['20', '13', '4', '2', '15', '22', '21', '16', '8', '25', '24', '23', '17', '14']",['19'],"['6', None]","['12', '18']"
284,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['13', '4', '2', '15', '22', '21', '16', '8', '25', '24', '23', '17', '14']",['19'],"['6', '20']","['12', '18']"
286,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['13', '4', '2', '15', '22', '21', '16', '8', '25', '24', '23', '17', '14', '6']",['19'],"[None, '20']","['12', '18']"
286,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['13', '4', '2', '15', '22', '21', '16', '8', '25', '24', '23', '17', '14', '6', '20']",['19'],"[None, None]","['12', '18']"
286,18 finished I/O → ready queue,io_to_ready,18,IO1,"['13', '4', '2', '15', '22', '21', '16', '8', '25', '24', '23', '17', '14', '6', '20', '18']",['19'],"[None, None]","['12', None]"
286,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['4', '2', '15', '22', '21', '16', '8', '25', '24', '23', '17', '14', '6', '20', '18']",['19'],"['13', None]","['12', None]"
286,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['2', '15', '22', '21', '16', '8', '25', '24', '23', '17', '14', '6', '20', '18']",['19'],"['13', '4']","['12', None]"
286,19 dispatched to IO1,dispatch_io,19,IO1,"['2', '15', '22', '21', '16', '8', '25', '24', '23', '17', '14', '6', '20', '18']",[],"['13', '4']","['12', '19']"
287,13 finished all bursts,finished,13,CPU0,"['2', '15', '22', '21', '16', '8', '25', '24', '23', '17', '14', '6', '20', '18']",[],"[None, '4']","['12', '19']"
287,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['15', '22', '21', '16', '8', '25', '24', '23', '17', '14', '6', '20', '18']",[],"['2', '4']","['12', '19']"
288,2 finished CPU → wait queue,cpu_to_io,2,CPU0,"['15', '22', '21', '16', '8', '25', '24', '23', '17', '14', '6', '20', '18']",['2'],"[None, '4']","['12', '19']"
288,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['15', '22', '21', '16', '8', '25', '24', '23', '17', '14', '6', '20', '18', '4']",['2'],"[None, None]","['12', '19']"
288,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['22', '21', '16', '8', '25', '24', '23', '17', '14', '6', '20', '18', '4']",['2'],"['15', None]","['12', '19']"
288,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['21', '16', '8', '25', '24', '23', '17', '14', '6', '20', '18', '4']",['2'],"['15', '22']","['12', '19']"
290,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['21', '16', '8', '25', '24', '23', '17', '14', '6', '20', '18', '4', '15']",['2'],"[None, '22']","['12', '19']"
290,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['21', '16', '8', '25', '24', '23', '17', '14', '6', '20', '18', '4', '15', '22']",['2'],"[None, None]","['12', '19']"
290,12 finished I/O → ready queue,io_to_ready,12,IO0,"['21', '16', '8', '25', '24', '23', '17', '14', '6', '20', '18', '4', '15', '22', '12']",['2'],"[None, None]","[None, '19']"
290,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['16', '8', '25', '24', '23', '17', '14', '6', '20', '18', '4', '15', '22', '12']",['2'],"['21', None]","[None, '19']"
290,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['8', '25', '24', '23', '17', '14', '6', '20', '18', '4', '15', '22', '12']",['2'],"['21', '16']","[None, '19']"
290,2 dispatched to IO0,dispatch_io,2,IO0,"['8', '25', '24', '23', '17', '14', '6', '20', '18', '4', '15', '22', '12']",[],"['21', '16']","['2', '19']"
292,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['8', '25', '24', '23', '17', '14', '6', '20', '18', '4', '15', '22', '12', '21']",[],"[None, '16']","['2', '19']"
292,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['8', '25', '24', '23', '17', '14', '6', '20', '18', '4', '15', '22', '12', '21', '16']",[],"[None, None]","['2', '19']"
292,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['25', '24', '23', '17', '14', '6', '20', '18', '4', '15', '22', '12', '21', '16']",[],"['8', None]","['2', '19']"
292,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['24', '23', '17', '14', '6', '20', '18', '4', '15', '22', '12', '21', '16']",[],"['8', '25']","['2', '19']"
293,8 finished CPU → wait queue,cpu_to_io,8,CPU0,"['24', '23', '17', '14', '6', '20', '18', '4', '15', '22', '12', '21', '16']",['8'],"[None, '25']","['2', '19']"
293,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['23', '17', '14', '6', '20', '18', '4', '15', '22', '12', '21', '16']",['8'],"['24', '25']","['2', '19']"
294,24 finished CPU → wait queue,cpu_to_io,24,CPU0,"['23', '17', '14', '6', '20', '18', '4', '15', '22', '12', '21', '16']","['8', '24']","[None, '25']","['2', '19']"
294,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['23', '17', '14', '6', '20', '18', '4', '15', '22', '12', '21', '16', '25']","['8', '24']","[None, None]","['2', '19']"
294,19 finished I/O → ready queue,io_to_ready,19,IO1,"['23', '17', '14', '6', '20', '18', '4', '15', '22', '12', '21', '16', '25', '19']","['8', '24']","[None, None]","['2', None]"
294,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['17', '14', '6', '20', '18', '4', '15', '22', '12', '21', '16', '25', '19']","['8', '24']","['23', None]","['2', None]"
294,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['14', '6', '20', '18', '4', '15', '22', '12', '21', '16', '25', '19']","['8', '24']","['23', '17']","['2', None]"
294,8 dispatched to IO1,dispatch_io,8,IO1,"['14', '6', '20', '18', '4', '15', '22', '12', '21', '16', '25', '19']",['24'],"['23', '17']","['2', '8']"
296,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['14', '6', '20', '18', '4', '15', '22', '12', '21', '16', '25', '19', '23']",['24'],"[None, '17']","['2', '8']"
296,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['14', '6', '20', '18', '4', '15', '22', '12', '21', '16', '25', '19', '23', '17']",['24'],"[None, None]","['2', '8']"
296,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['6', '20', '18', '4', '15', '22', '12', '21', '16', '25', '19', '23', '17']",['24'],"['14', None]","['2', '8']"
296,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['20', '18', '4', '15', '22', '12', '21', '16', '25', '19', '23', '17']",['24'],"['14', '6']","['2', '8']"
297,6 finished CPU → wait queue,cpu_to_io,6,CPU1,"['20', '18', '4', '15', '22', '12', '21', '16', '25', '19', '23', '17']","['24', '6']","['14', None]","['2', '8']"
297,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['18', '4', '15', '22', '12', '21', '16', '25', '19', '23', '17']","['24', '6']","['14', '20']","['2', '8']"
298,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['18', '4', '15', '22', '12', '21', '16', '25', '19', '23', '17', '14']","['24', '6']","[None, '20']","['2', '8']"
298,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['4', '15', '22', '12', '21', '16', '25', '19', '23', '17', '14']","['24', '6']","['18', '20']","['2', '8']"
299,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['4', '15', '22', '12', '21', '16', '25', '19', '23', '17', '14', '20']","['24', '6']","['18', None]","['2', '8']"
299,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['15', '22', '12', '21', '16', '25', '19', '23', '17', '14', '20']","['24', '6']","['18', '4']","['2', '8']"
300,18 finished CPU → wait queue,cpu_to_io,18,CPU0,"['15', '22', '12', '21', '16', '25', '19', '23', '17', '14', '20']","['24', '6', '18']","[None, '4']","['2', '8']"
300,4 finished CPU → wait queue,cpu_to_io,4,CPU1,"['15', '22', '12', '21', '16', '25', '19', '23', '17', '14', '20']","['24', '6', '18', '4']","[None, None]","['2', '8']"
300,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['22', '12', '21', '16', '25', '19', '23', '17', '14', '20']","['24', '6', '18', '4']","['15', None]","['2', '8']"
300,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['12', '21', '16', '25', '19', '23', '17', '14', '20']","['24', '6', '18', '4']","['15', '22']","['2', '8']"
301,22 finished CPU → wait queue,cpu_to_io,22,CPU1,"['12', '21', '16', '25', '19', '23', '17', '14', '20']","['24', '6', '18', '4', '22']","['15', None]","['2', '8']"
301,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['21', '16', '25', '19', '23', '17', '14', '20']","['24', '6', '18', '4', '22']","['15', '12']","['2', '8']"
302,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['21', '16', '25', '19', '23', '17', '14', '20', '15']","['24', '6', '18', '4', '22']","[None, '12']","['2', '8']"
302,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['16', '25', '19', '23', '17', '14', '20', '15']","['24', '6', '18', '4', '22']","['21', '12']","['2', '8']"
303,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['16', '25', '19', '23', '17', '14', '20', '15', '12']","['24', '6', '18', '4', '22']","['21', None]","['2', '8']"
303,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['25', '19', '23', '17', '14', '20', '15', '12']","['24', '6', '18', '4', '22']","['21', '16']","['2', '8']"
304,21 finished CPU → wait queue,cpu_to_io,21,CPU0,"['25', '19', '23', '17', '14', '20', '15', '12']","['24', '6', '18', '4', '22', '21']","[None, '16']","['2', '8']"
304,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['19', '23', '17', '14', '20', '15', '12']","['24', '6', '18', '4', '22', '21']","['25', '16']","['2', '8']"
305,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['19', '23', '17', '14', '20', '15', '12', '16']","['24', '6', '18', '4', '22', '21']","['25', None]","['2', '8']"
305,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['23', '17', '14', '20', '15', '12', '16']","['24', '6', '18', '4', '22', '21']","['25', '19']","['2', '8']"
306,25 finished CPU → ready queue,cpu_to_ready,25,CPU0,"['23', '17', '14', '20', '15', '12', '16', '25']","['24', '6', '18', '4', '22', '21']","[None, '19']","['2', '8']"
306,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['17', '14', '20', '15', '12', '16', '25']","['24', '6', '18', '4', '22', '21']","['23', '19']","['2', '8']"
307,23 finished CPU → wait queue,cpu_to_io,23,CPU0,"['17', '14', '20', '15', '12', '16', '25']","['24', '6', '18', '4', '22', '21', '23']","[None, '19']","['2', '8']"
307,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['17', '14', '20', '15', '12', '16', '25', '19']","['24', '6', '18', '4', '22', '21', '23']","[None, None]","['2', '8']"
307,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['14', '20', '15', '12', '16', '25', '19']","['24', '6', '18', '4', '22', '21', '23']","['17', None]","['2', '8']"
307,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['20', '15', '12', '16', '25', '19']","['24', '6', '18', '4', '22', '21', '23']","['17', '14']","['2', '8']"
308,2 finished I/O → ready queue,io_to_ready,2,IO0,"['20', '15', '12', '16', '25', '19', '2']","['24', '6', '18', '4', '22', '21', '23']","['17', '14']","[None, '8']"
308,24 dispatched to IO0,dispatch_io,24,IO0,"['20', '15', '12', '16', '25', '19', '2']","['6', '18', '4', '22', '21', '23']","['17', '14']","['24', '8']"
309,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['20', '15', '12', '16', '25', '19', '2', '17']","['6', '18', '4', '22', '21', '23']","[None, '14']","['24', '8']"
309,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['20', '15', '12', '16', '25', '19', '2', '17', '14']","['6', '18', '4', '22', '21', '23']","[None, None]","['24', '8']"
309,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['15', '12', '16', '25', '19', '2', '17', '14']","['6', '18', '4', '22', '21', '23']","['20', None]","['24', '8']"
309,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['12', '16', '25', '19', '2', '17', '14']","['6', '18', '4', '22', '21', '23']","['20', '15']","['24', '8']"
310,15 finished CPU → ready queue,cpu_to_ready,15,CPU1,"['12', '16', '25', '19', '2', '17', '14', '15']","['6', '18', '4', '22', '21', '23']","['20', None]","['24', '8']"
310,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['16', '25', '19', '2', '17', '14', '15']","['6', '18', '4', '22', '21', '23']","['20', '12']","['24', '8']"
311,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['16', '25', '19', '2', '17', '14', '15', '20']","['6', '18', '4', '22', '21', '23']","[None, '12']","['24', '8']"
311,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['25', '19', '2', '17', '14', '15', '20']","['6', '18', '4', '22', '21', '23']","['16', '12']","['24', '8']"
312,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['25', '19', '2', '17', '14', '15', '20', '12']","['6', '18', '4', '22', '21', '23']","['16', None]","['24', '8']"
312,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['19', '2', '17', '14', '15', '20', '12']","['6', '18', '4', '22', '21', '23']","['16', '25']","['24', '8']"
313,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['19', '2', '17', '14', '15', '20', '12', '16']","['6', '18', '4', '22', '21', '23']","[None, '25']","['24', '8']"
313,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['2', '17', '14', '15', '20', '12', '16']","['6', '18', '4', '22', '21', '23']","['19', '25']","['24', '8']"
314,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['2', '17', '14', '15', '20', '12', '16', '25']","['6', '18', '4', '22', '21', '23']","['19', None]","['24', '8']"
314,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['17', '14', '15', '20', '12', '16', '25']","['6', '18', '4', '22', '21', '23']","['19', '2']","['24', '8']"
315,19 finished CPU → wait queue,cpu_to_io,19,CPU0,"['17', '14', '15', '20', '12', '16', '25']","['6', '18', '4', '22', '21', '23', '19']","[None, '2']","['24', '8']"
315,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['14', '15', '20', '12', '16', '25']","['6', '18', '4', '22', '21', '23', '19']","['17', '2']","['24', '8']"
316,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['14', '15', '20', '12', '16', '25', '2']","['6', '18', '4', '22', '21', '23', '19']","['17', None]","['24', '8']"
316,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['15', '20', '12', '16', '25', '2']","['6', '18', '4', '22', '21', '23', '19']","['17', '14']","['24', '8']"
317,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['15', '20', '12', '16', '25', '2', '17']","['6', '18', '4', '22', '21', '23', '19']","[None, '14']","['24', '8']"
317,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['20', '12', '16', '25', '2', '17']","['6', '18', '4', '22', '21', '23', '19']","['15', '14']","['24', '8']"
318,14 finished CPU → wait queue,cpu_to_io,14,CPU1,"['20', '12', '16', '25', '2', '17']","['6', '18', '4', '22', '21', '23', '19', '14']","['15', None]","['24', '8']"
318,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['12', '16', '25', '2', '17']","['6', '18', '4', '22', '21', '23', '19', '14']","['15', '20']","['24', '8']"
319,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['12', '16', '25', '2', '17', '15']","['6', '18', '4', '22', '21', '23', '19', '14']","[None, '20']","['24', '8']"
319,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['16', '25', '2', '17', '15']","['6', '18', '4', '22', '21', '23', '19', '14']","['12', '20']","['24', '8']"
320,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['16', '25', '2', '17', '15', '20']","['6', '18', '4', '22', '21', '23', '19', '14']","['12', None]","['24', '8']"
320,8 finished I/O → ready queue,io_to_ready,8,IO1,"['16', '25', '2', '17', '15', '20', '8']","['6', '18', '4', '22', '21', '23', '19', '14']","['12', None]","['24', None]"
320,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['25', '2', '17', '15', '20', '8']","['6', '18', '4', '22', '21', '23', '19', '14']","['12', '16']","['24', None]"
320,6 dispatched to IO1,dispatch_io,6,IO1,"['25', '2', '17', '15', '20', '8']","['18', '4', '22', '21', '23', '19', '14']","['12', '16']","['24', '6']"
321,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['25', '2', '17', '15', '20', '8', '12']","['18', '4', '22', '21', '23', '19', '14']","[None, '16']","['24', '6']"
321,24 finished I/O → ready queue,io_to_ready,24,IO0,"['25', '2', '17', '15', '20', '8', '12', '24']","['18', '4', '22', '21', '23', '19', '14']","[None, '16']","[None, '6']"
321,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['2', '17', '15', '20', '8', '12', '24']","['18', '4', '22', '21', '23', '19', '14']","['25', '16']","[None, '6']"
321,18 dispatched to IO0,dispatch_io,18,IO0,"['2', '17', '15', '20', '8', '12', '24']","['4', '22', '21', '23', '19', '14']","['25', '16']","['18', '6']"
322,16 finished CPU → ready queue,cpu_to_ready,16,CPU1,"['2', '17', '15', '20', '8', '12', '24', '16']","['4', '22', '21', '23', '19', '14']","['25', None]","['18', '6']"
322,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['17', '15', '20', '8', '12', '24', '16']","['4', '22', '21', '23', '19', '14']","['25', '2']","['18', '6']"
323,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['17', '15', '20', '8', '12', '24', '16', '25']","['4', '22', '21', '23', '19', '14']","[None, '2']","['18', '6']"
323,18 finished I/O → ready queue,io_to_ready,18,IO0,"['17', '15', '20', '8', '12', '24', '16', '25', '18']","['4', '22', '21', '23', '19', '14']","[None, '2']","[None, '6']"
323,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['15', '20', '8', '12', '24', '16', '25', '18']","['4', '22', '21', '23', '19', '14']","['17', '2']","[None, '6']"
323,4 dispatched to IO0,dispatch_io,4,IO0,"['15', '20', '8', '12', '24', '16', '25', '18']","['22', '21', '23', '19', '14']","['17', '2']","['4', '6']"
324,17 finished CPU → ready queue,cpu_to_ready,17,CPU0,"['15', '20', '8', '12', '24', '16', '25', '18', '17']","['22', '21', '23', '19', '14']","[None, '2']","['4', '6']"
324,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['15', '20', '8', '12', '24', '16', '25', '18', '17', '2']","['22', '21', '23', '19', '14']","[None, None]","['4', '6']"
324,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['20', '8', '12', '24', '16', '25', '18', '17', '2']","['22', '21', '23', '19', '14']","['15', None]","['4', '6']"
324,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['8', '12', '24', '16', '25', '18', '17', '2']","['22', '21', '23', '19', '14']","['15', '20']","['4', '6']"
326,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['8', '12', '24', '16', '25', '18', '17', '2', '15']","['22', '21', '23', '19', '14']","[None, '20']","['4', '6']"
326,20 finished CPU → wait queue,cpu_to_io,20,CPU1,"['8', '12', '24', '16', '25', '18', '17', '2', '15']","['22', '21', '23', '19', '14', '20']","[None, None]","['4', '6']"
326,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['12', '24', '16', '25', '18', '17', '2', '15']","['22', '21', '23', '19', '14', '20']","['8', None]","['4', '6']"
326,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['24', '16', '25', '18', '17', '2', '15']","['22', '21', '23', '19', '14', '20']","['8', '12']","['4', '6']"
328,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['24', '16', '25', '18', '17', '2', '15', '8']","['22', '21', '23', '19', '14', '20']","[None, '12']","['4', '6']"
328,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['24', '16', '25', '18', '17', '2', '15', '8', '12']","['22', '21', '23', '19', '14', '20']","[None, None]","['4', '6']"
328,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['16', '25', '18', '17', '2', '15', '8', '12']","['22', '21', '23', '19', '14', '20']","['24', None]","['4', '6']"
328,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['25', '18', '17', '2', '15', '8', '12']","['22', '21', '23', '19', '14', '20']","['24', '16']","['4', '6']"
330,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['25', '18', '17', '2', '15', '8', '12', '24']","['22', '21', '23', '19', '14', '20']","[None, '16']","['4', '6']"
330,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['25', '18', '17', '2', '15', '8', '12', '24', '16']","['22', '21', '23', '19', '14', '20']","[None, None]","['4', '6']"
330,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['18', '17', '2', '15', '8', '12', '24', '16']","['22', '21', '23', '19', '14', '20']","['25', None]","['4', '6']"
330,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['17', '2', '15', '8', '12', '24', '16']","['22', '21', '23', '19', '14', '20']","['25', '18']","['4', '6']"
332,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['17', '2', '15', '8', '12', '24', '16', '25']","['22', '21', '23', '19', '14', '20']","[None, '18']","['4', '6']"
332,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['17', '2', '15', '8', '12', '24', '16', '25', '18']","['22', '21', '23', '19', '14', '20']","[None, None]","['4', '6']"
332,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['2', '15', '8', '12', '24', '16', '25', '18']","['22', '21', '23', '19', '14', '20']","['17', None]","['4', '6']"
332,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['15', '8', '12', '24', '16', '25', '18']","['22', '21', '23', '19', '14', '20']","['17', '2']","['4', '6']"
334,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['15', '8', '12', '24', '16', '25', '18', '17']","['22', '21', '23', '19', '14', '20']","[None, '2']","['4', '6']"
334,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['15', '8', '12', '24', '16', '25', '18', '17', '2']","['22', '21', '23', '19', '14', '20']","[None, None]","['4', '6']"
334,4 finished I/O → ready queue,io_to_ready,4,IO0,"['15', '8', '12', '24', '16', '25', '18', '17', '2', '4']","['22', '21', '23', '19', '14', '20']","[None, None]","[None, '6']"
334,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['8', '12', '24', '16', '25', '18', '17', '2', '4']","['22', '21', '23', '19', '14', '20']","['15', None]","[None, '6']"
334,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['12', '24', '16', '25', '18', '17', '2', '4']","['22', '21', '23', '19', '14', '20']","['15', '8']","[None, '6']"
334,22 dispatched to IO0,dispatch_io,22,IO0,"['12', '24', '16', '25', '18', '17', '2', '4']","['21', '23', '19', '14', '20']","['15', '8']","['22', '6']"
336,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['12', '24', '16', '25', '18', '17', '2', '4', '15']","['21', '23', '19', '14', '20']","[None, '8']","['22', '6']"
336,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['12', '24', '16', '25', '18', '17', '2', '4', '15', '8']","['21', '23', '19', '14', '20']","[None, None]","['22', '6']"
336,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['24', '16', '25', '18', '17', '2', '4', '15', '8']","['21', '23', '19', '14', '20']","['12', None]","['22', '6']"
336,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['16', '25', '18', '17', '2', '4', '15', '8']","['21', '23', '19', '14', '20']","['12', '24']","['22', '6']"
338,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['16', '25', '18', '17', '2', '4', '15', '8', '12']","['21', '23', '19', '14', '20']","[None, '24']","['22', '6']"
338,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['16', '25', '18', '17', '2', '4', '15', '8', '12', '24']","['21', '23', '19', '14', '20']","[None, None]","['22', '6']"
338,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['25', '18', '17', '2', '4', '15', '8', '12', '24']","['21', '23', '19', '14', '20']","['16', None]","['22', '6']"
338,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['18', '17', '2', '4', '15', '8', '12', '24']","['21', '23', '19', '14', '20']","['16', '25']","['22', '6']"
339,22 finished I/O → ready queue,io_to_ready,22,IO0,"['18', '17', '2', '4', '15', '8', '12', '24', '22']","['21', '23', '19', '14', '20']","['16', '25']","[None, '6']"
339,21 dispatched to IO0,dispatch_io,21,IO0,"['18', '17', '2', '4', '15', '8', '12', '24', '22']","['23', '19', '14', '20']","['16', '25']","['21', '6']"
340,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['18', '17', '2', '4', '15', '8', '12', '24', '22', '16']","['23', '19', '14', '20']","[None, '25']","['21', '6']"
340,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['18', '17', '2', '4', '15', '8', '12', '24', '22', '16', '25']","['23', '19', '14', '20']","[None, None]","['21', '6']"
340,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['17', '2', '4', '15', '8', '12', '24', '22', '16', '25']","['23', '19', '14', '20']","['18', None]","['21', '6']"
340,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['2', '4', '15', '8', '12', '24', '22', '16', '25']","['23', '19', '14', '20']","['18', '17']","['21', '6']"
341,18 finished CPU → wait queue,cpu_to_io,18,CPU0,"['2', '4', '15', '8', '12', '24', '22', '16', '25']","['23', '19', '14', '20', '18']","[None, '17']","['21', '6']"
341,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['4', '15', '8', '12', '24', '22', '16', '25']","['23', '19', '14', '20', '18']","['2', '17']","['21', '6']"
342,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['4', '15', '8', '12', '24', '22', '16', '25', '17']","['23', '19', '14', '20', '18']","['2', None]","['21', '6']"
342,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['15', '8', '12', '24', '22', '16', '25', '17']","['23', '19', '14', '20', '18']","['2', '4']","['21', '6']"
343,2 finished CPU → ready queue,cpu_to_ready,2,CPU0,"['15', '8', '12', '24', '22', '16', '25', '17', '2']","['23', '19', '14', '20', '18']","[None, '4']","['21', '6']"
343,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['8', '12', '24', '22', '16', '25', '17', '2']","['23', '19', '14', '20', '18']","['15', '4']","['21', '6']"
344,15 finished CPU → ready queue,cpu_to_ready,15,CPU0,"['8', '12', '24', '22', '16', '25', '17', '2', '15']","['23', '19', '14', '20', '18']","[None, '4']","['21', '6']"
344,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['8', '12', '24', '22', '16', '25', '17', '2', '15', '4']","['23', '19', '14', '20', '18']","[None, None]","['21', '6']"
344,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['12', '24', '22', '16', '25', '17', '2', '15', '4']","['23', '19', '14', '20', '18']","['8', None]","['21', '6']"
344,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['24', '22', '16', '25', '17', '2', '15', '4']","['23', '19', '14', '20', '18']","['8', '12']","['21', '6']"
346,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['24', '22', '16', '25', '17', '2', '15', '4', '8']","['23', '19', '14', '20', '18']","[None, '12']","['21', '6']"
346,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['24', '22', '16', '25', '17', '2', '15', '4', '8', '12']","['23', '19', '14', '20', '18']","[None, None]","['21', '6']"
346,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['22', '16', '25', '17', '2', '15', '4', '8', '12']","['23', '19', '14', '20', '18']","['24', None]","['21', '6']"
346,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['16', '25', '17', '2', '15', '4', '8', '12']","['23', '19', '14', '20', '18']","['24', '22']","['21', '6']"
348,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['16', '25', '17', '2', '15', '4', '8', '12', '24']","['23', '19', '14', '20', '18']","[None, '22']","['21', '6']"
348,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['16', '25', '17', '2', '15', '4', '8', '12', '24', '22']","['23', '19', '14', '20', '18']","[None, None]","['21', '6']"
348,6 finished I/O → ready queue,io_to_ready,6,IO1,"['16', '25', '17', '2', '15', '4', '8', '12', '24', '22', '6']","['23', '19', '14', '20', '18']","[None, None]","['21', None]"
348,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['25', '17', '2', '15', '4', '8', '12', '24', '22', '6']","['23', '19', '14', '20', '18']","['16', None]","['21', None]"
348,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['17', '2', '15', '4', '8', '12', '24', '22', '6']","['23', '19', '14', '20', '18']","['16', '25']","['21', None]"
348,23 dispatched to IO1,dispatch_io,23,IO1,"['17', '2', '15', '4', '8', '12', '24', '22', '6']","['19', '14', '20', '18']","['16', '25']","['21', '23']"
349,25 finished CPU → ready queue,cpu_to_ready,25,CPU1,"['17', '2', '15', '4', '8', '12', '24', '22', '6', '25']","['19', '14', '20', '18']","['16', None]","['21', '23']"
349,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['2', '15', '4', '8', '12', '24', '22', '6', '25']","['19', '14', '20', '18']","['16', '17']","['21', '23']"
350,16 finished CPU → ready queue,cpu_to_ready,16,CPU0,"['2', '15', '4', '8', '12', '24', '22', '6', '25', '16']","['19', '14', '20', '18']","[None, '17']","['21', '23']"
350,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['15', '4', '8', '12', '24', '22', '6', '25', '16']","['19', '14', '20', '18']","['2', '17']","['21', '23']"
351,17 finished CPU → ready queue,cpu_to_ready,17,CPU1,"['15', '4', '8', '12', '24', '22', '6', '25', '16', '17']","['19', '14', '20', '18']","['2', None]","['21', '23']"
351,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['4', '8', '12', '24', '22', '6', '25', '16', '17']","['19', '14', '20', '18']","['2', '15']","['21', '23']"
352,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['4', '8', '12', '24', '22', '6', '25', '16', '17', '2']","['19', '14', '20', '18']","[None, '15']","['21', '23']"
352,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['8', '12', '24', '22', '6', '25', '16', '17', '2']","['19', '14', '20', '18']","['4', '15']","['21', '23']"
353,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['8', '12', '24', '22', '6', '25', '16', '17', '2', '15']","['19', '14', '20', '18']","['4', None]","['21', '23']"
353,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['12', '24', '22', '6', '25', '16', '17', '2', '15']","['19', '14', '20', '18']","['4', '8']","['21', '23']"
354,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['12', '24', '22', '6', '25', '16', '17', '2', '15', '4']","['19', '14', '20', '18']","[None, '8']","['21', '23']"
354,8 finished CPU → ready queue,cpu_to_ready,8,CPU1,"['12', '24', '22', '6', '25', '16', '17', '2', '15', '4', '8']","['19', '14', '20', '18']","[None, None]","['21', '23']"
354,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['24', '22', '6', '25', '16', '17', '2', '15', '4', '8']","['19', '14', '20', '18']","['12', None]","['21', '23']"
354,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['22', '6', '25', '16', '17', '2', '15', '4', '8']","['19', '14', '20', '18']","['12', '24']","['21', '23']"
355,23 finished I/O → ready queue,io_to_ready,23,IO1,"['22', '6', '25', '16', '17', '2', '15', '4', '8', '23']","['19', '14', '20', '18']","['12', '24']","['21', None]"
355,19 dispatched to IO1,dispatch_io,19,IO1,"['22', '6', '25', '16', '17', '2', '15', '4', '8', '23']","['14', '20', '18']","['12', '24']","['21', '19']"
356,12 finished CPU → ready queue,cpu_to_ready,12,CPU0,"['22', '6', '25', '16', '17', '2', '15', '4', '8', '23', '12']","['14', '20', '18']","[None, '24']","['21', '19']"
356,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['22', '6', '25', '16', '17', '2', '15', '4', '8', '23', '12', '24']","['14', '20', '18']","[None, None]","['21', '19']"
356,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['6', '25', '16', '17', '2', '15', '4', '8', '23', '12', '24']","['14', '20', '18']","['22', None]","['21', '19']"
356,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['25', '16', '17', '2', '15', '4', '8', '23', '12', '24']","['14', '20', '18']","['22', '6']","['21', '19']"
358,22 finished CPU → wait queue,cpu_to_io,22,CPU0,"['25', '16', '17', '2', '15', '4', '8', '23', '12', '24']","['14', '20', '18', '22']","[None, '6']","['21', '19']"
358,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['25', '16', '17', '2', '15', '4', '8', '23', '12', '24', '6']","['14', '20', '18', '22']","[None, None]","['21', '19']"
358,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['16', '17', '2', '15', '4', '8', '23', '12', '24', '6']","['14', '20', '18', '22']","['25', None]","['21', '19']"
358,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['17', '2', '15', '4', '8', '23', '12', '24', '6']","['14', '20', '18', '22']","['25', '16']","['21', '19']"
360,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['17', '2', '15', '4', '8', '23', '12', '24', '6', '25']","['14', '20', '18', '22']","[None, '16']","['21', '19']"
360,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['17', '2', '15', '4', '8', '23', '12', '24', '6', '25', '16']","['14', '20', '18', '22']","[None, None]","['21', '19']"
360,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['2', '15', '4', '8', '23', '12', '24', '6', '25', '16']","['14', '20', '18', '22']","['17', None]","['21', '19']"
360,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['15', '4', '8', '23', '12', '24', '6', '25', '16']","['14', '20', '18', '22']","['17', '2']","['21', '19']"
361,2 finished all bursts,finished,2,CPU1,"['15', '4', '8', '23', '12', '24', '6', '25', '16']","['14', '20', '18', '22']","['17', None]","['21', '19']"
361,21 finished I/O → ready queue,io_to_ready,21,IO0,"['15', '4', '8', '23', '12', '24', '6', '25', '16', '21']","['14', '20', '18', '22']","['17', None]","[None, '19']"
361,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['4', '8', '23', '12', '24', '6', '25', '16', '21']","['14', '20', '18', '22']","['17', '15']","[None, '19']"
361,14 dispatched to IO0,dispatch_io,14,IO0,"['4', '8', '23', '12', '24', '6', '25', '16', '21']","['20', '18', '22']","['17', '15']","['14', '19']"
362,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['4', '8', '23', '12', '24', '6', '25', '16', '21', '17']","['20', '18', '22']","[None, '15']","['14', '19']"
362,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['8', '23', '12', '24', '6', '25', '16', '21', '17']","['20', '18', '22']","['4', '15']","['14', '19']"
363,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['8', '23', '12', '24', '6', '25', '16', '21', '17', '15']","['20', '18', '22']","['4', None]","['14', '19']"
363,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['23', '12', '24', '6', '25', '16', '21', '17', '15']","['20', '18', '22']","['4', '8']","['14', '19']"
364,4 finished all bursts,finished,4,CPU0,"['23', '12', '24', '6', '25', '16', '21', '17', '15']","['20', '18', '22']","[None, '8']","['14', '19']"
364,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['12', '24', '6', '25', '16', '21', '17', '15']","['20', '18', '22']","['23', '8']","['14', '19']"
365,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['12', '24', '6', '25', '16', '21', '17', '15', '8']","['20', '18', '22']","['23', None]","['14', '19']"
365,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['24', '6', '25', '16', '21', '17', '15', '8']","['20', '18', '22']","['23', '12']","['14', '19']"
366,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['24', '6', '25', '16', '21', '17', '15', '8', '23']","['20', '18', '22']","[None, '12']","['14', '19']"
366,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['6', '25', '16', '21', '17', '15', '8', '23']","['20', '18', '22']","['24', '12']","['14', '19']"
367,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['6', '25', '16', '21', '17', '15', '8', '23', '12']","['20', '18', '22']","['24', None]","['14', '19']"
367,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['25', '16', '21', '17', '15', '8', '23', '12']","['20', '18', '22']","['24', '6']","['14', '19']"
368,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['25', '16', '21', '17', '15', '8', '23', '12', '24']","['20', '18', '22']","[None, '6']","['14', '19']"
368,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['16', '21', '17', '15', '8', '23', '12', '24']","['20', '18', '22']","['25', '6']","['14', '19']"
369,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['16', '21', '17', '15', '8', '23', '12', '24', '6']","['20', '18', '22']","['25', None]","['14', '19']"
369,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['21', '17', '15', '8', '23', '12', '24', '6']","['20', '18', '22']","['25', '16']","['14', '19']"
370,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['21', '17', '15', '8', '23', '12', '24', '6', '25']","['20', '18', '22']","[None, '16']","['14', '19']"
370,19 finished I/O → ready queue,io_to_ready,19,IO1,"['21', '17', '15', '8', '23', '12', '24', '6', '25', '19']","['20', '18', '22']","[None, '16']","['14', None]"
370,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['17', '15', '8', '23', '12', '24', '6', '25', '19']","['20', '18', '22']","['21', '16']","['14', None]"
370,20 dispatched to IO1,dispatch_io,20,IO1,"['17', '15', '8', '23', '12', '24', '6', '25', '19']","['18', '22']","['21', '16']","['14', '20']"
371,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['17', '15', '8', '23', '12', '24', '6', '25', '19', '16']","['18', '22']","['21', None]","['14', '20']"
371,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['15', '8', '23', '12', '24', '6', '25', '19', '16']","['18', '22']","['21', '17']","['14', '20']"
372,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['15', '8', '23', '12', '24', '6', '25', '19', '16', '21']","['18', '22']","[None, '17']","['14', '20']"
372,17 finished CPU → wait queue,cpu_to_io,17,CPU1,"['15', '8', '23', '12', '24', '6', '25', '19', '16', '21']","['18', '22', '17']","[None, None]","['14', '20']"
372,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['8', '23', '12', '24', '6', '25', '19', '16', '21']","['18', '22', '17']","['15', None]","['14', '20']"
372,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['23', '12', '24', '6', '25', '19', '16', '21']","['18', '22', '17']","['15', '8']","['14', '20']"
373,15 finished CPU → ready queue,cpu_to_ready,15,CPU0,"['23', '12', '24', '6', '25', '19', '16', '21', '15']","['18', '22', '17']","[None, '8']","['14', '20']"
373,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['12', '24', '6', '25', '19', '16', '21', '15']","['18', '22', '17']","['23', '8']","['14', '20']"
374,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['12', '24', '6', '25', '19', '16', '21', '15', '8']","['18', '22', '17']","['23', None]","['14', '20']"
374,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['24', '6', '25', '19', '16', '21', '15', '8']","['18', '22', '17']","['23', '12']","['14', '20']"
375,23 finished CPU → ready queue,cpu_to_ready,23,CPU0,"['24', '6', '25', '19', '16', '21', '15', '8', '23']","['18', '22', '17']","[None, '12']","['14', '20']"
375,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['6', '25', '19', '16', '21', '15', '8', '23']","['18', '22', '17']","['24', '12']","['14', '20']"
376,24 finished CPU → ready queue,cpu_to_ready,24,CPU0,"['6', '25', '19', '16', '21', '15', '8', '23', '24']","['18', '22', '17']","[None, '12']","['14', '20']"
376,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['6', '25', '19', '16', '21', '15', '8', '23', '24', '12']","['18', '22', '17']","[None, None]","['14', '20']"
376,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['25', '19', '16', '21', '15', '8', '23', '24', '12']","['18', '22', '17']","['6', None]","['14', '20']"
376,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['19', '16', '21', '15', '8', '23', '24', '12']","['18', '22', '17']","['6', '25']","['14', '20']"
378,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['19', '16', '21', '15', '8', '23', '24', '12', '6']","['18', '22', '17']","[None, '25']","['14', '20']"
378,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['19', '16', '21', '15', '8', '23', '24', '12', '6', '25']","['18', '22', '17']","[None, None]","['14', '20']"
378,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['16', '21', '15', '8', '23', '24', '12', '6', '25']","['18', '22', '17']","['19', None]","['14', '20']"
378,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['21', '15', '8', '23', '24', '12', '6', '25']","['18', '22', '17']","['19', '16']","['14', '20']"
380,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['21', '15', '8', '23', '24', '12', '6', '25', '19']","['18', '22', '17']","[None, '16']","['14', '20']"
380,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['21', '15', '8', '23', '24', '12', '6', '25', '19', '16']","['18', '22', '17']","[None, None]","['14', '20']"
380,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['15', '8', '23', '24', '12', '6', '25', '19', '16']","['18', '22', '17']","['21', None]","['14', '20']"
380,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['8', '23', '24', '12', '6', '25', '19', '16']","['18', '22', '17']","['21', '15']","['14', '20']"
381,14 finished I/O → ready queue,io_to_ready,14,IO0,"['8', '23', '24', '12', '6', '25', '19', '16', '14']","['18', '22', '17']","['21', '15']","[None, '20']"
381,18 dispatched to IO0,dispatch_io,18,IO0,"['8', '23', '24', '12', '6', '25', '19', '16', '14']","['22', '17']","['21', '15']","['18', '20']"
382,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['8', '23', '24', '12', '6', '25', '19', '16', '14', '21']","['22', '17']","[None, '15']","['18', '20']"
382,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['8', '23', '24', '12', '6', '25', '19', '16', '14', '21', '15']","['22', '17']","[None, None]","['18', '20']"
382,20 finished I/O → ready queue,io_to_ready,20,IO1,"['8', '23', '24', '12', '6', '25', '19', '16', '14', '21', '15', '20']","['22', '17']","[None, None]","['18', None]"
382,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['23', '24', '12', '6', '25', '19', '16', '14', '21', '15', '20']","['22', '17']","['8', None]","['18', None]"
382,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['24', '12', '6', '25', '19', '16', '14', '21', '15', '20']","['22', '17']","['8', '23']","['18', None]"
382,22 dispatched to IO1,dispatch_io,22,IO1,"['24', '12', '6', '25', '19', '16', '14', '21', '15', '20']",['17'],"['8', '23']","['18', '22']"
383,8 finished CPU → wait queue,cpu_to_io,8,CPU0,"['24', '12', '6', '25', '19', '16', '14', '21', '15', '20']","['17', '8']","[None, '23']","['18', '22']"
383,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['12', '6', '25', '19', '16', '14', '21', '15', '20']","['17', '8']","['24', '23']","['18', '22']"
384,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['12', '6', '25', '19', '16', '14', '21', '15', '20', '23']","['17', '8']","['24', None]","['18', '22']"
384,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['6', '25', '19', '16', '14', '21', '15', '20', '23']","['17', '8']","['24', '12']","['18', '22']"
385,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['6', '25', '19', '16', '14', '21', '15', '20', '23', '24']","['17', '8']","[None, '12']","['18', '22']"
385,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['25', '19', '16', '14', '21', '15', '20', '23', '24']","['17', '8']","['6', '12']","['18', '22']"
386,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['25', '19', '16', '14', '21', '15', '20', '23', '24', '12']","['17', '8']","['6', None]","['18', '22']"
386,22 finished I/O → ready queue,io_to_ready,22,IO1,"['25', '19', '16', '14', '21', '15', '20', '23', '24', '12', '22']","['17', '8']","['6', None]","['18', None]"
386,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['19', '16', '14', '21', '15', '20', '23', '24', '12', '22']","['17', '8']","['6', '25']","['18', None]"
386,17 dispatched to IO1,dispatch_io,17,IO1,"['19', '16', '14', '21', '15', '20', '23', '24', '12', '22']",['8'],"['6', '25']","['18', '17']"
387,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['19', '16', '14', '21', '15', '20', '23', '24', '12', '22', '6']",['8'],"[None, '25']","['18', '17']"
387,18 finished I/O → ready queue,io_to_ready,18,IO0,"['19', '16', '14', '21', '15', '20', '23', '24', '12', '22', '6', '18']",['8'],"[None, '25']","[None, '17']"
387,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['16', '14', '21', '15', '20', '23', '24', '12', '22', '6', '18']",['8'],"['19', '25']","[None, '17']"
387,8 dispatched to IO0,dispatch_io,8,IO0,"['16', '14', '21', '15', '20', '23', '24', '12', '22', '6', '18']",[],"['19', '25']","['8', '17']"
388,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['16', '14', '21', '15', '20', '23', '24', '12', '22', '6', '18', '25']",[],"['19', None]","['8', '17']"
388,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['14', '21', '15', '20', '23', '24', '12', '22', '6', '18', '25']",[],"['19', '16']","['8', '17']"
389,19 finished CPU → ready queue,cpu_to_ready,19,CPU0,"['14', '21', '15', '20', '23', '24', '12', '22', '6', '18', '25', '19']",[],"[None, '16']","['8', '17']"
389,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['21', '15', '20', '23', '24', '12', '22', '6', '18', '25', '19']",[],"['14', '16']","['8', '17']"
390,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['21', '15', '20', '23', '24', '12', '22', '6', '18', '25', '19', '16']",[],"['14', None]","['8', '17']"
390,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['15', '20', '23', '24', '12', '22', '6', '18', '25', '19', '16']",[],"['14', '21']","['8', '17']"
391,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['15', '20', '23', '24', '12', '22', '6', '18', '25', '19', '16', '14']",[],"[None, '21']","['8', '17']"
391,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['20', '23', '24', '12', '22', '6', '18', '25', '19', '16', '14']",[],"['15', '21']","['8', '17']"
392,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['20', '23', '24', '12', '22', '6', '18', '25', '19', '16', '14', '21']",[],"['15', None]","['8', '17']"
392,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['23', '24', '12', '22', '6', '18', '25', '19', '16', '14', '21']",[],"['15', '20']","['8', '17']"
393,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['23', '24', '12', '22', '6', '18', '25', '19', '16', '14', '21', '15']",[],"[None, '20']","['8', '17']"
393,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['24', '12', '22', '6', '18', '25', '19', '16', '14', '21', '15']",[],"['23', '20']","['8', '17']"
394,23 finished CPU → wait queue,cpu_to_io,23,CPU0,"['24', '12', '22', '6', '18', '25', '19', '16', '14', '21', '15']",['23'],"[None, '20']","['8', '17']"
394,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['24', '12', '22', '6', '18', '25', '19', '16', '14', '21', '15', '20']",['23'],"[None, None]","['8', '17']"
394,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['12', '22', '6', '18', '25', '19', '16', '14', '21', '15', '20']",['23'],"['24', None]","['8', '17']"
394,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['22', '6', '18', '25', '19', '16', '14', '21', '15', '20']",['23'],"['24', '12']","['8', '17']"
396,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['22', '6', '18', '25', '19', '16', '14', '21', '15', '20', '24']",['23'],"[None, '12']","['8', '17']"
396,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['22', '6', '18', '25', '19', '16', '14', '21', '15', '20', '24', '12']",['23'],"[None, None]","['8', '17']"
396,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['6', '18', '25', '19', '16', '14', '21', '15', '20', '24', '12']",['23'],"['22', None]","['8', '17']"
396,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['18', '25', '19', '16', '14', '21', '15', '20', '24', '12']",['23'],"['22', '6']","['8', '17']"
398,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['18', '25', '19', '16', '14', '21', '15', '20', '24', '12', '22']",['23'],"[None, '6']","['8', '17']"
398,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['18', '25', '19', '16', '14', '21', '15', '20', '24', '12', '22', '6']",['23'],"[None, None]","['8', '17']"
398,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['25', '19', '16', '14', '21', '15', '20', '24', '12', '22', '6']",['23'],"['18', None]","['8', '17']"
398,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['19', '16', '14', '21', '15', '20', '24', '12', '22', '6']",['23'],"['18', '25']","['8', '17']"
399,18 finished CPU → wait queue,cpu_to_io,18,CPU0,"['19', '16', '14', '21', '15', '20', '24', '12', '22', '6']","['23', '18']","[None, '25']","['8', '17']"
399,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['16', '14', '21', '15', '20', '24', '12', '22', '6']","['23', '18']","['19', '25']","['8', '17']"
400,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['16', '14', '21', '15', '20', '24', '12', '22', '6', '25']","['23', '18']","['19', None]","['8', '17']"
400,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['14', '21', '15', '20', '24', '12', '22', '6', '25']","['23', '18']","['19', '16']","['8', '17']"
401,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['14', '21', '15', '20', '24', '12', '22', '6', '25', '19']","['23', '18']","[None, '16']","['8', '17']"
401,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['21', '15', '20', '24', '12', '22', '6', '25', '19']","['23', '18']","['14', '16']","['8', '17']"
402,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['21', '15', '20', '24', '12', '22', '6', '25', '19', '16']","['23', '18']","['14', None]","['8', '17']"
402,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['15', '20', '24', '12', '22', '6', '25', '19', '16']","['23', '18']","['14', '21']","['8', '17']"
403,14 finished CPU → wait queue,cpu_to_io,14,CPU0,"['15', '20', '24', '12', '22', '6', '25', '19', '16']","['23', '18', '14']","[None, '21']","['8', '17']"
403,17 finished I/O → ready queue,io_to_ready,17,IO1,"['15', '20', '24', '12', '22', '6', '25', '19', '16', '17']","['23', '18', '14']","[None, '21']","['8', None]"
403,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['20', '24', '12', '22', '6', '25', '19', '16', '17']","['23', '18', '14']","['15', '21']","['8', None]"
403,23 dispatched to IO1,dispatch_io,23,IO1,"['20', '24', '12', '22', '6', '25', '19', '16', '17']","['18', '14']","['15', '21']","['8', '23']"
404,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['20', '24', '12', '22', '6', '25', '19', '16', '17', '21']","['18', '14']","['15', None]","['8', '23']"
404,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['24', '12', '22', '6', '25', '19', '16', '17', '21']","['18', '14']","['15', '20']","['8', '23']"
405,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['24', '12', '22', '6', '25', '19', '16', '17', '21', '15']","['18', '14']","[None, '20']","['8', '23']"
405,8 finished I/O → ready queue,io_to_ready,8,IO0,"['24', '12', '22', '6', '25', '19', '16', '17', '21', '15', '8']","['18', '14']","[None, '20']","[None, '23']"
405,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['12', '22', '6', '25', '19', '16', '17', '21', '15', '8']","['18', '14']","['24', '20']","[None, '23']"
405,18 dispatched to IO0,dispatch_io,18,IO0,"['12', '22', '6', '25', '19', '16', '17', '21', '15', '8']",['14'],"['24', '20']","['18', '23']"
406,20 finished CPU → wait queue,cpu_to_io,20,CPU1,"['12', '22', '6', '25', '19', '16', '17', '21', '15', '8']","['14', '20']","['24', None]","['18', '23']"
406,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['22', '6', '25', '19', '16', '17', '21', '15', '8']","['14', '20']","['24', '12']","['18', '23']"
407,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['22', '6', '25', '19', '16', '17', '21', '15', '8', '24']","['14', '20']","[None, '12']","['18', '23']"
407,12 finished CPU → ready queue,cpu_to_ready,12,CPU1,"['22', '6', '25', '19', '16', '17', '21', '15', '8', '24', '12']","['14', '20']","[None, None]","['18', '23']"
407,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['6', '25', '19', '16', '17', '21', '15', '8', '24', '12']","['14', '20']","['22', None]","['18', '23']"
407,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['25', '19', '16', '17', '21', '15', '8', '24', '12']","['14', '20']","['22', '6']","['18', '23']"
409,22 finished CPU → wait queue,cpu_to_io,22,CPU0,"['25', '19', '16', '17', '21', '15', '8', '24', '12']","['14', '20', '22']","[None, '6']","['18', '23']"
409,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['25', '19', '16', '17', '21', '15', '8', '24', '12', '6']","['14', '20', '22']","[None, None]","['18', '23']"
409,23 finished I/O → ready queue,io_to_ready,23,IO1,"['25', '19', '16', '17', '21', '15', '8', '24', '12', '6', '23']","['14', '20', '22']","[None, None]","['18', None]"
409,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['19', '16', '17', '21', '15', '8', '24', '12', '6', '23']","['14', '20', '22']","['25', None]","['18', None]"
409,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['16', '17', '21', '15', '8', '24', '12', '6', '23']","['14', '20', '22']","['25', '19']","['18', None]"
409,14 dispatched to IO1,dispatch_io,14,IO1,"['16', '17', '21', '15', '8', '24', '12', '6', '23']","['20', '22']","['25', '19']","['18', '14']"
411,25 finished CPU → ready queue,cpu_to_ready,25,CPU0,"['16', '17', '21', '15', '8', '24', '12', '6', '23', '25']","['20', '22']","[None, '19']","['18', '14']"
411,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['16', '17', '21', '15', '8', '24', '12', '6', '23', '25', '19']","['20', '22']","[None, None]","['18', '14']"
411,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['17', '21', '15', '8', '24', '12', '6', '23', '25', '19']","['20', '22']","['16', None]","['18', '14']"
411,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['21', '15', '8', '24', '12', '6', '23', '25', '19']","['20', '22']","['16', '17']","['18', '14']"
412,18 finished I/O → ready queue,io_to_ready,18,IO0,"['21', '15', '8', '24', '12', '6', '23', '25', '19', '18']","['20', '22']","['16', '17']","[None, '14']"
412,14 finished I/O → ready queue,io_to_ready,14,IO1,"['21', '15', '8', '24', '12', '6', '23', '25', '19', '18', '14']","['20', '22']","['16', '17']","[None, None]"
412,20 dispatched to IO0,dispatch_io,20,IO0,"['21', '15', '8', '24', '12', '6', '23', '25', '19', '18', '14']",['22'],"['16', '17']","['20', None]"
412,22 dispatched to IO1,dispatch_io,22,IO1,"['21', '15', '8', '24', '12', '6', '23', '25', '19', '18', '14']",[],"['16', '17']","['20', '22']"
413,16 finished CPU → ready queue,cpu_to_ready,16,CPU0,"['21', '15', '8', '24', '12', '6', '23', '25', '19', '18', '14', '16']",[],"[None, '17']","['20', '22']"
413,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['21', '15', '8', '24', '12', '6', '23', '25', '19', '18', '14', '16', '17']",[],"[None, None]","['20', '22']"
413,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['15', '8', '24', '12', '6', '23', '25', '19', '18', '14', '16', '17']",[],"['21', None]","['20', '22']"
413,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['8', '24', '12', '6', '23', '25', '19', '18', '14', '16', '17']",[],"['21', '15']","['20', '22']"
415,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['8', '24', '12', '6', '23', '25', '19', '18', '14', '16', '17', '21']",[],"[None, '15']","['20', '22']"
415,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['8', '24', '12', '6', '23', '25', '19', '18', '14', '16', '17', '21', '15']",[],"[None, None]","['20', '22']"
415,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['24', '12', '6', '23', '25', '19', '18', '14', '16', '17', '21', '15']",[],"['8', None]","['20', '22']"
415,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['12', '6', '23', '25', '19', '18', '14', '16', '17', '21', '15']",[],"['8', '24']","['20', '22']"
417,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['12', '6', '23', '25', '19', '18', '14', '16', '17', '21', '15', '8']",[],"[None, '24']","['20', '22']"
417,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['12', '6', '23', '25', '19', '18', '14', '16', '17', '21', '15', '8', '24']",[],"[None, None]","['20', '22']"
417,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['6', '23', '25', '19', '18', '14', '16', '17', '21', '15', '8', '24']",[],"['12', None]","['20', '22']"
417,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['23', '25', '19', '18', '14', '16', '17', '21', '15', '8', '24']",[],"['12', '6']","['20', '22']"
418,6 finished CPU → wait queue,cpu_to_io,6,CPU1,"['23', '25', '19', '18', '14', '16', '17', '21', '15', '8', '24']",['6'],"['12', None]","['20', '22']"
418,22 finished I/O → ready queue,io_to_ready,22,IO1,"['23', '25', '19', '18', '14', '16', '17', '21', '15', '8', '24', '22']",['6'],"['12', None]","['20', None]"
418,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['25', '19', '18', '14', '16', '17', '21', '15', '8', '24', '22']",['6'],"['12', '23']","['20', None]"
418,6 dispatched to IO1,dispatch_io,6,IO1,"['25', '19', '18', '14', '16', '17', '21', '15', '8', '24', '22']",[],"['12', '23']","['20', '6']"
419,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['25', '19', '18', '14', '16', '17', '21', '15', '8', '24', '22', '12']",[],"[None, '23']","['20', '6']"
419,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['19', '18', '14', '16', '17', '21', '15', '8', '24', '22', '12']",[],"['25', '23']","['20', '6']"
420,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['19', '18', '14', '16', '17', '21', '15', '8', '24', '22', '12', '23']",[],"['25', None]","['20', '6']"
420,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['18', '14', '16', '17', '21', '15', '8', '24', '22', '12', '23']",[],"['25', '19']","['20', '6']"
421,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['18', '14', '16', '17', '21', '15', '8', '24', '22', '12', '23', '25']",[],"[None, '19']","['20', '6']"
421,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['14', '16', '17', '21', '15', '8', '24', '22', '12', '23', '25']",[],"['18', '19']","['20', '6']"
422,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['14', '16', '17', '21', '15', '8', '24', '22', '12', '23', '25', '19']",[],"['18', None]","['20', '6']"
422,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['16', '17', '21', '15', '8', '24', '22', '12', '23', '25', '19']",[],"['18', '14']","['20', '6']"
423,18 finished CPU → wait queue,cpu_to_io,18,CPU0,"['16', '17', '21', '15', '8', '24', '22', '12', '23', '25', '19']",['18'],"[None, '14']","['20', '6']"
423,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['17', '21', '15', '8', '24', '22', '12', '23', '25', '19']",['18'],"['16', '14']","['20', '6']"
424,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['17', '21', '15', '8', '24', '22', '12', '23', '25', '19', '14']",['18'],"['16', None]","['20', '6']"
424,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['21', '15', '8', '24', '22', '12', '23', '25', '19', '14']",['18'],"['16', '17']","['20', '6']"
425,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['21', '15', '8', '24', '22', '12', '23', '25', '19', '14', '16']",['18'],"[None, '17']","['20', '6']"
425,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['15', '8', '24', '22', '12', '23', '25', '19', '14', '16']",['18'],"['21', '17']","['20', '6']"
426,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['15', '8', '24', '22', '12', '23', '25', '19', '14', '16', '17']",['18'],"['21', None]","['20', '6']"
426,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['8', '24', '22', '12', '23', '25', '19', '14', '16', '17']",['18'],"['21', '15']","['20', '6']"
427,21 finished CPU → wait queue,cpu_to_io,21,CPU0,"['8', '24', '22', '12', '23', '25', '19', '14', '16', '17']","['18', '21']","[None, '15']","['20', '6']"
427,15 finished CPU → wait queue,cpu_to_io,15,CPU1,"['8', '24', '22', '12', '23', '25', '19', '14', '16', '17']","['18', '21', '15']","[None, None]","['20', '6']"
427,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['24', '22', '12', '23', '25', '19', '14', '16', '17']","['18', '21', '15']","['8', None]","['20', '6']"
427,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['22', '12', '23', '25', '19', '14', '16', '17']","['18', '21', '15']","['8', '24']","['20', '6']"
429,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['22', '12', '23', '25', '19', '14', '16', '17', '8']","['18', '21', '15']","[None, '24']","['20', '6']"
429,24 finished CPU → wait queue,cpu_to_io,24,CPU1,"['22', '12', '23', '25', '19', '14', '16', '17', '8']","['18', '21', '15', '24']","[None, None]","['20', '6']"
429,20 finished I/O → ready queue,io_to_ready,20,IO0,"['22', '12', '23', '25', '19', '14', '16', '17', '8', '20']","['18', '21', '15', '24']","[None, None]","[None, '6']"
429,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['12', '23', '25', '19', '14', '16', '17', '8', '20']","['18', '21', '15', '24']","['22', None]","[None, '6']"
429,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['23', '25', '19', '14', '16', '17', '8', '20']","['18', '21', '15', '24']","['22', '12']","[None, '6']"
429,18 dispatched to IO0,dispatch_io,18,IO0,"['23', '25', '19', '14', '16', '17', '8', '20']","['21', '15', '24']","['22', '12']","['18', '6']"
431,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['23', '25', '19', '14', '16', '17', '8', '20', '22']","['21', '15', '24']","[None, '12']","['18', '6']"
431,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['23', '25', '19', '14', '16', '17', '8', '20', '22', '12']","['21', '15', '24']","[None, None]","['18', '6']"
431,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['25', '19', '14', '16', '17', '8', '20', '22', '12']","['21', '15', '24']","['23', None]","['18', '6']"
431,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['19', '14', '16', '17', '8', '20', '22', '12']","['21', '15', '24']","['23', '25']","['18', '6']"
432,23 finished all bursts,finished,23,CPU0,"['19', '14', '16', '17', '8', '20', '22', '12']","['21', '15', '24']","[None, '25']","['18', '6']"
432,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['14', '16', '17', '8', '20', '22', '12']","['21', '15', '24']","['19', '25']","['18', '6']"
433,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['14', '16', '17', '8', '20', '22', '12', '25']","['21', '15', '24']","['19', None]","['18', '6']"
433,18 finished I/O → ready queue,io_to_ready,18,IO0,"['14', '16', '17', '8', '20', '22', '12', '25', '18']","['21', '15', '24']","['19', None]","[None, '6']"
433,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['16', '17', '8', '20', '22', '12', '25', '18']","['21', '15', '24']","['19', '14']","[None, '6']"
433,21 dispatched to IO0,dispatch_io,21,IO0,"['16', '17', '8', '20', '22', '12', '25', '18']","['15', '24']","['19', '14']","['21', '6']"
434,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['16', '17', '8', '20', '22', '12', '25', '18', '19']","['15', '24']","[None, '14']","['21', '6']"
434,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['17', '8', '20', '22', '12', '25', '18', '19']","['15', '24']","['16', '14']","['21', '6']"
435,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['17', '8', '20', '22', '12', '25', '18', '19', '14']","['15', '24']","['16', None]","['21', '6']"
435,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['8', '20', '22', '12', '25', '18', '19', '14']","['15', '24']","['16', '17']","['21', '6']"
436,16 finished CPU → ready queue,cpu_to_ready,16,CPU0,"['8', '20', '22', '12', '25', '18', '19', '14', '16']","['15', '24']","[None, '17']","['21', '6']"
436,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['20', '22', '12', '25', '18', '19', '14', '16']","['15', '24']","['8', '17']","['21', '6']"
437,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['20', '22', '12', '25', '18', '19', '14', '16', '17']","['15', '24']","['8', None]","['21', '6']"
437,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['22', '12', '25', '18', '19', '14', '16', '17']","['15', '24']","['8', '20']","['21', '6']"
438,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['22', '12', '25', '18', '19', '14', '16', '17', '8']","['15', '24']","[None, '20']","['21', '6']"
438,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['12', '25', '18', '19', '14', '16', '17', '8']","['15', '24']","['22', '20']","['21', '6']"
439,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['12', '25', '18', '19', '14', '16', '17', '8', '20']","['15', '24']","['22', None]","['21', '6']"
439,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['25', '18', '19', '14', '16', '17', '8', '20']","['15', '24']","['22', '12']","['21', '6']"
440,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['25', '18', '19', '14', '16', '17', '8', '20', '22']","['15', '24']","[None, '12']","['21', '6']"
440,12 finished CPU → wait queue,cpu_to_io,12,CPU1,"['25', '18', '19', '14', '16', '17', '8', '20', '22']","['15', '24', '12']","[None, None]","['21', '6']"
440,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['18', '19', '14', '16', '17', '8', '20', '22']","['15', '24', '12']","['25', None]","['21', '6']"
440,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['19', '14', '16', '17', '8', '20', '22']","['15', '24', '12']","['25', '18']","['21', '6']"
442,25 finished CPU → ready queue,cpu_to_ready,25,CPU0,"['19', '14', '16', '17', '8', '20', '22', '25']","['15', '24', '12']","[None, '18']","['21', '6']"
442,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['19', '14', '16', '17', '8', '20', '22', '25', '18']","['15', '24', '12']","[None, None]","['21', '6']"
442,6 finished I/O → ready queue,io_to_ready,6,IO1,"['19', '14', '16', '17', '8', '20', '22', '25', '18', '6']","['15', '24', '12']","[None, None]","['21', None]"
442,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['14', '16', '17', '8', '20', '22', '25', '18', '6']","['15', '24', '12']","['19', None]","['21', None]"
442,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['16', '17', '8', '20', '22', '25', '18', '6']","['15', '24', '12']","['19', '14']","['21', None]"
442,15 dispatched to IO1,dispatch_io,15,IO1,"['16', '17', '8', '20', '22', '25', '18', '6']","['24', '12']","['19', '14']","['21', '15']"
443,19 finished CPU → wait queue,cpu_to_io,19,CPU0,"['16', '17', '8', '20', '22', '25', '18', '6']","['24', '12', '19']","[None, '14']","['21', '15']"
443,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['17', '8', '20', '22', '25', '18', '6']","['24', '12', '19']","['16', '14']","['21', '15']"
444,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['17', '8', '20', '22', '25', '18', '6', '14']","['24', '12', '19']","['16', None]","['21', '15']"
444,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['8', '20', '22', '25', '18', '6', '14']","['24', '12', '19']","['16', '17']","['21', '15']"
445,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['8', '20', '22', '25', '18', '6', '14', '16']","['24', '12', '19']","[None, '17']","['21', '15']"
445,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['20', '22', '25', '18', '6', '14', '16']","['24', '12', '19']","['8', '17']","['21', '15']"
446,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['20', '22', '25', '18', '6', '14', '16', '17']","['24', '12', '19']","['8', None]","['21', '15']"
446,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['22', '25', '18', '6', '14', '16', '17']","['24', '12', '19']","['8', '20']","['21', '15']"
447,8 finished CPU → wait queue,cpu_to_io,8,CPU0,"['22', '25', '18', '6', '14', '16', '17']","['24', '12', '19', '8']","[None, '20']","['21', '15']"
447,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['25', '18', '6', '14', '16', '17']","['24', '12', '19', '8']","['22', '20']","['21', '15']"
448,22 finished CPU → wait queue,cpu_to_io,22,CPU0,"['25', '18', '6', '14', '16', '17']","['24', '12', '19', '8', '22']","[None, '20']","['21', '15']"
448,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['25', '18', '6', '14', '16', '17', '20']","['24', '12', '19', '8', '22']","[None, None]","['21', '15']"
448,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['18', '6', '14', '16', '17', '20']","['24', '12', '19', '8', '22']","['25', None]","['21', '15']"
448,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['6', '14', '16', '17', '20']","['24', '12', '19', '8', '22']","['25', '18']","['21', '15']"
449,25 finished CPU → wait queue,cpu_to_io,25,CPU0,"['6', '14', '16', '17', '20']","['24', '12', '19', '8', '22', '25']","[None, '18']","['21', '15']"
449,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['14', '16', '17', '20']","['24', '12', '19', '8', '22', '25']","['6', '18']","['21', '15']"
450,18 finished CPU → wait queue,cpu_to_io,18,CPU1,"['14', '16', '17', '20']","['24', '12', '19', '8', '22', '25', '18']","['6', None]","['21', '15']"
450,21 finished I/O → ready queue,io_to_ready,21,IO0,"['14', '16', '17', '20', '21']","['24', '12', '19', '8', '22', '25', '18']","['6', None]","[None, '15']"
450,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['16', '17', '20', '21']","['24', '12', '19', '8', '22', '25', '18']","['6', '14']","[None, '15']"
450,24 dispatched to IO0,dispatch_io,24,IO0,"['16', '17', '20', '21']","['12', '19', '8', '22', '25', '18']","['6', '14']","['24', '15']"
451,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['16', '17', '20', '21', '6']","['12', '19', '8', '22', '25', '18']","[None, '14']","['24', '15']"
451,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['17', '20', '21', '6']","['12', '19', '8', '22', '25', '18']","['16', '14']","['24', '15']"
452,14 finished CPU → wait queue,cpu_to_io,14,CPU1,"['17', '20', '21', '6']","['12', '19', '8', '22', '25', '18', '14']","['16', None]","['24', '15']"
452,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['20', '21', '6']","['12', '19', '8', '22', '25', '18', '14']","['16', '17']","['24', '15']"
453,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['20', '21', '6', '16']","['12', '19', '8', '22', '25', '18', '14']","[None, '17']","['24', '15']"
453,17 finished CPU → ready queue,cpu_to_ready,17,CPU1,"['20', '21', '6', '16', '17']","['12', '19', '8', '22', '25', '18', '14']","[None, None]","['24', '15']"
453,15 finished I/O → ready queue,io_to_ready,15,IO1,"['20', '21', '6', '16', '17', '15']","['12', '19', '8', '22', '25', '18', '14']","[None, None]","['24', None]"
453,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['21', '6', '16', '17', '15']","['12', '19', '8', '22', '25', '18', '14']","['20', None]","['24', None]"
453,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['6', '16', '17', '15']","['12', '19', '8', '22', '25', '18', '14']","['20', '21']","['24', None]"
453,12 dispatched to IO1,dispatch_io,12,IO1,"['6', '16', '17', '15']","['19', '8', '22', '25', '18', '14']","['20', '21']","['24', '12']"
455,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['6', '16', '17', '15', '20']","['19', '8', '22', '25', '18', '14']","[None, '21']","['24', '12']"
455,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['6', '16', '17', '15', '20', '21']","['19', '8', '22', '25', '18', '14']","[None, None]","['24', '12']"
455,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['16', '17', '15', '20', '21']","['19', '8', '22', '25', '18', '14']","['6', None]","['24', '12']"
455,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['17', '15', '20', '21']","['19', '8', '22', '25', '18', '14']","['6', '16']","['24', '12']"
457,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['17', '15', '20', '21', '6']","['19', '8', '22', '25', '18', '14']","[None, '16']","['24', '12']"
457,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['17', '15', '20', '21', '6', '16']","['19', '8', '22', '25', '18', '14']","[None, None]","['24', '12']"
457,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['15', '20', '21', '6', '16']","['19', '8', '22', '25', '18', '14']","['17', None]","['24', '12']"
457,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['20', '21', '6', '16']","['19', '8', '22', '25', '18', '14']","['17', '15']","['24', '12']"
459,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['20', '21', '6', '16', '17']","['19', '8', '22', '25', '18', '14']","[None, '15']","['24', '12']"
459,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['20', '21', '6', '16', '17', '15']","['19', '8', '22', '25', '18', '14']","[None, None]","['24', '12']"
459,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['21', '6', '16', '17', '15']","['19', '8', '22', '25', '18', '14']","['20', None]","['24', '12']"
459,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['6', '16', '17', '15']","['19', '8', '22', '25', '18', '14']","['20', '21']","['24', '12']"
461,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['6', '16', '17', '15', '20']","['19', '8', '22', '25', '18', '14']","[None, '21']","['24', '12']"
461,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['6', '16', '17', '15', '20', '21']","['19', '8', '22', '25', '18', '14']","[None, None]","['24', '12']"
461,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['16', '17', '15', '20', '21']","['19', '8', '22', '25', '18', '14']","['6', None]","['24', '12']"
461,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['17', '15', '20', '21']","['19', '8', '22', '25', '18', '14']","['6', '16']","['24', '12']"
462,16 finished all bursts,finished,16,CPU1,"['17', '15', '20', '21']","['19', '8', '22', '25', '18', '14']","['6', None]","['24', '12']"
462,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['15', '20', '21']","['19', '8', '22', '25', '18', '14']","['6', '17']","['24', '12']"
463,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['15', '20', '21', '6']","['19', '8', '22', '25', '18', '14']","[None, '17']","['24', '12']"
463,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['20', '21', '6']","['19', '8', '22', '25', '18', '14']","['15', '17']","['24', '12']"
464,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['20', '21', '6', '17']","['19', '8', '22', '25', '18', '14']","['15', None]","['24', '12']"
464,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['21', '6', '17']","['19', '8', '22', '25', '18', '14']","['15', '20']","['24', '12']"
465,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['21', '6', '17', '15']","['19', '8', '22', '25', '18', '14']","[None, '20']","['24', '12']"
465,20 finished CPU → wait queue,cpu_to_io,20,CPU1,"['21', '6', '17', '15']","['19', '8', '22', '25', '18', '14', '20']","[None, None]","['24', '12']"
465,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['6', '17', '15']","['19', '8', '22', '25', '18', '14', '20']","['21', None]","['24', '12']"
465,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['17', '15']","['19', '8', '22', '25', '18', '14', '20']","['21', '6']","['24', '12']"
467,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['17', '15', '21']","['19', '8', '22', '25', '18', '14', '20']","[None, '6']","['24', '12']"
467,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['17', '15', '21', '6']","['19', '8', '22', '25', '18', '14', '20']","[None, None]","['24', '12']"
467,24 finished I/O → ready queue,io_to_ready,24,IO0,"['17', '15', '21', '6', '24']","['19', '8', '22', '25', '18', '14', '20']","[None, None]","[None, '12']"
467,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['15', '21', '6', '24']","['19', '8', '22', '25', '18', '14', '20']","['17', None]","[None, '12']"
467,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['21', '6', '24']","['19', '8', '22', '25', '18', '14', '20']","['17', '15']","[None, '12']"
467,19 dispatched to IO0,dispatch_io,19,IO0,"['21', '6', '24']","['8', '22', '25', '18', '14', '20']","['17', '15']","['19', '12']"
468,12 finished I/O → ready queue,io_to_ready,12,IO1,"['21', '6', '24', '12']","['8', '22', '25', '18', '14', '20']","['17', '15']","['19', None]"
468,8 dispatched to IO1,dispatch_io,8,IO1,"['21', '6', '24', '12']","['22', '25', '18', '14', '20']","['17', '15']","['19', '8']"
469,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['21', '6', '24', '12', '17']","['22', '25', '18', '14', '20']","[None, '15']","['19', '8']"
469,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['21', '6', '24', '12', '17', '15']","['22', '25', '18', '14', '20']","[None, None]","['19', '8']"
469,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['6', '24', '12', '17', '15']","['22', '25', '18', '14', '20']","['21', None]","['19', '8']"
469,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['24', '12', '17', '15']","['22', '25', '18', '14', '20']","['21', '6']","['19', '8']"
471,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['24', '12', '17', '15', '21']","['22', '25', '18', '14', '20']","[None, '6']","['19', '8']"
471,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['24', '12', '17', '15', '21', '6']","['22', '25', '18', '14', '20']","[None, None]","['19', '8']"
471,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['12', '17', '15', '21', '6']","['22', '25', '18', '14', '20']","['24', None]","['19', '8']"
471,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['17', '15', '21', '6']","['22', '25', '18', '14', '20']","['24', '12']","['19', '8']"
473,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['17', '15', '21', '6', '24']","['22', '25', '18', '14', '20']","[None, '12']","['19', '8']"
473,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['17', '15', '21', '6', '24', '12']","['22', '25', '18', '14', '20']","[None, None]","['19', '8']"
473,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['15', '21', '6', '24', '12']","['22', '25', '18', '14', '20']","['17', None]","['19', '8']"
473,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['21', '6', '24', '12']","['22', '25', '18', '14', '20']","['17', '15']","['19', '8']"
475,17 finished CPU → ready queue,cpu_to_ready,17,CPU0,"['21', '6', '24', '12', '17']","['22', '25', '18', '14', '20']","[None, '15']","['19', '8']"
475,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['21', '6', '24', '12', '17', '15']","['22', '25', '18', '14', '20']","[None, None]","['19', '8']"
475,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['6', '24', '12', '17', '15']","['22', '25', '18', '14', '20']","['21', None]","['19', '8']"
475,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['24', '12', '17', '15']","['22', '25', '18', '14', '20']","['21', '6']","['19', '8']"
477,21 finished CPU → ready queue,cpu_to_ready,21,CPU0,"['24', '12', '17', '15', '21']","['22', '25', '18', '14', '20']","[None, '6']","['19', '8']"
477,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['24', '12', '17', '15', '21', '6']","['22', '25', '18', '14', '20']","[None, None]","['19', '8']"
477,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['12', '17', '15', '21', '6']","['22', '25', '18', '14', '20']","['24', None]","['19', '8']"
477,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['17', '15', '21', '6']","['22', '25', '18', '14', '20']","['24', '12']","['19', '8']"
479,24 finished CPU → wait queue,cpu_to_io,24,CPU0,"['17', '15', '21', '6']","['22', '25', '18', '14', '20', '24']","[None, '12']","['19', '8']"
479,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['17', '15', '21', '6', '12']","['22', '25', '18', '14', '20', '24']","[None, None]","['19', '8']"
479,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['15', '21', '6', '12']","['22', '25', '18', '14', '20', '24']","['17', None]","['19', '8']"
479,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['21', '6', '12']","['22', '25', '18', '14', '20', '24']","['17', '15']","['19', '8']"
481,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['21', '6', '12', '17']","['22', '25', '18', '14', '20', '24']","[None, '15']","['19', '8']"
481,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['21', '6', '12', '17', '15']","['22', '25', '18', '14', '20', '24']","[None, None]","['19', '8']"
481,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['6', '12', '17', '15']","['22', '25', '18', '14', '20', '24']","['21', None]","['19', '8']"
481,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['12', '17', '15']","['22', '25', '18', '14', '20', '24']","['21', '6']","['19', '8']"
482,8 finished I/O → ready queue,io_to_ready,8,IO1,"['12', '17', '15', '8']","['22', '25', '18', '14', '20', '24']","['21', '6']","['19', None]"
482,22 dispatched to IO1,dispatch_io,22,IO1,"['12', '17', '15', '8']","['25', '18', '14', '20', '24']","['21', '6']","['19', '22']"
483,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['12', '17', '15', '8', '21']","['25', '18', '14', '20', '24']","[None, '6']","['19', '22']"
483,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['12', '17', '15', '8', '21', '6']","['25', '18', '14', '20', '24']","[None, None]","['19', '22']"
483,19 finished I/O → ready queue,io_to_ready,19,IO0,"['12', '17', '15', '8', '21', '6', '19']","['25', '18', '14', '20', '24']","[None, None]","[None, '22']"
483,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['17', '15', '8', '21', '6', '19']","['25', '18', '14', '20', '24']","['12', None]","[None, '22']"
483,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['15', '8', '21', '6', '19']","['25', '18', '14', '20', '24']","['12', '17']","[None, '22']"
483,25 dispatched to IO0,dispatch_io,25,IO0,"['15', '8', '21', '6', '19']","['18', '14', '20', '24']","['12', '17']","['25', '22']"
485,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['15', '8', '21', '6', '19', '12']","['18', '14', '20', '24']","[None, '17']","['25', '22']"
485,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['15', '8', '21', '6', '19', '12', '17']","['18', '14', '20', '24']","[None, None]","['25', '22']"
485,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['8', '21', '6', '19', '12', '17']","['18', '14', '20', '24']","['15', None]","['25', '22']"
485,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['21', '6', '19', '12', '17']","['18', '14', '20', '24']","['15', '8']","['25', '22']"
487,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['21', '6', '19', '12', '17', '15']","['18', '14', '20', '24']","[None, '8']","['25', '22']"
487,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['21', '6', '19', '12', '17', '15', '8']","['18', '14', '20', '24']","[None, None]","['25', '22']"
487,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['6', '19', '12', '17', '15', '8']","['18', '14', '20', '24']","['21', None]","['25', '22']"
487,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['19', '12', '17', '15', '8']","['18', '14', '20', '24']","['21', '6']","['25', '22']"
489,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['19', '12', '17', '15', '8', '21']","['18', '14', '20', '24']","[None, '6']","['25', '22']"
489,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['19', '12', '17', '15', '8', '21', '6']","['18', '14', '20', '24']","[None, None]","['25', '22']"
489,22 finished I/O → ready queue,io_to_ready,22,IO1,"['19', '12', '17', '15', '8', '21', '6', '22']","['18', '14', '20', '24']","[None, None]","['25', None]"
489,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['12', '17', '15', '8', '21', '6', '22']","['18', '14', '20', '24']","['19', None]","['25', None]"
489,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['17', '15', '8', '21', '6', '22']","['18', '14', '20', '24']","['19', '12']","['25', None]"
489,18 dispatched to IO1,dispatch_io,18,IO1,"['17', '15', '8', '21', '6', '22']","['14', '20', '24']","['19', '12']","['25', '18']"
491,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['17', '15', '8', '21', '6', '22', '19']","['14', '20', '24']","[None, '12']","['25', '18']"
491,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['17', '15', '8', '21', '6', '22', '19', '12']","['14', '20', '24']","[None, None]","['25', '18']"
491,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['15', '8', '21', '6', '22', '19', '12']","['14', '20', '24']","['17', None]","['25', '18']"
491,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['8', '21', '6', '22', '19', '12']","['14', '20', '24']","['17', '15']","['25', '18']"
493,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['8', '21', '6', '22', '19', '12', '17']","['14', '20', '24']","[None, '15']","['25', '18']"
493,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['8', '21', '6', '22', '19', '12', '17', '15']","['14', '20', '24']","[None, None]","['25', '18']"
493,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['21', '6', '22', '19', '12', '17', '15']","['14', '20', '24']","['8', None]","['25', '18']"
493,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['6', '22', '19', '12', '17', '15']","['14', '20', '24']","['8', '21']","['25', '18']"
495,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['6', '22', '19', '12', '17', '15', '8']","['14', '20', '24']","[None, '21']","['25', '18']"
495,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['6', '22', '19', '12', '17', '15', '8', '21']","['14', '20', '24']","[None, None]","['25', '18']"
495,18 finished I/O → ready queue,io_to_ready,18,IO1,"['6', '22', '19', '12', '17', '15', '8', '21', '18']","['14', '20', '24']","[None, None]","['25', None]"
495,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['22', '19', '12', '17', '15', '8', '21', '18']","['14', '20', '24']","['6', None]","['25', None]"
495,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['19', '12', '17', '15', '8', '21', '18']","['14', '20', '24']","['6', '22']","['25', None]"
495,14 dispatched to IO1,dispatch_io,14,IO1,"['19', '12', '17', '15', '8', '21', '18']","['20', '24']","['6', '22']","['25', '14']"
497,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['19', '12', '17', '15', '8', '21', '18', '6']","['20', '24']","[None, '22']","['25', '14']"
497,22 finished CPU → ready queue,cpu_to_ready,22,CPU1,"['19', '12', '17', '15', '8', '21', '18', '6', '22']","['20', '24']","[None, None]","['25', '14']"
497,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['12', '17', '15', '8', '21', '18', '6', '22']","['20', '24']","['19', None]","['25', '14']"
497,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['17', '15', '8', '21', '18', '6', '22']","['20', '24']","['19', '12']","['25', '14']"
499,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['17', '15', '8', '21', '18', '6', '22', '19']","['20', '24']","[None, '12']","['25', '14']"
499,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['17', '15', '8', '21', '18', '6', '22', '19', '12']","['20', '24']","[None, None]","['25', '14']"
499,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['15', '8', '21', '18', '6', '22', '19', '12']","['20', '24']","['17', None]","['25', '14']"
499,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['8', '21', '18', '6', '22', '19', '12']","['20', '24']","['17', '15']","['25', '14']"
500,15 finished CPU → wait queue,cpu_to_io,15,CPU1,"['8', '21', '18', '6', '22', '19', '12']","['20', '24', '15']","['17', None]","['25', '14']"
500,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['21', '18', '6', '22', '19', '12']","['20', '24', '15']","['17', '8']","['25', '14']"
501,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['21', '18', '6', '22', '19', '12', '17']","['20', '24', '15']","[None, '8']","['25', '14']"
501,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['18', '6', '22', '19', '12', '17']","['20', '24', '15']","['21', '8']","['25', '14']"
502,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['18', '6', '22', '19', '12', '17', '8']","['20', '24', '15']","['21', None]","['25', '14']"
502,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['6', '22', '19', '12', '17', '8']","['20', '24', '15']","['21', '18']","['25', '14']"
503,21 finished all bursts,finished,21,CPU0,"['6', '22', '19', '12', '17', '8']","['20', '24', '15']","[None, '18']","['25', '14']"
503,18 finished all bursts,finished,18,CPU1,"['6', '22', '19', '12', '17', '8']","['20', '24', '15']","[None, None]","['25', '14']"
503,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['22', '19', '12', '17', '8']","['20', '24', '15']","['6', None]","['25', '14']"
503,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['19', '12', '17', '8']","['20', '24', '15']","['6', '22']","['25', '14']"
504,6 finished all bursts,finished,6,CPU0,"['19', '12', '17', '8']","['20', '24', '15']","[None, '22']","['25', '14']"
504,25 finished I/O → ready queue,io_to_ready,25,IO0,"['19', '12', '17', '8', '25']","['20', '24', '15']","[None, '22']","[None, '14']"
504,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['12', '17', '8', '25']","['20', '24', '15']","['19', '22']","[None, '14']"
504,20 dispatched to IO0,dispatch_io,20,IO0,"['12', '17', '8', '25']","['24', '15']","['19', '22']","['20', '14']"
505,22 finished all bursts,finished,22,CPU1,"['12', '17', '8', '25']","['24', '15']","['19', None]","['20', '14']"
505,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['17', '8', '25']","['24', '15']","['19', '12']","['20', '14']"
506,19 finished all bursts,finished,19,CPU0,"['17', '8', '25']","['24', '15']","[None, '12']","['20', '14']"
506,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['8', '25']","['24', '15']","['17', '12']","['20', '14']"
507,12 finished CPU → ready queue,cpu_to_ready,12,CPU1,"['8', '25', '12']","['24', '15']","['17', None]","['20', '14']"
507,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['25', '12']","['24', '15']","['17', '8']","['20', '14']"
508,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['25', '12', '17']","['24', '15']","[None, '8']","['20', '14']"
508,8 finished CPU → wait queue,cpu_to_io,8,CPU1,"['25', '12', '17']","['24', '15', '8']","[None, None]","['20', '14']"
508,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['12', '17']","['24', '15', '8']","['25', None]","['20', '14']"
508,12 dispatched to CPU1,dispatch_cpu,12,CPU1,['17'],"['24', '15', '8']","['25', '12']","['20', '14']"
509,14 finished I/O → ready queue,io_to_ready,14,IO1,"['17', '14']","['24', '15', '8']","['25', '12']","['20', None]"
509,24 dispatched to IO1,dispatch_io,24,IO1,"['17', '14']","['15', '8']","['25', '12']","['20', '24']"
510,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['17', '14', '25']","['15', '8']","[None, '12']","['20', '24']"
510,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['17', '14', '25', '12']","['15', '8']","[None, None]","['20', '24']"
510,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['14', '25', '12']","['15', '8']","['17', None]","['20', '24']"
510,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['25', '12']","['15', '8']","['17', '14']","['20', '24']"
512,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['25', '12', '17']","['15', '8']","[None, '14']","['20', '24']"
512,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['25', '12', '17', '14']","['15', '8']","[None, None]","['20', '24']"
512,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['12', '17', '14']","['15', '8']","['25', None]","['20', '24']"
512,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['17', '14']","['15', '8']","['25', '12']","['20', '24']"
514,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['17', '14', '25']","['15', '8']","[None, '12']","['20', '24']"
514,12 finished CPU → wait queue,cpu_to_io,12,CPU1,"['17', '14', '25']","['15', '8', '12']","[None, None]","['20', '24']"
514,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['14', '25']","['15', '8', '12']","['17', None]","['20', '24']"
514,14 dispatched to CPU1,dispatch_cpu,14,CPU1,['25'],"['15', '8', '12']","['17', '14']","['20', '24']"
516,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['25', '17']","['15', '8', '12']","[None, '14']","['20', '24']"
516,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['25', '17', '14']","['15', '8', '12']","[None, None]","['20', '24']"
516,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['17', '14']","['15', '8', '12']","['25', None]","['20', '24']"
516,17 dispatched to CPU1,dispatch_cpu,17,CPU1,['14'],"['15', '8', '12']","['25', '17']","['20', '24']"
518,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['14', '25']","['15', '8', '12']","[None, '17']","['20', '24']"
518,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['14', '25', '17']","['15', '8', '12']","[None, None]","['20', '24']"
518,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['25', '17']","['15', '8', '12']","['14', None]","['20', '24']"
518,25 dispatched to CPU1,dispatch_cpu,25,CPU1,['17'],"['15', '8', '12']","['14', '25']","['20', '24']"
520,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['17', '14']","['15', '8', '12']","[None, '25']","['20', '24']"
520,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['17', '14', '25']","['15', '8', '12']","[None, None]","['20', '24']"
520,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['14', '25']","['15', '8', '12']","['17', None]","['20', '24']"
520,14 dispatched to CPU1,dispatch_cpu,14,CPU1,['25'],"['15', '8', '12']","['17', '14']","['20', '24']"
521,17 finished CPU → ready queue,cpu_to_ready,17,CPU0,"['25', '17']","['15', '8', '12']","[None, '14']","['20', '24']"
521,25 dispatched to CPU0,dispatch_cpu,25,CPU0,['17'],"['15', '8', '12']","['25', '14']","['20', '24']"
522,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['17', '14']","['15', '8', '12']","['25', None]","['20', '24']"
522,17 dispatched to CPU1,dispatch_cpu,17,CPU1,['14'],"['15', '8', '12']","['25', '17']","['20', '24']"
523,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['14', '25']","['15', '8', '12']","[None, '17']","['20', '24']"
523,14 dispatched to CPU0,dispatch_cpu,14,CPU0,['25'],"['15', '8', '12']","['14', '17']","['20', '24']"
524,14 finished CPU → wait queue,cpu_to_io,14,CPU0,['25'],"['15', '8', '12', '14']","[None, '17']","['20', '24']"
524,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['25', '17']","['15', '8', '12', '14']","[None, None]","['20', '24']"
524,25 dispatched to CPU0,dispatch_cpu,25,CPU0,['17'],"['15', '8', '12', '14']","['25', None]","['20', '24']"
524,17 dispatched to CPU1,dispatch_cpu,17,CPU1,[],"['15', '8', '12', '14']","['25', '17']","['20', '24']"
526,25 finished CPU → ready queue,cpu_to_ready,25,CPU0,['25'],"['15', '8', '12', '14']","[None, '17']","['20', '24']"
526,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['25', '17']","['15', '8', '12', '14']","[None, None]","['20', '24']"
526,25 dispatched to CPU0,dispatch_cpu,25,CPU0,['17'],"['15', '8', '12', '14']","['25', None]","['20', '24']"
526,17 dispatched to CPU1,dispatch_cpu,17,CPU1,[],"['15', '8', '12', '14']","['25', '17']","['20', '24']"
528,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],"['15', '8', '12', '14']","[None, '17']","['20', '24']"
528,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['25', '17']","['15', '8', '12', '14']","[None, None]","['20', '24']"
528,25 dispatched to CPU0,dispatch_cpu,25,CPU0,['17'],"['15', '8', '12', '14']","['25', None]","['20', '24']"
528,17 dispatched to CPU1,dispatch_cpu,17,CPU1,[],"['15', '8', '12', '14']","['25', '17']","['20', '24']"
530,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],"['15', '8', '12', '14']","[None, '17']","['20', '24']"
530,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['25', '17']","['15', '8', '12', '14']","[None, None]","['20', '24']"
530,20 finished I/O → ready queue,io_to_ready,20,IO0,"['25', '17', '20']","['15', '8', '12', '14']","[None, None]","[None, '24']"
530,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['17', '20']","['15', '8', '12', '14']","['25', None]","[None, '24']"
530,17 dispatched to CPU1,dispatch_cpu,17,CPU1,['20'],"['15', '8', '12', '14']","['25', '17']","[None, '24']"
530,15 dispatched to IO0,dispatch_io,15,IO0,['20'],"['8', '12', '14']","['25', '17']","['15', '24']"
532,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['20', '25']","['8', '12', '14']","[None, '17']","['15', '24']"
532,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['20', '25', '17']","['8', '12', '14']","[None, None]","['15', '24']"
532,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['25', '17']","['8', '12', '14']","['20', None]","['15', '24']"
532,25 dispatched to CPU1,dispatch_cpu,25,CPU1,['17'],"['8', '12', '14']","['20', '25']","['15', '24']"
534,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['17', '20']","['8', '12', '14']","[None, '25']","['15', '24']"
534,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['17', '20', '25']","['8', '12', '14']","[None, None]","['15', '24']"
534,24 finished I/O → ready queue,io_to_ready,24,IO1,"['17', '20', '25', '24']","['8', '12', '14']","[None, None]","['15', None]"
534,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['20', '25', '24']","['8', '12', '14']","['17', None]","['15', None]"
534,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['25', '24']","['8', '12', '14']","['17', '20']","['15', None]"
534,8 dispatched to IO1,dispatch_io,8,IO1,"['25', '24']","['12', '14']","['17', '20']","['15', '8']"
536,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['25', '24', '17']","['12', '14']","[None, '20']","['15', '8']"
536,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['25', '24', '17', '20']","['12', '14']","[None, None]","['15', '8']"
536,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['24', '17', '20']","['12', '14']","['25', None]","['15', '8']"
536,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['17', '20']","['12', '14']","['25', '24']","['15', '8']"
538,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['17', '20', '25']","['12', '14']","[None, '24']","['15', '8']"
538,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['17', '20', '25', '24']","['12', '14']","[None, None]","['15', '8']"
538,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['20', '25', '24']","['12', '14']","['17', None]","['15', '8']"
538,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['25', '24']","['12', '14']","['17', '20']","['15', '8']"
540,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['25', '24', '17']","['12', '14']","[None, '20']","['15', '8']"
540,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['25', '24', '17', '20']","['12', '14']","[None, None]","['15', '8']"
540,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['24', '17', '20']","['12', '14']","['25', None]","['15', '8']"
540,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['17', '20']","['12', '14']","['25', '24']","['15', '8']"
541,25 finished CPU → wait queue,cpu_to_io,25,CPU0,"['17', '20']","['12', '14', '25']","[None, '24']","['15', '8']"
541,17 dispatched to CPU0,dispatch_cpu,17,CPU0,['20'],"['12', '14', '25']","['17', '24']","['15', '8']"
542,17 finished CPU → ready queue,cpu_to_ready,17,CPU0,"['20', '17']","['12', '14', '25']","[None, '24']","['15', '8']"
542,24 finished CPU → wait queue,cpu_to_io,24,CPU1,"['20', '17']","['12', '14', '25', '24']","[None, None]","['15', '8']"
542,20 dispatched to CPU0,dispatch_cpu,20,CPU0,['17'],"['12', '14', '25', '24']","['20', None]","['15', '8']"
542,17 dispatched to CPU1,dispatch_cpu,17,CPU1,[],"['12', '14', '25', '24']","['20', '17']","['15', '8']"
544,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,['20'],"['12', '14', '25', '24']","[None, '17']","['15', '8']"
544,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['20', '17']","['12', '14', '25', '24']","[None, None]","['15', '8']"
544,20 dispatched to CPU0,dispatch_cpu,20,CPU0,['17'],"['12', '14', '25', '24']","['20', None]","['15', '8']"
544,17 dispatched to CPU1,dispatch_cpu,17,CPU1,[],"['12', '14', '25', '24']","['20', '17']","['15', '8']"
546,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,['20'],"['12', '14', '25', '24']","[None, '17']","['15', '8']"
546,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['20', '17']","['12', '14', '25', '24']","[None, None]","['15', '8']"
546,20 dispatched to CPU0,dispatch_cpu,20,CPU0,['17'],"['12', '14', '25', '24']","['20', None]","['15', '8']"
546,17 dispatched to CPU1,dispatch_cpu,17,CPU1,[],"['12', '14', '25', '24']","['20', '17']","['15', '8']"
547,15 finished I/O → ready queue,io_to_ready,15,IO0,['15'],"['12', '14', '25', '24']","['20', '17']","[None, '8']"
547,12 dispatched to IO0,dispatch_io,12,IO0,['15'],"['14', '25', '24']","['20', '17']","['12', '8']"
548,20 finished CPU → ready queue,cpu_to_ready,20,CPU0,"['15', '20']","['14', '25', '24']","[None, '17']","['12', '8']"
548,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['15', '20', '17']","['14', '25', '24']","[None, None]","['12', '8']"
548,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['20', '17']","['14', '25', '24']","['15', None]","['12', '8']"
548,20 dispatched to CPU1,dispatch_cpu,20,CPU1,['17'],"['14', '25', '24']","['15', '20']","['12', '8']"
550,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['17', '15']","['14', '25', '24']","[None, '20']","['12', '8']"
550,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['17', '15', '20']","['14', '25', '24']","[None, None]","['12', '8']"
550,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['15', '20']","['14', '25', '24']","['17', None]","['12', '8']"
550,15 dispatched to CPU1,dispatch_cpu,15,CPU1,['20'],"['14', '25', '24']","['17', '15']","['12', '8']"
551,17 finished CPU → wait queue,cpu_to_io,17,CPU0,['20'],"['14', '25', '24', '17']","[None, '15']","['12', '8']"
551,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['14', '25', '24', '17']","['20', '15']","['12', '8']"
552,15 finished all bursts,finished,15,CPU1,[],"['14', '25', '24', '17']","['20', None]","['12', '8']"
553,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,['20'],"['14', '25', '24', '17']","[None, None]","['12', '8']"
553,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['14', '25', '24', '17']","['20', None]","['12', '8']"
554,8 finished I/O → ready queue,io_to_ready,8,IO1,['8'],"['14', '25', '24', '17']","['20', None]","['12', None]"
554,8 dispatched to CPU1,dispatch_cpu,8,CPU1,[],"['14', '25', '24', '17']","['20', '8']","['12', None]"
554,14 dispatched to IO1,dispatch_io,14,IO1,[],"['25', '24', '17']","['20', '8']","['12', '14']"
555,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,['20'],"['25', '24', '17']","[None, '8']","['12', '14']"
555,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['25', '24', '17']","['20', '8']","['12', '14']"
556,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,['8'],"['25', '24', '17']","['20', None]","['12', '14']"
556,8 dispatched to CPU1,dispatch_cpu,8,CPU1,[],"['25', '24', '17']","['20', '8']","['12', '14']"
557,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,['20'],"['25', '24', '17']","[None, '8']","['12', '14']"
557,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['25', '24', '17']","['20', '8']","['12', '14']"
558,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,['8'],"['25', '24', '17']","['20', None]","['12', '14']"
558,8 dispatched to CPU1,dispatch_cpu,8,CPU1,[],"['25', '24', '17']","['20', '8']","['12', '14']"
559,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,['20'],"['25', '24', '17']","[None, '8']","['12', '14']"
559,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['25', '24', '17']","['20', '8']","['12', '14']"
560,20 finished CPU → wait queue,cpu_to_io,20,CPU0,[],"['25', '24', '17', '20']","[None, '8']","['12', '14']"
560,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,['8'],"['25', '24', '17', '20']","[None, None]","['12', '14']"
560,8 dispatched to CPU0,dispatch_cpu,8,CPU0,[],"['25', '24', '17', '20']","['8', None]","['12', '14']"
561,8 finished all bursts,finished,8,CPU0,[],"['25', '24', '17', '20']","[None, None]","['12', '14']"
566,12 finished I/O → ready queue,io_to_ready,12,IO0,['12'],"['25', '24', '17', '20']","[None, None]","[None, '14']"
566,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['25', '24', '17', '20']","['12', None]","[None, '14']"
566,25 dispatched to IO0,dispatch_io,25,IO0,[],"['24', '17', '20']","['12', None]","['25', '14']"
568,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['24', '17', '20']","[None, None]","['25', '14']"
568,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['24', '17', '20']","['12', None]","['25', '14']"
570,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['24', '17', '20']","[None, None]","['25', '14']"
570,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['24', '17', '20']","['12', None]","['25', '14']"
571,14 finished I/O → ready queue,io_to_ready,14,IO1,['14'],"['24', '17', '20']","['12', None]","['25', None]"
571,14 dispatched to CPU1,dispatch_cpu,14,CPU1,[],"['24', '17', '20']","['12', '14']","['25', None]"
571,24 dispatched to IO1,dispatch_io,24,IO1,[],"['17', '20']","['12', '14']","['25', '24']"
572,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['17', '20']","[None, '14']","['25', '24']"
572,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['17', '20']","['12', '14']","['25', '24']"
573,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,['14'],"['17', '20']","['12', None]","['25', '24']"
573,14 dispatched to CPU1,dispatch_cpu,14,CPU1,[],"['17', '20']","['12', '14']","['25', '24']"
574,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['17', '20']","[None, '14']","['25', '24']"
574,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['17', '20']","['12', '14']","['25', '24']"
575,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,['14'],"['17', '20']","['12', None]","['25', '24']"
575,14 dispatched to CPU1,dispatch_cpu,14,CPU1,[],"['17', '20']","['12', '14']","['25', '24']"
576,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['17', '20']","[None, '14']","['25', '24']"
576,14 finished CPU → ready queue,cpu_to_ready,14,CPU1,"['12', '14']","['17', '20']","[None, None]","['25', '24']"
576,12 dispatched to CPU0,dispatch_cpu,12,CPU0,['14'],"['17', '20']","['12', None]","['25', '24']"
576,14 dispatched to CPU1,dispatch_cpu,14,CPU1,[],"['17', '20']","['12', '14']","['25', '24']"
578,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['17', '20']","[None, '14']","['25', '24']"
578,14 finished all bursts,finished,14,CPU1,['12'],"['17', '20']","[None, None]","['25', '24']"
578,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['17', '20']","['12', None]","['25', '24']"
580,12 finished CPU → ready queue,cpu_to_ready,12,CPU0,['12'],"['17', '20']","[None, None]","['25', '24']"
580,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['17', '20']","['12', None]","['25', '24']"
582,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['17', '20']","[None, None]","['25', '24']"
582,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['17', '20']","['12', None]","['25', '24']"
584,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['17', '20']","[None, None]","['25', '24']"
584,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['17', '20']","['12', None]","['25', '24']"
586,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['17', '20']","[None, None]","['25', '24']"
586,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['17', '20']","['12', None]","['25', '24']"
587,24 finished I/O → ready queue,io_to_ready,24,IO1,['24'],"['17', '20']","['12', None]","['25', None]"
587,24 dispatched to CPU1,dispatch_cpu,24,CPU1,[],"['17', '20']","['12', '24']","['25', None]"
587,17 dispatched to IO1,dispatch_io,17,IO1,[],['20'],"['12', '24']","['25', '17']"
588,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],['20'],"[None, '24']","['25', '17']"
588,24 finished all bursts,finished,24,CPU1,['12'],['20'],"[None, None]","['25', '17']"
588,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],['20'],"['12', None]","['25', '17']"
589,12 finished all bursts,finished,12,CPU0,[],['20'],"[None, None]","['25', '17']"
589,25 finished I/O → ready queue,io_to_ready,25,IO0,['25'],['20'],"[None, None]","[None, '17']"
589,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],['20'],"['25', None]","[None, '17']"
589,20 dispatched to IO0,dispatch_io,20,IO0,[],[],"['25', None]","['20', '17']"
591,25 finished CPU → ready queue,cpu_to_ready,25,CPU0,['25'],[],"[None, None]","['20', '17']"
591,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],[],"['25', None]","['20', '17']"
593,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],[],"[None, None]","['20', '17']"
593,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],[],"['25', None]","['20', '17']"
595,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],[],"[None, None]","['20', '17']"
595,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],[],"['25', None]","['20', '17']"
597,25 finished CPU → ready queue,cpu_to_ready,25,CPU0,['25'],[],"[None, None]","['20', '17']"
597,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],[],"['25', None]","['20', '17']"
599,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],[],"[None, None]","['20', '17']"
599,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],[],"['25', None]","['20', '17']"
601,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],[],"[None, None]","['20', '17']"
601,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],[],"['25', None]","['20', '17']"
603,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],[],"[None, None]","['20', '17']"
603,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],[],"['25', None]","['20', '17']"
604,25 finished all bursts,finished,25,CPU0,[],[],"[None, None]","['20', '17']"
605,20 finished I/O → ready queue,io_to_ready,20,IO0,['20'],[],"[None, None]","[None, '17']"
605,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],[],"['20', None]","[None, '17']"
607,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,['20'],[],"[None, None]","[None, '17']"
607,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],[],"['20', None]","[None, '17']"
609,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,['20'],[],"[None, None]","[None, '17']"
609,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],[],"['20', None]","[None, '17']"
611,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,['20'],[],"[None, None]","[None, '17']"
611,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],[],"['20', None]","[None, '17']"
613,20 finished CPU → ready queue,cpu_to_ready,20,CPU0,['20'],[],"[None, None]","[None, '17']"
613,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],[],"['20', None]","[None, '17']"
615,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,['20'],[],"[None, None]","[None, '17']"
615,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],[],"['20', None]","[None, '17']"
616,20 finished CPU → ready queue,cpu_to_ready,20,CPU0,['20'],[],"[None, None]","[None, '17']"
616,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],[],"['20', None]","[None, '17']"
618,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,['20'],[],"[None, None]","[None, '17']"
618,17 finished I/O → ready queue,io_to_ready,17,IO1,"['20', '17']",[],"[None, None]","[None, None]"
618,20 dispatched to CPU0,dispatch_cpu,20,CPU0,['17'],[],"['20', None]","[None, None]"
618,17 dispatched to CPU1,dispatch_cpu,17,CPU1,[],[],"['20', '17']","[None, None]"
620,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,['20'],[],"[None, '17']","[None, None]"
620,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['20', '17']",[],"[None, None]","[None, None]"
620,20 dispatched to CPU0,dispatch_cpu,20,CPU0,['17'],[],"['20', None]","[None, None]"
620,17 dispatched to CPU1,dispatch_cpu,17,CPU1,[],[],"['20', '17']","[None, None]"
622,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,['20'],[],"[None, '17']","[None, None]"
622,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['20', '17']",[],"[None, None]","[None, None]"
622,20 dispatched to CPU0,dispatch_cpu,20,CPU0,['17'],[],"['20', None]","[None, None]"
622,17 dispatched to CPU1,dispatch_cpu,17,CPU1,[],[],"['20', '17']","[None, None]"
623,17 finished CPU → wait queue,cpu_to_io,17,CPU1,[],['17'],"['20', None]","[None, None]"
623,17 dispatched to IO0,dispatch_io,17,IO0,[],[],"['20', None]","['17', None]"
624,20 finished CPU → ready queue,cpu_to_ready,20,CPU0,['20'],[],"[None, None]","['17', None]"
624,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],[],"['20', None]","['17', None]"
626,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,['20'],[],"[None, None]","['17', None]"
626,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],[],"['20', None]","['17', None]"
628,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,['20'],[],"[None, None]","['17', None]"
628,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],[],"['20', None]","['17', None]"
630,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,['20'],[],"[None, None]","['17', None]"
630,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],[],"['20', None]","['17', None]"
632,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,['20'],[],"[None, None]","['17', None]"
632,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],[],"['20', None]","['17', None]"
634,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,['20'],[],"[None, None]","['17', None]"
634,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],[],"['20', None]","['17', None]"
635,20 finished CPU → wait queue,cpu_to_io,20,CPU0,[],['20'],"[None, None]","['17', None]"
635,20 dispatched to IO1,dispatch_io,20,IO1,[],[],"[None, None]","['17', '20']"
647,17 finished all bursts,finished,17,IO0,[],[],"[None, None]","[None, '20']"
664,20 finished all bursts,finished,20,IO1,[],[],"[None, None]","[None, None]"
