[INF:CM0023] Creating log file ../../build/regression/PackageTypeParam/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<155> s<154> l<1:1> el<1:0>
n<> u<2> t<Package> p<70> s<3> l<1:1> el<1:8>
n<new_package> u<3> t<StringConst> p<70> s<67> l<1:9> el<1:20>
n<> u<4> t<Struct_keyword> p<5> l<2:9> el<2:15>
n<> u<5> t<Struct_union> p<62> c<4> s<6> l<2:9> el<2:15>
n<> u<6> t<Packed_keyword> p<62> s<23> l<2:16> el<2:22>
n<> u<7> t<IntVec_TypeLogic> p<18> s<17> l<3:5> el<3:10>
n<128> u<8> t<IntConst> p<9> l<3:12> el<3:15>
n<> u<9> t<Primary_literal> p<10> c<8> l<3:12> el<3:15>
n<> u<10> t<Constant_primary> p<11> c<9> l<3:12> el<3:15>
n<> u<11> t<Constant_expression> p<16> c<10> s<15> l<3:12> el<3:15>
n<0> u<12> t<IntConst> p<13> l<3:16> el<3:17>
n<> u<13> t<Primary_literal> p<14> c<12> l<3:16> el<3:17>
n<> u<14> t<Constant_primary> p<15> c<13> l<3:16> el<3:17>
n<> u<15> t<Constant_expression> p<16> c<14> l<3:16> el<3:17>
n<> u<16> t<Constant_range> p<17> c<11> l<3:12> el<3:17>
n<> u<17> t<Packed_dimension> p<18> c<16> l<3:11> el<3:18>
n<> u<18> t<Data_type> p<19> c<7> l<3:5> el<3:18>
n<> u<19> t<Data_type_or_void> p<23> c<18> s<22> l<3:5> el<3:18>
n<a> u<20> t<StringConst> p<21> l<3:19> el<3:20>
n<> u<21> t<Variable_decl_assignment> p<22> c<20> l<3:19> el<3:20>
n<> u<22> t<List_of_variable_decl_assignments> p<23> c<21> l<3:19> el<3:20>
n<> u<23> t<Struct_union_member> p<62> c<19> s<40> l<3:5> el<3:21>
n<> u<24> t<IntVec_TypeLogic> p<35> s<34> l<4:5> el<4:10>
n<4> u<25> t<IntConst> p<26> l<4:12> el<4:13>
n<> u<26> t<Primary_literal> p<27> c<25> l<4:12> el<4:13>
n<> u<27> t<Constant_primary> p<28> c<26> l<4:12> el<4:13>
n<> u<28> t<Constant_expression> p<33> c<27> s<32> l<4:12> el<4:13>
n<0> u<29> t<IntConst> p<30> l<4:14> el<4:15>
n<> u<30> t<Primary_literal> p<31> c<29> l<4:14> el<4:15>
n<> u<31> t<Constant_primary> p<32> c<30> l<4:14> el<4:15>
n<> u<32> t<Constant_expression> p<33> c<31> l<4:14> el<4:15>
n<> u<33> t<Constant_range> p<34> c<28> l<4:12> el<4:15>
n<> u<34> t<Packed_dimension> p<35> c<33> l<4:11> el<4:16>
n<> u<35> t<Data_type> p<36> c<24> l<4:5> el<4:16>
n<> u<36> t<Data_type_or_void> p<40> c<35> s<39> l<4:5> el<4:16>
n<b> u<37> t<StringConst> p<38> l<4:19> el<4:20>
n<> u<38> t<Variable_decl_assignment> p<39> c<37> l<4:19> el<4:20>
n<> u<39> t<List_of_variable_decl_assignments> p<40> c<38> l<4:19> el<4:20>
n<> u<40> t<Struct_union_member> p<62> c<36> s<47> l<4:5> el<4:21>
n<> u<41> t<IntVec_TypeLogic> p<42> l<5:5> el<5:10>
n<> u<42> t<Data_type> p<43> c<41> l<5:5> el<5:10>
n<> u<43> t<Data_type_or_void> p<47> c<42> s<46> l<5:5> el<5:10>
n<c> u<44> t<StringConst> p<45> l<5:19> el<5:20>
n<> u<45> t<Variable_decl_assignment> p<46> c<44> l<5:19> el<5:20>
n<> u<46> t<List_of_variable_decl_assignments> p<47> c<45> l<5:19> el<5:20>
n<> u<47> t<Struct_union_member> p<62> c<43> s<54> l<5:5> el<5:21>
n<> u<48> t<IntVec_TypeLogic> p<49> l<6:5> el<6:10>
n<> u<49> t<Data_type> p<50> c<48> l<6:5> el<6:10>
n<> u<50> t<Data_type_or_void> p<54> c<49> s<53> l<6:5> el<6:10>
n<d> u<51> t<StringConst> p<52> l<6:19> el<6:20>
n<> u<52> t<Variable_decl_assignment> p<53> c<51> l<6:19> el<6:20>
n<> u<53> t<List_of_variable_decl_assignments> p<54> c<52> l<6:19> el<6:20>
n<> u<54> t<Struct_union_member> p<62> c<50> s<61> l<6:5> el<6:21>
n<> u<55> t<IntVec_TypeLogic> p<56> l<7:5> el<7:10>
n<> u<56> t<Data_type> p<57> c<55> l<7:5> el<7:10>
n<> u<57> t<Data_type_or_void> p<61> c<56> s<60> l<7:5> el<7:10>
n<e> u<58> t<StringConst> p<59> l<7:19> el<7:20>
n<> u<59> t<Variable_decl_assignment> p<60> c<58> l<7:19> el<7:20>
n<> u<60> t<List_of_variable_decl_assignments> p<61> c<59> l<7:19> el<7:20>
n<> u<61> t<Struct_union_member> p<62> c<57> l<7:5> el<7:21>
n<> u<62> t<Data_type> p<64> c<5> s<63> l<2:9> el<8:2>
n<zzz> u<63> t<StringConst> p<64> l<8:3> el<8:6>
n<> u<64> t<Type_declaration> p<65> c<62> l<2:1> el<8:7>
n<> u<65> t<Data_declaration> p<66> c<64> l<2:1> el<8:7>
n<> u<66> t<Package_or_generate_item_declaration> p<67> c<65> l<2:1> el<8:7>
n<> u<67> t<Package_item> p<70> c<66> s<69> l<2:1> el<8:7>
n<new_package> u<68> t<StringConst> p<70> l<9:14> el<9:25>
n<> u<69> t<Endpackage> p<70> s<68> l<9:1> el<9:11>
n<> u<70> t<Package_declaration> p<71> c<2> l<1:1> el<9:25>
n<> u<71> t<Description> p<154> c<70> s<74> l<1:1> el<9:25>
n<> u<72> t<Package_or_generate_item_declaration> p<73> l<9:25> el<9:26>
n<> u<73> t<Package_item> p<74> c<72> l<9:25> el<9:26>
n<> u<74> t<Description> p<154> c<73> s<153> l<9:25> el<9:26>
n<> u<75> t<Module_keyword> p<116> s<76> l<12:1> el<12:7>
n<module_a> u<76> t<StringConst> p<116> s<92> l<12:8> el<12:16>
n<TYPE_PARAMETER> u<77> t<StringConst> p<87> s<86> l<14:20> el<14:34>
n<new_package> u<78> t<StringConst> p<79> l<14:37> el<14:48>
n<> u<79> t<Package_scope> p<83> c<78> s<80> l<14:37> el<14:50>
n<zzz> u<80> t<StringConst> p<83> s<82> l<14:50> el<14:53>
n<> u<81> t<Constant_bit_select> p<82> l<15:5> el<14:58>
n<> u<82> t<Constant_select> p<83> c<81> l<15:5> el<14:58>
n<> u<83> t<Constant_primary> p<84> c<79> l<14:37> el<14:53>
n<> u<84> t<Constant_expression> p<85> c<83> l<14:37> el<14:53>
n<> u<85> t<Constant_mintypmax_expression> p<86> c<84> l<14:37> el<14:53>
n<> u<86> t<Constant_param_expression> p<87> c<85> l<14:37> el<14:53>
n<> u<87> t<Param_assignment> p<88> c<77> l<14:20> el<14:53>
n<> u<88> t<List_of_param_assignments> p<90> c<87> l<14:20> el<14:53>
n<> u<89> t<Type> p<90> s<88> l<14:15> el<14:19>
n<> u<90> t<Parameter_declaration> p<91> c<89> l<14:5> el<14:53>
n<> u<91> t<Parameter_port_declaration> p<92> c<90> l<14:5> el<14:53>
n<> u<92> t<Parameter_port_list> p<116> c<91> s<115> l<13:3> el<15:6>
n<> u<93> t<PortDir_Inp> p<98> s<97> l<17:4> el<17:9>
n<TYPE_PARAMETER> u<94> t<StringConst> p<95> l<17:10> el<17:24>
n<> u<95> t<Data_type> p<96> c<94> l<17:10> el<17:24>
n<> u<96> t<Data_type_or_implicit> p<97> c<95> l<17:10> el<17:24>
n<> u<97> t<Net_port_type> p<98> c<96> l<17:10> el<17:24>
n<> u<98> t<Net_port_header> p<100> c<93> s<99> l<17:4> el<17:24>
n<input_struct> u<99> t<StringConst> p<100> l<17:25> el<17:37>
n<> u<100> t<Ansi_port_declaration> p<115> c<98> s<108> l<17:4> el<17:37>
n<> u<101> t<PortDir_Out> p<106> s<105> l<18:4> el<18:10>
n<TYPE_PARAMETER> u<102> t<StringConst> p<103> l<18:11> el<18:25>
n<> u<103> t<Data_type> p<104> c<102> l<18:11> el<18:25>
n<> u<104> t<Data_type_or_implicit> p<105> c<103> l<18:11> el<18:25>
n<> u<105> t<Net_port_type> p<106> c<104> l<18:11> el<18:25>
n<> u<106> t<Net_port_header> p<108> c<101> s<107> l<18:4> el<18:25>
n<output_struct> u<107> t<StringConst> p<108> l<18:26> el<18:39>
n<> u<108> t<Ansi_port_declaration> p<115> c<106> s<114> l<18:4> el<18:39>
n<> u<109> t<PortDir_Inp> p<112> s<111> l<19:4> el<19:9>
n<> u<110> t<Data_type_or_implicit> p<111> l<19:10> el<19:10>
n<> u<111> t<Net_port_type> p<112> c<110> l<19:10> el<19:10>
n<> u<112> t<Net_port_header> p<114> c<109> s<113> l<19:4> el<19:9>
n<clk> u<113> t<StringConst> p<114> l<19:10> el<19:13>
n<> u<114> t<Ansi_port_declaration> p<115> c<112> l<19:4> el<19:13>
n<> u<115> t<List_of_port_declarations> p<116> c<100> l<16:3> el<21:5>
n<> u<116> t<Module_ansi_header> p<152> c<75> s<150> l<12:1> el<21:6>
n<> u<117> t<AlwaysKeywd_FF> p<147> s<146> l<23:3> el<23:12>
n<> u<118> t<Edge_Posedge> p<123> s<122> l<23:15> el<23:22>
n<clk> u<119> t<StringConst> p<120> l<23:23> el<23:26>
n<> u<120> t<Primary_literal> p<121> c<119> l<23:23> el<23:26>
n<> u<121> t<Primary> p<122> c<120> l<23:23> el<23:26>
n<> u<122> t<Expression> p<123> c<121> l<23:23> el<23:26>
n<> u<123> t<Event_expression> p<124> c<118> l<23:15> el<23:26>
n<> u<124> t<Event_control> p<125> c<123> l<23:13> el<23:27>
n<> u<125> t<Procedural_timing_control> p<144> c<124> s<143> l<23:13> el<23:27>
n<output_struct> u<126> t<StringConst> p<127> l<24:5> el<24:18>
n<> u<127> t<Ps_or_hierarchical_identifier> p<130> c<126> s<129> l<24:5> el<24:18>
n<> u<128> t<Bit_select> p<129> l<24:19> el<24:19>
n<> u<129> t<Select> p<130> c<128> l<24:19> el<24:19>
n<> u<130> t<Variable_lvalue> p<135> c<127> s<134> l<24:5> el<24:18>
n<input_struct> u<131> t<StringConst> p<132> l<24:22> el<24:34>
n<> u<132> t<Primary_literal> p<133> c<131> l<24:22> el<24:34>
n<> u<133> t<Primary> p<134> c<132> l<24:22> el<24:34>
n<> u<134> t<Expression> p<135> c<133> l<24:22> el<24:34>
n<> u<135> t<Nonblocking_assignment> p<136> c<130> l<24:5> el<24:34>
n<> u<136> t<Statement_item> p<137> c<135> l<24:5> el<24:35>
n<> u<137> t<Statement> p<138> c<136> l<24:5> el<24:35>
n<> u<138> t<Statement_or_null> p<140> c<137> s<139> l<24:5> el<24:35>
n<> u<139> t<End> p<140> l<25:3> el<25:6>
n<> u<140> t<Seq_block> p<141> c<138> l<23:28> el<25:6>
n<> u<141> t<Statement_item> p<142> c<140> l<23:28> el<25:6>
n<> u<142> t<Statement> p<143> c<141> l<23:28> el<25:6>
n<> u<143> t<Statement_or_null> p<144> c<142> l<23:28> el<25:6>
n<> u<144> t<Procedural_timing_control_statement> p<145> c<125> l<23:13> el<25:6>
n<> u<145> t<Statement_item> p<146> c<144> l<23:13> el<25:6>
n<> u<146> t<Statement> p<147> c<145> l<23:13> el<25:6>
n<> u<147> t<Always_construct> p<148> c<117> l<23:3> el<25:6>
n<> u<148> t<Module_common_item> p<149> c<147> l<23:3> el<25:6>
n<> u<149> t<Module_or_generate_item> p<150> c<148> l<23:3> el<25:6>
n<> u<150> t<Non_port_module_item> p<152> c<149> s<151> l<23:3> el<25:6>
n<module_a> u<151> t<StringConst> p<152> l<28:13> el<28:21>
n<> u<152> t<Module_declaration> p<153> c<116> l<12:1> el<28:21>
n<> u<153> t<Description> p<154> c<152> l<12:1> el<28:21>
n<> u<154> t<Source_text> p<155> c<71> l<1:1> el<28:21>
n<> u<155> t<Top_level_rule> c<1> l<1:1> el<29:1>
[WRN:PA0205] dut.sv:1:1: No timescale set for "new_package".

[WRN:PA0205] dut.sv:12:1: No timescale set for "module_a".

[INF:CP0300] Compilation...

[INF:CP0301] dut.sv:1:1: Compile package "new_package".

[INF:CP0303] dut.sv:12:1: Compile module "work@module_a".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:12:1: Top level module "work@module_a".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/PackageTypeParam/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/PackageTypeParam/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/PackageTypeParam/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@module_a), id:58
|vpiElaborated:1
|vpiName:work@module_a
|uhdmallPackages:
\_package: new_package (new_package::), id:59 dut.sv:1:1: , endln:9:25, parent:work@module_a, parID:58
  |vpiName:new_package
  |vpiFullName:new_package::
  |vpiTypedef:
  \_struct_typespec: (new_package::zzz), id:20, line:2:9, endln:2:15, parent:new_package::, parID:59
    |vpiName:new_package::zzz
    |vpiInstance:
    \_package: new_package (new_package::), id:59 dut.sv:1:1: , endln:9:25, parent:work@module_a, parID:58
    |vpiParent:
    \_package: new_package (new_package::), id:59 dut.sv:1:1: , endln:9:25, parent:work@module_a, parID:58
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (a), id:25, line:3:19, endln:3:20, parent:new_package::zzz, parID:20
      |vpiParent:
      \_struct_typespec: (new_package::zzz), id:20, line:2:9, endln:2:15, parent:new_package::, parID:59
      |vpiName:a
      |vpiTypespec:
      \_logic_typespec: , id:24, line:3:5, endln:3:10
        |vpiInstance:
        \_package: (new_package), id:19, file:
        |vpiRange:
        \_range: , id:21, line:3:12, endln:3:17, parent:new_package::zzz, parID:20
          |vpiParent:
          \_struct_typespec: (new_package::zzz), id:20, line:2:9, endln:2:15, parent:new_package::, parID:59
          |vpiLeftRange:
          \_constant: , id:22, line:3:12, endln:3:15, parID:21
            |vpiDecompile:128
            |vpiSize:64
            |UINT:128
            |vpiParent:
            \_range: , id:21, line:3:12, endln:3:17, parent:new_package::zzz, parID:20
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , id:23, line:3:16, endln:3:17, parID:21
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiParent:
            \_range: , id:21, line:3:12, endln:3:17, parent:new_package::zzz, parID:20
            |vpiConstType:9
      |vpiRefFile:dut.sv
      |vpiRefLineNo:3
      |vpiRefColumnNo:5
      |vpiRefEndLineNo:3
      |vpiRefEndColumnNo:18
    |vpiTypespecMember:
    \_typespec_member: (b), id:30, line:4:19, endln:4:20, parent:new_package::zzz, parID:20
      |vpiParent:
      \_struct_typespec: (new_package::zzz), id:20, line:2:9, endln:2:15, parent:new_package::, parID:59
      |vpiName:b
      |vpiTypespec:
      \_logic_typespec: , id:29, line:4:5, endln:4:10
        |vpiInstance:
        \_package: (new_package), id:19, file:
        |vpiRange:
        \_range: , id:26, line:4:12, endln:4:15, parent:new_package::zzz, parID:20
          |vpiParent:
          \_struct_typespec: (new_package::zzz), id:20, line:2:9, endln:2:15, parent:new_package::, parID:59
          |vpiLeftRange:
          \_constant: , id:27, line:4:12, endln:4:13, parID:26
            |vpiDecompile:4
            |vpiSize:64
            |UINT:4
            |vpiParent:
            \_range: , id:26, line:4:12, endln:4:15, parent:new_package::zzz, parID:20
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , id:28, line:4:14, endln:4:15, parID:26
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiParent:
            \_range: , id:26, line:4:12, endln:4:15, parent:new_package::zzz, parID:20
            |vpiConstType:9
      |vpiRefFile:dut.sv
      |vpiRefLineNo:4
      |vpiRefColumnNo:5
      |vpiRefEndLineNo:4
      |vpiRefEndColumnNo:16
    |vpiTypespecMember:
    \_typespec_member: (c), id:32, line:5:19, endln:5:20, parent:new_package::zzz, parID:20
      |vpiParent:
      \_struct_typespec: (new_package::zzz), id:20, line:2:9, endln:2:15, parent:new_package::, parID:59
      |vpiName:c
      |vpiTypespec:
      \_logic_typespec: , id:31, line:5:5, endln:5:10
        |vpiInstance:
        \_package: (new_package), id:19, file:
      |vpiRefFile:dut.sv
      |vpiRefLineNo:5
      |vpiRefColumnNo:5
      |vpiRefEndLineNo:5
      |vpiRefEndColumnNo:10
    |vpiTypespecMember:
    \_typespec_member: (d), id:34, line:6:19, endln:6:20, parent:new_package::zzz, parID:20
      |vpiParent:
      \_struct_typespec: (new_package::zzz), id:20, line:2:9, endln:2:15, parent:new_package::, parID:59
      |vpiName:d
      |vpiTypespec:
      \_logic_typespec: , id:33, line:6:5, endln:6:10
        |vpiInstance:
        \_package: (new_package), id:19, file:
      |vpiRefFile:dut.sv
      |vpiRefLineNo:6
      |vpiRefColumnNo:5
      |vpiRefEndLineNo:6
      |vpiRefEndColumnNo:10
    |vpiTypespecMember:
    \_typespec_member: (e), id:36, line:7:19, endln:7:20, parent:new_package::zzz, parID:20
      |vpiParent:
      \_struct_typespec: (new_package::zzz), id:20, line:2:9, endln:2:15, parent:new_package::, parID:59
      |vpiName:e
      |vpiTypespec:
      \_logic_typespec: , id:35, line:7:5, endln:7:10
        |vpiInstance:
        \_package: (new_package), id:19, file:
      |vpiRefFile:dut.sv
      |vpiRefLineNo:7
      |vpiRefColumnNo:5
      |vpiRefEndLineNo:7
      |vpiRefEndColumnNo:10
  |vpiDefName:new_package
  |vpiParent:
  \_design: (work@module_a), id:58
|uhdmtopPackages:
\_package: new_package (new_package::), id:0 dut.sv:1:1: , endln:9:25, parent:work@module_a, parID:58
  |vpiName:new_package
  |vpiFullName:new_package::
  |vpiTypedef:
  \_struct_typespec: (new_package::zzz), id:1, line:2:9, endln:2:15, parent:new_package::, parID:0
    |vpiName:new_package::zzz
    |vpiInstance:
    \_package: new_package (new_package::), id:0 dut.sv:1:1: , endln:9:25, parent:work@module_a, parID:58
    |vpiParent:
    \_package: new_package (new_package::), id:0 dut.sv:1:1: , endln:9:25, parent:work@module_a, parID:58
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (a), id:7, line:3:19, endln:3:20, parent:new_package::zzz, parID:1
      |vpiParent:
      \_struct_typespec: (new_package::zzz), id:1, line:2:9, endln:2:15, parent:new_package::, parID:0
      |vpiName:a
      |vpiTypespec:
      \_logic_typespec: , id:6, line:3:5, endln:3:10
        |vpiInstance:
        \_package: new_package (new_package::), id:0 dut.sv:1:1: , endln:9:25, parent:work@module_a, parID:58
        |vpiRange:
        \_range: , id:2, line:3:12, endln:3:17, parent:new_package::zzz, parID:1
          |vpiParent:
          \_struct_typespec: (new_package::zzz), id:1, line:2:9, endln:2:15, parent:new_package::, parID:0
          |vpiLeftRange:
          \_constant: , id:3, line:3:12, endln:3:15, parID:2
            |vpiDecompile:128
            |vpiSize:64
            |UINT:128
            |vpiParent:
            \_range: , id:2, line:3:12, endln:3:17, parent:new_package::zzz, parID:1
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , id:5, line:3:16, endln:3:17, parID:2
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiParent:
            \_range: , id:2, line:3:12, endln:3:17, parent:new_package::zzz, parID:1
            |vpiConstType:9
      |vpiRefFile:dut.sv
      |vpiRefLineNo:3
      |vpiRefColumnNo:5
      |vpiRefEndLineNo:3
      |vpiRefEndColumnNo:18
    |vpiTypespecMember:
    \_typespec_member: (b), id:12, line:4:19, endln:4:20, parent:new_package::zzz, parID:1
      |vpiParent:
      \_struct_typespec: (new_package::zzz), id:1, line:2:9, endln:2:15, parent:new_package::, parID:0
      |vpiName:b
      |vpiTypespec:
      \_logic_typespec: , id:11, line:4:5, endln:4:10
        |vpiInstance:
        \_package: new_package (new_package::), id:0 dut.sv:1:1: , endln:9:25, parent:work@module_a, parID:58
        |vpiRange:
        \_range: , id:8, line:4:12, endln:4:15, parent:new_package::zzz, parID:1
          |vpiParent:
          \_struct_typespec: (new_package::zzz), id:1, line:2:9, endln:2:15, parent:new_package::, parID:0
          |vpiLeftRange:
          \_constant: , id:9, line:4:12, endln:4:13, parID:8
            |vpiDecompile:4
            |vpiSize:64
            |UINT:4
            |vpiParent:
            \_range: , id:8, line:4:12, endln:4:15, parent:new_package::zzz, parID:1
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , id:10, line:4:14, endln:4:15, parID:8
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiParent:
            \_range: , id:8, line:4:12, endln:4:15, parent:new_package::zzz, parID:1
            |vpiConstType:9
      |vpiRefFile:dut.sv
      |vpiRefLineNo:4
      |vpiRefColumnNo:5
      |vpiRefEndLineNo:4
      |vpiRefEndColumnNo:16
    |vpiTypespecMember:
    \_typespec_member: (c), id:14, line:5:19, endln:5:20, parent:new_package::zzz, parID:1
      |vpiParent:
      \_struct_typespec: (new_package::zzz), id:1, line:2:9, endln:2:15, parent:new_package::, parID:0
      |vpiName:c
      |vpiTypespec:
      \_logic_typespec: , id:13, line:5:5, endln:5:10
        |vpiInstance:
        \_package: new_package (new_package::), id:0 dut.sv:1:1: , endln:9:25, parent:work@module_a, parID:58
      |vpiRefFile:dut.sv
      |vpiRefLineNo:5
      |vpiRefColumnNo:5
      |vpiRefEndLineNo:5
      |vpiRefEndColumnNo:10
    |vpiTypespecMember:
    \_typespec_member: (d), id:16, line:6:19, endln:6:20, parent:new_package::zzz, parID:1
      |vpiParent:
      \_struct_typespec: (new_package::zzz), id:1, line:2:9, endln:2:15, parent:new_package::, parID:0
      |vpiName:d
      |vpiTypespec:
      \_logic_typespec: , id:15, line:6:5, endln:6:10
        |vpiInstance:
        \_package: new_package (new_package::), id:0 dut.sv:1:1: , endln:9:25, parent:work@module_a, parID:58
      |vpiRefFile:dut.sv
      |vpiRefLineNo:6
      |vpiRefColumnNo:5
      |vpiRefEndLineNo:6
      |vpiRefEndColumnNo:10
    |vpiTypespecMember:
    \_typespec_member: (e), id:18, line:7:19, endln:7:20, parent:new_package::zzz, parID:1
      |vpiParent:
      \_struct_typespec: (new_package::zzz), id:1, line:2:9, endln:2:15, parent:new_package::, parID:0
      |vpiName:e
      |vpiTypespec:
      \_logic_typespec: , id:17, line:7:5, endln:7:10
        |vpiInstance:
        \_package: new_package (new_package::), id:0 dut.sv:1:1: , endln:9:25, parent:work@module_a, parID:58
      |vpiRefFile:dut.sv
      |vpiRefLineNo:7
      |vpiRefColumnNo:5
      |vpiRefEndLineNo:7
      |vpiRefEndColumnNo:10
  |vpiDefName:new_package
  |vpiTop:1
  |vpiParent:
  \_design: (work@module_a), id:58
|uhdmallModules:
\_module: work@module_a (work@module_a), id:60 dut.sv:12:1: , endln:28:21, parent:work@module_a, parID:58
  |vpiFullName:work@module_a
  |vpiParameter:
  \_type_parameter: (work@module_a.TYPE_PARAMETER), id:37, line:14:20, endln:14:34, parent:work@module_a, parID:60
    |vpiName:TYPE_PARAMETER
    |vpiParent:
    \_module: work@module_a (work@module_a), id:60 dut.sv:12:1: , endln:28:21, parent:work@module_a, parID:58
    |vpiFullName:work@module_a.TYPE_PARAMETER
    |vpiTypespec:
    \_struct_typespec: (new_package::zzz), id:1, line:2:9, endln:2:15, parent:new_package::, parID:0
  |vpiDefName:work@module_a
  |vpiNet:
  \_logic_net: (work@module_a.input_struct), id:64, line:17:25, endln:17:37, parent:work@module_a, parID:60
    |vpiName:input_struct
    |vpiFullName:work@module_a.input_struct
    |vpiParent:
    \_module: work@module_a (work@module_a), id:60 dut.sv:12:1: , endln:28:21, parent:work@module_a, parID:58
  |vpiNet:
  \_logic_net: (work@module_a.output_struct), id:66, line:18:26, endln:18:39, parent:work@module_a, parID:60
    |vpiName:output_struct
    |vpiFullName:work@module_a.output_struct
    |vpiParent:
    \_module: work@module_a (work@module_a), id:60 dut.sv:12:1: , endln:28:21, parent:work@module_a, parID:58
  |vpiNet:
  \_logic_net: (work@module_a.clk), id:68, line:19:10, endln:19:13, parent:work@module_a, parID:60
    |vpiName:clk
    |vpiFullName:work@module_a.clk
    |vpiParent:
    \_module: work@module_a (work@module_a), id:60 dut.sv:12:1: , endln:28:21, parent:work@module_a, parID:58
  |vpiParent:
  \_design: (work@module_a), id:58
  |vpiPort:
  \_port: (input_struct), id:61, line:17:25, endln:17:37, parent:work@module_a, parID:60
    |vpiName:input_struct
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: , id:65
      |vpiActual:
      \_logic_net: (work@module_a.input_struct), id:64, line:17:25, endln:17:37, parent:work@module_a, parID:60
    |vpiParent:
    \_module: work@module_a (work@module_a), id:60 dut.sv:12:1: , endln:28:21, parent:work@module_a, parID:58
  |vpiPort:
  \_port: (output_struct), id:62, line:18:26, endln:18:39, parent:work@module_a, parID:60
    |vpiName:output_struct
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: , id:67
      |vpiActual:
      \_logic_net: (work@module_a.output_struct), id:66, line:18:26, endln:18:39, parent:work@module_a, parID:60
    |vpiParent:
    \_module: work@module_a (work@module_a), id:60 dut.sv:12:1: , endln:28:21, parent:work@module_a, parID:58
  |vpiPort:
  \_port: (clk), id:63, line:19:10, endln:19:13, parent:work@module_a, parID:60
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: , id:69
      |vpiActual:
      \_logic_net: (work@module_a.clk), id:68, line:19:10, endln:19:13, parent:work@module_a, parID:60
    |vpiParent:
    \_module: work@module_a (work@module_a), id:60 dut.sv:12:1: , endln:28:21, parent:work@module_a, parID:58
  |vpiProcess:
  \_always: , id:39, line:23:3, endln:25:6, parent:work@module_a, parID:60
    |vpiStmt:
    \_event_control: , id:40, line:23:13, endln:23:27, parID:39
      |vpiParent:
      \_always: , id:39, line:23:3, endln:25:6, parent:work@module_a, parID:60
      |vpiCondition:
      \_operation: , id:41, line:23:15, endln:23:26, parID:40
        |vpiParent:
        \_event_control: , id:40, line:23:13, endln:23:27, parID:39
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@module_a.clk), id:42, line:23:23, endln:23:26, parID:41
          |vpiParent:
          \_operation: , id:41, line:23:15, endln:23:26, parID:40
          |vpiName:clk
          |vpiFullName:work@module_a.clk
          |vpiActual:
          \_logic_net: (work@module_a.clk), id:54, line:19:10, endln:19:13, parent:work@module_a, parID:70
            |vpiName:clk
            |vpiFullName:work@module_a.clk
            |vpiParent:
            \_module: work@module_a (work@module_a), id:70 dut.sv:12:1: , endln:28:21
      |vpiStmt:
      \_begin: (work@module_a), id:43, line:23:28, endln:25:6, parID:40
        |vpiFullName:work@module_a
        |vpiParent:
        \_event_control: , id:40, line:23:13, endln:23:27, parID:39
        |vpiStmt:
        \_assignment: , id:46, line:24:5, endln:24:34, parent:work@module_a, parID:43
          |vpiParent:
          \_begin: (work@module_a), id:43, line:23:28, endln:25:6, parID:40
          |vpiOpType:82
          |vpiRhs:
          \_ref_obj: (work@module_a.input_struct), id:45, line:24:22, endln:24:34, parent:work@module_a, parID:43
            |vpiParent:
            \_begin: (work@module_a), id:43, line:23:28, endln:25:6, parID:40
            |vpiName:input_struct
            |vpiFullName:work@module_a.input_struct
            |vpiActual:
            \_struct_var: (work@module_a.input_struct), id:52, line:17:25, endln:17:37, parent:work@module_a, parID:70
              |vpiTypespec:
              \_struct_typespec: (new_package::zzz), id:1, line:2:9, endln:2:15, parent:new_package::, parID:0
              |vpiName:input_struct
              |vpiFullName:work@module_a.input_struct
              |vpiVisibility:1
              |vpiParent:
              \_module: work@module_a (work@module_a), id:70 dut.sv:12:1: , endln:28:21
          |vpiLhs:
          \_ref_obj: (work@module_a.output_struct), id:44, line:24:5, endln:24:18, parent:work@module_a, parID:43
            |vpiParent:
            \_begin: (work@module_a), id:43, line:23:28, endln:25:6, parID:40
            |vpiName:output_struct
            |vpiFullName:work@module_a.output_struct
            |vpiActual:
            \_struct_var: (work@module_a.output_struct), id:53, line:18:26, endln:18:39, parent:work@module_a, parID:70
              |vpiTypespec:
              \_struct_typespec: (new_package::zzz), id:1, line:2:9, endln:2:15, parent:new_package::, parID:0
              |vpiName:output_struct
              |vpiFullName:work@module_a.output_struct
              |vpiVisibility:1
              |vpiParent:
              \_module: work@module_a (work@module_a), id:70 dut.sv:12:1: , endln:28:21
    |vpiParent:
    \_module: work@module_a (work@module_a), id:60 dut.sv:12:1: , endln:28:21, parent:work@module_a, parID:58
    |vpiAlwaysType:3
|uhdmtopModules:
\_module: work@module_a (work@module_a), id:70 dut.sv:12:1: , endln:28:21
  |vpiName:work@module_a
  |vpiVariables:
  \_struct_var: (work@module_a.input_struct), id:52, line:17:25, endln:17:37, parent:work@module_a, parID:70
  |vpiVariables:
  \_struct_var: (work@module_a.output_struct), id:53, line:18:26, endln:18:39, parent:work@module_a, parID:70
  |vpiParameter:
  \_type_parameter: (work@module_a.TYPE_PARAMETER), id:37, line:14:20, endln:14:34, parent:work@module_a, parID:60
  |vpiDefName:work@module_a
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@module_a.clk), id:54, line:19:10, endln:19:13, parent:work@module_a, parID:70
  |vpiTopModule:1
  |vpiPort:
  \_port: (input_struct), id:71, line:17:25, endln:17:37, parent:work@module_a, parID:70
    |vpiName:input_struct
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@module_a.input_struct), id:72, line:17:25, endln:17:37, parent:input_struct, parID:71
      |vpiParent:
      \_port: (input_struct), id:71, line:17:25, endln:17:37, parent:work@module_a, parID:70
      |vpiName:input_struct
      |vpiFullName:work@module_a.input_struct
      |vpiActual:
      \_struct_var: (work@module_a.input_struct), id:52, line:17:25, endln:17:37, parent:work@module_a, parID:70
    |vpiInstance:
    \_module: work@module_a (work@module_a), id:70 dut.sv:12:1: , endln:28:21
    |vpiParent:
    \_module: work@module_a (work@module_a), id:70 dut.sv:12:1: , endln:28:21
  |vpiPort:
  \_port: (output_struct), id:73, line:18:26, endln:18:39, parent:work@module_a, parID:70
    |vpiName:output_struct
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@module_a.output_struct), id:74, line:18:26, endln:18:39, parent:output_struct, parID:73
      |vpiParent:
      \_port: (output_struct), id:73, line:18:26, endln:18:39, parent:work@module_a, parID:70
      |vpiName:output_struct
      |vpiFullName:work@module_a.output_struct
      |vpiActual:
      \_struct_var: (work@module_a.output_struct), id:53, line:18:26, endln:18:39, parent:work@module_a, parID:70
    |vpiInstance:
    \_module: work@module_a (work@module_a), id:70 dut.sv:12:1: , endln:28:21
    |vpiParent:
    \_module: work@module_a (work@module_a), id:70 dut.sv:12:1: , endln:28:21
  |vpiPort:
  \_port: (clk), id:75, line:19:10, endln:19:13, parent:work@module_a, parID:70
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@module_a.clk), id:76, line:19:10, endln:19:13, parent:clk, parID:75
      |vpiParent:
      \_port: (clk), id:75, line:19:10, endln:19:13, parent:work@module_a, parID:70
      |vpiName:clk
      |vpiFullName:work@module_a.clk
      |vpiActual:
      \_logic_net: (work@module_a.clk), id:54, line:19:10, endln:19:13, parent:work@module_a, parID:70
    |vpiInstance:
    \_module: work@module_a (work@module_a), id:70 dut.sv:12:1: , endln:28:21
    |vpiParent:
    \_module: work@module_a (work@module_a), id:70 dut.sv:12:1: , endln:28:21
  |vpiProcess:
  \_always: , id:77, line:23:3, endln:25:6, parent:work@module_a, parID:70
    |vpiStmt:
    \_event_control: , id:78, line:23:13, endln:23:27, parID:77
      |vpiParent:
      \_always: , id:77, line:23:3, endln:25:6, parent:work@module_a, parID:70
      |vpiCondition:
      \_operation: , id:79, line:23:15, endln:23:26, parID:78
        |vpiParent:
        \_event_control: , id:78, line:23:13, endln:23:27, parID:77
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@module_a.clk), id:80, line:23:23, endln:23:26, parID:79
          |vpiParent:
          \_operation: , id:79, line:23:15, endln:23:26, parID:78
          |vpiName:clk
          |vpiFullName:work@module_a.clk
          |vpiActual:
          \_logic_net: (work@module_a.clk), id:54, line:19:10, endln:19:13, parent:work@module_a, parID:70
      |vpiStmt:
      \_begin: (work@module_a), id:81, line:23:28, endln:25:6, parID:78
        |vpiFullName:work@module_a
        |vpiParent:
        \_event_control: , id:78, line:23:13, endln:23:27, parID:77
        |vpiStmt:
        \_assignment: , id:82, line:24:5, endln:24:34, parent:work@module_a, parID:81
          |vpiParent:
          \_begin: (work@module_a), id:81, line:23:28, endln:25:6, parID:78
          |vpiOpType:82
          |vpiRhs:
          \_ref_obj: (work@module_a.input_struct), id:83, line:24:22, endln:24:34, parID:82
            |vpiParent:
            \_assignment: , id:82, line:24:5, endln:24:34, parent:work@module_a, parID:81
            |vpiName:input_struct
            |vpiFullName:work@module_a.input_struct
            |vpiActual:
            \_struct_var: (work@module_a.input_struct), id:52, line:17:25, endln:17:37, parent:work@module_a, parID:70
          |vpiLhs:
          \_ref_obj: (work@module_a.output_struct), id:84, line:24:5, endln:24:18, parID:82
            |vpiParent:
            \_assignment: , id:82, line:24:5, endln:24:34, parent:work@module_a, parID:81
            |vpiName:output_struct
            |vpiFullName:work@module_a.output_struct
            |vpiActual:
            \_struct_var: (work@module_a.output_struct), id:53, line:18:26, endln:18:39, parent:work@module_a, parID:70
    |vpiParent:
    \_module: work@module_a (work@module_a), id:70 dut.sv:12:1: , endln:28:21
    |vpiAlwaysType:3
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/PackageTypeParam/dut.sv | ${SURELOG_DIR}/build/regression/PackageTypeParam/roundtrip/dut_000.sv | 12 | 28 | 

