#-----------------------------------------------------------
# Vivado v2013.3 (64-bit)
# SW Build 329390 on Wed Oct 16 18:37:02 MDT 2013
# IP Build 192953 on Wed Oct 16 08:44:02 MDT 2013
# Start of session at: Mon Jan 20 00:09:07 2014
# Process ID: 7540
# Log file: E:/Leo/DSPIC_final/DSPIC_final.runs/synth_1/fft_stage4.rds
# Journal file: E:/Leo/DSPIC_final/DSPIC_final.runs/synth_1\vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: Implementation
WARNING: [Common 17-301] Failed to get a license: Implementation
WARNING: [Vivado 15-19] WARNING: No 'Implementation' license found. This message may be safely ignored if a Vivado WebPACK or device-locked license, common for board kits, will be used during implementation.

INFO: [Common 17-78] Attempting to get a license: Synthesis
WARNING: [Common 17-301] Failed to get a license: Synthesis
INFO: [Device 21-36] Loading parts and site information from D:/Xilinx/Vivado/2013.3/data/parts/arch.xml
Parsing RTL primitives file [D:/Xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/Xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source fft_stage4.tcl
# set_param gui.test TreeTableDev
# set_param project.hsv.suppressChildGraphs 0
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xa7a100tcsg324-1Q
# set_property target_language Verilog [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# read_verilog {
#   E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/sub.v
#   E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/add.v
#   E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/flp32_add_sub.v
#   E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/flp32_complex_subtracter.v
#   E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/flp32_complex_adder.v
#   E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/butterfly.v
#   E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/params.v
#   E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/fft_stage4.v
# }
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir E:/Leo/DSPIC_final/DSPIC_final.data/wt [current_project]
# set_property parent.project_dir E:/Leo/DSPIC_final [current_project]
# synth_design -top fft_stage4 -part xa7a100tcsg324-1Q
Command: synth_design -top fft_stage4 -part xa7a100tcsg324-1Q

Starting synthesis...

INFO: [Common 17-347] Attempting to get a license for feature 'Synthesis' and/or device 'xa7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xa7a100t'
WARNING: [Synth 8-1958] event expressions must result in a singular type [E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/fft_stage4.v:56]
WARNING: [Synth 8-1958] event expressions must result in a singular type [E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/fft_stage4.v:56]
WARNING: [Synth 8-1958] event expressions must result in a singular type [E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/fft_stage4.v:107]
WARNING: [Synth 8-1958] event expressions must result in a singular type [E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/fft_stage4.v:107]
WARNING: [Synth 8-1958] event expressions must result in a singular type [E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/fft_stage4.v:158]
WARNING: [Synth 8-1958] event expressions must result in a singular type [E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/fft_stage4.v:158]
ERROR: [Synth 8-1717] cannot access memory delay2_real directly [E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/fft_stage4.v:172]
ERROR: [Synth 8-1718] cannot assign an unpacked type to a packed type [E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/fft_stage4.v:172]
ERROR: [Synth 8-1717] cannot access memory delay2_imag directly [E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/fft_stage4.v:173]
ERROR: [Synth 8-1718] cannot assign an unpacked type to a packed type [E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/fft_stage4.v:173]
INFO: [Synth 8-2350] module fft_stage4 ignored due to previous errors [E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/fft_stage4.v:10]
Failed to read verilog 'E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/fft_stage4.v'
    while executing
"rt::read_verilog {
      E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/sub.v
      E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/add.v
      E..."
    invoked from within
"if {$rt::useElabCache == false} {
      rt::read_verilog {
      E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/sub.v
      E:/Leo/DSPIC_final/DSPI..."
    ("uplevel" body line 18)
    invoked from within
"uplevel #0 {
    set ::env(BUILTIN_SYNTH) true
    source $::env(HRT_TCL_PATH)/rtSynthPrep.tcl
    set rt::cmdEcho 0
    rt::set_parameter writeXmsg t..."
ERROR: [Common 17-39] 'source' failed due to earlier errors.
INFO: [Common 17-83] Releasing license: Synthesis
4 Infos, 6 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
ERROR: [Common 17-39] 'source' failed due to earlier errors.

    while executing
"source -notrace {./.Xil/Vivado-7540-/realtime\fft_stage4.tcl}"
    invoked from within
"synth_design -top fft_stage4 -part xa7a100tcsg324-1Q"
    (file "fft_stage4.tcl" line 25)
INFO: [Common 17-206] Exiting Vivado at Mon Jan 20 00:09:15 2014...
