{"buggy_code": ["/* Copyright 2015 The TensorFlow Authors. All Rights Reserved.\n\nLicensed under the Apache License, Version 2.0 (the \"License\");\nyou may not use this file except in compliance with the License.\nYou may obtain a copy of the License at\n\n    http://www.apache.org/licenses/LICENSE-2.0\n\nUnless required by applicable law or agreed to in writing, software\ndistributed under the License is distributed on an \"AS IS\" BASIS,\nWITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.\nSee the License for the specific language governing permissions and\nlimitations under the License.\n==============================================================================*/\n\n// See docs in ../ops/array_ops.cc.\n\n#define EIGEN_USE_THREADS\n\n#if GOOGLE_CUDA || TENSORFLOW_USE_ROCM\n#define EIGEN_USE_GPU\n#endif  // GOOGLE_CUDA || TENSORFLOW_USE_ROCM\n\n#include \"tensorflow/core/kernels/reverse_sequence_op.h\"\n\n#include <memory>\n#include <vector>\n#include \"third_party/eigen3/unsupported/Eigen/CXX11/Tensor\"\n#include \"tensorflow/core/framework/op_kernel.h\"\n#include \"tensorflow/core/framework/register_types.h\"\n#include \"tensorflow/core/framework/tensor.h\"\n#include \"tensorflow/core/framework/tensor_shape.h\"\n#include \"tensorflow/core/framework/tensor_types.h\"\n#include \"tensorflow/core/framework/types.h\"\n#include \"tensorflow/core/platform/logging.h\"\n#include \"tensorflow/core/platform/macros.h\"\n\nnamespace tensorflow {\n\ntypedef Eigen::ThreadPoolDevice CPUDevice;\ntypedef Eigen::GpuDevice GPUDevice;\n\ntemplate <typename Device, typename Tlen>\nvoid CheckErrors(OpKernelContext* context, int batch_dim, int seq_dim) {\n  const Tensor& input = context->input(0);\n  const Tensor& seq_lengths = context->input(1);\n\n  auto seq_lens_t = seq_lengths.vec<Tlen>();\n\n  std::vector<Tlen> seq_lens_vec(seq_lens_t.size());\n\n  // Copy seq_len info down for validity checks\n  context->eigen_device<Device>().memcpyDeviceToHost(\n      seq_lens_vec.data(), seq_lens_t.data(), sizeof(Tlen) * seq_lens_t.size());\n\n  OP_REQUIRES(context, batch_dim != seq_dim,\n              errors::InvalidArgument(\"batch_dim == seq_dim == \", seq_dim));\n  OP_REQUIRES(context, seq_dim < input.dims(),\n              errors::InvalidArgument(\"seq_dim must be < input rank\", \" ( \",\n                                      seq_dim, \" vs. \", input.dims(), \")\"));\n  OP_REQUIRES(context, batch_dim < input.dims(),\n              errors::InvalidArgument(\"batch_dim must be < input rank\", \" ( \",\n                                      batch_dim, \" vs. \", input.dims(), \")\"));\n  OP_REQUIRES(\n      context, seq_lengths.NumElements() == input.dim_size(batch_dim),\n      errors::InvalidArgument(\"Length of seq_lengths != input.dims(\", batch_dim,\n                              \"), \", \"(\", seq_lengths.NumElements(), \" vs. \",\n                              input.dim_size(batch_dim), \")\"));\n\n  for (size_t d = 0; d < seq_lens_vec.size(); ++d) {\n    OP_REQUIRES(context, seq_lens_vec[d] >= 0,\n                errors::InvalidArgument(\"seq_lens(\", d, \") < 0\"));\n    OP_REQUIRES(context, seq_lens_vec[d] <= input.dim_size(seq_dim),\n                errors::InvalidArgument(\"seq_lens(\", d, \") > input.dims(\",\n                                        seq_dim, \")\"));\n  }\n}\n\nvoid CheckErrorsGPU(OpKernelContext* context, int batch_dim, int seq_dim) {\n  const Tensor& input = context->input(0);\n  const Tensor& seq_lengths = context->input(1);\n\n  OP_REQUIRES(context, batch_dim != seq_dim,\n              errors::InvalidArgument(\"batch_dim == seq_dim == \", seq_dim));\n  OP_REQUIRES(context, seq_dim < input.dims(),\n              errors::InvalidArgument(\"seq_dim must be < input rank\", \" ( \",\n                                      seq_dim, \" vs. \", input.dims(), \")\"));\n  OP_REQUIRES(context, batch_dim < input.dims(),\n              errors::InvalidArgument(\"batch_dim must be < input rank\", \" ( \",\n                                      batch_dim, \" vs. \", input.dims(), \")\"));\n\n  OP_REQUIRES(\n      context, seq_lengths.NumElements() == input.dim_size(batch_dim),\n      errors::InvalidArgument(\"Length of seq_lengths != input.dims(\", batch_dim,\n                              \"), \", \"(\", seq_lengths.NumElements(), \" vs. \",\n                              input.dim_size(batch_dim), \")\"));\n}\n\ntemplate <>\nvoid CheckErrors<GPUDevice, int32>(OpKernelContext* context, int batch_dim,\n                                   int seq_dim) {\n  CheckErrorsGPU(context, batch_dim, seq_dim);\n}\n\ntemplate <>\nvoid CheckErrors<GPUDevice, int64>(OpKernelContext* context, int batch_dim,\n                                   int seq_dim) {\n  CheckErrorsGPU(context, batch_dim, seq_dim);\n}\n\ntemplate <typename Device, typename T, typename Tlen>\nclass ReverseSequenceOp : public OpKernel {\n public:\n  explicit ReverseSequenceOp(OpKernelConstruction* context)\n      : OpKernel(context) {\n    OP_REQUIRES_OK(context, context->GetAttr(\"batch_dim\", &batch_dim_));\n    OP_REQUIRES_OK(context, context->GetAttr(\"seq_dim\", &seq_dim_));\n  }\n\n  void Compute(OpKernelContext* context) override {\n    const Tensor& input = context->input(0);\n    const Tensor& seq_lengths = context->input(1);\n\n    // Preliminary validation of sizes.\n    OP_REQUIRES(context, TensorShapeUtils::IsVector(seq_lengths.shape()),\n                errors::InvalidArgument(\"seq_lengths must be 1-dim, not \",\n                                        seq_lengths.dims()));\n\n    auto seq_lens_t = seq_lengths.vec<Tlen>();\n\n    CheckErrors<Device, Tlen>(context, batch_dim_, seq_dim_);\n    if (!context->status().ok()) return;\n\n    const int input_dims = input.dims();\n\n    Tensor* output = nullptr;\n    OP_REQUIRES_OK(context,\n                   context->allocate_output(0, input.shape(), &output));\n\n#define HANDLE_DIM(NDIM)                                                      \\\n  case NDIM:                                                                  \\\n    functor::ReverseSequence<Device, T, Tlen, NDIM>::Compute(                 \\\n        context->eigen_device<Device>(), input.tensor<T, NDIM>(), batch_dim_, \\\n        seq_dim_, seq_lens_t, output->tensor<T, NDIM>());                     \\\n    break;\n\n    switch (input_dims) {\n      HANDLE_DIM(2);\n      HANDLE_DIM(3);\n      HANDLE_DIM(4);\n      HANDLE_DIM(5);\n\n      default:\n        OP_REQUIRES(context, false,\n                    errors::InvalidArgument(\n                        \"ReverseSequenceOp : Unhandled input dimensions: \",\n                        input_dims));\n    }\n  }\n\n private:\n  int32 batch_dim_;\n  int32 seq_dim_;\n\n  TF_DISALLOW_COPY_AND_ASSIGN(ReverseSequenceOp);\n};\n\n#define REGISTER_REVERSE_SEQUENCE(type, len_type)                \\\n  REGISTER_KERNEL_BUILDER(Name(\"ReverseSequence\")                \\\n                              .Device(DEVICE_CPU)                \\\n                              .TypeConstraint<type>(\"T\")         \\\n                              .TypeConstraint<len_type>(\"Tlen\"), \\\n                          ReverseSequenceOp<CPUDevice, type, len_type>);\n\n#define REGISTER_REVERSE_SEQUENCE_LEN(type) \\\n  REGISTER_REVERSE_SEQUENCE(type, int32);   \\\n  REGISTER_REVERSE_SEQUENCE(type, int64);\n\nTF_CALL_NUMBER_TYPES(REGISTER_REVERSE_SEQUENCE_LEN);\nTF_CALL_bool(REGISTER_REVERSE_SEQUENCE_LEN);\n\n#if GOOGLE_CUDA || TENSORFLOW_USE_ROCM\n\n// Forward declarations of the functor specializations for GPU.\nnamespace functor {\n#define DECLARE_GPU_SPEC(T, Tlen, Dims)                                \\\n  template <>                                                          \\\n  void ReverseSequence<GPUDevice, T, Tlen, Dims>::Compute(             \\\n      const GPUDevice& d, typename TTypes<T, Dims>::ConstTensor input, \\\n      int32 batch_dim, int32 seq_dim,                                  \\\n      typename TTypes<Tlen>::ConstVec seq_lengths,                     \\\n      typename TTypes<T, Dims>::Tensor output);                        \\\n  extern template struct ReverseSequence<GPUDevice, T, Tlen, Dims>;\n\n#define DECLARE_GPU_SPEC_LEN(T, Dims) \\\n  DECLARE_GPU_SPEC(T, int32, Dims);   \\\n  DECLARE_GPU_SPEC(T, int64, Dims);\n\n#define DECLARE_GPU_SPECS(T)  \\\n  DECLARE_GPU_SPEC_LEN(T, 2); \\\n  DECLARE_GPU_SPEC_LEN(T, 3); \\\n  DECLARE_GPU_SPEC_LEN(T, 4); \\\n  DECLARE_GPU_SPEC_LEN(T, 5);\n\nTF_CALL_GPU_NUMBER_TYPES(DECLARE_GPU_SPECS);\nTF_CALL_bool(DECLARE_GPU_SPECS);\n\n}  // namespace functor\n\n// Registration of the GPU implementations.\n#define REGISTER_REVERSE_SEQUENCE_GPU(type, len_type)            \\\n  REGISTER_KERNEL_BUILDER(Name(\"ReverseSequence\")                \\\n                              .Device(DEVICE_GPU)                \\\n                              .TypeConstraint<type>(\"T\")         \\\n                              .TypeConstraint<len_type>(\"Tlen\"), \\\n                          ReverseSequenceOp<GPUDevice, type, len_type>);\n\n#define REGISTER_REVERSE_SEQUENCE_GPU_LEN(type) \\\n  REGISTER_REVERSE_SEQUENCE_GPU(type, int32);   \\\n  REGISTER_REVERSE_SEQUENCE_GPU(type, int64);\n\nTF_CALL_GPU_NUMBER_TYPES(REGISTER_REVERSE_SEQUENCE_GPU_LEN);\nTF_CALL_bool(REGISTER_REVERSE_SEQUENCE_GPU_LEN);\n\n#undef REGISTER_REVERSE_SEQUENCE_GPU\n\n#endif  // GOOGLE_CUDA || TENSORFLOW_USE_ROCM\n\n}  // namespace tensorflow\n"], "fixing_code": ["/* Copyright 2015 The TensorFlow Authors. All Rights Reserved.\n\nLicensed under the Apache License, Version 2.0 (the \"License\");\nyou may not use this file except in compliance with the License.\nYou may obtain a copy of the License at\n\n    http://www.apache.org/licenses/LICENSE-2.0\n\nUnless required by applicable law or agreed to in writing, software\ndistributed under the License is distributed on an \"AS IS\" BASIS,\nWITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.\nSee the License for the specific language governing permissions and\nlimitations under the License.\n==============================================================================*/\n\n// See docs in ../ops/array_ops.cc.\n\n#define EIGEN_USE_THREADS\n\n#if GOOGLE_CUDA || TENSORFLOW_USE_ROCM\n#define EIGEN_USE_GPU\n#endif  // GOOGLE_CUDA || TENSORFLOW_USE_ROCM\n\n#include \"tensorflow/core/kernels/reverse_sequence_op.h\"\n\n#include <memory>\n#include <vector>\n#include \"third_party/eigen3/unsupported/Eigen/CXX11/Tensor\"\n#include \"tensorflow/core/framework/op_kernel.h\"\n#include \"tensorflow/core/framework/register_types.h\"\n#include \"tensorflow/core/framework/tensor.h\"\n#include \"tensorflow/core/framework/tensor_shape.h\"\n#include \"tensorflow/core/framework/tensor_types.h\"\n#include \"tensorflow/core/framework/types.h\"\n#include \"tensorflow/core/platform/logging.h\"\n#include \"tensorflow/core/platform/macros.h\"\n\nnamespace tensorflow {\n\ntypedef Eigen::ThreadPoolDevice CPUDevice;\ntypedef Eigen::GpuDevice GPUDevice;\n\ntemplate <typename Device, typename Tlen>\nvoid CheckErrors(OpKernelContext* context, int batch_dim, int seq_dim) {\n  const Tensor& input = context->input(0);\n  const Tensor& seq_lengths = context->input(1);\n\n  auto seq_lens_t = seq_lengths.vec<Tlen>();\n\n  std::vector<Tlen> seq_lens_vec(seq_lens_t.size());\n\n  // Copy seq_len info down for validity checks\n  context->eigen_device<Device>().memcpyDeviceToHost(\n      seq_lens_vec.data(), seq_lens_t.data(), sizeof(Tlen) * seq_lens_t.size());\n\n  OP_REQUIRES(context, batch_dim != seq_dim,\n              errors::InvalidArgument(\"batch_dim == seq_dim == \", seq_dim));\n  OP_REQUIRES(context, seq_dim < input.dims(),\n              errors::InvalidArgument(\"seq_dim must be < input rank\", \" ( \",\n                                      seq_dim, \" vs. \", input.dims(), \")\"));\n  OP_REQUIRES(context, batch_dim < input.dims(),\n              errors::InvalidArgument(\"batch_dim must be < input rank\", \" ( \",\n                                      batch_dim, \" vs. \", input.dims(), \")\"));\n  OP_REQUIRES(\n      context, seq_lengths.NumElements() == input.dim_size(batch_dim),\n      errors::InvalidArgument(\"Length of seq_lengths != input.dims(\", batch_dim,\n                              \"), \", \"(\", seq_lengths.NumElements(), \" vs. \",\n                              input.dim_size(batch_dim), \")\"));\n\n  for (size_t d = 0; d < seq_lens_vec.size(); ++d) {\n    OP_REQUIRES(context, seq_lens_vec[d] >= 0,\n                errors::InvalidArgument(\"seq_lens(\", d, \") < 0\"));\n    OP_REQUIRES(context, seq_lens_vec[d] <= input.dim_size(seq_dim),\n                errors::InvalidArgument(\"seq_lens(\", d, \") > input.dims(\",\n                                        seq_dim, \")\"));\n  }\n}\n\nvoid CheckErrorsGPU(OpKernelContext* context, int batch_dim, int seq_dim) {\n  const Tensor& input = context->input(0);\n  const Tensor& seq_lengths = context->input(1);\n\n  OP_REQUIRES(context, batch_dim != seq_dim,\n              errors::InvalidArgument(\"batch_dim == seq_dim == \", seq_dim));\n  OP_REQUIRES(context, seq_dim < input.dims(),\n              errors::InvalidArgument(\"seq_dim must be < input rank\", \" ( \",\n                                      seq_dim, \" vs. \", input.dims(), \")\"));\n  OP_REQUIRES(context, batch_dim < input.dims(),\n              errors::InvalidArgument(\"batch_dim must be < input rank\", \" ( \",\n                                      batch_dim, \" vs. \", input.dims(), \")\"));\n\n  OP_REQUIRES(\n      context, seq_lengths.NumElements() == input.dim_size(batch_dim),\n      errors::InvalidArgument(\"Length of seq_lengths != input.dims(\", batch_dim,\n                              \"), \", \"(\", seq_lengths.NumElements(), \" vs. \",\n                              input.dim_size(batch_dim), \")\"));\n}\n\ntemplate <>\nvoid CheckErrors<GPUDevice, int32>(OpKernelContext* context, int batch_dim,\n                                   int seq_dim) {\n  CheckErrorsGPU(context, batch_dim, seq_dim);\n}\n\ntemplate <>\nvoid CheckErrors<GPUDevice, int64>(OpKernelContext* context, int batch_dim,\n                                   int seq_dim) {\n  CheckErrorsGPU(context, batch_dim, seq_dim);\n}\n\ntemplate <typename Device, typename T, typename Tlen>\nclass ReverseSequenceOp : public OpKernel {\n public:\n  explicit ReverseSequenceOp(OpKernelConstruction* context)\n      : OpKernel(context) {\n    OP_REQUIRES_OK(context, context->GetAttr(\"batch_dim\", &batch_dim_));\n    OP_REQUIRES_OK(context, context->GetAttr(\"seq_dim\", &seq_dim_));\n    OP_REQUIRES(context, batch_dim_ >= 0,\n                errors::InvalidArgument(\"Invalid batch_dim \", batch_dim_));\n    OP_REQUIRES(context, seq_dim_ >= 0,\n                errors::InvalidArgument(\"Invalid seq_dim \", seq_dim_));\n  }\n\n  void Compute(OpKernelContext* context) override {\n    const Tensor& input = context->input(0);\n    const Tensor& seq_lengths = context->input(1);\n\n    // Preliminary validation of sizes.\n    OP_REQUIRES(context, TensorShapeUtils::IsVector(seq_lengths.shape()),\n                errors::InvalidArgument(\"seq_lengths must be 1-dim, not \",\n                                        seq_lengths.dims()));\n\n    auto seq_lens_t = seq_lengths.vec<Tlen>();\n\n    CheckErrors<Device, Tlen>(context, batch_dim_, seq_dim_);\n    if (!context->status().ok()) return;\n\n    const int input_dims = input.dims();\n\n    Tensor* output = nullptr;\n    OP_REQUIRES_OK(context,\n                   context->allocate_output(0, input.shape(), &output));\n\n#define HANDLE_DIM(NDIM)                                                      \\\n  case NDIM:                                                                  \\\n    functor::ReverseSequence<Device, T, Tlen, NDIM>::Compute(                 \\\n        context->eigen_device<Device>(), input.tensor<T, NDIM>(), batch_dim_, \\\n        seq_dim_, seq_lens_t, output->tensor<T, NDIM>());                     \\\n    break;\n\n    switch (input_dims) {\n      HANDLE_DIM(2);\n      HANDLE_DIM(3);\n      HANDLE_DIM(4);\n      HANDLE_DIM(5);\n\n      default:\n        OP_REQUIRES(context, false,\n                    errors::InvalidArgument(\n                        \"ReverseSequenceOp : Unhandled input dimensions: \",\n                        input_dims));\n    }\n  }\n\n private:\n  int32 batch_dim_;\n  int32 seq_dim_;\n\n  TF_DISALLOW_COPY_AND_ASSIGN(ReverseSequenceOp);\n};\n\n#define REGISTER_REVERSE_SEQUENCE(type, len_type)                \\\n  REGISTER_KERNEL_BUILDER(Name(\"ReverseSequence\")                \\\n                              .Device(DEVICE_CPU)                \\\n                              .TypeConstraint<type>(\"T\")         \\\n                              .TypeConstraint<len_type>(\"Tlen\"), \\\n                          ReverseSequenceOp<CPUDevice, type, len_type>);\n\n#define REGISTER_REVERSE_SEQUENCE_LEN(type) \\\n  REGISTER_REVERSE_SEQUENCE(type, int32);   \\\n  REGISTER_REVERSE_SEQUENCE(type, int64);\n\nTF_CALL_NUMBER_TYPES(REGISTER_REVERSE_SEQUENCE_LEN);\nTF_CALL_bool(REGISTER_REVERSE_SEQUENCE_LEN);\n\n#if GOOGLE_CUDA || TENSORFLOW_USE_ROCM\n\n// Forward declarations of the functor specializations for GPU.\nnamespace functor {\n#define DECLARE_GPU_SPEC(T, Tlen, Dims)                                \\\n  template <>                                                          \\\n  void ReverseSequence<GPUDevice, T, Tlen, Dims>::Compute(             \\\n      const GPUDevice& d, typename TTypes<T, Dims>::ConstTensor input, \\\n      int32 batch_dim, int32 seq_dim,                                  \\\n      typename TTypes<Tlen>::ConstVec seq_lengths,                     \\\n      typename TTypes<T, Dims>::Tensor output);                        \\\n  extern template struct ReverseSequence<GPUDevice, T, Tlen, Dims>;\n\n#define DECLARE_GPU_SPEC_LEN(T, Dims) \\\n  DECLARE_GPU_SPEC(T, int32, Dims);   \\\n  DECLARE_GPU_SPEC(T, int64, Dims);\n\n#define DECLARE_GPU_SPECS(T)  \\\n  DECLARE_GPU_SPEC_LEN(T, 2); \\\n  DECLARE_GPU_SPEC_LEN(T, 3); \\\n  DECLARE_GPU_SPEC_LEN(T, 4); \\\n  DECLARE_GPU_SPEC_LEN(T, 5);\n\nTF_CALL_GPU_NUMBER_TYPES(DECLARE_GPU_SPECS);\nTF_CALL_bool(DECLARE_GPU_SPECS);\n\n}  // namespace functor\n\n// Registration of the GPU implementations.\n#define REGISTER_REVERSE_SEQUENCE_GPU(type, len_type)            \\\n  REGISTER_KERNEL_BUILDER(Name(\"ReverseSequence\")                \\\n                              .Device(DEVICE_GPU)                \\\n                              .TypeConstraint<type>(\"T\")         \\\n                              .TypeConstraint<len_type>(\"Tlen\"), \\\n                          ReverseSequenceOp<GPUDevice, type, len_type>);\n\n#define REGISTER_REVERSE_SEQUENCE_GPU_LEN(type) \\\n  REGISTER_REVERSE_SEQUENCE_GPU(type, int32);   \\\n  REGISTER_REVERSE_SEQUENCE_GPU(type, int64);\n\nTF_CALL_GPU_NUMBER_TYPES(REGISTER_REVERSE_SEQUENCE_GPU_LEN);\nTF_CALL_bool(REGISTER_REVERSE_SEQUENCE_GPU_LEN);\n\n#undef REGISTER_REVERSE_SEQUENCE_GPU\n\n#endif  // GOOGLE_CUDA || TENSORFLOW_USE_ROCM\n\n}  // namespace tensorflow\n"], "filenames": ["tensorflow/core/kernels/reverse_sequence_op.cc"], "buggy_code_start_loc": [117], "buggy_code_end_loc": [117], "fixing_code_start_loc": [118], "fixing_code_end_loc": [122], "type": "CWE-787", "message": "TensorFlow is an end-to-end open source platform for machine learning. The implementation of `tf.raw_ops.ReverseSequence` allows for stack overflow and/or `CHECK`-fail based denial of service. The implementation(https://github.com/tensorflow/tensorflow/blob/5b3b071975e01f0d250c928b2a8f901cd53b90a7/tensorflow/core/kernels/reverse_sequence_op.cc#L114-L118) fails to validate that `seq_dim` and `batch_dim` arguments are valid. Negative values for `seq_dim` can result in stack overflow or `CHECK`-failure, depending on the version of Eigen code used to implement the operation. Similar behavior can be exhibited by invalid values of `batch_dim`. The fix will be included in TensorFlow 2.5.0. We will also cherrypick this commit on TensorFlow 2.4.2, TensorFlow 2.3.3, TensorFlow 2.2.3 and TensorFlow 2.1.4, as these are also affected and still in supported range.", "other": {"cve": {"id": "CVE-2021-29575", "sourceIdentifier": "security-advisories@github.com", "published": "2021-05-14T20:15:14.060", "lastModified": "2022-10-25T19:56:10.880", "vulnStatus": "Analyzed", "descriptions": [{"lang": "en", "value": "TensorFlow is an end-to-end open source platform for machine learning. The implementation of `tf.raw_ops.ReverseSequence` allows for stack overflow and/or `CHECK`-fail based denial of service. The implementation(https://github.com/tensorflow/tensorflow/blob/5b3b071975e01f0d250c928b2a8f901cd53b90a7/tensorflow/core/kernels/reverse_sequence_op.cc#L114-L118) fails to validate that `seq_dim` and `batch_dim` arguments are valid. Negative values for `seq_dim` can result in stack overflow or `CHECK`-failure, depending on the version of Eigen code used to implement the operation. Similar behavior can be exhibited by invalid values of `batch_dim`. The fix will be included in TensorFlow 2.5.0. We will also cherrypick this commit on TensorFlow 2.4.2, TensorFlow 2.3.3, TensorFlow 2.2.3 and TensorFlow 2.1.4, as these are also affected and still in supported range."}, {"lang": "es", "value": "TensorFlow es una plataforma de c\u00f3digo abierto de extremo a extremo para el aprendizaje autom\u00e1tico.&#xa0;La implementaci\u00f3n de \"tf.raw_ops.ReverseSequence\" permite el desbordamiento de pila y/o la denegaci\u00f3n de servicio basada en fallos de` CHECK`.&#xa0;La implementaci\u00f3n (https://github.com/tensorflow/tensorflow/blob/5b3b071975e01f0d250c928b2a8f901cd53b90a7/tensorflow/core/kernels/reverse_sequence_op.cc#L114-L118) no comprueba que \"seq_dim\" y \"batch_dim\" son v\u00e1lidos.&#xa0;Los valores negativos de \"sq_dim\" pueden causar un desbordamiento de la pila o un fallo de \"CHECK\", seg\u00fan la versi\u00f3n del c\u00f3digo Eigen usada para implementar la operaci\u00f3n.&#xa0;Los valores no comprobados de \"batch_dim\" pueden mostrar un comportamiento similar.&#xa0;La correcci\u00f3n ser\u00e1 incluida en TensorFlow versi\u00f3n 2.5.0.&#xa0;Tambi\u00e9n seleccionaremos este commit en TensorFlow versi\u00f3n 2.4.2, TensorFlow versi\u00f3n 2.3.3, TensorFlow versi\u00f3n 2.2.3 y TensorFlow versi\u00f3n 2.1.4"}], "metrics": {"cvssMetricV31": [{"source": "nvd@nist.gov", "type": "Primary", "cvssData": {"version": "3.1", "vectorString": "CVSS:3.1/AV:L/AC:L/PR:L/UI:N/S:U/C:N/I:N/A:H", "attackVector": "LOCAL", "attackComplexity": "LOW", "privilegesRequired": "LOW", "userInteraction": "NONE", "scope": "UNCHANGED", "confidentialityImpact": "NONE", "integrityImpact": "NONE", "availabilityImpact": "HIGH", "baseScore": 5.5, "baseSeverity": "MEDIUM"}, "exploitabilityScore": 1.8, "impactScore": 3.6}, {"source": "security-advisories@github.com", "type": "Secondary", "cvssData": {"version": "3.1", "vectorString": "CVSS:3.1/AV:L/AC:H/PR:L/UI:N/S:U/C:N/I:N/A:L", "attackVector": "LOCAL", "attackComplexity": "HIGH", "privilegesRequired": "LOW", "userInteraction": "NONE", "scope": "UNCHANGED", "confidentialityImpact": "NONE", "integrityImpact": "NONE", "availabilityImpact": "LOW", "baseScore": 2.5, "baseSeverity": "LOW"}, "exploitabilityScore": 1.0, "impactScore": 1.4}], "cvssMetricV2": [{"source": "nvd@nist.gov", "type": "Primary", "cvssData": {"version": "2.0", "vectorString": "AV:L/AC:L/Au:N/C:N/I:N/A:P", "accessVector": "LOCAL", "accessComplexity": "LOW", "authentication": "NONE", "confidentialityImpact": "NONE", "integrityImpact": "NONE", "availabilityImpact": "PARTIAL", "baseScore": 2.1}, "baseSeverity": "LOW", "exploitabilityScore": 3.9, "impactScore": 2.9, "acInsufInfo": false, "obtainAllPrivilege": false, "obtainUserPrivilege": false, "obtainOtherPrivilege": false, "userInteractionRequired": false}]}, "weaknesses": [{"source": "nvd@nist.gov", "type": "Primary", "description": [{"lang": "en", "value": "CWE-787"}]}, {"source": "security-advisories@github.com", "type": "Secondary", "description": [{"lang": "en", "value": "CWE-119"}]}], "configurations": [{"nodes": [{"operator": "OR", "negate": false, "cpeMatch": [{"vulnerable": true, "criteria": "cpe:2.3:a:google:tensorflow:*:*:*:*:*:*:*:*", "versionEndIncluding": "2.1.4", "matchCriteriaId": "098D203F-851D-4C34-8D66-88EDEEC2021D"}, {"vulnerable": true, "criteria": "cpe:2.3:a:google:tensorflow:*:*:*:*:*:*:*:*", "versionStartIncluding": "2.2.0", "versionEndExcluding": "2.2.3", "matchCriteriaId": "64ABA90C-0649-4BB0-89C9-83C14BBDCC0F"}, {"vulnerable": true, "criteria": "cpe:2.3:a:google:tensorflow:*:*:*:*:*:*:*:*", "versionStartIncluding": "2.3.0", "versionEndExcluding": "2.3.3", "matchCriteriaId": "0F83E0CF-CBF6-4C24-8683-3E7A5DC95BA9"}, {"vulnerable": true, "criteria": "cpe:2.3:a:google:tensorflow:*:*:*:*:*:*:*:*", "versionStartIncluding": "2.4.0", "versionEndExcluding": "2.4.2", "matchCriteriaId": "8259531B-A8AC-4F8B-B60F-B69DE4767C03"}]}]}], "references": [{"url": "https://github.com/tensorflow/tensorflow/commit/ecf768cbe50cedc0a45ce1ee223146a3d3d26d23", "source": "security-advisories@github.com", "tags": ["Patch", "Third Party Advisory"]}, {"url": "https://github.com/tensorflow/tensorflow/security/advisories/GHSA-6qgm-fv6v-rfpv", "source": "security-advisories@github.com", "tags": ["Exploit", "Patch", "Third Party Advisory"]}]}, "github_commit_url": "https://github.com/tensorflow/tensorflow/commit/ecf768cbe50cedc0a45ce1ee223146a3d3d26d23"}}