{
  "design": {
    "design_info": {
      "boundary_crc": "0x73A053CF69A41E36",
      "device": "xczu6cg-ffvb1156-1-e",
      "gen_directory": "../../../../wib_zu6cg.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.2.2",
      "validated": "true"
    },
    "design_tree": {
      "coldata_fast_cmd_0": "",
      "coldata_i2c_dual0": {
        "coldata_i2c_0": "",
        "util_ds_buf_0": ""
      },
      "coldata_i2c_dual1": {
        "coldata_i2c_0": "",
        "util_ds_buf_0": ""
      },
      "coldata_i2c_dual2": {
        "coldata_i2c_0": "",
        "util_ds_buf_0": ""
      },
      "coldata_i2c_dual3": {
        "coldata_i2c_0": "",
        "util_ds_buf_0": ""
      },
      "dbg": {
        "debug_bridge_0": "",
        "debug_bridge_1": ""
      },
      "dyn_phase_adjust_0": "",
      "reg_bank_64_0": "",
      "rst_ps8_0_99M": "",
      "axi_gpio_1": "",
      "axi_iic_0": "",
      "i2c_clk_phase": "",
      "ps8_0_axi_periph": {
        "xbar": "",
        "tier2_xbar_0": "",
        "tier2_xbar_1": "",
        "tier2_xbar_2": "",
        "i00_couplers": {},
        "i01_couplers": {},
        "i02_couplers": {},
        "s00_couplers": {},
        "m00_couplers": {
          "auto_ds": ""
        },
        "m01_couplers": {
          "auto_ds": "",
          "auto_pc": ""
        },
        "m02_couplers": {
          "auto_ds": "",
          "auto_pc": ""
        },
        "m03_couplers": {
          "auto_ds": "",
          "auto_pc": ""
        },
        "m04_couplers": {
          "auto_ds": ""
        },
        "m05_couplers": {
          "auto_ds": "",
          "auto_pc": ""
        },
        "m06_couplers": {
          "auto_ds": ""
        },
        "m07_couplers": {
          "auto_ds": "",
          "auto_pc": ""
        },
        "m08_couplers": {
          "auto_ds": ""
        },
        "m09_couplers": {
          "auto_ds": "",
          "auto_pc": ""
        },
        "m10_couplers": {
          "auto_ds": ""
        },
        "m11_couplers": {
          "auto_ds": "",
          "auto_pc": ""
        },
        "m12_couplers": {
          "auto_ds": "",
          "auto_pc": ""
        },
        "m13_couplers": {
          "auto_ds": "",
          "auto_pc": ""
        },
        "m14_couplers": {
          "auto_ds": "",
          "auto_pc": ""
        },
        "m15_couplers": {
          "auto_ds": ""
        },
        "m16_couplers": {
          "auto_ds": ""
        },
        "m17_couplers": {
          "auto_ds": ""
        },
        "m18_couplers": {}
      },
      "zynq_ultra_ps_e_0": "",
      "daq_spy_all": {
        "daq_spy_1": {
          "axi_bram_ctrl_0": "",
          "daq_spy_control_0": ""
        },
        "daq_spy_3": {
          "axi_bram_ctrl_0": "",
          "daq_spy_control_0": ""
        },
        "daq_spy_4": {
          "axi_bram_ctrl_0": "",
          "daq_spy_control_0": ""
        },
        "daq_spy_5": {
          "axi_bram_ctrl_0": "",
          "daq_spy_control_0": ""
        },
        "daq_spy_6": {
          "axi_bram_ctrl_0": "",
          "daq_spy_control_0": ""
        },
        "daq_spy_7": {
          "axi_bram_ctrl_0": "",
          "daq_spy_control_0": ""
        },
        "daq_spy_0": {
          "axi_bram_ctrl_0": "",
          "daq_spy_control_0": ""
        },
        "daq_spy_2": {
          "axi_bram_ctrl_0": "",
          "daq_spy_control_0": ""
        }
      },
      "xlconcat_0": "",
      "tx_mux_wib_tux_0": ""
    },
    "interface_ports": {
      "WIB_LED": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0",
        "port_maps": {
          "TRI_O": {
            "physical_name": "WIB_LED_tri_o",
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "iic_rtl_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:iic:1.0",
        "vlnv": "xilinx.com:interface:iic_rtl:1.0",
        "port_maps": {
          "SCL_I": {
            "physical_name": "iic_rtl_0_scl_i",
            "direction": "I"
          },
          "SCL_O": {
            "physical_name": "iic_rtl_0_scl_o",
            "direction": "O"
          },
          "SCL_T": {
            "physical_name": "iic_rtl_0_scl_t",
            "direction": "O"
          },
          "SDA_I": {
            "physical_name": "iic_rtl_0_sda_i",
            "direction": "I"
          },
          "SDA_O": {
            "physical_name": "iic_rtl_0_sda_o",
            "direction": "O"
          },
          "SDA_T": {
            "physical_name": "iic_rtl_0_sda_t",
            "direction": "O"
          }
        }
      },
      "hermes_refclk": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "125"
          }
        },
        "port_maps": {
          "CLK_P": {
            "physical_name": "hermes_refclk_clk_p",
            "direction": "I"
          },
          "CLK_N": {
            "physical_name": "hermes_refclk_clk_n",
            "direction": "I"
          }
        }
      },
      "ddi0": {
        "mode": "Slave",
        "vlnv_bus_definition": "UF:user:deimos_data_input:1.0",
        "vlnv": "UF:user:deimos_data_input_rtl:1.0",
        "port_maps": {
          "d": {
            "physical_name": "ddi0_d",
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "d_valid": {
            "physical_name": "ddi0_d_valid",
            "direction": "I"
          },
          "d_last": {
            "physical_name": "ddi0_d_last",
            "direction": "I"
          }
        }
      },
      "ddi6": {
        "mode": "Slave",
        "vlnv_bus_definition": "UF:user:deimos_data_input:1.0",
        "vlnv": "UF:user:deimos_data_input_rtl:1.0",
        "port_maps": {
          "d": {
            "physical_name": "ddi6_d",
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "d_valid": {
            "physical_name": "ddi6_d_valid",
            "direction": "I"
          },
          "d_last": {
            "physical_name": "ddi6_d_last",
            "direction": "I"
          }
        }
      },
      "ddi5": {
        "mode": "Slave",
        "vlnv_bus_definition": "UF:user:deimos_data_input:1.0",
        "vlnv": "UF:user:deimos_data_input_rtl:1.0",
        "port_maps": {
          "d": {
            "physical_name": "ddi5_d",
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "d_valid": {
            "physical_name": "ddi5_d_valid",
            "direction": "I"
          },
          "d_last": {
            "physical_name": "ddi5_d_last",
            "direction": "I"
          }
        }
      },
      "ddi1": {
        "mode": "Slave",
        "vlnv_bus_definition": "UF:user:deimos_data_input:1.0",
        "vlnv": "UF:user:deimos_data_input_rtl:1.0",
        "port_maps": {
          "d": {
            "physical_name": "ddi1_d",
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "d_valid": {
            "physical_name": "ddi1_d_valid",
            "direction": "I"
          },
          "d_last": {
            "physical_name": "ddi1_d_last",
            "direction": "I"
          }
        }
      },
      "ddi2": {
        "mode": "Slave",
        "vlnv_bus_definition": "UF:user:deimos_data_input:1.0",
        "vlnv": "UF:user:deimos_data_input_rtl:1.0",
        "port_maps": {
          "d": {
            "physical_name": "ddi2_d",
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "d_valid": {
            "physical_name": "ddi2_d_valid",
            "direction": "I"
          },
          "d_last": {
            "physical_name": "ddi2_d_last",
            "direction": "I"
          }
        }
      },
      "ddi3": {
        "mode": "Slave",
        "vlnv_bus_definition": "UF:user:deimos_data_input:1.0",
        "vlnv": "UF:user:deimos_data_input_rtl:1.0",
        "port_maps": {
          "d": {
            "physical_name": "ddi3_d",
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "d_valid": {
            "physical_name": "ddi3_d_valid",
            "direction": "I"
          },
          "d_last": {
            "physical_name": "ddi3_d_last",
            "direction": "I"
          }
        }
      },
      "ddi4": {
        "mode": "Slave",
        "vlnv_bus_definition": "UF:user:deimos_data_input:1.0",
        "vlnv": "UF:user:deimos_data_input_rtl:1.0",
        "port_maps": {
          "d": {
            "physical_name": "ddi4_d",
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "d_valid": {
            "physical_name": "ddi4_d_valid",
            "direction": "I"
          },
          "d_last": {
            "physical_name": "ddi4_d_last",
            "direction": "I"
          }
        }
      },
      "ddi7": {
        "mode": "Slave",
        "vlnv_bus_definition": "UF:user:deimos_data_input:1.0",
        "vlnv": "UF:user:deimos_data_input_rtl:1.0",
        "port_maps": {
          "d": {
            "physical_name": "ddi7_d",
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "d_valid": {
            "physical_name": "ddi7_d_valid",
            "direction": "I"
          },
          "d_last": {
            "physical_name": "ddi7_d_last",
            "direction": "I"
          }
        }
      },
      "hermes0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:sgmii:1.0",
        "vlnv": "xilinx.com:interface:sgmii_rtl:1.0",
        "port_maps": {
          "TXN": {
            "physical_name": "hermes0_txn",
            "direction": "O"
          },
          "RXN": {
            "physical_name": "hermes0_rxn",
            "direction": "I"
          },
          "TXP": {
            "physical_name": "hermes0_txp",
            "direction": "O"
          },
          "RXP": {
            "physical_name": "hermes0_rxp",
            "direction": "I"
          }
        }
      },
      "hermes1": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:sgmii:1.0",
        "vlnv": "xilinx.com:interface:sgmii_rtl:1.0",
        "port_maps": {
          "TXN": {
            "physical_name": "hermes1_txn",
            "direction": "O"
          },
          "RXN": {
            "physical_name": "hermes1_rxn",
            "direction": "I"
          },
          "TXP": {
            "physical_name": "hermes1_txp",
            "direction": "O"
          },
          "RXP": {
            "physical_name": "hermes1_rxp",
            "direction": "I"
          }
        }
      }
    },
    "ports": {
      "AXI_CLK_OUT": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_zynq_ultra_ps_e_0_0_pl_clk0",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "user_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "AXI_RSTn": {
        "type": "rst",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "const_prop"
          }
        }
      },
      "daq_spy_reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "fastcommand_out_n_0": {
        "direction": "O"
      },
      "fastcommand_out_p_0": {
        "direction": "O"
      },
      "ps_en_in": {
        "direction": "I"
      },
      "ps_locked": {
        "direction": "O"
      },
      "ps_reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "reg_ro": {
        "direction": "I",
        "left": "1023",
        "right": "0"
      },
      "reg_rw": {
        "direction": "O",
        "left": "1023",
        "right": "0"
      },
      "scl_n_0": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "scl_n_1": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "scl_n_2": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "scl_n_3": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "scl_p_0": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "scl_p_1": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "scl_p_2": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "scl_p_3": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "sda_in_n_0": {
        "direction": "I"
      },
      "sda_in_n_2": {
        "direction": "I"
      },
      "sda_in_n_4": {
        "direction": "I"
      },
      "sda_in_n_6": {
        "direction": "I"
      },
      "sda_in_p_0": {
        "direction": "I"
      },
      "sda_in_p_2": {
        "direction": "I"
      },
      "sda_in_p_4": {
        "direction": "I"
      },
      "sda_in_p_6": {
        "direction": "I"
      },
      "sda_out_n_0": {
        "direction": "O"
      },
      "sda_out_n_2": {
        "direction": "O"
      },
      "sda_out_n_4": {
        "direction": "O"
      },
      "sda_out_n_6": {
        "direction": "O"
      },
      "sda_out_p_0": {
        "direction": "O"
      },
      "sda_out_p_2": {
        "direction": "O"
      },
      "sda_out_p_4": {
        "direction": "O"
      },
      "sda_out_p_6": {
        "direction": "O"
      },
      "spy_rec_time": {
        "direction": "I",
        "left": "14",
        "right": "0"
      },
      "pl_clk_10M": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_zynq_ultra_ps_e_0_0_pl_clk1",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "10000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "cmd_bit_idle": {
        "direction": "I"
      },
      "cmd_bit_edge": {
        "direction": "I"
      },
      "cmd_bit_sync": {
        "direction": "I"
      },
      "cmd_bit_act": {
        "direction": "I"
      },
      "cmd_bit_reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "cmd_bit_adc_reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "cmd_bit_trigger": {
        "direction": "I"
      },
      "fastcommand_out": {
        "direction": "O"
      },
      "sda_in_out": {
        "direction": "O"
      },
      "sda_out_out": {
        "direction": "O"
      },
      "scl_out": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "ts_clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_ts_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "62500000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "ts_tstamp": {
        "direction": "I",
        "left": "63",
        "right": "0"
      },
      "ts_rst": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "ddi_clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "daq_spy_reset:daq_spy_reset_0:ts_rst"
          },
          "CLK_DOMAIN": {
            "value": "design_1_ddi_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "62500000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "spy_addr_3": {
        "direction": "O",
        "left": "14",
        "right": "0"
      },
      "spy_addr_6": {
        "direction": "O",
        "left": "14",
        "right": "0"
      },
      "spy_addr_4": {
        "direction": "O",
        "left": "14",
        "right": "0"
      },
      "daq_spy_full_4": {
        "direction": "O"
      },
      "spy_addr_5": {
        "direction": "O",
        "left": "14",
        "right": "0"
      },
      "daq_spy_full_5": {
        "direction": "O"
      },
      "daq_spy_full_6": {
        "direction": "O"
      },
      "daq_spy_full_1": {
        "direction": "O"
      },
      "daq_spy_full_7": {
        "direction": "O"
      },
      "daq_spy_full_3": {
        "direction": "O"
      },
      "spy_addr_0": {
        "direction": "O",
        "left": "14",
        "right": "0"
      },
      "spy_addr_7": {
        "direction": "O",
        "left": "14",
        "right": "0"
      },
      "spy_addr_2": {
        "direction": "O",
        "left": "14",
        "right": "0"
      },
      "spy_addr_1": {
        "direction": "O",
        "left": "14",
        "right": "0"
      },
      "daq_spy_full_0": {
        "direction": "O"
      },
      "daq_spy_full_2": {
        "direction": "O"
      },
      "ext_port_addr_0": {
        "direction": "I",
        "left": "15",
        "right": "0"
      },
      "ext_mac_addr_0": {
        "direction": "I",
        "left": "47",
        "right": "0"
      },
      "ext_mac_addr_1": {
        "direction": "I",
        "left": "47",
        "right": "0"
      },
      "ext_ip_addr_1": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "ext_ip_addr_0": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "ext_port_addr_1": {
        "direction": "I",
        "left": "15",
        "right": "0"
      }
    },
    "components": {
      "coldata_fast_cmd_0": {
        "vlnv": "user.org:user:coldata_fast_cmd:1.0",
        "xci_name": "design_1_coldata_fast_cmd_0_0",
        "xci_path": "ip/design_1_coldata_fast_cmd_0_0/design_1_coldata_fast_cmd_0_0.xci",
        "inst_hier_path": "coldata_fast_cmd_0"
      },
      "coldata_i2c_dual0": {
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "scl_out": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "clk62p5": {
            "direction": "I"
          },
          "s00_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s00_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "scl_n_0": {
            "type": "clk",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "scl_p_0": {
            "type": "clk",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "sda_in_n_0": {
            "direction": "I"
          },
          "sda_in_out": {
            "direction": "O"
          },
          "sda_in_p_0": {
            "direction": "I"
          },
          "sda_out_n_0": {
            "direction": "O"
          },
          "sda_out_out": {
            "direction": "O"
          },
          "sda_out_p_0": {
            "direction": "O"
          }
        },
        "components": {
          "coldata_i2c_0": {
            "vlnv": "user.org:user:coldata_i2c:1.0",
            "xci_name": "design_1_coldata_i2c_0_0",
            "xci_path": "ip/design_1_coldata_i2c_0_0/design_1_coldata_i2c_0_0.xci",
            "inst_hier_path": "coldata_i2c_dual0/coldata_i2c_0"
          },
          "util_ds_buf_0": {
            "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
            "xci_name": "design_1_util_ds_buf_0_0",
            "xci_path": "ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0.xci",
            "inst_hier_path": "coldata_i2c_dual0/util_ds_buf_0",
            "parameters": {
              "C_BUF_TYPE": {
                "value": "OBUFDS"
              }
            }
          }
        },
        "interface_nets": {
          "ps8_0_axi_periph_M01_AXI": {
            "interface_ports": [
              "S00_AXI",
              "coldata_i2c_0/S00_AXI"
            ]
          }
        },
        "nets": {
          "clk62p5_1": {
            "ports": [
              "clk62p5",
              "coldata_i2c_0/clk62p5"
            ]
          },
          "coldata_i2c_0_scl": {
            "ports": [
              "coldata_i2c_0/scl",
              "util_ds_buf_0/OBUF_IN"
            ]
          },
          "coldata_i2c_0_scl_out": {
            "ports": [
              "coldata_i2c_0/scl_out",
              "scl_out"
            ]
          },
          "coldata_i2c_0_sda_in_out": {
            "ports": [
              "coldata_i2c_0/sda_in_out",
              "sda_in_out"
            ]
          },
          "coldata_i2c_0_sda_out_n": {
            "ports": [
              "coldata_i2c_0/sda_out_n",
              "sda_out_n_0"
            ]
          },
          "coldata_i2c_0_sda_out_out": {
            "ports": [
              "coldata_i2c_0/sda_out_out",
              "sda_out_out"
            ]
          },
          "coldata_i2c_0_sda_out_p": {
            "ports": [
              "coldata_i2c_0/sda_out_p",
              "sda_out_p_0"
            ]
          },
          "rst_ps8_0_99M_peripheral_aresetn": {
            "ports": [
              "s00_axi_aresetn",
              "coldata_i2c_0/s00_axi_aresetn"
            ]
          },
          "sda_in_n_0_1": {
            "ports": [
              "sda_in_n_0",
              "coldata_i2c_0/sda_in_n"
            ]
          },
          "sda_in_p_0_1": {
            "ports": [
              "sda_in_p_0",
              "coldata_i2c_0/sda_in_p"
            ]
          },
          "util_ds_buf_0_OBUF_DS_N": {
            "ports": [
              "util_ds_buf_0/OBUF_DS_N",
              "scl_n_0"
            ]
          },
          "util_ds_buf_0_OBUF_DS_P": {
            "ports": [
              "util_ds_buf_0/OBUF_DS_P",
              "scl_p_0"
            ]
          },
          "zynq_ultra_ps_e_0_pl_clk0": {
            "ports": [
              "s00_axi_aclk",
              "coldata_i2c_0/s00_axi_aclk"
            ]
          }
        }
      },
      "coldata_i2c_dual1": {
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "clk62p5": {
            "direction": "I"
          },
          "s00_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s00_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "scl_n_0": {
            "type": "clk",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "scl_p_0": {
            "type": "clk",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "sda_in_n_0": {
            "direction": "I"
          },
          "sda_in_p_0": {
            "direction": "I"
          },
          "sda_out_n_0": {
            "direction": "O"
          },
          "sda_out_p_0": {
            "direction": "O"
          }
        },
        "components": {
          "coldata_i2c_0": {
            "vlnv": "user.org:user:coldata_i2c:1.0",
            "xci_name": "design_1_coldata_i2c_0_1",
            "xci_path": "ip/design_1_coldata_i2c_0_1/design_1_coldata_i2c_0_1.xci",
            "inst_hier_path": "coldata_i2c_dual1/coldata_i2c_0"
          },
          "util_ds_buf_0": {
            "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
            "xci_name": "design_1_util_ds_buf_0_1",
            "xci_path": "ip/design_1_util_ds_buf_0_1/design_1_util_ds_buf_0_1.xci",
            "inst_hier_path": "coldata_i2c_dual1/util_ds_buf_0",
            "parameters": {
              "C_BUF_TYPE": {
                "value": "OBUFDS"
              }
            }
          }
        },
        "interface_nets": {
          "ps8_0_axi_periph_M01_AXI": {
            "interface_ports": [
              "S00_AXI",
              "coldata_i2c_0/S00_AXI"
            ]
          }
        },
        "nets": {
          "clk62p5_1": {
            "ports": [
              "clk62p5",
              "coldata_i2c_0/clk62p5"
            ]
          },
          "coldata_i2c_0_scl": {
            "ports": [
              "coldata_i2c_0/scl",
              "util_ds_buf_0/OBUF_IN"
            ]
          },
          "coldata_i2c_0_sda_out_n": {
            "ports": [
              "coldata_i2c_0/sda_out_n",
              "sda_out_n_0"
            ]
          },
          "coldata_i2c_0_sda_out_p": {
            "ports": [
              "coldata_i2c_0/sda_out_p",
              "sda_out_p_0"
            ]
          },
          "s00_axi_aresetn_1": {
            "ports": [
              "s00_axi_aresetn",
              "coldata_i2c_0/s00_axi_aresetn"
            ]
          },
          "sda_in_n_0_1": {
            "ports": [
              "sda_in_n_0",
              "coldata_i2c_0/sda_in_n"
            ]
          },
          "sda_in_p_0_1": {
            "ports": [
              "sda_in_p_0",
              "coldata_i2c_0/sda_in_p"
            ]
          },
          "util_ds_buf_0_OBUF_DS_N": {
            "ports": [
              "util_ds_buf_0/OBUF_DS_N",
              "scl_n_0"
            ]
          },
          "util_ds_buf_0_OBUF_DS_P": {
            "ports": [
              "util_ds_buf_0/OBUF_DS_P",
              "scl_p_0"
            ]
          },
          "zynq_ultra_ps_e_0_pl_clk0": {
            "ports": [
              "s00_axi_aclk",
              "coldata_i2c_0/s00_axi_aclk"
            ]
          }
        }
      },
      "coldata_i2c_dual2": {
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "clk62p5": {
            "direction": "I"
          },
          "s00_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s00_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "scl_n_0": {
            "type": "clk",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "scl_p_0": {
            "type": "clk",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "sda_in_n_0": {
            "direction": "I"
          },
          "sda_in_p_0": {
            "direction": "I"
          },
          "sda_out_n_0": {
            "direction": "O"
          },
          "sda_out_p_0": {
            "direction": "O"
          }
        },
        "components": {
          "coldata_i2c_0": {
            "vlnv": "user.org:user:coldata_i2c:1.0",
            "xci_name": "design_1_coldata_i2c_0_2",
            "xci_path": "ip/design_1_coldata_i2c_0_2/design_1_coldata_i2c_0_2.xci",
            "inst_hier_path": "coldata_i2c_dual2/coldata_i2c_0"
          },
          "util_ds_buf_0": {
            "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
            "xci_name": "design_1_util_ds_buf_0_2",
            "xci_path": "ip/design_1_util_ds_buf_0_2/design_1_util_ds_buf_0_2.xci",
            "inst_hier_path": "coldata_i2c_dual2/util_ds_buf_0",
            "parameters": {
              "C_BUF_TYPE": {
                "value": "OBUFDS"
              }
            }
          }
        },
        "interface_nets": {
          "ps8_0_axi_periph_M01_AXI": {
            "interface_ports": [
              "S00_AXI",
              "coldata_i2c_0/S00_AXI"
            ]
          }
        },
        "nets": {
          "clk62p5_1": {
            "ports": [
              "clk62p5",
              "coldata_i2c_0/clk62p5"
            ]
          },
          "coldata_i2c_0_scl": {
            "ports": [
              "coldata_i2c_0/scl",
              "util_ds_buf_0/OBUF_IN"
            ]
          },
          "coldata_i2c_0_sda_out_n": {
            "ports": [
              "coldata_i2c_0/sda_out_n",
              "sda_out_n_0"
            ]
          },
          "coldata_i2c_0_sda_out_p": {
            "ports": [
              "coldata_i2c_0/sda_out_p",
              "sda_out_p_0"
            ]
          },
          "s00_axi_aresetn_1": {
            "ports": [
              "s00_axi_aresetn",
              "coldata_i2c_0/s00_axi_aresetn"
            ]
          },
          "sda_in_n_0_1": {
            "ports": [
              "sda_in_n_0",
              "coldata_i2c_0/sda_in_n"
            ]
          },
          "sda_in_p_0_1": {
            "ports": [
              "sda_in_p_0",
              "coldata_i2c_0/sda_in_p"
            ]
          },
          "util_ds_buf_0_OBUF_DS_N": {
            "ports": [
              "util_ds_buf_0/OBUF_DS_N",
              "scl_n_0"
            ]
          },
          "util_ds_buf_0_OBUF_DS_P": {
            "ports": [
              "util_ds_buf_0/OBUF_DS_P",
              "scl_p_0"
            ]
          },
          "zynq_ultra_ps_e_0_pl_clk0": {
            "ports": [
              "s00_axi_aclk",
              "coldata_i2c_0/s00_axi_aclk"
            ]
          }
        }
      },
      "coldata_i2c_dual3": {
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "clk62p5": {
            "direction": "I"
          },
          "s00_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s00_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "scl_n_0": {
            "type": "clk",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "scl_p_0": {
            "type": "clk",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "sda_in_n_0": {
            "direction": "I"
          },
          "sda_in_p_0": {
            "direction": "I"
          },
          "sda_out_n_0": {
            "direction": "O"
          },
          "sda_out_p_0": {
            "direction": "O"
          }
        },
        "components": {
          "coldata_i2c_0": {
            "vlnv": "user.org:user:coldata_i2c:1.0",
            "xci_name": "design_1_coldata_i2c_0_3",
            "xci_path": "ip/design_1_coldata_i2c_0_3/design_1_coldata_i2c_0_3.xci",
            "inst_hier_path": "coldata_i2c_dual3/coldata_i2c_0"
          },
          "util_ds_buf_0": {
            "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
            "xci_name": "design_1_util_ds_buf_0_3",
            "xci_path": "ip/design_1_util_ds_buf_0_3/design_1_util_ds_buf_0_3.xci",
            "inst_hier_path": "coldata_i2c_dual3/util_ds_buf_0",
            "parameters": {
              "C_BUF_TYPE": {
                "value": "OBUFDS"
              }
            }
          }
        },
        "interface_nets": {
          "ps8_0_axi_periph_M01_AXI": {
            "interface_ports": [
              "S00_AXI",
              "coldata_i2c_0/S00_AXI"
            ]
          }
        },
        "nets": {
          "clk62p5_1": {
            "ports": [
              "clk62p5",
              "coldata_i2c_0/clk62p5"
            ]
          },
          "coldata_i2c_0_scl": {
            "ports": [
              "coldata_i2c_0/scl",
              "util_ds_buf_0/OBUF_IN"
            ]
          },
          "coldata_i2c_0_sda_out_n": {
            "ports": [
              "coldata_i2c_0/sda_out_n",
              "sda_out_n_0"
            ]
          },
          "coldata_i2c_0_sda_out_p": {
            "ports": [
              "coldata_i2c_0/sda_out_p",
              "sda_out_p_0"
            ]
          },
          "s00_axi_aresetn_1": {
            "ports": [
              "s00_axi_aresetn",
              "coldata_i2c_0/s00_axi_aresetn"
            ]
          },
          "sda_in_n_0_1": {
            "ports": [
              "sda_in_n_0",
              "coldata_i2c_0/sda_in_n"
            ]
          },
          "sda_in_p_0_1": {
            "ports": [
              "sda_in_p_0",
              "coldata_i2c_0/sda_in_p"
            ]
          },
          "util_ds_buf_0_OBUF_DS_N": {
            "ports": [
              "util_ds_buf_0/OBUF_DS_N",
              "scl_n_0"
            ]
          },
          "util_ds_buf_0_OBUF_DS_P": {
            "ports": [
              "util_ds_buf_0/OBUF_DS_P",
              "scl_p_0"
            ]
          },
          "zynq_ultra_ps_e_0_pl_clk0": {
            "ports": [
              "s00_axi_aclk",
              "coldata_i2c_0/s00_axi_aclk"
            ]
          }
        }
      },
      "dbg": {
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "AXI_CLK_OUT": {
            "type": "clk",
            "direction": "I"
          },
          "AXI_RSTn": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "debug_bridge_0": {
            "vlnv": "xilinx.com:ip:debug_bridge:3.0",
            "xci_name": "design_1_debug_bridge_0_0",
            "xci_path": "ip/design_1_debug_bridge_0_0/design_1_debug_bridge_0_0.xci",
            "inst_hier_path": "dbg/debug_bridge_0",
            "parameters": {
              "C_DEBUG_MODE": {
                "value": "2"
              },
              "C_NUM_BS_MASTER": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "ADDR_WIDTH": {
                    "value": "16"
                  },
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  }
                },
                "memory_map_ref": "S_AXI"
              },
              "m0_bscan": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:bscan:1.0",
                "vlnv": "xilinx.com:interface:bscan_rtl:1.0"
              }
            },
            "addressing": {
              "memory_maps": {
                "S_AXI": {
                  "address_blocks": {
                    "Reg0": {
                      "base_address": "0x0000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register",
                      "bank_blocks": {
                        "REG;/axi_jtag/s_axi/reg0;xilinx.com:ip:axi_jtag:1.0;/axi_jtag;s_axi;NONE;NONE": {
                          "base_address": "0x0000",
                          "range": "64K",
                          "width": "16",
                          "usage": "register"
                        }
                      }
                    }
                  }
                }
              }
            }
          },
          "debug_bridge_1": {
            "vlnv": "xilinx.com:ip:debug_bridge:3.0",
            "xci_name": "design_1_debug_bridge_1_0",
            "xci_path": "ip/design_1_debug_bridge_1_0/design_1_debug_bridge_1_0.xci",
            "inst_hier_path": "dbg/debug_bridge_1",
            "interface_ports": {
              "S_BSCAN": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:bscan:1.0",
                "vlnv": "xilinx.com:interface:bscan_rtl:1.0"
              }
            }
          }
        },
        "interface_nets": {
          "debug_bridge_0_m0_bscan": {
            "interface_ports": [
              "debug_bridge_0/m0_bscan",
              "debug_bridge_1/S_BSCAN"
            ]
          },
          "ps8_0_axi_periph_M14_AXI": {
            "interface_ports": [
              "S_AXI",
              "debug_bridge_0/S_AXI"
            ]
          }
        },
        "nets": {
          "rst_ps8_0_99M_peripheral_aresetn": {
            "ports": [
              "AXI_RSTn",
              "debug_bridge_0/s_axi_aresetn"
            ]
          },
          "zynq_ultra_ps_e_0_pl_clk0": {
            "ports": [
              "AXI_CLK_OUT",
              "debug_bridge_0/s_axi_aclk",
              "debug_bridge_1/clk"
            ]
          }
        }
      },
      "dyn_phase_adjust_0": {
        "vlnv": "xilinx.com:module_ref:dyn_phase_adjust:1.0",
        "xci_name": "design_1_dyn_phase_adjust_0_0",
        "xci_path": "ip/design_1_dyn_phase_adjust_0_0/design_1_dyn_phase_adjust_0_0.xci",
        "inst_hier_path": "dyn_phase_adjust_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "dyn_phase_adjust",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "62500000",
                "value_src": "user_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_ts_clk",
                "value_src": "default_prop"
              }
            }
          },
          "psen_in": {
            "direction": "I"
          },
          "psen": {
            "direction": "O"
          },
          "psincdec": {
            "direction": "O"
          }
        }
      },
      "reg_bank_64_0": {
        "vlnv": "user.org:user:reg_bank_64:1.0",
        "xci_name": "design_1_reg_bank_64_0_0",
        "xci_path": "ip/design_1_reg_bank_64_0_0/design_1_reg_bank_64_0_0.xci",
        "inst_hier_path": "reg_bank_64_0"
      },
      "rst_ps8_0_99M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "design_1_rst_ps8_0_99M_0",
        "xci_path": "ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0.xci",
        "inst_hier_path": "rst_ps8_0_99M"
      },
      "axi_gpio_1": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "design_1_axi_gpio_1_0",
        "xci_path": "ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.xci",
        "inst_hier_path": "axi_gpio_1",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "0"
          },
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_DOUT_DEFAULT": {
            "value": "0x0000005a"
          },
          "GPIO_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "axi_iic_0": {
        "vlnv": "xilinx.com:ip:axi_iic:2.1",
        "xci_name": "design_1_axi_iic_0_0",
        "xci_path": "ip/design_1_axi_iic_0_0/design_1_axi_iic_0_0.xci",
        "inst_hier_path": "axi_iic_0",
        "parameters": {
          "IIC_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "i2c_clk_phase": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_1_i2c_clk_phase_0",
        "xci_path": "ip/design_1_i2c_clk_phase_0/design_1_i2c_clk_phase_0.xci",
        "inst_hier_path": "i2c_clk_phase",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "160.0"
          },
          "CLKOUT1_JITTER": {
            "value": "142.224"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "131.709"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "62.5"
          },
          "CLK_OUT1_USE_FINE_PS_GUI": {
            "value": "true"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "19.000"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "16.000"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.0"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "19.000"
          },
          "MMCM_CLKOUT0_USE_FINE_PS": {
            "value": "true"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "1"
          },
          "USE_DYN_PHASE_SHIFT": {
            "value": "true"
          }
        }
      },
      "ps8_0_axi_periph": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip/design_1_ps8_0_axi_periph_0/design_1_ps8_0_axi_periph_0.xci",
        "inst_hier_path": "ps8_0_axi_periph",
        "xci_name": "design_1_ps8_0_axi_periph_0",
        "parameters": {
          "NUM_MI": {
            "value": "19"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M06_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M07_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M08_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M09_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M10_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M11_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M12_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M13_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M14_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M15_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M16_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M17_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M18_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M04_ARESETN"
              }
            }
          },
          "M04_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M05_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M05_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M05_ARESETN"
              }
            }
          },
          "M05_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M06_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M06_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M06_ARESETN"
              }
            }
          },
          "M06_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M07_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M07_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M07_ARESETN"
              }
            }
          },
          "M07_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M08_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M08_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M08_ARESETN"
              }
            }
          },
          "M08_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M09_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M09_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M09_ARESETN"
              }
            }
          },
          "M09_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M10_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M10_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M10_ARESETN"
              }
            }
          },
          "M10_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M11_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M11_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M11_ARESETN"
              }
            }
          },
          "M11_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M12_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M12_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M12_ARESETN"
              }
            }
          },
          "M12_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M13_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M13_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M13_ARESETN"
              }
            }
          },
          "M13_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M14_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M14_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M14_ARESETN"
              }
            }
          },
          "M14_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M15_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M15_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M15_ARESETN"
              }
            }
          },
          "M15_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M16_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M16_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M16_ARESETN"
              }
            }
          },
          "M16_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M17_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M17_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M17_ARESETN"
              }
            }
          },
          "M17_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M18_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M18_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M18_ARESETN"
              }
            }
          },
          "M18_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "design_1_xbar_0",
            "xci_path": "ip/design_1_xbar_0/design_1_xbar_0.xci",
            "inst_hier_path": "ps8_0_axi_periph/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "3"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI"
                ]
              }
            }
          },
          "tier2_xbar_0": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "design_1_tier2_xbar_0_0",
            "xci_path": "ip/design_1_tier2_xbar_0_0/design_1_tier2_xbar_0_0.xci",
            "inst_hier_path": "ps8_0_axi_periph/tier2_xbar_0",
            "parameters": {
              "NUM_MI": {
                "value": "8"
              },
              "NUM_SI": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI",
                  "M04_AXI",
                  "M05_AXI",
                  "M06_AXI",
                  "M07_AXI"
                ]
              }
            }
          },
          "tier2_xbar_1": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "design_1_tier2_xbar_1_0",
            "xci_path": "ip/design_1_tier2_xbar_1_0/design_1_tier2_xbar_1_0.xci",
            "inst_hier_path": "ps8_0_axi_periph/tier2_xbar_1",
            "parameters": {
              "NUM_MI": {
                "value": "8"
              },
              "NUM_SI": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI",
                  "M04_AXI",
                  "M05_AXI",
                  "M06_AXI",
                  "M07_AXI"
                ]
              }
            }
          },
          "tier2_xbar_2": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "design_1_tier2_xbar_2_0",
            "xci_path": "ip/design_1_tier2_xbar_2_0/design_1_tier2_xbar_2_0.xci",
            "inst_hier_path": "ps8_0_axi_periph/tier2_xbar_2",
            "parameters": {
              "NUM_MI": {
                "value": "3"
              },
              "NUM_SI": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI"
                ]
              }
            }
          },
          "i00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "i00_couplers_to_i00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "i01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "i01_couplers_to_i01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "i02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "i02_couplers_to_i02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "design_1_auto_ds_0",
                "xci_path": "ip/design_1_auto_ds_0/design_1_auto_ds_0.xci",
                "inst_hier_path": "ps8_0_axi_periph/m00_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "64"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "128"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ds_to_m00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_ds/M_AXI"
                ]
              },
              "m00_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "design_1_auto_ds_1",
                "xci_path": "ip/design_1_auto_ds_1/design_1_auto_ds_1.xci",
                "inst_hier_path": "ps8_0_axi_periph/m01_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "128"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "design_1_auto_pc_0",
                "xci_path": "ip/design_1_auto_pc_0/design_1_auto_pc_0.xci",
                "inst_hier_path": "ps8_0_axi_periph/m01_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ds_to_auto_pc": {
                "interface_ports": [
                  "auto_ds/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m01_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m01_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "design_1_auto_ds_2",
                "xci_path": "ip/design_1_auto_ds_2/design_1_auto_ds_2.xci",
                "inst_hier_path": "ps8_0_axi_periph/m02_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "128"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "design_1_auto_pc_1",
                "xci_path": "ip/design_1_auto_pc_1/design_1_auto_pc_1.xci",
                "inst_hier_path": "ps8_0_axi_periph/m02_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ds_to_auto_pc": {
                "interface_ports": [
                  "auto_ds/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m02_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m02_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "design_1_auto_ds_3",
                "xci_path": "ip/design_1_auto_ds_3/design_1_auto_ds_3.xci",
                "inst_hier_path": "ps8_0_axi_periph/m03_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "128"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "design_1_auto_pc_2",
                "xci_path": "ip/design_1_auto_pc_2/design_1_auto_pc_2.xci",
                "inst_hier_path": "ps8_0_axi_periph/m03_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ds_to_auto_pc": {
                "interface_ports": [
                  "auto_ds/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m03_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m03_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "design_1_auto_ds_4",
                "xci_path": "ip/design_1_auto_ds_4/design_1_auto_ds_4.xci",
                "inst_hier_path": "ps8_0_axi_periph/m04_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "64"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "128"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ds_to_m04_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_ds/M_AXI"
                ]
              },
              "m04_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn"
                ]
              }
            }
          },
          "m05_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "design_1_auto_ds_5",
                "xci_path": "ip/design_1_auto_ds_5/design_1_auto_ds_5.xci",
                "inst_hier_path": "ps8_0_axi_periph/m05_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "128"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "design_1_auto_pc_3",
                "xci_path": "ip/design_1_auto_pc_3/design_1_auto_pc_3.xci",
                "inst_hier_path": "ps8_0_axi_periph/m05_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ds_to_auto_pc": {
                "interface_ports": [
                  "auto_ds/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m05_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m05_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m06_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "design_1_auto_ds_6",
                "xci_path": "ip/design_1_auto_ds_6/design_1_auto_ds_6.xci",
                "inst_hier_path": "ps8_0_axi_periph/m06_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "64"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "128"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ds_to_m06_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_ds/M_AXI"
                ]
              },
              "m06_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn"
                ]
              }
            }
          },
          "m07_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "design_1_auto_ds_7",
                "xci_path": "ip/design_1_auto_ds_7/design_1_auto_ds_7.xci",
                "inst_hier_path": "ps8_0_axi_periph/m07_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "128"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "design_1_auto_pc_4",
                "xci_path": "ip/design_1_auto_pc_4/design_1_auto_pc_4.xci",
                "inst_hier_path": "ps8_0_axi_periph/m07_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ds_to_auto_pc": {
                "interface_ports": [
                  "auto_ds/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m07_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m07_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m08_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "design_1_auto_ds_8",
                "xci_path": "ip/design_1_auto_ds_8/design_1_auto_ds_8.xci",
                "inst_hier_path": "ps8_0_axi_periph/m08_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "64"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "128"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ds_to_m08_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_ds/M_AXI"
                ]
              },
              "m08_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn"
                ]
              }
            }
          },
          "m09_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "design_1_auto_ds_9",
                "xci_path": "ip/design_1_auto_ds_9/design_1_auto_ds_9.xci",
                "inst_hier_path": "ps8_0_axi_periph/m09_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "128"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "design_1_auto_pc_5",
                "xci_path": "ip/design_1_auto_pc_5/design_1_auto_pc_5.xci",
                "inst_hier_path": "ps8_0_axi_periph/m09_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ds_to_auto_pc": {
                "interface_ports": [
                  "auto_ds/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m09_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m09_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m10_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "design_1_auto_ds_10",
                "xci_path": "ip/design_1_auto_ds_10/design_1_auto_ds_10.xci",
                "inst_hier_path": "ps8_0_axi_periph/m10_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "64"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "128"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ds_to_m10_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_ds/M_AXI"
                ]
              },
              "m10_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn"
                ]
              }
            }
          },
          "m11_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "design_1_auto_ds_11",
                "xci_path": "ip/design_1_auto_ds_11/design_1_auto_ds_11.xci",
                "inst_hier_path": "ps8_0_axi_periph/m11_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "128"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "design_1_auto_pc_6",
                "xci_path": "ip/design_1_auto_pc_6/design_1_auto_pc_6.xci",
                "inst_hier_path": "ps8_0_axi_periph/m11_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ds_to_auto_pc": {
                "interface_ports": [
                  "auto_ds/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m11_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m11_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m12_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "design_1_auto_ds_12",
                "xci_path": "ip/design_1_auto_ds_12/design_1_auto_ds_12.xci",
                "inst_hier_path": "ps8_0_axi_periph/m12_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "128"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "design_1_auto_pc_7",
                "xci_path": "ip/design_1_auto_pc_7/design_1_auto_pc_7.xci",
                "inst_hier_path": "ps8_0_axi_periph/m12_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ds_to_auto_pc": {
                "interface_ports": [
                  "auto_ds/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m12_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m12_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m13_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "design_1_auto_ds_13",
                "xci_path": "ip/design_1_auto_ds_13/design_1_auto_ds_13.xci",
                "inst_hier_path": "ps8_0_axi_periph/m13_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "128"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "design_1_auto_pc_8",
                "xci_path": "ip/design_1_auto_pc_8/design_1_auto_pc_8.xci",
                "inst_hier_path": "ps8_0_axi_periph/m13_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ds_to_auto_pc": {
                "interface_ports": [
                  "auto_ds/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m13_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m13_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m14_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "design_1_auto_ds_14",
                "xci_path": "ip/design_1_auto_ds_14/design_1_auto_ds_14.xci",
                "inst_hier_path": "ps8_0_axi_periph/m14_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "128"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "design_1_auto_pc_9",
                "xci_path": "ip/design_1_auto_pc_9/design_1_auto_pc_9.xci",
                "inst_hier_path": "ps8_0_axi_periph/m14_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ds_to_auto_pc": {
                "interface_ports": [
                  "auto_ds/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m14_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m14_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m15_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "design_1_auto_ds_15",
                "xci_path": "ip/design_1_auto_ds_15/design_1_auto_ds_15.xci",
                "inst_hier_path": "ps8_0_axi_periph/m15_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "64"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "128"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ds_to_m15_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_ds/M_AXI"
                ]
              },
              "m15_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn"
                ]
              }
            }
          },
          "m16_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "design_1_auto_ds_16",
                "xci_path": "ip/design_1_auto_ds_16/design_1_auto_ds_16.xci",
                "inst_hier_path": "ps8_0_axi_periph/m16_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "64"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "128"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ds_to_m16_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_ds/M_AXI"
                ]
              },
              "m16_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn"
                ]
              }
            }
          },
          "m17_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "design_1_auto_ds_17",
                "xci_path": "ip/design_1_auto_ds_17/design_1_auto_ds_17.xci",
                "inst_hier_path": "ps8_0_axi_periph/m17_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "64"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "128"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ds_to_m17_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_ds/M_AXI"
                ]
              },
              "m17_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn"
                ]
              }
            }
          },
          "m18_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m18_couplers_to_m18_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "i00_couplers_to_tier2_xbar_0": {
            "interface_ports": [
              "i00_couplers/M_AXI",
              "tier2_xbar_0/S00_AXI"
            ]
          },
          "i01_couplers_to_tier2_xbar_1": {
            "interface_ports": [
              "i01_couplers/M_AXI",
              "tier2_xbar_1/S00_AXI"
            ]
          },
          "i02_couplers_to_tier2_xbar_2": {
            "interface_ports": [
              "i02_couplers/M_AXI",
              "tier2_xbar_2/S00_AXI"
            ]
          },
          "m00_couplers_to_ps8_0_axi_periph": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "m01_couplers_to_ps8_0_axi_periph": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "m02_couplers_to_ps8_0_axi_periph": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "m03_couplers_to_ps8_0_axi_periph": {
            "interface_ports": [
              "M03_AXI",
              "m03_couplers/M_AXI"
            ]
          },
          "m04_couplers_to_ps8_0_axi_periph": {
            "interface_ports": [
              "M04_AXI",
              "m04_couplers/M_AXI"
            ]
          },
          "m05_couplers_to_ps8_0_axi_periph": {
            "interface_ports": [
              "M05_AXI",
              "m05_couplers/M_AXI"
            ]
          },
          "m06_couplers_to_ps8_0_axi_periph": {
            "interface_ports": [
              "M06_AXI",
              "m06_couplers/M_AXI"
            ]
          },
          "m07_couplers_to_ps8_0_axi_periph": {
            "interface_ports": [
              "M07_AXI",
              "m07_couplers/M_AXI"
            ]
          },
          "m08_couplers_to_ps8_0_axi_periph": {
            "interface_ports": [
              "M08_AXI",
              "m08_couplers/M_AXI"
            ]
          },
          "m09_couplers_to_ps8_0_axi_periph": {
            "interface_ports": [
              "M09_AXI",
              "m09_couplers/M_AXI"
            ]
          },
          "m10_couplers_to_ps8_0_axi_periph": {
            "interface_ports": [
              "M10_AXI",
              "m10_couplers/M_AXI"
            ]
          },
          "m11_couplers_to_ps8_0_axi_periph": {
            "interface_ports": [
              "M11_AXI",
              "m11_couplers/M_AXI"
            ]
          },
          "m12_couplers_to_ps8_0_axi_periph": {
            "interface_ports": [
              "M12_AXI",
              "m12_couplers/M_AXI"
            ]
          },
          "m13_couplers_to_ps8_0_axi_periph": {
            "interface_ports": [
              "M13_AXI",
              "m13_couplers/M_AXI"
            ]
          },
          "m14_couplers_to_ps8_0_axi_periph": {
            "interface_ports": [
              "M14_AXI",
              "m14_couplers/M_AXI"
            ]
          },
          "m15_couplers_to_ps8_0_axi_periph": {
            "interface_ports": [
              "M15_AXI",
              "m15_couplers/M_AXI"
            ]
          },
          "m16_couplers_to_ps8_0_axi_periph": {
            "interface_ports": [
              "M16_AXI",
              "m16_couplers/M_AXI"
            ]
          },
          "m17_couplers_to_ps8_0_axi_periph": {
            "interface_ports": [
              "M17_AXI",
              "m17_couplers/M_AXI"
            ]
          },
          "m18_couplers_to_ps8_0_axi_periph": {
            "interface_ports": [
              "M18_AXI",
              "m18_couplers/M_AXI"
            ]
          },
          "ps8_0_axi_periph_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "tier2_xbar_0_to_m00_couplers": {
            "interface_ports": [
              "tier2_xbar_0/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "tier2_xbar_0_to_m01_couplers": {
            "interface_ports": [
              "tier2_xbar_0/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "tier2_xbar_0_to_m02_couplers": {
            "interface_ports": [
              "tier2_xbar_0/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "tier2_xbar_0_to_m03_couplers": {
            "interface_ports": [
              "tier2_xbar_0/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "tier2_xbar_0_to_m04_couplers": {
            "interface_ports": [
              "tier2_xbar_0/M04_AXI",
              "m04_couplers/S_AXI"
            ]
          },
          "tier2_xbar_0_to_m05_couplers": {
            "interface_ports": [
              "tier2_xbar_0/M05_AXI",
              "m05_couplers/S_AXI"
            ]
          },
          "tier2_xbar_0_to_m06_couplers": {
            "interface_ports": [
              "tier2_xbar_0/M06_AXI",
              "m06_couplers/S_AXI"
            ]
          },
          "tier2_xbar_0_to_m07_couplers": {
            "interface_ports": [
              "tier2_xbar_0/M07_AXI",
              "m07_couplers/S_AXI"
            ]
          },
          "tier2_xbar_1_to_m08_couplers": {
            "interface_ports": [
              "tier2_xbar_1/M00_AXI",
              "m08_couplers/S_AXI"
            ]
          },
          "tier2_xbar_1_to_m09_couplers": {
            "interface_ports": [
              "tier2_xbar_1/M01_AXI",
              "m09_couplers/S_AXI"
            ]
          },
          "tier2_xbar_1_to_m10_couplers": {
            "interface_ports": [
              "tier2_xbar_1/M02_AXI",
              "m10_couplers/S_AXI"
            ]
          },
          "tier2_xbar_1_to_m11_couplers": {
            "interface_ports": [
              "tier2_xbar_1/M03_AXI",
              "m11_couplers/S_AXI"
            ]
          },
          "tier2_xbar_1_to_m12_couplers": {
            "interface_ports": [
              "tier2_xbar_1/M04_AXI",
              "m12_couplers/S_AXI"
            ]
          },
          "tier2_xbar_1_to_m13_couplers": {
            "interface_ports": [
              "tier2_xbar_1/M05_AXI",
              "m13_couplers/S_AXI"
            ]
          },
          "tier2_xbar_1_to_m14_couplers": {
            "interface_ports": [
              "tier2_xbar_1/M06_AXI",
              "m14_couplers/S_AXI"
            ]
          },
          "tier2_xbar_1_to_m15_couplers": {
            "interface_ports": [
              "tier2_xbar_1/M07_AXI",
              "m15_couplers/S_AXI"
            ]
          },
          "tier2_xbar_2_to_m16_couplers": {
            "interface_ports": [
              "tier2_xbar_2/M00_AXI",
              "m16_couplers/S_AXI"
            ]
          },
          "tier2_xbar_2_to_m17_couplers": {
            "interface_ports": [
              "tier2_xbar_2/M01_AXI",
              "m17_couplers/S_AXI"
            ]
          },
          "tier2_xbar_2_to_m18_couplers": {
            "interface_ports": [
              "tier2_xbar_2/M02_AXI",
              "m18_couplers/S_AXI"
            ]
          },
          "xbar_to_i00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "i00_couplers/S_AXI"
            ]
          },
          "xbar_to_i01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "i01_couplers/S_AXI"
            ]
          },
          "xbar_to_i02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "i02_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "M01_ACLK_1": {
            "ports": [
              "M01_ACLK",
              "m01_couplers/M_ACLK"
            ]
          },
          "M01_ARESETN_1": {
            "ports": [
              "M01_ARESETN",
              "m01_couplers/M_ARESETN"
            ]
          },
          "M02_ACLK_1": {
            "ports": [
              "M02_ACLK",
              "m02_couplers/M_ACLK"
            ]
          },
          "M02_ARESETN_1": {
            "ports": [
              "M02_ARESETN",
              "m02_couplers/M_ARESETN"
            ]
          },
          "M03_ACLK_1": {
            "ports": [
              "M03_ACLK",
              "m03_couplers/M_ACLK"
            ]
          },
          "M03_ARESETN_1": {
            "ports": [
              "M03_ARESETN",
              "m03_couplers/M_ARESETN"
            ]
          },
          "M04_ACLK_1": {
            "ports": [
              "M04_ACLK",
              "m04_couplers/M_ACLK"
            ]
          },
          "M04_ARESETN_1": {
            "ports": [
              "M04_ARESETN",
              "m04_couplers/M_ARESETN"
            ]
          },
          "M05_ACLK_1": {
            "ports": [
              "M05_ACLK",
              "m05_couplers/M_ACLK"
            ]
          },
          "M05_ARESETN_1": {
            "ports": [
              "M05_ARESETN",
              "m05_couplers/M_ARESETN"
            ]
          },
          "M06_ACLK_1": {
            "ports": [
              "M06_ACLK",
              "m06_couplers/M_ACLK"
            ]
          },
          "M06_ARESETN_1": {
            "ports": [
              "M06_ARESETN",
              "m06_couplers/M_ARESETN"
            ]
          },
          "M07_ACLK_1": {
            "ports": [
              "M07_ACLK",
              "m07_couplers/M_ACLK"
            ]
          },
          "M07_ARESETN_1": {
            "ports": [
              "M07_ARESETN",
              "m07_couplers/M_ARESETN"
            ]
          },
          "M08_ACLK_1": {
            "ports": [
              "M08_ACLK",
              "m08_couplers/M_ACLK"
            ]
          },
          "M08_ARESETN_1": {
            "ports": [
              "M08_ARESETN",
              "m08_couplers/M_ARESETN"
            ]
          },
          "M09_ACLK_1": {
            "ports": [
              "M09_ACLK",
              "m09_couplers/M_ACLK"
            ]
          },
          "M09_ARESETN_1": {
            "ports": [
              "M09_ARESETN",
              "m09_couplers/M_ARESETN"
            ]
          },
          "M10_ACLK_1": {
            "ports": [
              "M10_ACLK",
              "m10_couplers/M_ACLK"
            ]
          },
          "M10_ARESETN_1": {
            "ports": [
              "M10_ARESETN",
              "m10_couplers/M_ARESETN"
            ]
          },
          "M11_ACLK_1": {
            "ports": [
              "M11_ACLK",
              "m11_couplers/M_ACLK"
            ]
          },
          "M11_ARESETN_1": {
            "ports": [
              "M11_ARESETN",
              "m11_couplers/M_ARESETN"
            ]
          },
          "M12_ACLK_1": {
            "ports": [
              "M12_ACLK",
              "m12_couplers/M_ACLK"
            ]
          },
          "M12_ARESETN_1": {
            "ports": [
              "M12_ARESETN",
              "m12_couplers/M_ARESETN"
            ]
          },
          "M13_ACLK_1": {
            "ports": [
              "M13_ACLK",
              "m13_couplers/M_ACLK"
            ]
          },
          "M13_ARESETN_1": {
            "ports": [
              "M13_ARESETN",
              "m13_couplers/M_ARESETN"
            ]
          },
          "M14_ACLK_1": {
            "ports": [
              "M14_ACLK",
              "m14_couplers/M_ACLK"
            ]
          },
          "M14_ARESETN_1": {
            "ports": [
              "M14_ARESETN",
              "m14_couplers/M_ARESETN"
            ]
          },
          "M15_ACLK_1": {
            "ports": [
              "M15_ACLK",
              "m15_couplers/M_ACLK"
            ]
          },
          "M15_ARESETN_1": {
            "ports": [
              "M15_ARESETN",
              "m15_couplers/M_ARESETN"
            ]
          },
          "M16_ACLK_1": {
            "ports": [
              "M16_ACLK",
              "m16_couplers/M_ACLK"
            ]
          },
          "M16_ARESETN_1": {
            "ports": [
              "M16_ARESETN",
              "m16_couplers/M_ARESETN"
            ]
          },
          "M17_ACLK_1": {
            "ports": [
              "M17_ACLK",
              "m17_couplers/M_ACLK"
            ]
          },
          "M17_ARESETN_1": {
            "ports": [
              "M17_ARESETN",
              "m17_couplers/M_ARESETN"
            ]
          },
          "M18_ACLK_1": {
            "ports": [
              "M18_ACLK",
              "m18_couplers/M_ACLK"
            ]
          },
          "M18_ARESETN_1": {
            "ports": [
              "M18_ARESETN",
              "m18_couplers/M_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "ps8_0_axi_periph_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "tier2_xbar_0/aclk",
              "tier2_xbar_1/aclk",
              "tier2_xbar_2/aclk",
              "i00_couplers/S_ACLK",
              "i00_couplers/M_ACLK",
              "i01_couplers/S_ACLK",
              "i01_couplers/M_ACLK",
              "i02_couplers/S_ACLK",
              "i02_couplers/M_ACLK",
              "s00_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK",
              "m04_couplers/S_ACLK",
              "m05_couplers/S_ACLK",
              "m06_couplers/S_ACLK",
              "m07_couplers/S_ACLK",
              "m08_couplers/S_ACLK",
              "m09_couplers/S_ACLK",
              "m10_couplers/S_ACLK",
              "m11_couplers/S_ACLK",
              "m12_couplers/S_ACLK",
              "m13_couplers/S_ACLK",
              "m14_couplers/S_ACLK",
              "m15_couplers/S_ACLK",
              "m16_couplers/S_ACLK",
              "m17_couplers/S_ACLK",
              "m18_couplers/S_ACLK"
            ]
          },
          "ps8_0_axi_periph_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "tier2_xbar_0/aresetn",
              "tier2_xbar_1/aresetn",
              "tier2_xbar_2/aresetn",
              "i00_couplers/S_ARESETN",
              "i00_couplers/M_ARESETN",
              "i01_couplers/S_ARESETN",
              "i01_couplers/M_ARESETN",
              "i02_couplers/S_ARESETN",
              "i02_couplers/M_ARESETN",
              "s00_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN",
              "m04_couplers/S_ARESETN",
              "m05_couplers/S_ARESETN",
              "m06_couplers/S_ARESETN",
              "m07_couplers/S_ARESETN",
              "m08_couplers/S_ARESETN",
              "m09_couplers/S_ARESETN",
              "m10_couplers/S_ARESETN",
              "m11_couplers/S_ARESETN",
              "m12_couplers/S_ARESETN",
              "m13_couplers/S_ARESETN",
              "m14_couplers/S_ARESETN",
              "m15_couplers/S_ARESETN",
              "m16_couplers/S_ARESETN",
              "m17_couplers/S_ARESETN",
              "m18_couplers/S_ARESETN"
            ]
          }
        }
      },
      "zynq_ultra_ps_e_0": {
        "vlnv": "xilinx.com:ip:zynq_ultra_ps_e:3.4",
        "xci_name": "design_1_zynq_ultra_ps_e_0_0",
        "xci_path": "ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xci",
        "inst_hier_path": "zynq_ultra_ps_e_0",
        "parameters": {
          "CAN0_BOARD_INTERFACE": {
            "value": "custom"
          },
          "CAN1_BOARD_INTERFACE": {
            "value": "custom"
          },
          "CSU_BOARD_INTERFACE": {
            "value": "custom"
          },
          "DP_BOARD_INTERFACE": {
            "value": "custom"
          },
          "GEM0_BOARD_INTERFACE": {
            "value": "custom"
          },
          "GEM1_BOARD_INTERFACE": {
            "value": "custom"
          },
          "GEM2_BOARD_INTERFACE": {
            "value": "custom"
          },
          "GEM3_BOARD_INTERFACE": {
            "value": "custom"
          },
          "GPIO_BOARD_INTERFACE": {
            "value": "custom"
          },
          "IIC0_BOARD_INTERFACE": {
            "value": "custom"
          },
          "IIC1_BOARD_INTERFACE": {
            "value": "custom"
          },
          "NAND_BOARD_INTERFACE": {
            "value": "custom"
          },
          "PCIE_BOARD_INTERFACE": {
            "value": "custom"
          },
          "PJTAG_BOARD_INTERFACE": {
            "value": "custom"
          },
          "PMU_BOARD_INTERFACE": {
            "value": "custom"
          },
          "PSU_BANK_0_IO_STANDARD": {
            "value": "LVCMOS18"
          },
          "PSU_BANK_1_IO_STANDARD": {
            "value": "LVCMOS18"
          },
          "PSU_BANK_2_IO_STANDARD": {
            "value": "LVCMOS18"
          },
          "PSU_BANK_3_IO_STANDARD": {
            "value": "LVCMOS18"
          },
          "PSU_DDR_RAM_HIGHADDR": {
            "value": "0xFFFFFFFF"
          },
          "PSU_DDR_RAM_HIGHADDR_OFFSET": {
            "value": "0x800000000"
          },
          "PSU_DDR_RAM_LOWADDR_OFFSET": {
            "value": "0x80000000"
          },
          "PSU_DYNAMIC_DDR_CONFIG_EN": {
            "value": "1"
          },
          "PSU_MIO_0_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_0_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_0_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_10_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_10_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_10_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_10_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_11_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_11_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_11_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_11_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_12_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_12_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_12_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_13_DIRECTION": {
            "value": "inout"
          },
          "PSU_MIO_13_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_13_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_13_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_13_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_14_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_14_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_14_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_14_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_15_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_15_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_15_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_15_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_16_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_16_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_16_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_16_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_17_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_17_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_17_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_17_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_18_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_18_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_19_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_19_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_19_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_1_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_1_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_1_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_1_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_20_DIRECTION": {
            "value": "out"
          },
          "PSU_MIO_20_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_20_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_20_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_20_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_21_DIRECTION": {
            "value": "in"
          },
          "PSU_MIO_21_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_21_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_21_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_21_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_22_DIRECTION": {
            "value": "inout"
          },
          "PSU_MIO_22_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_22_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_22_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_22_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_23_DIRECTION": {
            "value": "inout"
          },
          "PSU_MIO_23_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_23_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_23_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_23_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_24_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_24_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_24_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_25_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_25_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_26_DIRECTION": {
            "value": "inout"
          },
          "PSU_MIO_26_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_26_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_26_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_26_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_27_DIRECTION": {
            "value": "out"
          },
          "PSU_MIO_27_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_27_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_27_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_27_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_28_DIRECTION": {
            "value": "in"
          },
          "PSU_MIO_28_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_28_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_28_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_28_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_29_DIRECTION": {
            "value": "out"
          },
          "PSU_MIO_29_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_29_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_29_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_29_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_2_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_2_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_2_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_2_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_30_DIRECTION": {
            "value": "in"
          },
          "PSU_MIO_30_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_30_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_30_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_30_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_31_DIRECTION": {
            "value": "out"
          },
          "PSU_MIO_31_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_31_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_31_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_31_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_32_DIRECTION": {
            "value": "out"
          },
          "PSU_MIO_32_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_32_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_32_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_32_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_33_DIRECTION": {
            "value": "out"
          },
          "PSU_MIO_33_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_33_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_33_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_33_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_34_DIRECTION": {
            "value": "out"
          },
          "PSU_MIO_34_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_34_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_34_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_34_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_35_DIRECTION": {
            "value": "out"
          },
          "PSU_MIO_35_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_35_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_35_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_35_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_36_DIRECTION": {
            "value": "out"
          },
          "PSU_MIO_36_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_36_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_36_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_36_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_37_DIRECTION": {
            "value": "out"
          },
          "PSU_MIO_37_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_37_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_37_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_37_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_38_DIRECTION": {
            "value": "inout"
          },
          "PSU_MIO_38_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_38_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_38_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_38_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_39_DIRECTION": {
            "value": "inout"
          },
          "PSU_MIO_39_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_39_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_39_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_39_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_3_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_3_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_3_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_3_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_40_DIRECTION": {
            "value": "inout"
          },
          "PSU_MIO_40_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_40_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_40_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_40_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_41_DIRECTION": {
            "value": "inout"
          },
          "PSU_MIO_41_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_41_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_41_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_41_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_42_DIRECTION": {
            "value": "inout"
          },
          "PSU_MIO_42_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_42_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_42_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_42_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_43_DIRECTION": {
            "value": "inout"
          },
          "PSU_MIO_43_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_43_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_43_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_43_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_44_DIRECTION": {
            "value": "in"
          },
          "PSU_MIO_44_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_44_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_44_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_44_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_45_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_45_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_46_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_46_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_46_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_46_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_47_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_47_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_47_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_47_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_48_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_48_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_48_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_48_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_49_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_49_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_49_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_49_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_4_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_4_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_4_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_4_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_50_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_50_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_50_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_50_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_51_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_51_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_51_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_52_DIRECTION": {
            "value": "in"
          },
          "PSU_MIO_52_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_52_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_52_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_52_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_53_DIRECTION": {
            "value": "in"
          },
          "PSU_MIO_53_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_53_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_53_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_53_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_54_DIRECTION": {
            "value": "inout"
          },
          "PSU_MIO_54_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_54_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_54_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_54_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_55_DIRECTION": {
            "value": "in"
          },
          "PSU_MIO_55_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_55_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_55_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_55_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_56_DIRECTION": {
            "value": "inout"
          },
          "PSU_MIO_56_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_56_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_56_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_56_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_57_DIRECTION": {
            "value": "inout"
          },
          "PSU_MIO_57_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_57_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_57_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_57_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_58_DIRECTION": {
            "value": "out"
          },
          "PSU_MIO_58_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_58_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_58_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_58_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_59_DIRECTION": {
            "value": "inout"
          },
          "PSU_MIO_59_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_59_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_59_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_59_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_5_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_5_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_5_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_60_DIRECTION": {
            "value": "inout"
          },
          "PSU_MIO_60_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_60_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_60_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_60_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_61_DIRECTION": {
            "value": "inout"
          },
          "PSU_MIO_61_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_61_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_61_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_61_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_62_DIRECTION": {
            "value": "inout"
          },
          "PSU_MIO_62_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_62_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_62_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_62_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_63_DIRECTION": {
            "value": "inout"
          },
          "PSU_MIO_63_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_63_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_63_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_63_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_64_DIRECTION": {
            "value": "out"
          },
          "PSU_MIO_64_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_64_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_64_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_64_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_65_DIRECTION": {
            "value": "out"
          },
          "PSU_MIO_65_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_65_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_65_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_65_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_66_DIRECTION": {
            "value": "out"
          },
          "PSU_MIO_66_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_66_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_66_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_66_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_67_DIRECTION": {
            "value": "out"
          },
          "PSU_MIO_67_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_67_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_67_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_67_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_68_DIRECTION": {
            "value": "out"
          },
          "PSU_MIO_68_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_68_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_68_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_68_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_69_DIRECTION": {
            "value": "out"
          },
          "PSU_MIO_69_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_69_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_69_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_69_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_6_DIRECTION": {
            "value": "out"
          },
          "PSU_MIO_6_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_6_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_6_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_6_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_70_DIRECTION": {
            "value": "in"
          },
          "PSU_MIO_70_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_70_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_70_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_70_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_71_DIRECTION": {
            "value": "in"
          },
          "PSU_MIO_71_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_71_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_71_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_71_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_72_DIRECTION": {
            "value": "in"
          },
          "PSU_MIO_72_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_72_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_72_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_72_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_73_DIRECTION": {
            "value": "in"
          },
          "PSU_MIO_73_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_73_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_73_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_73_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_74_DIRECTION": {
            "value": "in"
          },
          "PSU_MIO_74_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_74_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_74_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_74_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_75_DIRECTION": {
            "value": "in"
          },
          "PSU_MIO_75_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_75_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_75_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_75_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_76_DIRECTION": {
            "value": "out"
          },
          "PSU_MIO_76_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_76_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_76_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_76_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_77_DIRECTION": {
            "value": "inout"
          },
          "PSU_MIO_77_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_77_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_77_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_77_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_7_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_7_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_7_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_8_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_8_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_8_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_8_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_9_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_9_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_9_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_9_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_TREE_PERIPHERALS": {
            "value": [
              "Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash##Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash##I2C 0#I2C 0#I2C",
              "1#I2C 1#UART 0#UART 0#####CAN 1#CAN 1####################SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1##########################"
            ]
          },
          "PSU_MIO_TREE_SIGNALS": {
            "value": "sclk_out#miso_mo1#mo2#mo3#mosi_mi0#n_ss_out##n_ss_out_upper#mo_upper[0]#mo_upper[1]#mo_upper[2]#mo_upper[3]#sclk_out_upper##scl_out#sda_out#scl_out#sda_out#rxd#txd#####phy_tx#phy_rx####################sdio1_cd_n#sdio1_data_out[0]#sdio1_data_out[1]#sdio1_data_out[2]#sdio1_data_out[3]#sdio1_cmd_out#sdio1_clk_out##########################"
          },
          "PSU_SD0_INTERNAL_BUS_WIDTH": {
            "value": "8"
          },
          "PSU_SD1_INTERNAL_BUS_WIDTH": {
            "value": "4"
          },
          "PSU_SMC_CYCLE_T0": {
            "value": "NA"
          },
          "PSU_SMC_CYCLE_T1": {
            "value": "NA"
          },
          "PSU_SMC_CYCLE_T2": {
            "value": "NA"
          },
          "PSU_SMC_CYCLE_T3": {
            "value": "NA"
          },
          "PSU_SMC_CYCLE_T4": {
            "value": "NA"
          },
          "PSU_SMC_CYCLE_T5": {
            "value": "NA"
          },
          "PSU_SMC_CYCLE_T6": {
            "value": "NA"
          },
          "PSU_USB3__DUAL_CLOCK_ENABLE": {
            "value": "0"
          },
          "PSU_VALUE_SILVERSION": {
            "value": "3"
          },
          "PSU__ACPU0__POWER__ON": {
            "value": "1"
          },
          "PSU__ACPU1__POWER__ON": {
            "value": "1"
          },
          "PSU__ACPU2__POWER__ON": {
            "value": "0"
          },
          "PSU__ACPU3__POWER__ON": {
            "value": "0"
          },
          "PSU__ACTUAL__IP": {
            "value": "1"
          },
          "PSU__ACT_DDR_FREQ_MHZ": {
            "value": "1050.000000"
          },
          "PSU__AUX_REF_CLK__FREQMHZ": {
            "value": "33.333"
          },
          "PSU__CAN0_LOOP_CAN1__ENABLE": {
            "value": "0"
          },
          "PSU__CAN0__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__CAN1__GRP_CLK__ENABLE": {
            "value": "0"
          },
          "PSU__CAN1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__CAN1__PERIPHERAL__IO": {
            "value": "MIO 24 .. 25"
          },
          "PSU__CRF_APB__ACPU_CTRL__ACT_FREQMHZ": {
            "value": "1200.000000"
          },
          "PSU__CRF_APB__ACPU_CTRL__FREQMHZ": {
            "value": "1200"
          },
          "PSU__CRF_APB__ACPU_CTRL__SRCSEL": {
            "value": "APLL"
          },
          "PSU__CRF_APB__ACPU__FRAC_ENABLED": {
            "value": "0"
          },
          "PSU__CRF_APB__AFI0_REF_CTRL__ACT_FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI0_REF_CTRL__DIVISOR0": {
            "value": "2"
          },
          "PSU__CRF_APB__AFI0_REF_CTRL__FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI0_REF_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__AFI0_REF__ENABLE": {
            "value": "0"
          },
          "PSU__CRF_APB__AFI1_REF_CTRL__ACT_FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI1_REF_CTRL__DIVISOR0": {
            "value": "2"
          },
          "PSU__CRF_APB__AFI1_REF_CTRL__FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI1_REF_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__AFI1_REF__ENABLE": {
            "value": "0"
          },
          "PSU__CRF_APB__AFI2_REF_CTRL__ACT_FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI2_REF_CTRL__DIVISOR0": {
            "value": "2"
          },
          "PSU__CRF_APB__AFI2_REF_CTRL__FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI2_REF_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__AFI2_REF__ENABLE": {
            "value": "0"
          },
          "PSU__CRF_APB__AFI3_REF_CTRL__ACT_FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI3_REF_CTRL__DIVISOR0": {
            "value": "2"
          },
          "PSU__CRF_APB__AFI3_REF_CTRL__FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI3_REF_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__AFI3_REF__ENABLE": {
            "value": "0"
          },
          "PSU__CRF_APB__AFI4_REF_CTRL__ACT_FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI4_REF_CTRL__DIVISOR0": {
            "value": "2"
          },
          "PSU__CRF_APB__AFI4_REF_CTRL__FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI4_REF_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__AFI4_REF__ENABLE": {
            "value": "0"
          },
          "PSU__CRF_APB__AFI5_REF_CTRL__ACT_FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI5_REF_CTRL__DIVISOR0": {
            "value": "2"
          },
          "PSU__CRF_APB__AFI5_REF_CTRL__FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI5_REF_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__AFI5_REF__ENABLE": {
            "value": "0"
          },
          "PSU__CRF_APB__APLL_CTRL__FRACFREQ": {
            "value": "27.138"
          },
          "PSU__CRF_APB__APLL_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRF_APB__APM_CTRL__ACT_FREQMHZ": {
            "value": "1"
          },
          "PSU__CRF_APB__APM_CTRL__DIVISOR0": {
            "value": "1"
          },
          "PSU__CRF_APB__APM_CTRL__FREQMHZ": {
            "value": "1"
          },
          "PSU__CRF_APB__DBG_FPD_CTRL__ACT_FREQMHZ": {
            "value": "250.000000"
          },
          "PSU__CRF_APB__DBG_FPD_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRF_APB__DBG_FPD_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__DBG_TRACE_CTRL__ACT_FREQMHZ": {
            "value": "250"
          },
          "PSU__CRF_APB__DBG_TRACE_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRF_APB__DBG_TRACE_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__DBG_TSTMP_CTRL__ACT_FREQMHZ": {
            "value": "250.000000"
          },
          "PSU__CRF_APB__DBG_TSTMP_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRF_APB__DBG_TSTMP_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__DDR_CTRL__ACT_FREQMHZ": {
            "value": "525.000000"
          },
          "PSU__CRF_APB__DDR_CTRL__FREQMHZ": {
            "value": "1067"
          },
          "PSU__CRF_APB__DDR_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__DPDMA_REF_CTRL__ACT_FREQMHZ": {
            "value": "600.000000"
          },
          "PSU__CRF_APB__DPDMA_REF_CTRL__FREQMHZ": {
            "value": "600"
          },
          "PSU__CRF_APB__DPDMA_REF_CTRL__SRCSEL": {
            "value": "APLL"
          },
          "PSU__CRF_APB__DPLL_CTRL__FRACFREQ": {
            "value": "27.138"
          },
          "PSU__CRF_APB__DPLL_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRF_APB__DP_AUDIO_REF_CTRL__ACT_FREQMHZ": {
            "value": "25"
          },
          "PSU__CRF_APB__DP_AUDIO_REF_CTRL__FREQMHZ": {
            "value": "25"
          },
          "PSU__CRF_APB__DP_AUDIO_REF_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRF_APB__DP_STC_REF_CTRL__ACT_FREQMHZ": {
            "value": "26.785715"
          },
          "PSU__CRF_APB__DP_STC_REF_CTRL__FREQMHZ": {
            "value": "27"
          },
          "PSU__CRF_APB__DP_STC_REF_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRF_APB__DP_VIDEO_REF_CTRL__ACT_FREQMHZ": {
            "value": "300.000000"
          },
          "PSU__CRF_APB__DP_VIDEO_REF_CTRL__FREQMHZ": {
            "value": "300"
          },
          "PSU__CRF_APB__DP_VIDEO_REF_CTRL__SRCSEL": {
            "value": "VPLL"
          },
          "PSU__CRF_APB__GDMA_REF_CTRL__ACT_FREQMHZ": {
            "value": "600.000000"
          },
          "PSU__CRF_APB__GDMA_REF_CTRL__FREQMHZ": {
            "value": "600"
          },
          "PSU__CRF_APB__GDMA_REF_CTRL__SRCSEL": {
            "value": "APLL"
          },
          "PSU__CRF_APB__GPU_REF_CTRL__ACT_FREQMHZ": {
            "value": "0"
          },
          "PSU__CRF_APB__GPU_REF_CTRL__FREQMHZ": {
            "value": "500"
          },
          "PSU__CRF_APB__GPU_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__GTGREF0_REF_CTRL__ACT_FREQMHZ": {
            "value": "-1"
          },
          "PSU__CRF_APB__GTGREF0_REF_CTRL__DIVISOR0": {
            "value": "-1"
          },
          "PSU__CRF_APB__GTGREF0_REF_CTRL__FREQMHZ": {
            "value": "-1"
          },
          "PSU__CRF_APB__GTGREF0_REF_CTRL__SRCSEL": {
            "value": "NA"
          },
          "PSU__CRF_APB__GTGREF0__ENABLE": {
            "value": "NA"
          },
          "PSU__CRF_APB__PCIE_REF_CTRL__ACT_FREQMHZ": {
            "value": "250"
          },
          "PSU__CRF_APB__SATA_REF_CTRL__ACT_FREQMHZ": {
            "value": "250"
          },
          "PSU__CRF_APB__TOPSW_LSBUS_CTRL__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__CRF_APB__TOPSW_LSBUS_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRF_APB__TOPSW_LSBUS_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__TOPSW_MAIN_CTRL__ACT_FREQMHZ": {
            "value": "525.000000"
          },
          "PSU__CRF_APB__TOPSW_MAIN_CTRL__FREQMHZ": {
            "value": "533.33"
          },
          "PSU__CRF_APB__TOPSW_MAIN_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__VPLL_CTRL__FRACFREQ": {
            "value": "27.138"
          },
          "PSU__CRF_APB__VPLL_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRL_APB__ADMA_REF_CTRL__ACT_FREQMHZ": {
            "value": "500.000000"
          },
          "PSU__CRL_APB__ADMA_REF_CTRL__FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__ADMA_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__AFI6_REF_CTRL__ACT_FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__AFI6_REF_CTRL__FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__AFI6_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__AFI6__ENABLE": {
            "value": "0"
          },
          "PSU__CRL_APB__AMS_REF_CTRL__ACT_FREQMHZ": {
            "value": "50.000000"
          },
          "PSU__CRL_APB__AMS_REF_CTRL__FREQMHZ": {
            "value": "50"
          },
          "PSU__CRL_APB__AMS_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__CAN0_REF_CTRL__ACT_FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__CAN0_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__CAN0_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__CAN1_REF_CTRL__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__CRL_APB__CAN1_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__CAN1_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__CPU_R5_CTRL__ACT_FREQMHZ": {
            "value": "500.000000"
          },
          "PSU__CRL_APB__CPU_R5_CTRL__FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__CPU_R5_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__CSU_PLL_CTRL__ACT_FREQMHZ": {
            "value": "180"
          },
          "PSU__CRL_APB__CSU_PLL_CTRL__DIVISOR0": {
            "value": "3"
          },
          "PSU__CRL_APB__CSU_PLL_CTRL__SRCSEL": {
            "value": "SysOsc"
          },
          "PSU__CRL_APB__DBG_LPD_CTRL__ACT_FREQMHZ": {
            "value": "250.000000"
          },
          "PSU__CRL_APB__DBG_LPD_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRL_APB__DBG_LPD_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__ACT_FREQMHZ": {
            "value": "1000"
          },
          "PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__DIVISOR0": {
            "value": "6"
          },
          "PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__FREQMHZ": {
            "value": "1000"
          },
          "PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRL_APB__DLL_REF_CTRL__ACT_FREQMHZ": {
            "value": "1500.000000"
          },
          "PSU__CRL_APB__DLL_REF_CTRL__FREQMHZ": {
            "value": "1500"
          },
          "PSU__CRL_APB__DLL_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__GEM0_REF_CTRL__ACT_FREQMHZ": {
            "value": "125.000000"
          },
          "PSU__CRL_APB__GEM0_REF_CTRL__FREQMHZ": {
            "value": "125"
          },
          "PSU__CRL_APB__GEM0_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__GEM1_REF_CTRL__ACT_FREQMHZ": {
            "value": "125"
          },
          "PSU__CRL_APB__GEM1_REF_CTRL__FREQMHZ": {
            "value": "125"
          },
          "PSU__CRL_APB__GEM1_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__GEM2_REF_CTRL__ACT_FREQMHZ": {
            "value": "125"
          },
          "PSU__CRL_APB__GEM2_REF_CTRL__FREQMHZ": {
            "value": "125"
          },
          "PSU__CRL_APB__GEM2_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__GEM3_REF_CTRL__ACT_FREQMHZ": {
            "value": "125"
          },
          "PSU__CRL_APB__GEM3_REF_CTRL__FREQMHZ": {
            "value": "125"
          },
          "PSU__CRL_APB__GEM3_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__GEM_TSU_REF_CTRL__ACT_FREQMHZ": {
            "value": "250.000000"
          },
          "PSU__CRL_APB__GEM_TSU_REF_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRL_APB__GEM_TSU_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__I2C0_REF_CTRL__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__CRL_APB__I2C0_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__I2C0_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__I2C1_REF_CTRL__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__CRL_APB__I2C1_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__I2C1_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__IOPLL_CTRL__FRACFREQ": {
            "value": "27.138"
          },
          "PSU__CRL_APB__IOPLL_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRL_APB__IOU_SWITCH_CTRL__ACT_FREQMHZ": {
            "value": "250.000000"
          },
          "PSU__CRL_APB__IOU_SWITCH_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRL_APB__IOU_SWITCH_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__LPD_LSBUS_CTRL__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__CRL_APB__LPD_LSBUS_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__LPD_LSBUS_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__LPD_SWITCH_CTRL__ACT_FREQMHZ": {
            "value": "500.000000"
          },
          "PSU__CRL_APB__LPD_SWITCH_CTRL__FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__LPD_SWITCH_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__NAND_REF_CTRL__ACT_FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__NAND_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__NAND_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__OCM_MAIN_CTRL__ACT_FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__OCM_MAIN_CTRL__DIVISOR0": {
            "value": "3"
          },
          "PSU__CRL_APB__OCM_MAIN_CTRL__FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__OCM_MAIN_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__PCAP_CTRL__ACT_FREQMHZ": {
            "value": "187.500000"
          },
          "PSU__CRL_APB__PCAP_CTRL__FREQMHZ": {
            "value": "200"
          },
          "PSU__CRL_APB__PCAP_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__PL0_REF_CTRL__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__CRL_APB__PL0_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__PL0_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__PL1_REF_CTRL__ACT_FREQMHZ": {
            "value": "10.000000"
          },
          "PSU__CRL_APB__PL1_REF_CTRL__FREQMHZ": {
            "value": "10"
          },
          "PSU__CRL_APB__PL1_REF_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRL_APB__PL2_REF_CTRL__ACT_FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__PL3_REF_CTRL__ACT_FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__QSPI_REF_CTRL__ACT_FREQMHZ": {
            "value": "125.000000"
          },
          "PSU__CRL_APB__QSPI_REF_CTRL__FREQMHZ": {
            "value": "125"
          },
          "PSU__CRL_APB__QSPI_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__RPLL_CTRL__FRACFREQ": {
            "value": "27.138"
          },
          "PSU__CRL_APB__RPLL_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRL_APB__SDIO0_REF_CTRL__ACT_FREQMHZ": {
            "value": "200"
          },
          "PSU__CRL_APB__SDIO0_REF_CTRL__FREQMHZ": {
            "value": "200"
          },
          "PSU__CRL_APB__SDIO0_REF_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRL_APB__SDIO1_REF_CTRL__ACT_FREQMHZ": {
            "value": "187.500000"
          },
          "PSU__CRL_APB__SDIO1_REF_CTRL__FREQMHZ": {
            "value": "200"
          },
          "PSU__CRL_APB__SDIO1_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__SPI0_REF_CTRL__ACT_FREQMHZ": {
            "value": "214"
          },
          "PSU__CRL_APB__SPI0_REF_CTRL__FREQMHZ": {
            "value": "200"
          },
          "PSU__CRL_APB__SPI0_REF_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRL_APB__SPI1_REF_CTRL__ACT_FREQMHZ": {
            "value": "214"
          },
          "PSU__CRL_APB__SPI1_REF_CTRL__FREQMHZ": {
            "value": "200"
          },
          "PSU__CRL_APB__SPI1_REF_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRL_APB__TIMESTAMP_REF_CTRL__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__CRL_APB__TIMESTAMP_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__TIMESTAMP_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__UART0_REF_CTRL__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__CRL_APB__UART0_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__UART0_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__UART1_REF_CTRL__ACT_FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__UART1_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__UART1_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__USB0_BUS_REF_CTRL__ACT_FREQMHZ": {
            "value": "250"
          },
          "PSU__CRL_APB__USB0_BUS_REF_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRL_APB__USB0_BUS_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__USB1_BUS_REF_CTRL__ACT_FREQMHZ": {
            "value": "250"
          },
          "PSU__CRL_APB__USB1_BUS_REF_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRL_APB__USB1_BUS_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__USB3_DUAL_REF_CTRL__ACT_FREQMHZ": {
            "value": "20"
          },
          "PSU__CRL_APB__USB3_DUAL_REF_CTRL__FREQMHZ": {
            "value": "20"
          },
          "PSU__CRL_APB__USB3_DUAL_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__USB3__ENABLE": {
            "value": "0"
          },
          "PSU__CSUPMU__PERIPHERAL__VALID": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_0__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_10__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_11__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_12__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_1__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_2__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_3__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_4__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_5__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_6__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_7__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_8__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_9__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__DDRC__AL": {
            "value": "0"
          },
          "PSU__DDRC__BG_ADDR_COUNT": {
            "value": "1"
          },
          "PSU__DDRC__BRC_MAPPING": {
            "value": "ROW_BANK_COL"
          },
          "PSU__DDRC__BUS_WIDTH": {
            "value": "64 Bit"
          },
          "PSU__DDRC__CL": {
            "value": "16"
          },
          "PSU__DDRC__CLOCK_STOP_EN": {
            "value": "0"
          },
          "PSU__DDRC__COMPONENTS": {
            "value": "UDIMM"
          },
          "PSU__DDRC__CWL": {
            "value": "14"
          },
          "PSU__DDRC__DDR4_ADDR_MAPPING": {
            "value": "0"
          },
          "PSU__DDRC__DDR4_CAL_MODE_ENABLE": {
            "value": "0"
          },
          "PSU__DDRC__DDR4_CRC_CONTROL": {
            "value": "0"
          },
          "PSU__DDRC__DDR4_MAXPWR_SAVING_EN": {
            "value": "0"
          },
          "PSU__DDRC__DDR4_T_REF_MODE": {
            "value": "0"
          },
          "PSU__DDRC__DDR4_T_REF_RANGE": {
            "value": "Normal (0-85)"
          },
          "PSU__DDRC__DEVICE_CAPACITY": {
            "value": "8192 MBits"
          },
          "PSU__DDRC__DM_DBI": {
            "value": "DM_NO_DBI"
          },
          "PSU__DDRC__DRAM_WIDTH": {
            "value": "16 Bits"
          },
          "PSU__DDRC__ECC": {
            "value": "Disabled"
          },
          "PSU__DDRC__ECC_SCRUB": {
            "value": "0"
          },
          "PSU__DDRC__ENABLE": {
            "value": "1"
          },
          "PSU__DDRC__ENABLE_2T_TIMING": {
            "value": "0"
          },
          "PSU__DDRC__ENABLE_DP_SWITCH": {
            "value": "0"
          },
          "PSU__DDRC__EN_2ND_CLK": {
            "value": "0"
          },
          "PSU__DDRC__FGRM": {
            "value": "1X"
          },
          "PSU__DDRC__FREQ_MHZ": {
            "value": "1"
          },
          "PSU__DDRC__LPDDR3_DUALRANK_SDP": {
            "value": "0"
          },
          "PSU__DDRC__LP_ASR": {
            "value": "manual normal"
          },
          "PSU__DDRC__MEMORY_TYPE": {
            "value": "DDR 4"
          },
          "PSU__DDRC__PARITY_ENABLE": {
            "value": "0"
          },
          "PSU__DDRC__PER_BANK_REFRESH": {
            "value": "0"
          },
          "PSU__DDRC__PHY_DBI_MODE": {
            "value": "0"
          },
          "PSU__DDRC__PLL_BYPASS": {
            "value": "0"
          },
          "PSU__DDRC__PWR_DOWN_EN": {
            "value": "0"
          },
          "PSU__DDRC__RANK_ADDR_COUNT": {
            "value": "0"
          },
          "PSU__DDRC__RD_DQS_CENTER": {
            "value": "0"
          },
          "PSU__DDRC__ROW_ADDR_COUNT": {
            "value": "16"
          },
          "PSU__DDRC__SELF_REF_ABORT": {
            "value": "0"
          },
          "PSU__DDRC__SPEED_BIN": {
            "value": "DDR4_2133P"
          },
          "PSU__DDRC__STATIC_RD_MODE": {
            "value": "0"
          },
          "PSU__DDRC__TRAIN_DATA_EYE": {
            "value": "1"
          },
          "PSU__DDRC__TRAIN_READ_GATE": {
            "value": "1"
          },
          "PSU__DDRC__TRAIN_WRITE_LEVEL": {
            "value": "1"
          },
          "PSU__DDRC__T_FAW": {
            "value": "30.0"
          },
          "PSU__DDRC__T_RAS_MIN": {
            "value": "33"
          },
          "PSU__DDRC__T_RC": {
            "value": "47.06"
          },
          "PSU__DDRC__T_RCD": {
            "value": "16"
          },
          "PSU__DDRC__T_RP": {
            "value": "16"
          },
          "PSU__DDRC__VIDEO_BUFFER_SIZE": {
            "value": "0"
          },
          "PSU__DDRC__VREF": {
            "value": "1"
          },
          "PSU__DDR_HIGH_ADDRESS_GUI_ENABLE": {
            "value": "1"
          },
          "PSU__DDR_QOS_ENABLE": {
            "value": "0"
          },
          "PSU__DDR_SW_REFRESH_ENABLED": {
            "value": "0"
          },
          "PSU__DDR__INTERFACE__FREQMHZ": {
            "value": "533.500"
          },
          "PSU__DEVICE_TYPE": {
            "value": "CG"
          },
          "PSU__DISPLAYPORT__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__DLL__ISUSED": {
            "value": "1"
          },
          "PSU__ENABLE__DDR__REFRESH__SIGNALS": {
            "value": "0"
          },
          "PSU__ENET0__FIFO__ENABLE": {
            "value": "0"
          },
          "PSU__ENET0__GRP_MDIO__ENABLE": {
            "value": "0"
          },
          "PSU__ENET0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__ENET0__PERIPHERAL__IO": {
            "value": "GT Lane0"
          },
          "PSU__ENET0__PTP__ENABLE": {
            "value": "0"
          },
          "PSU__ENET0__TSU__ENABLE": {
            "value": "0"
          },
          "PSU__ENET1__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__ENET2__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__ENET3__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__EN_AXI_STATUS_PORTS": {
            "value": "0"
          },
          "PSU__EN_EMIO_TRACE": {
            "value": "0"
          },
          "PSU__EP__IP": {
            "value": "0"
          },
          "PSU__EXPAND__CORESIGHT": {
            "value": "0"
          },
          "PSU__EXPAND__FPD_SLAVES": {
            "value": "0"
          },
          "PSU__EXPAND__GIC": {
            "value": "0"
          },
          "PSU__EXPAND__LOWER_LPS_SLAVES": {
            "value": "0"
          },
          "PSU__EXPAND__UPPER_LPS_SLAVES": {
            "value": "0"
          },
          "PSU__FPD_SLCR__WDT1__ACT_FREQMHZ": {
            "value": "100"
          },
          "PSU__FPD_SLCR__WDT1__FREQMHZ": {
            "value": "100"
          },
          "PSU__FPGA_PL0_ENABLE": {
            "value": "1"
          },
          "PSU__FPGA_PL1_ENABLE": {
            "value": "1"
          },
          "PSU__FPGA_PL2_ENABLE": {
            "value": "0"
          },
          "PSU__FPGA_PL3_ENABLE": {
            "value": "0"
          },
          "PSU__FP__POWER__ON": {
            "value": "1"
          },
          "PSU__FTM__CTI_IN_0": {
            "value": "0"
          },
          "PSU__FTM__CTI_IN_1": {
            "value": "0"
          },
          "PSU__FTM__CTI_IN_2": {
            "value": "0"
          },
          "PSU__FTM__CTI_IN_3": {
            "value": "0"
          },
          "PSU__FTM__CTI_OUT_0": {
            "value": "0"
          },
          "PSU__FTM__CTI_OUT_1": {
            "value": "0"
          },
          "PSU__FTM__CTI_OUT_2": {
            "value": "0"
          },
          "PSU__FTM__CTI_OUT_3": {
            "value": "0"
          },
          "PSU__FTM__GPI": {
            "value": "0"
          },
          "PSU__FTM__GPO": {
            "value": "0"
          },
          "PSU__GEM0_COHERENCY": {
            "value": "0"
          },
          "PSU__GEM0_ROUTE_THROUGH_FPD": {
            "value": "0"
          },
          "PSU__GEM0__REF_CLK_FREQ": {
            "value": "125"
          },
          "PSU__GEM0__REF_CLK_SEL": {
            "value": "Ref Clk0"
          },
          "PSU__GEM__TSU__ENABLE": {
            "value": "0"
          },
          "PSU__GEN_IPI_0__MASTER": {
            "value": "APU"
          },
          "PSU__GEN_IPI_10__MASTER": {
            "value": "NONE"
          },
          "PSU__GEN_IPI_1__MASTER": {
            "value": "RPU0"
          },
          "PSU__GEN_IPI_2__MASTER": {
            "value": "RPU1"
          },
          "PSU__GEN_IPI_3__MASTER": {
            "value": "PMU"
          },
          "PSU__GEN_IPI_4__MASTER": {
            "value": "PMU"
          },
          "PSU__GEN_IPI_5__MASTER": {
            "value": "PMU"
          },
          "PSU__GEN_IPI_6__MASTER": {
            "value": "PMU"
          },
          "PSU__GEN_IPI_7__MASTER": {
            "value": "NONE"
          },
          "PSU__GEN_IPI_8__MASTER": {
            "value": "NONE"
          },
          "PSU__GEN_IPI_9__MASTER": {
            "value": "NONE"
          },
          "PSU__GPIO0_MIO__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__GPIO1_MIO__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__GPIO2_MIO__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__GPIO_EMIO_WIDTH": {
            "value": "1"
          },
          "PSU__GPIO_EMIO__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__GPIO_EMIO__WIDTH": {
            "value": "[94:0]"
          },
          "PSU__GPU_PP0__POWER__ON": {
            "value": "0"
          },
          "PSU__GPU_PP1__POWER__ON": {
            "value": "0"
          },
          "PSU__GT_REF_CLK__FREQMHZ": {
            "value": "33.333"
          },
          "PSU__HPM0_FPD__NUM_READ_THREADS": {
            "value": "4"
          },
          "PSU__HPM0_FPD__NUM_WRITE_THREADS": {
            "value": "4"
          },
          "PSU__HPM0_LPD__NUM_READ_THREADS": {
            "value": "4"
          },
          "PSU__HPM0_LPD__NUM_WRITE_THREADS": {
            "value": "4"
          },
          "PSU__HPM1_FPD__NUM_READ_THREADS": {
            "value": "4"
          },
          "PSU__HPM1_FPD__NUM_WRITE_THREADS": {
            "value": "4"
          },
          "PSU__I2C0_LOOP_I2C1__ENABLE": {
            "value": "0"
          },
          "PSU__I2C0__GRP_INT__ENABLE": {
            "value": "0"
          },
          "PSU__I2C0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__I2C0__PERIPHERAL__IO": {
            "value": "MIO 14 .. 15"
          },
          "PSU__I2C1__GRP_INT__ENABLE": {
            "value": "0"
          },
          "PSU__I2C1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__I2C1__PERIPHERAL__IO": {
            "value": "MIO 16 .. 17"
          },
          "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC0_SEL": {
            "value": "APB"
          },
          "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC1_SEL": {
            "value": "APB"
          },
          "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC2_SEL": {
            "value": "APB"
          },
          "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC3_SEL": {
            "value": "APB"
          },
          "PSU__IOU_SLCR__TTC0__ACT_FREQMHZ": {
            "value": "100"
          },
          "PSU__IOU_SLCR__TTC0__FREQMHZ": {
            "value": "100"
          },
          "PSU__IOU_SLCR__TTC1__ACT_FREQMHZ": {
            "value": "100"
          },
          "PSU__IOU_SLCR__TTC1__FREQMHZ": {
            "value": "100"
          },
          "PSU__IOU_SLCR__TTC2__ACT_FREQMHZ": {
            "value": "100"
          },
          "PSU__IOU_SLCR__TTC2__FREQMHZ": {
            "value": "100"
          },
          "PSU__IOU_SLCR__TTC3__ACT_FREQMHZ": {
            "value": "100"
          },
          "PSU__IOU_SLCR__TTC3__FREQMHZ": {
            "value": "100"
          },
          "PSU__IOU_SLCR__WDT0__ACT_FREQMHZ": {
            "value": "100"
          },
          "PSU__IOU_SLCR__WDT0__FREQMHZ": {
            "value": "100"
          },
          "PSU__IRQ_P2F_ADMA_CHAN__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_AIB_AXI__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_AMS__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_APM_FPD__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_APU_COMM__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_APU_CPUMNT__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_APU_CTI__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_APU_EXTERR__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_APU_IPI__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_APU_L2ERR__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_APU_PMU__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_APU_REGS__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_ATB_LPD__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_CAN1__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_CLKMON__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_DDR_SS__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_DPDMA__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_EFUSE__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_ENT0_WAKEUP__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_ENT0__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_FPD_APB__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_FPD_ATB_ERR__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_FP_WDT__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_GDMA_CHAN__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_GPIO__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_GPU__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_I2C0__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_I2C1__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_LPD_APB__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_LPD_APM__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_LP_WDT__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_OCM_ERR__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_PCIE_DMA__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_PCIE_LEGACY__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_PCIE_MSC__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_PCIE_MSI__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_PL_IPI__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_QSPI__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_R5_CORE0_ECC_ERR__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_R5_CORE1_ECC_ERR__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_RPU_IPI__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_RPU_PERMON__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_RTC_ALARM__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_RTC_SECONDS__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_SATA__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_SDIO1_WAKE__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_SDIO1__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_UART0__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_USB3_ENDPOINT__INT0": {
            "value": "0"
          },
          "PSU__IRQ_P2F_USB3_ENDPOINT__INT1": {
            "value": "0"
          },
          "PSU__IRQ_P2F_USB3_OTG__INT0": {
            "value": "0"
          },
          "PSU__IRQ_P2F_USB3_OTG__INT1": {
            "value": "0"
          },
          "PSU__IRQ_P2F_USB3_PMU_WAKEUP__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_XMPU_FPD__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_XMPU_LPD__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F__INTF_FPD_SMMU__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F__INTF_PPD_CCI__INT": {
            "value": "0"
          },
          "PSU__L2_BANK0__POWER__ON": {
            "value": "1"
          },
          "PSU__LPDMA0_COHERENCY": {
            "value": "0"
          },
          "PSU__LPDMA1_COHERENCY": {
            "value": "0"
          },
          "PSU__LPDMA2_COHERENCY": {
            "value": "0"
          },
          "PSU__LPDMA3_COHERENCY": {
            "value": "0"
          },
          "PSU__LPDMA4_COHERENCY": {
            "value": "0"
          },
          "PSU__LPDMA5_COHERENCY": {
            "value": "0"
          },
          "PSU__LPDMA6_COHERENCY": {
            "value": "0"
          },
          "PSU__LPDMA7_COHERENCY": {
            "value": "0"
          },
          "PSU__LPD_SLCR__CSUPMU_WDT_CLK_SEL__SELECT": {
            "value": "APB"
          },
          "PSU__LPD_SLCR__CSUPMU__ACT_FREQMHZ": {
            "value": "100"
          },
          "PSU__LPD_SLCR__CSUPMU__FREQMHZ": {
            "value": "100"
          },
          "PSU__MAXIGP0__DATA_WIDTH": {
            "value": "128"
          },
          "PSU__M_AXI_GP0_SUPPORTS_NARROW_BURST": {
            "value": "1"
          },
          "PSU__M_AXI_GP1_SUPPORTS_NARROW_BURST": {
            "value": "1"
          },
          "PSU__M_AXI_GP2_SUPPORTS_NARROW_BURST": {
            "value": "1"
          },
          "PSU__NAND__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__NAND__READY_BUSY__ENABLE": {
            "value": "0"
          },
          "PSU__NUM_FABRIC_RESETS": {
            "value": "1"
          },
          "PSU__OCM_BANK0__POWER__ON": {
            "value": "1"
          },
          "PSU__OCM_BANK1__POWER__ON": {
            "value": "1"
          },
          "PSU__OCM_BANK2__POWER__ON": {
            "value": "1"
          },
          "PSU__OCM_BANK3__POWER__ON": {
            "value": "1"
          },
          "PSU__OVERRIDE_HPX_QOS": {
            "value": "0"
          },
          "PSU__OVERRIDE__BASIC_CLOCK": {
            "value": "0"
          },
          "PSU__PCIE__ACS_VIOLAION": {
            "value": "0"
          },
          "PSU__PCIE__AER_CAPABILITY": {
            "value": "0"
          },
          "PSU__PCIE__CLASS_CODE_BASE": {
            "value": "0x06"
          },
          "PSU__PCIE__CLASS_CODE_INTERFACE": {
            "value": "0x0"
          },
          "PSU__PCIE__CLASS_CODE_SUB": {
            "value": "0x4"
          },
          "PSU__PCIE__DEVICE_ID": {
            "value": "0xD021"
          },
          "PSU__PCIE__INTX_GENERATION": {
            "value": "0"
          },
          "PSU__PCIE__MSIX_CAPABILITY": {
            "value": "0"
          },
          "PSU__PCIE__MSI_CAPABILITY": {
            "value": "0"
          },
          "PSU__PCIE__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__PCIE__PERIPHERAL__ENDPOINT_ENABLE": {
            "value": "1"
          },
          "PSU__PCIE__PERIPHERAL__ROOTPORT_ENABLE": {
            "value": "0"
          },
          "PSU__PCIE__RESET__POLARITY": {
            "value": "Active Low"
          },
          "PSU__PCIE__REVISION_ID": {
            "value": "0x0"
          },
          "PSU__PCIE__SUBSYSTEM_ID": {
            "value": "0x7"
          },
          "PSU__PCIE__SUBSYSTEM_VENDOR_ID": {
            "value": "0x10EE"
          },
          "PSU__PCIE__VENDOR_ID": {
            "value": "0x10EE"
          },
          "PSU__PJTAG__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__PL_CLK0_BUF": {
            "value": "TRUE"
          },
          "PSU__PL_CLK1_BUF": {
            "value": "FALSE"
          },
          "PSU__PL__POWER__ON": {
            "value": "1"
          },
          "PSU__PMU__GPO2__POLARITY": {
            "value": "low"
          },
          "PSU__PMU__GPO3__POLARITY": {
            "value": "low"
          },
          "PSU__PMU__GPO4__POLARITY": {
            "value": "low"
          },
          "PSU__PMU__GPO5__POLARITY": {
            "value": "low"
          },
          "PSU__PMU__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__PRESET_APPLIED": {
            "value": "1"
          },
          "PSU__PROTECTION__DDR_SEGMENTS": {
            "value": "NONE"
          },
          "PSU__PROTECTION__ENABLE": {
            "value": "0"
          },
          "PSU__PROTECTION__FPD_SEGMENTS": {
            "value": [
              "SA:0xFD1A0000 ;SIZE:1280;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware    |    SA:0xFD000000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware ",
              "  |    SA:0xFD010000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware    |    SA:0xFD020000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU",
              "Firmware    |    SA:0xFD030000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware    |    SA:0xFD040000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure",
              ";WrAllowed:Read/Write;subsystemId:PMU Firmware    |    SA:0xFD050000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware    |    SA:0xFD610000 ;SIZE:512;UNIT:KB",
              ";RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware    |    SA:0xFD5D0000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware"
            ]
          },
          "PSU__PROTECTION__LPD_SEGMENTS": {
            "value": [
              "SA:0xFF980000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFF5E0000 ;SIZE:2560;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU",
              "Firmware|SA:0xFFCC0000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFF180000 ;SIZE:768;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU",
              "Firmware|SA:0xFF410000 ;SIZE:640;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFFA70000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU",
              "Firmware|SA:0xFF9A0000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware"
            ]
          },
          "PSU__PROTECTION__MASTERS": {
            "value": "USB1:NonSecure;0|USB0:NonSecure;0|S_AXI_LPD:NA;0|S_AXI_HPC1_FPD:NA;0|S_AXI_HPC0_FPD:NA;0|S_AXI_HP3_FPD:NA;0|S_AXI_HP2_FPD:NA;0|S_AXI_HP1_FPD:NA;0|S_AXI_HP0_FPD:NA;0|S_AXI_ACP:NA;0|S_AXI_ACE:NA;0|SD1:NonSecure;1|SD0:NonSecure;0|SATA1:NonSecure;0|SATA0:NonSecure;0|RPU1:Secure;1|RPU0:Secure;1|QSPI:NonSecure;1|PMU:NA;1|PCIe:NonSecure;0|NAND:NonSecure;0|LDMA:NonSecure;1|GPU:NonSecure;1|GEM3:NonSecure;0|GEM2:NonSecure;0|GEM1:NonSecure;0|GEM0:NonSecure;1|FDMA:NonSecure;1|DP:NonSecure;0|DAP:NA;1|Coresight:NA;1|CSU:NA;1|APU:NA;1"
          },
          "PSU__PROTECTION__MASTERS_TZ": {
            "value": "GEM0:NonSecure|SD1:NonSecure|GEM2:NonSecure|GEM1:NonSecure|GEM3:NonSecure|PCIe:NonSecure|DP:NonSecure|NAND:NonSecure|GPU:NonSecure|USB1:NonSecure|USB0:NonSecure|LDMA:NonSecure|FDMA:NonSecure|QSPI:NonSecure|SD0:NonSecure"
          },
          "PSU__PROTECTION__OCM_SEGMENTS": {
            "value": "NONE"
          },
          "PSU__PROTECTION__PRESUBSYSTEMS": {
            "value": "NONE"
          },
          "PSU__PROTECTION__SLAVES": {
            "value": [
              "LPD;USB3_1_XHCI;FE300000;FE3FFFFF;0|LPD;USB3_1;FF9E0000;FF9EFFFF;0|LPD;USB3_0_XHCI;FE200000;FE2FFFFF;0|LPD;USB3_0;FF9D0000;FF9DFFFF;0|LPD;UART1;FF010000;FF01FFFF;0|LPD;UART0;FF000000;FF00FFFF;1|LPD;TTC3;FF140000;FF14FFFF;0|LPD;TTC2;FF130000;FF13FFFF;0|LPD;TTC1;FF120000;FF12FFFF;0|LPD;TTC0;FF110000;FF11FFFF;0|FPD;SWDT1;FD4D0000;FD4DFFFF;0|LPD;SWDT0;FF150000;FF15FFFF;0|LPD;SPI1;FF050000;FF05FFFF;0|LPD;SPI0;FF040000;FF04FFFF;0|FPD;SMMU_REG;FD5F0000;FD5FFFFF;1|FPD;SMMU;FD800000;FDFFFFFF;1|FPD;SIOU;FD3D0000;FD3DFFFF;1|FPD;SERDES;FD400000;FD47FFFF;1|LPD;SD1;FF170000;FF17FFFF;1|LPD;SD0;FF160000;FF16FFFF;0|FPD;SATA;FD0C0000;FD0CFFFF;0|LPD;RTC;FFA60000;FFA6FFFF;1|LPD;RSA_CORE;FFCE0000;FFCEFFFF;1|LPD;RPU;FF9A0000;FF9AFFFF;1|LPD;R5_TCM_RAM_GLOBAL;FFE00000;FFE3FFFF;1|LPD;R5_1_Instruction_Cache;FFEC0000;FFECFFFF;1|LPD;R5_1_Data_Cache;FFED0000;FFEDFFFF;1|LPD;R5_1_BTCM_GLOBAL;FFEB0000;FFEBFFFF;1|LPD;R5_1_ATCM_GLOBAL;FFE90000;FFE9FFFF;1|LPD;R5_0_Instruction_Cache;FFE40000;FFE4FFFF;1|LPD;R5_0_Data_Cache;FFE50000;FFE5FFFF;1|LPD;R5_0_BTCM_GLOBAL;FFE20000;FFE2FFFF;1|LPD;R5_0_ATCM_GLOBAL;FFE00000;FFE0FFFF;1|LPD;QSPI_Linear_Address;C0000000;DFFFFFFF;1|LPD;QSPI;FF0F0000;FF0FFFFF;1|LPD;PMU_RAM;FFDC0000;FFDDFFFF;1|LPD;PMU_GLOBAL;FFD80000;FFDBFFFF;1|FPD;PCIE_MAIN;FD0E0000;FD0EFFFF;0|FPD;PCIE_LOW;E0000000;EFFFFFFF;0|FPD;PCIE_HIGH2;8000000000;BFFFFFFFFF;0|FPD;PCIE_HIGH1;600000000;7FFFFFFFF;0|FPD;PCIE_DMA;FD0F0000;FD0FFFFF;0|FPD;PCIE_ATTRIB;FD480000;FD48FFFF;0|LPD;OCM_XMPU_CFG;FFA70000;FFA7FFFF;1|LPD;OCM_SLCR;FF960000;FF96FFFF;1|OCM;OCM;FFFC0000;FFFFFFFF;1|LPD;NAND;FF100000;FF10FFFF;0|LPD;MBISTJTAG;FFCF0000;FFCFFFFF;1|LPD;LPD_XPPU_SINK;FF9C0000;FF9CFFFF;1|LPD;LPD_XPPU;FF980000;FF98FFFF;1|LPD;LPD_SLCR_SECURE;FF4B0000;FF4DFFFF;1|LPD;LPD_SLCR;FF410000;FF4AFFFF;1|LPD;LPD_GPV;FE100000;FE1FFFFF;1|LPD;LPD_DMA_7;FFAF0000;FFAFFFFF;1|LPD;LPD_DMA_6;FFAE0000;FFAEFFFF;1|LPD;LPD_DMA_5;FFAD0000;FFADFFFF;1|LPD;LPD_DMA_4;FFAC0000;FFACFFFF;1|LPD;LPD_DMA_3;FFAB0000;FFABFFFF;1|LPD;LPD_DMA_2;FFAA0000;FFAAFFFF;1|LPD;LPD_DMA_1;FFA90000;FFA9FFFF;1|LPD;LPD_DMA_0;FFA80000;FFA8FFFF;1|LPD;IPI_CTRL;FF380000;FF3FFFFF;1|LPD;IOU_SLCR;FF180000;FF23FFFF;1|LPD;IOU_SECURE_SLCR;FF240000;FF24FFFF;1|LPD;IOU_SCNTRS;FF260000;FF26FFFF;1|LPD;IOU_SCNTR;FF250000;FF25FFFF;1|LPD;IOU_GPV;FE000000;FE0FFFFF;1|LPD;I2C1;FF030000;FF03FFFF;1|LPD;I2C0;FF020000;FF02FFFF;1|FPD;GPU;FD4B0000;FD4BFFFF;0|LPD;GPIO;FF0A0000;FF0AFFFF;1|LPD;GEM3;FF0E0000;FF0EFFFF;0|LPD;GEM2;FF0D0000;FF0DFFFF;0|LPD;GEM1;FF0C0000;FF0CFFFF;0|LPD;GEM0;FF0B0000;FF0BFFFF;1|FPD;FPD_XMPU_SINK;FD4F0000;FD4FFFFF;1|FPD;FPD_XMPU_CFG;FD5D0000;FD5DFFFF;1|FPD;FPD_SLCR_SECURE;FD690000;FD6CFFFF;1|FPD;FPD_SLCR;FD610000;FD68FFFF;1|FPD;FPD_DMA_CH7;FD570000;FD57FFFF;1|FPD;FPD_DMA_CH6;FD560000;FD56FFFF;1|FPD;FPD_DMA_CH5;FD550000;FD55FFFF;1|FPD;FPD_DMA_CH4;FD540000;FD54FFFF;1|FPD;FPD_DMA_CH3;FD530000;FD53FFFF;1|FPD;FPD_DMA_CH2;FD520000;FD52FFFF;1|FPD;FPD_DMA_CH1;FD510000;FD51FFFF;1|FPD;FPD_DMA_CH0;FD500000;FD50FFFF;1|LPD;EFUSE;FFCC0000;FFCCFFFF;1|FPD;Display",
              "Port;FD4A0000;FD4AFFFF;0|FPD;DPDMA;FD4C0000;FD4CFFFF;0|FPD;DDR_XMPU5_CFG;FD050000;FD05FFFF;1|FPD;DDR_XMPU4_CFG;FD040000;FD04FFFF;1|FPD;DDR_XMPU3_CFG;FD030000;FD03FFFF;1|FPD;DDR_XMPU2_CFG;FD020000;FD02FFFF;1|FPD;DDR_XMPU1_CFG;FD010000;FD01FFFF;1|FPD;DDR_XMPU0_CFG;FD000000;FD00FFFF;1|FPD;DDR_QOS_CTRL;FD090000;FD09FFFF;1|FPD;DDR_PHY;FD080000;FD08FFFF;1|DDR;DDR_LOW;0;7FFFFFFF;1|DDR;DDR_HIGH;800000000;87FFFFFFF;1|FPD;DDDR_CTRL;FD070000;FD070FFF;1|LPD;Coresight;FE800000;FEFFFFFF;1|LPD;CSU_DMA;FFC80000;FFC9FFFF;1|LPD;CSU;FFCA0000;FFCAFFFF;1|LPD;CRL_APB;FF5E0000;FF85FFFF;1|FPD;CRF_APB;FD1A0000;FD2DFFFF;1|FPD;CCI_REG;FD5E0000;FD5EFFFF;1|LPD;CAN1;FF070000;FF07FFFF;1|LPD;CAN0;FF060000;FF06FFFF;0|FPD;APU;FD5C0000;FD5CFFFF;1|LPD;APM_INTC_IOU;FFA20000;FFA2FFFF;1|LPD;APM_FPD_LPD;FFA30000;FFA3FFFF;1|FPD;APM_5;FD490000;FD49FFFF;1|FPD;APM_0;FD0B0000;FD0BFFFF;1|LPD;APM2;FFA10000;FFA1FFFF;1|LPD;APM1;FFA00000;FFA0FFFF;1|LPD;AMS;FFA50000;FFA5FFFF;1|FPD;AFI_5;FD3B0000;FD3BFFFF;1|FPD;AFI_4;FD3A0000;FD3AFFFF;1|FPD;AFI_3;FD390000;FD39FFFF;1|FPD;AFI_2;FD380000;FD38FFFF;1|FPD;AFI_1;FD370000;FD37FFFF;1|FPD;AFI_0;FD360000;FD36FFFF;1|LPD;AFIFM6;FF9B0000;FF9BFFFF;1|FPD;ACPU_GIC;F9010000;F907FFFF;1"
            ]
          },
          "PSU__PROTECTION__SUBSYSTEMS": {
            "value": "PMU Firmware:PMU"
          },
          "PSU__PSS_ALT_REF_CLK__ENABLE": {
            "value": "0"
          },
          "PSU__PSS_ALT_REF_CLK__FREQMHZ": {
            "value": "33.333"
          },
          "PSU__PSS_REF_CLK__FREQMHZ": {
            "value": "33.333333"
          },
          "PSU__QSPI_COHERENCY": {
            "value": "0"
          },
          "PSU__QSPI_ROUTE_THROUGH_FPD": {
            "value": "0"
          },
          "PSU__QSPI__GRP_FBCLK__ENABLE": {
            "value": "0"
          },
          "PSU__QSPI__PERIPHERAL__DATA_MODE": {
            "value": "x4"
          },
          "PSU__QSPI__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__QSPI__PERIPHERAL__IO": {
            "value": "MIO 0 .. 12"
          },
          "PSU__QSPI__PERIPHERAL__MODE": {
            "value": "Dual Parallel"
          },
          "PSU__REPORT__DBGLOG": {
            "value": "0"
          },
          "PSU__RPU_COHERENCY": {
            "value": "0"
          },
          "PSU__RPU__POWER__ON": {
            "value": "1"
          },
          "PSU__SATA__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__SD0__CLK_100_SDR_OTAP_DLY": {
            "value": "0x3"
          },
          "PSU__SD0__CLK_200_SDR_OTAP_DLY": {
            "value": "0x3"
          },
          "PSU__SD0__CLK_50_DDR_ITAP_DLY": {
            "value": "0x3D"
          },
          "PSU__SD0__CLK_50_DDR_OTAP_DLY": {
            "value": "0x4"
          },
          "PSU__SD0__CLK_50_SDR_ITAP_DLY": {
            "value": "0x15"
          },
          "PSU__SD0__CLK_50_SDR_OTAP_DLY": {
            "value": "0x5"
          },
          "PSU__SD0__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__SD0__RESET__ENABLE": {
            "value": "0"
          },
          "PSU__SD1_COHERENCY": {
            "value": "0"
          },
          "PSU__SD1_ROUTE_THROUGH_FPD": {
            "value": "0"
          },
          "PSU__SD1__CLK_50_SDR_ITAP_DLY": {
            "value": "0x15"
          },
          "PSU__SD1__CLK_50_SDR_OTAP_DLY": {
            "value": "0x5"
          },
          "PSU__SD1__DATA_TRANSFER_MODE": {
            "value": "4Bit"
          },
          "PSU__SD1__GRP_CD__ENABLE": {
            "value": "1"
          },
          "PSU__SD1__GRP_CD__IO": {
            "value": "MIO 45"
          },
          "PSU__SD1__GRP_POW__ENABLE": {
            "value": "0"
          },
          "PSU__SD1__GRP_WP__ENABLE": {
            "value": "0"
          },
          "PSU__SD1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__SD1__PERIPHERAL__IO": {
            "value": "MIO 46 .. 51"
          },
          "PSU__SD1__SLOT_TYPE": {
            "value": "SD 2.0"
          },
          "PSU__SPI0_LOOP_SPI1__ENABLE": {
            "value": "0"
          },
          "PSU__SPI0__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__SPI1__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__SWDT0__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__SWDT0__PERIPHERAL__IO": {
            "value": "NA"
          },
          "PSU__SWDT1__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__SWDT1__PERIPHERAL__IO": {
            "value": "NA"
          },
          "PSU__TCM0A__POWER__ON": {
            "value": "1"
          },
          "PSU__TCM0B__POWER__ON": {
            "value": "1"
          },
          "PSU__TCM1A__POWER__ON": {
            "value": "1"
          },
          "PSU__TCM1B__POWER__ON": {
            "value": "1"
          },
          "PSU__TESTSCAN__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__TRACE__INTERNAL_WIDTH": {
            "value": "32"
          },
          "PSU__TRACE__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__TRISTATE__INVERTED": {
            "value": "1"
          },
          "PSU__TSU__BUFG_PORT_PAIR": {
            "value": "0"
          },
          "PSU__TTC0__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__TTC0__PERIPHERAL__IO": {
            "value": "NA"
          },
          "PSU__TTC1__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__TTC1__PERIPHERAL__IO": {
            "value": "NA"
          },
          "PSU__TTC2__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__TTC2__PERIPHERAL__IO": {
            "value": "NA"
          },
          "PSU__TTC3__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__TTC3__PERIPHERAL__IO": {
            "value": "NA"
          },
          "PSU__UART0_LOOP_UART1__ENABLE": {
            "value": "0"
          },
          "PSU__UART0__BAUD_RATE": {
            "value": "115200"
          },
          "PSU__UART0__MODEM__ENABLE": {
            "value": "0"
          },
          "PSU__UART0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__UART0__PERIPHERAL__IO": {
            "value": "MIO 18 .. 19"
          },
          "PSU__UART1__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__USB0__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__USB0__RESET__ENABLE": {
            "value": "0"
          },
          "PSU__USB1__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__USB1__RESET__ENABLE": {
            "value": "0"
          },
          "PSU__USE__ADMA": {
            "value": "0"
          },
          "PSU__USE__APU_LEGACY_INTERRUPT": {
            "value": "0"
          },
          "PSU__USE__AUDIO": {
            "value": "0"
          },
          "PSU__USE__CLK": {
            "value": "0"
          },
          "PSU__USE__CLK0": {
            "value": "0"
          },
          "PSU__USE__CLK1": {
            "value": "0"
          },
          "PSU__USE__CLK2": {
            "value": "0"
          },
          "PSU__USE__CLK3": {
            "value": "0"
          },
          "PSU__USE__CROSS_TRIGGER": {
            "value": "0"
          },
          "PSU__USE__DDR_INTF_REQUESTED": {
            "value": "0"
          },
          "PSU__USE__DEBUG__TEST": {
            "value": "0"
          },
          "PSU__USE__EVENT_RPU": {
            "value": "0"
          },
          "PSU__USE__FABRIC__RST": {
            "value": "1"
          },
          "PSU__USE__FTM": {
            "value": "0"
          },
          "PSU__USE__GDMA": {
            "value": "0"
          },
          "PSU__USE__IRQ": {
            "value": "0"
          },
          "PSU__USE__IRQ0": {
            "value": "1"
          },
          "PSU__USE__IRQ1": {
            "value": "0"
          },
          "PSU__USE__M_AXI_GP0": {
            "value": "1"
          },
          "PSU__USE__M_AXI_GP1": {
            "value": "0"
          },
          "PSU__USE__M_AXI_GP2": {
            "value": "0"
          },
          "PSU__USE__PROC_EVENT_BUS": {
            "value": "0"
          },
          "PSU__USE__RPU_LEGACY_INTERRUPT": {
            "value": "0"
          },
          "PSU__USE__RST0": {
            "value": "0"
          },
          "PSU__USE__RST1": {
            "value": "0"
          },
          "PSU__USE__RST2": {
            "value": "0"
          },
          "PSU__USE__RST3": {
            "value": "0"
          },
          "PSU__USE__RTC": {
            "value": "0"
          },
          "PSU__USE__STM": {
            "value": "0"
          },
          "PSU__USE__S_AXI_ACE": {
            "value": "0"
          },
          "PSU__USE__S_AXI_ACP": {
            "value": "0"
          },
          "PSU__USE__S_AXI_GP0": {
            "value": "0"
          },
          "PSU__USE__S_AXI_GP1": {
            "value": "0"
          },
          "PSU__USE__S_AXI_GP2": {
            "value": "0"
          },
          "PSU__USE__S_AXI_GP3": {
            "value": "0"
          },
          "PSU__USE__S_AXI_GP4": {
            "value": "0"
          },
          "PSU__USE__S_AXI_GP5": {
            "value": "0"
          },
          "PSU__USE__S_AXI_GP6": {
            "value": "0"
          },
          "PSU__USE__USB3_0_HUB": {
            "value": "0"
          },
          "PSU__USE__USB3_1_HUB": {
            "value": "0"
          },
          "PSU__USE__VIDEO": {
            "value": "0"
          },
          "PSU__VIDEO_REF_CLK__ENABLE": {
            "value": "0"
          },
          "PSU__VIDEO_REF_CLK__FREQMHZ": {
            "value": "33.333"
          },
          "QSPI_BOARD_INTERFACE": {
            "value": "custom"
          },
          "SATA_BOARD_INTERFACE": {
            "value": "custom"
          },
          "SD0_BOARD_INTERFACE": {
            "value": "custom"
          },
          "SD1_BOARD_INTERFACE": {
            "value": "custom"
          },
          "SPI0_BOARD_INTERFACE": {
            "value": "custom"
          },
          "SPI1_BOARD_INTERFACE": {
            "value": "custom"
          },
          "SUBPRESET1": {
            "value": "Custom"
          },
          "SUBPRESET2": {
            "value": "Custom"
          },
          "SWDT0_BOARD_INTERFACE": {
            "value": "custom"
          },
          "SWDT1_BOARD_INTERFACE": {
            "value": "custom"
          },
          "TRACE_BOARD_INTERFACE": {
            "value": "custom"
          },
          "TTC0_BOARD_INTERFACE": {
            "value": "custom"
          },
          "TTC1_BOARD_INTERFACE": {
            "value": "custom"
          },
          "TTC2_BOARD_INTERFACE": {
            "value": "custom"
          },
          "TTC3_BOARD_INTERFACE": {
            "value": "custom"
          },
          "UART0_BOARD_INTERFACE": {
            "value": "custom"
          },
          "UART1_BOARD_INTERFACE": {
            "value": "custom"
          },
          "USB0_BOARD_INTERFACE": {
            "value": "custom"
          },
          "USB1_BOARD_INTERFACE": {
            "value": "custom"
          },
          "preset": {
            "value": "None"
          }
        },
        "interface_ports": {
          "M_AXI_HPM0_FPD": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0xA0000000",
              "maximum": "0x0047FFFFFFFF",
              "width": "40"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "1T",
              "width": "40",
              "local_memory_map": {
                "name": "Data",
                "description": "Address Space Segments",
                "address_blocks": {
                  "M_AXI_HPM0_LPD:LPD_AFI_FS": {
                    "name": "M_AXI_HPM0_LPD:LPD_AFI_FS",
                    "display_name": "M_AXI_HPM0_LPD/LPD_AFI_FS",
                    "base_address": "0x80000000",
                    "range": "512M",
                    "width": "32",
                    "usage": "register"
                  },
                  "M_AXI_HPM1_FPD:FPD_AFI_FS0_00": {
                    "name": "M_AXI_HPM1_FPD:FPD_AFI_FS0_00",
                    "display_name": "M_AXI_HPM1_FPD/FPD_AFI_FS0_00",
                    "base_address": "0xB0000000",
                    "range": "256M",
                    "width": "32",
                    "usage": "register"
                  },
                  "M_AXI_HPM1_FPD:FPD_AFI_FS0_01": {
                    "name": "M_AXI_HPM1_FPD:FPD_AFI_FS0_01",
                    "display_name": "M_AXI_HPM1_FPD/FPD_AFI_FS0_01",
                    "base_address": "0x000500000000",
                    "range": "4G",
                    "width": "35",
                    "usage": "register"
                  },
                  "M_AXI_HPM1_FPD:FPD_AFI_FS0_10": {
                    "name": "M_AXI_HPM1_FPD:FPD_AFI_FS0_10",
                    "display_name": "M_AXI_HPM1_FPD/FPD_AFI_FS0_10",
                    "base_address": "0x004800000000",
                    "range": "224G",
                    "width": "39",
                    "usage": "register"
                  },
                  "M_AXI_HPM0_FPD:FPD_AFI_FS1_00": {
                    "name": "M_AXI_HPM0_FPD:FPD_AFI_FS1_00",
                    "display_name": "M_AXI_HPM0_FPD/FPD_AFI_FS1_00",
                    "base_address": "0xA0000000",
                    "range": "256M",
                    "width": "32",
                    "usage": "register"
                  },
                  "M_AXI_HPM0_FPD:FPD_AFI_FS1_01": {
                    "name": "M_AXI_HPM0_FPD:FPD_AFI_FS1_01",
                    "display_name": "M_AXI_HPM0_FPD/FPD_AFI_FS1_01",
                    "base_address": "0x000400000000",
                    "range": "4G",
                    "width": "35",
                    "usage": "register"
                  },
                  "M_AXI_HPM0_FPD:FPD_AFI_FS1_10": {
                    "name": "M_AXI_HPM0_FPD:FPD_AFI_FS1_10",
                    "display_name": "M_AXI_HPM0_FPD/FPD_AFI_FS1_10",
                    "base_address": "0x001000000000",
                    "range": "224G",
                    "width": "39",
                    "usage": "register"
                  }
                }
              }
            }
          }
        }
      },
      "daq_spy_all": {
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "ddi0": {
            "mode": "Monitor",
            "vlnv_bus_definition": "UF:user:deimos_data_input:1.0",
            "vlnv": "UF:user:deimos_data_input_rtl:1.0"
          },
          "S_AXI1": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI2": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI3": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI4": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI5": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI6": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI7": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "ddi1": {
            "mode": "Monitor",
            "vlnv_bus_definition": "UF:user:deimos_data_input:1.0",
            "vlnv": "UF:user:deimos_data_input_rtl:1.0"
          },
          "ddi3": {
            "mode": "Monitor",
            "vlnv_bus_definition": "UF:user:deimos_data_input:1.0",
            "vlnv": "UF:user:deimos_data_input_rtl:1.0"
          },
          "ddi7": {
            "mode": "Monitor",
            "vlnv_bus_definition": "UF:user:deimos_data_input:1.0",
            "vlnv": "UF:user:deimos_data_input_rtl:1.0"
          },
          "ddi5": {
            "mode": "Monitor",
            "vlnv_bus_definition": "UF:user:deimos_data_input:1.0",
            "vlnv": "UF:user:deimos_data_input_rtl:1.0"
          },
          "ddi4": {
            "mode": "Monitor",
            "vlnv_bus_definition": "UF:user:deimos_data_input:1.0",
            "vlnv": "UF:user:deimos_data_input_rtl:1.0"
          },
          "ddi6": {
            "mode": "Monitor",
            "vlnv_bus_definition": "UF:user:deimos_data_input:1.0",
            "vlnv": "UF:user:deimos_data_input_rtl:1.0"
          },
          "ddi2": {
            "mode": "Monitor",
            "vlnv_bus_definition": "UF:user:deimos_data_input:1.0",
            "vlnv": "UF:user:deimos_data_input_rtl:1.0"
          }
        },
        "ports": {
          "AXI_CLK_OUT": {
            "type": "clk",
            "direction": "I"
          },
          "AXI_RSTn": {
            "type": "rst",
            "direction": "I"
          },
          "ddi_clk": {
            "type": "clk",
            "direction": "I"
          },
          "daq_spy_full_0": {
            "direction": "O"
          },
          "daq_spy_reset_1": {
            "type": "rst",
            "direction": "I"
          },
          "spy_rec_time": {
            "direction": "I",
            "left": "14",
            "right": "0"
          },
          "spy_addr_0": {
            "direction": "O",
            "left": "14",
            "right": "0"
          },
          "cmd_bit_trigger": {
            "direction": "I"
          },
          "ts_rst": {
            "type": "rst",
            "direction": "I"
          },
          "daq_spy_full_3": {
            "direction": "O"
          },
          "spy_addr_7": {
            "direction": "O",
            "left": "14",
            "right": "0"
          },
          "daq_spy_full_1": {
            "direction": "O"
          },
          "spy_addr_5": {
            "direction": "O",
            "left": "14",
            "right": "0"
          },
          "spy_addr_4": {
            "direction": "O",
            "left": "14",
            "right": "0"
          },
          "spy_addr_3": {
            "direction": "O",
            "left": "14",
            "right": "0"
          },
          "spy_addr_1": {
            "direction": "O",
            "left": "14",
            "right": "0"
          },
          "daq_spy_full_7": {
            "direction": "O"
          },
          "daq_spy_full_6": {
            "direction": "O"
          },
          "daq_spy_full_5": {
            "direction": "O"
          },
          "daq_spy_full_4": {
            "direction": "O"
          },
          "spy_addr_6": {
            "direction": "O",
            "left": "14",
            "right": "0"
          },
          "spy_addr_2": {
            "direction": "O",
            "left": "14",
            "right": "0"
          },
          "daq_spy_full_2": {
            "direction": "O"
          }
        },
        "components": {
          "daq_spy_1": {
            "interface_ports": {
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "ddi0": {
                "mode": "Monitor",
                "vlnv_bus_definition": "UF:user:deimos_data_input:1.0",
                "vlnv": "UF:user:deimos_data_input_rtl:1.0"
              }
            },
            "ports": {
              "AXI_CLK_OUT": {
                "type": "clk",
                "direction": "I"
              },
              "AXI_RSTn": {
                "type": "rst",
                "direction": "I"
              },
              "daq_clk": {
                "type": "clk",
                "direction": "I"
              },
              "daq_spy_full": {
                "direction": "O"
              },
              "daq_spy_reset": {
                "type": "rst",
                "direction": "I"
              },
              "rec_time_0": {
                "direction": "I",
                "left": "14",
                "right": "0"
              },
              "spy_addr_0": {
                "direction": "O",
                "left": "14",
                "right": "0"
              },
              "trigger": {
                "direction": "I"
              },
              "ts_rst": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "axi_bram_ctrl_0": {
                "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
                "xci_name": "design_1_axi_bram_ctrl_0_2",
                "xci_path": "ip/design_1_axi_bram_ctrl_0_2/design_1_axi_bram_ctrl_0_2.xci",
                "inst_hier_path": "daq_spy_all/daq_spy_1/axi_bram_ctrl_0",
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "64"
                  },
                  "SINGLE_PORT_BRAM": {
                    "value": "1"
                  }
                }
              },
              "daq_spy_control_0": {
                "vlnv": "xilinx.com:module_ref:daq_spy_control:1.0",
                "xci_name": "design_1_daq_spy_control_0_2",
                "xci_path": "ip/design_1_daq_spy_control_0_2/design_1_daq_spy_control_0_2.xci",
                "inst_hier_path": "daq_spy_all/daq_spy_1/daq_spy_control_0",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "daq_spy_control",
                  "boundary_crc": "0x0"
                },
                "interface_ports": {
                  "ddi0": {
                    "mode": "Monitor",
                    "vlnv_bus_definition": "UF:user:deimos_data_input:1.0",
                    "vlnv": "UF:user:deimos_data_input_rtl:1.0",
                    "port_maps": {
                      "d": {
                        "physical_name": "d",
                        "direction": "I",
                        "left": "63",
                        "right": "0"
                      },
                      "d_valid": {
                        "physical_name": "d_valid",
                        "direction": "I"
                      },
                      "d_last": {
                        "physical_name": "d_last",
                        "direction": "I"
                      }
                    }
                  },
                  "bram_ctl": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
                    "vlnv": "xilinx.com:interface:bram_rtl:1.0",
                    "parameters": {
                      "MEM_SIZE": {
                        "value": "262144",
                        "value_src": "constant"
                      },
                      "MEM_WIDTH": {
                        "value": "64",
                        "value_src": "constant"
                      },
                      "MEM_ECC": {
                        "value": "NONE",
                        "value_src": "constant"
                      },
                      "MASTER_TYPE": {
                        "value": "BRAM_CTRL",
                        "value_src": "constant"
                      },
                      "READ_WRITE_MODE": {
                        "value": "READ_WRITE",
                        "value_src": "constant"
                      },
                      "READ_LATENCY": {
                        "value": "1",
                        "value_src": "user_prop"
                      }
                    },
                    "port_maps": {
                      "EN": {
                        "physical_name": "ena",
                        "direction": "I"
                      },
                      "DOUT": {
                        "physical_name": "douta",
                        "direction": "O",
                        "left": "63",
                        "right": "0"
                      },
                      "DIN": {
                        "physical_name": "dina",
                        "direction": "I",
                        "left": "63",
                        "right": "0"
                      },
                      "WE": {
                        "physical_name": "wea",
                        "direction": "I",
                        "left": "7",
                        "right": "0"
                      },
                      "ADDR": {
                        "physical_name": "addra",
                        "direction": "I",
                        "left": "17",
                        "right": "0"
                      },
                      "CLK": {
                        "physical_name": "clka",
                        "direction": "I"
                      },
                      "RST": {
                        "physical_name": "rsta",
                        "direction": "I"
                      }
                    }
                  }
                },
                "ports": {
                  "clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_RESET": {
                        "value": "reset",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "62500000",
                        "value_src": "user_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "design_1_ddi_clk",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "rst": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "bram_addr_mon": {
                    "direction": "O",
                    "left": "14",
                    "right": "0"
                  },
                  "reset": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "full": {
                    "direction": "O"
                  },
                  "state": {
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "trigger": {
                    "direction": "I"
                  },
                  "rec_time": {
                    "direction": "I",
                    "left": "14",
                    "right": "0"
                  }
                }
              }
            },
            "interface_nets": {
              "Conn": {
                "interface_ports": [
                  "ddi0",
                  "daq_spy_control_0/ddi0"
                ]
              },
              "axi_bram_ctrl_0_BRAM_PORTA": {
                "interface_ports": [
                  "daq_spy_control_0/bram_ctl",
                  "axi_bram_ctrl_0/BRAM_PORTA"
                ]
              },
              "ps8_0_axi_periph_M00_AXI": {
                "interface_ports": [
                  "S_AXI",
                  "axi_bram_ctrl_0/S_AXI"
                ]
              }
            },
            "nets": {
              "AXI_RSTn_1": {
                "ports": [
                  "AXI_RSTn",
                  "axi_bram_ctrl_0/s_axi_aresetn"
                ]
              },
              "daq_clk_0_1": {
                "ports": [
                  "daq_clk",
                  "daq_spy_control_0/clk"
                ]
              },
              "daq_spy_control_0_bram_addr_mon": {
                "ports": [
                  "daq_spy_control_0/bram_addr_mon",
                  "spy_addr_0"
                ]
              },
              "daq_spy_full_0": {
                "ports": [
                  "daq_spy_control_0/full",
                  "daq_spy_full"
                ]
              },
              "rec_time_0_1": {
                "ports": [
                  "rec_time_0",
                  "daq_spy_control_0/rec_time"
                ]
              },
              "reset_0_1": {
                "ports": [
                  "daq_spy_reset",
                  "daq_spy_control_0/reset"
                ]
              },
              "trigger_1": {
                "ports": [
                  "trigger",
                  "daq_spy_control_0/trigger"
                ]
              },
              "ts_rst_1": {
                "ports": [
                  "ts_rst",
                  "daq_spy_control_0/rst"
                ]
              },
              "zynq_ultra_ps_e_0_pl_clk0": {
                "ports": [
                  "AXI_CLK_OUT",
                  "axi_bram_ctrl_0/s_axi_aclk"
                ]
              }
            }
          },
          "daq_spy_3": {
            "interface_ports": {
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "ddi0": {
                "mode": "Monitor",
                "vlnv_bus_definition": "UF:user:deimos_data_input:1.0",
                "vlnv": "UF:user:deimos_data_input_rtl:1.0"
              }
            },
            "ports": {
              "AXI_CLK_OUT": {
                "type": "clk",
                "direction": "I"
              },
              "AXI_RSTn": {
                "type": "rst",
                "direction": "I"
              },
              "daq_clk": {
                "type": "clk",
                "direction": "I"
              },
              "daq_spy_full": {
                "direction": "O"
              },
              "daq_spy_reset": {
                "type": "rst",
                "direction": "I"
              },
              "rec_time_0": {
                "direction": "I",
                "left": "14",
                "right": "0"
              },
              "spy_addr_0": {
                "direction": "O",
                "left": "14",
                "right": "0"
              },
              "trigger": {
                "direction": "I"
              },
              "ts_rst": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "axi_bram_ctrl_0": {
                "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
                "xci_name": "design_1_axi_bram_ctrl_0_4",
                "xci_path": "ip/design_1_axi_bram_ctrl_0_4/design_1_axi_bram_ctrl_0_4.xci",
                "inst_hier_path": "daq_spy_all/daq_spy_3/axi_bram_ctrl_0",
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "64"
                  },
                  "SINGLE_PORT_BRAM": {
                    "value": "1"
                  }
                }
              },
              "daq_spy_control_0": {
                "vlnv": "xilinx.com:module_ref:daq_spy_control:1.0",
                "xci_name": "design_1_daq_spy_control_0_4",
                "xci_path": "ip/design_1_daq_spy_control_0_4/design_1_daq_spy_control_0_4.xci",
                "inst_hier_path": "daq_spy_all/daq_spy_3/daq_spy_control_0",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "daq_spy_control",
                  "boundary_crc": "0x0"
                },
                "interface_ports": {
                  "ddi0": {
                    "mode": "Monitor",
                    "vlnv_bus_definition": "UF:user:deimos_data_input:1.0",
                    "vlnv": "UF:user:deimos_data_input_rtl:1.0",
                    "port_maps": {
                      "d": {
                        "physical_name": "d",
                        "direction": "I",
                        "left": "63",
                        "right": "0"
                      },
                      "d_valid": {
                        "physical_name": "d_valid",
                        "direction": "I"
                      },
                      "d_last": {
                        "physical_name": "d_last",
                        "direction": "I"
                      }
                    }
                  },
                  "bram_ctl": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
                    "vlnv": "xilinx.com:interface:bram_rtl:1.0",
                    "parameters": {
                      "MEM_SIZE": {
                        "value": "262144",
                        "value_src": "constant"
                      },
                      "MEM_WIDTH": {
                        "value": "64",
                        "value_src": "constant"
                      },
                      "MEM_ECC": {
                        "value": "NONE",
                        "value_src": "constant"
                      },
                      "MASTER_TYPE": {
                        "value": "BRAM_CTRL",
                        "value_src": "constant"
                      },
                      "READ_WRITE_MODE": {
                        "value": "READ_WRITE",
                        "value_src": "constant"
                      },
                      "READ_LATENCY": {
                        "value": "1",
                        "value_src": "user_prop"
                      }
                    },
                    "port_maps": {
                      "EN": {
                        "physical_name": "ena",
                        "direction": "I"
                      },
                      "DOUT": {
                        "physical_name": "douta",
                        "direction": "O",
                        "left": "63",
                        "right": "0"
                      },
                      "DIN": {
                        "physical_name": "dina",
                        "direction": "I",
                        "left": "63",
                        "right": "0"
                      },
                      "WE": {
                        "physical_name": "wea",
                        "direction": "I",
                        "left": "7",
                        "right": "0"
                      },
                      "ADDR": {
                        "physical_name": "addra",
                        "direction": "I",
                        "left": "17",
                        "right": "0"
                      },
                      "CLK": {
                        "physical_name": "clka",
                        "direction": "I"
                      },
                      "RST": {
                        "physical_name": "rsta",
                        "direction": "I"
                      }
                    }
                  }
                },
                "ports": {
                  "clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_RESET": {
                        "value": "reset",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "62500000",
                        "value_src": "user_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "design_1_ddi_clk",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "rst": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "bram_addr_mon": {
                    "direction": "O",
                    "left": "14",
                    "right": "0"
                  },
                  "reset": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "full": {
                    "direction": "O"
                  },
                  "state": {
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "trigger": {
                    "direction": "I"
                  },
                  "rec_time": {
                    "direction": "I",
                    "left": "14",
                    "right": "0"
                  }
                }
              }
            },
            "interface_nets": {
              "Conn": {
                "interface_ports": [
                  "ddi0",
                  "daq_spy_control_0/ddi0"
                ]
              },
              "axi_bram_ctrl_0_BRAM_PORTA": {
                "interface_ports": [
                  "axi_bram_ctrl_0/BRAM_PORTA",
                  "daq_spy_control_0/bram_ctl"
                ]
              },
              "ps8_0_axi_periph_M00_AXI": {
                "interface_ports": [
                  "S_AXI",
                  "axi_bram_ctrl_0/S_AXI"
                ]
              }
            },
            "nets": {
              "AXI_RSTn_1": {
                "ports": [
                  "AXI_RSTn",
                  "axi_bram_ctrl_0/s_axi_aresetn"
                ]
              },
              "daq_clk_0_1": {
                "ports": [
                  "daq_clk",
                  "daq_spy_control_0/clk"
                ]
              },
              "daq_spy_control_0_bram_addr_mon": {
                "ports": [
                  "daq_spy_control_0/bram_addr_mon",
                  "spy_addr_0"
                ]
              },
              "daq_spy_full_0": {
                "ports": [
                  "daq_spy_control_0/full",
                  "daq_spy_full"
                ]
              },
              "rec_time_0_1": {
                "ports": [
                  "rec_time_0",
                  "daq_spy_control_0/rec_time"
                ]
              },
              "reset_0_1": {
                "ports": [
                  "daq_spy_reset",
                  "daq_spy_control_0/reset"
                ]
              },
              "trigger_1": {
                "ports": [
                  "trigger",
                  "daq_spy_control_0/trigger"
                ]
              },
              "ts_rst_1": {
                "ports": [
                  "ts_rst",
                  "daq_spy_control_0/rst"
                ]
              },
              "zynq_ultra_ps_e_0_pl_clk0": {
                "ports": [
                  "AXI_CLK_OUT",
                  "axi_bram_ctrl_0/s_axi_aclk"
                ]
              }
            }
          },
          "daq_spy_4": {
            "interface_ports": {
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "ddi0": {
                "mode": "Monitor",
                "vlnv_bus_definition": "UF:user:deimos_data_input:1.0",
                "vlnv": "UF:user:deimos_data_input_rtl:1.0"
              }
            },
            "ports": {
              "AXI_CLK_OUT": {
                "type": "clk",
                "direction": "I"
              },
              "AXI_RSTn": {
                "type": "rst",
                "direction": "I"
              },
              "daq_clk": {
                "type": "clk",
                "direction": "I"
              },
              "daq_spy_full": {
                "direction": "O"
              },
              "daq_spy_reset": {
                "type": "rst",
                "direction": "I"
              },
              "rec_time_0": {
                "direction": "I",
                "left": "14",
                "right": "0"
              },
              "spy_addr_0": {
                "direction": "O",
                "left": "14",
                "right": "0"
              },
              "trigger": {
                "direction": "I"
              },
              "ts_rst": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "axi_bram_ctrl_0": {
                "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
                "xci_name": "design_1_axi_bram_ctrl_0_5",
                "xci_path": "ip/design_1_axi_bram_ctrl_0_5/design_1_axi_bram_ctrl_0_5.xci",
                "inst_hier_path": "daq_spy_all/daq_spy_4/axi_bram_ctrl_0",
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "64"
                  },
                  "SINGLE_PORT_BRAM": {
                    "value": "1"
                  }
                }
              },
              "daq_spy_control_0": {
                "vlnv": "xilinx.com:module_ref:daq_spy_control:1.0",
                "xci_name": "design_1_daq_spy_control_0_5",
                "xci_path": "ip/design_1_daq_spy_control_0_5/design_1_daq_spy_control_0_5.xci",
                "inst_hier_path": "daq_spy_all/daq_spy_4/daq_spy_control_0",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "daq_spy_control",
                  "boundary_crc": "0x0"
                },
                "interface_ports": {
                  "ddi0": {
                    "mode": "Monitor",
                    "vlnv_bus_definition": "UF:user:deimos_data_input:1.0",
                    "vlnv": "UF:user:deimos_data_input_rtl:1.0",
                    "port_maps": {
                      "d": {
                        "physical_name": "d",
                        "direction": "I",
                        "left": "63",
                        "right": "0"
                      },
                      "d_valid": {
                        "physical_name": "d_valid",
                        "direction": "I"
                      },
                      "d_last": {
                        "physical_name": "d_last",
                        "direction": "I"
                      }
                    }
                  },
                  "bram_ctl": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
                    "vlnv": "xilinx.com:interface:bram_rtl:1.0",
                    "parameters": {
                      "MEM_SIZE": {
                        "value": "262144",
                        "value_src": "constant"
                      },
                      "MEM_WIDTH": {
                        "value": "64",
                        "value_src": "constant"
                      },
                      "MEM_ECC": {
                        "value": "NONE",
                        "value_src": "constant"
                      },
                      "MASTER_TYPE": {
                        "value": "BRAM_CTRL",
                        "value_src": "constant"
                      },
                      "READ_WRITE_MODE": {
                        "value": "READ_WRITE",
                        "value_src": "constant"
                      },
                      "READ_LATENCY": {
                        "value": "1",
                        "value_src": "user_prop"
                      }
                    },
                    "port_maps": {
                      "EN": {
                        "physical_name": "ena",
                        "direction": "I"
                      },
                      "DOUT": {
                        "physical_name": "douta",
                        "direction": "O",
                        "left": "63",
                        "right": "0"
                      },
                      "DIN": {
                        "physical_name": "dina",
                        "direction": "I",
                        "left": "63",
                        "right": "0"
                      },
                      "WE": {
                        "physical_name": "wea",
                        "direction": "I",
                        "left": "7",
                        "right": "0"
                      },
                      "ADDR": {
                        "physical_name": "addra",
                        "direction": "I",
                        "left": "17",
                        "right": "0"
                      },
                      "CLK": {
                        "physical_name": "clka",
                        "direction": "I"
                      },
                      "RST": {
                        "physical_name": "rsta",
                        "direction": "I"
                      }
                    }
                  }
                },
                "ports": {
                  "clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_RESET": {
                        "value": "reset",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "62500000",
                        "value_src": "user_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "design_1_ddi_clk",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "rst": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "bram_addr_mon": {
                    "direction": "O",
                    "left": "14",
                    "right": "0"
                  },
                  "reset": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "full": {
                    "direction": "O"
                  },
                  "state": {
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "trigger": {
                    "direction": "I"
                  },
                  "rec_time": {
                    "direction": "I",
                    "left": "14",
                    "right": "0"
                  }
                }
              }
            },
            "interface_nets": {
              "Conn": {
                "interface_ports": [
                  "ddi0",
                  "daq_spy_control_0/ddi0"
                ]
              },
              "axi_bram_ctrl_0_BRAM_PORTA": {
                "interface_ports": [
                  "daq_spy_control_0/bram_ctl",
                  "axi_bram_ctrl_0/BRAM_PORTA"
                ]
              },
              "ps8_0_axi_periph_M00_AXI": {
                "interface_ports": [
                  "S_AXI",
                  "axi_bram_ctrl_0/S_AXI"
                ]
              }
            },
            "nets": {
              "AXI_RSTn_1": {
                "ports": [
                  "AXI_RSTn",
                  "axi_bram_ctrl_0/s_axi_aresetn"
                ]
              },
              "daq_clk_0_1": {
                "ports": [
                  "daq_clk",
                  "daq_spy_control_0/clk"
                ]
              },
              "daq_spy_control_0_bram_addr_mon": {
                "ports": [
                  "daq_spy_control_0/bram_addr_mon",
                  "spy_addr_0"
                ]
              },
              "daq_spy_full_0": {
                "ports": [
                  "daq_spy_control_0/full",
                  "daq_spy_full"
                ]
              },
              "rec_time_0_1": {
                "ports": [
                  "rec_time_0",
                  "daq_spy_control_0/rec_time"
                ]
              },
              "reset_0_1": {
                "ports": [
                  "daq_spy_reset",
                  "daq_spy_control_0/reset"
                ]
              },
              "trigger_1": {
                "ports": [
                  "trigger",
                  "daq_spy_control_0/trigger"
                ]
              },
              "ts_rst_1": {
                "ports": [
                  "ts_rst",
                  "daq_spy_control_0/rst"
                ]
              },
              "zynq_ultra_ps_e_0_pl_clk0": {
                "ports": [
                  "AXI_CLK_OUT",
                  "axi_bram_ctrl_0/s_axi_aclk"
                ]
              }
            }
          },
          "daq_spy_5": {
            "interface_ports": {
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "ddi0": {
                "mode": "Monitor",
                "vlnv_bus_definition": "UF:user:deimos_data_input:1.0",
                "vlnv": "UF:user:deimos_data_input_rtl:1.0"
              }
            },
            "ports": {
              "AXI_CLK_OUT": {
                "type": "clk",
                "direction": "I"
              },
              "AXI_RSTn": {
                "type": "rst",
                "direction": "I"
              },
              "daq_clk": {
                "type": "clk",
                "direction": "I"
              },
              "daq_spy_full": {
                "direction": "O"
              },
              "daq_spy_reset": {
                "type": "rst",
                "direction": "I"
              },
              "rec_time_0": {
                "direction": "I",
                "left": "14",
                "right": "0"
              },
              "spy_addr_0": {
                "direction": "O",
                "left": "14",
                "right": "0"
              },
              "trigger": {
                "direction": "I"
              },
              "ts_rst": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "axi_bram_ctrl_0": {
                "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
                "xci_name": "design_1_axi_bram_ctrl_0_6",
                "xci_path": "ip/design_1_axi_bram_ctrl_0_6/design_1_axi_bram_ctrl_0_6.xci",
                "inst_hier_path": "daq_spy_all/daq_spy_5/axi_bram_ctrl_0",
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "64"
                  },
                  "SINGLE_PORT_BRAM": {
                    "value": "1"
                  }
                }
              },
              "daq_spy_control_0": {
                "vlnv": "xilinx.com:module_ref:daq_spy_control:1.0",
                "xci_name": "design_1_daq_spy_control_0_6",
                "xci_path": "ip/design_1_daq_spy_control_0_6/design_1_daq_spy_control_0_6.xci",
                "inst_hier_path": "daq_spy_all/daq_spy_5/daq_spy_control_0",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "daq_spy_control",
                  "boundary_crc": "0x0"
                },
                "interface_ports": {
                  "ddi0": {
                    "mode": "Monitor",
                    "vlnv_bus_definition": "UF:user:deimos_data_input:1.0",
                    "vlnv": "UF:user:deimos_data_input_rtl:1.0",
                    "port_maps": {
                      "d": {
                        "physical_name": "d",
                        "direction": "I",
                        "left": "63",
                        "right": "0"
                      },
                      "d_valid": {
                        "physical_name": "d_valid",
                        "direction": "I"
                      },
                      "d_last": {
                        "physical_name": "d_last",
                        "direction": "I"
                      }
                    }
                  },
                  "bram_ctl": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
                    "vlnv": "xilinx.com:interface:bram_rtl:1.0",
                    "parameters": {
                      "MEM_SIZE": {
                        "value": "262144",
                        "value_src": "constant"
                      },
                      "MEM_WIDTH": {
                        "value": "64",
                        "value_src": "constant"
                      },
                      "MEM_ECC": {
                        "value": "NONE",
                        "value_src": "constant"
                      },
                      "MASTER_TYPE": {
                        "value": "BRAM_CTRL",
                        "value_src": "constant"
                      },
                      "READ_WRITE_MODE": {
                        "value": "READ_WRITE",
                        "value_src": "constant"
                      },
                      "READ_LATENCY": {
                        "value": "1",
                        "value_src": "user_prop"
                      }
                    },
                    "port_maps": {
                      "EN": {
                        "physical_name": "ena",
                        "direction": "I"
                      },
                      "DOUT": {
                        "physical_name": "douta",
                        "direction": "O",
                        "left": "63",
                        "right": "0"
                      },
                      "DIN": {
                        "physical_name": "dina",
                        "direction": "I",
                        "left": "63",
                        "right": "0"
                      },
                      "WE": {
                        "physical_name": "wea",
                        "direction": "I",
                        "left": "7",
                        "right": "0"
                      },
                      "ADDR": {
                        "physical_name": "addra",
                        "direction": "I",
                        "left": "17",
                        "right": "0"
                      },
                      "CLK": {
                        "physical_name": "clka",
                        "direction": "I"
                      },
                      "RST": {
                        "physical_name": "rsta",
                        "direction": "I"
                      }
                    }
                  }
                },
                "ports": {
                  "clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_RESET": {
                        "value": "reset",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "62500000",
                        "value_src": "user_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "design_1_ddi_clk",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "rst": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "bram_addr_mon": {
                    "direction": "O",
                    "left": "14",
                    "right": "0"
                  },
                  "reset": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "full": {
                    "direction": "O"
                  },
                  "state": {
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "trigger": {
                    "direction": "I"
                  },
                  "rec_time": {
                    "direction": "I",
                    "left": "14",
                    "right": "0"
                  }
                }
              }
            },
            "interface_nets": {
              "Conn": {
                "interface_ports": [
                  "ddi0",
                  "daq_spy_control_0/ddi0"
                ]
              },
              "axi_bram_ctrl_0_BRAM_PORTA": {
                "interface_ports": [
                  "daq_spy_control_0/bram_ctl",
                  "axi_bram_ctrl_0/BRAM_PORTA"
                ]
              },
              "ps8_0_axi_periph_M00_AXI": {
                "interface_ports": [
                  "S_AXI",
                  "axi_bram_ctrl_0/S_AXI"
                ]
              }
            },
            "nets": {
              "AXI_RSTn_1": {
                "ports": [
                  "AXI_RSTn",
                  "axi_bram_ctrl_0/s_axi_aresetn"
                ]
              },
              "daq_clk_0_1": {
                "ports": [
                  "daq_clk",
                  "daq_spy_control_0/clk"
                ]
              },
              "daq_spy_control_0_bram_addr_mon": {
                "ports": [
                  "daq_spy_control_0/bram_addr_mon",
                  "spy_addr_0"
                ]
              },
              "daq_spy_full_0": {
                "ports": [
                  "daq_spy_control_0/full",
                  "daq_spy_full"
                ]
              },
              "rec_time_0_1": {
                "ports": [
                  "rec_time_0",
                  "daq_spy_control_0/rec_time"
                ]
              },
              "reset_0_1": {
                "ports": [
                  "daq_spy_reset",
                  "daq_spy_control_0/reset"
                ]
              },
              "trigger_1": {
                "ports": [
                  "trigger",
                  "daq_spy_control_0/trigger"
                ]
              },
              "ts_rst_1": {
                "ports": [
                  "ts_rst",
                  "daq_spy_control_0/rst"
                ]
              },
              "zynq_ultra_ps_e_0_pl_clk0": {
                "ports": [
                  "AXI_CLK_OUT",
                  "axi_bram_ctrl_0/s_axi_aclk"
                ]
              }
            }
          },
          "daq_spy_6": {
            "interface_ports": {
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "ddi0": {
                "mode": "Monitor",
                "vlnv_bus_definition": "UF:user:deimos_data_input:1.0",
                "vlnv": "UF:user:deimos_data_input_rtl:1.0"
              }
            },
            "ports": {
              "AXI_CLK_OUT": {
                "type": "clk",
                "direction": "I"
              },
              "AXI_RSTn": {
                "type": "rst",
                "direction": "I"
              },
              "daq_clk": {
                "type": "clk",
                "direction": "I"
              },
              "daq_spy_full": {
                "direction": "O"
              },
              "daq_spy_reset": {
                "type": "rst",
                "direction": "I"
              },
              "rec_time_0": {
                "direction": "I",
                "left": "14",
                "right": "0"
              },
              "spy_addr_0": {
                "direction": "O",
                "left": "14",
                "right": "0"
              },
              "trigger": {
                "direction": "I"
              },
              "ts_rst": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "axi_bram_ctrl_0": {
                "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
                "xci_name": "design_1_axi_bram_ctrl_0_7",
                "xci_path": "ip/design_1_axi_bram_ctrl_0_7/design_1_axi_bram_ctrl_0_7.xci",
                "inst_hier_path": "daq_spy_all/daq_spy_6/axi_bram_ctrl_0",
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "64"
                  },
                  "SINGLE_PORT_BRAM": {
                    "value": "1"
                  }
                }
              },
              "daq_spy_control_0": {
                "vlnv": "xilinx.com:module_ref:daq_spy_control:1.0",
                "xci_name": "design_1_daq_spy_control_0_7",
                "xci_path": "ip/design_1_daq_spy_control_0_7/design_1_daq_spy_control_0_7.xci",
                "inst_hier_path": "daq_spy_all/daq_spy_6/daq_spy_control_0",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "daq_spy_control",
                  "boundary_crc": "0x0"
                },
                "interface_ports": {
                  "ddi0": {
                    "mode": "Monitor",
                    "vlnv_bus_definition": "UF:user:deimos_data_input:1.0",
                    "vlnv": "UF:user:deimos_data_input_rtl:1.0",
                    "port_maps": {
                      "d": {
                        "physical_name": "d",
                        "direction": "I",
                        "left": "63",
                        "right": "0"
                      },
                      "d_valid": {
                        "physical_name": "d_valid",
                        "direction": "I"
                      },
                      "d_last": {
                        "physical_name": "d_last",
                        "direction": "I"
                      }
                    }
                  },
                  "bram_ctl": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
                    "vlnv": "xilinx.com:interface:bram_rtl:1.0",
                    "parameters": {
                      "MEM_SIZE": {
                        "value": "262144",
                        "value_src": "constant"
                      },
                      "MEM_WIDTH": {
                        "value": "64",
                        "value_src": "constant"
                      },
                      "MEM_ECC": {
                        "value": "NONE",
                        "value_src": "constant"
                      },
                      "MASTER_TYPE": {
                        "value": "BRAM_CTRL",
                        "value_src": "constant"
                      },
                      "READ_WRITE_MODE": {
                        "value": "READ_WRITE",
                        "value_src": "constant"
                      },
                      "READ_LATENCY": {
                        "value": "1",
                        "value_src": "user_prop"
                      }
                    },
                    "port_maps": {
                      "EN": {
                        "physical_name": "ena",
                        "direction": "I"
                      },
                      "DOUT": {
                        "physical_name": "douta",
                        "direction": "O",
                        "left": "63",
                        "right": "0"
                      },
                      "DIN": {
                        "physical_name": "dina",
                        "direction": "I",
                        "left": "63",
                        "right": "0"
                      },
                      "WE": {
                        "physical_name": "wea",
                        "direction": "I",
                        "left": "7",
                        "right": "0"
                      },
                      "ADDR": {
                        "physical_name": "addra",
                        "direction": "I",
                        "left": "17",
                        "right": "0"
                      },
                      "CLK": {
                        "physical_name": "clka",
                        "direction": "I"
                      },
                      "RST": {
                        "physical_name": "rsta",
                        "direction": "I"
                      }
                    }
                  }
                },
                "ports": {
                  "clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_RESET": {
                        "value": "reset",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "62500000",
                        "value_src": "user_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "design_1_ddi_clk",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "rst": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "bram_addr_mon": {
                    "direction": "O",
                    "left": "14",
                    "right": "0"
                  },
                  "reset": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "full": {
                    "direction": "O"
                  },
                  "state": {
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "trigger": {
                    "direction": "I"
                  },
                  "rec_time": {
                    "direction": "I",
                    "left": "14",
                    "right": "0"
                  }
                }
              }
            },
            "interface_nets": {
              "Conn": {
                "interface_ports": [
                  "ddi0",
                  "daq_spy_control_0/ddi0"
                ]
              },
              "axi_bram_ctrl_0_BRAM_PORTA": {
                "interface_ports": [
                  "daq_spy_control_0/bram_ctl",
                  "axi_bram_ctrl_0/BRAM_PORTA"
                ]
              },
              "ps8_0_axi_periph_M00_AXI": {
                "interface_ports": [
                  "S_AXI",
                  "axi_bram_ctrl_0/S_AXI"
                ]
              }
            },
            "nets": {
              "AXI_RSTn_1": {
                "ports": [
                  "AXI_RSTn",
                  "axi_bram_ctrl_0/s_axi_aresetn"
                ]
              },
              "daq_clk_0_1": {
                "ports": [
                  "daq_clk",
                  "daq_spy_control_0/clk"
                ]
              },
              "daq_spy_control_0_bram_addr_mon": {
                "ports": [
                  "daq_spy_control_0/bram_addr_mon",
                  "spy_addr_0"
                ]
              },
              "daq_spy_full_0": {
                "ports": [
                  "daq_spy_control_0/full",
                  "daq_spy_full"
                ]
              },
              "rec_time_0_1": {
                "ports": [
                  "rec_time_0",
                  "daq_spy_control_0/rec_time"
                ]
              },
              "reset_0_1": {
                "ports": [
                  "daq_spy_reset",
                  "daq_spy_control_0/reset"
                ]
              },
              "trigger_1": {
                "ports": [
                  "trigger",
                  "daq_spy_control_0/trigger"
                ]
              },
              "ts_rst_1": {
                "ports": [
                  "ts_rst",
                  "daq_spy_control_0/rst"
                ]
              },
              "zynq_ultra_ps_e_0_pl_clk0": {
                "ports": [
                  "AXI_CLK_OUT",
                  "axi_bram_ctrl_0/s_axi_aclk"
                ]
              }
            }
          },
          "daq_spy_7": {
            "interface_ports": {
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "ddi0": {
                "mode": "Monitor",
                "vlnv_bus_definition": "UF:user:deimos_data_input:1.0",
                "vlnv": "UF:user:deimos_data_input_rtl:1.0"
              }
            },
            "ports": {
              "AXI_CLK_OUT": {
                "type": "clk",
                "direction": "I"
              },
              "AXI_RSTn": {
                "type": "rst",
                "direction": "I"
              },
              "daq_clk": {
                "type": "clk",
                "direction": "I"
              },
              "daq_spy_full": {
                "direction": "O"
              },
              "daq_spy_reset": {
                "type": "rst",
                "direction": "I"
              },
              "rec_time_0": {
                "direction": "I",
                "left": "14",
                "right": "0"
              },
              "spy_addr_0": {
                "direction": "O",
                "left": "14",
                "right": "0"
              },
              "trigger": {
                "direction": "I"
              },
              "ts_rst": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "axi_bram_ctrl_0": {
                "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
                "xci_name": "design_1_axi_bram_ctrl_0_8",
                "xci_path": "ip/design_1_axi_bram_ctrl_0_8/design_1_axi_bram_ctrl_0_8.xci",
                "inst_hier_path": "daq_spy_all/daq_spy_7/axi_bram_ctrl_0",
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "64"
                  },
                  "SINGLE_PORT_BRAM": {
                    "value": "1"
                  }
                }
              },
              "daq_spy_control_0": {
                "vlnv": "xilinx.com:module_ref:daq_spy_control:1.0",
                "xci_name": "design_1_daq_spy_control_0_8",
                "xci_path": "ip/design_1_daq_spy_control_0_8/design_1_daq_spy_control_0_8.xci",
                "inst_hier_path": "daq_spy_all/daq_spy_7/daq_spy_control_0",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "daq_spy_control",
                  "boundary_crc": "0x0"
                },
                "interface_ports": {
                  "ddi0": {
                    "mode": "Monitor",
                    "vlnv_bus_definition": "UF:user:deimos_data_input:1.0",
                    "vlnv": "UF:user:deimos_data_input_rtl:1.0",
                    "port_maps": {
                      "d": {
                        "physical_name": "d",
                        "direction": "I",
                        "left": "63",
                        "right": "0"
                      },
                      "d_valid": {
                        "physical_name": "d_valid",
                        "direction": "I"
                      },
                      "d_last": {
                        "physical_name": "d_last",
                        "direction": "I"
                      }
                    }
                  },
                  "bram_ctl": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
                    "vlnv": "xilinx.com:interface:bram_rtl:1.0",
                    "parameters": {
                      "MEM_SIZE": {
                        "value": "262144",
                        "value_src": "constant"
                      },
                      "MEM_WIDTH": {
                        "value": "64",
                        "value_src": "constant"
                      },
                      "MEM_ECC": {
                        "value": "NONE",
                        "value_src": "constant"
                      },
                      "MASTER_TYPE": {
                        "value": "BRAM_CTRL",
                        "value_src": "constant"
                      },
                      "READ_WRITE_MODE": {
                        "value": "READ_WRITE",
                        "value_src": "constant"
                      },
                      "READ_LATENCY": {
                        "value": "1",
                        "value_src": "user_prop"
                      }
                    },
                    "port_maps": {
                      "EN": {
                        "physical_name": "ena",
                        "direction": "I"
                      },
                      "DOUT": {
                        "physical_name": "douta",
                        "direction": "O",
                        "left": "63",
                        "right": "0"
                      },
                      "DIN": {
                        "physical_name": "dina",
                        "direction": "I",
                        "left": "63",
                        "right": "0"
                      },
                      "WE": {
                        "physical_name": "wea",
                        "direction": "I",
                        "left": "7",
                        "right": "0"
                      },
                      "ADDR": {
                        "physical_name": "addra",
                        "direction": "I",
                        "left": "17",
                        "right": "0"
                      },
                      "CLK": {
                        "physical_name": "clka",
                        "direction": "I"
                      },
                      "RST": {
                        "physical_name": "rsta",
                        "direction": "I"
                      }
                    }
                  }
                },
                "ports": {
                  "clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_RESET": {
                        "value": "reset",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "62500000",
                        "value_src": "user_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "design_1_ddi_clk",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "rst": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "bram_addr_mon": {
                    "direction": "O",
                    "left": "14",
                    "right": "0"
                  },
                  "reset": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "full": {
                    "direction": "O"
                  },
                  "state": {
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "trigger": {
                    "direction": "I"
                  },
                  "rec_time": {
                    "direction": "I",
                    "left": "14",
                    "right": "0"
                  }
                }
              }
            },
            "interface_nets": {
              "Conn": {
                "interface_ports": [
                  "ddi0",
                  "daq_spy_control_0/ddi0"
                ]
              },
              "axi_bram_ctrl_0_BRAM_PORTA": {
                "interface_ports": [
                  "daq_spy_control_0/bram_ctl",
                  "axi_bram_ctrl_0/BRAM_PORTA"
                ]
              },
              "ps8_0_axi_periph_M00_AXI": {
                "interface_ports": [
                  "S_AXI",
                  "axi_bram_ctrl_0/S_AXI"
                ]
              }
            },
            "nets": {
              "AXI_RSTn_1": {
                "ports": [
                  "AXI_RSTn",
                  "axi_bram_ctrl_0/s_axi_aresetn"
                ]
              },
              "daq_clk_0_1": {
                "ports": [
                  "daq_clk",
                  "daq_spy_control_0/clk"
                ]
              },
              "daq_spy_control_0_bram_addr_mon": {
                "ports": [
                  "daq_spy_control_0/bram_addr_mon",
                  "spy_addr_0"
                ]
              },
              "daq_spy_full_0": {
                "ports": [
                  "daq_spy_control_0/full",
                  "daq_spy_full"
                ]
              },
              "rec_time_0_1": {
                "ports": [
                  "rec_time_0",
                  "daq_spy_control_0/rec_time"
                ]
              },
              "reset_0_1": {
                "ports": [
                  "daq_spy_reset",
                  "daq_spy_control_0/reset"
                ]
              },
              "trigger_1": {
                "ports": [
                  "trigger",
                  "daq_spy_control_0/trigger"
                ]
              },
              "ts_rst_1": {
                "ports": [
                  "ts_rst",
                  "daq_spy_control_0/rst"
                ]
              },
              "zynq_ultra_ps_e_0_pl_clk0": {
                "ports": [
                  "AXI_CLK_OUT",
                  "axi_bram_ctrl_0/s_axi_aclk"
                ]
              }
            }
          },
          "daq_spy_0": {
            "interface_ports": {
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "ddi0": {
                "mode": "Monitor",
                "vlnv_bus_definition": "UF:user:deimos_data_input:1.0",
                "vlnv": "UF:user:deimos_data_input_rtl:1.0"
              }
            },
            "ports": {
              "AXI_CLK_OUT": {
                "type": "clk",
                "direction": "I"
              },
              "AXI_RSTn": {
                "type": "rst",
                "direction": "I"
              },
              "daq_clk": {
                "type": "clk",
                "direction": "I"
              },
              "daq_spy_full": {
                "direction": "O"
              },
              "daq_spy_reset": {
                "type": "rst",
                "direction": "I"
              },
              "rec_time_0": {
                "direction": "I",
                "left": "14",
                "right": "0"
              },
              "spy_addr_0": {
                "direction": "O",
                "left": "14",
                "right": "0"
              },
              "trigger": {
                "direction": "I"
              },
              "ts_rst": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "axi_bram_ctrl_0": {
                "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
                "xci_name": "design_1_axi_bram_ctrl_0_1",
                "xci_path": "ip/design_1_axi_bram_ctrl_0_1/design_1_axi_bram_ctrl_0_1.xci",
                "inst_hier_path": "daq_spy_all/daq_spy_0/axi_bram_ctrl_0",
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "64"
                  },
                  "SINGLE_PORT_BRAM": {
                    "value": "1"
                  }
                }
              },
              "daq_spy_control_0": {
                "vlnv": "xilinx.com:module_ref:daq_spy_control:1.0",
                "xci_name": "design_1_daq_spy_control_0_1",
                "xci_path": "ip/design_1_daq_spy_control_0_1/design_1_daq_spy_control_0_1.xci",
                "inst_hier_path": "daq_spy_all/daq_spy_0/daq_spy_control_0",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "daq_spy_control",
                  "boundary_crc": "0x0"
                },
                "interface_ports": {
                  "ddi0": {
                    "mode": "Monitor",
                    "vlnv_bus_definition": "UF:user:deimos_data_input:1.0",
                    "vlnv": "UF:user:deimos_data_input_rtl:1.0",
                    "port_maps": {
                      "d": {
                        "physical_name": "d",
                        "direction": "I",
                        "left": "63",
                        "right": "0"
                      },
                      "d_valid": {
                        "physical_name": "d_valid",
                        "direction": "I"
                      },
                      "d_last": {
                        "physical_name": "d_last",
                        "direction": "I"
                      }
                    }
                  },
                  "bram_ctl": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
                    "vlnv": "xilinx.com:interface:bram_rtl:1.0",
                    "parameters": {
                      "MEM_SIZE": {
                        "value": "262144",
                        "value_src": "constant"
                      },
                      "MEM_WIDTH": {
                        "value": "64",
                        "value_src": "constant"
                      },
                      "MEM_ECC": {
                        "value": "NONE",
                        "value_src": "constant"
                      },
                      "MASTER_TYPE": {
                        "value": "BRAM_CTRL",
                        "value_src": "constant"
                      },
                      "READ_WRITE_MODE": {
                        "value": "READ_WRITE",
                        "value_src": "constant"
                      },
                      "READ_LATENCY": {
                        "value": "1",
                        "value_src": "user_prop"
                      }
                    },
                    "port_maps": {
                      "EN": {
                        "physical_name": "ena",
                        "direction": "I"
                      },
                      "DOUT": {
                        "physical_name": "douta",
                        "direction": "O",
                        "left": "63",
                        "right": "0"
                      },
                      "DIN": {
                        "physical_name": "dina",
                        "direction": "I",
                        "left": "63",
                        "right": "0"
                      },
                      "WE": {
                        "physical_name": "wea",
                        "direction": "I",
                        "left": "7",
                        "right": "0"
                      },
                      "ADDR": {
                        "physical_name": "addra",
                        "direction": "I",
                        "left": "17",
                        "right": "0"
                      },
                      "CLK": {
                        "physical_name": "clka",
                        "direction": "I"
                      },
                      "RST": {
                        "physical_name": "rsta",
                        "direction": "I"
                      }
                    }
                  }
                },
                "ports": {
                  "clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_RESET": {
                        "value": "reset",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "62500000",
                        "value_src": "user_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "design_1_ddi_clk",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "rst": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "bram_addr_mon": {
                    "direction": "O",
                    "left": "14",
                    "right": "0"
                  },
                  "reset": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "full": {
                    "direction": "O"
                  },
                  "state": {
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "trigger": {
                    "direction": "I"
                  },
                  "rec_time": {
                    "direction": "I",
                    "left": "14",
                    "right": "0"
                  }
                }
              }
            },
            "interface_nets": {
              "Conn": {
                "interface_ports": [
                  "ddi0",
                  "daq_spy_control_0/ddi0"
                ]
              },
              "axi_bram_ctrl_0_BRAM_PORTA": {
                "interface_ports": [
                  "axi_bram_ctrl_0/BRAM_PORTA",
                  "daq_spy_control_0/bram_ctl"
                ]
              },
              "ps8_0_axi_periph_M00_AXI": {
                "interface_ports": [
                  "S_AXI",
                  "axi_bram_ctrl_0/S_AXI"
                ]
              }
            },
            "nets": {
              "AXI_RSTn_1": {
                "ports": [
                  "AXI_RSTn",
                  "axi_bram_ctrl_0/s_axi_aresetn"
                ]
              },
              "daq_clk_0_1": {
                "ports": [
                  "daq_clk",
                  "daq_spy_control_0/clk"
                ]
              },
              "daq_spy_control_0_bram_addr_mon": {
                "ports": [
                  "daq_spy_control_0/bram_addr_mon",
                  "spy_addr_0"
                ]
              },
              "daq_spy_full_0": {
                "ports": [
                  "daq_spy_control_0/full",
                  "daq_spy_full"
                ]
              },
              "rec_time_0_1": {
                "ports": [
                  "rec_time_0",
                  "daq_spy_control_0/rec_time"
                ]
              },
              "reset_0_1": {
                "ports": [
                  "daq_spy_reset",
                  "daq_spy_control_0/reset"
                ]
              },
              "trigger_1": {
                "ports": [
                  "trigger",
                  "daq_spy_control_0/trigger"
                ]
              },
              "ts_rst_1": {
                "ports": [
                  "ts_rst",
                  "daq_spy_control_0/rst"
                ]
              },
              "zynq_ultra_ps_e_0_pl_clk0": {
                "ports": [
                  "AXI_CLK_OUT",
                  "axi_bram_ctrl_0/s_axi_aclk"
                ]
              }
            }
          },
          "daq_spy_2": {
            "interface_ports": {
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "ddi0": {
                "mode": "Monitor",
                "vlnv_bus_definition": "UF:user:deimos_data_input:1.0",
                "vlnv": "UF:user:deimos_data_input_rtl:1.0"
              }
            },
            "ports": {
              "AXI_CLK_OUT": {
                "type": "clk",
                "direction": "I"
              },
              "AXI_RSTn": {
                "type": "rst",
                "direction": "I"
              },
              "daq_clk": {
                "type": "clk",
                "direction": "I"
              },
              "daq_spy_full": {
                "direction": "O"
              },
              "daq_spy_reset": {
                "type": "rst",
                "direction": "I"
              },
              "rec_time_0": {
                "direction": "I",
                "left": "14",
                "right": "0"
              },
              "spy_addr_0": {
                "direction": "O",
                "left": "14",
                "right": "0"
              },
              "trigger": {
                "direction": "I"
              },
              "ts_rst": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "axi_bram_ctrl_0": {
                "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
                "xci_name": "design_1_axi_bram_ctrl_0_3",
                "xci_path": "ip/design_1_axi_bram_ctrl_0_3/design_1_axi_bram_ctrl_0_3.xci",
                "inst_hier_path": "daq_spy_all/daq_spy_2/axi_bram_ctrl_0",
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "64"
                  },
                  "SINGLE_PORT_BRAM": {
                    "value": "1"
                  }
                }
              },
              "daq_spy_control_0": {
                "vlnv": "xilinx.com:module_ref:daq_spy_control:1.0",
                "xci_name": "design_1_daq_spy_control_0_3",
                "xci_path": "ip/design_1_daq_spy_control_0_3/design_1_daq_spy_control_0_3.xci",
                "inst_hier_path": "daq_spy_all/daq_spy_2/daq_spy_control_0",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "daq_spy_control",
                  "boundary_crc": "0x0"
                },
                "interface_ports": {
                  "ddi0": {
                    "mode": "Monitor",
                    "vlnv_bus_definition": "UF:user:deimos_data_input:1.0",
                    "vlnv": "UF:user:deimos_data_input_rtl:1.0",
                    "port_maps": {
                      "d": {
                        "physical_name": "d",
                        "direction": "I",
                        "left": "63",
                        "right": "0"
                      },
                      "d_valid": {
                        "physical_name": "d_valid",
                        "direction": "I"
                      },
                      "d_last": {
                        "physical_name": "d_last",
                        "direction": "I"
                      }
                    }
                  },
                  "bram_ctl": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
                    "vlnv": "xilinx.com:interface:bram_rtl:1.0",
                    "parameters": {
                      "MEM_SIZE": {
                        "value": "262144",
                        "value_src": "constant"
                      },
                      "MEM_WIDTH": {
                        "value": "64",
                        "value_src": "constant"
                      },
                      "MEM_ECC": {
                        "value": "NONE",
                        "value_src": "constant"
                      },
                      "MASTER_TYPE": {
                        "value": "BRAM_CTRL",
                        "value_src": "constant"
                      },
                      "READ_WRITE_MODE": {
                        "value": "READ_WRITE",
                        "value_src": "constant"
                      },
                      "READ_LATENCY": {
                        "value": "1",
                        "value_src": "user_prop"
                      }
                    },
                    "port_maps": {
                      "EN": {
                        "physical_name": "ena",
                        "direction": "I"
                      },
                      "DOUT": {
                        "physical_name": "douta",
                        "direction": "O",
                        "left": "63",
                        "right": "0"
                      },
                      "DIN": {
                        "physical_name": "dina",
                        "direction": "I",
                        "left": "63",
                        "right": "0"
                      },
                      "WE": {
                        "physical_name": "wea",
                        "direction": "I",
                        "left": "7",
                        "right": "0"
                      },
                      "ADDR": {
                        "physical_name": "addra",
                        "direction": "I",
                        "left": "17",
                        "right": "0"
                      },
                      "CLK": {
                        "physical_name": "clka",
                        "direction": "I"
                      },
                      "RST": {
                        "physical_name": "rsta",
                        "direction": "I"
                      }
                    }
                  }
                },
                "ports": {
                  "clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_RESET": {
                        "value": "reset",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "62500000",
                        "value_src": "user_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "design_1_ddi_clk",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "rst": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "bram_addr_mon": {
                    "direction": "O",
                    "left": "14",
                    "right": "0"
                  },
                  "reset": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "full": {
                    "direction": "O"
                  },
                  "state": {
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "trigger": {
                    "direction": "I"
                  },
                  "rec_time": {
                    "direction": "I",
                    "left": "14",
                    "right": "0"
                  }
                }
              }
            },
            "interface_nets": {
              "Conn": {
                "interface_ports": [
                  "ddi0",
                  "daq_spy_control_0/ddi0"
                ]
              },
              "axi_bram_ctrl_0_BRAM_PORTA": {
                "interface_ports": [
                  "daq_spy_control_0/bram_ctl",
                  "axi_bram_ctrl_0/BRAM_PORTA"
                ]
              },
              "ps8_0_axi_periph_M00_AXI": {
                "interface_ports": [
                  "S_AXI",
                  "axi_bram_ctrl_0/S_AXI"
                ]
              }
            },
            "nets": {
              "AXI_RSTn_1": {
                "ports": [
                  "AXI_RSTn",
                  "axi_bram_ctrl_0/s_axi_aresetn"
                ]
              },
              "daq_clk_0_1": {
                "ports": [
                  "daq_clk",
                  "daq_spy_control_0/clk"
                ]
              },
              "daq_spy_control_0_bram_addr_mon": {
                "ports": [
                  "daq_spy_control_0/bram_addr_mon",
                  "spy_addr_0"
                ]
              },
              "daq_spy_full_0": {
                "ports": [
                  "daq_spy_control_0/full",
                  "daq_spy_full"
                ]
              },
              "rec_time_0_1": {
                "ports": [
                  "rec_time_0",
                  "daq_spy_control_0/rec_time"
                ]
              },
              "reset_0_1": {
                "ports": [
                  "daq_spy_reset",
                  "daq_spy_control_0/reset"
                ]
              },
              "trigger_1": {
                "ports": [
                  "trigger",
                  "daq_spy_control_0/trigger"
                ]
              },
              "ts_rst_1": {
                "ports": [
                  "ts_rst",
                  "daq_spy_control_0/rst"
                ]
              },
              "zynq_ultra_ps_e_0_pl_clk0": {
                "ports": [
                  "AXI_CLK_OUT",
                  "axi_bram_ctrl_0/s_axi_aclk"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "S_AXI1",
              "daq_spy_1/S_AXI"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "S_AXI2",
              "daq_spy_3/S_AXI"
            ]
          },
          "Conn3": {
            "interface_ports": [
              "S_AXI3",
              "daq_spy_7/S_AXI"
            ]
          },
          "Conn4": {
            "interface_ports": [
              "S_AXI4",
              "daq_spy_5/S_AXI"
            ]
          },
          "Conn5": {
            "interface_ports": [
              "S_AXI5",
              "daq_spy_4/S_AXI"
            ]
          },
          "Conn6": {
            "interface_ports": [
              "S_AXI6",
              "daq_spy_6/S_AXI"
            ]
          },
          "Conn7": {
            "interface_ports": [
              "S_AXI7",
              "daq_spy_2/S_AXI"
            ]
          },
          "Conn8": {
            "interface_ports": [
              "daq_spy_1/ddi0",
              "ddi1"
            ]
          },
          "Conn9": {
            "interface_ports": [
              "daq_spy_3/ddi0",
              "ddi3"
            ]
          },
          "Conn10": {
            "interface_ports": [
              "daq_spy_7/ddi0",
              "ddi7"
            ]
          },
          "Conn11": {
            "interface_ports": [
              "daq_spy_5/ddi0",
              "ddi5"
            ]
          },
          "Conn12": {
            "interface_ports": [
              "daq_spy_4/ddi0",
              "ddi4"
            ]
          },
          "Conn13": {
            "interface_ports": [
              "daq_spy_6/ddi0",
              "ddi6"
            ]
          },
          "Conn14": {
            "interface_ports": [
              "daq_spy_2/ddi0",
              "ddi2"
            ]
          },
          "ddi0_0_1": {
            "interface_ports": [
              "ddi0",
              "daq_spy_0/ddi0"
            ]
          },
          "ps8_0_axi_periph_M15_AXI": {
            "interface_ports": [
              "S_AXI",
              "daq_spy_0/S_AXI"
            ]
          }
        },
        "nets": {
          "clk_0_1": {
            "ports": [
              "ddi_clk",
              "daq_spy_0/daq_clk",
              "daq_spy_2/daq_clk",
              "daq_spy_4/daq_clk",
              "daq_spy_5/daq_clk",
              "daq_spy_7/daq_clk",
              "daq_spy_3/daq_clk",
              "daq_spy_1/daq_clk",
              "daq_spy_6/daq_clk"
            ]
          },
          "daq_spy_1_daq_spy_full": {
            "ports": [
              "daq_spy_0/daq_spy_full",
              "daq_spy_full_0"
            ]
          },
          "daq_spy_1_daq_spy_full1": {
            "ports": [
              "daq_spy_1/daq_spy_full",
              "daq_spy_full_1"
            ]
          },
          "daq_spy_1_spy_addr_0": {
            "ports": [
              "daq_spy_0/spy_addr_0",
              "spy_addr_0"
            ]
          },
          "daq_spy_1_spy_addr_1": {
            "ports": [
              "daq_spy_1/spy_addr_0",
              "spy_addr_1"
            ]
          },
          "daq_spy_2_daq_spy_full": {
            "ports": [
              "daq_spy_2/daq_spy_full",
              "daq_spy_full_2"
            ]
          },
          "daq_spy_2_spy_addr_0": {
            "ports": [
              "daq_spy_2/spy_addr_0",
              "spy_addr_2"
            ]
          },
          "daq_spy_3_daq_spy_full": {
            "ports": [
              "daq_spy_3/daq_spy_full",
              "daq_spy_full_3"
            ]
          },
          "daq_spy_3_spy_addr_0": {
            "ports": [
              "daq_spy_3/spy_addr_0",
              "spy_addr_3"
            ]
          },
          "daq_spy_4_daq_spy_full": {
            "ports": [
              "daq_spy_4/daq_spy_full",
              "daq_spy_full_4"
            ]
          },
          "daq_spy_4_spy_addr_0": {
            "ports": [
              "daq_spy_4/spy_addr_0",
              "spy_addr_4"
            ]
          },
          "daq_spy_5_daq_spy_full": {
            "ports": [
              "daq_spy_5/daq_spy_full",
              "daq_spy_full_5"
            ]
          },
          "daq_spy_5_spy_addr_0": {
            "ports": [
              "daq_spy_5/spy_addr_0",
              "spy_addr_5"
            ]
          },
          "daq_spy_6_daq_spy_full": {
            "ports": [
              "daq_spy_6/daq_spy_full",
              "daq_spy_full_6"
            ]
          },
          "daq_spy_6_spy_addr_0": {
            "ports": [
              "daq_spy_6/spy_addr_0",
              "spy_addr_6"
            ]
          },
          "daq_spy_7_daq_spy_full": {
            "ports": [
              "daq_spy_7/daq_spy_full",
              "daq_spy_full_7"
            ]
          },
          "daq_spy_7_spy_addr_0": {
            "ports": [
              "daq_spy_7/spy_addr_0",
              "spy_addr_7"
            ]
          },
          "daq_spy_reset_0_1": {
            "ports": [
              "daq_spy_reset_1",
              "daq_spy_0/daq_spy_reset",
              "daq_spy_2/daq_spy_reset",
              "daq_spy_6/daq_spy_reset",
              "daq_spy_4/daq_spy_reset",
              "daq_spy_5/daq_spy_reset",
              "daq_spy_7/daq_spy_reset",
              "daq_spy_3/daq_spy_reset",
              "daq_spy_1/daq_spy_reset"
            ]
          },
          "rec_time_0_1": {
            "ports": [
              "spy_rec_time",
              "daq_spy_0/rec_time_0",
              "daq_spy_2/rec_time_0",
              "daq_spy_6/rec_time_0",
              "daq_spy_4/rec_time_0",
              "daq_spy_5/rec_time_0",
              "daq_spy_7/rec_time_0",
              "daq_spy_3/rec_time_0",
              "daq_spy_1/rec_time_0"
            ]
          },
          "rst_0_1": {
            "ports": [
              "ts_rst",
              "daq_spy_0/ts_rst",
              "daq_spy_6/ts_rst",
              "daq_spy_2/ts_rst",
              "daq_spy_4/ts_rst",
              "daq_spy_5/ts_rst",
              "daq_spy_7/ts_rst",
              "daq_spy_3/ts_rst",
              "daq_spy_1/ts_rst"
            ]
          },
          "rst_ps8_0_99M_peripheral_aresetn": {
            "ports": [
              "AXI_RSTn",
              "daq_spy_0/AXI_RSTn",
              "daq_spy_1/AXI_RSTn",
              "daq_spy_3/AXI_RSTn",
              "daq_spy_7/AXI_RSTn",
              "daq_spy_5/AXI_RSTn",
              "daq_spy_4/AXI_RSTn",
              "daq_spy_6/AXI_RSTn",
              "daq_spy_2/AXI_RSTn"
            ]
          },
          "trigger_0_1": {
            "ports": [
              "cmd_bit_trigger",
              "daq_spy_0/trigger",
              "daq_spy_2/trigger",
              "daq_spy_6/trigger",
              "daq_spy_4/trigger",
              "daq_spy_5/trigger",
              "daq_spy_7/trigger",
              "daq_spy_3/trigger",
              "daq_spy_1/trigger"
            ]
          },
          "zynq_ultra_ps_e_0_pl_clk0": {
            "ports": [
              "AXI_CLK_OUT",
              "daq_spy_0/AXI_CLK_OUT",
              "daq_spy_1/AXI_CLK_OUT",
              "daq_spy_3/AXI_CLK_OUT",
              "daq_spy_7/AXI_CLK_OUT",
              "daq_spy_5/AXI_CLK_OUT",
              "daq_spy_4/AXI_CLK_OUT",
              "daq_spy_6/AXI_CLK_OUT",
              "daq_spy_2/AXI_CLK_OUT"
            ]
          }
        }
      },
      "xlconcat_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "design_1_xlconcat_0_0",
        "xci_path": "ip/design_1_xlconcat_0_0/design_1_xlconcat_0_0.xci",
        "inst_hier_path": "xlconcat_0"
      },
      "tx_mux_wib_tux_0": {
        "vlnv": "xilinx.com:module_ref:tx_mux_wib_tux:1.0",
        "xci_name": "design_1_tx_mux_wib_tux_0_0",
        "xci_path": "ip/design_1_tx_mux_wib_tux_0_0/design_1_tx_mux_wib_tux_0_0.xci",
        "inst_hier_path": "tx_mux_wib_tux_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "tx_mux_wib_tux",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "PROTOCOL": {
                "value": "AXI4LITE",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "constant"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "8",
                "value_src": "constant"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "constant"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1",
                "value_src": "constant"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1",
                "value_src": "constant"
              },
              "MAX_BURST_LENGTH": {
                "value": "1",
                "value_src": "constant"
              },
              "PHASE": {
                "value": "0.000",
                "value_src": "constant"
              },
              "NUM_READ_THREADS": {
                "value": "1",
                "value_src": "constant"
              },
              "NUM_WRITE_THREADS": {
                "value": "1",
                "value_src": "constant"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_": {
                "value": "BITS_PER_BYTE 0",
                "value_src": "constant"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "design_1_zynq_ultra_ps_e_0_0_pl_clk0",
                "value_src": "default_prop"
              }
            },
            "memory_map_ref": "S_AXI",
            "port_maps": {
              "AWADDR": {
                "physical_name": "S_AXI_AWADDR",
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "S_AXI_AWPROT",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "S_AXI_AWVALID",
                "direction": "I"
              },
              "AWREADY": {
                "physical_name": "S_AXI_AWREADY",
                "direction": "O"
              },
              "WDATA": {
                "physical_name": "S_AXI_WDATA",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "S_AXI_WSTRB",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "S_AXI_WVALID",
                "direction": "I"
              },
              "WREADY": {
                "physical_name": "S_AXI_WREADY",
                "direction": "O"
              },
              "BRESP": {
                "physical_name": "S_AXI_BRESP",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "S_AXI_BVALID",
                "direction": "O"
              },
              "BREADY": {
                "physical_name": "S_AXI_BREADY",
                "direction": "I"
              },
              "ARADDR": {
                "physical_name": "S_AXI_ARADDR",
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "S_AXI_ARPROT",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "S_AXI_ARVALID",
                "direction": "I"
              },
              "ARREADY": {
                "physical_name": "S_AXI_ARREADY",
                "direction": "O"
              },
              "RDATA": {
                "physical_name": "S_AXI_RDATA",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "S_AXI_RRESP",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "S_AXI_RVALID",
                "direction": "O"
              },
              "RREADY": {
                "physical_name": "S_AXI_RREADY",
                "direction": "I"
              }
            }
          },
          "eth0": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:sgmii:1.0",
            "vlnv": "xilinx.com:interface:sgmii_rtl:1.0",
            "port_maps": {
              "TXN": {
                "physical_name": "eth0_tx_n",
                "direction": "O"
              },
              "RXN": {
                "physical_name": "eth0_rx_n",
                "direction": "I"
              },
              "TXP": {
                "physical_name": "eth0_tx_p",
                "direction": "O"
              },
              "RXP": {
                "physical_name": "eth0_rx_p",
                "direction": "I"
              }
            }
          },
          "eth1": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:sgmii:1.0",
            "vlnv": "xilinx.com:interface:sgmii_rtl:1.0",
            "port_maps": {
              "TXN": {
                "physical_name": "eth1_tx_n",
                "direction": "O"
              },
              "RXN": {
                "physical_name": "eth1_rx_n",
                "direction": "I"
              },
              "TXP": {
                "physical_name": "eth1_tx_p",
                "direction": "O"
              },
              "RXP": {
                "physical_name": "eth1_rx_p",
                "direction": "I"
              }
            }
          },
          "eth_clk": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
            "parameters": {
              "FREQ_HZ": {
                "value": "125",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "CLK_P": {
                "physical_name": "eth_clk_p",
                "direction": "I"
              },
              "CLK_N": {
                "physical_name": "eth_clk_n",
                "direction": "I"
              }
            }
          },
          "ddi0": {
            "mode": "Slave",
            "vlnv_bus_definition": "UF:user:deimos_data_input:1.0",
            "vlnv": "UF:user:deimos_data_input_rtl:1.0",
            "port_maps": {
              "d": {
                "physical_name": "d0",
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "d_valid": {
                "physical_name": "d0_valid",
                "direction": "I"
              },
              "d_last": {
                "physical_name": "d0_last",
                "direction": "I"
              }
            }
          },
          "ddi1": {
            "mode": "Slave",
            "vlnv_bus_definition": "UF:user:deimos_data_input:1.0",
            "vlnv": "UF:user:deimos_data_input_rtl:1.0",
            "port_maps": {
              "d": {
                "physical_name": "d1",
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "d_valid": {
                "physical_name": "d1_valid",
                "direction": "I"
              },
              "d_last": {
                "physical_name": "d1_last",
                "direction": "I"
              }
            }
          },
          "ddi2": {
            "mode": "Slave",
            "vlnv_bus_definition": "UF:user:deimos_data_input:1.0",
            "vlnv": "UF:user:deimos_data_input_rtl:1.0",
            "port_maps": {
              "d": {
                "physical_name": "d2",
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "d_valid": {
                "physical_name": "d2_valid",
                "direction": "I"
              },
              "d_last": {
                "physical_name": "d2_last",
                "direction": "I"
              }
            }
          },
          "ddi3": {
            "mode": "Slave",
            "vlnv_bus_definition": "UF:user:deimos_data_input:1.0",
            "vlnv": "UF:user:deimos_data_input_rtl:1.0",
            "port_maps": {
              "d": {
                "physical_name": "d3",
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "d_valid": {
                "physical_name": "d3_valid",
                "direction": "I"
              },
              "d_last": {
                "physical_name": "d3_last",
                "direction": "I"
              }
            }
          },
          "ddi4": {
            "mode": "Slave",
            "vlnv_bus_definition": "UF:user:deimos_data_input:1.0",
            "vlnv": "UF:user:deimos_data_input_rtl:1.0",
            "port_maps": {
              "d": {
                "physical_name": "d4",
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "d_valid": {
                "physical_name": "d4_valid",
                "direction": "I"
              },
              "d_last": {
                "physical_name": "d4_last",
                "direction": "I"
              }
            }
          },
          "ddi5": {
            "mode": "Slave",
            "vlnv_bus_definition": "UF:user:deimos_data_input:1.0",
            "vlnv": "UF:user:deimos_data_input_rtl:1.0",
            "port_maps": {
              "d": {
                "physical_name": "d5",
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "d_valid": {
                "physical_name": "d5_valid",
                "direction": "I"
              },
              "d_last": {
                "physical_name": "d5_last",
                "direction": "I"
              }
            }
          },
          "ddi6": {
            "mode": "Slave",
            "vlnv_bus_definition": "UF:user:deimos_data_input:1.0",
            "vlnv": "UF:user:deimos_data_input_rtl:1.0",
            "port_maps": {
              "d": {
                "physical_name": "d6",
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "d_valid": {
                "physical_name": "d6_valid",
                "direction": "I"
              },
              "d_last": {
                "physical_name": "d6_last",
                "direction": "I"
              }
            }
          },
          "ddi7": {
            "mode": "Slave",
            "vlnv_bus_definition": "UF:user:deimos_data_input:1.0",
            "vlnv": "UF:user:deimos_data_input_rtl:1.0",
            "port_maps": {
              "d": {
                "physical_name": "d7",
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "d_valid": {
                "physical_name": "d7_valid",
                "direction": "I"
              },
              "d_last": {
                "physical_name": "d7_last",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "S_AXI_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S_AXI",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "S_AXI_ARESETN",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "constant"
              },
              "FREQ_TOLERANCE_HZ": {
                "value": "0",
                "value_src": "constant"
              },
              "PHASE": {
                "value": "0.000",
                "value_src": "constant"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "design_1_zynq_ultra_ps_e_0_0_pl_clk0",
                "value_src": "default_prop"
              }
            }
          },
          "S_AXI_ARESETN": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "constant"
              }
            }
          },
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "62500000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_ddi_clk",
                "value_src": "default_prop"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "ts": {
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "ext_mac_addr_0": {
            "direction": "I",
            "left": "47",
            "right": "0"
          },
          "ext_ip_addr_0": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "ext_port_addr_0": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "ext_mac_addr_1": {
            "direction": "I",
            "left": "47",
            "right": "0"
          },
          "ext_ip_addr_1": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "ext_port_addr_1": {
            "direction": "I",
            "left": "15",
            "right": "0"
          }
        }
      }
    },
    "interface_nets": {
      "S00_AXI_1": {
        "interface_ports": [
          "coldata_i2c_dual1/S00_AXI",
          "ps8_0_axi_periph/M05_AXI"
        ]
      },
      "S00_AXI_2": {
        "interface_ports": [
          "coldata_i2c_dual2/S00_AXI",
          "ps8_0_axi_periph/M07_AXI"
        ]
      },
      "S00_AXI_3": {
        "interface_ports": [
          "coldata_i2c_dual3/S00_AXI",
          "ps8_0_axi_periph/M09_AXI"
        ]
      },
      "axi_gpio_1_GPIO": {
        "interface_ports": [
          "WIB_LED",
          "axi_gpio_1/GPIO"
        ]
      },
      "axi_iic_0_IIC": {
        "interface_ports": [
          "iic_rtl_0",
          "axi_iic_0/IIC"
        ]
      },
      "ddi0_0_1": {
        "interface_ports": [
          "ddi0",
          "tx_mux_wib_tux_0/ddi0",
          "daq_spy_all/ddi0"
        ]
      },
      "ddi1_0_1": {
        "interface_ports": [
          "ddi1",
          "tx_mux_wib_tux_0/ddi1",
          "daq_spy_all/ddi1"
        ]
      },
      "ddi2_0_1": {
        "interface_ports": [
          "ddi2",
          "tx_mux_wib_tux_0/ddi2",
          "daq_spy_all/ddi2"
        ]
      },
      "ddi3_0_1": {
        "interface_ports": [
          "ddi3",
          "tx_mux_wib_tux_0/ddi3",
          "daq_spy_all/ddi3"
        ]
      },
      "ddi4_0_1": {
        "interface_ports": [
          "ddi4",
          "tx_mux_wib_tux_0/ddi4",
          "daq_spy_all/ddi4"
        ]
      },
      "ddi5_0_1": {
        "interface_ports": [
          "ddi5",
          "tx_mux_wib_tux_0/ddi5",
          "daq_spy_all/ddi5"
        ]
      },
      "ddi6_0_1": {
        "interface_ports": [
          "ddi6",
          "tx_mux_wib_tux_0/ddi6",
          "daq_spy_all/ddi6"
        ]
      },
      "ddi7_0_1": {
        "interface_ports": [
          "ddi7",
          "tx_mux_wib_tux_0/ddi7",
          "daq_spy_all/ddi7"
        ]
      },
      "eth_clk_0_1": {
        "interface_ports": [
          "hermes_refclk",
          "tx_mux_wib_tux_0/eth_clk"
        ]
      },
      "ps8_0_axi_periph_M00_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph/M00_AXI",
          "daq_spy_all/S_AXI1"
        ]
      },
      "ps8_0_axi_periph_M01_AXI": {
        "interface_ports": [
          "coldata_i2c_dual0/S00_AXI",
          "ps8_0_axi_periph/M01_AXI"
        ]
      },
      "ps8_0_axi_periph_M02_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph/M02_AXI",
          "tx_mux_wib_tux_0/S_AXI"
        ]
      },
      "ps8_0_axi_periph_M03_AXI": {
        "interface_ports": [
          "coldata_fast_cmd_0/S00_AXI",
          "ps8_0_axi_periph/M03_AXI"
        ]
      },
      "ps8_0_axi_periph_M04_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph/M04_AXI",
          "daq_spy_all/S_AXI2"
        ]
      },
      "ps8_0_axi_periph_M06_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph/M06_AXI",
          "daq_spy_all/S_AXI3"
        ]
      },
      "ps8_0_axi_periph_M08_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph/M08_AXI",
          "daq_spy_all/S_AXI4"
        ]
      },
      "ps8_0_axi_periph_M10_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph/M10_AXI",
          "daq_spy_all/S_AXI5"
        ]
      },
      "ps8_0_axi_periph_M11_AXI": {
        "interface_ports": [
          "axi_iic_0/S_AXI",
          "ps8_0_axi_periph/M11_AXI"
        ]
      },
      "ps8_0_axi_periph_M12_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph/M12_AXI",
          "reg_bank_64_0/S00_AXI"
        ]
      },
      "ps8_0_axi_periph_M13_AXI": {
        "interface_ports": [
          "axi_gpio_1/S_AXI",
          "ps8_0_axi_periph/M13_AXI"
        ]
      },
      "ps8_0_axi_periph_M14_AXI": {
        "interface_ports": [
          "dbg/S_AXI",
          "ps8_0_axi_periph/M14_AXI"
        ]
      },
      "ps8_0_axi_periph_M15_AXI": {
        "interface_ports": [
          "daq_spy_all/S_AXI",
          "ps8_0_axi_periph/M15_AXI"
        ]
      },
      "ps8_0_axi_periph_M16_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph/M16_AXI",
          "daq_spy_all/S_AXI6"
        ]
      },
      "ps8_0_axi_periph_M17_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph/M17_AXI",
          "daq_spy_all/S_AXI7"
        ]
      },
      "tx_mux_wib_tux_0_eth0": {
        "interface_ports": [
          "hermes0",
          "tx_mux_wib_tux_0/eth0"
        ]
      },
      "tx_mux_wib_tux_0_eth1": {
        "interface_ports": [
          "hermes1",
          "tx_mux_wib_tux_0/eth1"
        ]
      },
      "zynq_ultra_ps_e_0_M_AXI_HPM0_FPD": {
        "interface_ports": [
          "ps8_0_axi_periph/S00_AXI",
          "zynq_ultra_ps_e_0/M_AXI_HPM0_FPD"
        ]
      }
    },
    "nets": {
      "axi_iic_0_iic2intc_irpt": {
        "ports": [
          "axi_iic_0/iic2intc_irpt",
          "xlconcat_0/In0"
        ]
      },
      "clk_0_1": {
        "ports": [
          "ddi_clk",
          "daq_spy_all/ddi_clk",
          "tx_mux_wib_tux_0/clk"
        ]
      },
      "cmd_act_0_1": {
        "ports": [
          "cmd_bit_act",
          "coldata_fast_cmd_0/cmd_act"
        ]
      },
      "cmd_adc_reset_0_1": {
        "ports": [
          "cmd_bit_adc_reset",
          "coldata_fast_cmd_0/cmd_adc_reset"
        ]
      },
      "cmd_edge_0_1": {
        "ports": [
          "cmd_bit_edge",
          "coldata_fast_cmd_0/cmd_edge"
        ]
      },
      "cmd_idle_0_1": {
        "ports": [
          "cmd_bit_idle",
          "coldata_fast_cmd_0/cmd_idle"
        ]
      },
      "cmd_reset_0_1": {
        "ports": [
          "cmd_bit_reset",
          "coldata_fast_cmd_0/cmd_reset"
        ]
      },
      "cmd_sync_0_1": {
        "ports": [
          "cmd_bit_sync",
          "coldata_fast_cmd_0/cmd_sync"
        ]
      },
      "coldata_fast_cmd_0_fastcommand_out": {
        "ports": [
          "coldata_fast_cmd_0/fastcommand_out",
          "fastcommand_out"
        ]
      },
      "coldata_fast_cmd_0_fastcommand_out_n": {
        "ports": [
          "coldata_fast_cmd_0/fastcommand_out_n",
          "fastcommand_out_n_0"
        ]
      },
      "coldata_fast_cmd_0_fastcommand_out_p": {
        "ports": [
          "coldata_fast_cmd_0/fastcommand_out_p",
          "fastcommand_out_p_0"
        ]
      },
      "coldata_i2c_0_scl_n": {
        "ports": [
          "coldata_i2c_dual0/scl_n_0",
          "scl_n_0"
        ]
      },
      "coldata_i2c_0_scl_p": {
        "ports": [
          "coldata_i2c_dual0/scl_p_0",
          "scl_p_0"
        ]
      },
      "coldata_i2c_0_sda_out_n": {
        "ports": [
          "coldata_i2c_dual0/sda_out_n_0",
          "sda_out_n_0"
        ]
      },
      "coldata_i2c_0_sda_out_p": {
        "ports": [
          "coldata_i2c_dual0/sda_out_p_0",
          "sda_out_p_0"
        ]
      },
      "coldata_i2c_dual0_scl_out": {
        "ports": [
          "coldata_i2c_dual0/scl_out",
          "scl_out"
        ]
      },
      "coldata_i2c_dual0_sda_in_out": {
        "ports": [
          "coldata_i2c_dual0/sda_in_out",
          "sda_in_out"
        ]
      },
      "coldata_i2c_dual0_sda_out_out": {
        "ports": [
          "coldata_i2c_dual0/sda_out_out",
          "sda_out_out"
        ]
      },
      "coldata_i2c_dual1_scl_n_0": {
        "ports": [
          "coldata_i2c_dual1/scl_n_0",
          "scl_n_1"
        ]
      },
      "coldata_i2c_dual1_scl_p_0": {
        "ports": [
          "coldata_i2c_dual1/scl_p_0",
          "scl_p_1"
        ]
      },
      "coldata_i2c_dual1_sda_out_n_0": {
        "ports": [
          "coldata_i2c_dual1/sda_out_n_0",
          "sda_out_n_2"
        ]
      },
      "coldata_i2c_dual1_sda_out_p_0": {
        "ports": [
          "coldata_i2c_dual1/sda_out_p_0",
          "sda_out_p_2"
        ]
      },
      "coldata_i2c_dual2_scl_n_0": {
        "ports": [
          "coldata_i2c_dual2/scl_n_0",
          "scl_n_2"
        ]
      },
      "coldata_i2c_dual2_scl_p_0": {
        "ports": [
          "coldata_i2c_dual2/scl_p_0",
          "scl_p_2"
        ]
      },
      "coldata_i2c_dual2_sda_out_n_0": {
        "ports": [
          "coldata_i2c_dual2/sda_out_n_0",
          "sda_out_n_4"
        ]
      },
      "coldata_i2c_dual2_sda_out_p_0": {
        "ports": [
          "coldata_i2c_dual2/sda_out_p_0",
          "sda_out_p_4"
        ]
      },
      "coldata_i2c_dual3_scl_n_0": {
        "ports": [
          "coldata_i2c_dual3/scl_n_0",
          "scl_n_3"
        ]
      },
      "coldata_i2c_dual3_scl_p_0": {
        "ports": [
          "coldata_i2c_dual3/scl_p_0",
          "scl_p_3"
        ]
      },
      "coldata_i2c_dual3_sda_out_n_0": {
        "ports": [
          "coldata_i2c_dual3/sda_out_n_0",
          "sda_out_n_6"
        ]
      },
      "coldata_i2c_dual3_sda_out_p_0": {
        "ports": [
          "coldata_i2c_dual3/sda_out_p_0",
          "sda_out_p_6"
        ]
      },
      "daq_spy_all_daq_spy_full_0": {
        "ports": [
          "daq_spy_all/daq_spy_full_0",
          "daq_spy_full_0"
        ]
      },
      "daq_spy_all_daq_spy_full_1": {
        "ports": [
          "daq_spy_all/daq_spy_full_1",
          "daq_spy_full_1"
        ]
      },
      "daq_spy_all_daq_spy_full_2": {
        "ports": [
          "daq_spy_all/daq_spy_full_2",
          "daq_spy_full_2"
        ]
      },
      "daq_spy_all_daq_spy_full_3": {
        "ports": [
          "daq_spy_all/daq_spy_full_3",
          "daq_spy_full_3"
        ]
      },
      "daq_spy_all_daq_spy_full_4": {
        "ports": [
          "daq_spy_all/daq_spy_full_4",
          "daq_spy_full_4"
        ]
      },
      "daq_spy_all_daq_spy_full_5": {
        "ports": [
          "daq_spy_all/daq_spy_full_5",
          "daq_spy_full_5"
        ]
      },
      "daq_spy_all_daq_spy_full_6": {
        "ports": [
          "daq_spy_all/daq_spy_full_6",
          "daq_spy_full_6"
        ]
      },
      "daq_spy_all_daq_spy_full_7": {
        "ports": [
          "daq_spy_all/daq_spy_full_7",
          "daq_spy_full_7"
        ]
      },
      "daq_spy_all_spy_addr_0": {
        "ports": [
          "daq_spy_all/spy_addr_0",
          "spy_addr_0"
        ]
      },
      "daq_spy_all_spy_addr_1": {
        "ports": [
          "daq_spy_all/spy_addr_1",
          "spy_addr_1"
        ]
      },
      "daq_spy_all_spy_addr_2": {
        "ports": [
          "daq_spy_all/spy_addr_2",
          "spy_addr_2"
        ]
      },
      "daq_spy_all_spy_addr_3": {
        "ports": [
          "daq_spy_all/spy_addr_3",
          "spy_addr_3"
        ]
      },
      "daq_spy_all_spy_addr_4": {
        "ports": [
          "daq_spy_all/spy_addr_4",
          "spy_addr_4"
        ]
      },
      "daq_spy_all_spy_addr_5": {
        "ports": [
          "daq_spy_all/spy_addr_5",
          "spy_addr_5"
        ]
      },
      "daq_spy_all_spy_addr_6": {
        "ports": [
          "daq_spy_all/spy_addr_6",
          "spy_addr_6"
        ]
      },
      "daq_spy_all_spy_addr_7": {
        "ports": [
          "daq_spy_all/spy_addr_7",
          "spy_addr_7"
        ]
      },
      "daq_spy_reset_0_1": {
        "ports": [
          "daq_spy_reset",
          "daq_spy_all/daq_spy_reset_1"
        ]
      },
      "dyn_phase_adjust_0_psen": {
        "ports": [
          "dyn_phase_adjust_0/psen",
          "i2c_clk_phase/psen"
        ]
      },
      "dyn_phase_adjust_0_psincdec": {
        "ports": [
          "dyn_phase_adjust_0/psincdec",
          "i2c_clk_phase/psincdec"
        ]
      },
      "ext_ip_addr_0_0_1": {
        "ports": [
          "ext_ip_addr_0",
          "tx_mux_wib_tux_0/ext_ip_addr_0"
        ]
      },
      "ext_ip_addr_1_0_1": {
        "ports": [
          "ext_ip_addr_1",
          "tx_mux_wib_tux_0/ext_ip_addr_1"
        ]
      },
      "ext_mac_addr_0_0_1": {
        "ports": [
          "ext_mac_addr_0",
          "tx_mux_wib_tux_0/ext_mac_addr_0"
        ]
      },
      "ext_mac_addr_1_0_1": {
        "ports": [
          "ext_mac_addr_1",
          "tx_mux_wib_tux_0/ext_mac_addr_1"
        ]
      },
      "ext_port_addr_0_0_1": {
        "ports": [
          "ext_port_addr_0",
          "tx_mux_wib_tux_0/ext_port_addr_0"
        ]
      },
      "ext_port_addr_1_0_1": {
        "ports": [
          "ext_port_addr_1",
          "tx_mux_wib_tux_0/ext_port_addr_1"
        ]
      },
      "i2c_clk_phase_clk_out1": {
        "ports": [
          "i2c_clk_phase/clk_out1",
          "coldata_i2c_dual0/clk62p5",
          "coldata_i2c_dual3/clk62p5",
          "coldata_i2c_dual1/clk62p5",
          "coldata_i2c_dual2/clk62p5"
        ]
      },
      "i2c_clk_phase_locked": {
        "ports": [
          "i2c_clk_phase/locked",
          "ps_locked"
        ]
      },
      "pdts_endpoint_0_clk": {
        "ports": [
          "ts_clk",
          "coldata_fast_cmd_0/clk62p5",
          "dyn_phase_adjust_0/clk",
          "i2c_clk_phase/clk_in1",
          "i2c_clk_phase/psclk"
        ]
      },
      "psen_in_0_1": {
        "ports": [
          "ps_en_in",
          "dyn_phase_adjust_0/psen_in"
        ]
      },
      "rec_time_0_1": {
        "ports": [
          "spy_rec_time",
          "daq_spy_all/spy_rec_time"
        ]
      },
      "reg_bank_64_0_reg_rw": {
        "ports": [
          "reg_bank_64_0/reg_rw",
          "reg_rw"
        ]
      },
      "reg_ro_0_1": {
        "ports": [
          "reg_ro",
          "reg_bank_64_0/reg_ro"
        ]
      },
      "reset_0_2": {
        "ports": [
          "ps_reset",
          "i2c_clk_phase/reset"
        ]
      },
      "rst_0_1": {
        "ports": [
          "ts_rst",
          "daq_spy_all/ts_rst",
          "tx_mux_wib_tux_0/rst"
        ]
      },
      "rst_ps8_0_99M_interconnect_aresetn": {
        "ports": [
          "rst_ps8_0_99M/interconnect_aresetn",
          "ps8_0_axi_periph/ARESETN"
        ]
      },
      "rst_ps8_0_99M_peripheral_aresetn": {
        "ports": [
          "rst_ps8_0_99M/peripheral_aresetn",
          "AXI_RSTn",
          "coldata_fast_cmd_0/s00_axi_aresetn",
          "coldata_i2c_dual0/s00_axi_aresetn",
          "coldata_i2c_dual1/s00_axi_aresetn",
          "coldata_i2c_dual2/s00_axi_aresetn",
          "coldata_i2c_dual3/s00_axi_aresetn",
          "dbg/AXI_RSTn",
          "reg_bank_64_0/s00_axi_aresetn",
          "axi_gpio_1/s_axi_aresetn",
          "axi_iic_0/s_axi_aresetn",
          "ps8_0_axi_periph/S00_ARESETN",
          "ps8_0_axi_periph/M00_ARESETN",
          "ps8_0_axi_periph/M01_ARESETN",
          "ps8_0_axi_periph/M02_ARESETN",
          "ps8_0_axi_periph/M03_ARESETN",
          "ps8_0_axi_periph/M04_ARESETN",
          "ps8_0_axi_periph/M05_ARESETN",
          "ps8_0_axi_periph/M06_ARESETN",
          "ps8_0_axi_periph/M07_ARESETN",
          "ps8_0_axi_periph/M08_ARESETN",
          "ps8_0_axi_periph/M09_ARESETN",
          "ps8_0_axi_periph/M10_ARESETN",
          "ps8_0_axi_periph/M11_ARESETN",
          "ps8_0_axi_periph/M12_ARESETN",
          "ps8_0_axi_periph/M13_ARESETN",
          "ps8_0_axi_periph/M14_ARESETN",
          "ps8_0_axi_periph/M15_ARESETN",
          "daq_spy_all/AXI_RSTn",
          "ps8_0_axi_periph/M16_ARESETN",
          "ps8_0_axi_periph/M17_ARESETN",
          "ps8_0_axi_periph/M18_ARESETN",
          "tx_mux_wib_tux_0/S_AXI_ARESETN"
        ]
      },
      "sda_in_n_0_0_1": {
        "ports": [
          "sda_in_n_2",
          "coldata_i2c_dual1/sda_in_n_0"
        ]
      },
      "sda_in_n_0_1": {
        "ports": [
          "sda_in_n_0",
          "coldata_i2c_dual0/sda_in_n_0"
        ]
      },
      "sda_in_n_0_1_1": {
        "ports": [
          "sda_in_n_4",
          "coldata_i2c_dual2/sda_in_n_0"
        ]
      },
      "sda_in_n_0_2_1": {
        "ports": [
          "sda_in_n_6",
          "coldata_i2c_dual3/sda_in_n_0"
        ]
      },
      "sda_in_p_0_0_1": {
        "ports": [
          "sda_in_p_2",
          "coldata_i2c_dual1/sda_in_p_0"
        ]
      },
      "sda_in_p_0_1": {
        "ports": [
          "sda_in_p_0",
          "coldata_i2c_dual0/sda_in_p_0"
        ]
      },
      "sda_in_p_0_1_1": {
        "ports": [
          "sda_in_p_4",
          "coldata_i2c_dual2/sda_in_p_0"
        ]
      },
      "sda_in_p_0_2_1": {
        "ports": [
          "sda_in_p_6",
          "coldata_i2c_dual3/sda_in_p_0"
        ]
      },
      "trigger_0_1": {
        "ports": [
          "cmd_bit_trigger",
          "daq_spy_all/cmd_bit_trigger"
        ]
      },
      "ts_tstamp_0_1": {
        "ports": [
          "ts_tstamp",
          "tx_mux_wib_tux_0/ts"
        ]
      },
      "xlconcat_0_dout": {
        "ports": [
          "xlconcat_0/dout",
          "zynq_ultra_ps_e_0/pl_ps_irq0"
        ]
      },
      "zynq_ultra_ps_e_0_pl_clk0": {
        "ports": [
          "zynq_ultra_ps_e_0/pl_clk0",
          "AXI_CLK_OUT",
          "coldata_fast_cmd_0/s00_axi_aclk",
          "coldata_i2c_dual0/s00_axi_aclk",
          "coldata_i2c_dual1/s00_axi_aclk",
          "coldata_i2c_dual2/s00_axi_aclk",
          "coldata_i2c_dual3/s00_axi_aclk",
          "dbg/AXI_CLK_OUT",
          "reg_bank_64_0/s00_axi_aclk",
          "rst_ps8_0_99M/slowest_sync_clk",
          "axi_gpio_1/s_axi_aclk",
          "axi_iic_0/s_axi_aclk",
          "ps8_0_axi_periph/ACLK",
          "ps8_0_axi_periph/S00_ACLK",
          "ps8_0_axi_periph/M00_ACLK",
          "ps8_0_axi_periph/M01_ACLK",
          "ps8_0_axi_periph/M02_ACLK",
          "ps8_0_axi_periph/M03_ACLK",
          "ps8_0_axi_periph/M04_ACLK",
          "ps8_0_axi_periph/M05_ACLK",
          "ps8_0_axi_periph/M06_ACLK",
          "ps8_0_axi_periph/M07_ACLK",
          "ps8_0_axi_periph/M08_ACLK",
          "ps8_0_axi_periph/M09_ACLK",
          "ps8_0_axi_periph/M10_ACLK",
          "ps8_0_axi_periph/M11_ACLK",
          "ps8_0_axi_periph/M12_ACLK",
          "ps8_0_axi_periph/M13_ACLK",
          "ps8_0_axi_periph/M14_ACLK",
          "ps8_0_axi_periph/M15_ACLK",
          "zynq_ultra_ps_e_0/maxihpm0_fpd_aclk",
          "daq_spy_all/AXI_CLK_OUT",
          "ps8_0_axi_periph/M16_ACLK",
          "ps8_0_axi_periph/M17_ACLK",
          "ps8_0_axi_periph/M18_ACLK",
          "tx_mux_wib_tux_0/S_AXI_ACLK"
        ]
      },
      "zynq_ultra_ps_e_0_pl_clk1": {
        "ports": [
          "zynq_ultra_ps_e_0/pl_clk1",
          "pl_clk_10M"
        ]
      },
      "zynq_ultra_ps_e_0_pl_resetn0": {
        "ports": [
          "zynq_ultra_ps_e_0/pl_resetn0",
          "rst_ps8_0_99M/ext_reset_in"
        ]
      }
    },
    "addressing": {
      "/zynq_ultra_ps_e_0": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/daq_spy_all/daq_spy_0/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x0440000000",
                "range": "256K"
              },
              "SEG_axi_bram_ctrl_0_Mem0_1": {
                "address_block": "/daq_spy_all/daq_spy_1/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x0440100000",
                "range": "256K"
              },
              "SEG_axi_bram_ctrl_0_Mem0_2": {
                "address_block": "/daq_spy_all/daq_spy_2/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x0440200000",
                "range": "256K"
              },
              "SEG_axi_bram_ctrl_0_Mem0_3": {
                "address_block": "/daq_spy_all/daq_spy_3/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x0440300000",
                "range": "256K"
              },
              "SEG_axi_bram_ctrl_0_Mem0_4": {
                "address_block": "/daq_spy_all/daq_spy_4/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x0440400000",
                "range": "256K"
              },
              "SEG_axi_bram_ctrl_0_Mem0_5": {
                "address_block": "/daq_spy_all/daq_spy_5/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x0440500000",
                "range": "256K"
              },
              "SEG_axi_bram_ctrl_0_Mem0_6": {
                "address_block": "/daq_spy_all/daq_spy_6/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x0440600000",
                "range": "256K"
              },
              "SEG_axi_bram_ctrl_0_Mem0_7": {
                "address_block": "/daq_spy_all/daq_spy_7/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x0440700000",
                "range": "256K"
              },
              "SEG_axi_gpio_1_Reg": {
                "address_block": "/axi_gpio_1/S_AXI/Reg",
                "offset": "0x00A00D0000",
                "range": "64K"
              },
              "SEG_axi_iic_0_Reg": {
                "address_block": "/axi_iic_0/S_AXI/Reg",
                "offset": "0x00A00B0000",
                "range": "64K"
              },
              "SEG_coldata_fast_cmd_0_S00_AXI_reg": {
                "address_block": "/coldata_fast_cmd_0/S00_AXI/S00_AXI_reg",
                "offset": "0x00A0030000",
                "range": "64K",
                "offset_base_param": "C_S00_AXI_BASEADDR",
                "offset_high_param": "C_S00_AXI_HIGHADDR"
              },
              "SEG_coldata_i2c_0_S00_AXI_reg": {
                "address_block": "/coldata_i2c_dual0/coldata_i2c_0/S00_AXI/S00_AXI_reg",
                "offset": "0x00A0010000",
                "range": "64K",
                "offset_base_param": "C_S00_AXI_BASEADDR",
                "offset_high_param": "C_S00_AXI_HIGHADDR"
              },
              "SEG_coldata_i2c_0_S00_AXI_reg1": {
                "address_block": "/coldata_i2c_dual1/coldata_i2c_0/S00_AXI/S00_AXI_reg",
                "offset": "0x00A0050000",
                "range": "64K",
                "offset_base_param": "C_S00_AXI_BASEADDR",
                "offset_high_param": "C_S00_AXI_HIGHADDR"
              },
              "SEG_coldata_i2c_0_S00_AXI_reg2": {
                "address_block": "/coldata_i2c_dual2/coldata_i2c_0/S00_AXI/S00_AXI_reg",
                "offset": "0x00A0070000",
                "range": "64K",
                "offset_base_param": "C_S00_AXI_BASEADDR",
                "offset_high_param": "C_S00_AXI_HIGHADDR"
              },
              "SEG_coldata_i2c_0_S00_AXI_reg3": {
                "address_block": "/coldata_i2c_dual3/coldata_i2c_0/S00_AXI/S00_AXI_reg",
                "offset": "0x00A0090000",
                "range": "64K",
                "offset_base_param": "C_S00_AXI_BASEADDR",
                "offset_high_param": "C_S00_AXI_HIGHADDR"
              },
              "SEG_debug_bridge_0_Reg0": {
                "address_block": "/dbg/debug_bridge_0/S_AXI/Reg0",
                "offset": "0x00A0000000",
                "range": "64K"
              },
              "SEG_reg_bank_64_0_S00_AXI_reg": {
                "address_block": "/reg_bank_64_0/S00_AXI/S00_AXI_reg",
                "offset": "0x00A00C0000",
                "range": "64K",
                "offset_base_param": "C_S00_AXI_BASEADDR",
                "offset_high_param": "C_S00_AXI_HIGHADDR"
              },
              "SEG_tx_mux_wib_tux_0_reg0": {
                "address_block": "/tx_mux_wib_tux_0/S_AXI/reg0",
                "offset": "0x00A0020000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}