// Seed: 729575566
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  tri0 id_9 = (1);
  wire id_10;
  wor  id_11 = 1, id_12;
endmodule
module module_1 (
    input wand id_0,
    input tri1 id_1,
    input supply0 id_2,
    output tri1 id_3,
    input wor id_4,
    input supply1 id_5,
    input supply0 id_6,
    input tri0 id_7,
    input supply1 id_8,
    input wire id_9
);
  wire id_11;
  module_0(
      id_11, id_11, id_11, id_11, id_11, id_11, id_11, id_11
  );
  xor (id_3, id_1, id_5);
endmodule
