<?xml version="1.0" encoding="UTF-8"?>
<RadiantProject version="4.0" title="powchip1" device="iCE40UP5K-SG48I" performance_grade="High-Performance_1.2V" default_implementation="impl_1">
    <Options/>
    <Implementation title="impl_1" dir="impl_1" description="impl_1" synthesis="synplify" default_strategy="my">
        <Options def_top="powpll" top="de1"/>
        <Source name="impl_1/source/de1.vhd" type="VHDL" type_short="VHDL">
            <Options top_module="de1"/>
        </Source>
        <Source name="impl_1/source/powpll.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="impl_1/source/spi_slave.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="pow_pll1/pow_pll1.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="impl_1/source/tables.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="impl_1/source/troika.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="powchip1.pdc" type="Physical Constraints File" type_short="PDC">
            <Options/>
        </Source>
    </Implementation>
    <Strategy name="Strategy1" file="powchip11.sty"/>
    <Strategy name="my" file="my.sty"/>
</RadiantProject>
