info x 62 510 0 0 0 0 0 0 0 0 0 0 0 0 0 0 VHDLvhdl_genericverilog_generic
col x 2820 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
radix x 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
entity name 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 PGAload
term mark 2759 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
vlib save 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 LIBRARY  IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;

var add 1 0 0 226 12 15 2820 15624 7812 7812 3000 7000 0 0 0 0 CLKinstd_logicRISING_EDGECLK
var add 2 0 0 226 13 17 2820 15624 7812 7812 3000 7000 0 0 0 0 RESETinstd_logicRISING_EDGECLK
var add 6 3 0 228 17 16 2820 15624 7812 7812 3000 7000 0 0 0 0 CHANinstd_logic_vectorRISING_EDGECLK
var add 7 2 0 228 18 16 2820 15624 7812 7812 3000 7000 0 0 0 0 GAINinstd_logic_vectorRISING_EDGECLK
var add 9 31 0 226 19 16 2820 15624 7812 7812 3000 7000 0 0 0 0 GSETinstd_logicRISING_EDGECLK
var add 10 31 0 226 20 16 2820 15624 7812 7812 3000 7000 0 0 0 0 ISETinstd_logicRISING_EDGECLK
var add 13 1 0 228 21 16 2820 15624 7812 7812 3000 7000 0 0 0 0 ISELinstd_logic_vectorRISING_EDGECLK
var add 8 1 0 100 19 14 2820 15624 7812 7812 3000 7000 0 0 0 0 FILTERinstd_logic_vectorRISING_EDGECLK
var add 11 31 0 98 22 12 2820 15624 7812 7812 3000 7000 0 0 0 0 FSETinstd_logicRISING_EDGECLK
var add 12 31 0 98 23 16 2820 15624 7812 7812 3000 7000 0 0 0 0 PGARESETinstd_logicRISING_EDGECLK
var add 3 0 0 226 14 16 2820 15624 7812 7812 3000 7000 0 0 0 0 SCLKoutstd_logicRISING_EDGECLK
var add 4 0 0 226 15 16 2820 15624 7812 7812 3000 7000 0 0 0 0 RCLKoutstd_logicRISING_EDGECLK
var add 5 0 0 226 16 16 2820 15624 7812 7812 3000 7000 0 0 0 0 SOUToutstd_logicRISING_EDGECLK
vdone xxx 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
npos xxx 113 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
cell fill 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 2 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0000
cell fill 3 8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0000
cell fill 3 1696 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0100
cell fill 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 000
cell fill 4 8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 101
cell fill 4 1696 0 0 0 0 0 0 0 0 0 0 0 0 0 0 000
cell fill 5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 5 8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 5 12 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 5 1700 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 5 1824 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 5 1828 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 00
cell fill 8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 00
cell fill 9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
time info 50 50 3000 7000 7812 7812 1 1 0 0 0 0 0 0 0 0 psCLK
font save -14 0 400 49 0 0 0 0 0 0 0 0 0 0 0 0 Times New Roman
src mod 0 2569186808 29575352 0 0 0 0 0 0 0 0 0 0 0 0 0 PGAload.vhd
utd false 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
cellenab on 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
grid on 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
com add 1 7 -20154 1718 20 -13 -80 0 0 0 0 0 0 0 0 0 Waveform created by
HDL Bencher 5.1i
Source = PGAload.vhd
Fri Jun 20 17:19:32 2003
com add 1 2269 -397474 -372632 32 -8 -43 0 0 0 0 0 0 0 0 0 Double click on me to edit.
Click outside me to update
type info 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 std_logicBITDOWNTO
type info 31 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 std_logic_vectorVECTORDOWNTO
type info 31 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 std_logic_vectorVECTORDOWNTO
type info 31 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 std_logicBITDOWNTO
type info 31 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 STD_LOGIC_VECTORVECTORDOWNTO
type info 31 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 STD_LOGIC_VECTORVECTORDOWNTO
type info 31 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 std_logic_vectorVECTORDOWNTO
type info 31 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 std_logicBITDOWNTO
type info 31 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 std_logicBITDOWNTO
type info 31 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 std_logicBITDOWNTO
type info 31 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 STD_LOGIC_VECTORVECTORDOWNTO
opt vhdl87 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
NumClocks x 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
clock_1 name 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 CLK
