Qflow synthesis logfile created on Fri Feb 28 07:35:31 KST 2025
Running yosys for verilog parsing and synthesis
yosys  -s output_terminal.ys

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.50+0 (git sha1 6f9c515a2, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)

-- Executing script file `output_terminal.ys' --

1. Executing Liberty frontend: /usr/local/share/qflow/tech/etri050/etri05_stdcells.lib
Imported 39 cell types from liberty file.

2. Executing Verilog-2005 frontend: /home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_3_Output_Terminal/source/output_terminal.v
Parsing Verilog input from `/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_3_Output_Terminal/source/output_terminal.v' to AST representation.
Generating RTLIL representation for module `\output_terminal'.
Successfully finished Verilog frontend.

3. Executing SYNTH pass.

3.1. Executing HIERARCHY pass (managing design hierarchy).

3.1.1. Analyzing design hierarchy..
Top module:  \output_terminal

3.1.2. Analyzing design hierarchy..
Top module:  \output_terminal
Removed 0 unused modules.

3.2. Executing PROC pass (convert processes to netlists).

3.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_3_Output_Terminal/source/output_terminal.v:52$6 in module output_terminal.
Marked 1 switch rules as full_case in process $proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_3_Output_Terminal/source/output_terminal.v:43$5 in module output_terminal.
Marked 5 switch rules as full_case in process $proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_3_Output_Terminal/source/output_terminal.v:32$4 in module output_terminal.
Removed a total of 0 dead cases.

3.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 9 assignments to connections.

3.2.4. Executing PROC_INIT pass (extract init attributes).

3.2.5. Executing PROC_ARST pass (detect async resets in processes).

3.2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~10 debug messages>

3.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\output_terminal.$proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_3_Output_Terminal/source/output_terminal.v:52$6'.
     1/2: $0\Ycalc[11:0]
     2/2: $0\Xcalc[11:0]
Creating decoders for process `\output_terminal.$proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_3_Output_Terminal/source/output_terminal.v:43$5'.
     1/1: $1\bias[11:0]
Creating decoders for process `\output_terminal.$proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_3_Output_Terminal/source/output_terminal.v:32$4'.
     1/12: $0\Yin0[1:0]
     2/12: $0\Yin1[1:0]
     3/12: $0\Yin2[1:0]
     4/12: $0\Yin3[1:0]
     5/12: $0\Yin4[1:0]
     6/12: $0\Yin5[1:0]
     7/12: $0\Xin0[1:0]
     8/12: $0\Xin1[1:0]
     9/12: $0\Xin2[1:0]
    10/12: $0\Xin3[1:0]
    11/12: $0\Xin4[1:0]
    12/12: $0\Xin5[1:0]
Creating decoders for process `\output_terminal.$proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_3_Output_Terminal/source/output_terminal.v:26$3'.
     1/1: $0\ISreg[0:0]
Creating decoders for process `\output_terminal.$proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_3_Output_Terminal/source/output_terminal.v:17$2'.

3.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\output_terminal.\bias' from process `\output_terminal.$proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_3_Output_Terminal/source/output_terminal.v:43$5'.

3.2.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\output_terminal.\Xcalc' using process `\output_terminal.$proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_3_Output_Terminal/source/output_terminal.v:52$6'.
  created $dff cell `$procdff$157' with positive edge clock.
Creating register for signal `\output_terminal.\Ycalc' using process `\output_terminal.$proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_3_Output_Terminal/source/output_terminal.v:52$6'.
  created $dff cell `$procdff$158' with positive edge clock.
Creating register for signal `\output_terminal.\Xin5' using process `\output_terminal.$proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_3_Output_Terminal/source/output_terminal.v:32$4'.
  created $dff cell `$procdff$159' with positive edge clock.
Creating register for signal `\output_terminal.\Xin4' using process `\output_terminal.$proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_3_Output_Terminal/source/output_terminal.v:32$4'.
  created $dff cell `$procdff$160' with positive edge clock.
Creating register for signal `\output_terminal.\Xin3' using process `\output_terminal.$proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_3_Output_Terminal/source/output_terminal.v:32$4'.
  created $dff cell `$procdff$161' with positive edge clock.
Creating register for signal `\output_terminal.\Xin2' using process `\output_terminal.$proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_3_Output_Terminal/source/output_terminal.v:32$4'.
  created $dff cell `$procdff$162' with positive edge clock.
Creating register for signal `\output_terminal.\Xin1' using process `\output_terminal.$proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_3_Output_Terminal/source/output_terminal.v:32$4'.
  created $dff cell `$procdff$163' with positive edge clock.
Creating register for signal `\output_terminal.\Xin0' using process `\output_terminal.$proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_3_Output_Terminal/source/output_terminal.v:32$4'.
  created $dff cell `$procdff$164' with positive edge clock.
Creating register for signal `\output_terminal.\Yin5' using process `\output_terminal.$proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_3_Output_Terminal/source/output_terminal.v:32$4'.
  created $dff cell `$procdff$165' with positive edge clock.
Creating register for signal `\output_terminal.\Yin4' using process `\output_terminal.$proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_3_Output_Terminal/source/output_terminal.v:32$4'.
  created $dff cell `$procdff$166' with positive edge clock.
Creating register for signal `\output_terminal.\Yin3' using process `\output_terminal.$proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_3_Output_Terminal/source/output_terminal.v:32$4'.
  created $dff cell `$procdff$167' with positive edge clock.
Creating register for signal `\output_terminal.\Yin2' using process `\output_terminal.$proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_3_Output_Terminal/source/output_terminal.v:32$4'.
  created $dff cell `$procdff$168' with positive edge clock.
Creating register for signal `\output_terminal.\Yin1' using process `\output_terminal.$proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_3_Output_Terminal/source/output_terminal.v:32$4'.
  created $dff cell `$procdff$169' with positive edge clock.
Creating register for signal `\output_terminal.\Yin0' using process `\output_terminal.$proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_3_Output_Terminal/source/output_terminal.v:32$4'.
  created $dff cell `$procdff$170' with positive edge clock.
Creating register for signal `\output_terminal.\ISreg' using process `\output_terminal.$proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_3_Output_Terminal/source/output_terminal.v:26$3'.
  created $dff cell `$procdff$171' with positive edge clock.
Creating register for signal `\output_terminal.\i' using process `\output_terminal.$proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_3_Output_Terminal/source/output_terminal.v:17$2'.
  created $dff cell `$procdff$172' with positive edge clock.
Creating register for signal `\output_terminal.\LoadCtl' using process `\output_terminal.$proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_3_Output_Terminal/source/output_terminal.v:17$2'.
  created $dff cell `$procdff$173' with positive edge clock.

3.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `\output_terminal.$proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_3_Output_Terminal/source/output_terminal.v:52$6'.
Removing empty process `output_terminal.$proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_3_Output_Terminal/source/output_terminal.v:52$6'.
Found and cleaned up 1 empty switch in `\output_terminal.$proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_3_Output_Terminal/source/output_terminal.v:43$5'.
Removing empty process `output_terminal.$proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_3_Output_Terminal/source/output_terminal.v:43$5'.
Found and cleaned up 6 empty switches in `\output_terminal.$proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_3_Output_Terminal/source/output_terminal.v:32$4'.
Removing empty process `output_terminal.$proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_3_Output_Terminal/source/output_terminal.v:32$4'.
Found and cleaned up 1 empty switch in `\output_terminal.$proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_3_Output_Terminal/source/output_terminal.v:26$3'.
Removing empty process `output_terminal.$proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_3_Output_Terminal/source/output_terminal.v:26$3'.
Removing empty process `output_terminal.$proc$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_3_Output_Terminal/source/output_terminal.v:17$2'.
Cleaned up 10 empty switches.

3.2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module output_terminal.

3.3. Executing OPT_EXPR pass (perform const folding).
Optimizing module output_terminal.

3.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \output_terminal..
Removed 1 unused cells and 72 unused wires.
<suppressed ~5 debug messages>

3.5. Executing CHECK pass (checking for obvious problems).
Checking module output_terminal...
Found and reported 0 problems.

3.6. Executing OPT pass (performing simple optimizations).

3.6.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module output_terminal.

3.6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\output_terminal'.
Removed a total of 0 cells.

3.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \output_terminal..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~17 debug messages>

3.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \output_terminal.
Performed a total of 0 changes.

3.6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\output_terminal'.
Removed a total of 0 cells.

3.6.6. Executing OPT_DFF pass (perform DFF optimizations).

3.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \output_terminal..

3.6.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module output_terminal.

3.6.9. Finished OPT passes. (There is nothing left to do.)

3.7. Executing FSM pass (extract and optimize FSM).

3.7.1. Executing FSM_DETECT pass (finding FSMs in design).

3.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).

3.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).

3.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \output_terminal..

3.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).

3.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

3.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

3.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

3.8. Executing OPT pass (performing simple optimizations).

3.8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module output_terminal.

3.8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\output_terminal'.
Removed a total of 0 cells.

3.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \output_terminal..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~17 debug messages>

3.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \output_terminal.
Performed a total of 0 changes.

3.8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\output_terminal'.
Removed a total of 0 cells.

3.8.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$171 ($dff) from module output_terminal (D = \ISin, Q = \ISreg).
Adding EN signal on $procdff$170 ($dff) from module output_terminal (D = \Yin, Q = \Yin0).
Adding EN signal on $procdff$169 ($dff) from module output_terminal (D = \Yin, Q = \Yin1).
Adding EN signal on $procdff$168 ($dff) from module output_terminal (D = \Yin, Q = \Yin2).
Adding EN signal on $procdff$167 ($dff) from module output_terminal (D = \Yin, Q = \Yin3).
Adding EN signal on $procdff$166 ($dff) from module output_terminal (D = \Yin, Q = \Yin4).
Adding EN signal on $procdff$165 ($dff) from module output_terminal (D = \Yin, Q = \Yin5).
Adding EN signal on $procdff$164 ($dff) from module output_terminal (D = \Xin, Q = \Xin0).
Adding EN signal on $procdff$163 ($dff) from module output_terminal (D = \Xin, Q = \Xin1).
Adding EN signal on $procdff$162 ($dff) from module output_terminal (D = \Xin, Q = \Xin2).
Adding EN signal on $procdff$161 ($dff) from module output_terminal (D = \Xin, Q = \Xin3).
Adding EN signal on $procdff$160 ($dff) from module output_terminal (D = \Xin, Q = \Xin4).
Adding EN signal on $procdff$159 ($dff) from module output_terminal (D = \Xin, Q = \Xin5).
Adding EN signal on $procdff$158 ($dff) from module output_terminal (D = $procmux$19_Y, Q = \Ycalc).
Adding EN signal on $procdff$157 ($dff) from module output_terminal (D = $procmux$24_Y, Q = \Xcalc).

3.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \output_terminal..
Removed 45 unused cells and 45 unused wires.
<suppressed ~46 debug messages>

3.8.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module output_terminal.

3.8.9. Rerunning OPT passes. (Maybe there is more to do..)

3.8.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \output_terminal..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

3.8.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \output_terminal.
Performed a total of 0 changes.

3.8.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\output_terminal'.
<suppressed ~90 debug messages>
Removed a total of 30 cells.

3.8.13. Executing OPT_DFF pass (perform DFF optimizations).

3.8.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \output_terminal..
Removed 0 unused cells and 30 unused wires.
<suppressed ~1 debug messages>

3.8.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module output_terminal.

3.8.16. Rerunning OPT passes. (Maybe there is more to do..)

3.8.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \output_terminal..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

3.8.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \output_terminal.
Performed a total of 0 changes.

3.8.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\output_terminal'.
Removed a total of 0 cells.

3.8.20. Executing OPT_DFF pass (perform DFF optimizations).

3.8.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \output_terminal..

3.8.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module output_terminal.

3.8.23. Finished OPT passes. (There is nothing left to do.)

3.9. Executing WREDUCE pass (reducing word size of cells).
Removed top 20 bits (of 32) from port A of cell output_terminal.$not$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_3_Output_Terminal/source/output_terminal.v:55$8 ($not).
Removed top 31 bits (of 32) from port B of cell output_terminal.$add$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_3_Output_Terminal/source/output_terminal.v:55$9 ($add).
Removed top 20 bits (of 32) from port Y of cell output_terminal.$add$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_3_Output_Terminal/source/output_terminal.v:55$10 ($add).
Removed top 20 bits (of 32) from port A of cell output_terminal.$add$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_3_Output_Terminal/source/output_terminal.v:55$10 ($add).
Removed top 20 bits (of 32) from port A of cell output_terminal.$not$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_3_Output_Terminal/source/output_terminal.v:56$12 ($not).
Removed top 31 bits (of 32) from port B of cell output_terminal.$add$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_3_Output_Terminal/source/output_terminal.v:56$13 ($add).
Removed top 20 bits (of 32) from port Y of cell output_terminal.$add$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_3_Output_Terminal/source/output_terminal.v:56$14 ($add).
Removed top 20 bits (of 32) from port A of cell output_terminal.$add$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_3_Output_Terminal/source/output_terminal.v:56$14 ($add).
Removed top 20 bits (of 32) from port Y of cell output_terminal.$add$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_3_Output_Terminal/source/output_terminal.v:55$9 ($add).
Removed top 20 bits (of 32) from port A of cell output_terminal.$add$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_3_Output_Terminal/source/output_terminal.v:55$9 ($add).
Removed top 20 bits (of 32) from port Y of cell output_terminal.$add$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_3_Output_Terminal/source/output_terminal.v:56$13 ($add).
Removed top 20 bits (of 32) from port A of cell output_terminal.$add$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_3_Output_Terminal/source/output_terminal.v:56$13 ($add).
Removed top 20 bits (of 32) from port Y of cell output_terminal.$not$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_3_Output_Terminal/source/output_terminal.v:55$8 ($not).
Removed top 20 bits (of 32) from port Y of cell output_terminal.$not$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_3_Output_Terminal/source/output_terminal.v:56$12 ($not).
Removed top 20 bits (of 32) from wire output_terminal.$add$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_3_Output_Terminal/source/output_terminal.v:55$10_Y.
Removed top 20 bits (of 32) from wire output_terminal.$add$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_3_Output_Terminal/source/output_terminal.v:55$9_Y.
Removed top 20 bits (of 32) from wire output_terminal.$not$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_3_Output_Terminal/source/output_terminal.v:55$8_Y.

3.10. Executing PEEPOPT pass (run peephole optimizers).

3.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \output_terminal..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

3.12. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module output_terminal:
  creating $macc model for $add$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_3_Output_Terminal/source/output_terminal.v:55$10 ($add).
  creating $macc model for $add$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_3_Output_Terminal/source/output_terminal.v:55$9 ($add).
  creating $macc model for $add$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_3_Output_Terminal/source/output_terminal.v:56$13 ($add).
  creating $macc model for $add$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_3_Output_Terminal/source/output_terminal.v:56$14 ($add).
  creating $macc model for $add$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_3_Output_Terminal/source/output_terminal.v:59$15 ($add).
  creating $macc model for $add$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_3_Output_Terminal/source/output_terminal.v:60$16 ($add).
  merging $macc model for $add$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_3_Output_Terminal/source/output_terminal.v:56$13 into $add$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_3_Output_Terminal/source/output_terminal.v:56$14.
  merging $macc model for $add$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_3_Output_Terminal/source/output_terminal.v:55$9 into $add$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_3_Output_Terminal/source/output_terminal.v:55$10.
  creating $alu model for $macc $add$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_3_Output_Terminal/source/output_terminal.v:56$14.
  creating $alu model for $macc $add$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_3_Output_Terminal/source/output_terminal.v:59$15.
  creating $alu model for $macc $add$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_3_Output_Terminal/source/output_terminal.v:60$16.
  creating $alu model for $macc $add$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_3_Output_Terminal/source/output_terminal.v:55$10.
  creating $alu cell for $add$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_3_Output_Terminal/source/output_terminal.v:55$10: $auto$alumacc.cc:495:replace_alu$272
  creating $alu cell for $add$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_3_Output_Terminal/source/output_terminal.v:60$16: $auto$alumacc.cc:495:replace_alu$275
  creating $alu cell for $add$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_3_Output_Terminal/source/output_terminal.v:59$15: $auto$alumacc.cc:495:replace_alu$278
  creating $alu cell for $add$/home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_3_Output_Terminal/source/output_terminal.v:56$14: $auto$alumacc.cc:495:replace_alu$281
  created 4 $alu and 0 $macc cells.

3.13. Executing SHARE pass (SAT-based resource sharing).

3.14. Executing OPT pass (performing simple optimizations).

3.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module output_terminal.

3.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\output_terminal'.
Removed a total of 0 cells.

3.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \output_terminal..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

3.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \output_terminal.
Performed a total of 0 changes.

3.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\output_terminal'.
Removed a total of 0 cells.

3.14.6. Executing OPT_DFF pass (perform DFF optimizations).

3.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \output_terminal..
Removed 2 unused cells and 2 unused wires.
<suppressed ~3 debug messages>

3.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module output_terminal.

3.14.9. Rerunning OPT passes. (Maybe there is more to do..)

3.14.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \output_terminal..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

3.14.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \output_terminal.
Performed a total of 0 changes.

3.14.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\output_terminal'.
Removed a total of 0 cells.

3.14.13. Executing OPT_DFF pass (perform DFF optimizations).

3.14.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \output_terminal..

3.14.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module output_terminal.

3.14.16. Finished OPT passes. (There is nothing left to do.)

3.15. Executing MEMORY pass.

3.15.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

3.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

3.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

3.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

3.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

3.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \output_terminal..

3.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

3.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

3.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \output_terminal..

3.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).

3.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \output_terminal..

3.17. Executing OPT pass (performing simple optimizations).

3.17.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module output_terminal.

3.17.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\output_terminal'.
Removed a total of 0 cells.

3.17.3. Executing OPT_DFF pass (perform DFF optimizations).

3.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \output_terminal..

3.17.5. Finished fast OPT passes.

3.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

3.19. Executing OPT pass (performing simple optimizations).

3.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module output_terminal.

3.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\output_terminal'.
Removed a total of 0 cells.

3.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \output_terminal..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

3.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \output_terminal.
    Consolidated identical input bits for $mux cell $procmux$29:
      Old ports: A=12'000000000000, B=12'100000000000, Y=\bias
      New ports: A=1'0, B=1'1, Y=\bias [11]
      New connections: \bias [10:0] = 11'00000000000
  Optimizing cells in module \output_terminal.
Performed a total of 1 changes.

3.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\output_terminal'.
Removed a total of 0 cells.

3.19.6. Executing OPT_SHARE pass.

3.19.7. Executing OPT_DFF pass (perform DFF optimizations).

3.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \output_terminal..

3.19.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module output_terminal.
<suppressed ~3 debug messages>

3.19.10. Rerunning OPT passes. (Maybe there is more to do..)

3.19.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \output_terminal..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

3.19.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \output_terminal.
Performed a total of 0 changes.

3.19.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\output_terminal'.
Removed a total of 0 cells.

3.19.14. Executing OPT_SHARE pass.

3.19.15. Executing OPT_DFF pass (perform DFF optimizations).

3.19.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \output_terminal..

3.19.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module output_terminal.

3.19.18. Finished OPT passes. (There is nothing left to do.)

3.20. Executing TECHMAP pass (map to technology primitives).

3.20.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.20.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $not.
Using template $paramod$ee3d784672cdb1cb32d9a801a3af776716f16b74\_90_alu for cells of type $alu.
Using template $paramod$fc972a7a46956c1788f3cb5257b53c8f1df2d0cc\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $and.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000001100 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000001 for cells of type $lcu.
Using extmapper simplemap for cells of type $or.
No more expansions possible.
<suppressed ~495 debug messages>

3.21. Executing OPT pass (performing simple optimizations).

3.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module output_terminal.
<suppressed ~160 debug messages>

3.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\output_terminal'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

3.21.3. Executing OPT_DFF pass (perform DFF optimizations).

3.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \output_terminal..
Removed 13 unused cells and 167 unused wires.
<suppressed ~14 debug messages>

3.21.5. Finished fast OPT passes.

3.22. Executing ABC pass (technology mapping using ABC).

3.22.1. Extracting gate netlist of module `\output_terminal' to `<abc-temp-dir>/input.blif'..
Extracted 133 gates and 190 wires to a netlist network with 57 inputs and 39 outputs.

3.22.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.22.1.2. Re-integrating ABC results.
ABC RESULTS:            ANDNOT cells:        6
ABC RESULTS:               MUX cells:       34
ABC RESULTS:               NOR cells:        3
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:       31
ABC RESULTS:             ORNOT cells:        4
ABC RESULTS:              XNOR cells:        2
ABC RESULTS:               XOR cells:       24
ABC RESULTS:        internal signals:       94
ABC RESULTS:           input signals:       57
ABC RESULTS:          output signals:       39
Removing temp directory.

3.23. Executing OPT pass (performing simple optimizations).

3.23.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module output_terminal.
<suppressed ~22 debug messages>

3.23.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\output_terminal'.
Removed a total of 0 cells.

3.23.3. Executing OPT_DFF pass (perform DFF optimizations).

3.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \output_terminal..
Removed 1 unused cells and 108 unused wires.
<suppressed ~2 debug messages>

3.23.5. Finished fast OPT passes.

3.24. Executing HIERARCHY pass (managing design hierarchy).
Attribute `top' found on module `output_terminal'. Setting top module to output_terminal.

3.24.1. Analyzing design hierarchy..
Top module:  \output_terminal

3.24.2. Analyzing design hierarchy..
Top module:  \output_terminal
Removed 0 unused modules.

3.25. Printing statistics.

=== output_terminal ===

   Number of wires:                121
   Number of wire bits:            207
   Number of public wires:          28
   Number of public wire bits:     114
   Number of ports:                  9
   Number of port bits:             22
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                161
     $_ANDNOT_                       6
     $_DFFE_PP_                     49
     $_DFF_P_                        7
     $_MUX_                         34
     $_NOR_                          3
     $_NOT_                          1
     $_ORNOT_                        4
     $_OR_                          31
     $_XNOR_                         2
     $_XOR_                         24

3.26. Executing CHECK pass (checking for obvious problems).
Checking module output_terminal...
Found and reported 0 problems.

4. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell DFFNEGX1 (noninv, pins=3, area=864.00) is a direct match for cell type $_DFF_N_.
  cell DFFPOSX1 (noninv, pins=3, area=864.00) is a direct match for cell type $_DFF_P_.
  cell DFFSR (noninv, pins=5, area=1584.00) is a direct match for cell type $_DFFSR_PNN_.
  final dff cell mappings:
    \DFFNEGX1 _DFF_N_ (.CLK( C), .D( D), .Q( Q));
    \DFFPOSX1 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    unmapped dff cell: $_DFF_PN0_
    unmapped dff cell: $_DFF_PN1_
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    unmapped dff cell: $_DFFE_NN_
    unmapped dff cell: $_DFFE_NP_
    unmapped dff cell: $_DFFE_PN_
    unmapped dff cell: $_DFFE_PP_
    unmapped dff cell: $_DFFSR_NNN_
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    \DFFSR _DFFSR_PNN_ (.CLK( C), .D( D), .Q( Q), .R( R), .S( S));
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

4.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\output_terminal':
  mapped 56 $_DFF_P_ cells to \DFFPOSX1 cells.

5. Executing OPT pass (performing simple optimizations).

5.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module output_terminal.

5.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\output_terminal'.
Removed a total of 0 cells.

5.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \output_terminal..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

5.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \output_terminal.
Performed a total of 0 changes.

5.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\output_terminal'.
Removed a total of 0 cells.

5.6. Executing OPT_DFF pass (perform DFF optimizations).

5.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \output_terminal..

5.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module output_terminal.

5.9. Finished OPT passes. (There is nothing left to do.)

6. Executing ABC pass (technology mapping using ABC).

6.1. Extracting gate netlist of module `\output_terminal' to `<abc-temp-dir>/input.blif'..
Extracted 154 gates and 217 wires to a netlist network with 63 inputs and 61 outputs.

6.1.1. Executing ABC.
Running ABC command: "/usr/local/share/qflow/bin/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /usr/local/share/qflow/tech/etri050/etri05_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped cell "FAX1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "HAX1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "PADINOUT".
ABC: Scl_LibertyReadGenlib() skipped cell "TBUFX1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "TBUFX2" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "XNOR2X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "XOR2X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "PADFC" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADNC" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADVDD" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADGND" without logic function.
ABC: Library "etri05_stdcells" from "/usr/local/share/qflow/tech/etri050/etri05_stdcells.lib" has 24 cells (9 skipped: 4 seq; 1 tri-state; 4 no func; 6 dont_use).  Time =     0.00 sec
ABC: Memory =    0.51 MB. Time =     0.00 sec
ABC: + strash 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + ifraig 
ABC: + retime 
ABC: + strash 
ABC: + dch -f 
ABC: + map -M 1 
ABC: + write_blif <abc-temp-dir>/output.blif 

6.1.2. Re-integrating ABC results.
ABC RESULTS:            AND2X2 cells:        5
ABC RESULTS:           AOI21X1 cells:        3
ABC RESULTS:           AOI22X1 cells:        3
ABC RESULTS:             INVX1 cells:       49
ABC RESULTS:           NAND2X1 cells:       89
ABC RESULTS:           NAND3X1 cells:       31
ABC RESULTS:            NOR2X1 cells:       14
ABC RESULTS:           OAI21X1 cells:       78
ABC RESULTS:             OR2X2 cells:       12
ABC RESULTS:        internal signals:       93
ABC RESULTS:           input signals:       63
ABC RESULTS:          output signals:       61
Removing temp directory.

7. Executing FLATTEN pass (flatten design).

8. Executing SETUNDEF pass (replace undef values with defined constants).
Removed 0 unused cells and 226 unused wires.

9. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Mapping port output_terminal.Dout using BUFX2.
Don't map input port output_terminal.ISin: Missing option -inpad.
Don't map input port output_terminal.Rdy: Missing option -inpad.
Mapping port output_terminal.Vld using BUFX2.
Don't map input port output_terminal.Xin: Missing option -inpad.
Don't map input port output_terminal.Yin: Missing option -inpad.
Don't map input port output_terminal.clk: Missing option -inpad.
Don't map input port output_terminal.selSign: Missing option -inpad.
Don't map input port output_terminal.selXY: Missing option -inpad.

10. Executing OPT pass (performing simple optimizations).

10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module output_terminal.

10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\output_terminal'.
Removed a total of 0 cells.

10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \output_terminal..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \output_terminal.
Performed a total of 0 changes.

10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\output_terminal'.
Removed a total of 0 cells.

10.6. Executing OPT_DFF pass (perform DFF optimizations).

10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \output_terminal..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module output_terminal.

10.9. Rerunning OPT passes. (Maybe there is more to do..)

10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \output_terminal..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \output_terminal.
Performed a total of 0 changes.

10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\output_terminal'.
Removed a total of 0 cells.

10.13. Executing OPT_DFF pass (perform DFF optimizations).

10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \output_terminal..

10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module output_terminal.

10.16. Finished OPT passes. (There is nothing left to do.)

11. Executing Verilog backend.

11.1. Executing BMUXMAP pass.

11.2. Executing DEMUXMAP pass.
Dumping module `\output_terminal'.

12. Printing statistics.

=== output_terminal ===

   Number of wires:                292
   Number of wire bits:            370
   Number of public wires:         292
   Number of public wire bits:     370
   Number of ports:                  9
   Number of port bits:             22
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                353
     AND2X2                          5
     AOI21X1                         3
     AOI22X1                         3
     BUFX2                          13
     DFFPOSX1                       56
     INVX1                          49
     NAND2X1                        89
     NAND3X1                        31
     NOR2X1                         14
     OAI21X1                        78
     OR2X2                          12

End of script. Logfile hash: a4b16a2e6e, CPU: user 0.12s system 0.00s, MEM: 18.10 MB peak
Yosys 0.50+0 (git sha1 6f9c515a2, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)
Time spent: 40% 2x abc (0 sec), 13% 26x opt_expr (0 sec), ...
Running getpowerground to determine power and ground net names.
getpowerground.tcl  /usr/local/share/qflow/tech/etri050/etri050_stdcells.lef
Running vlogFanout
vlogFanout -l 300 -c 75 -I output_terminal_nofanout -s nullstring -p /usr/local/share/qflow/tech/etri050/etri05_stdcells.lib -b BUFX2,CLKBUF1 -i A,A -o Y,Y output_terminal_mapped.v output_terminal_sized.v

vlogFanout for qflow 1.4.100
Parsing library "etri05_stdcells"
End of library at line 6613
Lib Read:  Processed 6615 lines.
Top internal fanout is 26 (load 1093.38) from node _96_,
driven by INVX1 with strength 166.776 (fF driven at latency 300)
Top fanout load-to-strength ratio is 4.37757 (latency = 1313.27 ps)
Top input node fanout is 56 (load 2796.02) from node clk.
0 gates exceed specified minimum load.
26 buffers were added.
Warning 1: load of 259.117 is 1.57476 times greater than strongest gate NAND3X1
This warning will only be repeated for larger overload ratios.  Warning count reflects
the total number of overloaded nets.
Warning 6: load of 973.077 is 1.77001 times greater than strongest gate DFFPOSX1
Warning 8: load of 1103.38 is 2.00702 times greater than strongest gate DFFPOSX1
3 gates were changed.

Gate counts by drive strength:

	"1" gates	In: 330    	Out: 327    	-3
	"2" gates	In: 49    	Out: 50    	+1

8 gates exceed specified minimum load.
0 buffers were added.
0 gates were changed.

Gate counts by drive strength:

	"1" gates	In: 330    	Out: 327    	-3
	"2" gates	In: 49    	Out: 50    	+1

Number of gates changed: 0
Running vlog2Verilog for antenna cell mapping.
vlog2Verilog -c -p -v vdd -g gnd  -l /usr/local/share/qflow/tech/etri050/etri050_stdcells.lef 
   -o output_terminal.v output_terminal_sized.v

Generating RTL verilog and SPICE netlist file in directory
	 /home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_3_Output_Terminal/synthesis
Files:
   Verilog: /home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_3_Output_Terminal/synthesis/output_terminal.rtl.v
   Verilog: /home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_3_Output_Terminal/synthesis/output_terminal.rtlnopwr.v
   Verilog: /home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_3_Output_Terminal/synthesis/output_terminal.rtlbb.v
   Spice:   /home/ji/ETRI-0.5um-CMOS-MPW-Std-Cell-DK/design/MyChip/2025_1st/NCO/2_Splited_IO/2_3_Output_Terminal/synthesis/output_terminal.spc

Running vlog2Verilog.
vlog2Verilog -c -v vdd -g gnd  -l /usr/local/share/qflow/tech/etri050/etri050_stdcells.lef 
	-o output_terminal.rtl.v
   output_terminal.v
vlog2Verilog -c -p -v vdd -g gnd  -l /usr/local/share/qflow/tech/etri050/etri050_stdcells.lef 
	-o output_terminal.rtlnopwr.v
   output_terminal.v
/usr/local/share/qflow/bin/vlog2Verilog -c -p -b -n -v vdd -g gnd  -l /usr/local/share/qflow/tech/etri050/etri050_stdcells.lef
   -o output_terminal.rtlbb.v
Running vlog2Spice.
vlog2Spice -i -l  /usr/local/share/qflow/tech/etri050/etri050_stdcells.sp -o output_terminal.spc output_terminal.rtl.v
Running spi2xspice.py
spi2xspice.py "/usr/local/share/qflow/tech/etri050/etri05_stdcells.lib" output_terminal.spc output_terminal.xspice

Synthesis script ended on Fri Feb 28 07:35:32 KST 2025
