#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed May  7 17:43:36 2025
# Process ID: 10816
# Current directory: C:/Users/Jonemaster/Desktop/montgomery/Vivado/monygomery
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5408 C:\Users\Jonemaster\Desktop\montgomery\Vivado\monygomery\monygomery.xpr
# Log file: C:/Users/Jonemaster/Desktop/montgomery/Vivado/monygomery/vivado.log
# Journal file: C:/Users/Jonemaster/Desktop/montgomery/Vivado/monygomery\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Jonemaster/Desktop/montgomery/Vivado/monygomery/monygomery.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jonemaster/Desktop/montgomery/Vivado/monygomery/monygomery.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'montgomery_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jonemaster/Desktop/montgomery/Vivado/monygomery/monygomery.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj montgomery_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jonemaster/Desktop/montgomery/Vivado/monygomery/monygomery.sim/sim_1/behav/xsim'
"xelab -wto 36b7691382d34482a87ae55b1983e8b9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot montgomery_tb_behav xil_defaultlib.montgomery_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 36b7691382d34482a87ae55b1983e8b9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot montgomery_tb_behav xil_defaultlib.montgomery_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Jonemaster/Desktop/montgomery/rtl/montgomery_top.v" Line 1. Module montgomery_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jonemaster/Desktop/montgomery/rtl/montgomery_multiply.v" Line 1. Module montgomery_multiply(N=12'b110100000001,R=13'b01100,N_prime=13'b0110011111111,R_sq_modN=13'b0100101010001) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jonemaster/Desktop/montgomery/rtl/montgomery_reduce.v" Line 1. Module montgomery_reduce(N=12'b110100000001,R=13'b01100,N_prime=13'b0110011111111) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jonemaster/Desktop/montgomery/rtl/montgomery_reduce.v" Line 1. Module montgomery_reduce(N=12'b110100000001,R=13'b01100,N_prime=13'b0110011111111) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jonemaster/Desktop/montgomery/rtl/montgomery_reduce.v" Line 1. Module montgomery_reduce(N=12'b110100000001,R=13'b01100,N_prime=13'b0110011111111) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jonemaster/Desktop/montgomery/rtl/montgomery_reduce.v" Line 1. Module montgomery_reduce(N=12'b110100000001,R=13'b01100,N_prime=13'b0110011111111) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.montgomery_reduce(N=12'b11010000...
Compiling module xil_defaultlib.montgomery_multiply(N=12'b110100...
Compiling module xil_defaultlib.montgomery_top
Compiling module xil_defaultlib.montgomery_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot montgomery_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jonemaster/Desktop/montgomery/Vivado/monygomery/monygomery.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "montgomery_tb_behav -key {Behavioral:sim_1:Functional:montgomery_tb} -tclbatch {montgomery_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source montgomery_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Test    1 Pass
Test    2 Pass
Test    3 Pass
Test    4 Pass
Test    5 Pass
Test    6 Pass
Test    7 Pass
Test    8 Pass
Test    9 Pass
Test   10 Pass
Test   11 Pass
Test   12 Pass
Test   13 Pass
Test   14 Pass
Test   15 Pass
Test   16 Pass
Test   17 Pass
Test   18 Pass
Test   19 Pass
Test   20 Pass
Test   21 Pass
Test   22 Pass
Test   23 Pass
Test   24 Pass
Test   25 Pass
Test   26 Pass
Test   27 Pass
Test   28 Pass
Test   29 Pass
Test   30 Pass
Test   31 Pass
Test   32 Pass
Test   33 Pass
Test   34 Pass
INFO: [USF-XSim-96] XSim completed. Design snapshot 'montgomery_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1034.070 ; gain = 59.566
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/montgomery_tb/montgomery_top_test/u_montgomery_multiply}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jonemaster/Desktop/montgomery/Vivado/monygomery/monygomery.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'montgomery_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jonemaster/Desktop/montgomery/Vivado/monygomery/monygomery.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj montgomery_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jonemaster/Desktop/montgomery/Vivado/monygomery/monygomery.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jonemaster/Desktop/montgomery/Vivado/monygomery/monygomery.sim/sim_1/behav/xsim'
"xelab -wto 36b7691382d34482a87ae55b1983e8b9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot montgomery_tb_behav xil_defaultlib.montgomery_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 36b7691382d34482a87ae55b1983e8b9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot montgomery_tb_behav xil_defaultlib.montgomery_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Test    1 Pass
Test    2 Pass
Test    3 Pass
Test    4 Pass
Test    5 Pass
Test    6 Pass
Test    7 Pass
Test    8 Pass
Test    9 Pass
Test   10 Pass
Test   11 Pass
Test   12 Pass
Test   13 Pass
Test   14 Pass
Test   15 Pass
Test   16 Pass
Test   17 Pass
Test   18 Pass
Test   19 Pass
Test   20 Pass
Test   21 Pass
Test   22 Pass
Test   23 Pass
Test   24 Pass
Test   25 Pass
Test   26 Pass
Test   27 Pass
Test   28 Pass
Test   29 Pass
Test   30 Pass
Test   31 Pass
Test   32 Pass
Test   33 Pass
Test   34 Pass
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1038.309 ; gain = 0.000
run all
Test   35 Pass
Test   36 Pass
Test   37 Pass
Test   38 Pass
Test   39 Pass
Test   40 Pass
Test   41 Pass
Test   42 Pass
Test   43 Pass
Test   44 Pass
Test   45 Pass
Test   46 Pass
Test   47 Pass
Test   48 Pass
Test   49 Pass
Test   50 Pass
Test   51 Pass
Test   52 Pass
Test   53 Pass
Test   54 Pass
Test   55 Pass
Test   56 Pass
Test   57 Pass
Test   58 Pass
Test   59 Pass
Test   60 Pass
Test   61 Pass
Test   62 Pass
Test   63 Pass
Test   64 Pass
Test   65 Pass
Test   66 Pass
Test   67 Pass
Test   68 Pass
Test   69 Pass
Test   70 Pass
Test   71 Pass
Test   72 Pass
Test   73 Pass
Test   74 Pass
Test   75 Pass
Test   76 Pass
Test   77 Pass
Test   78 Pass
Test   79 Pass
Test   80 Pass
Test   81 Pass
Test   82 Pass
Test   83 Pass
Test   84 Pass
Test   85 Pass
Test   86 Pass
Test   87 Pass
Test   88 Pass
Test   89 Pass
Test   90 Pass
Test   91 Pass
Test   92 Pass
Test   93 Pass
Test   94 Pass
Test   95 Pass
Test   96 Pass
Test   97 Pass
Test   98 Pass
Test   99 Pass
Test  100 Pass
Test  101 Pass
Test  102 Pass
Test  103 Pass
Test  104 Pass
Test  105 Pass
Test  106 Pass
Test  107 Pass
Test  108 Pass
Test  109 Pass
Test  110 Pass
Test  111 Pass
Test  112 Pass
Test  113 Pass
Test  114 Pass
Test  115 Pass
Test  116 Pass
Test  117 Pass
Test  118 Pass
Test  119 Pass
Test  120 Pass
Test  121 Pass
Test  122 Pass
Test  123 Pass
Test  124 Pass
Test  125 Pass
Test  126 Pass
Test  127 Pass
Test  128 Pass
Test  129 Pass
Test  130 Pass
Test  131 Pass
Test  132 Pass
Test  133 Pass
Test  134 Pass
Test  135 Pass
Test  136 Pass
Test  137 Pass
Test  138 Pass
Test  139 Pass
Test  140 Pass
Test  141 Pass
Test  142 Pass
Test  143 Pass
Test  144 Pass
Test  145 Pass
Test  146 Pass
Test  147 Pass
Test  148 Pass
Test  149 Pass
Test  150 Pass
Test  151 Pass
Test  152 Pass
Test  153 Pass
Test  154 Pass
Test  155 Pass
Test  156 Pass
Test  157 Pass
Test  158 Pass
Test  159 Pass
Test  160 Pass
Test  161 Pass
Test  162 Pass
Test  163 Pass
Test  164 Pass
Test  165 Pass
Test  166 Pass
Test  167 Pass
Test  168 Pass
Test  169 Pass
Test  170 Pass
Test  171 Pass
Test  172 Pass
Test  173 Pass
Test  174 Pass
Test  175 Pass
Test  176 Pass
Test  177 Pass
Test  178 Pass
Test  179 Pass
Test  180 Pass
Test  181 Pass
Test  182 Pass
Test  183 Pass
Test  184 Pass
Test  185 Pass
Test  186 Pass
Test  187 Pass
Test  188 Pass
Test  189 Pass
Test  190 Pass
Test  191 Pass
Test  192 Pass
Test  193 Pass
Test  194 Pass
Test  195 Pass
Test  196 Pass
Test  197 Pass
Test  198 Pass
Test  199 Pass
Test  200 Pass
Test  201 Pass
Test  202 Pass
Test  203 Pass
Test  204 Pass
Test  205 Pass
Test  206 Pass
Test  207 Pass
Test  208 Pass
Test  209 Pass
Test  210 Pass
Test  211 Pass
Test  212 Pass
Test  213 Pass
Test  214 Pass
Test  215 Pass
Test  216 Pass
Test  217 Pass
Test  218 Pass
Test  219 Pass
Test  220 Pass
Test  221 Pass
Test  222 Pass
Test  223 Pass
Test  224 Pass
Test  225 Pass
Test  226 Pass
Test  227 Pass
Test  228 Pass
Test  229 Pass
Test  230 Pass
Test  231 Pass
Test  232 Pass
Test  233 Pass
Test  234 Pass
Test  235 Pass
Test  236 Pass
Test  237 Pass
Test  238 Pass
Test  239 Pass
Test  240 Pass
Test  241 Pass
Test  242 Pass
Test  243 Pass
Test  244 Pass
Test  245 Pass
Test  246 Pass
Test  247 Pass
Test  248 Pass
Test  249 Pass
Test  250 Pass
Test  251 Pass
Test  252 Pass
Test  253 Pass
Test  254 Pass
Test  255 Pass
Test  256 Pass
Test  257 Pass
Test  258 Pass
Test  259 Pass
Test  260 Pass
Test  261 Pass
Test  262 Pass
Test  263 Pass
Test  264 Pass
Test  265 Pass
Test  266 Pass
Test  267 Pass
Test  268 Pass
Test  269 Pass
Test  270 Pass
Test  271 Pass
Test  272 Pass
Test  273 Pass
Test  274 Pass
Test  275 Pass
Test  276 Pass
Test  277 Pass
Test  278 Pass
Test  279 Pass
Test  280 Pass
Test  281 Pass
Test  282 Pass
Test  283 Pass
Test  284 Pass
Test  285 Pass
Test  286 Pass
Test  287 Pass
Test  288 Pass
Test  289 Pass
Test  290 Pass
Test  291 Pass
Test  292 Pass
Test  293 Pass
Test  294 Pass
Test  295 Pass
Test  296 Pass
Test  297 Pass
Test  298 Pass
Test  299 Pass
Test  300 Pass
Test  301 Pass
Test  302 Pass
Test  303 Pass
Test  304 Pass
Test  305 Pass
Test  306 Pass
Test  307 Pass
Test  308 Pass
Test  309 Pass
Test  310 Pass
Test  311 Pass
Test  312 Pass
Test  313 Pass
Test  314 Pass
Test  315 Pass
Test  316 Pass
Test  317 Pass
Test  318 Pass
Test  319 Pass
Test  320 Pass
Test  321 Pass
Test  322 Pass
Test  323 Pass
Test  324 Pass
Test  325 Pass
Test  326 Pass
Test  327 Pass
Test  328 Pass
Test  329 Pass
Test  330 Pass
Test  331 Pass
Test  332 Pass
Test  333 Pass
Test  334 Pass
Test  335 Pass
Test  336 Pass
Test  337 Pass
Test  338 Pass
Test  339 Pass
Test  340 Pass
Test  341 Pass
Test  342 Pass
Test  343 Pass
Test  344 Pass
Test  345 Pass
Test  346 Pass
Test  347 Pass
Test  348 Pass
Test  349 Pass
Test  350 Pass
Test  351 Pass
Test  352 Pass
Test  353 Pass
Test  354 Pass
Test  355 Pass
Test  356 Pass
Test  357 Pass
Test  358 Pass
Test  359 Pass
Test  360 Pass
Test  361 Pass
Test  362 Pass
Test  363 Pass
Test  364 Pass
Test  365 Pass
Test  366 Pass
Test  367 Pass
Test  368 Pass
Test  369 Pass
Test  370 Pass
Test  371 Pass
Test  372 Pass
Test  373 Pass
Test  374 Pass
Test  375 Pass
Test  376 Pass
Test  377 Pass
Test  378 Pass
Test  379 Pass
Test  380 Pass
Test  381 Pass
Test  382 Pass
Test  383 Pass
Test  384 Pass
Test  385 Pass
Test  386 Pass
Test  387 Pass
Test  388 Pass
Test  389 Pass
Test  390 Pass
Test  391 Pass
Test  392 Pass
Test  393 Pass
Test  394 Pass
Test  395 Pass
Test  396 Pass
Test  397 Pass
Test  398 Pass
Test  399 Pass
Test  400 Pass
Test  401 Pass
Test  402 Pass
Test  403 Pass
Test  404 Pass
Test  405 Pass
Test  406 Pass
Test  407 Pass
Test  408 Pass
Test  409 Pass
Test  410 Pass
Test  411 Pass
Test  412 Pass
Test  413 Pass
Test  414 Pass
Test  415 Pass
Test  416 Pass
Test  417 Pass
Test  418 Pass
Test  419 Pass
Test  420 Pass
Test  421 Pass
Test  422 Pass
Test  423 Pass
Test  424 Pass
Test  425 Pass
Test  426 Pass
Test  427 Pass
Test  428 Pass
Test  429 Pass
Test  430 Pass
Test  431 Pass
Test  432 Pass
Test  433 Pass
Test  434 Pass
Test  435 Pass
Test  436 Pass
Test  437 Pass
Test  438 Pass
Test  439 Pass
Test  440 Pass
Test  441 Pass
Test  442 Pass
Test  443 Pass
Test  444 Pass
Test  445 Pass
Test  446 Pass
Test  447 Pass
Test  448 Pass
Test  449 Pass
Test  450 Pass
Test  451 Pass
Test  452 Pass
Test  453 Pass
Test  454 Pass
Test  455 Pass
Test  456 Pass
Test  457 Pass
Test  458 Pass
Test  459 Pass
Test  460 Pass
Test  461 Pass
Test  462 Pass
Test  463 Pass
Test  464 Pass
Test  465 Pass
Test  466 Pass
Test  467 Pass
Test  468 Pass
Test  469 Pass
Test  470 Pass
Test  471 Pass
Test  472 Pass
Test  473 Pass
Test  474 Pass
Test  475 Pass
Test  476 Pass
Test  477 Pass
Test  478 Pass
Test  479 Pass
Test  480 Pass
Test  481 Pass
Test  482 Pass
Test  483 Pass
Test  484 Pass
Test  485 Pass
Test  486 Pass
Test  487 Pass
Test  488 Pass
Test  489 Pass
Test  490 Pass
Test  491 Pass
Test  492 Pass
Test  493 Pass
Test  494 Pass
Test  495 Pass
Test  496 Pass
Test  497 Pass
Test  498 Pass
Test  499 Pass
Test  500 Pass
Test  501 Pass
Test  502 Pass
Test  503 Pass
Test  504 Pass
Test  505 Pass
Test  506 Pass
Test  507 Pass
Test  508 Pass
Test  509 Pass
Test  510 Pass
Test  511 Pass
Test  512 Pass
Test Finish.
$finish called at time : 10550 ns : File "C:/Users/Jonemaster/Desktop/montgomery/testbench/montgomery_tb.v" Line 88
close_sim
INFO: [Simtcl 6-16] Simulation closed
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z100ffv900-2
Top: montgomery_top
INFO: [Device 21-403] Loading part xc7z100ffv900-2
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1592.562 ; gain = 219.531
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'montgomery_top' [C:/Users/Jonemaster/Desktop/montgomery/rtl/montgomery_top.v:1]
	Parameter N bound to: 12'b110100000001 
	Parameter R bound to: 13'b0000000001100 
	Parameter N_prime bound to: 13'b0110011111111 
	Parameter R_sq_modN bound to: 13'b0100101010001 
INFO: [Synth 8-6157] synthesizing module 'montgomery_multiply' [C:/Users/Jonemaster/Desktop/montgomery/rtl/montgomery_multiply.v:1]
	Parameter N bound to: 12'b110100000001 
	Parameter R bound to: 13'b0000000001100 
	Parameter N_prime bound to: 13'b0110011111111 
	Parameter R_sq_modN bound to: 13'b0100101010001 
INFO: [Synth 8-6157] synthesizing module 'montgomery_reduce' [C:/Users/Jonemaster/Desktop/montgomery/rtl/montgomery_reduce.v:1]
	Parameter N bound to: 12'b110100000001 
	Parameter R bound to: 13'b0000000001100 
	Parameter N_prime bound to: 13'b0110011111111 
INFO: [Synth 8-6155] done synthesizing module 'montgomery_reduce' (1#1) [C:/Users/Jonemaster/Desktop/montgomery/rtl/montgomery_reduce.v:1]
INFO: [Synth 8-6155] done synthesizing module 'montgomery_multiply' (2#1) [C:/Users/Jonemaster/Desktop/montgomery/rtl/montgomery_multiply.v:1]
INFO: [Synth 8-6155] done synthesizing module 'montgomery_top' (3#1) [C:/Users/Jonemaster/Desktop/montgomery/rtl/montgomery_top.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1640.938 ; gain = 267.906
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1640.938 ; gain = 267.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1640.938 ; gain = 267.906
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1640.938 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1767.996 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 1891.055 ; gain = 518.023
10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1891.055 ; gain = 852.746
reset_run synth_1
launch_runs synth_1 -jobs 16
[Wed May  7 17:50:52 2025] Launched synth_1...
Run output will be captured here: C:/Users/Jonemaster/Desktop/montgomery/Vivado/monygomery/monygomery.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Wed May  7 17:54:11 2025] Launched impl_1...
Run output will be captured here: C:/Users/Jonemaster/Desktop/montgomery/Vivado/monygomery/monygomery.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z100ffv900-2
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1941.668 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1948.184 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2602.754 ; gain = 534.324
set_operating_conditions -grade extended
report_power -name {power_1}
Command: report_power -name power_1
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
