0.6
2018.2
Jun 14 2018
20:41:02
E:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Single_Cycle_Processor_V_1.2/Single_Cycle_Processor_V_1.2.sim/ALU_Decoder_SimSet/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
E:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Single_Cycle_Processor_V_1.2/Single_Cycle_Processor_V_1.2.srcs/ALU_Decoder_SimSet/new/ALU_DcoderTB.v,1689762899,verilog,,,,ALU_Decoder_Testbench,,,,,,,,
E:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Single_Cycle_Processor_V_1.2/Single_Cycle_Processor_V_1.2.srcs/sources_1/new/ALU_Decoder.v,1689752281,verilog,,E:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Single_Cycle_Processor_V_1.2/Single_Cycle_Processor_V_1.2.srcs/ALU_Decoder_SimSet/new/ALU_DcoderTB.v,,ALU_Decoder,,,,,,,,
