m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Dizj/Documents/GIT/VHDL/Teori1/Uppgift5/simulation/modelsim
Emath
Z1 w1653069655
Z2 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z3 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z4 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z5 8C:/Users/Dizj/Documents/GIT/VHDL/Teori1/Uppgift5/math.vhd
Z6 FC:/Users/Dizj/Documents/GIT/VHDL/Teori1/Uppgift5/math.vhd
l0
L5
V@VRE`o:^ABNemI;I]BI]k3
!s100 o7=jM>T_`PiH@K3GK_P<H0
Z7 OV;C;10.5b;63
31
Z8 !s110 1653070155
!i10b 1
Z9 !s108 1653070155.000000
Z10 !s90 -reportprogress|300|-93|-work|work|C:/Users/Dizj/Documents/GIT/VHDL/Teori1/Uppgift5/math.vhd|
Z11 !s107 C:/Users/Dizj/Documents/GIT/VHDL/Teori1/Uppgift5/math.vhd|
!i113 1
Z12 o-93 -work work
Z13 tExplicit 1 CvgOpt 0
Abehaviour
R2
R3
R4
DEx4 work 4 math 0 22 @VRE`o:^ABNemI;I]BI]k3
l14
L13
Vm@;;GDF^c8LOAY?F=E<:92
!s100 1G7K;DzIDzTAmZkGUIXWb1
R7
31
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Emath_tb
Z14 w1653070146
R2
R3
R4
R0
Z15 8C:/Users/Dizj/Documents/GIT/VHDL/Teori1/Uppgift5/math_tb.vht
Z16 FC:/Users/Dizj/Documents/GIT/VHDL/Teori1/Uppgift5/math_tb.vht
l0
L5
V8zbeoGmCcY5:iG=0DWN`^0
!s100 WZ^Bm6coQ:M<hf>B;o7li0
R7
31
R8
!i10b 1
R9
Z17 !s90 -reportprogress|300|-93|-work|work|C:/Users/Dizj/Documents/GIT/VHDL/Teori1/Uppgift5/math_tb.vht|
Z18 !s107 C:/Users/Dizj/Documents/GIT/VHDL/Teori1/Uppgift5/math_tb.vht|
!i113 1
R12
R13
Atb
R2
R3
R4
DEx4 work 7 math_tb 0 22 8zbeoGmCcY5:iG=0DWN`^0
l21
L8
V;90@5]>`jzzgjnSETPdSo0
!s100 InE6e>11;^^1]aUhc853B3
R7
31
R8
!i10b 1
R9
R17
R18
!i113 1
R12
R13
