# ğŸ‘‹ Hey there, I'm Vamsidhar Reddy!

Welcome to my GitHub! I'm currently pursuing my Master's in Electrical and Computer Engineering at Portland State University, and Iâ€™m on an exciting journey through the world of **Digital Design**, **Hardware Verification**, and **Computer Architecture**.

## ğŸ’¡ What Iâ€™m Passionate About:
- Building robust **RTL designs** and validating them using **SystemVerilog** and **UVM**.
- Diving deep into **Formal Verification**, **Pipeline Modeling**, and **Microarchitecture**.
- Exploring cutting-edge tools like **QuestaSim**, **Synopsys VC Formal**, and **Xilinx Vivado**.
- Contributing to real-world solutions in **Design Verification, DFT**, and **Low-level Hardware Testing**.

## ğŸš€ Current Focus
- Learning and working on **Design Verification/Validation** and **Computer Architecture** projects.
- Simulating 5-stage pipelines, verifying FSMs using **assertions and formal tools**, and modeling cache coherency protocols like **MESI**.
- Collaborating with peers and professors to solve complex hardware behavior using **SystemVerilog**, **C++**, and **Python**.

## ğŸ¤ Open to Collaboration
If you're working on:
- Digital design projects (RTL/UVM/Formal)
- Open-source verification environments
- Research in microarchitecture or DFT techniques

Letâ€™s connect! Iâ€™m always excited to learn and contribute.

## ğŸ“« Reach Out
ğŸ“§ Email: vamsireddysup@gmail.com  
ğŸŒ LinkedIn: [linkedin.com/in/vamsidhar-reddy](https://www.linkedin.com/in/vamsidhar-reddy/) *(add your actual link if available)*

Thanks for stopping by â€” feel free to explore my repositories and drop a message if you'd like to collaborate or geek out over some RTL debug logs! ğŸ˜„
