$date
	Wed Oct 25 22:12:58 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testshiftregister $end
$var wire 8 ! parallelDataOut [7:0] $end
$var wire 1 " serialDataOut $end
$var reg 1 # clk $end
$var reg 8 $ parallelDataIn [7:0] $end
$var reg 1 % parallelLoad $end
$var reg 1 & peripheralClkEdge $end
$var reg 1 ' serialDataIn $end
$scope module dut $end
$var wire 1 ( clk $end
$var wire 8 ) parallelDataIn [7:0] $end
$var wire 8 * parallelDataOut [7:0] $end
$var wire 1 + parallelLoad $end
$var wire 1 , peripheralClkEdge $end
$var wire 1 - serialDataIn $end
$var wire 1 " serialDataOut $end
$var reg 8 . shiftregistermem [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx .
x-
x,
1+
bx *
b11111 )
0(
x'
x&
1%
b11111 $
0#
x"
bx !
$end
#10
0"
b11111 .
b11111 !
b11111 *
1#
1(
#20
0#
0(
#30
1#
1(
#40
0#
0(
#44
b111110 $
b111110 )
#50
b111110 .
b111110 !
b111110 *
1#
1(
#60
0#
0(
#70
1#
1(
#80
0#
0(
#88
b1111101 $
b1111101 )
#90
b1111101 .
b1111101 !
b1111101 *
1#
1(
#100
0#
0(
#110
1#
1(
#120
0#
0(
#130
1#
1(
#132
b11111010 $
b11111010 )
#140
0#
0(
#150
1"
b11111010 .
b11111010 !
b11111010 *
1#
1(
#160
0#
0(
#170
1#
1(
#176
b11110100 $
b11110100 )
#180
0#
0(
#190
b11110100 .
b11110100 !
b11110100 *
1#
1(
#200
0#
0(
#210
1#
1(
#220
0#
0(
1&
1,
1'
1-
0%
0+
#230
b11101001 .
b11101001 !
b11101001 *
1#
1(
#240
0#
0(
#250
b11010011 .
b11010011 !
b11010011 *
1#
1(
#260
0#
0(
#262
0'
0-
#270
b10100110 .
b10100110 !
b10100110 *
1#
1(
#280
0#
0(
#290
0"
b1001100 .
b1001100 !
b1001100 *
1#
1(
#300
0#
0(
#310
1"
b10011000 .
b10011000 !
b10011000 *
1#
1(
#320
0#
0(
#325
1'
1-
#330
0"
b110001 .
b110001 !
b110001 *
1#
1(
#340
0#
0(
#346
