
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.62

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.06 source latency onehot_out[0]$_SDFFE_PN0P_/CK ^
  -0.06 target latency onehot_out[0]$_SDFFE_PN0P_/CK ^
   0.00 CRPR
--------------
   0.00 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: onehot_out[4]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: onehot_out[4]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    4.97    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.62    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_1_1__f_clk/A (CLKBUF_X3)
     8   10.43    0.01    0.04    0.06 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
                                         clknet_1_1__leaf_clk (net)
                  0.01    0.00    0.06 ^ onehot_out[4]$_SDFFE_PN0P_/CK (DFF_X1)
     2    3.28    0.01    0.09    0.15 v onehot_out[4]$_SDFFE_PN0P_/Q (DFF_X1)
                                         net16 (net)
                  0.01    0.00    0.15 v _097_/A (INV_X1)
     1    2.02    0.01    0.01    0.16 ^ _097_/ZN (INV_X1)
                                         _040_ (net)
                  0.01    0.00    0.16 ^ _099_/A1 (OAI22_X1)
     1    1.18    0.01    0.01    0.17 v _099_/ZN (OAI22_X1)
                                         _010_ (net)
                  0.01    0.00    0.17 v onehot_out[4]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.17   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    4.97    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.62    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_1_1__f_clk/A (CLKBUF_X3)
     8   10.43    0.01    0.04    0.06 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
                                         clknet_1_1__leaf_clk (net)
                  0.01    0.00    0.06 ^ onehot_out[4]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    0.06   clock reconvergence pessimism
                          0.00    0.07   library hold time
                                  0.07   data required time
-----------------------------------------------------------------------------
                                  0.07   data required time
                                 -0.17   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: onehot_out[14]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: onehot_out[14] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    4.97    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.62    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_1_0__f_clk/A (CLKBUF_X3)
     8   10.87    0.01    0.04    0.06 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
                                         clknet_1_0__leaf_clk (net)
                  0.01    0.00    0.06 ^ onehot_out[14]$_SDFFE_PN0P_/CK (DFF_X1)
     2    4.50    0.01    0.10    0.16 ^ onehot_out[14]$_SDFFE_PN0P_/Q (DFF_X1)
                                         net11 (net)
                  0.01    0.00    0.16 ^ output11/A (BUF_X1)
     1    0.23    0.00    0.02    0.18 ^ output11/Z (BUF_X1)
                                         onehot_out[14] (net)
                  0.00    0.00    0.18 ^ onehot_out[14] (out)
                                  0.18   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (propagated)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.18   data arrival time
-----------------------------------------------------------------------------
                                  0.62   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: onehot_out[14]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: onehot_out[14] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    4.97    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.62    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_1_0__f_clk/A (CLKBUF_X3)
     8   10.87    0.01    0.04    0.06 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
                                         clknet_1_0__leaf_clk (net)
                  0.01    0.00    0.06 ^ onehot_out[14]$_SDFFE_PN0P_/CK (DFF_X1)
     2    4.50    0.01    0.10    0.16 ^ onehot_out[14]$_SDFFE_PN0P_/Q (DFF_X1)
                                         net11 (net)
                  0.01    0.00    0.16 ^ output11/A (BUF_X1)
     1    0.23    0.00    0.02    0.18 ^ output11/Z (BUF_X1)
                                         onehot_out[14] (net)
                  0.00    0.00    0.18 ^ onehot_out[14] (out)
                                  0.18   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (propagated)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.18   data arrival time
-----------------------------------------------------------------------------
                                  0.62   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.16997167468070984

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8561

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
21.70984649658203

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
23.23150062561035

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9345

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: onehot_out[10]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: onehot_out[10]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.06 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
   0.00    0.06 ^ onehot_out[10]$_SDFFE_PN0P_/CK (DFF_X1)
   0.10    0.16 ^ onehot_out[10]$_SDFFE_PN0P_/Q (DFF_X1)
   0.02    0.18 v _073_/ZN (NAND3_X1)
   0.02    0.20 ^ _077_/ZN (OAI21_X1)
   0.00    0.20 ^ onehot_out[10]$_SDFFE_PN0P_/D (DFF_X1)
           0.20   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock source latency
   0.00    1.00 ^ clk (in)
   0.03    1.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    1.06 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
   0.00    1.06 ^ onehot_out[10]$_SDFFE_PN0P_/CK (DFF_X1)
   0.00    1.06   clock reconvergence pessimism
  -0.03    1.03   library setup time
           1.03   data required time
---------------------------------------------------------
           1.03   data required time
          -0.20   data arrival time
---------------------------------------------------------
           0.83   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: onehot_out[4]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: onehot_out[4]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.06 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
   0.00    0.06 ^ onehot_out[4]$_SDFFE_PN0P_/CK (DFF_X1)
   0.09    0.15 v onehot_out[4]$_SDFFE_PN0P_/Q (DFF_X1)
   0.01    0.16 ^ _097_/ZN (INV_X1)
   0.01    0.17 v _099_/ZN (OAI22_X1)
   0.00    0.17 v onehot_out[4]$_SDFFE_PN0P_/D (DFF_X1)
           0.17   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.06 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
   0.00    0.06 ^ onehot_out[4]$_SDFFE_PN0P_/CK (DFF_X1)
   0.00    0.06   clock reconvergence pessimism
   0.00    0.07   library hold time
           0.07   data required time
---------------------------------------------------------
           0.07   data required time
          -0.17   data arrival time
---------------------------------------------------------
           0.11   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.0619

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.0625

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
0.1782

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
0.6218

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
348.933782

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.10e-04   1.09e-06   1.22e-06   1.13e-04  56.9%
Combinational          9.15e-06   1.22e-05   2.09e-06   2.35e-05  11.8%
Clock                  3.03e-05   3.14e-05   9.17e-08   6.18e-05  31.2%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.50e-04   4.47e-05   3.40e-06   1.98e-04 100.0%
                          75.7%      22.6%       1.7%
