<?xml version="1.0" encoding="UTF-8"?>
<gtr:projectOverview xmlns:gtr="http://gtr.rcuk.ac.uk/api"><gtr:projectComposition><gtr:collaborations/><gtr:leadResearchOrganisation url="http://gtr.rcuk.ac.uk:80/organisation/4A348A76-B2D0-4DDD-804A-CE735A6D3798"><gtr:id>4A348A76-B2D0-4DDD-804A-CE735A6D3798</gtr:id><gtr:name>University of Bristol</gtr:name><gtr:department>Computer Science</gtr:department><gtr:address><gtr:line1>Senate House</gtr:line1><gtr:line4>Bristol</gtr:line4><gtr:line5>Avon</gtr:line5><gtr:postCode>BS8 1TH</gtr:postCode><gtr:region>South West</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:typeInd>RO</gtr:typeInd></gtr:leadResearchOrganisation><gtr:organisationRoles><gtr:organisationRole url="http://gtr.rcuk.ac.uk:80/organisation/4A348A76-B2D0-4DDD-804A-CE735A6D3798"><gtr:id>4A348A76-B2D0-4DDD-804A-CE735A6D3798</gtr:id><gtr:name>University of Bristol</gtr:name><gtr:address><gtr:line1>Senate House</gtr:line1><gtr:line4>Bristol</gtr:line4><gtr:line5>Avon</gtr:line5><gtr:postCode>BS8 1TH</gtr:postCode><gtr:region>South West</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>LEAD_RO</gtr:name></gtr:role></gtr:roles></gtr:organisationRole></gtr:organisationRoles><gtr:personRoles><gtr:personRole url="http://gtr.rcuk.ac.uk:80/person/B667F3F1-8408-4C6B-9347-2D639B359852"><gtr:id>B667F3F1-8408-4C6B-9347-2D639B359852</gtr:id><gtr:firstName>Peter</gtr:firstName><gtr:surname>Wilson</gtr:surname><gtr:roles><gtr:role><gtr:name>CO_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole><gtr:personRole url="http://gtr.rcuk.ac.uk:80/person/D9B5BF07-896E-4C67-9452-0B11D8CA5BD1"><gtr:id>D9B5BF07-896E-4C67-9452-0B11D8CA5BD1</gtr:id><gtr:firstName>Dhiraj</gtr:firstName><gtr:surname>Pradhan</gtr:surname><gtr:roles><gtr:role><gtr:name>PRINCIPAL_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole></gtr:personRoles><gtr:project url="http://gtr.rcuk.ac.uk:80/projects?ref=EP%2FG032904%2F1"><gtr:id>957FE972-6CED-4F97-9BCC-400316FFF340</gtr:id><gtr:title>Process Variation Aware Synthesis of Nano-CMOS Circuits</gtr:title><gtr:status>Closed</gtr:status><gtr:grantCategory>Research Grant</gtr:grantCategory><gtr:grantReference>EP/G032904/1</gtr:grantReference><gtr:abstractText>In the context of development of nanoscale CMOS technology, the challenges for design engineers have increased. Design decisions are based on the nominal values of power, and performance decisions are based on the assumption that all the transistors are alike across dies and wafers. However, in reality, when the transistors are quite small, the transistor parameters vary from die to die or even in the same die. In other words, each transistor in a die or wafer is different. The transistor parameter variations may be due to several factors, including changes in dielectric thickness, substrate, polysilicon, and implant impurity levels; surface charge; and lithographic process. Thus, the design decisions based on the nominal models may not be correct because the models are either overestimations or underestimations of actual values; hence, the resultant circuits may not be optimal. Accurate modelling and estimation of all the forms of power and performance accounting process variation, including all leakage components, are crucial for making correct decisions on design for manufacturing. Unfortunately, no comprehensive model or tools exist for accurate estimation during digital system design when the target technology is nanoscale CMOS. Some forms of the power dissipation, such as due to gate-oxide/junction tunneling, have not received much attention. Process-variation-aware modelling of any of the (leakage) current components or delay is significantly challenging when treated at system level. Moreover, no tool exists that can provide power-performance design space exploration when a system is a behavioural hardware description language (HDL). The research proposed in this project intends to develop process variation aware architectural power-delay statistical models and estimator that can be used for fast and accurate estimation of power-performance values of nanoscale-CMOS design alternatives of digital systems expressed as a behavioural HDL.</gtr:abstractText><gtr:fund><gtr:end>2013-02-28</gtr:end><gtr:funder url="http://gtr.rcuk.ac.uk:80/organisation/798CB33D-C79E-4578-83F2-72606407192C"><gtr:id>798CB33D-C79E-4578-83F2-72606407192C</gtr:id><gtr:name>EPSRC</gtr:name></gtr:funder><gtr:start>2009-10-01</gtr:start><gtr:type>INCOME_ACTUAL</gtr:type><gtr:valuePounds>281402</gtr:valuePounds></gtr:fund><gtr:output><gtr:artisticAndCreativeProductOutputs/><gtr:collaborationOutputs/><gtr:disseminationOutputs/><gtr:exploitationOutputs/><gtr:furtherFundingOutputs/><gtr:impactSummaryOutputs/><gtr:intellectualPropertyOutputs/><gtr:keyFindingsOutput><gtr:description>Project developed process variation-aware architectural power, leakage, and delay statistical models and estimator that can be used for fast and accurate estimation of power-performance values of nanoscale-CMOS design alternatives of digital systems expressed as a behavioural HDL</gtr:description><gtr:exploitationPathways>Design flow in the context emerging technology needs to follow up with top-down design philosophy</gtr:exploitationPathways><gtr:id>6682D9B5-FC77-47BE-AD8E-03020B4F6CE5</gtr:id><gtr:sectors><gtr:sector>Electronics</gtr:sector></gtr:sectors></gtr:keyFindingsOutput><gtr:otherResearchOutputs/><gtr:policyInfluenceOutputs/><gtr:productOutputs/><gtr:researchDatabaseAndModelOutputs/><gtr:researchMaterialOutputs/><gtr:softwareAndTechnicalProductOutputs/><gtr:spinOutOutputs/></gtr:output><gtr:publications><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/0930A4F9-2F67-4E4A-94F4-89ED657DE560"><gtr:id>0930A4F9-2F67-4E4A-94F4-89ED657DE560</gtr:id><gtr:title>Single-Event Transient Analysis in High Speed Circuits</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/b92f2ae7f74e7ee7290aec95621b41be"><gtr:id>b92f2ae7f74e7ee7290aec95621b41be</gtr:id><gtr:otherNames>Hosseinabady M</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2011-01-01</gtr:date><gtr:isbn>978-1-4577-1880-9</gtr:isbn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/D4004A20-35E4-4E5A-9D71-BA242939375D"><gtr:id>D4004A20-35E4-4E5A-9D71-BA242939375D</gtr:id><gtr:title>A placement strategy for reducing the effects of multiple faults in digital circuits</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/b88f95833f6fbc7484a936dc9bfd1e29"><gtr:id>b88f95833f6fbc7484a936dc9bfd1e29</gtr:id><gtr:otherNames>Pagliarini S</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2014-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/665F3226-38D7-49F6-8DB2-6BB6DBB62011"><gtr:id>665F3226-38D7-49F6-8DB2-6BB6DBB62011</gtr:id><gtr:title>Attack tolerant cryptographic hardware design by combining error correction and uniform switching activity</gtr:title><gtr:parentPublicationTitle>Computers &amp; Electrical Engineering</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/af1dfc2ae326b1dedbdd9bea5b8f3b58"><gtr:id>af1dfc2ae326b1dedbdd9bea5b8f3b58</gtr:id><gtr:otherNames>Mathew J</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2013-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/014C9EAC-4888-4264-A59B-0A4D541C4C84"><gtr:id>014C9EAC-4888-4264-A59B-0A4D541C4C84</gtr:id><gtr:title>RAEF: A Power Normalized System-Level Reliability Analysis and Estimation Framework</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/82c3d0d861951ac4ba68067407bcf5ef"><gtr:id>82c3d0d861951ac4ba68067407bcf5ef</gtr:id><gtr:otherNames>Shafik R</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2012-01-01</gtr:date><gtr:isbn>978-1-4673-2234-8</gtr:isbn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/1CAE22AB-2B54-4041-9348-B00810E868C3"><gtr:id>1CAE22AB-2B54-4041-9348-B00810E868C3</gtr:id><gtr:title>A hybrid reliability assessment method and its support of sequential logic modelling</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/b88f95833f6fbc7484a936dc9bfd1e29"><gtr:id>b88f95833f6fbc7484a936dc9bfd1e29</gtr:id><gtr:otherNames>Pagliarini S</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2014-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/6F9185BF-5F13-4F9D-A2A0-0A8F035E4258"><gtr:id>6F9185BF-5F13-4F9D-A2A0-0A8F035E4258</gtr:id><gtr:title>A Fast and Efficient DFT for Test and Diagnosis of Power Switches in SoCs</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/22da6316775f98cb557e88c2def5104f"><gtr:id>22da6316775f98cb557e88c2def5104f</gtr:id><gtr:otherNames>Huang X</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2013-01-01</gtr:date><gtr:isbn>9781467350716</gtr:isbn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/82723998-949D-4F01-A30C-68E91027C9BB"><gtr:id>82723998-949D-4F01-A30C-68E91027C9BB</gtr:id><gtr:title>Enhanced Statistical Blockade Approaches for Fast Robustness Estimation and Compensation of Nano-CMOS Circuits</gtr:title><gtr:parentPublicationTitle>Journal of Low Power Electronics</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/c3c1db4f70935fd5053d59f32172c9e7"><gtr:id>c3c1db4f70935fd5053d59f32172c9e7</gtr:id><gtr:otherNames>Sun L</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2012-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/E186E5C8-13AF-4B1B-9444-3B2AE0D5BB2C"><gtr:id>E186E5C8-13AF-4B1B-9444-3B2AE0D5BB2C</gtr:id><gtr:title>Design and Analysis of Binary Tree Static Random Access Memory for Low Power Embedded Systems</gtr:title><gtr:parentPublicationTitle>Journal of Low Power Electronics</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/c3c1db4f70935fd5053d59f32172c9e7"><gtr:id>c3c1db4f70935fd5053d59f32172c9e7</gtr:id><gtr:otherNames>Sun L</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2014-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/7E414EBD-AA52-4530-932B-7831F88026B9"><gtr:id>7E414EBD-AA52-4530-932B-7831F88026B9</gtr:id><gtr:title>A Novel Integrated Circuit Design Methodology Using Dynamic Library Concept with Reduced Non-Recurring Engineering Cost and Time-to-Market</gtr:title><gtr:parentPublicationTitle>Journal of Low Power Electronics</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/9e5ee335d3c50300be0dc4c76f04d41f"><gtr:id>9e5ee335d3c50300be0dc4c76f04d41f</gtr:id><gtr:otherNames>Sabbavarapu S</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2014-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/81A67B0B-688D-4285-8BDE-C865BD505F19"><gtr:id>81A67B0B-688D-4285-8BDE-C865BD505F19</gtr:id><gtr:title>Statistical DOE-ILP based power-performance-process (P3) optimization of nano-CMOS SRAM</gtr:title><gtr:parentPublicationTitle>Integration, the VLSI Journal</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/a2d698c331ad23496b3518d503316b2f"><gtr:id>a2d698c331ad23496b3518d503316b2f</gtr:id><gtr:otherNames>Mohanty S</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2012-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/14D51D71-EF03-4374-AFE4-D5A419988CEE"><gtr:id>14D51D71-EF03-4374-AFE4-D5A419988CEE</gtr:id><gtr:title>Statistical Blockade Method for Fast Robustness Estimation and Compensation of Nano-CMOS Arithmetic Circuits</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/c3c1db4f70935fd5053d59f32172c9e7"><gtr:id>c3c1db4f70935fd5053d59f32172c9e7</gtr:id><gtr:otherNames>Sun L</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2011-01-01</gtr:date><gtr:isbn>978-1-4577-1880-9</gtr:isbn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/92391A49-D8FA-43A5-A59B-ACDD49EDAE92"><gtr:id>92391A49-D8FA-43A5-A59B-ACDD49EDAE92</gtr:id><gtr:title>A Low-Complexity Multiple Error Correcting Architecture Using Novel Cross Parity Codes Over GF $(2^{m})$</gtr:title><gtr:parentPublicationTitle>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/ce2b8d7d43e88d66631646c70a128e16"><gtr:id>ce2b8d7d43e88d66631646c70a128e16</gtr:id><gtr:otherNames>Poolakkaparambil M</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/283FAD14-ACCF-42AF-BB7B-90686F347DD9"><gtr:id>283FAD14-ACCF-42AF-BB7B-90686F347DD9</gtr:id><gtr:title>A Routing-Aware ILS Design Technique</gtr:title><gtr:parentPublicationTitle>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/027db9c3b84b87202a8838ca43705bf5"><gtr:id>027db9c3b84b87202a8838ca43705bf5</gtr:id><gtr:otherNames>Banerjee S</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2011-01-01</gtr:date></gtr:publication></gtr:publications><gtr:identifiers><gtr:identifier type="RCUK">EP/G032904/1</gtr:identifier></gtr:identifiers><gtr:healthCategories/><gtr:researchActivities/><gtr:researchSubjects><gtr:researchSubject><gtr:id>EB5F16BB-2772-4DDE-BD6C-3B7A6914B64C</gtr:id><gtr:percentage>100</gtr:percentage><gtr:text>Info. &amp; commun. Technol.</gtr:text></gtr:researchSubject></gtr:researchSubjects><gtr:researchTopics><gtr:researchTopic><gtr:id>67935C1F-34EE-43B3-9BBC-F5A8E0FB2365</gtr:id><gtr:percentage>50</gtr:percentage><gtr:text>Electronic Devices &amp; Subsys.</gtr:text></gtr:researchTopic><gtr:researchTopic><gtr:id>58B09231-94FB-4A0A-AF2E-EFC5AF751907</gtr:id><gtr:percentage>50</gtr:percentage><gtr:text>Modelling &amp; simul. of IT sys.</gtr:text></gtr:researchTopic></gtr:researchTopics><gtr:rcukProgrammes/></gtr:project></gtr:projectComposition></gtr:projectOverview>