<dec f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.h' l='179' type='bool llvm::SITargetLowering::isLegalFlatAddressingMode(const llvm::TargetLoweringBase::AddrMode &amp; AM) const'/>
<def f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='990' ll='1009' type='bool llvm::SITargetLowering::isLegalFlatAddressingMode(const llvm::TargetLoweringBase::AddrMode &amp; AM) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1025' u='c' c='_ZNK4llvm16SITargetLowering27isLegalGlobalAddressingModeERKNS_18TargetLoweringBase8AddrModeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1141' u='c' c='_ZNK4llvm16SITargetLowering21isLegalAddressingModeERKNS_10DataLayoutERKNS_18TargetLoweringBase8AddrModeEPNS_4TypeEjPNS_11InstructionE'/>
