#-----------------------------------------------------------
# Vivado v2019.2.1 (64-bit)
# SW Build 2729669 on Thu Dec  5 04:49:17 MST 2019
# IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
# Start of session at: Fri Mar  6 21:04:01 2020
# Process ID: 26880
# Current directory: D:/XilinxPorject/Assignment1_Q2_MatrixMul/Assignment1_Q2_MatrixMul.runs/synth_1
# Command line: vivado.exe -log MulandAddTree.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source MulandAddTree.tcl
# Log file: D:/XilinxPorject/Assignment1_Q2_MatrixMul/Assignment1_Q2_MatrixMul.runs/synth_1/MulandAddTree.vds
# Journal file: D:/XilinxPorject/Assignment1_Q2_MatrixMul/Assignment1_Q2_MatrixMul.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source MulandAddTree.tcl -notrace
Command: synth_design -top MulandAddTree -part xc7z007sclg225-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Device 21-403] Loading part xc7z007sclg225-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23964 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 799.348 ; gain = 236.793
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MulandAddTree' [D:/XilinxPorject/Assignment1_Q2_MatrixMul/ee599_assignment1_Q2.v:103]
	Parameter MATRIX_SIZE bound to: 4 - type: integer 
	Parameter INPUT_WIDTH bound to: 32 - type: integer 
	Parameter ADDER_WIDTH bound to: 16 - type: integer 
	Parameter TEMP_WIDTH bound to: 64 - type: integer 
	Parameter OUTPUT_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MultiplyStage' [D:/XilinxPorject/Assignment1_Q2_MatrixMul/ee599_assignment1_Q2.v:52]
	Parameter MATRIX_SIZE bound to: 4 - type: integer 
	Parameter INPUT_WIDTH bound to: 32 - type: integer 
	Parameter OUTPUT_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MultiplyUnit' [D:/XilinxPorject/Assignment1_Q2_MatrixMul/ee599_assignment1_Q2.v:11]
INFO: [Synth 8-6155] done synthesizing module 'MultiplyUnit' (1#1) [D:/XilinxPorject/Assignment1_Q2_MatrixMul/ee599_assignment1_Q2.v:11]
INFO: [Synth 8-6155] done synthesizing module 'MultiplyStage' (2#1) [D:/XilinxPorject/Assignment1_Q2_MatrixMul/ee599_assignment1_Q2.v:52]
INFO: [Synth 8-6157] synthesizing module 'AdderStage' [D:/XilinxPorject/Assignment1_Q2_MatrixMul/ee599_assignment1_Q2.v:75]
	Parameter MATRIX_SIZE bound to: 4 - type: integer 
	Parameter ADDER_WIDTH bound to: 16 - type: integer 
	Parameter INPUT_WIDTH bound to: 64 - type: integer 
	Parameter OUTPUT_WIDTH bound to: 16 - type: integer 
	Parameter TEMP_WIRE_NUMBER bound to: 7 - type: integer 
	Parameter TEMP_WIRE_WIDTH bound to: 112 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Adder' [D:/XilinxPorject/Assignment1_Q2_MatrixMul/ee599_assignment1_Q2.v:30]
	Parameter ADDER_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Adder' (3#1) [D:/XilinxPorject/Assignment1_Q2_MatrixMul/ee599_assignment1_Q2.v:30]
INFO: [Synth 8-6155] done synthesizing module 'AdderStage' (4#1) [D:/XilinxPorject/Assignment1_Q2_MatrixMul/ee599_assignment1_Q2.v:75]
INFO: [Synth 8-6155] done synthesizing module 'MulandAddTree' (5#1) [D:/XilinxPorject/Assignment1_Q2_MatrixMul/ee599_assignment1_Q2.v:103]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 871.656 ; gain = 309.102
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 871.656 ; gain = 309.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 871.656 ; gain = 309.102
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 871.656 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/XilinxPorject/Assignment1_Q2_MatrixMul/Assignment1_Q2_MatrixMul.srcs/constrs_1/new/timing_constraints.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name. [D:/XilinxPorject/Assignment1_Q2_MatrixMul/Assignment1_Q2_MatrixMul.srcs/constrs_1/new/timing_constraints.xdc:2]
Finished Parsing XDC File [D:/XilinxPorject/Assignment1_Q2_MatrixMul/Assignment1_Q2_MatrixMul.srcs/constrs_1/new/timing_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/XilinxPorject/Assignment1_Q2_MatrixMul/Assignment1_Q2_MatrixMul.srcs/constrs_1/new/timing_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/MulandAddTree_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/MulandAddTree_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 992.801 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 992.801 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 992.801 ; gain = 430.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg225-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 992.801 ; gain = 430.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 992.801 ; gain = 430.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 992.801 ; gain = 430.246
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module MultiplyUnit 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 992.801 ; gain = 430.246
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'clk'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 992.801 ; gain = 430.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 992.801 ; gain = 430.246
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 992.801 ; gain = 430.246
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 992.801 ; gain = 430.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 992.801 ; gain = 430.246
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 992.801 ; gain = 430.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 992.801 ; gain = 430.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 992.801 ; gain = 430.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 992.801 ; gain = 430.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    64|
|3     |LUT1   |     1|
|4     |LUT2   |   144|
|5     |LUT3   |    24|
|6     |LUT4   |   100|
|7     |LUT5   |    24|
|8     |LUT6   |   104|
|9     |FDCE   |   112|
|10    |IBUF   |    66|
|11    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+---------------+---------------+------+
|      |Instance       |Module         |Cells |
+------+---------------+---------------+------+
|1     |top            |               |   656|
|2     |  u0           |MultiplyStage  |   465|
|3     |    \MUL[0].u  |MultiplyUnit   |   117|
|4     |    \MUL[1].u  |MultiplyUnit_2 |   116|
|5     |    \MUL[2].u  |MultiplyUnit_3 |   116|
|6     |    \MUL[3].u  |MultiplyUnit_4 |   116|
|7     |  u1           |AdderStage     |   108|
|8     |    \ADD[1].u  |Adder          |    36|
|9     |    \ADD[2].u  |Adder_0        |    36|
|10    |    \ADD[3].u  |Adder_1        |    36|
+------+---------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 992.801 ; gain = 430.246
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 992.801 ; gain = 309.102
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 992.801 ; gain = 430.246
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 992.801 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 64 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 992.801 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:57 . Memory (MB): peak = 992.801 ; gain = 690.398
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 992.801 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/XilinxPorject/Assignment1_Q2_MatrixMul/Assignment1_Q2_MatrixMul.runs/synth_1/MulandAddTree.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file MulandAddTree_utilization_synth.rpt -pb MulandAddTree_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Mar  6 21:05:02 2020...
