
MouseTreadmillSTM32Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003d54  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000148  08003edc  08003edc  00013edc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004024  08004024  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  08004024  08004024  00014024  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800402c  0800402c  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800402c  0800402c  0001402c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004030  08004030  00014030  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08004034  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000128  2000000c  08004040  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000134  08004040  00020134  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000abd9  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000018c2  00000000  00000000  0002ac15  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000940  00000000  00000000  0002c4d8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000878  00000000  00000000  0002ce18  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000269cd  00000000  00000000  0002d690  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000876e  00000000  00000000  0005405d  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000eb124  00000000  00000000  0005c7cb  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001478ef  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002534  00000000  00000000  0014796c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08003ec4 	.word	0x08003ec4

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	08003ec4 	.word	0x08003ec4

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80001dc:	f000 b972 	b.w	80004c4 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9e08      	ldr	r6, [sp, #32]
 80001fe:	4604      	mov	r4, r0
 8000200:	4688      	mov	r8, r1
 8000202:	2b00      	cmp	r3, #0
 8000204:	d14b      	bne.n	800029e <__udivmoddi4+0xa6>
 8000206:	428a      	cmp	r2, r1
 8000208:	4615      	mov	r5, r2
 800020a:	d967      	bls.n	80002dc <__udivmoddi4+0xe4>
 800020c:	fab2 f282 	clz	r2, r2
 8000210:	b14a      	cbz	r2, 8000226 <__udivmoddi4+0x2e>
 8000212:	f1c2 0720 	rsb	r7, r2, #32
 8000216:	fa01 f302 	lsl.w	r3, r1, r2
 800021a:	fa20 f707 	lsr.w	r7, r0, r7
 800021e:	4095      	lsls	r5, r2
 8000220:	ea47 0803 	orr.w	r8, r7, r3
 8000224:	4094      	lsls	r4, r2
 8000226:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800022a:	0c23      	lsrs	r3, r4, #16
 800022c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000230:	fa1f fc85 	uxth.w	ip, r5
 8000234:	fb0e 8817 	mls	r8, lr, r7, r8
 8000238:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800023c:	fb07 f10c 	mul.w	r1, r7, ip
 8000240:	4299      	cmp	r1, r3
 8000242:	d909      	bls.n	8000258 <__udivmoddi4+0x60>
 8000244:	18eb      	adds	r3, r5, r3
 8000246:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 800024a:	f080 811b 	bcs.w	8000484 <__udivmoddi4+0x28c>
 800024e:	4299      	cmp	r1, r3
 8000250:	f240 8118 	bls.w	8000484 <__udivmoddi4+0x28c>
 8000254:	3f02      	subs	r7, #2
 8000256:	442b      	add	r3, r5
 8000258:	1a5b      	subs	r3, r3, r1
 800025a:	b2a4      	uxth	r4, r4
 800025c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000260:	fb0e 3310 	mls	r3, lr, r0, r3
 8000264:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000268:	fb00 fc0c 	mul.w	ip, r0, ip
 800026c:	45a4      	cmp	ip, r4
 800026e:	d909      	bls.n	8000284 <__udivmoddi4+0x8c>
 8000270:	192c      	adds	r4, r5, r4
 8000272:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000276:	f080 8107 	bcs.w	8000488 <__udivmoddi4+0x290>
 800027a:	45a4      	cmp	ip, r4
 800027c:	f240 8104 	bls.w	8000488 <__udivmoddi4+0x290>
 8000280:	3802      	subs	r0, #2
 8000282:	442c      	add	r4, r5
 8000284:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000288:	eba4 040c 	sub.w	r4, r4, ip
 800028c:	2700      	movs	r7, #0
 800028e:	b11e      	cbz	r6, 8000298 <__udivmoddi4+0xa0>
 8000290:	40d4      	lsrs	r4, r2
 8000292:	2300      	movs	r3, #0
 8000294:	e9c6 4300 	strd	r4, r3, [r6]
 8000298:	4639      	mov	r1, r7
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	428b      	cmp	r3, r1
 80002a0:	d909      	bls.n	80002b6 <__udivmoddi4+0xbe>
 80002a2:	2e00      	cmp	r6, #0
 80002a4:	f000 80eb 	beq.w	800047e <__udivmoddi4+0x286>
 80002a8:	2700      	movs	r7, #0
 80002aa:	e9c6 0100 	strd	r0, r1, [r6]
 80002ae:	4638      	mov	r0, r7
 80002b0:	4639      	mov	r1, r7
 80002b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b6:	fab3 f783 	clz	r7, r3
 80002ba:	2f00      	cmp	r7, #0
 80002bc:	d147      	bne.n	800034e <__udivmoddi4+0x156>
 80002be:	428b      	cmp	r3, r1
 80002c0:	d302      	bcc.n	80002c8 <__udivmoddi4+0xd0>
 80002c2:	4282      	cmp	r2, r0
 80002c4:	f200 80fa 	bhi.w	80004bc <__udivmoddi4+0x2c4>
 80002c8:	1a84      	subs	r4, r0, r2
 80002ca:	eb61 0303 	sbc.w	r3, r1, r3
 80002ce:	2001      	movs	r0, #1
 80002d0:	4698      	mov	r8, r3
 80002d2:	2e00      	cmp	r6, #0
 80002d4:	d0e0      	beq.n	8000298 <__udivmoddi4+0xa0>
 80002d6:	e9c6 4800 	strd	r4, r8, [r6]
 80002da:	e7dd      	b.n	8000298 <__udivmoddi4+0xa0>
 80002dc:	b902      	cbnz	r2, 80002e0 <__udivmoddi4+0xe8>
 80002de:	deff      	udf	#255	; 0xff
 80002e0:	fab2 f282 	clz	r2, r2
 80002e4:	2a00      	cmp	r2, #0
 80002e6:	f040 808f 	bne.w	8000408 <__udivmoddi4+0x210>
 80002ea:	1b49      	subs	r1, r1, r5
 80002ec:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002f0:	fa1f f885 	uxth.w	r8, r5
 80002f4:	2701      	movs	r7, #1
 80002f6:	fbb1 fcfe 	udiv	ip, r1, lr
 80002fa:	0c23      	lsrs	r3, r4, #16
 80002fc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000300:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000304:	fb08 f10c 	mul.w	r1, r8, ip
 8000308:	4299      	cmp	r1, r3
 800030a:	d907      	bls.n	800031c <__udivmoddi4+0x124>
 800030c:	18eb      	adds	r3, r5, r3
 800030e:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000312:	d202      	bcs.n	800031a <__udivmoddi4+0x122>
 8000314:	4299      	cmp	r1, r3
 8000316:	f200 80cd 	bhi.w	80004b4 <__udivmoddi4+0x2bc>
 800031a:	4684      	mov	ip, r0
 800031c:	1a59      	subs	r1, r3, r1
 800031e:	b2a3      	uxth	r3, r4
 8000320:	fbb1 f0fe 	udiv	r0, r1, lr
 8000324:	fb0e 1410 	mls	r4, lr, r0, r1
 8000328:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 800032c:	fb08 f800 	mul.w	r8, r8, r0
 8000330:	45a0      	cmp	r8, r4
 8000332:	d907      	bls.n	8000344 <__udivmoddi4+0x14c>
 8000334:	192c      	adds	r4, r5, r4
 8000336:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800033a:	d202      	bcs.n	8000342 <__udivmoddi4+0x14a>
 800033c:	45a0      	cmp	r8, r4
 800033e:	f200 80b6 	bhi.w	80004ae <__udivmoddi4+0x2b6>
 8000342:	4618      	mov	r0, r3
 8000344:	eba4 0408 	sub.w	r4, r4, r8
 8000348:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800034c:	e79f      	b.n	800028e <__udivmoddi4+0x96>
 800034e:	f1c7 0c20 	rsb	ip, r7, #32
 8000352:	40bb      	lsls	r3, r7
 8000354:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000358:	ea4e 0e03 	orr.w	lr, lr, r3
 800035c:	fa01 f407 	lsl.w	r4, r1, r7
 8000360:	fa20 f50c 	lsr.w	r5, r0, ip
 8000364:	fa21 f30c 	lsr.w	r3, r1, ip
 8000368:	ea4f 481e 	mov.w	r8, lr, lsr #16
 800036c:	4325      	orrs	r5, r4
 800036e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000372:	0c2c      	lsrs	r4, r5, #16
 8000374:	fb08 3319 	mls	r3, r8, r9, r3
 8000378:	fa1f fa8e 	uxth.w	sl, lr
 800037c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000380:	fb09 f40a 	mul.w	r4, r9, sl
 8000384:	429c      	cmp	r4, r3
 8000386:	fa02 f207 	lsl.w	r2, r2, r7
 800038a:	fa00 f107 	lsl.w	r1, r0, r7
 800038e:	d90b      	bls.n	80003a8 <__udivmoddi4+0x1b0>
 8000390:	eb1e 0303 	adds.w	r3, lr, r3
 8000394:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000398:	f080 8087 	bcs.w	80004aa <__udivmoddi4+0x2b2>
 800039c:	429c      	cmp	r4, r3
 800039e:	f240 8084 	bls.w	80004aa <__udivmoddi4+0x2b2>
 80003a2:	f1a9 0902 	sub.w	r9, r9, #2
 80003a6:	4473      	add	r3, lr
 80003a8:	1b1b      	subs	r3, r3, r4
 80003aa:	b2ad      	uxth	r5, r5
 80003ac:	fbb3 f0f8 	udiv	r0, r3, r8
 80003b0:	fb08 3310 	mls	r3, r8, r0, r3
 80003b4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80003b8:	fb00 fa0a 	mul.w	sl, r0, sl
 80003bc:	45a2      	cmp	sl, r4
 80003be:	d908      	bls.n	80003d2 <__udivmoddi4+0x1da>
 80003c0:	eb1e 0404 	adds.w	r4, lr, r4
 80003c4:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80003c8:	d26b      	bcs.n	80004a2 <__udivmoddi4+0x2aa>
 80003ca:	45a2      	cmp	sl, r4
 80003cc:	d969      	bls.n	80004a2 <__udivmoddi4+0x2aa>
 80003ce:	3802      	subs	r0, #2
 80003d0:	4474      	add	r4, lr
 80003d2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80003d6:	fba0 8902 	umull	r8, r9, r0, r2
 80003da:	eba4 040a 	sub.w	r4, r4, sl
 80003de:	454c      	cmp	r4, r9
 80003e0:	46c2      	mov	sl, r8
 80003e2:	464b      	mov	r3, r9
 80003e4:	d354      	bcc.n	8000490 <__udivmoddi4+0x298>
 80003e6:	d051      	beq.n	800048c <__udivmoddi4+0x294>
 80003e8:	2e00      	cmp	r6, #0
 80003ea:	d069      	beq.n	80004c0 <__udivmoddi4+0x2c8>
 80003ec:	ebb1 050a 	subs.w	r5, r1, sl
 80003f0:	eb64 0403 	sbc.w	r4, r4, r3
 80003f4:	fa04 fc0c 	lsl.w	ip, r4, ip
 80003f8:	40fd      	lsrs	r5, r7
 80003fa:	40fc      	lsrs	r4, r7
 80003fc:	ea4c 0505 	orr.w	r5, ip, r5
 8000400:	e9c6 5400 	strd	r5, r4, [r6]
 8000404:	2700      	movs	r7, #0
 8000406:	e747      	b.n	8000298 <__udivmoddi4+0xa0>
 8000408:	f1c2 0320 	rsb	r3, r2, #32
 800040c:	fa20 f703 	lsr.w	r7, r0, r3
 8000410:	4095      	lsls	r5, r2
 8000412:	fa01 f002 	lsl.w	r0, r1, r2
 8000416:	fa21 f303 	lsr.w	r3, r1, r3
 800041a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800041e:	4338      	orrs	r0, r7
 8000420:	0c01      	lsrs	r1, r0, #16
 8000422:	fbb3 f7fe 	udiv	r7, r3, lr
 8000426:	fa1f f885 	uxth.w	r8, r5
 800042a:	fb0e 3317 	mls	r3, lr, r7, r3
 800042e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000432:	fb07 f308 	mul.w	r3, r7, r8
 8000436:	428b      	cmp	r3, r1
 8000438:	fa04 f402 	lsl.w	r4, r4, r2
 800043c:	d907      	bls.n	800044e <__udivmoddi4+0x256>
 800043e:	1869      	adds	r1, r5, r1
 8000440:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 8000444:	d22f      	bcs.n	80004a6 <__udivmoddi4+0x2ae>
 8000446:	428b      	cmp	r3, r1
 8000448:	d92d      	bls.n	80004a6 <__udivmoddi4+0x2ae>
 800044a:	3f02      	subs	r7, #2
 800044c:	4429      	add	r1, r5
 800044e:	1acb      	subs	r3, r1, r3
 8000450:	b281      	uxth	r1, r0
 8000452:	fbb3 f0fe 	udiv	r0, r3, lr
 8000456:	fb0e 3310 	mls	r3, lr, r0, r3
 800045a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045e:	fb00 f308 	mul.w	r3, r0, r8
 8000462:	428b      	cmp	r3, r1
 8000464:	d907      	bls.n	8000476 <__udivmoddi4+0x27e>
 8000466:	1869      	adds	r1, r5, r1
 8000468:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 800046c:	d217      	bcs.n	800049e <__udivmoddi4+0x2a6>
 800046e:	428b      	cmp	r3, r1
 8000470:	d915      	bls.n	800049e <__udivmoddi4+0x2a6>
 8000472:	3802      	subs	r0, #2
 8000474:	4429      	add	r1, r5
 8000476:	1ac9      	subs	r1, r1, r3
 8000478:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 800047c:	e73b      	b.n	80002f6 <__udivmoddi4+0xfe>
 800047e:	4637      	mov	r7, r6
 8000480:	4630      	mov	r0, r6
 8000482:	e709      	b.n	8000298 <__udivmoddi4+0xa0>
 8000484:	4607      	mov	r7, r0
 8000486:	e6e7      	b.n	8000258 <__udivmoddi4+0x60>
 8000488:	4618      	mov	r0, r3
 800048a:	e6fb      	b.n	8000284 <__udivmoddi4+0x8c>
 800048c:	4541      	cmp	r1, r8
 800048e:	d2ab      	bcs.n	80003e8 <__udivmoddi4+0x1f0>
 8000490:	ebb8 0a02 	subs.w	sl, r8, r2
 8000494:	eb69 020e 	sbc.w	r2, r9, lr
 8000498:	3801      	subs	r0, #1
 800049a:	4613      	mov	r3, r2
 800049c:	e7a4      	b.n	80003e8 <__udivmoddi4+0x1f0>
 800049e:	4660      	mov	r0, ip
 80004a0:	e7e9      	b.n	8000476 <__udivmoddi4+0x27e>
 80004a2:	4618      	mov	r0, r3
 80004a4:	e795      	b.n	80003d2 <__udivmoddi4+0x1da>
 80004a6:	4667      	mov	r7, ip
 80004a8:	e7d1      	b.n	800044e <__udivmoddi4+0x256>
 80004aa:	4681      	mov	r9, r0
 80004ac:	e77c      	b.n	80003a8 <__udivmoddi4+0x1b0>
 80004ae:	3802      	subs	r0, #2
 80004b0:	442c      	add	r4, r5
 80004b2:	e747      	b.n	8000344 <__udivmoddi4+0x14c>
 80004b4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004b8:	442b      	add	r3, r5
 80004ba:	e72f      	b.n	800031c <__udivmoddi4+0x124>
 80004bc:	4638      	mov	r0, r7
 80004be:	e708      	b.n	80002d2 <__udivmoddi4+0xda>
 80004c0:	4637      	mov	r7, r6
 80004c2:	e6e9      	b.n	8000298 <__udivmoddi4+0xa0>

080004c4 <__aeabi_idiv0>:
 80004c4:	4770      	bx	lr
 80004c6:	bf00      	nop

080004c8 <crc_accumulate>:
 *
 * @param data new char to hash
 * @param crcAccum the already accumulated checksum
 **/
static inline void crc_accumulate(uint8_t data, uint16_t *crcAccum)
{
 80004c8:	b480      	push	{r7}
 80004ca:	b085      	sub	sp, #20
 80004cc:	af00      	add	r7, sp, #0
 80004ce:	4603      	mov	r3, r0
 80004d0:	6039      	str	r1, [r7, #0]
 80004d2:	71fb      	strb	r3, [r7, #7]
        /*Accumulate one byte of data into the CRC*/
        uint8_t tmp;

        tmp = data ^ (uint8_t)(*crcAccum &0xff);
 80004d4:	683b      	ldr	r3, [r7, #0]
 80004d6:	881b      	ldrh	r3, [r3, #0]
 80004d8:	b2da      	uxtb	r2, r3
 80004da:	79fb      	ldrb	r3, [r7, #7]
 80004dc:	4053      	eors	r3, r2
 80004de:	73fb      	strb	r3, [r7, #15]
        tmp ^= (tmp<<4);
 80004e0:	7bfb      	ldrb	r3, [r7, #15]
 80004e2:	011b      	lsls	r3, r3, #4
 80004e4:	b25a      	sxtb	r2, r3
 80004e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80004ea:	4053      	eors	r3, r2
 80004ec:	b25b      	sxtb	r3, r3
 80004ee:	73fb      	strb	r3, [r7, #15]
        *crcAccum = (*crcAccum>>8) ^ (tmp<<8) ^ (tmp <<3) ^ (tmp>>4);
 80004f0:	683b      	ldr	r3, [r7, #0]
 80004f2:	881b      	ldrh	r3, [r3, #0]
 80004f4:	0a1b      	lsrs	r3, r3, #8
 80004f6:	b29b      	uxth	r3, r3
 80004f8:	b21a      	sxth	r2, r3
 80004fa:	7bfb      	ldrb	r3, [r7, #15]
 80004fc:	021b      	lsls	r3, r3, #8
 80004fe:	b21b      	sxth	r3, r3
 8000500:	4053      	eors	r3, r2
 8000502:	b21a      	sxth	r2, r3
 8000504:	7bfb      	ldrb	r3, [r7, #15]
 8000506:	00db      	lsls	r3, r3, #3
 8000508:	b21b      	sxth	r3, r3
 800050a:	4053      	eors	r3, r2
 800050c:	b21a      	sxth	r2, r3
 800050e:	7bfb      	ldrb	r3, [r7, #15]
 8000510:	091b      	lsrs	r3, r3, #4
 8000512:	b2db      	uxtb	r3, r3
 8000514:	b21b      	sxth	r3, r3
 8000516:	4053      	eors	r3, r2
 8000518:	b21b      	sxth	r3, r3
 800051a:	b29a      	uxth	r2, r3
 800051c:	683b      	ldr	r3, [r7, #0]
 800051e:	801a      	strh	r2, [r3, #0]
}
 8000520:	bf00      	nop
 8000522:	3714      	adds	r7, #20
 8000524:	46bd      	mov	sp, r7
 8000526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800052a:	4770      	bx	lr

0800052c <crc_init>:
 * @brief Initiliaze the buffer for the X.25 CRC
 *
 * @param crcAccum the 16 bit X.25 CRC
 */
static inline void crc_init(uint16_t* crcAccum)
{
 800052c:	b480      	push	{r7}
 800052e:	b083      	sub	sp, #12
 8000530:	af00      	add	r7, sp, #0
 8000532:	6078      	str	r0, [r7, #4]
        *crcAccum = X25_INIT_CRC;
 8000534:	687b      	ldr	r3, [r7, #4]
 8000536:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800053a:	801a      	strh	r2, [r3, #0]
}
 800053c:	bf00      	nop
 800053e:	370c      	adds	r7, #12
 8000540:	46bd      	mov	sp, r7
 8000542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000546:	4770      	bx	lr

08000548 <crc_calculate>:
 * @param  pBuffer buffer containing the byte array to hash
 * @param  length  length of the byte array
 * @return the checksum over the buffer bytes
 **/
static inline uint16_t crc_calculate(const uint8_t* pBuffer, uint16_t length)
{
 8000548:	b580      	push	{r7, lr}
 800054a:	b084      	sub	sp, #16
 800054c:	af00      	add	r7, sp, #0
 800054e:	6078      	str	r0, [r7, #4]
 8000550:	460b      	mov	r3, r1
 8000552:	807b      	strh	r3, [r7, #2]
        uint16_t crcTmp;
        crc_init(&crcTmp);
 8000554:	f107 030e 	add.w	r3, r7, #14
 8000558:	4618      	mov	r0, r3
 800055a:	f7ff ffe7 	bl	800052c <crc_init>
	while (length--) {
 800055e:	e009      	b.n	8000574 <crc_calculate+0x2c>
                crc_accumulate(*pBuffer++, &crcTmp);
 8000560:	687b      	ldr	r3, [r7, #4]
 8000562:	1c5a      	adds	r2, r3, #1
 8000564:	607a      	str	r2, [r7, #4]
 8000566:	781b      	ldrb	r3, [r3, #0]
 8000568:	f107 020e 	add.w	r2, r7, #14
 800056c:	4611      	mov	r1, r2
 800056e:	4618      	mov	r0, r3
 8000570:	f7ff ffaa 	bl	80004c8 <crc_accumulate>
	while (length--) {
 8000574:	887b      	ldrh	r3, [r7, #2]
 8000576:	1e5a      	subs	r2, r3, #1
 8000578:	807a      	strh	r2, [r7, #2]
 800057a:	2b00      	cmp	r3, #0
 800057c:	d1f0      	bne.n	8000560 <crc_calculate+0x18>
        }
        return crcTmp;
 800057e:	89fb      	ldrh	r3, [r7, #14]
}
 8000580:	4618      	mov	r0, r3
 8000582:	3710      	adds	r7, #16
 8000584:	46bd      	mov	sp, r7
 8000586:	bd80      	pop	{r7, pc}

08000588 <crc_accumulate_buffer>:
 *
 * @param data new bytes to hash
 * @param crcAccum the already accumulated checksum
 **/
static inline void crc_accumulate_buffer(uint16_t *crcAccum, const char *pBuffer, uint16_t length)
{
 8000588:	b580      	push	{r7, lr}
 800058a:	b086      	sub	sp, #24
 800058c:	af00      	add	r7, sp, #0
 800058e:	60f8      	str	r0, [r7, #12]
 8000590:	60b9      	str	r1, [r7, #8]
 8000592:	4613      	mov	r3, r2
 8000594:	80fb      	strh	r3, [r7, #6]
	const uint8_t *p = (const uint8_t *)pBuffer;
 8000596:	68bb      	ldr	r3, [r7, #8]
 8000598:	617b      	str	r3, [r7, #20]
	while (length--) {
 800059a:	e007      	b.n	80005ac <crc_accumulate_buffer+0x24>
                crc_accumulate(*p++, crcAccum);
 800059c:	697b      	ldr	r3, [r7, #20]
 800059e:	1c5a      	adds	r2, r3, #1
 80005a0:	617a      	str	r2, [r7, #20]
 80005a2:	781b      	ldrb	r3, [r3, #0]
 80005a4:	68f9      	ldr	r1, [r7, #12]
 80005a6:	4618      	mov	r0, r3
 80005a8:	f7ff ff8e 	bl	80004c8 <crc_accumulate>
	while (length--) {
 80005ac:	88fb      	ldrh	r3, [r7, #6]
 80005ae:	1e5a      	subs	r2, r3, #1
 80005b0:	80fa      	strh	r2, [r7, #6]
 80005b2:	2b00      	cmp	r3, #0
 80005b4:	d1f2      	bne.n	800059c <crc_accumulate_buffer+0x14>
        }
}
 80005b6:	bf00      	nop
 80005b8:	3718      	adds	r7, #24
 80005ba:	46bd      	mov	sp, r7
 80005bc:	bd80      	pop	{r7, pc}
	...

080005c0 <mavlink_sha256_init>:
    0x748f82ee, 0x78a5636f, 0x84c87814, 0x8cc70208,
    0x90befffa, 0xa4506ceb, 0xbef9a3f7, 0xc67178f2
};

MAVLINK_HELPER void mavlink_sha256_init(mavlink_sha256_ctx *m)
{
 80005c0:	b480      	push	{r7}
 80005c2:	b083      	sub	sp, #12
 80005c4:	af00      	add	r7, sp, #0
 80005c6:	6078      	str	r0, [r7, #4]
    m->sz[0] = 0;
 80005c8:	687b      	ldr	r3, [r7, #4]
 80005ca:	2200      	movs	r2, #0
 80005cc:	601a      	str	r2, [r3, #0]
    m->sz[1] = 0;
 80005ce:	687b      	ldr	r3, [r7, #4]
 80005d0:	2200      	movs	r2, #0
 80005d2:	605a      	str	r2, [r3, #4]
    A = 0x6a09e667;
 80005d4:	687b      	ldr	r3, [r7, #4]
 80005d6:	4a0e      	ldr	r2, [pc, #56]	; (8000610 <mavlink_sha256_init+0x50>)
 80005d8:	609a      	str	r2, [r3, #8]
    B = 0xbb67ae85;
 80005da:	687b      	ldr	r3, [r7, #4]
 80005dc:	4a0d      	ldr	r2, [pc, #52]	; (8000614 <mavlink_sha256_init+0x54>)
 80005de:	60da      	str	r2, [r3, #12]
    C = 0x3c6ef372;
 80005e0:	687b      	ldr	r3, [r7, #4]
 80005e2:	4a0d      	ldr	r2, [pc, #52]	; (8000618 <mavlink_sha256_init+0x58>)
 80005e4:	611a      	str	r2, [r3, #16]
    D = 0xa54ff53a;
 80005e6:	687b      	ldr	r3, [r7, #4]
 80005e8:	4a0c      	ldr	r2, [pc, #48]	; (800061c <mavlink_sha256_init+0x5c>)
 80005ea:	615a      	str	r2, [r3, #20]
    E = 0x510e527f;
 80005ec:	687b      	ldr	r3, [r7, #4]
 80005ee:	4a0c      	ldr	r2, [pc, #48]	; (8000620 <mavlink_sha256_init+0x60>)
 80005f0:	619a      	str	r2, [r3, #24]
    F = 0x9b05688c;
 80005f2:	687b      	ldr	r3, [r7, #4]
 80005f4:	4a0b      	ldr	r2, [pc, #44]	; (8000624 <mavlink_sha256_init+0x64>)
 80005f6:	61da      	str	r2, [r3, #28]
    G = 0x1f83d9ab;
 80005f8:	687b      	ldr	r3, [r7, #4]
 80005fa:	4a0b      	ldr	r2, [pc, #44]	; (8000628 <mavlink_sha256_init+0x68>)
 80005fc:	621a      	str	r2, [r3, #32]
    H = 0x5be0cd19;
 80005fe:	687b      	ldr	r3, [r7, #4]
 8000600:	4a0a      	ldr	r2, [pc, #40]	; (800062c <mavlink_sha256_init+0x6c>)
 8000602:	625a      	str	r2, [r3, #36]	; 0x24
}
 8000604:	bf00      	nop
 8000606:	370c      	adds	r7, #12
 8000608:	46bd      	mov	sp, r7
 800060a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800060e:	4770      	bx	lr
 8000610:	6a09e667 	.word	0x6a09e667
 8000614:	bb67ae85 	.word	0xbb67ae85
 8000618:	3c6ef372 	.word	0x3c6ef372
 800061c:	a54ff53a 	.word	0xa54ff53a
 8000620:	510e527f 	.word	0x510e527f
 8000624:	9b05688c 	.word	0x9b05688c
 8000628:	1f83d9ab 	.word	0x1f83d9ab
 800062c:	5be0cd19 	.word	0x5be0cd19

08000630 <mavlink_sha256_calc>:

static inline void mavlink_sha256_calc(mavlink_sha256_ctx *m, uint32_t *in)
{
 8000630:	b480      	push	{r7}
 8000632:	b0cf      	sub	sp, #316	; 0x13c
 8000634:	af00      	add	r7, sp, #0
 8000636:	1d3b      	adds	r3, r7, #4
 8000638:	6018      	str	r0, [r3, #0]
 800063a:	463b      	mov	r3, r7
 800063c:	6019      	str	r1, [r3, #0]
    uint32_t AA, BB, CC, DD, EE, FF, GG, HH;
    uint32_t data[64];
    int i;

    AA = A;
 800063e:	1d3b      	adds	r3, r7, #4
 8000640:	681b      	ldr	r3, [r3, #0]
 8000642:	689b      	ldr	r3, [r3, #8]
 8000644:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
    BB = B;
 8000648:	1d3b      	adds	r3, r7, #4
 800064a:	681b      	ldr	r3, [r3, #0]
 800064c:	68db      	ldr	r3, [r3, #12]
 800064e:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
    CC = C;
 8000652:	1d3b      	adds	r3, r7, #4
 8000654:	681b      	ldr	r3, [r3, #0]
 8000656:	691b      	ldr	r3, [r3, #16]
 8000658:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
    DD = D;
 800065c:	1d3b      	adds	r3, r7, #4
 800065e:	681b      	ldr	r3, [r3, #0]
 8000660:	695b      	ldr	r3, [r3, #20]
 8000662:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
    EE = E;
 8000666:	1d3b      	adds	r3, r7, #4
 8000668:	681b      	ldr	r3, [r3, #0]
 800066a:	699b      	ldr	r3, [r3, #24]
 800066c:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
    FF = F;
 8000670:	1d3b      	adds	r3, r7, #4
 8000672:	681b      	ldr	r3, [r3, #0]
 8000674:	69db      	ldr	r3, [r3, #28]
 8000676:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
    GG = G;
 800067a:	1d3b      	adds	r3, r7, #4
 800067c:	681b      	ldr	r3, [r3, #0]
 800067e:	6a1b      	ldr	r3, [r3, #32]
 8000680:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
    HH = H;
 8000684:	1d3b      	adds	r3, r7, #4
 8000686:	681b      	ldr	r3, [r3, #0]
 8000688:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800068a:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118

    for (i = 0; i < 16; ++i)
 800068e:	2300      	movs	r3, #0
 8000690:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8000694:	e011      	b.n	80006ba <mavlink_sha256_calc+0x8a>
	data[i] = in[i];
 8000696:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800069a:	009b      	lsls	r3, r3, #2
 800069c:	463a      	mov	r2, r7
 800069e:	6812      	ldr	r2, [r2, #0]
 80006a0:	4413      	add	r3, r2
 80006a2:	6819      	ldr	r1, [r3, #0]
 80006a4:	f107 030c 	add.w	r3, r7, #12
 80006a8:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 80006ac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for (i = 0; i < 16; ++i)
 80006b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80006b4:	3301      	adds	r3, #1
 80006b6:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 80006ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80006be:	2b0f      	cmp	r3, #15
 80006c0:	dde9      	ble.n	8000696 <mavlink_sha256_calc+0x66>
    for (i = 16; i < 64; ++i)
 80006c2:	2310      	movs	r3, #16
 80006c4:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 80006c8:	e057      	b.n	800077a <mavlink_sha256_calc+0x14a>
	data[i] = sigma1(data[i-2]) + data[i-7] + 
 80006ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80006ce:	1e9a      	subs	r2, r3, #2
 80006d0:	f107 030c 	add.w	r3, r7, #12
 80006d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80006d8:	ea4f 4273 	mov.w	r2, r3, ror #17
 80006dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80006e0:	1e99      	subs	r1, r3, #2
 80006e2:	f107 030c 	add.w	r3, r7, #12
 80006e6:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80006ea:	ea4f 43f3 	mov.w	r3, r3, ror #19
 80006ee:	405a      	eors	r2, r3
 80006f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80006f4:	1e99      	subs	r1, r3, #2
 80006f6:	f107 030c 	add.w	r3, r7, #12
 80006fa:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80006fe:	0a9b      	lsrs	r3, r3, #10
 8000700:	405a      	eors	r2, r3
 8000702:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8000706:	1fd9      	subs	r1, r3, #7
 8000708:	f107 030c 	add.w	r3, r7, #12
 800070c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8000710:	441a      	add	r2, r3
	    sigma0(data[i-15]) + data[i - 16];
 8000712:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8000716:	f1a3 010f 	sub.w	r1, r3, #15
 800071a:	f107 030c 	add.w	r3, r7, #12
 800071e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8000722:	ea4f 11f3 	mov.w	r1, r3, ror #7
 8000726:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800072a:	f1a3 000f 	sub.w	r0, r3, #15
 800072e:	f107 030c 	add.w	r3, r7, #12
 8000732:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8000736:	ea4f 43b3 	mov.w	r3, r3, ror #18
 800073a:	4059      	eors	r1, r3
 800073c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8000740:	f1a3 000f 	sub.w	r0, r3, #15
 8000744:	f107 030c 	add.w	r3, r7, #12
 8000748:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 800074c:	08db      	lsrs	r3, r3, #3
 800074e:	404b      	eors	r3, r1
	data[i] = sigma1(data[i-2]) + data[i-7] + 
 8000750:	441a      	add	r2, r3
	    sigma0(data[i-15]) + data[i - 16];
 8000752:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8000756:	f1a3 0110 	sub.w	r1, r3, #16
 800075a:	f107 030c 	add.w	r3, r7, #12
 800075e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8000762:	18d1      	adds	r1, r2, r3
	data[i] = sigma1(data[i-2]) + data[i-7] + 
 8000764:	f107 030c 	add.w	r3, r7, #12
 8000768:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 800076c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for (i = 16; i < 64; ++i)
 8000770:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8000774:	3301      	adds	r3, #1
 8000776:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 800077a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800077e:	2b3f      	cmp	r3, #63	; 0x3f
 8000780:	dda3      	ble.n	80006ca <mavlink_sha256_calc+0x9a>

    for (i = 0; i < 64; i++) {
 8000782:	2300      	movs	r3, #0
 8000784:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8000788:	e076      	b.n	8000878 <mavlink_sha256_calc+0x248>
	uint32_t T1, T2;

	T1 = HH + Sigma1(EE) + Ch(EE, FF, GG) + mavlink_sha256_constant_256[i] + data[i];
 800078a:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 800078e:	ea4f 12b3 	mov.w	r2, r3, ror #6
 8000792:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8000796:	ea4f 23f3 	mov.w	r3, r3, ror #11
 800079a:	405a      	eors	r2, r3
 800079c:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 80007a0:	ea4f 6373 	mov.w	r3, r3, ror #25
 80007a4:	405a      	eors	r2, r3
 80007a6:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 80007aa:	441a      	add	r2, r3
 80007ac:	f8d7 1124 	ldr.w	r1, [r7, #292]	; 0x124
 80007b0:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80007b4:	4019      	ands	r1, r3
 80007b6:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 80007ba:	43d8      	mvns	r0, r3
 80007bc:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 80007c0:	4003      	ands	r3, r0
 80007c2:	404b      	eors	r3, r1
 80007c4:	441a      	add	r2, r3
 80007c6:	4956      	ldr	r1, [pc, #344]	; (8000920 <mavlink_sha256_calc+0x2f0>)
 80007c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80007cc:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80007d0:	441a      	add	r2, r3
 80007d2:	f107 030c 	add.w	r3, r7, #12
 80007d6:	f8d7 1114 	ldr.w	r1, [r7, #276]	; 0x114
 80007da:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80007de:	4413      	add	r3, r2
 80007e0:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
	T2 = Sigma0(AA) + Maj(AA,BB,CC);
 80007e4:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80007e8:	ea4f 02b3 	mov.w	r2, r3, ror #2
 80007ec:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80007f0:	ea4f 3373 	mov.w	r3, r3, ror #13
 80007f4:	405a      	eors	r2, r3
 80007f6:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80007fa:	ea4f 53b3 	mov.w	r3, r3, ror #22
 80007fe:	405a      	eors	r2, r3
 8000800:	f8d7 1130 	ldr.w	r1, [r7, #304]	; 0x130
 8000804:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8000808:	4059      	eors	r1, r3
 800080a:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800080e:	4019      	ands	r1, r3
 8000810:	f8d7 0130 	ldr.w	r0, [r7, #304]	; 0x130
 8000814:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8000818:	4003      	ands	r3, r0
 800081a:	404b      	eors	r3, r1
 800081c:	4413      	add	r3, r2
 800081e:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
			     
	HH = GG;
 8000822:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8000826:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
	GG = FF;
 800082a:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800082e:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
	FF = EE;
 8000832:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8000836:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
	EE = DD + T1;
 800083a:	f8d7 2128 	ldr.w	r2, [r7, #296]	; 0x128
 800083e:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8000842:	4413      	add	r3, r2
 8000844:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
	DD = CC;
 8000848:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800084c:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
	CC = BB;
 8000850:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8000854:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
	BB = AA;
 8000858:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800085c:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
	AA = T1 + T2;
 8000860:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 8000864:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8000868:	4413      	add	r3, r2
 800086a:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
    for (i = 0; i < 64; i++) {
 800086e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8000872:	3301      	adds	r3, #1
 8000874:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8000878:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800087c:	2b3f      	cmp	r3, #63	; 0x3f
 800087e:	dd84      	ble.n	800078a <mavlink_sha256_calc+0x15a>
    }

    A += AA;
 8000880:	1d3b      	adds	r3, r7, #4
 8000882:	681b      	ldr	r3, [r3, #0]
 8000884:	689a      	ldr	r2, [r3, #8]
 8000886:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800088a:	441a      	add	r2, r3
 800088c:	1d3b      	adds	r3, r7, #4
 800088e:	681b      	ldr	r3, [r3, #0]
 8000890:	609a      	str	r2, [r3, #8]
    B += BB;
 8000892:	1d3b      	adds	r3, r7, #4
 8000894:	681b      	ldr	r3, [r3, #0]
 8000896:	68da      	ldr	r2, [r3, #12]
 8000898:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800089c:	441a      	add	r2, r3
 800089e:	1d3b      	adds	r3, r7, #4
 80008a0:	681b      	ldr	r3, [r3, #0]
 80008a2:	60da      	str	r2, [r3, #12]
    C += CC;
 80008a4:	1d3b      	adds	r3, r7, #4
 80008a6:	681b      	ldr	r3, [r3, #0]
 80008a8:	691a      	ldr	r2, [r3, #16]
 80008aa:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80008ae:	441a      	add	r2, r3
 80008b0:	1d3b      	adds	r3, r7, #4
 80008b2:	681b      	ldr	r3, [r3, #0]
 80008b4:	611a      	str	r2, [r3, #16]
    D += DD;
 80008b6:	1d3b      	adds	r3, r7, #4
 80008b8:	681b      	ldr	r3, [r3, #0]
 80008ba:	695a      	ldr	r2, [r3, #20]
 80008bc:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80008c0:	441a      	add	r2, r3
 80008c2:	1d3b      	adds	r3, r7, #4
 80008c4:	681b      	ldr	r3, [r3, #0]
 80008c6:	615a      	str	r2, [r3, #20]
    E += EE;
 80008c8:	1d3b      	adds	r3, r7, #4
 80008ca:	681b      	ldr	r3, [r3, #0]
 80008cc:	699a      	ldr	r2, [r3, #24]
 80008ce:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 80008d2:	441a      	add	r2, r3
 80008d4:	1d3b      	adds	r3, r7, #4
 80008d6:	681b      	ldr	r3, [r3, #0]
 80008d8:	619a      	str	r2, [r3, #24]
    F += FF;
 80008da:	1d3b      	adds	r3, r7, #4
 80008dc:	681b      	ldr	r3, [r3, #0]
 80008de:	69da      	ldr	r2, [r3, #28]
 80008e0:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80008e4:	441a      	add	r2, r3
 80008e6:	1d3b      	adds	r3, r7, #4
 80008e8:	681b      	ldr	r3, [r3, #0]
 80008ea:	61da      	str	r2, [r3, #28]
    G += GG;
 80008ec:	1d3b      	adds	r3, r7, #4
 80008ee:	681b      	ldr	r3, [r3, #0]
 80008f0:	6a1a      	ldr	r2, [r3, #32]
 80008f2:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 80008f6:	441a      	add	r2, r3
 80008f8:	1d3b      	adds	r3, r7, #4
 80008fa:	681b      	ldr	r3, [r3, #0]
 80008fc:	621a      	str	r2, [r3, #32]
    H += HH;
 80008fe:	1d3b      	adds	r3, r7, #4
 8000900:	681b      	ldr	r3, [r3, #0]
 8000902:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000904:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8000908:	441a      	add	r2, r3
 800090a:	1d3b      	adds	r3, r7, #4
 800090c:	681b      	ldr	r3, [r3, #0]
 800090e:	625a      	str	r2, [r3, #36]	; 0x24
}
 8000910:	bf00      	nop
 8000912:	f507 779e 	add.w	r7, r7, #316	; 0x13c
 8000916:	46bd      	mov	sp, r7
 8000918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800091c:	4770      	bx	lr
 800091e:	bf00      	nop
 8000920:	08003edc 	.word	0x08003edc

08000924 <mavlink_sha256_update>:

MAVLINK_HELPER void mavlink_sha256_update(mavlink_sha256_ctx *m, const void *v, uint32_t len)
{
 8000924:	b580      	push	{r7, lr}
 8000926:	b09c      	sub	sp, #112	; 0x70
 8000928:	af00      	add	r7, sp, #0
 800092a:	60f8      	str	r0, [r7, #12]
 800092c:	60b9      	str	r1, [r7, #8]
 800092e:	607a      	str	r2, [r7, #4]
    const unsigned char *p = (const unsigned char *)v;
 8000930:	68bb      	ldr	r3, [r7, #8]
 8000932:	66fb      	str	r3, [r7, #108]	; 0x6c
    uint32_t old_sz = m->sz[0];
 8000934:	68fb      	ldr	r3, [r7, #12]
 8000936:	681b      	ldr	r3, [r3, #0]
 8000938:	65fb      	str	r3, [r7, #92]	; 0x5c
    uint32_t offset;

    m->sz[0] += len * 8;
 800093a:	68fb      	ldr	r3, [r7, #12]
 800093c:	681a      	ldr	r2, [r3, #0]
 800093e:	687b      	ldr	r3, [r7, #4]
 8000940:	00db      	lsls	r3, r3, #3
 8000942:	441a      	add	r2, r3
 8000944:	68fb      	ldr	r3, [r7, #12]
 8000946:	601a      	str	r2, [r3, #0]
    if (m->sz[0] < old_sz)
 8000948:	68fb      	ldr	r3, [r7, #12]
 800094a:	681b      	ldr	r3, [r3, #0]
 800094c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800094e:	429a      	cmp	r2, r3
 8000950:	d904      	bls.n	800095c <mavlink_sha256_update+0x38>
	++m->sz[1];
 8000952:	68fb      	ldr	r3, [r7, #12]
 8000954:	685b      	ldr	r3, [r3, #4]
 8000956:	1c5a      	adds	r2, r3, #1
 8000958:	68fb      	ldr	r3, [r7, #12]
 800095a:	605a      	str	r2, [r3, #4]
    offset = (old_sz / 8) % 64;
 800095c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800095e:	08db      	lsrs	r3, r3, #3
 8000960:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000964:	66bb      	str	r3, [r7, #104]	; 0x68
    while(len > 0){
 8000966:	e054      	b.n	8000a12 <mavlink_sha256_update+0xee>
	uint32_t l = 64 - offset;
 8000968:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800096a:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 800096e:	667b      	str	r3, [r7, #100]	; 0x64
        if (len < l) {
 8000970:	687a      	ldr	r2, [r7, #4]
 8000972:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000974:	429a      	cmp	r2, r3
 8000976:	d201      	bcs.n	800097c <mavlink_sha256_update+0x58>
            l = len;
 8000978:	687b      	ldr	r3, [r7, #4]
 800097a:	667b      	str	r3, [r7, #100]	; 0x64
        }
	memcpy(m->u.save_bytes + offset, p, l);
 800097c:	68fb      	ldr	r3, [r7, #12]
 800097e:	f103 0228 	add.w	r2, r3, #40	; 0x28
 8000982:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000984:	4413      	add	r3, r2
 8000986:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8000988:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800098a:	4618      	mov	r0, r3
 800098c:	f003 fa86 	bl	8003e9c <memcpy>
	offset += l;
 8000990:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8000992:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000994:	4413      	add	r3, r2
 8000996:	66bb      	str	r3, [r7, #104]	; 0x68
	p += l;
 8000998:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800099a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800099c:	4413      	add	r3, r2
 800099e:	66fb      	str	r3, [r7, #108]	; 0x6c
	len -= l;
 80009a0:	687a      	ldr	r2, [r7, #4]
 80009a2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80009a4:	1ad3      	subs	r3, r2, r3
 80009a6:	607b      	str	r3, [r7, #4]
	if(offset == 64){
 80009a8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80009aa:	2b40      	cmp	r3, #64	; 0x40
 80009ac:	d131      	bne.n	8000a12 <mavlink_sha256_update+0xee>
	    int i;
	    uint32_t current[16];
	    const uint32_t *u = m->u.save_u32;
 80009ae:	68fb      	ldr	r3, [r7, #12]
 80009b0:	3328      	adds	r3, #40	; 0x28
 80009b2:	65bb      	str	r3, [r7, #88]	; 0x58
	    for (i = 0; i < 16; i++){
 80009b4:	2300      	movs	r3, #0
 80009b6:	663b      	str	r3, [r7, #96]	; 0x60
 80009b8:	e020      	b.n	80009fc <mavlink_sha256_update+0xd8>
                const uint8_t *p1 = (const uint8_t *)&u[i];
 80009ba:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80009bc:	009b      	lsls	r3, r3, #2
 80009be:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80009c0:	4413      	add	r3, r2
 80009c2:	657b      	str	r3, [r7, #84]	; 0x54
                uint8_t *p2 = (uint8_t *)&current[i];
 80009c4:	f107 0210 	add.w	r2, r7, #16
 80009c8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80009ca:	009b      	lsls	r3, r3, #2
 80009cc:	4413      	add	r3, r2
 80009ce:	653b      	str	r3, [r7, #80]	; 0x50
                p2[0] = p1[3];
 80009d0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80009d2:	78da      	ldrb	r2, [r3, #3]
 80009d4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80009d6:	701a      	strb	r2, [r3, #0]
                p2[1] = p1[2];
 80009d8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80009da:	3301      	adds	r3, #1
 80009dc:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80009de:	7892      	ldrb	r2, [r2, #2]
 80009e0:	701a      	strb	r2, [r3, #0]
                p2[2] = p1[1];
 80009e2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80009e4:	3302      	adds	r3, #2
 80009e6:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80009e8:	7852      	ldrb	r2, [r2, #1]
 80009ea:	701a      	strb	r2, [r3, #0]
                p2[3] = p1[0];
 80009ec:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80009ee:	3303      	adds	r3, #3
 80009f0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80009f2:	7812      	ldrb	r2, [r2, #0]
 80009f4:	701a      	strb	r2, [r3, #0]
	    for (i = 0; i < 16; i++){
 80009f6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80009f8:	3301      	adds	r3, #1
 80009fa:	663b      	str	r3, [r7, #96]	; 0x60
 80009fc:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80009fe:	2b0f      	cmp	r3, #15
 8000a00:	dddb      	ble.n	80009ba <mavlink_sha256_update+0x96>
	    }
	    mavlink_sha256_calc(m, current);
 8000a02:	f107 0310 	add.w	r3, r7, #16
 8000a06:	4619      	mov	r1, r3
 8000a08:	68f8      	ldr	r0, [r7, #12]
 8000a0a:	f7ff fe11 	bl	8000630 <mavlink_sha256_calc>
	    offset = 0;
 8000a0e:	2300      	movs	r3, #0
 8000a10:	66bb      	str	r3, [r7, #104]	; 0x68
    while(len > 0){
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	2b00      	cmp	r3, #0
 8000a16:	d1a7      	bne.n	8000968 <mavlink_sha256_update+0x44>
	}
    }
}
 8000a18:	bf00      	nop
 8000a1a:	3770      	adds	r7, #112	; 0x70
 8000a1c:	46bd      	mov	sp, r7
 8000a1e:	bd80      	pop	{r7, pc}

08000a20 <mavlink_sha256_final_48>:

/*
  get first 48 bits of final sha256 hash
 */
MAVLINK_HELPER void mavlink_sha256_final_48(mavlink_sha256_ctx *m, uint8_t result[6])
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	b098      	sub	sp, #96	; 0x60
 8000a24:	af00      	add	r7, sp, #0
 8000a26:	6078      	str	r0, [r7, #4]
 8000a28:	6039      	str	r1, [r7, #0]
    unsigned char zeros[72];
    unsigned offset = (m->sz[0] / 8) % 64;
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	681b      	ldr	r3, [r3, #0]
 8000a2e:	08db      	lsrs	r3, r3, #3
 8000a30:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000a34:	65fb      	str	r3, [r7, #92]	; 0x5c
    unsigned int dstart = (120 - offset - 1) % 64 + 1;
 8000a36:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000a38:	f1c3 0377 	rsb	r3, r3, #119	; 0x77
 8000a3c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000a40:	3301      	adds	r3, #1
 8000a42:	65bb      	str	r3, [r7, #88]	; 0x58
    uint8_t *p = (uint8_t *)&m->counter[0];
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	3308      	adds	r3, #8
 8000a48:	657b      	str	r3, [r7, #84]	; 0x54
    
    *zeros = 0x80;
 8000a4a:	2380      	movs	r3, #128	; 0x80
 8000a4c:	733b      	strb	r3, [r7, #12]
    memset (zeros + 1, 0, sizeof(zeros) - 1);
 8000a4e:	f107 030c 	add.w	r3, r7, #12
 8000a52:	3301      	adds	r3, #1
 8000a54:	2247      	movs	r2, #71	; 0x47
 8000a56:	2100      	movs	r1, #0
 8000a58:	4618      	mov	r0, r3
 8000a5a:	f003 fa2a 	bl	8003eb2 <memset>
    zeros[dstart+7] = (m->sz[0] >> 0) & 0xff;
 8000a5e:	687b      	ldr	r3, [r7, #4]
 8000a60:	681a      	ldr	r2, [r3, #0]
 8000a62:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8000a64:	3307      	adds	r3, #7
 8000a66:	b2d2      	uxtb	r2, r2
 8000a68:	f107 0160 	add.w	r1, r7, #96	; 0x60
 8000a6c:	440b      	add	r3, r1
 8000a6e:	f803 2c54 	strb.w	r2, [r3, #-84]
    zeros[dstart+6] = (m->sz[0] >> 8) & 0xff;
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	681b      	ldr	r3, [r3, #0]
 8000a76:	0a1a      	lsrs	r2, r3, #8
 8000a78:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8000a7a:	3306      	adds	r3, #6
 8000a7c:	b2d2      	uxtb	r2, r2
 8000a7e:	f107 0160 	add.w	r1, r7, #96	; 0x60
 8000a82:	440b      	add	r3, r1
 8000a84:	f803 2c54 	strb.w	r2, [r3, #-84]
    zeros[dstart+5] = (m->sz[0] >> 16) & 0xff;
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	681b      	ldr	r3, [r3, #0]
 8000a8c:	0c1a      	lsrs	r2, r3, #16
 8000a8e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8000a90:	3305      	adds	r3, #5
 8000a92:	b2d2      	uxtb	r2, r2
 8000a94:	f107 0160 	add.w	r1, r7, #96	; 0x60
 8000a98:	440b      	add	r3, r1
 8000a9a:	f803 2c54 	strb.w	r2, [r3, #-84]
    zeros[dstart+4] = (m->sz[0] >> 24) & 0xff;
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	681b      	ldr	r3, [r3, #0]
 8000aa2:	0e1a      	lsrs	r2, r3, #24
 8000aa4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8000aa6:	3304      	adds	r3, #4
 8000aa8:	b2d2      	uxtb	r2, r2
 8000aaa:	f107 0160 	add.w	r1, r7, #96	; 0x60
 8000aae:	440b      	add	r3, r1
 8000ab0:	f803 2c54 	strb.w	r2, [r3, #-84]
    zeros[dstart+3] = (m->sz[1] >> 0) & 0xff;
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	685a      	ldr	r2, [r3, #4]
 8000ab8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8000aba:	3303      	adds	r3, #3
 8000abc:	b2d2      	uxtb	r2, r2
 8000abe:	f107 0160 	add.w	r1, r7, #96	; 0x60
 8000ac2:	440b      	add	r3, r1
 8000ac4:	f803 2c54 	strb.w	r2, [r3, #-84]
    zeros[dstart+2] = (m->sz[1] >> 8) & 0xff;
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	685b      	ldr	r3, [r3, #4]
 8000acc:	0a1a      	lsrs	r2, r3, #8
 8000ace:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8000ad0:	3302      	adds	r3, #2
 8000ad2:	b2d2      	uxtb	r2, r2
 8000ad4:	f107 0160 	add.w	r1, r7, #96	; 0x60
 8000ad8:	440b      	add	r3, r1
 8000ada:	f803 2c54 	strb.w	r2, [r3, #-84]
    zeros[dstart+1] = (m->sz[1] >> 16) & 0xff;
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	685b      	ldr	r3, [r3, #4]
 8000ae2:	0c1a      	lsrs	r2, r3, #16
 8000ae4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8000ae6:	3301      	adds	r3, #1
 8000ae8:	b2d2      	uxtb	r2, r2
 8000aea:	f107 0160 	add.w	r1, r7, #96	; 0x60
 8000aee:	440b      	add	r3, r1
 8000af0:	f803 2c54 	strb.w	r2, [r3, #-84]
    zeros[dstart+0] = (m->sz[1] >> 24) & 0xff;
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	685b      	ldr	r3, [r3, #4]
 8000af8:	0e1b      	lsrs	r3, r3, #24
 8000afa:	b2d9      	uxtb	r1, r3
 8000afc:	f107 020c 	add.w	r2, r7, #12
 8000b00:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8000b02:	4413      	add	r3, r2
 8000b04:	460a      	mov	r2, r1
 8000b06:	701a      	strb	r2, [r3, #0]

    mavlink_sha256_update(m, zeros, dstart + 8);
 8000b08:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8000b0a:	f103 0208 	add.w	r2, r3, #8
 8000b0e:	f107 030c 	add.w	r3, r7, #12
 8000b12:	4619      	mov	r1, r3
 8000b14:	6878      	ldr	r0, [r7, #4]
 8000b16:	f7ff ff05 	bl	8000924 <mavlink_sha256_update>

    // this ordering makes the result consistent with taking the first
    // 6 bytes of more conventional sha256 functions. It assumes
    // little-endian ordering of m->counter
    result[0] = p[3];
 8000b1a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000b1c:	78da      	ldrb	r2, [r3, #3]
 8000b1e:	683b      	ldr	r3, [r7, #0]
 8000b20:	701a      	strb	r2, [r3, #0]
    result[1] = p[2];
 8000b22:	683b      	ldr	r3, [r7, #0]
 8000b24:	3301      	adds	r3, #1
 8000b26:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8000b28:	7892      	ldrb	r2, [r2, #2]
 8000b2a:	701a      	strb	r2, [r3, #0]
    result[2] = p[1];
 8000b2c:	683b      	ldr	r3, [r7, #0]
 8000b2e:	3302      	adds	r3, #2
 8000b30:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8000b32:	7852      	ldrb	r2, [r2, #1]
 8000b34:	701a      	strb	r2, [r3, #0]
    result[3] = p[0];
 8000b36:	683b      	ldr	r3, [r7, #0]
 8000b38:	3303      	adds	r3, #3
 8000b3a:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8000b3c:	7812      	ldrb	r2, [r2, #0]
 8000b3e:	701a      	strb	r2, [r3, #0]
    result[4] = p[7];
 8000b40:	683b      	ldr	r3, [r7, #0]
 8000b42:	3304      	adds	r3, #4
 8000b44:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8000b46:	79d2      	ldrb	r2, [r2, #7]
 8000b48:	701a      	strb	r2, [r3, #0]
    result[5] = p[6];
 8000b4a:	683b      	ldr	r3, [r7, #0]
 8000b4c:	3305      	adds	r3, #5
 8000b4e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8000b50:	7992      	ldrb	r2, [r2, #6]
 8000b52:	701a      	strb	r2, [r3, #0]
}
 8000b54:	bf00      	nop
 8000b56:	3760      	adds	r7, #96	; 0x60
 8000b58:	46bd      	mov	sp, r7
 8000b5a:	bd80      	pop	{r7, pc}

08000b5c <mavlink_get_channel_status>:
/*
 * Internal function to give access to the channel status for each channel
 */
#ifndef MAVLINK_GET_CHANNEL_STATUS
MAVLINK_HELPER mavlink_status_t* mavlink_get_channel_status(uint8_t chan)
{
 8000b5c:	b480      	push	{r7}
 8000b5e:	b083      	sub	sp, #12
 8000b60:	af00      	add	r7, sp, #0
 8000b62:	4603      	mov	r3, r0
 8000b64:	71fb      	strb	r3, [r7, #7]
	// No m_mavlink_status array defined in function,
	// has to be defined externally
#else
	static mavlink_status_t m_mavlink_status[MAVLINK_COMM_NUM_BUFFERS];
#endif
	return &m_mavlink_status[chan];
 8000b66:	79fa      	ldrb	r2, [r7, #7]
 8000b68:	4613      	mov	r3, r2
 8000b6a:	005b      	lsls	r3, r3, #1
 8000b6c:	4413      	add	r3, r2
 8000b6e:	00db      	lsls	r3, r3, #3
 8000b70:	4a03      	ldr	r2, [pc, #12]	; (8000b80 <mavlink_get_channel_status+0x24>)
 8000b72:	4413      	add	r3, r2
}
 8000b74:	4618      	mov	r0, r3
 8000b76:	370c      	adds	r7, #12
 8000b78:	46bd      	mov	sp, r7
 8000b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b7e:	4770      	bx	lr
 8000b80:	20000050 	.word	0x20000050

08000b84 <mavlink_sign_packet>:
MAVLINK_HELPER uint8_t mavlink_sign_packet(mavlink_signing_t *signing,
					   uint8_t signature[MAVLINK_SIGNATURE_BLOCK_LEN],
					   const uint8_t *header, uint8_t header_len,
					   const uint8_t *packet, uint8_t packet_len,
					   const uint8_t crc[2])
{
 8000b84:	b590      	push	{r4, r7, lr}
 8000b86:	b0a1      	sub	sp, #132	; 0x84
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	60f8      	str	r0, [r7, #12]
 8000b8c:	60b9      	str	r1, [r7, #8]
 8000b8e:	607a      	str	r2, [r7, #4]
 8000b90:	70fb      	strb	r3, [r7, #3]
	mavlink_sha256_ctx ctx;
	union {
	    uint64_t t64;
	    uint8_t t8[8];
	} tstamp;
	if (signing == NULL || !(signing->flags & MAVLINK_SIGNING_FLAG_SIGN_OUTGOING)) {
 8000b92:	68fb      	ldr	r3, [r7, #12]
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	d005      	beq.n	8000ba4 <mavlink_sign_packet+0x20>
 8000b98:	68fb      	ldr	r3, [r7, #12]
 8000b9a:	781b      	ldrb	r3, [r3, #0]
 8000b9c:	f003 0301 	and.w	r3, r3, #1
 8000ba0:	2b00      	cmp	r3, #0
 8000ba2:	d101      	bne.n	8000ba8 <mavlink_sign_packet+0x24>
	    return 0;
 8000ba4:	2300      	movs	r3, #0
 8000ba6:	e04f      	b.n	8000c48 <mavlink_sign_packet+0xc4>
	}
	signature[0] = signing->link_id;
 8000ba8:	68fb      	ldr	r3, [r7, #12]
 8000baa:	785a      	ldrb	r2, [r3, #1]
 8000bac:	68bb      	ldr	r3, [r7, #8]
 8000bae:	701a      	strb	r2, [r3, #0]
	tstamp.t64 = signing->timestamp;
 8000bb0:	68fb      	ldr	r3, [r7, #12]
 8000bb2:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 8000bb6:	e9c7 3404 	strd	r3, r4, [r7, #16]
	memcpy(&signature[1], tstamp.t8, 6);
 8000bba:	68bb      	ldr	r3, [r7, #8]
 8000bbc:	3301      	adds	r3, #1
 8000bbe:	f107 0110 	add.w	r1, r7, #16
 8000bc2:	2206      	movs	r2, #6
 8000bc4:	4618      	mov	r0, r3
 8000bc6:	f003 f969 	bl	8003e9c <memcpy>
	signing->timestamp++;
 8000bca:	68fb      	ldr	r3, [r7, #12]
 8000bcc:	e9d3 1202 	ldrd	r1, r2, [r3, #8]
 8000bd0:	1c4b      	adds	r3, r1, #1
 8000bd2:	f142 0400 	adc.w	r4, r2, #0
 8000bd6:	68fa      	ldr	r2, [r7, #12]
 8000bd8:	e9c2 3402 	strd	r3, r4, [r2, #8]
	
	mavlink_sha256_init(&ctx);
 8000bdc:	f107 0318 	add.w	r3, r7, #24
 8000be0:	4618      	mov	r0, r3
 8000be2:	f7ff fced 	bl	80005c0 <mavlink_sha256_init>
	mavlink_sha256_update(&ctx, signing->secret_key, sizeof(signing->secret_key));
 8000be6:	68fb      	ldr	r3, [r7, #12]
 8000be8:	f103 0110 	add.w	r1, r3, #16
 8000bec:	f107 0318 	add.w	r3, r7, #24
 8000bf0:	2220      	movs	r2, #32
 8000bf2:	4618      	mov	r0, r3
 8000bf4:	f7ff fe96 	bl	8000924 <mavlink_sha256_update>
	mavlink_sha256_update(&ctx, header, header_len);
 8000bf8:	78fa      	ldrb	r2, [r7, #3]
 8000bfa:	f107 0318 	add.w	r3, r7, #24
 8000bfe:	6879      	ldr	r1, [r7, #4]
 8000c00:	4618      	mov	r0, r3
 8000c02:	f7ff fe8f 	bl	8000924 <mavlink_sha256_update>
	mavlink_sha256_update(&ctx, packet, packet_len);
 8000c06:	f897 2094 	ldrb.w	r2, [r7, #148]	; 0x94
 8000c0a:	f107 0318 	add.w	r3, r7, #24
 8000c0e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8000c12:	4618      	mov	r0, r3
 8000c14:	f7ff fe86 	bl	8000924 <mavlink_sha256_update>
	mavlink_sha256_update(&ctx, crc, 2);
 8000c18:	f107 0318 	add.w	r3, r7, #24
 8000c1c:	2202      	movs	r2, #2
 8000c1e:	f8d7 1098 	ldr.w	r1, [r7, #152]	; 0x98
 8000c22:	4618      	mov	r0, r3
 8000c24:	f7ff fe7e 	bl	8000924 <mavlink_sha256_update>
	mavlink_sha256_update(&ctx, signature, 7);
 8000c28:	f107 0318 	add.w	r3, r7, #24
 8000c2c:	2207      	movs	r2, #7
 8000c2e:	68b9      	ldr	r1, [r7, #8]
 8000c30:	4618      	mov	r0, r3
 8000c32:	f7ff fe77 	bl	8000924 <mavlink_sha256_update>
	mavlink_sha256_final_48(&ctx, &signature[7]);
 8000c36:	68bb      	ldr	r3, [r7, #8]
 8000c38:	1dda      	adds	r2, r3, #7
 8000c3a:	f107 0318 	add.w	r3, r7, #24
 8000c3e:	4611      	mov	r1, r2
 8000c40:	4618      	mov	r0, r3
 8000c42:	f7ff feed 	bl	8000a20 <mavlink_sha256_final_48>
	
	return MAVLINK_SIGNATURE_BLOCK_LEN;
 8000c46:	230d      	movs	r3, #13
}
 8000c48:	4618      	mov	r0, r3
 8000c4a:	3784      	adds	r7, #132	; 0x84
 8000c4c:	46bd      	mov	sp, r7
 8000c4e:	bd90      	pop	{r4, r7, pc}

08000c50 <_mav_trim_payload>:
 * @param payload Serialised payload buffer.
 * @param length Length of full-width payload buffer.
 * @return Length of payload after zero-filled bytes are trimmed.
 */
MAVLINK_HELPER uint8_t _mav_trim_payload(const char *payload, uint8_t length)
{
 8000c50:	b480      	push	{r7}
 8000c52:	b083      	sub	sp, #12
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	6078      	str	r0, [r7, #4]
 8000c58:	460b      	mov	r3, r1
 8000c5a:	70fb      	strb	r3, [r7, #3]
	while (length > 1 && payload[length-1] == 0) {
 8000c5c:	e002      	b.n	8000c64 <_mav_trim_payload+0x14>
		length--;
 8000c5e:	78fb      	ldrb	r3, [r7, #3]
 8000c60:	3b01      	subs	r3, #1
 8000c62:	70fb      	strb	r3, [r7, #3]
	while (length > 1 && payload[length-1] == 0) {
 8000c64:	78fb      	ldrb	r3, [r7, #3]
 8000c66:	2b01      	cmp	r3, #1
 8000c68:	d906      	bls.n	8000c78 <_mav_trim_payload+0x28>
 8000c6a:	78fb      	ldrb	r3, [r7, #3]
 8000c6c:	3b01      	subs	r3, #1
 8000c6e:	687a      	ldr	r2, [r7, #4]
 8000c70:	4413      	add	r3, r2
 8000c72:	781b      	ldrb	r3, [r3, #0]
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	d0f2      	beq.n	8000c5e <_mav_trim_payload+0xe>
	}
	return length;
 8000c78:	78fb      	ldrb	r3, [r7, #3]
}
 8000c7a:	4618      	mov	r0, r3
 8000c7c:	370c      	adds	r7, #12
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c84:	4770      	bx	lr

08000c86 <mavlink_finalize_message_buffer>:
 * @param system_id Id of the sending (this) system, 1-127
 * @param length Message length
 */
MAVLINK_HELPER uint16_t mavlink_finalize_message_buffer(mavlink_message_t* msg, uint8_t system_id, uint8_t component_id,
						      mavlink_status_t* status, uint8_t min_length, uint8_t length, uint8_t crc_extra)
{
 8000c86:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000c88:	b08f      	sub	sp, #60	; 0x3c
 8000c8a:	af04      	add	r7, sp, #16
 8000c8c:	60f8      	str	r0, [r7, #12]
 8000c8e:	607b      	str	r3, [r7, #4]
 8000c90:	460b      	mov	r3, r1
 8000c92:	72fb      	strb	r3, [r7, #11]
 8000c94:	4613      	mov	r3, r2
 8000c96:	72bb      	strb	r3, [r7, #10]
	bool mavlink1 = (status->flags & MAVLINK_STATUS_FLAG_OUT_MAVLINK1) != 0;
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	7b1b      	ldrb	r3, [r3, #12]
 8000c9c:	f003 0302 	and.w	r3, r3, #2
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	bf14      	ite	ne
 8000ca4:	2301      	movne	r3, #1
 8000ca6:	2300      	moveq	r3, #0
 8000ca8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	bool signing = 	(!mavlink1) && status->signing && (status->signing->flags & MAVLINK_SIGNING_FLAG_SIGN_OUTGOING);
 8000cac:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000cb0:	f083 0301 	eor.w	r3, r3, #1
 8000cb4:	b2db      	uxtb	r3, r3
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	d00c      	beq.n	8000cd4 <mavlink_finalize_message_buffer+0x4e>
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	691b      	ldr	r3, [r3, #16]
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	d008      	beq.n	8000cd4 <mavlink_finalize_message_buffer+0x4e>
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	691b      	ldr	r3, [r3, #16]
 8000cc6:	781b      	ldrb	r3, [r3, #0]
 8000cc8:	f003 0301 	and.w	r3, r3, #1
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	d001      	beq.n	8000cd4 <mavlink_finalize_message_buffer+0x4e>
 8000cd0:	2301      	movs	r3, #1
 8000cd2:	e000      	b.n	8000cd6 <mavlink_finalize_message_buffer+0x50>
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 8000cda:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8000cde:	f003 0301 	and.w	r3, r3, #1
 8000ce2:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	uint8_t signature_len = signing? MAVLINK_SIGNATURE_BLOCK_LEN : 0;
 8000ce6:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	d001      	beq.n	8000cf2 <mavlink_finalize_message_buffer+0x6c>
 8000cee:	230d      	movs	r3, #13
 8000cf0:	e000      	b.n	8000cf4 <mavlink_finalize_message_buffer+0x6e>
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
        uint8_t header_len = MAVLINK_CORE_HEADER_LEN+1;
 8000cf8:	230a      	movs	r3, #10
 8000cfa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint8_t buf[MAVLINK_CORE_HEADER_LEN+1];
	if (mavlink1) {
 8000cfe:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d006      	beq.n	8000d14 <mavlink_finalize_message_buffer+0x8e>
		msg->magic = MAVLINK_STX_MAVLINK1;
 8000d06:	68fb      	ldr	r3, [r7, #12]
 8000d08:	22fe      	movs	r2, #254	; 0xfe
 8000d0a:	709a      	strb	r2, [r3, #2]
		header_len = MAVLINK_CORE_HEADER_MAVLINK1_LEN+1;
 8000d0c:	2306      	movs	r3, #6
 8000d0e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8000d12:	e002      	b.n	8000d1a <mavlink_finalize_message_buffer+0x94>
	} else {
		msg->magic = MAVLINK_STX;
 8000d14:	68fb      	ldr	r3, [r7, #12]
 8000d16:	22fd      	movs	r2, #253	; 0xfd
 8000d18:	709a      	strb	r2, [r3, #2]
	}
	msg->len = mavlink1?min_length:_mav_trim_payload(_MAV_PAYLOAD(msg), length);
 8000d1a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	d10a      	bne.n	8000d38 <mavlink_finalize_message_buffer+0xb2>
 8000d22:	68fb      	ldr	r3, [r7, #12]
 8000d24:	330c      	adds	r3, #12
 8000d26:	f897 2044 	ldrb.w	r2, [r7, #68]	; 0x44
 8000d2a:	4611      	mov	r1, r2
 8000d2c:	4618      	mov	r0, r3
 8000d2e:	f7ff ff8f 	bl	8000c50 <_mav_trim_payload>
 8000d32:	4603      	mov	r3, r0
 8000d34:	461a      	mov	r2, r3
 8000d36:	e001      	b.n	8000d3c <mavlink_finalize_message_buffer+0xb6>
 8000d38:	f897 2040 	ldrb.w	r2, [r7, #64]	; 0x40
 8000d3c:	68fb      	ldr	r3, [r7, #12]
 8000d3e:	70da      	strb	r2, [r3, #3]
	msg->sysid = system_id;
 8000d40:	68fb      	ldr	r3, [r7, #12]
 8000d42:	7afa      	ldrb	r2, [r7, #11]
 8000d44:	71da      	strb	r2, [r3, #7]
	msg->compid = component_id;
 8000d46:	68fb      	ldr	r3, [r7, #12]
 8000d48:	7aba      	ldrb	r2, [r7, #10]
 8000d4a:	721a      	strb	r2, [r3, #8]
	msg->incompat_flags = 0;
 8000d4c:	68fb      	ldr	r3, [r7, #12]
 8000d4e:	2200      	movs	r2, #0
 8000d50:	711a      	strb	r2, [r3, #4]
	if (signing) {
 8000d52:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8000d56:	2b00      	cmp	r3, #0
 8000d58:	d006      	beq.n	8000d68 <mavlink_finalize_message_buffer+0xe2>
		msg->incompat_flags |= MAVLINK_IFLAG_SIGNED;
 8000d5a:	68fb      	ldr	r3, [r7, #12]
 8000d5c:	791b      	ldrb	r3, [r3, #4]
 8000d5e:	f043 0301 	orr.w	r3, r3, #1
 8000d62:	b2da      	uxtb	r2, r3
 8000d64:	68fb      	ldr	r3, [r7, #12]
 8000d66:	711a      	strb	r2, [r3, #4]
	}
	msg->compat_flags = 0;
 8000d68:	68fb      	ldr	r3, [r7, #12]
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	715a      	strb	r2, [r3, #5]
	msg->seq = status->current_tx_seq;
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	799a      	ldrb	r2, [r3, #6]
 8000d72:	68fb      	ldr	r3, [r7, #12]
 8000d74:	719a      	strb	r2, [r3, #6]
	status->current_tx_seq = status->current_tx_seq + 1;
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	799b      	ldrb	r3, [r3, #6]
 8000d7a:	3301      	adds	r3, #1
 8000d7c:	b2da      	uxtb	r2, r3
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	719a      	strb	r2, [r3, #6]

	// form the header as a byte array for the crc
	buf[0] = msg->magic;
 8000d82:	68fb      	ldr	r3, [r7, #12]
 8000d84:	789b      	ldrb	r3, [r3, #2]
 8000d86:	763b      	strb	r3, [r7, #24]
	buf[1] = msg->len;
 8000d88:	68fb      	ldr	r3, [r7, #12]
 8000d8a:	78db      	ldrb	r3, [r3, #3]
 8000d8c:	767b      	strb	r3, [r7, #25]
	if (mavlink1) {
 8000d8e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	d013      	beq.n	8000dbe <mavlink_finalize_message_buffer+0x138>
		buf[2] = msg->seq;
 8000d96:	68fb      	ldr	r3, [r7, #12]
 8000d98:	799b      	ldrb	r3, [r3, #6]
 8000d9a:	76bb      	strb	r3, [r7, #26]
		buf[3] = msg->sysid;
 8000d9c:	68fb      	ldr	r3, [r7, #12]
 8000d9e:	79db      	ldrb	r3, [r3, #7]
 8000da0:	76fb      	strb	r3, [r7, #27]
		buf[4] = msg->compid;
 8000da2:	68fb      	ldr	r3, [r7, #12]
 8000da4:	7a1b      	ldrb	r3, [r3, #8]
 8000da6:	773b      	strb	r3, [r7, #28]
		buf[5] = msg->msgid & 0xFF;
 8000da8:	68fb      	ldr	r3, [r7, #12]
 8000daa:	7a5a      	ldrb	r2, [r3, #9]
 8000dac:	7a99      	ldrb	r1, [r3, #10]
 8000dae:	0209      	lsls	r1, r1, #8
 8000db0:	430a      	orrs	r2, r1
 8000db2:	7adb      	ldrb	r3, [r3, #11]
 8000db4:	041b      	lsls	r3, r3, #16
 8000db6:	4313      	orrs	r3, r2
 8000db8:	b2db      	uxtb	r3, r3
 8000dba:	777b      	strb	r3, [r7, #29]
 8000dbc:	e030      	b.n	8000e20 <mavlink_finalize_message_buffer+0x19a>
	} else {
		buf[2] = msg->incompat_flags;
 8000dbe:	68fb      	ldr	r3, [r7, #12]
 8000dc0:	791b      	ldrb	r3, [r3, #4]
 8000dc2:	76bb      	strb	r3, [r7, #26]
		buf[3] = msg->compat_flags;
 8000dc4:	68fb      	ldr	r3, [r7, #12]
 8000dc6:	795b      	ldrb	r3, [r3, #5]
 8000dc8:	76fb      	strb	r3, [r7, #27]
		buf[4] = msg->seq;
 8000dca:	68fb      	ldr	r3, [r7, #12]
 8000dcc:	799b      	ldrb	r3, [r3, #6]
 8000dce:	773b      	strb	r3, [r7, #28]
		buf[5] = msg->sysid;
 8000dd0:	68fb      	ldr	r3, [r7, #12]
 8000dd2:	79db      	ldrb	r3, [r3, #7]
 8000dd4:	777b      	strb	r3, [r7, #29]
		buf[6] = msg->compid;
 8000dd6:	68fb      	ldr	r3, [r7, #12]
 8000dd8:	7a1b      	ldrb	r3, [r3, #8]
 8000dda:	77bb      	strb	r3, [r7, #30]
		buf[7] = msg->msgid & 0xFF;
 8000ddc:	68fb      	ldr	r3, [r7, #12]
 8000dde:	7a5a      	ldrb	r2, [r3, #9]
 8000de0:	7a99      	ldrb	r1, [r3, #10]
 8000de2:	0209      	lsls	r1, r1, #8
 8000de4:	430a      	orrs	r2, r1
 8000de6:	7adb      	ldrb	r3, [r3, #11]
 8000de8:	041b      	lsls	r3, r3, #16
 8000dea:	4313      	orrs	r3, r2
 8000dec:	b2db      	uxtb	r3, r3
 8000dee:	77fb      	strb	r3, [r7, #31]
		buf[8] = (msg->msgid >> 8) & 0xFF;
 8000df0:	68fb      	ldr	r3, [r7, #12]
 8000df2:	7a5a      	ldrb	r2, [r3, #9]
 8000df4:	7a99      	ldrb	r1, [r3, #10]
 8000df6:	0209      	lsls	r1, r1, #8
 8000df8:	430a      	orrs	r2, r1
 8000dfa:	7adb      	ldrb	r3, [r3, #11]
 8000dfc:	041b      	lsls	r3, r3, #16
 8000dfe:	4313      	orrs	r3, r2
 8000e00:	121b      	asrs	r3, r3, #8
 8000e02:	b2db      	uxtb	r3, r3
 8000e04:	f887 3020 	strb.w	r3, [r7, #32]
		buf[9] = (msg->msgid >> 16) & 0xFF;
 8000e08:	68fb      	ldr	r3, [r7, #12]
 8000e0a:	7a5a      	ldrb	r2, [r3, #9]
 8000e0c:	7a99      	ldrb	r1, [r3, #10]
 8000e0e:	0209      	lsls	r1, r1, #8
 8000e10:	430a      	orrs	r2, r1
 8000e12:	7adb      	ldrb	r3, [r3, #11]
 8000e14:	041b      	lsls	r3, r3, #16
 8000e16:	4313      	orrs	r3, r2
 8000e18:	141b      	asrs	r3, r3, #16
 8000e1a:	b2db      	uxtb	r3, r3
 8000e1c:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
	}
	
	uint16_t checksum = crc_calculate(&buf[1], header_len-1);
 8000e20:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000e24:	b29b      	uxth	r3, r3
 8000e26:	3b01      	subs	r3, #1
 8000e28:	b29a      	uxth	r2, r3
 8000e2a:	f107 0318 	add.w	r3, r7, #24
 8000e2e:	3301      	adds	r3, #1
 8000e30:	4611      	mov	r1, r2
 8000e32:	4618      	mov	r0, r3
 8000e34:	f7ff fb88 	bl	8000548 <crc_calculate>
 8000e38:	4603      	mov	r3, r0
 8000e3a:	82fb      	strh	r3, [r7, #22]
	crc_accumulate_buffer(&checksum, _MAV_PAYLOAD(msg), msg->len);
 8000e3c:	68fb      	ldr	r3, [r7, #12]
 8000e3e:	f103 010c 	add.w	r1, r3, #12
 8000e42:	68fb      	ldr	r3, [r7, #12]
 8000e44:	78db      	ldrb	r3, [r3, #3]
 8000e46:	b29a      	uxth	r2, r3
 8000e48:	f107 0316 	add.w	r3, r7, #22
 8000e4c:	4618      	mov	r0, r3
 8000e4e:	f7ff fb9b 	bl	8000588 <crc_accumulate_buffer>
	crc_accumulate(crc_extra, &checksum);
 8000e52:	f107 0216 	add.w	r2, r7, #22
 8000e56:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 8000e5a:	4611      	mov	r1, r2
 8000e5c:	4618      	mov	r0, r3
 8000e5e:	f7ff fb33 	bl	80004c8 <crc_accumulate>
	mavlink_ck_a(msg) = (uint8_t)(checksum & 0xFF);
 8000e62:	8af9      	ldrh	r1, [r7, #22]
 8000e64:	68fb      	ldr	r3, [r7, #12]
 8000e66:	330c      	adds	r3, #12
 8000e68:	68fa      	ldr	r2, [r7, #12]
 8000e6a:	78d2      	ldrb	r2, [r2, #3]
 8000e6c:	4413      	add	r3, r2
 8000e6e:	b2ca      	uxtb	r2, r1
 8000e70:	701a      	strb	r2, [r3, #0]
	mavlink_ck_b(msg) = (uint8_t)(checksum >> 8);
 8000e72:	8afb      	ldrh	r3, [r7, #22]
 8000e74:	0a1b      	lsrs	r3, r3, #8
 8000e76:	b299      	uxth	r1, r3
 8000e78:	68fb      	ldr	r3, [r7, #12]
 8000e7a:	f103 020c 	add.w	r2, r3, #12
 8000e7e:	68fb      	ldr	r3, [r7, #12]
 8000e80:	78db      	ldrb	r3, [r3, #3]
 8000e82:	3301      	adds	r3, #1
 8000e84:	4413      	add	r3, r2
 8000e86:	b2ca      	uxtb	r2, r1
 8000e88:	701a      	strb	r2, [r3, #0]

	msg->checksum = checksum;
 8000e8a:	8afa      	ldrh	r2, [r7, #22]
 8000e8c:	68fb      	ldr	r3, [r7, #12]
 8000e8e:	801a      	strh	r2, [r3, #0]

	if (signing) {
 8000e90:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	d01a      	beq.n	8000ece <mavlink_finalize_message_buffer+0x248>
		mavlink_sign_packet(status->signing,
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	691c      	ldr	r4, [r3, #16]
				    msg->signature,
 8000e9c:	68fb      	ldr	r3, [r7, #12]
 8000e9e:	f503 758b 	add.w	r5, r3, #278	; 0x116
				    (const uint8_t *)buf, header_len,
				    (const uint8_t *)_MAV_PAYLOAD(msg), msg->len,
 8000ea2:	68fb      	ldr	r3, [r7, #12]
 8000ea4:	330c      	adds	r3, #12
		mavlink_sign_packet(status->signing,
 8000ea6:	68fa      	ldr	r2, [r7, #12]
 8000ea8:	78d2      	ldrb	r2, [r2, #3]
				    (const uint8_t *)_MAV_PAYLOAD(msg)+(uint16_t)msg->len);
 8000eaa:	68f9      	ldr	r1, [r7, #12]
 8000eac:	310c      	adds	r1, #12
 8000eae:	68f8      	ldr	r0, [r7, #12]
 8000eb0:	78c0      	ldrb	r0, [r0, #3]
		mavlink_sign_packet(status->signing,
 8000eb2:	4401      	add	r1, r0
 8000eb4:	f897 6027 	ldrb.w	r6, [r7, #39]	; 0x27
 8000eb8:	f107 0018 	add.w	r0, r7, #24
 8000ebc:	9102      	str	r1, [sp, #8]
 8000ebe:	9201      	str	r2, [sp, #4]
 8000ec0:	9300      	str	r3, [sp, #0]
 8000ec2:	4633      	mov	r3, r6
 8000ec4:	4602      	mov	r2, r0
 8000ec6:	4629      	mov	r1, r5
 8000ec8:	4620      	mov	r0, r4
 8000eca:	f7ff fe5b 	bl	8000b84 <mavlink_sign_packet>
	}
	
	return msg->len + header_len + 2 + signature_len;
 8000ece:	68fb      	ldr	r3, [r7, #12]
 8000ed0:	78db      	ldrb	r3, [r3, #3]
 8000ed2:	b29a      	uxth	r2, r3
 8000ed4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000ed8:	b29b      	uxth	r3, r3
 8000eda:	4413      	add	r3, r2
 8000edc:	b29a      	uxth	r2, r3
 8000ede:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8000ee2:	b29b      	uxth	r3, r3
 8000ee4:	4413      	add	r3, r2
 8000ee6:	b29b      	uxth	r3, r3
 8000ee8:	3302      	adds	r3, #2
 8000eea:	b29b      	uxth	r3, r3
}
 8000eec:	4618      	mov	r0, r3
 8000eee:	372c      	adds	r7, #44	; 0x2c
 8000ef0:	46bd      	mov	sp, r7
 8000ef2:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000ef4 <mavlink_finalize_message_chan>:

MAVLINK_HELPER uint16_t mavlink_finalize_message_chan(mavlink_message_t* msg, uint8_t system_id, uint8_t component_id,
						      uint8_t chan, uint8_t min_length, uint8_t length, uint8_t crc_extra)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b088      	sub	sp, #32
 8000ef8:	af04      	add	r7, sp, #16
 8000efa:	6078      	str	r0, [r7, #4]
 8000efc:	4608      	mov	r0, r1
 8000efe:	4611      	mov	r1, r2
 8000f00:	461a      	mov	r2, r3
 8000f02:	4603      	mov	r3, r0
 8000f04:	70fb      	strb	r3, [r7, #3]
 8000f06:	460b      	mov	r3, r1
 8000f08:	70bb      	strb	r3, [r7, #2]
 8000f0a:	4613      	mov	r3, r2
 8000f0c:	707b      	strb	r3, [r7, #1]
	mavlink_status_t *status = mavlink_get_channel_status(chan);
 8000f0e:	787b      	ldrb	r3, [r7, #1]
 8000f10:	4618      	mov	r0, r3
 8000f12:	f7ff fe23 	bl	8000b5c <mavlink_get_channel_status>
 8000f16:	60f8      	str	r0, [r7, #12]
	return mavlink_finalize_message_buffer(msg, system_id, component_id, status, min_length, length, crc_extra);
 8000f18:	78ba      	ldrb	r2, [r7, #2]
 8000f1a:	78f9      	ldrb	r1, [r7, #3]
 8000f1c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000f20:	9302      	str	r3, [sp, #8]
 8000f22:	7f3b      	ldrb	r3, [r7, #28]
 8000f24:	9301      	str	r3, [sp, #4]
 8000f26:	7e3b      	ldrb	r3, [r7, #24]
 8000f28:	9300      	str	r3, [sp, #0]
 8000f2a:	68fb      	ldr	r3, [r7, #12]
 8000f2c:	6878      	ldr	r0, [r7, #4]
 8000f2e:	f7ff feaa 	bl	8000c86 <mavlink_finalize_message_buffer>
 8000f32:	4603      	mov	r3, r0
}
 8000f34:	4618      	mov	r0, r3
 8000f36:	3710      	adds	r7, #16
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	bd80      	pop	{r7, pc}

08000f3c <mavlink_finalize_message>:
/**
 * @brief Finalize a MAVLink message with MAVLINK_COMM_0 as default channel
 */
MAVLINK_HELPER uint16_t mavlink_finalize_message(mavlink_message_t* msg, uint8_t system_id, uint8_t component_id, 
						 uint8_t min_length, uint8_t length, uint8_t crc_extra)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b086      	sub	sp, #24
 8000f40:	af04      	add	r7, sp, #16
 8000f42:	6078      	str	r0, [r7, #4]
 8000f44:	4608      	mov	r0, r1
 8000f46:	4611      	mov	r1, r2
 8000f48:	461a      	mov	r2, r3
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	70fb      	strb	r3, [r7, #3]
 8000f4e:	460b      	mov	r3, r1
 8000f50:	70bb      	strb	r3, [r7, #2]
 8000f52:	4613      	mov	r3, r2
 8000f54:	707b      	strb	r3, [r7, #1]
    return mavlink_finalize_message_chan(msg, system_id, component_id, MAVLINK_COMM_0, min_length, length, crc_extra);
 8000f56:	78ba      	ldrb	r2, [r7, #2]
 8000f58:	78f9      	ldrb	r1, [r7, #3]
 8000f5a:	7d3b      	ldrb	r3, [r7, #20]
 8000f5c:	9302      	str	r3, [sp, #8]
 8000f5e:	7c3b      	ldrb	r3, [r7, #16]
 8000f60:	9301      	str	r3, [sp, #4]
 8000f62:	787b      	ldrb	r3, [r7, #1]
 8000f64:	9300      	str	r3, [sp, #0]
 8000f66:	2300      	movs	r3, #0
 8000f68:	6878      	ldr	r0, [r7, #4]
 8000f6a:	f7ff ffc3 	bl	8000ef4 <mavlink_finalize_message_chan>
 8000f6e:	4603      	mov	r3, r0
}
 8000f70:	4618      	mov	r0, r3
 8000f72:	3708      	adds	r7, #8
 8000f74:	46bd      	mov	sp, r7
 8000f76:	bd80      	pop	{r7, pc}

08000f78 <mavlink_msg_to_send_buffer>:

/**
 * @brief Pack a message to send it over a serial byte stream
 */
MAVLINK_HELPER uint16_t mavlink_msg_to_send_buffer(uint8_t *buf, const mavlink_message_t *msg)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b086      	sub	sp, #24
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	6078      	str	r0, [r7, #4]
 8000f80:	6039      	str	r1, [r7, #0]
	uint8_t signature_len, header_len;
	uint8_t *ck;
        uint8_t length = msg->len;
 8000f82:	683b      	ldr	r3, [r7, #0]
 8000f84:	78db      	ldrb	r3, [r3, #3]
 8000f86:	73fb      	strb	r3, [r7, #15]
        
	if (msg->magic == MAVLINK_STX_MAVLINK1) {
 8000f88:	683b      	ldr	r3, [r7, #0]
 8000f8a:	789b      	ldrb	r3, [r3, #2]
 8000f8c:	2bfe      	cmp	r3, #254	; 0xfe
 8000f8e:	d13a      	bne.n	8001006 <mavlink_msg_to_send_buffer+0x8e>
		signature_len = 0;
 8000f90:	2300      	movs	r3, #0
 8000f92:	75fb      	strb	r3, [r7, #23]
		header_len = MAVLINK_CORE_HEADER_MAVLINK1_LEN;
 8000f94:	2305      	movs	r3, #5
 8000f96:	75bb      	strb	r3, [r7, #22]
		buf[0] = msg->magic;
 8000f98:	683b      	ldr	r3, [r7, #0]
 8000f9a:	789a      	ldrb	r2, [r3, #2]
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	701a      	strb	r2, [r3, #0]
		buf[1] = length;
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	3301      	adds	r3, #1
 8000fa4:	7bfa      	ldrb	r2, [r7, #15]
 8000fa6:	701a      	strb	r2, [r3, #0]
		buf[2] = msg->seq;
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	3302      	adds	r3, #2
 8000fac:	683a      	ldr	r2, [r7, #0]
 8000fae:	7992      	ldrb	r2, [r2, #6]
 8000fb0:	701a      	strb	r2, [r3, #0]
		buf[3] = msg->sysid;
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	3303      	adds	r3, #3
 8000fb6:	683a      	ldr	r2, [r7, #0]
 8000fb8:	79d2      	ldrb	r2, [r2, #7]
 8000fba:	701a      	strb	r2, [r3, #0]
		buf[4] = msg->compid;
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	3304      	adds	r3, #4
 8000fc0:	683a      	ldr	r2, [r7, #0]
 8000fc2:	7a12      	ldrb	r2, [r2, #8]
 8000fc4:	701a      	strb	r2, [r3, #0]
		buf[5] = msg->msgid & 0xFF;
 8000fc6:	683b      	ldr	r3, [r7, #0]
 8000fc8:	7a5a      	ldrb	r2, [r3, #9]
 8000fca:	7a99      	ldrb	r1, [r3, #10]
 8000fcc:	0209      	lsls	r1, r1, #8
 8000fce:	430a      	orrs	r2, r1
 8000fd0:	7adb      	ldrb	r3, [r3, #11]
 8000fd2:	041b      	lsls	r3, r3, #16
 8000fd4:	4313      	orrs	r3, r2
 8000fd6:	461a      	mov	r2, r3
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	3305      	adds	r3, #5
 8000fdc:	b2d2      	uxtb	r2, r2
 8000fde:	701a      	strb	r2, [r3, #0]
		memcpy(&buf[6], _MAV_PAYLOAD(msg), msg->len);
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	1d98      	adds	r0, r3, #6
 8000fe4:	683b      	ldr	r3, [r7, #0]
 8000fe6:	f103 010c 	add.w	r1, r3, #12
 8000fea:	683b      	ldr	r3, [r7, #0]
 8000fec:	78db      	ldrb	r3, [r3, #3]
 8000fee:	461a      	mov	r2, r3
 8000ff0:	f002 ff54 	bl	8003e9c <memcpy>
		ck = buf + header_len + 1 + (uint16_t)msg->len;
 8000ff4:	7dbb      	ldrb	r3, [r7, #22]
 8000ff6:	683a      	ldr	r2, [r7, #0]
 8000ff8:	78d2      	ldrb	r2, [r2, #3]
 8000ffa:	4413      	add	r3, r2
 8000ffc:	3301      	adds	r3, #1
 8000ffe:	687a      	ldr	r2, [r7, #4]
 8001000:	4413      	add	r3, r2
 8001002:	613b      	str	r3, [r7, #16]
 8001004:	e06c      	b.n	80010e0 <mavlink_msg_to_send_buffer+0x168>
	} else {
		length = _mav_trim_payload(_MAV_PAYLOAD(msg), length);
 8001006:	683b      	ldr	r3, [r7, #0]
 8001008:	330c      	adds	r3, #12
 800100a:	7bfa      	ldrb	r2, [r7, #15]
 800100c:	4611      	mov	r1, r2
 800100e:	4618      	mov	r0, r3
 8001010:	f7ff fe1e 	bl	8000c50 <_mav_trim_payload>
 8001014:	4603      	mov	r3, r0
 8001016:	73fb      	strb	r3, [r7, #15]
		header_len = MAVLINK_CORE_HEADER_LEN;
 8001018:	2309      	movs	r3, #9
 800101a:	75bb      	strb	r3, [r7, #22]
		buf[0] = msg->magic;
 800101c:	683b      	ldr	r3, [r7, #0]
 800101e:	789a      	ldrb	r2, [r3, #2]
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	701a      	strb	r2, [r3, #0]
		buf[1] = length;
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	3301      	adds	r3, #1
 8001028:	7bfa      	ldrb	r2, [r7, #15]
 800102a:	701a      	strb	r2, [r3, #0]
		buf[2] = msg->incompat_flags;
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	3302      	adds	r3, #2
 8001030:	683a      	ldr	r2, [r7, #0]
 8001032:	7912      	ldrb	r2, [r2, #4]
 8001034:	701a      	strb	r2, [r3, #0]
		buf[3] = msg->compat_flags;
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	3303      	adds	r3, #3
 800103a:	683a      	ldr	r2, [r7, #0]
 800103c:	7952      	ldrb	r2, [r2, #5]
 800103e:	701a      	strb	r2, [r3, #0]
		buf[4] = msg->seq;
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	3304      	adds	r3, #4
 8001044:	683a      	ldr	r2, [r7, #0]
 8001046:	7992      	ldrb	r2, [r2, #6]
 8001048:	701a      	strb	r2, [r3, #0]
		buf[5] = msg->sysid;
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	3305      	adds	r3, #5
 800104e:	683a      	ldr	r2, [r7, #0]
 8001050:	79d2      	ldrb	r2, [r2, #7]
 8001052:	701a      	strb	r2, [r3, #0]
		buf[6] = msg->compid;
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	3306      	adds	r3, #6
 8001058:	683a      	ldr	r2, [r7, #0]
 800105a:	7a12      	ldrb	r2, [r2, #8]
 800105c:	701a      	strb	r2, [r3, #0]
		buf[7] = msg->msgid & 0xFF;
 800105e:	683b      	ldr	r3, [r7, #0]
 8001060:	7a5a      	ldrb	r2, [r3, #9]
 8001062:	7a99      	ldrb	r1, [r3, #10]
 8001064:	0209      	lsls	r1, r1, #8
 8001066:	430a      	orrs	r2, r1
 8001068:	7adb      	ldrb	r3, [r3, #11]
 800106a:	041b      	lsls	r3, r3, #16
 800106c:	4313      	orrs	r3, r2
 800106e:	461a      	mov	r2, r3
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	3307      	adds	r3, #7
 8001074:	b2d2      	uxtb	r2, r2
 8001076:	701a      	strb	r2, [r3, #0]
		buf[8] = (msg->msgid >> 8) & 0xFF;
 8001078:	683b      	ldr	r3, [r7, #0]
 800107a:	7a5a      	ldrb	r2, [r3, #9]
 800107c:	7a99      	ldrb	r1, [r3, #10]
 800107e:	0209      	lsls	r1, r1, #8
 8001080:	430a      	orrs	r2, r1
 8001082:	7adb      	ldrb	r3, [r3, #11]
 8001084:	041b      	lsls	r3, r3, #16
 8001086:	4313      	orrs	r3, r2
 8001088:	121a      	asrs	r2, r3, #8
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	3308      	adds	r3, #8
 800108e:	b2d2      	uxtb	r2, r2
 8001090:	701a      	strb	r2, [r3, #0]
		buf[9] = (msg->msgid >> 16) & 0xFF;
 8001092:	683b      	ldr	r3, [r7, #0]
 8001094:	7a5a      	ldrb	r2, [r3, #9]
 8001096:	7a99      	ldrb	r1, [r3, #10]
 8001098:	0209      	lsls	r1, r1, #8
 800109a:	430a      	orrs	r2, r1
 800109c:	7adb      	ldrb	r3, [r3, #11]
 800109e:	041b      	lsls	r3, r3, #16
 80010a0:	4313      	orrs	r3, r2
 80010a2:	141a      	asrs	r2, r3, #16
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	3309      	adds	r3, #9
 80010a8:	b2d2      	uxtb	r2, r2
 80010aa:	701a      	strb	r2, [r3, #0]
		memcpy(&buf[10], _MAV_PAYLOAD(msg), length);
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	f103 000a 	add.w	r0, r3, #10
 80010b2:	683b      	ldr	r3, [r7, #0]
 80010b4:	330c      	adds	r3, #12
 80010b6:	7bfa      	ldrb	r2, [r7, #15]
 80010b8:	4619      	mov	r1, r3
 80010ba:	f002 feef 	bl	8003e9c <memcpy>
		ck = buf + header_len + 1 + (uint16_t)length;
 80010be:	7dba      	ldrb	r2, [r7, #22]
 80010c0:	7bfb      	ldrb	r3, [r7, #15]
 80010c2:	4413      	add	r3, r2
 80010c4:	3301      	adds	r3, #1
 80010c6:	687a      	ldr	r2, [r7, #4]
 80010c8:	4413      	add	r3, r2
 80010ca:	613b      	str	r3, [r7, #16]
		signature_len = (msg->incompat_flags & MAVLINK_IFLAG_SIGNED)?MAVLINK_SIGNATURE_BLOCK_LEN:0;
 80010cc:	683b      	ldr	r3, [r7, #0]
 80010ce:	791b      	ldrb	r3, [r3, #4]
 80010d0:	f003 0301 	and.w	r3, r3, #1
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d001      	beq.n	80010dc <mavlink_msg_to_send_buffer+0x164>
 80010d8:	230d      	movs	r3, #13
 80010da:	e000      	b.n	80010de <mavlink_msg_to_send_buffer+0x166>
 80010dc:	2300      	movs	r3, #0
 80010de:	75fb      	strb	r3, [r7, #23]
	}
	ck[0] = (uint8_t)(msg->checksum & 0xFF);
 80010e0:	683b      	ldr	r3, [r7, #0]
 80010e2:	881b      	ldrh	r3, [r3, #0]
 80010e4:	b29b      	uxth	r3, r3
 80010e6:	b2da      	uxtb	r2, r3
 80010e8:	693b      	ldr	r3, [r7, #16]
 80010ea:	701a      	strb	r2, [r3, #0]
	ck[1] = (uint8_t)(msg->checksum >> 8);
 80010ec:	683b      	ldr	r3, [r7, #0]
 80010ee:	881b      	ldrh	r3, [r3, #0]
 80010f0:	b29b      	uxth	r3, r3
 80010f2:	0a1b      	lsrs	r3, r3, #8
 80010f4:	b29a      	uxth	r2, r3
 80010f6:	693b      	ldr	r3, [r7, #16]
 80010f8:	3301      	adds	r3, #1
 80010fa:	b2d2      	uxtb	r2, r2
 80010fc:	701a      	strb	r2, [r3, #0]
	if (signature_len > 0) {
 80010fe:	7dfb      	ldrb	r3, [r7, #23]
 8001100:	2b00      	cmp	r3, #0
 8001102:	d008      	beq.n	8001116 <mavlink_msg_to_send_buffer+0x19e>
		memcpy(&ck[2], msg->signature, signature_len);
 8001104:	693b      	ldr	r3, [r7, #16]
 8001106:	1c98      	adds	r0, r3, #2
 8001108:	683b      	ldr	r3, [r7, #0]
 800110a:	f503 738b 	add.w	r3, r3, #278	; 0x116
 800110e:	7dfa      	ldrb	r2, [r7, #23]
 8001110:	4619      	mov	r1, r3
 8001112:	f002 fec3 	bl	8003e9c <memcpy>
	}

	return header_len + 1 + 2 + (uint16_t)length + (uint16_t)signature_len;
 8001116:	7dbb      	ldrb	r3, [r7, #22]
 8001118:	b29a      	uxth	r2, r3
 800111a:	7bfb      	ldrb	r3, [r7, #15]
 800111c:	b29b      	uxth	r3, r3
 800111e:	4413      	add	r3, r2
 8001120:	b29a      	uxth	r2, r3
 8001122:	7dfb      	ldrb	r3, [r7, #23]
 8001124:	b29b      	uxth	r3, r3
 8001126:	4413      	add	r3, r2
 8001128:	b29b      	uxth	r3, r3
 800112a:	3303      	adds	r3, #3
 800112c:	b29b      	uxth	r3, r3
}
 800112e:	4618      	mov	r0, r3
 8001130:	3718      	adds	r7, #24
 8001132:	46bd      	mov	sp, r7
 8001134:	bd80      	pop	{r7, pc}

08001136 <mavlink_msg_heartbeat_pack>:
 * @param time  Time from boot of system
 * @return length of the message in bytes (excluding serial stream start sign)
 */
static inline uint16_t mavlink_msg_heartbeat_pack(uint8_t system_id, uint8_t component_id, mavlink_message_t* msg,
                               uint8_t mode, uint32_t time)
{
 8001136:	b580      	push	{r7, lr}
 8001138:	b086      	sub	sp, #24
 800113a:	af02      	add	r7, sp, #8
 800113c:	603a      	str	r2, [r7, #0]
 800113e:	461a      	mov	r2, r3
 8001140:	4603      	mov	r3, r0
 8001142:	71fb      	strb	r3, [r7, #7]
 8001144:	460b      	mov	r3, r1
 8001146:	71bb      	strb	r3, [r7, #6]
 8001148:	4613      	mov	r3, r2
 800114a:	717b      	strb	r3, [r7, #5]
    _mav_put_uint8_t(buf, 4, mode);

        memcpy(_MAV_PAYLOAD_NON_CONST(msg), buf, MAVLINK_MSG_ID_HEARTBEAT_LEN);
#else
    mavlink_heartbeat_t packet;
    packet.time = time;
 800114c:	69bb      	ldr	r3, [r7, #24]
 800114e:	60bb      	str	r3, [r7, #8]
    packet.mode = mode;
 8001150:	797b      	ldrb	r3, [r7, #5]
 8001152:	733b      	strb	r3, [r7, #12]

        memcpy(_MAV_PAYLOAD_NON_CONST(msg), &packet, MAVLINK_MSG_ID_HEARTBEAT_LEN);
 8001154:	683b      	ldr	r3, [r7, #0]
 8001156:	330c      	adds	r3, #12
 8001158:	f107 0108 	add.w	r1, r7, #8
 800115c:	2205      	movs	r2, #5
 800115e:	4618      	mov	r0, r3
 8001160:	f002 fe9c 	bl	8003e9c <memcpy>
#endif

    msg->msgid = MAVLINK_MSG_ID_HEARTBEAT;
 8001164:	683b      	ldr	r3, [r7, #0]
 8001166:	2200      	movs	r2, #0
 8001168:	725a      	strb	r2, [r3, #9]
 800116a:	2200      	movs	r2, #0
 800116c:	729a      	strb	r2, [r3, #10]
 800116e:	2200      	movs	r2, #0
 8001170:	72da      	strb	r2, [r3, #11]
    return mavlink_finalize_message(msg, system_id, component_id, MAVLINK_MSG_ID_HEARTBEAT_MIN_LEN, MAVLINK_MSG_ID_HEARTBEAT_LEN, MAVLINK_MSG_ID_HEARTBEAT_CRC);
 8001172:	79ba      	ldrb	r2, [r7, #6]
 8001174:	79f9      	ldrb	r1, [r7, #7]
 8001176:	2389      	movs	r3, #137	; 0x89
 8001178:	9301      	str	r3, [sp, #4]
 800117a:	2305      	movs	r3, #5
 800117c:	9300      	str	r3, [sp, #0]
 800117e:	2305      	movs	r3, #5
 8001180:	6838      	ldr	r0, [r7, #0]
 8001182:	f7ff fedb 	bl	8000f3c <mavlink_finalize_message>
 8001186:	4603      	mov	r3, r0
}
 8001188:	4618      	mov	r0, r3
 800118a:	3710      	adds	r7, #16
 800118c:	46bd      	mov	sp, r7
 800118e:	bd80      	pop	{r7, pc}

08001190 <mavlink_msg_speed_setpoint_pack>:
 * @param setpoint_z  Speed setpoint in z direction
 * @return length of the message in bytes (excluding serial stream start sign)
 */
static inline uint16_t mavlink_msg_speed_setpoint_pack(uint8_t system_id, uint8_t component_id, mavlink_message_t* msg,
                               uint8_t mode, float setpoint_x, float setpoint_y, float setpoint_z)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b08c      	sub	sp, #48	; 0x30
 8001194:	af02      	add	r7, sp, #8
 8001196:	613a      	str	r2, [r7, #16]
 8001198:	461a      	mov	r2, r3
 800119a:	ed87 0a03 	vstr	s0, [r7, #12]
 800119e:	edc7 0a02 	vstr	s1, [r7, #8]
 80011a2:	ed87 1a01 	vstr	s2, [r7, #4]
 80011a6:	4603      	mov	r3, r0
 80011a8:	75fb      	strb	r3, [r7, #23]
 80011aa:	460b      	mov	r3, r1
 80011ac:	75bb      	strb	r3, [r7, #22]
 80011ae:	4613      	mov	r3, r2
 80011b0:	757b      	strb	r3, [r7, #21]
    _mav_put_uint8_t(buf, 12, mode);

        memcpy(_MAV_PAYLOAD_NON_CONST(msg), buf, MAVLINK_MSG_ID_SPEED_SETPOINT_LEN);
#else
    mavlink_speed_setpoint_t packet;
    packet.setpoint_x = setpoint_x;
 80011b2:	68fb      	ldr	r3, [r7, #12]
 80011b4:	61bb      	str	r3, [r7, #24]
    packet.setpoint_y = setpoint_y;
 80011b6:	68bb      	ldr	r3, [r7, #8]
 80011b8:	61fb      	str	r3, [r7, #28]
    packet.setpoint_z = setpoint_z;
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	623b      	str	r3, [r7, #32]
    packet.mode = mode;
 80011be:	7d7b      	ldrb	r3, [r7, #21]
 80011c0:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24

        memcpy(_MAV_PAYLOAD_NON_CONST(msg), &packet, MAVLINK_MSG_ID_SPEED_SETPOINT_LEN);
 80011c4:	693b      	ldr	r3, [r7, #16]
 80011c6:	330c      	adds	r3, #12
 80011c8:	f107 0118 	add.w	r1, r7, #24
 80011cc:	220d      	movs	r2, #13
 80011ce:	4618      	mov	r0, r3
 80011d0:	f002 fe64 	bl	8003e9c <memcpy>
#endif

    msg->msgid = MAVLINK_MSG_ID_SPEED_SETPOINT;
 80011d4:	693b      	ldr	r3, [r7, #16]
 80011d6:	2200      	movs	r2, #0
 80011d8:	f042 0202 	orr.w	r2, r2, #2
 80011dc:	725a      	strb	r2, [r3, #9]
 80011de:	2200      	movs	r2, #0
 80011e0:	729a      	strb	r2, [r3, #10]
 80011e2:	2200      	movs	r2, #0
 80011e4:	72da      	strb	r2, [r3, #11]
    return mavlink_finalize_message(msg, system_id, component_id, MAVLINK_MSG_ID_SPEED_SETPOINT_MIN_LEN, MAVLINK_MSG_ID_SPEED_SETPOINT_LEN, MAVLINK_MSG_ID_SPEED_SETPOINT_CRC);
 80011e6:	7dba      	ldrb	r2, [r7, #22]
 80011e8:	7df9      	ldrb	r1, [r7, #23]
 80011ea:	23ef      	movs	r3, #239	; 0xef
 80011ec:	9301      	str	r3, [sp, #4]
 80011ee:	230d      	movs	r3, #13
 80011f0:	9300      	str	r3, [sp, #0]
 80011f2:	230d      	movs	r3, #13
 80011f4:	6938      	ldr	r0, [r7, #16]
 80011f6:	f7ff fea1 	bl	8000f3c <mavlink_finalize_message>
 80011fa:	4603      	mov	r3, r0
}
 80011fc:	4618      	mov	r0, r3
 80011fe:	3728      	adds	r7, #40	; 0x28
 8001200:	46bd      	mov	sp, r7
 8001202:	bd80      	pop	{r7, pc}

08001204 <mavlink_msg_speed_setpoint_encode>:
 * @param component_id ID of this component (e.g. 200 for IMU)
 * @param msg The MAVLink message to compress the data into
 * @param speed_setpoint C-struct to read the message contents from
 */
static inline uint16_t mavlink_msg_speed_setpoint_encode(uint8_t system_id, uint8_t component_id, mavlink_message_t* msg, const mavlink_speed_setpoint_t* speed_setpoint)
{
 8001204:	b5b0      	push	{r4, r5, r7, lr}
 8001206:	b084      	sub	sp, #16
 8001208:	af00      	add	r7, sp, #0
 800120a:	60ba      	str	r2, [r7, #8]
 800120c:	607b      	str	r3, [r7, #4]
 800120e:	4603      	mov	r3, r0
 8001210:	73fb      	strb	r3, [r7, #15]
 8001212:	460b      	mov	r3, r1
 8001214:	73bb      	strb	r3, [r7, #14]
    return mavlink_msg_speed_setpoint_pack(system_id, component_id, msg, speed_setpoint->mode, speed_setpoint->setpoint_x, speed_setpoint->setpoint_y, speed_setpoint->setpoint_z);
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	7b1d      	ldrb	r5, [r3, #12]
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	681a      	ldr	r2, [r3, #0]
 800121e:	4613      	mov	r3, r2
 8001220:	461a      	mov	r2, r3
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	6859      	ldr	r1, [r3, #4]
 8001226:	460b      	mov	r3, r1
 8001228:	4619      	mov	r1, r3
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	689b      	ldr	r3, [r3, #8]
 800122e:	7bbc      	ldrb	r4, [r7, #14]
 8001230:	7bf8      	ldrb	r0, [r7, #15]
 8001232:	ee01 3a10 	vmov	s2, r3
 8001236:	ee00 1a90 	vmov	s1, r1
 800123a:	ee00 2a10 	vmov	s0, r2
 800123e:	462b      	mov	r3, r5
 8001240:	68ba      	ldr	r2, [r7, #8]
 8001242:	4621      	mov	r1, r4
 8001244:	f7ff ffa4 	bl	8001190 <mavlink_msg_speed_setpoint_pack>
 8001248:	4603      	mov	r3, r0
}
 800124a:	4618      	mov	r0, r3
 800124c:	3710      	adds	r7, #16
 800124e:	46bd      	mov	sp, r7
 8001250:	bdb0      	pop	{r4, r5, r7, pc}
	...

08001254 <mouseDriver_init>:
static uint32_t actualTime = 0;
static mavlink_speed_info_t actualSpeed;
static mavlink_speed_setpoint_t actualSpeedSetpoint;


void mouseDriver_init(void){
 8001254:	b480      	push	{r7}
 8001256:	af00      	add	r7, sp, #0
	actualTime = 0;
 8001258:	4b12      	ldr	r3, [pc, #72]	; (80012a4 <mouseDriver_init+0x50>)
 800125a:	2200      	movs	r2, #0
 800125c:	601a      	str	r2, [r3, #0]
	actualSpeed.mode = MOUSE_MODE_STOP;
 800125e:	4b12      	ldr	r3, [pc, #72]	; (80012a8 <mouseDriver_init+0x54>)
 8001260:	2200      	movs	r2, #0
 8001262:	741a      	strb	r2, [r3, #16]
	actualSpeed.speed_x = 0;
 8001264:	4b10      	ldr	r3, [pc, #64]	; (80012a8 <mouseDriver_init+0x54>)
 8001266:	f04f 0200 	mov.w	r2, #0
 800126a:	605a      	str	r2, [r3, #4]
	actualSpeed.speed_y = 0;
 800126c:	4b0e      	ldr	r3, [pc, #56]	; (80012a8 <mouseDriver_init+0x54>)
 800126e:	f04f 0200 	mov.w	r2, #0
 8001272:	609a      	str	r2, [r3, #8]
	actualSpeed.speed_z = 0;
 8001274:	4b0c      	ldr	r3, [pc, #48]	; (80012a8 <mouseDriver_init+0x54>)
 8001276:	f04f 0200 	mov.w	r2, #0
 800127a:	60da      	str	r2, [r3, #12]
	actualSpeedSetpoint.mode = MOUSE_MODE_STOP;
 800127c:	4b0b      	ldr	r3, [pc, #44]	; (80012ac <mouseDriver_init+0x58>)
 800127e:	2200      	movs	r2, #0
 8001280:	731a      	strb	r2, [r3, #12]
	actualSpeedSetpoint.setpoint_x = 0;
 8001282:	4b0a      	ldr	r3, [pc, #40]	; (80012ac <mouseDriver_init+0x58>)
 8001284:	f04f 0200 	mov.w	r2, #0
 8001288:	601a      	str	r2, [r3, #0]
	actualSpeedSetpoint.setpoint_y = 0;
 800128a:	4b08      	ldr	r3, [pc, #32]	; (80012ac <mouseDriver_init+0x58>)
 800128c:	f04f 0200 	mov.w	r2, #0
 8001290:	605a      	str	r2, [r3, #4]
	actualSpeedSetpoint.setpoint_z = 0;
 8001292:	4b06      	ldr	r3, [pc, #24]	; (80012ac <mouseDriver_init+0x58>)
 8001294:	f04f 0200 	mov.w	r2, #0
 8001298:	609a      	str	r2, [r3, #8]
}
 800129a:	bf00      	nop
 800129c:	46bd      	mov	sp, r7
 800129e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a2:	4770      	bx	lr
 80012a4:	20000028 	.word	0x20000028
 80012a8:	2000002c 	.word	0x2000002c
 80012ac:	20000040 	.word	0x20000040

080012b0 <mouseDriver_sendMsg>:
	default:
		break;
	};
}

void mouseDriver_sendMsg(uint32_t msgid){
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b0d8      	sub	sp, #352	; 0x160
 80012b4:	af02      	add	r7, sp, #8
 80012b6:	1d3b      	adds	r3, r7, #4
 80012b8:	6018      	str	r0, [r3, #0]
	uint8_t outBuffer[BUFFER_SIZE];
	mavlink_message_t outmsg;
	uint32_t len;
	outmsg.msgid = -1;
 80012ba:	f107 0308 	add.w	r3, r7, #8
 80012be:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80012c2:	725a      	strb	r2, [r3, #9]
 80012c4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80012c8:	729a      	strb	r2, [r3, #10]
 80012ca:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80012ce:	72da      	strb	r2, [r3, #11]

	switch(msgid){
 80012d0:	1d3b      	adds	r3, r7, #4
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d002      	beq.n	80012de <mouseDriver_sendMsg+0x2e>
 80012d8:	2b02      	cmp	r3, #2
 80012da:	d01f      	beq.n	800131c <mouseDriver_sendMsg+0x6c>
		mavlink_msg_speed_setpoint_encode(SYS_ID,COMP_ID, &outmsg, &actualSpeedSetpoint);
		len = mavlink_msg_to_send_buffer(outBuffer, &outmsg);
		main_transmitBuffer(outBuffer, (uint32_t)len);
		break;
	default:
		break;
 80012dc:	e038      	b.n	8001350 <mouseDriver_sendMsg+0xa0>
		mavlink_msg_heartbeat_pack(SYS_ID,COMP_ID, &outmsg, actualSpeedSetpoint.mode, actualTime);
 80012de:	4b1f      	ldr	r3, [pc, #124]	; (800135c <mouseDriver_sendMsg+0xac>)
 80012e0:	7b19      	ldrb	r1, [r3, #12]
 80012e2:	4b1f      	ldr	r3, [pc, #124]	; (8001360 <mouseDriver_sendMsg+0xb0>)
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	f107 0208 	add.w	r2, r7, #8
 80012ea:	9300      	str	r3, [sp, #0]
 80012ec:	460b      	mov	r3, r1
 80012ee:	2100      	movs	r1, #0
 80012f0:	2000      	movs	r0, #0
 80012f2:	f7ff ff20 	bl	8001136 <mavlink_msg_heartbeat_pack>
		len = mavlink_msg_to_send_buffer(outBuffer, &outmsg);
 80012f6:	f107 0208 	add.w	r2, r7, #8
 80012fa:	f507 7396 	add.w	r3, r7, #300	; 0x12c
 80012fe:	4611      	mov	r1, r2
 8001300:	4618      	mov	r0, r3
 8001302:	f7ff fe39 	bl	8000f78 <mavlink_msg_to_send_buffer>
 8001306:	4603      	mov	r3, r0
 8001308:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
		main_transmitBuffer(outBuffer, (uint32_t)len);
 800130c:	f507 7396 	add.w	r3, r7, #300	; 0x12c
 8001310:	f8d7 1154 	ldr.w	r1, [r7, #340]	; 0x154
 8001314:	4618      	mov	r0, r3
 8001316:	f000 f825 	bl	8001364 <main_transmitBuffer>
		break;
 800131a:	e019      	b.n	8001350 <mouseDriver_sendMsg+0xa0>
		mavlink_msg_speed_setpoint_encode(SYS_ID,COMP_ID, &outmsg, &actualSpeedSetpoint);
 800131c:	f107 0208 	add.w	r2, r7, #8
 8001320:	4b0e      	ldr	r3, [pc, #56]	; (800135c <mouseDriver_sendMsg+0xac>)
 8001322:	2100      	movs	r1, #0
 8001324:	2000      	movs	r0, #0
 8001326:	f7ff ff6d 	bl	8001204 <mavlink_msg_speed_setpoint_encode>
		len = mavlink_msg_to_send_buffer(outBuffer, &outmsg);
 800132a:	f107 0208 	add.w	r2, r7, #8
 800132e:	f507 7396 	add.w	r3, r7, #300	; 0x12c
 8001332:	4611      	mov	r1, r2
 8001334:	4618      	mov	r0, r3
 8001336:	f7ff fe1f 	bl	8000f78 <mavlink_msg_to_send_buffer>
 800133a:	4603      	mov	r3, r0
 800133c:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
		main_transmitBuffer(outBuffer, (uint32_t)len);
 8001340:	f507 7396 	add.w	r3, r7, #300	; 0x12c
 8001344:	f8d7 1154 	ldr.w	r1, [r7, #340]	; 0x154
 8001348:	4618      	mov	r0, r3
 800134a:	f000 f80b 	bl	8001364 <main_transmitBuffer>
		break;
 800134e:	bf00      	nop
	}
}
 8001350:	bf00      	nop
 8001352:	f507 77ac 	add.w	r7, r7, #344	; 0x158
 8001356:	46bd      	mov	sp, r7
 8001358:	bd80      	pop	{r7, pc}
 800135a:	bf00      	nop
 800135c:	20000040 	.word	0x20000040
 8001360:	20000028 	.word	0x20000028

08001364 <main_transmitBuffer>:
void SystemClock_Config(void);
static void MX_GPIO_Init(void);
static void MX_USART2_UART_Init(void);

/* USER CODE BEGIN PFP */
void main_transmitBuffer(uint8_t* outBuffer, const uint32_t size){
 8001364:	b580      	push	{r7, lr}
 8001366:	b082      	sub	sp, #8
 8001368:	af00      	add	r7, sp, #0
 800136a:	6078      	str	r0, [r7, #4]
 800136c:	6039      	str	r1, [r7, #0]
	HAL_UART_Transmit(&huart2, outBuffer, size, TIMEOUT);
 800136e:	683b      	ldr	r3, [r7, #0]
 8001370:	b29a      	uxth	r2, r3
 8001372:	230f      	movs	r3, #15
 8001374:	6879      	ldr	r1, [r7, #4]
 8001376:	4803      	ldr	r0, [pc, #12]	; (8001384 <main_transmitBuffer+0x20>)
 8001378:	f002 f860 	bl	800343c <HAL_UART_Transmit>
}
 800137c:	bf00      	nop
 800137e:	3708      	adds	r7, #8
 8001380:	46bd      	mov	sp, r7
 8001382:	bd80      	pop	{r7, pc}
 8001384:	200000b0 	.word	0x200000b0

08001388 <main_receiveMsg>:
void main_receiveMsg (void){
 8001388:	b480      	push	{r7}
 800138a:	af00      	add	r7, sp, #0
	mavlink_status_t msgStatus;
	while(HAL_UART_Receive(&huart2, &c, 1, 5) == HAL_BUSY){
		if(mavlink_parse_char(0, c, &inmsg, &msgStatus))
			mouseDriver_readMsg(inmsg);
	}*/
}
 800138c:	bf00      	nop
 800138e:	46bd      	mov	sp, r7
 8001390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001394:	4770      	bx	lr

08001396 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001396:	b580      	push	{r7, lr}
 8001398:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800139a:	f000 fa1b 	bl	80017d4 <HAL_Init>

  /* USER CODE BEGIN Init */
	mouseDriver_init();
 800139e:	f7ff ff59 	bl	8001254 <mouseDriver_init>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80013a2:	f000 f80d 	bl	80013c0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80013a6:	f000 f8b1 	bl	800150c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80013aa:	f000 f87f 	bl	80014ac <MX_USART2_UART_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  main_receiveMsg();
 80013ae:	f7ff ffeb 	bl	8001388 <main_receiveMsg>
	  mouseDriver_sendMsg(MAVLINK_MSG_ID_HEARTBEAT);
 80013b2:	2000      	movs	r0, #0
 80013b4:	f7ff ff7c 	bl	80012b0 <mouseDriver_sendMsg>
	  mouseDriver_sendMsg(MAVLINK_MSG_ID_SPEED_SETPOINT);
 80013b8:	2002      	movs	r0, #2
 80013ba:	f7ff ff79 	bl	80012b0 <mouseDriver_sendMsg>
	  main_receiveMsg();
 80013be:	e7f6      	b.n	80013ae <main+0x18>

080013c0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b0b8      	sub	sp, #224	; 0xe0
 80013c4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013c6:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80013ca:	2244      	movs	r2, #68	; 0x44
 80013cc:	2100      	movs	r1, #0
 80013ce:	4618      	mov	r0, r3
 80013d0:	f002 fd6f 	bl	8003eb2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013d4:	f107 0388 	add.w	r3, r7, #136	; 0x88
 80013d8:	2200      	movs	r2, #0
 80013da:	601a      	str	r2, [r3, #0]
 80013dc:	605a      	str	r2, [r3, #4]
 80013de:	609a      	str	r2, [r3, #8]
 80013e0:	60da      	str	r2, [r3, #12]
 80013e2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80013e4:	463b      	mov	r3, r7
 80013e6:	2288      	movs	r2, #136	; 0x88
 80013e8:	2100      	movs	r1, #0
 80013ea:	4618      	mov	r0, r3
 80013ec:	f002 fd61 	bl	8003eb2 <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80013f0:	2302      	movs	r3, #2
 80013f2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80013f6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80013fa:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80013fe:	2310      	movs	r3, #16
 8001400:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001404:	2302      	movs	r3, #2
 8001406:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800140a:	2302      	movs	r3, #2
 800140c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001410:	2301      	movs	r3, #1
 8001412:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 10;
 8001416:	230a      	movs	r3, #10
 8001418:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800141c:	2307      	movs	r3, #7
 800141e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001422:	2302      	movs	r3, #2
 8001424:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001428:	2302      	movs	r3, #2
 800142a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800142e:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001432:	4618      	mov	r0, r3
 8001434:	f000 fd50 	bl	8001ed8 <HAL_RCC_OscConfig>
 8001438:	4603      	mov	r3, r0
 800143a:	2b00      	cmp	r3, #0
 800143c:	d001      	beq.n	8001442 <SystemClock_Config+0x82>
  {
    Error_Handler();
 800143e:	f000 f8cd 	bl	80015dc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001442:	230f      	movs	r3, #15
 8001444:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001448:	2303      	movs	r3, #3
 800144a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800144e:	2300      	movs	r3, #0
 8001450:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001454:	2300      	movs	r3, #0
 8001456:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800145a:	2300      	movs	r3, #0
 800145c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001460:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8001464:	2104      	movs	r1, #4
 8001466:	4618      	mov	r0, r3
 8001468:	f001 f8e6 	bl	8002638 <HAL_RCC_ClockConfig>
 800146c:	4603      	mov	r3, r0
 800146e:	2b00      	cmp	r3, #0
 8001470:	d001      	beq.n	8001476 <SystemClock_Config+0xb6>
  {
    Error_Handler();
 8001472:	f000 f8b3 	bl	80015dc <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001476:	2302      	movs	r3, #2
 8001478:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800147a:	2300      	movs	r3, #0
 800147c:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800147e:	463b      	mov	r3, r7
 8001480:	4618      	mov	r0, r3
 8001482:	f001 fadd 	bl	8002a40 <HAL_RCCEx_PeriphCLKConfig>
 8001486:	4603      	mov	r3, r0
 8001488:	2b00      	cmp	r3, #0
 800148a:	d001      	beq.n	8001490 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 800148c:	f000 f8a6 	bl	80015dc <Error_Handler>
  }
  /** Configure the main internal regulator output voltage 
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001490:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001494:	f000 fcca 	bl	8001e2c <HAL_PWREx_ControlVoltageScaling>
 8001498:	4603      	mov	r3, r0
 800149a:	2b00      	cmp	r3, #0
 800149c:	d001      	beq.n	80014a2 <SystemClock_Config+0xe2>
  {
    Error_Handler();
 800149e:	f000 f89d 	bl	80015dc <Error_Handler>
  }
}
 80014a2:	bf00      	nop
 80014a4:	37e0      	adds	r7, #224	; 0xe0
 80014a6:	46bd      	mov	sp, r7
 80014a8:	bd80      	pop	{r7, pc}
	...

080014ac <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80014b0:	4b14      	ldr	r3, [pc, #80]	; (8001504 <MX_USART2_UART_Init+0x58>)
 80014b2:	4a15      	ldr	r2, [pc, #84]	; (8001508 <MX_USART2_UART_Init+0x5c>)
 80014b4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80014b6:	4b13      	ldr	r3, [pc, #76]	; (8001504 <MX_USART2_UART_Init+0x58>)
 80014b8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80014bc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80014be:	4b11      	ldr	r3, [pc, #68]	; (8001504 <MX_USART2_UART_Init+0x58>)
 80014c0:	2200      	movs	r2, #0
 80014c2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80014c4:	4b0f      	ldr	r3, [pc, #60]	; (8001504 <MX_USART2_UART_Init+0x58>)
 80014c6:	2200      	movs	r2, #0
 80014c8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80014ca:	4b0e      	ldr	r3, [pc, #56]	; (8001504 <MX_USART2_UART_Init+0x58>)
 80014cc:	2200      	movs	r2, #0
 80014ce:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80014d0:	4b0c      	ldr	r3, [pc, #48]	; (8001504 <MX_USART2_UART_Init+0x58>)
 80014d2:	220c      	movs	r2, #12
 80014d4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80014d6:	4b0b      	ldr	r3, [pc, #44]	; (8001504 <MX_USART2_UART_Init+0x58>)
 80014d8:	2200      	movs	r2, #0
 80014da:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80014dc:	4b09      	ldr	r3, [pc, #36]	; (8001504 <MX_USART2_UART_Init+0x58>)
 80014de:	2200      	movs	r2, #0
 80014e0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80014e2:	4b08      	ldr	r3, [pc, #32]	; (8001504 <MX_USART2_UART_Init+0x58>)
 80014e4:	2200      	movs	r2, #0
 80014e6:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80014e8:	4b06      	ldr	r3, [pc, #24]	; (8001504 <MX_USART2_UART_Init+0x58>)
 80014ea:	2200      	movs	r2, #0
 80014ec:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80014ee:	4805      	ldr	r0, [pc, #20]	; (8001504 <MX_USART2_UART_Init+0x58>)
 80014f0:	f001 ff56 	bl	80033a0 <HAL_UART_Init>
 80014f4:	4603      	mov	r3, r0
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d001      	beq.n	80014fe <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80014fa:	f000 f86f 	bl	80015dc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80014fe:	bf00      	nop
 8001500:	bd80      	pop	{r7, pc}
 8001502:	bf00      	nop
 8001504:	200000b0 	.word	0x200000b0
 8001508:	40004400 	.word	0x40004400

0800150c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	b08a      	sub	sp, #40	; 0x28
 8001510:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001512:	f107 0314 	add.w	r3, r7, #20
 8001516:	2200      	movs	r2, #0
 8001518:	601a      	str	r2, [r3, #0]
 800151a:	605a      	str	r2, [r3, #4]
 800151c:	609a      	str	r2, [r3, #8]
 800151e:	60da      	str	r2, [r3, #12]
 8001520:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001522:	4b2b      	ldr	r3, [pc, #172]	; (80015d0 <MX_GPIO_Init+0xc4>)
 8001524:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001526:	4a2a      	ldr	r2, [pc, #168]	; (80015d0 <MX_GPIO_Init+0xc4>)
 8001528:	f043 0304 	orr.w	r3, r3, #4
 800152c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800152e:	4b28      	ldr	r3, [pc, #160]	; (80015d0 <MX_GPIO_Init+0xc4>)
 8001530:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001532:	f003 0304 	and.w	r3, r3, #4
 8001536:	613b      	str	r3, [r7, #16]
 8001538:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800153a:	4b25      	ldr	r3, [pc, #148]	; (80015d0 <MX_GPIO_Init+0xc4>)
 800153c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800153e:	4a24      	ldr	r2, [pc, #144]	; (80015d0 <MX_GPIO_Init+0xc4>)
 8001540:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001544:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001546:	4b22      	ldr	r3, [pc, #136]	; (80015d0 <MX_GPIO_Init+0xc4>)
 8001548:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800154a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800154e:	60fb      	str	r3, [r7, #12]
 8001550:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001552:	4b1f      	ldr	r3, [pc, #124]	; (80015d0 <MX_GPIO_Init+0xc4>)
 8001554:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001556:	4a1e      	ldr	r2, [pc, #120]	; (80015d0 <MX_GPIO_Init+0xc4>)
 8001558:	f043 0301 	orr.w	r3, r3, #1
 800155c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800155e:	4b1c      	ldr	r3, [pc, #112]	; (80015d0 <MX_GPIO_Init+0xc4>)
 8001560:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001562:	f003 0301 	and.w	r3, r3, #1
 8001566:	60bb      	str	r3, [r7, #8]
 8001568:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800156a:	4b19      	ldr	r3, [pc, #100]	; (80015d0 <MX_GPIO_Init+0xc4>)
 800156c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800156e:	4a18      	ldr	r2, [pc, #96]	; (80015d0 <MX_GPIO_Init+0xc4>)
 8001570:	f043 0302 	orr.w	r3, r3, #2
 8001574:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001576:	4b16      	ldr	r3, [pc, #88]	; (80015d0 <MX_GPIO_Init+0xc4>)
 8001578:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800157a:	f003 0302 	and.w	r3, r3, #2
 800157e:	607b      	str	r3, [r7, #4]
 8001580:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001582:	2200      	movs	r2, #0
 8001584:	2120      	movs	r1, #32
 8001586:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800158a:	f000 fc29 	bl	8001de0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800158e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001592:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001594:	4b0f      	ldr	r3, [pc, #60]	; (80015d4 <MX_GPIO_Init+0xc8>)
 8001596:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001598:	2300      	movs	r3, #0
 800159a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800159c:	f107 0314 	add.w	r3, r7, #20
 80015a0:	4619      	mov	r1, r3
 80015a2:	480d      	ldr	r0, [pc, #52]	; (80015d8 <MX_GPIO_Init+0xcc>)
 80015a4:	f000 fa74 	bl	8001a90 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80015a8:	2320      	movs	r3, #32
 80015aa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015ac:	2301      	movs	r3, #1
 80015ae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015b0:	2300      	movs	r3, #0
 80015b2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015b4:	2300      	movs	r3, #0
 80015b6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80015b8:	f107 0314 	add.w	r3, r7, #20
 80015bc:	4619      	mov	r1, r3
 80015be:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80015c2:	f000 fa65 	bl	8001a90 <HAL_GPIO_Init>

}
 80015c6:	bf00      	nop
 80015c8:	3728      	adds	r7, #40	; 0x28
 80015ca:	46bd      	mov	sp, r7
 80015cc:	bd80      	pop	{r7, pc}
 80015ce:	bf00      	nop
 80015d0:	40021000 	.word	0x40021000
 80015d4:	10210000 	.word	0x10210000
 80015d8:	48000800 	.word	0x48000800

080015dc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80015dc:	b480      	push	{r7}
 80015de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80015e0:	bf00      	nop
 80015e2:	46bd      	mov	sp, r7
 80015e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e8:	4770      	bx	lr
	...

080015ec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80015ec:	b480      	push	{r7}
 80015ee:	b083      	sub	sp, #12
 80015f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015f2:	4b0f      	ldr	r3, [pc, #60]	; (8001630 <HAL_MspInit+0x44>)
 80015f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80015f6:	4a0e      	ldr	r2, [pc, #56]	; (8001630 <HAL_MspInit+0x44>)
 80015f8:	f043 0301 	orr.w	r3, r3, #1
 80015fc:	6613      	str	r3, [r2, #96]	; 0x60
 80015fe:	4b0c      	ldr	r3, [pc, #48]	; (8001630 <HAL_MspInit+0x44>)
 8001600:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001602:	f003 0301 	and.w	r3, r3, #1
 8001606:	607b      	str	r3, [r7, #4]
 8001608:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800160a:	4b09      	ldr	r3, [pc, #36]	; (8001630 <HAL_MspInit+0x44>)
 800160c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800160e:	4a08      	ldr	r2, [pc, #32]	; (8001630 <HAL_MspInit+0x44>)
 8001610:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001614:	6593      	str	r3, [r2, #88]	; 0x58
 8001616:	4b06      	ldr	r3, [pc, #24]	; (8001630 <HAL_MspInit+0x44>)
 8001618:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800161a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800161e:	603b      	str	r3, [r7, #0]
 8001620:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001622:	bf00      	nop
 8001624:	370c      	adds	r7, #12
 8001626:	46bd      	mov	sp, r7
 8001628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800162c:	4770      	bx	lr
 800162e:	bf00      	nop
 8001630:	40021000 	.word	0x40021000

08001634 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	b08a      	sub	sp, #40	; 0x28
 8001638:	af00      	add	r7, sp, #0
 800163a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800163c:	f107 0314 	add.w	r3, r7, #20
 8001640:	2200      	movs	r2, #0
 8001642:	601a      	str	r2, [r3, #0]
 8001644:	605a      	str	r2, [r3, #4]
 8001646:	609a      	str	r2, [r3, #8]
 8001648:	60da      	str	r2, [r3, #12]
 800164a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	4a17      	ldr	r2, [pc, #92]	; (80016b0 <HAL_UART_MspInit+0x7c>)
 8001652:	4293      	cmp	r3, r2
 8001654:	d128      	bne.n	80016a8 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001656:	4b17      	ldr	r3, [pc, #92]	; (80016b4 <HAL_UART_MspInit+0x80>)
 8001658:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800165a:	4a16      	ldr	r2, [pc, #88]	; (80016b4 <HAL_UART_MspInit+0x80>)
 800165c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001660:	6593      	str	r3, [r2, #88]	; 0x58
 8001662:	4b14      	ldr	r3, [pc, #80]	; (80016b4 <HAL_UART_MspInit+0x80>)
 8001664:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001666:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800166a:	613b      	str	r3, [r7, #16]
 800166c:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800166e:	4b11      	ldr	r3, [pc, #68]	; (80016b4 <HAL_UART_MspInit+0x80>)
 8001670:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001672:	4a10      	ldr	r2, [pc, #64]	; (80016b4 <HAL_UART_MspInit+0x80>)
 8001674:	f043 0301 	orr.w	r3, r3, #1
 8001678:	64d3      	str	r3, [r2, #76]	; 0x4c
 800167a:	4b0e      	ldr	r3, [pc, #56]	; (80016b4 <HAL_UART_MspInit+0x80>)
 800167c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800167e:	f003 0301 	and.w	r3, r3, #1
 8001682:	60fb      	str	r3, [r7, #12]
 8001684:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001686:	230c      	movs	r3, #12
 8001688:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800168a:	2302      	movs	r3, #2
 800168c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800168e:	2300      	movs	r3, #0
 8001690:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001692:	2303      	movs	r3, #3
 8001694:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001696:	2307      	movs	r3, #7
 8001698:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800169a:	f107 0314 	add.w	r3, r7, #20
 800169e:	4619      	mov	r1, r3
 80016a0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80016a4:	f000 f9f4 	bl	8001a90 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80016a8:	bf00      	nop
 80016aa:	3728      	adds	r7, #40	; 0x28
 80016ac:	46bd      	mov	sp, r7
 80016ae:	bd80      	pop	{r7, pc}
 80016b0:	40004400 	.word	0x40004400
 80016b4:	40021000 	.word	0x40021000

080016b8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80016b8:	b480      	push	{r7}
 80016ba:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80016bc:	bf00      	nop
 80016be:	46bd      	mov	sp, r7
 80016c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c4:	4770      	bx	lr

080016c6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80016c6:	b480      	push	{r7}
 80016c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80016ca:	e7fe      	b.n	80016ca <HardFault_Handler+0x4>

080016cc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80016cc:	b480      	push	{r7}
 80016ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80016d0:	e7fe      	b.n	80016d0 <MemManage_Handler+0x4>

080016d2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80016d2:	b480      	push	{r7}
 80016d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80016d6:	e7fe      	b.n	80016d6 <BusFault_Handler+0x4>

080016d8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80016d8:	b480      	push	{r7}
 80016da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80016dc:	e7fe      	b.n	80016dc <UsageFault_Handler+0x4>

080016de <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80016de:	b480      	push	{r7}
 80016e0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80016e2:	bf00      	nop
 80016e4:	46bd      	mov	sp, r7
 80016e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ea:	4770      	bx	lr

080016ec <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80016ec:	b480      	push	{r7}
 80016ee:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80016f0:	bf00      	nop
 80016f2:	46bd      	mov	sp, r7
 80016f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f8:	4770      	bx	lr

080016fa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80016fa:	b480      	push	{r7}
 80016fc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80016fe:	bf00      	nop
 8001700:	46bd      	mov	sp, r7
 8001702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001706:	4770      	bx	lr

08001708 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800170c:	f000 f8bc 	bl	8001888 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001710:	bf00      	nop
 8001712:	bd80      	pop	{r7, pc}

08001714 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001714:	b480      	push	{r7}
 8001716:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001718:	4b17      	ldr	r3, [pc, #92]	; (8001778 <SystemInit+0x64>)
 800171a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800171e:	4a16      	ldr	r2, [pc, #88]	; (8001778 <SystemInit+0x64>)
 8001720:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001724:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8001728:	4b14      	ldr	r3, [pc, #80]	; (800177c <SystemInit+0x68>)
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	4a13      	ldr	r2, [pc, #76]	; (800177c <SystemInit+0x68>)
 800172e:	f043 0301 	orr.w	r3, r3, #1
 8001732:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8001734:	4b11      	ldr	r3, [pc, #68]	; (800177c <SystemInit+0x68>)
 8001736:	2200      	movs	r2, #0
 8001738:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 800173a:	4b10      	ldr	r3, [pc, #64]	; (800177c <SystemInit+0x68>)
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	4a0f      	ldr	r2, [pc, #60]	; (800177c <SystemInit+0x68>)
 8001740:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8001744:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8001748:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 800174a:	4b0c      	ldr	r3, [pc, #48]	; (800177c <SystemInit+0x68>)
 800174c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001750:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001752:	4b0a      	ldr	r3, [pc, #40]	; (800177c <SystemInit+0x68>)
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	4a09      	ldr	r2, [pc, #36]	; (800177c <SystemInit+0x68>)
 8001758:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800175c:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 800175e:	4b07      	ldr	r3, [pc, #28]	; (800177c <SystemInit+0x68>)
 8001760:	2200      	movs	r2, #0
 8001762:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001764:	4b04      	ldr	r3, [pc, #16]	; (8001778 <SystemInit+0x64>)
 8001766:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800176a:	609a      	str	r2, [r3, #8]
#endif
}
 800176c:	bf00      	nop
 800176e:	46bd      	mov	sp, r7
 8001770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001774:	4770      	bx	lr
 8001776:	bf00      	nop
 8001778:	e000ed00 	.word	0xe000ed00
 800177c:	40021000 	.word	0x40021000

08001780 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001780:	f8df d034 	ldr.w	sp, [pc, #52]	; 80017b8 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8001784:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8001786:	e003      	b.n	8001790 <LoopCopyDataInit>

08001788 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8001788:	4b0c      	ldr	r3, [pc, #48]	; (80017bc <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800178a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 800178c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800178e:	3104      	adds	r1, #4

08001790 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8001790:	480b      	ldr	r0, [pc, #44]	; (80017c0 <LoopForever+0xa>)
	ldr	r3, =_edata
 8001792:	4b0c      	ldr	r3, [pc, #48]	; (80017c4 <LoopForever+0xe>)
	adds	r2, r0, r1
 8001794:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8001796:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001798:	d3f6      	bcc.n	8001788 <CopyDataInit>
	ldr	r2, =_sbss
 800179a:	4a0b      	ldr	r2, [pc, #44]	; (80017c8 <LoopForever+0x12>)
	b	LoopFillZerobss
 800179c:	e002      	b.n	80017a4 <LoopFillZerobss>

0800179e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800179e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80017a0:	f842 3b04 	str.w	r3, [r2], #4

080017a4 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80017a4:	4b09      	ldr	r3, [pc, #36]	; (80017cc <LoopForever+0x16>)
	cmp	r2, r3
 80017a6:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80017a8:	d3f9      	bcc.n	800179e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80017aa:	f7ff ffb3 	bl	8001714 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80017ae:	f002 fb51 	bl	8003e54 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80017b2:	f7ff fdf0 	bl	8001396 <main>

080017b6 <LoopForever>:

LoopForever:
    b LoopForever
 80017b6:	e7fe      	b.n	80017b6 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80017b8:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 80017bc:	08004034 	.word	0x08004034
	ldr	r0, =_sdata
 80017c0:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80017c4:	2000000c 	.word	0x2000000c
	ldr	r2, =_sbss
 80017c8:	2000000c 	.word	0x2000000c
	ldr	r3, = _ebss
 80017cc:	20000134 	.word	0x20000134

080017d0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80017d0:	e7fe      	b.n	80017d0 <ADC1_2_IRQHandler>
	...

080017d4 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	b082      	sub	sp, #8
 80017d8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80017da:	2300      	movs	r3, #0
 80017dc:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80017de:	4b0c      	ldr	r3, [pc, #48]	; (8001810 <HAL_Init+0x3c>)
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	4a0b      	ldr	r2, [pc, #44]	; (8001810 <HAL_Init+0x3c>)
 80017e4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80017e8:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80017ea:	2003      	movs	r0, #3
 80017ec:	f000 f91c 	bl	8001a28 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80017f0:	2000      	movs	r0, #0
 80017f2:	f000 f80f 	bl	8001814 <HAL_InitTick>
 80017f6:	4603      	mov	r3, r0
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d002      	beq.n	8001802 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80017fc:	2301      	movs	r3, #1
 80017fe:	71fb      	strb	r3, [r7, #7]
 8001800:	e001      	b.n	8001806 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001802:	f7ff fef3 	bl	80015ec <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001806:	79fb      	ldrb	r3, [r7, #7]
}
 8001808:	4618      	mov	r0, r3
 800180a:	3708      	adds	r7, #8
 800180c:	46bd      	mov	sp, r7
 800180e:	bd80      	pop	{r7, pc}
 8001810:	40022000 	.word	0x40022000

08001814 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001814:	b580      	push	{r7, lr}
 8001816:	b084      	sub	sp, #16
 8001818:	af00      	add	r7, sp, #0
 800181a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800181c:	2300      	movs	r3, #0
 800181e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001820:	4b16      	ldr	r3, [pc, #88]	; (800187c <HAL_InitTick+0x68>)
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	2b00      	cmp	r3, #0
 8001826:	d022      	beq.n	800186e <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001828:	4b15      	ldr	r3, [pc, #84]	; (8001880 <HAL_InitTick+0x6c>)
 800182a:	681a      	ldr	r2, [r3, #0]
 800182c:	4b13      	ldr	r3, [pc, #76]	; (800187c <HAL_InitTick+0x68>)
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001834:	fbb1 f3f3 	udiv	r3, r1, r3
 8001838:	fbb2 f3f3 	udiv	r3, r2, r3
 800183c:	4618      	mov	r0, r3
 800183e:	f000 f91a 	bl	8001a76 <HAL_SYSTICK_Config>
 8001842:	4603      	mov	r3, r0
 8001844:	2b00      	cmp	r3, #0
 8001846:	d10f      	bne.n	8001868 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	2b0f      	cmp	r3, #15
 800184c:	d809      	bhi.n	8001862 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800184e:	2200      	movs	r2, #0
 8001850:	6879      	ldr	r1, [r7, #4]
 8001852:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001856:	f000 f8f2 	bl	8001a3e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800185a:	4a0a      	ldr	r2, [pc, #40]	; (8001884 <HAL_InitTick+0x70>)
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	6013      	str	r3, [r2, #0]
 8001860:	e007      	b.n	8001872 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001862:	2301      	movs	r3, #1
 8001864:	73fb      	strb	r3, [r7, #15]
 8001866:	e004      	b.n	8001872 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001868:	2301      	movs	r3, #1
 800186a:	73fb      	strb	r3, [r7, #15]
 800186c:	e001      	b.n	8001872 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800186e:	2301      	movs	r3, #1
 8001870:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001872:	7bfb      	ldrb	r3, [r7, #15]
}
 8001874:	4618      	mov	r0, r3
 8001876:	3710      	adds	r7, #16
 8001878:	46bd      	mov	sp, r7
 800187a:	bd80      	pop	{r7, pc}
 800187c:	20000008 	.word	0x20000008
 8001880:	20000000 	.word	0x20000000
 8001884:	20000004 	.word	0x20000004

08001888 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001888:	b480      	push	{r7}
 800188a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800188c:	4b05      	ldr	r3, [pc, #20]	; (80018a4 <HAL_IncTick+0x1c>)
 800188e:	681a      	ldr	r2, [r3, #0]
 8001890:	4b05      	ldr	r3, [pc, #20]	; (80018a8 <HAL_IncTick+0x20>)
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	4413      	add	r3, r2
 8001896:	4a03      	ldr	r2, [pc, #12]	; (80018a4 <HAL_IncTick+0x1c>)
 8001898:	6013      	str	r3, [r2, #0]
}
 800189a:	bf00      	nop
 800189c:	46bd      	mov	sp, r7
 800189e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a2:	4770      	bx	lr
 80018a4:	20000130 	.word	0x20000130
 80018a8:	20000008 	.word	0x20000008

080018ac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80018ac:	b480      	push	{r7}
 80018ae:	af00      	add	r7, sp, #0
  return uwTick;
 80018b0:	4b03      	ldr	r3, [pc, #12]	; (80018c0 <HAL_GetTick+0x14>)
 80018b2:	681b      	ldr	r3, [r3, #0]
}
 80018b4:	4618      	mov	r0, r3
 80018b6:	46bd      	mov	sp, r7
 80018b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018bc:	4770      	bx	lr
 80018be:	bf00      	nop
 80018c0:	20000130 	.word	0x20000130

080018c4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018c4:	b480      	push	{r7}
 80018c6:	b085      	sub	sp, #20
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	f003 0307 	and.w	r3, r3, #7
 80018d2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80018d4:	4b0c      	ldr	r3, [pc, #48]	; (8001908 <__NVIC_SetPriorityGrouping+0x44>)
 80018d6:	68db      	ldr	r3, [r3, #12]
 80018d8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80018da:	68ba      	ldr	r2, [r7, #8]
 80018dc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80018e0:	4013      	ands	r3, r2
 80018e2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80018e4:	68fb      	ldr	r3, [r7, #12]
 80018e6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80018e8:	68bb      	ldr	r3, [r7, #8]
 80018ea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80018ec:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80018f0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80018f4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80018f6:	4a04      	ldr	r2, [pc, #16]	; (8001908 <__NVIC_SetPriorityGrouping+0x44>)
 80018f8:	68bb      	ldr	r3, [r7, #8]
 80018fa:	60d3      	str	r3, [r2, #12]
}
 80018fc:	bf00      	nop
 80018fe:	3714      	adds	r7, #20
 8001900:	46bd      	mov	sp, r7
 8001902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001906:	4770      	bx	lr
 8001908:	e000ed00 	.word	0xe000ed00

0800190c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800190c:	b480      	push	{r7}
 800190e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001910:	4b04      	ldr	r3, [pc, #16]	; (8001924 <__NVIC_GetPriorityGrouping+0x18>)
 8001912:	68db      	ldr	r3, [r3, #12]
 8001914:	0a1b      	lsrs	r3, r3, #8
 8001916:	f003 0307 	and.w	r3, r3, #7
}
 800191a:	4618      	mov	r0, r3
 800191c:	46bd      	mov	sp, r7
 800191e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001922:	4770      	bx	lr
 8001924:	e000ed00 	.word	0xe000ed00

08001928 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001928:	b480      	push	{r7}
 800192a:	b083      	sub	sp, #12
 800192c:	af00      	add	r7, sp, #0
 800192e:	4603      	mov	r3, r0
 8001930:	6039      	str	r1, [r7, #0]
 8001932:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001934:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001938:	2b00      	cmp	r3, #0
 800193a:	db0a      	blt.n	8001952 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800193c:	683b      	ldr	r3, [r7, #0]
 800193e:	b2da      	uxtb	r2, r3
 8001940:	490c      	ldr	r1, [pc, #48]	; (8001974 <__NVIC_SetPriority+0x4c>)
 8001942:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001946:	0112      	lsls	r2, r2, #4
 8001948:	b2d2      	uxtb	r2, r2
 800194a:	440b      	add	r3, r1
 800194c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001950:	e00a      	b.n	8001968 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001952:	683b      	ldr	r3, [r7, #0]
 8001954:	b2da      	uxtb	r2, r3
 8001956:	4908      	ldr	r1, [pc, #32]	; (8001978 <__NVIC_SetPriority+0x50>)
 8001958:	79fb      	ldrb	r3, [r7, #7]
 800195a:	f003 030f 	and.w	r3, r3, #15
 800195e:	3b04      	subs	r3, #4
 8001960:	0112      	lsls	r2, r2, #4
 8001962:	b2d2      	uxtb	r2, r2
 8001964:	440b      	add	r3, r1
 8001966:	761a      	strb	r2, [r3, #24]
}
 8001968:	bf00      	nop
 800196a:	370c      	adds	r7, #12
 800196c:	46bd      	mov	sp, r7
 800196e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001972:	4770      	bx	lr
 8001974:	e000e100 	.word	0xe000e100
 8001978:	e000ed00 	.word	0xe000ed00

0800197c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800197c:	b480      	push	{r7}
 800197e:	b089      	sub	sp, #36	; 0x24
 8001980:	af00      	add	r7, sp, #0
 8001982:	60f8      	str	r0, [r7, #12]
 8001984:	60b9      	str	r1, [r7, #8]
 8001986:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001988:	68fb      	ldr	r3, [r7, #12]
 800198a:	f003 0307 	and.w	r3, r3, #7
 800198e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001990:	69fb      	ldr	r3, [r7, #28]
 8001992:	f1c3 0307 	rsb	r3, r3, #7
 8001996:	2b04      	cmp	r3, #4
 8001998:	bf28      	it	cs
 800199a:	2304      	movcs	r3, #4
 800199c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800199e:	69fb      	ldr	r3, [r7, #28]
 80019a0:	3304      	adds	r3, #4
 80019a2:	2b06      	cmp	r3, #6
 80019a4:	d902      	bls.n	80019ac <NVIC_EncodePriority+0x30>
 80019a6:	69fb      	ldr	r3, [r7, #28]
 80019a8:	3b03      	subs	r3, #3
 80019aa:	e000      	b.n	80019ae <NVIC_EncodePriority+0x32>
 80019ac:	2300      	movs	r3, #0
 80019ae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019b0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80019b4:	69bb      	ldr	r3, [r7, #24]
 80019b6:	fa02 f303 	lsl.w	r3, r2, r3
 80019ba:	43da      	mvns	r2, r3
 80019bc:	68bb      	ldr	r3, [r7, #8]
 80019be:	401a      	ands	r2, r3
 80019c0:	697b      	ldr	r3, [r7, #20]
 80019c2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80019c4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80019c8:	697b      	ldr	r3, [r7, #20]
 80019ca:	fa01 f303 	lsl.w	r3, r1, r3
 80019ce:	43d9      	mvns	r1, r3
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019d4:	4313      	orrs	r3, r2
         );
}
 80019d6:	4618      	mov	r0, r3
 80019d8:	3724      	adds	r7, #36	; 0x24
 80019da:	46bd      	mov	sp, r7
 80019dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e0:	4770      	bx	lr
	...

080019e4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	b082      	sub	sp, #8
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	3b01      	subs	r3, #1
 80019f0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80019f4:	d301      	bcc.n	80019fa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80019f6:	2301      	movs	r3, #1
 80019f8:	e00f      	b.n	8001a1a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80019fa:	4a0a      	ldr	r2, [pc, #40]	; (8001a24 <SysTick_Config+0x40>)
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	3b01      	subs	r3, #1
 8001a00:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a02:	210f      	movs	r1, #15
 8001a04:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001a08:	f7ff ff8e 	bl	8001928 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a0c:	4b05      	ldr	r3, [pc, #20]	; (8001a24 <SysTick_Config+0x40>)
 8001a0e:	2200      	movs	r2, #0
 8001a10:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a12:	4b04      	ldr	r3, [pc, #16]	; (8001a24 <SysTick_Config+0x40>)
 8001a14:	2207      	movs	r2, #7
 8001a16:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a18:	2300      	movs	r3, #0
}
 8001a1a:	4618      	mov	r0, r3
 8001a1c:	3708      	adds	r7, #8
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	bd80      	pop	{r7, pc}
 8001a22:	bf00      	nop
 8001a24:	e000e010 	.word	0xe000e010

08001a28 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b082      	sub	sp, #8
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a30:	6878      	ldr	r0, [r7, #4]
 8001a32:	f7ff ff47 	bl	80018c4 <__NVIC_SetPriorityGrouping>
}
 8001a36:	bf00      	nop
 8001a38:	3708      	adds	r7, #8
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	bd80      	pop	{r7, pc}

08001a3e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a3e:	b580      	push	{r7, lr}
 8001a40:	b086      	sub	sp, #24
 8001a42:	af00      	add	r7, sp, #0
 8001a44:	4603      	mov	r3, r0
 8001a46:	60b9      	str	r1, [r7, #8]
 8001a48:	607a      	str	r2, [r7, #4]
 8001a4a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001a50:	f7ff ff5c 	bl	800190c <__NVIC_GetPriorityGrouping>
 8001a54:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a56:	687a      	ldr	r2, [r7, #4]
 8001a58:	68b9      	ldr	r1, [r7, #8]
 8001a5a:	6978      	ldr	r0, [r7, #20]
 8001a5c:	f7ff ff8e 	bl	800197c <NVIC_EncodePriority>
 8001a60:	4602      	mov	r2, r0
 8001a62:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a66:	4611      	mov	r1, r2
 8001a68:	4618      	mov	r0, r3
 8001a6a:	f7ff ff5d 	bl	8001928 <__NVIC_SetPriority>
}
 8001a6e:	bf00      	nop
 8001a70:	3718      	adds	r7, #24
 8001a72:	46bd      	mov	sp, r7
 8001a74:	bd80      	pop	{r7, pc}

08001a76 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001a76:	b580      	push	{r7, lr}
 8001a78:	b082      	sub	sp, #8
 8001a7a:	af00      	add	r7, sp, #0
 8001a7c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001a7e:	6878      	ldr	r0, [r7, #4]
 8001a80:	f7ff ffb0 	bl	80019e4 <SysTick_Config>
 8001a84:	4603      	mov	r3, r0
}
 8001a86:	4618      	mov	r0, r3
 8001a88:	3708      	adds	r7, #8
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	bd80      	pop	{r7, pc}
	...

08001a90 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a90:	b480      	push	{r7}
 8001a92:	b087      	sub	sp, #28
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
 8001a98:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001a9e:	e17f      	b.n	8001da0 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001aa0:	683b      	ldr	r3, [r7, #0]
 8001aa2:	681a      	ldr	r2, [r3, #0]
 8001aa4:	2101      	movs	r1, #1
 8001aa6:	697b      	ldr	r3, [r7, #20]
 8001aa8:	fa01 f303 	lsl.w	r3, r1, r3
 8001aac:	4013      	ands	r3, r2
 8001aae:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	f000 8171 	beq.w	8001d9a <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001ab8:	683b      	ldr	r3, [r7, #0]
 8001aba:	685b      	ldr	r3, [r3, #4]
 8001abc:	2b02      	cmp	r3, #2
 8001abe:	d003      	beq.n	8001ac8 <HAL_GPIO_Init+0x38>
 8001ac0:	683b      	ldr	r3, [r7, #0]
 8001ac2:	685b      	ldr	r3, [r3, #4]
 8001ac4:	2b12      	cmp	r3, #18
 8001ac6:	d123      	bne.n	8001b10 <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001ac8:	697b      	ldr	r3, [r7, #20]
 8001aca:	08da      	lsrs	r2, r3, #3
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	3208      	adds	r2, #8
 8001ad0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ad4:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001ad6:	697b      	ldr	r3, [r7, #20]
 8001ad8:	f003 0307 	and.w	r3, r3, #7
 8001adc:	009b      	lsls	r3, r3, #2
 8001ade:	220f      	movs	r2, #15
 8001ae0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ae4:	43db      	mvns	r3, r3
 8001ae6:	693a      	ldr	r2, [r7, #16]
 8001ae8:	4013      	ands	r3, r2
 8001aea:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001aec:	683b      	ldr	r3, [r7, #0]
 8001aee:	691a      	ldr	r2, [r3, #16]
 8001af0:	697b      	ldr	r3, [r7, #20]
 8001af2:	f003 0307 	and.w	r3, r3, #7
 8001af6:	009b      	lsls	r3, r3, #2
 8001af8:	fa02 f303 	lsl.w	r3, r2, r3
 8001afc:	693a      	ldr	r2, [r7, #16]
 8001afe:	4313      	orrs	r3, r2
 8001b00:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001b02:	697b      	ldr	r3, [r7, #20]
 8001b04:	08da      	lsrs	r2, r3, #3
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	3208      	adds	r2, #8
 8001b0a:	6939      	ldr	r1, [r7, #16]
 8001b0c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001b16:	697b      	ldr	r3, [r7, #20]
 8001b18:	005b      	lsls	r3, r3, #1
 8001b1a:	2203      	movs	r2, #3
 8001b1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b20:	43db      	mvns	r3, r3
 8001b22:	693a      	ldr	r2, [r7, #16]
 8001b24:	4013      	ands	r3, r2
 8001b26:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001b28:	683b      	ldr	r3, [r7, #0]
 8001b2a:	685b      	ldr	r3, [r3, #4]
 8001b2c:	f003 0203 	and.w	r2, r3, #3
 8001b30:	697b      	ldr	r3, [r7, #20]
 8001b32:	005b      	lsls	r3, r3, #1
 8001b34:	fa02 f303 	lsl.w	r3, r2, r3
 8001b38:	693a      	ldr	r2, [r7, #16]
 8001b3a:	4313      	orrs	r3, r2
 8001b3c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	693a      	ldr	r2, [r7, #16]
 8001b42:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001b44:	683b      	ldr	r3, [r7, #0]
 8001b46:	685b      	ldr	r3, [r3, #4]
 8001b48:	2b01      	cmp	r3, #1
 8001b4a:	d00b      	beq.n	8001b64 <HAL_GPIO_Init+0xd4>
 8001b4c:	683b      	ldr	r3, [r7, #0]
 8001b4e:	685b      	ldr	r3, [r3, #4]
 8001b50:	2b02      	cmp	r3, #2
 8001b52:	d007      	beq.n	8001b64 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001b54:	683b      	ldr	r3, [r7, #0]
 8001b56:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001b58:	2b11      	cmp	r3, #17
 8001b5a:	d003      	beq.n	8001b64 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001b5c:	683b      	ldr	r3, [r7, #0]
 8001b5e:	685b      	ldr	r3, [r3, #4]
 8001b60:	2b12      	cmp	r3, #18
 8001b62:	d130      	bne.n	8001bc6 <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	689b      	ldr	r3, [r3, #8]
 8001b68:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001b6a:	697b      	ldr	r3, [r7, #20]
 8001b6c:	005b      	lsls	r3, r3, #1
 8001b6e:	2203      	movs	r2, #3
 8001b70:	fa02 f303 	lsl.w	r3, r2, r3
 8001b74:	43db      	mvns	r3, r3
 8001b76:	693a      	ldr	r2, [r7, #16]
 8001b78:	4013      	ands	r3, r2
 8001b7a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001b7c:	683b      	ldr	r3, [r7, #0]
 8001b7e:	68da      	ldr	r2, [r3, #12]
 8001b80:	697b      	ldr	r3, [r7, #20]
 8001b82:	005b      	lsls	r3, r3, #1
 8001b84:	fa02 f303 	lsl.w	r3, r2, r3
 8001b88:	693a      	ldr	r2, [r7, #16]
 8001b8a:	4313      	orrs	r3, r2
 8001b8c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	693a      	ldr	r2, [r7, #16]
 8001b92:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	685b      	ldr	r3, [r3, #4]
 8001b98:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001b9a:	2201      	movs	r2, #1
 8001b9c:	697b      	ldr	r3, [r7, #20]
 8001b9e:	fa02 f303 	lsl.w	r3, r2, r3
 8001ba2:	43db      	mvns	r3, r3
 8001ba4:	693a      	ldr	r2, [r7, #16]
 8001ba6:	4013      	ands	r3, r2
 8001ba8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8001baa:	683b      	ldr	r3, [r7, #0]
 8001bac:	685b      	ldr	r3, [r3, #4]
 8001bae:	091b      	lsrs	r3, r3, #4
 8001bb0:	f003 0201 	and.w	r2, r3, #1
 8001bb4:	697b      	ldr	r3, [r7, #20]
 8001bb6:	fa02 f303 	lsl.w	r3, r2, r3
 8001bba:	693a      	ldr	r2, [r7, #16]
 8001bbc:	4313      	orrs	r3, r2
 8001bbe:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	693a      	ldr	r2, [r7, #16]
 8001bc4:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001bc6:	683b      	ldr	r3, [r7, #0]
 8001bc8:	685b      	ldr	r3, [r3, #4]
 8001bca:	f003 0303 	and.w	r3, r3, #3
 8001bce:	2b03      	cmp	r3, #3
 8001bd0:	d118      	bne.n	8001c04 <HAL_GPIO_Init+0x174>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001bd6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001bd8:	2201      	movs	r2, #1
 8001bda:	697b      	ldr	r3, [r7, #20]
 8001bdc:	fa02 f303 	lsl.w	r3, r2, r3
 8001be0:	43db      	mvns	r3, r3
 8001be2:	693a      	ldr	r2, [r7, #16]
 8001be4:	4013      	ands	r3, r2
 8001be6:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8001be8:	683b      	ldr	r3, [r7, #0]
 8001bea:	685b      	ldr	r3, [r3, #4]
 8001bec:	08db      	lsrs	r3, r3, #3
 8001bee:	f003 0201 	and.w	r2, r3, #1
 8001bf2:	697b      	ldr	r3, [r7, #20]
 8001bf4:	fa02 f303 	lsl.w	r3, r2, r3
 8001bf8:	693a      	ldr	r2, [r7, #16]
 8001bfa:	4313      	orrs	r3, r2
 8001bfc:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	693a      	ldr	r2, [r7, #16]
 8001c02:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	68db      	ldr	r3, [r3, #12]
 8001c08:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001c0a:	697b      	ldr	r3, [r7, #20]
 8001c0c:	005b      	lsls	r3, r3, #1
 8001c0e:	2203      	movs	r2, #3
 8001c10:	fa02 f303 	lsl.w	r3, r2, r3
 8001c14:	43db      	mvns	r3, r3
 8001c16:	693a      	ldr	r2, [r7, #16]
 8001c18:	4013      	ands	r3, r2
 8001c1a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001c1c:	683b      	ldr	r3, [r7, #0]
 8001c1e:	689a      	ldr	r2, [r3, #8]
 8001c20:	697b      	ldr	r3, [r7, #20]
 8001c22:	005b      	lsls	r3, r3, #1
 8001c24:	fa02 f303 	lsl.w	r3, r2, r3
 8001c28:	693a      	ldr	r2, [r7, #16]
 8001c2a:	4313      	orrs	r3, r2
 8001c2c:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	693a      	ldr	r2, [r7, #16]
 8001c32:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001c34:	683b      	ldr	r3, [r7, #0]
 8001c36:	685b      	ldr	r3, [r3, #4]
 8001c38:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	f000 80ac 	beq.w	8001d9a <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c42:	4b5e      	ldr	r3, [pc, #376]	; (8001dbc <HAL_GPIO_Init+0x32c>)
 8001c44:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001c46:	4a5d      	ldr	r2, [pc, #372]	; (8001dbc <HAL_GPIO_Init+0x32c>)
 8001c48:	f043 0301 	orr.w	r3, r3, #1
 8001c4c:	6613      	str	r3, [r2, #96]	; 0x60
 8001c4e:	4b5b      	ldr	r3, [pc, #364]	; (8001dbc <HAL_GPIO_Init+0x32c>)
 8001c50:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001c52:	f003 0301 	and.w	r3, r3, #1
 8001c56:	60bb      	str	r3, [r7, #8]
 8001c58:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001c5a:	4a59      	ldr	r2, [pc, #356]	; (8001dc0 <HAL_GPIO_Init+0x330>)
 8001c5c:	697b      	ldr	r3, [r7, #20]
 8001c5e:	089b      	lsrs	r3, r3, #2
 8001c60:	3302      	adds	r3, #2
 8001c62:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c66:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001c68:	697b      	ldr	r3, [r7, #20]
 8001c6a:	f003 0303 	and.w	r3, r3, #3
 8001c6e:	009b      	lsls	r3, r3, #2
 8001c70:	220f      	movs	r2, #15
 8001c72:	fa02 f303 	lsl.w	r3, r2, r3
 8001c76:	43db      	mvns	r3, r3
 8001c78:	693a      	ldr	r2, [r7, #16]
 8001c7a:	4013      	ands	r3, r2
 8001c7c:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001c84:	d025      	beq.n	8001cd2 <HAL_GPIO_Init+0x242>
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	4a4e      	ldr	r2, [pc, #312]	; (8001dc4 <HAL_GPIO_Init+0x334>)
 8001c8a:	4293      	cmp	r3, r2
 8001c8c:	d01f      	beq.n	8001cce <HAL_GPIO_Init+0x23e>
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	4a4d      	ldr	r2, [pc, #308]	; (8001dc8 <HAL_GPIO_Init+0x338>)
 8001c92:	4293      	cmp	r3, r2
 8001c94:	d019      	beq.n	8001cca <HAL_GPIO_Init+0x23a>
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	4a4c      	ldr	r2, [pc, #304]	; (8001dcc <HAL_GPIO_Init+0x33c>)
 8001c9a:	4293      	cmp	r3, r2
 8001c9c:	d013      	beq.n	8001cc6 <HAL_GPIO_Init+0x236>
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	4a4b      	ldr	r2, [pc, #300]	; (8001dd0 <HAL_GPIO_Init+0x340>)
 8001ca2:	4293      	cmp	r3, r2
 8001ca4:	d00d      	beq.n	8001cc2 <HAL_GPIO_Init+0x232>
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	4a4a      	ldr	r2, [pc, #296]	; (8001dd4 <HAL_GPIO_Init+0x344>)
 8001caa:	4293      	cmp	r3, r2
 8001cac:	d007      	beq.n	8001cbe <HAL_GPIO_Init+0x22e>
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	4a49      	ldr	r2, [pc, #292]	; (8001dd8 <HAL_GPIO_Init+0x348>)
 8001cb2:	4293      	cmp	r3, r2
 8001cb4:	d101      	bne.n	8001cba <HAL_GPIO_Init+0x22a>
 8001cb6:	2306      	movs	r3, #6
 8001cb8:	e00c      	b.n	8001cd4 <HAL_GPIO_Init+0x244>
 8001cba:	2307      	movs	r3, #7
 8001cbc:	e00a      	b.n	8001cd4 <HAL_GPIO_Init+0x244>
 8001cbe:	2305      	movs	r3, #5
 8001cc0:	e008      	b.n	8001cd4 <HAL_GPIO_Init+0x244>
 8001cc2:	2304      	movs	r3, #4
 8001cc4:	e006      	b.n	8001cd4 <HAL_GPIO_Init+0x244>
 8001cc6:	2303      	movs	r3, #3
 8001cc8:	e004      	b.n	8001cd4 <HAL_GPIO_Init+0x244>
 8001cca:	2302      	movs	r3, #2
 8001ccc:	e002      	b.n	8001cd4 <HAL_GPIO_Init+0x244>
 8001cce:	2301      	movs	r3, #1
 8001cd0:	e000      	b.n	8001cd4 <HAL_GPIO_Init+0x244>
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	697a      	ldr	r2, [r7, #20]
 8001cd6:	f002 0203 	and.w	r2, r2, #3
 8001cda:	0092      	lsls	r2, r2, #2
 8001cdc:	4093      	lsls	r3, r2
 8001cde:	693a      	ldr	r2, [r7, #16]
 8001ce0:	4313      	orrs	r3, r2
 8001ce2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001ce4:	4936      	ldr	r1, [pc, #216]	; (8001dc0 <HAL_GPIO_Init+0x330>)
 8001ce6:	697b      	ldr	r3, [r7, #20]
 8001ce8:	089b      	lsrs	r3, r3, #2
 8001cea:	3302      	adds	r3, #2
 8001cec:	693a      	ldr	r2, [r7, #16]
 8001cee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001cf2:	4b3a      	ldr	r3, [pc, #232]	; (8001ddc <HAL_GPIO_Init+0x34c>)
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	43db      	mvns	r3, r3
 8001cfc:	693a      	ldr	r2, [r7, #16]
 8001cfe:	4013      	ands	r3, r2
 8001d00:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001d02:	683b      	ldr	r3, [r7, #0]
 8001d04:	685b      	ldr	r3, [r3, #4]
 8001d06:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d003      	beq.n	8001d16 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001d0e:	693a      	ldr	r2, [r7, #16]
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	4313      	orrs	r3, r2
 8001d14:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001d16:	4a31      	ldr	r2, [pc, #196]	; (8001ddc <HAL_GPIO_Init+0x34c>)
 8001d18:	693b      	ldr	r3, [r7, #16]
 8001d1a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8001d1c:	4b2f      	ldr	r3, [pc, #188]	; (8001ddc <HAL_GPIO_Init+0x34c>)
 8001d1e:	685b      	ldr	r3, [r3, #4]
 8001d20:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	43db      	mvns	r3, r3
 8001d26:	693a      	ldr	r2, [r7, #16]
 8001d28:	4013      	ands	r3, r2
 8001d2a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001d2c:	683b      	ldr	r3, [r7, #0]
 8001d2e:	685b      	ldr	r3, [r3, #4]
 8001d30:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d003      	beq.n	8001d40 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001d38:	693a      	ldr	r2, [r7, #16]
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	4313      	orrs	r3, r2
 8001d3e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001d40:	4a26      	ldr	r2, [pc, #152]	; (8001ddc <HAL_GPIO_Init+0x34c>)
 8001d42:	693b      	ldr	r3, [r7, #16]
 8001d44:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001d46:	4b25      	ldr	r3, [pc, #148]	; (8001ddc <HAL_GPIO_Init+0x34c>)
 8001d48:	689b      	ldr	r3, [r3, #8]
 8001d4a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	43db      	mvns	r3, r3
 8001d50:	693a      	ldr	r2, [r7, #16]
 8001d52:	4013      	ands	r3, r2
 8001d54:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001d56:	683b      	ldr	r3, [r7, #0]
 8001d58:	685b      	ldr	r3, [r3, #4]
 8001d5a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d003      	beq.n	8001d6a <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001d62:	693a      	ldr	r2, [r7, #16]
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	4313      	orrs	r3, r2
 8001d68:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001d6a:	4a1c      	ldr	r2, [pc, #112]	; (8001ddc <HAL_GPIO_Init+0x34c>)
 8001d6c:	693b      	ldr	r3, [r7, #16]
 8001d6e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001d70:	4b1a      	ldr	r3, [pc, #104]	; (8001ddc <HAL_GPIO_Init+0x34c>)
 8001d72:	68db      	ldr	r3, [r3, #12]
 8001d74:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	43db      	mvns	r3, r3
 8001d7a:	693a      	ldr	r2, [r7, #16]
 8001d7c:	4013      	ands	r3, r2
 8001d7e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001d80:	683b      	ldr	r3, [r7, #0]
 8001d82:	685b      	ldr	r3, [r3, #4]
 8001d84:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d003      	beq.n	8001d94 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001d8c:	693a      	ldr	r2, [r7, #16]
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	4313      	orrs	r3, r2
 8001d92:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001d94:	4a11      	ldr	r2, [pc, #68]	; (8001ddc <HAL_GPIO_Init+0x34c>)
 8001d96:	693b      	ldr	r3, [r7, #16]
 8001d98:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8001d9a:	697b      	ldr	r3, [r7, #20]
 8001d9c:	3301      	adds	r3, #1
 8001d9e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001da0:	683b      	ldr	r3, [r7, #0]
 8001da2:	681a      	ldr	r2, [r3, #0]
 8001da4:	697b      	ldr	r3, [r7, #20]
 8001da6:	fa22 f303 	lsr.w	r3, r2, r3
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	f47f ae78 	bne.w	8001aa0 <HAL_GPIO_Init+0x10>
  }
}
 8001db0:	bf00      	nop
 8001db2:	371c      	adds	r7, #28
 8001db4:	46bd      	mov	sp, r7
 8001db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dba:	4770      	bx	lr
 8001dbc:	40021000 	.word	0x40021000
 8001dc0:	40010000 	.word	0x40010000
 8001dc4:	48000400 	.word	0x48000400
 8001dc8:	48000800 	.word	0x48000800
 8001dcc:	48000c00 	.word	0x48000c00
 8001dd0:	48001000 	.word	0x48001000
 8001dd4:	48001400 	.word	0x48001400
 8001dd8:	48001800 	.word	0x48001800
 8001ddc:	40010400 	.word	0x40010400

08001de0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001de0:	b480      	push	{r7}
 8001de2:	b083      	sub	sp, #12
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	6078      	str	r0, [r7, #4]
 8001de8:	460b      	mov	r3, r1
 8001dea:	807b      	strh	r3, [r7, #2]
 8001dec:	4613      	mov	r3, r2
 8001dee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001df0:	787b      	ldrb	r3, [r7, #1]
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d003      	beq.n	8001dfe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001df6:	887a      	ldrh	r2, [r7, #2]
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001dfc:	e002      	b.n	8001e04 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001dfe:	887a      	ldrh	r2, [r7, #2]
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001e04:	bf00      	nop
 8001e06:	370c      	adds	r7, #12
 8001e08:	46bd      	mov	sp, r7
 8001e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0e:	4770      	bx	lr

08001e10 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001e10:	b480      	push	{r7}
 8001e12:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001e14:	4b04      	ldr	r3, [pc, #16]	; (8001e28 <HAL_PWREx_GetVoltageRange+0x18>)
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e24:	4770      	bx	lr
 8001e26:	bf00      	nop
 8001e28:	40007000 	.word	0x40007000

08001e2c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001e2c:	b480      	push	{r7}
 8001e2e:	b085      	sub	sp, #20
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001e3a:	d130      	bne.n	8001e9e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001e3c:	4b23      	ldr	r3, [pc, #140]	; (8001ecc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001e44:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001e48:	d038      	beq.n	8001ebc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001e4a:	4b20      	ldr	r3, [pc, #128]	; (8001ecc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001e52:	4a1e      	ldr	r2, [pc, #120]	; (8001ecc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001e54:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001e58:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001e5a:	4b1d      	ldr	r3, [pc, #116]	; (8001ed0 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	2232      	movs	r2, #50	; 0x32
 8001e60:	fb02 f303 	mul.w	r3, r2, r3
 8001e64:	4a1b      	ldr	r2, [pc, #108]	; (8001ed4 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001e66:	fba2 2303 	umull	r2, r3, r2, r3
 8001e6a:	0c9b      	lsrs	r3, r3, #18
 8001e6c:	3301      	adds	r3, #1
 8001e6e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001e70:	e002      	b.n	8001e78 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	3b01      	subs	r3, #1
 8001e76:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001e78:	4b14      	ldr	r3, [pc, #80]	; (8001ecc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001e7a:	695b      	ldr	r3, [r3, #20]
 8001e7c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001e80:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001e84:	d102      	bne.n	8001e8c <HAL_PWREx_ControlVoltageScaling+0x60>
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d1f2      	bne.n	8001e72 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001e8c:	4b0f      	ldr	r3, [pc, #60]	; (8001ecc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001e8e:	695b      	ldr	r3, [r3, #20]
 8001e90:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001e94:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001e98:	d110      	bne.n	8001ebc <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001e9a:	2303      	movs	r3, #3
 8001e9c:	e00f      	b.n	8001ebe <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001e9e:	4b0b      	ldr	r3, [pc, #44]	; (8001ecc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001ea6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001eaa:	d007      	beq.n	8001ebc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001eac:	4b07      	ldr	r3, [pc, #28]	; (8001ecc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001eb4:	4a05      	ldr	r2, [pc, #20]	; (8001ecc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001eb6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001eba:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001ebc:	2300      	movs	r3, #0
}
 8001ebe:	4618      	mov	r0, r3
 8001ec0:	3714      	adds	r7, #20
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec8:	4770      	bx	lr
 8001eca:	bf00      	nop
 8001ecc:	40007000 	.word	0x40007000
 8001ed0:	20000000 	.word	0x20000000
 8001ed4:	431bde83 	.word	0x431bde83

08001ed8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b088      	sub	sp, #32
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d101      	bne.n	8001eea <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001ee6:	2301      	movs	r3, #1
 8001ee8:	e39d      	b.n	8002626 <HAL_RCC_OscConfig+0x74e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001eea:	4ba4      	ldr	r3, [pc, #656]	; (800217c <HAL_RCC_OscConfig+0x2a4>)
 8001eec:	689b      	ldr	r3, [r3, #8]
 8001eee:	f003 030c 	and.w	r3, r3, #12
 8001ef2:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001ef4:	4ba1      	ldr	r3, [pc, #644]	; (800217c <HAL_RCC_OscConfig+0x2a4>)
 8001ef6:	68db      	ldr	r3, [r3, #12]
 8001ef8:	f003 0303 	and.w	r3, r3, #3
 8001efc:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	f003 0310 	and.w	r3, r3, #16
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	f000 80e1 	beq.w	80020ce <HAL_RCC_OscConfig+0x1f6>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001f0c:	69bb      	ldr	r3, [r7, #24]
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d007      	beq.n	8001f22 <HAL_RCC_OscConfig+0x4a>
 8001f12:	69bb      	ldr	r3, [r7, #24]
 8001f14:	2b0c      	cmp	r3, #12
 8001f16:	f040 8088 	bne.w	800202a <HAL_RCC_OscConfig+0x152>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001f1a:	697b      	ldr	r3, [r7, #20]
 8001f1c:	2b01      	cmp	r3, #1
 8001f1e:	f040 8084 	bne.w	800202a <HAL_RCC_OscConfig+0x152>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001f22:	4b96      	ldr	r3, [pc, #600]	; (800217c <HAL_RCC_OscConfig+0x2a4>)
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	f003 0302 	and.w	r3, r3, #2
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d005      	beq.n	8001f3a <HAL_RCC_OscConfig+0x62>
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	699b      	ldr	r3, [r3, #24]
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d101      	bne.n	8001f3a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8001f36:	2301      	movs	r3, #1
 8001f38:	e375      	b.n	8002626 <HAL_RCC_OscConfig+0x74e>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	6a1a      	ldr	r2, [r3, #32]
 8001f3e:	4b8f      	ldr	r3, [pc, #572]	; (800217c <HAL_RCC_OscConfig+0x2a4>)
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	f003 0308 	and.w	r3, r3, #8
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d004      	beq.n	8001f54 <HAL_RCC_OscConfig+0x7c>
 8001f4a:	4b8c      	ldr	r3, [pc, #560]	; (800217c <HAL_RCC_OscConfig+0x2a4>)
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001f52:	e005      	b.n	8001f60 <HAL_RCC_OscConfig+0x88>
 8001f54:	4b89      	ldr	r3, [pc, #548]	; (800217c <HAL_RCC_OscConfig+0x2a4>)
 8001f56:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001f5a:	091b      	lsrs	r3, r3, #4
 8001f5c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001f60:	4293      	cmp	r3, r2
 8001f62:	d223      	bcs.n	8001fac <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	6a1b      	ldr	r3, [r3, #32]
 8001f68:	4618      	mov	r0, r3
 8001f6a:	f000 fd09 	bl	8002980 <RCC_SetFlashLatencyFromMSIRange>
 8001f6e:	4603      	mov	r3, r0
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d001      	beq.n	8001f78 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8001f74:	2301      	movs	r3, #1
 8001f76:	e356      	b.n	8002626 <HAL_RCC_OscConfig+0x74e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001f78:	4b80      	ldr	r3, [pc, #512]	; (800217c <HAL_RCC_OscConfig+0x2a4>)
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	4a7f      	ldr	r2, [pc, #508]	; (800217c <HAL_RCC_OscConfig+0x2a4>)
 8001f7e:	f043 0308 	orr.w	r3, r3, #8
 8001f82:	6013      	str	r3, [r2, #0]
 8001f84:	4b7d      	ldr	r3, [pc, #500]	; (800217c <HAL_RCC_OscConfig+0x2a4>)
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	6a1b      	ldr	r3, [r3, #32]
 8001f90:	497a      	ldr	r1, [pc, #488]	; (800217c <HAL_RCC_OscConfig+0x2a4>)
 8001f92:	4313      	orrs	r3, r2
 8001f94:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001f96:	4b79      	ldr	r3, [pc, #484]	; (800217c <HAL_RCC_OscConfig+0x2a4>)
 8001f98:	685b      	ldr	r3, [r3, #4]
 8001f9a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	69db      	ldr	r3, [r3, #28]
 8001fa2:	021b      	lsls	r3, r3, #8
 8001fa4:	4975      	ldr	r1, [pc, #468]	; (800217c <HAL_RCC_OscConfig+0x2a4>)
 8001fa6:	4313      	orrs	r3, r2
 8001fa8:	604b      	str	r3, [r1, #4]
 8001faa:	e022      	b.n	8001ff2 <HAL_RCC_OscConfig+0x11a>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001fac:	4b73      	ldr	r3, [pc, #460]	; (800217c <HAL_RCC_OscConfig+0x2a4>)
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	4a72      	ldr	r2, [pc, #456]	; (800217c <HAL_RCC_OscConfig+0x2a4>)
 8001fb2:	f043 0308 	orr.w	r3, r3, #8
 8001fb6:	6013      	str	r3, [r2, #0]
 8001fb8:	4b70      	ldr	r3, [pc, #448]	; (800217c <HAL_RCC_OscConfig+0x2a4>)
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	6a1b      	ldr	r3, [r3, #32]
 8001fc4:	496d      	ldr	r1, [pc, #436]	; (800217c <HAL_RCC_OscConfig+0x2a4>)
 8001fc6:	4313      	orrs	r3, r2
 8001fc8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001fca:	4b6c      	ldr	r3, [pc, #432]	; (800217c <HAL_RCC_OscConfig+0x2a4>)
 8001fcc:	685b      	ldr	r3, [r3, #4]
 8001fce:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	69db      	ldr	r3, [r3, #28]
 8001fd6:	021b      	lsls	r3, r3, #8
 8001fd8:	4968      	ldr	r1, [pc, #416]	; (800217c <HAL_RCC_OscConfig+0x2a4>)
 8001fda:	4313      	orrs	r3, r2
 8001fdc:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	6a1b      	ldr	r3, [r3, #32]
 8001fe2:	4618      	mov	r0, r3
 8001fe4:	f000 fccc 	bl	8002980 <RCC_SetFlashLatencyFromMSIRange>
 8001fe8:	4603      	mov	r3, r0
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d001      	beq.n	8001ff2 <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_ERROR;
 8001fee:	2301      	movs	r3, #1
 8001ff0:	e319      	b.n	8002626 <HAL_RCC_OscConfig+0x74e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001ff2:	f000 fc03 	bl	80027fc <HAL_RCC_GetSysClockFreq>
 8001ff6:	4601      	mov	r1, r0
 8001ff8:	4b60      	ldr	r3, [pc, #384]	; (800217c <HAL_RCC_OscConfig+0x2a4>)
 8001ffa:	689b      	ldr	r3, [r3, #8]
 8001ffc:	091b      	lsrs	r3, r3, #4
 8001ffe:	f003 030f 	and.w	r3, r3, #15
 8002002:	4a5f      	ldr	r2, [pc, #380]	; (8002180 <HAL_RCC_OscConfig+0x2a8>)
 8002004:	5cd3      	ldrb	r3, [r2, r3]
 8002006:	f003 031f 	and.w	r3, r3, #31
 800200a:	fa21 f303 	lsr.w	r3, r1, r3
 800200e:	4a5d      	ldr	r2, [pc, #372]	; (8002184 <HAL_RCC_OscConfig+0x2ac>)
 8002010:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002012:	4b5d      	ldr	r3, [pc, #372]	; (8002188 <HAL_RCC_OscConfig+0x2b0>)
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	4618      	mov	r0, r3
 8002018:	f7ff fbfc 	bl	8001814 <HAL_InitTick>
 800201c:	4603      	mov	r3, r0
 800201e:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002020:	7bfb      	ldrb	r3, [r7, #15]
 8002022:	2b00      	cmp	r3, #0
 8002024:	d052      	beq.n	80020cc <HAL_RCC_OscConfig+0x1f4>
        {
          return status;
 8002026:	7bfb      	ldrb	r3, [r7, #15]
 8002028:	e2fd      	b.n	8002626 <HAL_RCC_OscConfig+0x74e>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	699b      	ldr	r3, [r3, #24]
 800202e:	2b00      	cmp	r3, #0
 8002030:	d032      	beq.n	8002098 <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002032:	4b52      	ldr	r3, [pc, #328]	; (800217c <HAL_RCC_OscConfig+0x2a4>)
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	4a51      	ldr	r2, [pc, #324]	; (800217c <HAL_RCC_OscConfig+0x2a4>)
 8002038:	f043 0301 	orr.w	r3, r3, #1
 800203c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800203e:	f7ff fc35 	bl	80018ac <HAL_GetTick>
 8002042:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002044:	e008      	b.n	8002058 <HAL_RCC_OscConfig+0x180>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002046:	f7ff fc31 	bl	80018ac <HAL_GetTick>
 800204a:	4602      	mov	r2, r0
 800204c:	693b      	ldr	r3, [r7, #16]
 800204e:	1ad3      	subs	r3, r2, r3
 8002050:	2b02      	cmp	r3, #2
 8002052:	d901      	bls.n	8002058 <HAL_RCC_OscConfig+0x180>
          {
            return HAL_TIMEOUT;
 8002054:	2303      	movs	r3, #3
 8002056:	e2e6      	b.n	8002626 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002058:	4b48      	ldr	r3, [pc, #288]	; (800217c <HAL_RCC_OscConfig+0x2a4>)
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	f003 0302 	and.w	r3, r3, #2
 8002060:	2b00      	cmp	r3, #0
 8002062:	d0f0      	beq.n	8002046 <HAL_RCC_OscConfig+0x16e>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002064:	4b45      	ldr	r3, [pc, #276]	; (800217c <HAL_RCC_OscConfig+0x2a4>)
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	4a44      	ldr	r2, [pc, #272]	; (800217c <HAL_RCC_OscConfig+0x2a4>)
 800206a:	f043 0308 	orr.w	r3, r3, #8
 800206e:	6013      	str	r3, [r2, #0]
 8002070:	4b42      	ldr	r3, [pc, #264]	; (800217c <HAL_RCC_OscConfig+0x2a4>)
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	6a1b      	ldr	r3, [r3, #32]
 800207c:	493f      	ldr	r1, [pc, #252]	; (800217c <HAL_RCC_OscConfig+0x2a4>)
 800207e:	4313      	orrs	r3, r2
 8002080:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002082:	4b3e      	ldr	r3, [pc, #248]	; (800217c <HAL_RCC_OscConfig+0x2a4>)
 8002084:	685b      	ldr	r3, [r3, #4]
 8002086:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	69db      	ldr	r3, [r3, #28]
 800208e:	021b      	lsls	r3, r3, #8
 8002090:	493a      	ldr	r1, [pc, #232]	; (800217c <HAL_RCC_OscConfig+0x2a4>)
 8002092:	4313      	orrs	r3, r2
 8002094:	604b      	str	r3, [r1, #4]
 8002096:	e01a      	b.n	80020ce <HAL_RCC_OscConfig+0x1f6>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002098:	4b38      	ldr	r3, [pc, #224]	; (800217c <HAL_RCC_OscConfig+0x2a4>)
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	4a37      	ldr	r2, [pc, #220]	; (800217c <HAL_RCC_OscConfig+0x2a4>)
 800209e:	f023 0301 	bic.w	r3, r3, #1
 80020a2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80020a4:	f7ff fc02 	bl	80018ac <HAL_GetTick>
 80020a8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80020aa:	e008      	b.n	80020be <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80020ac:	f7ff fbfe 	bl	80018ac <HAL_GetTick>
 80020b0:	4602      	mov	r2, r0
 80020b2:	693b      	ldr	r3, [r7, #16]
 80020b4:	1ad3      	subs	r3, r2, r3
 80020b6:	2b02      	cmp	r3, #2
 80020b8:	d901      	bls.n	80020be <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 80020ba:	2303      	movs	r3, #3
 80020bc:	e2b3      	b.n	8002626 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80020be:	4b2f      	ldr	r3, [pc, #188]	; (800217c <HAL_RCC_OscConfig+0x2a4>)
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	f003 0302 	and.w	r3, r3, #2
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d1f0      	bne.n	80020ac <HAL_RCC_OscConfig+0x1d4>
 80020ca:	e000      	b.n	80020ce <HAL_RCC_OscConfig+0x1f6>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80020cc:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	f003 0301 	and.w	r3, r3, #1
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d074      	beq.n	80021c4 <HAL_RCC_OscConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80020da:	69bb      	ldr	r3, [r7, #24]
 80020dc:	2b08      	cmp	r3, #8
 80020de:	d005      	beq.n	80020ec <HAL_RCC_OscConfig+0x214>
 80020e0:	69bb      	ldr	r3, [r7, #24]
 80020e2:	2b0c      	cmp	r3, #12
 80020e4:	d10e      	bne.n	8002104 <HAL_RCC_OscConfig+0x22c>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80020e6:	697b      	ldr	r3, [r7, #20]
 80020e8:	2b03      	cmp	r3, #3
 80020ea:	d10b      	bne.n	8002104 <HAL_RCC_OscConfig+0x22c>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80020ec:	4b23      	ldr	r3, [pc, #140]	; (800217c <HAL_RCC_OscConfig+0x2a4>)
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d064      	beq.n	80021c2 <HAL_RCC_OscConfig+0x2ea>
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	685b      	ldr	r3, [r3, #4]
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d160      	bne.n	80021c2 <HAL_RCC_OscConfig+0x2ea>
      {
        return HAL_ERROR;
 8002100:	2301      	movs	r3, #1
 8002102:	e290      	b.n	8002626 <HAL_RCC_OscConfig+0x74e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	685b      	ldr	r3, [r3, #4]
 8002108:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800210c:	d106      	bne.n	800211c <HAL_RCC_OscConfig+0x244>
 800210e:	4b1b      	ldr	r3, [pc, #108]	; (800217c <HAL_RCC_OscConfig+0x2a4>)
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	4a1a      	ldr	r2, [pc, #104]	; (800217c <HAL_RCC_OscConfig+0x2a4>)
 8002114:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002118:	6013      	str	r3, [r2, #0]
 800211a:	e01d      	b.n	8002158 <HAL_RCC_OscConfig+0x280>
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	685b      	ldr	r3, [r3, #4]
 8002120:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002124:	d10c      	bne.n	8002140 <HAL_RCC_OscConfig+0x268>
 8002126:	4b15      	ldr	r3, [pc, #84]	; (800217c <HAL_RCC_OscConfig+0x2a4>)
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	4a14      	ldr	r2, [pc, #80]	; (800217c <HAL_RCC_OscConfig+0x2a4>)
 800212c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002130:	6013      	str	r3, [r2, #0]
 8002132:	4b12      	ldr	r3, [pc, #72]	; (800217c <HAL_RCC_OscConfig+0x2a4>)
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	4a11      	ldr	r2, [pc, #68]	; (800217c <HAL_RCC_OscConfig+0x2a4>)
 8002138:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800213c:	6013      	str	r3, [r2, #0]
 800213e:	e00b      	b.n	8002158 <HAL_RCC_OscConfig+0x280>
 8002140:	4b0e      	ldr	r3, [pc, #56]	; (800217c <HAL_RCC_OscConfig+0x2a4>)
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	4a0d      	ldr	r2, [pc, #52]	; (800217c <HAL_RCC_OscConfig+0x2a4>)
 8002146:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800214a:	6013      	str	r3, [r2, #0]
 800214c:	4b0b      	ldr	r3, [pc, #44]	; (800217c <HAL_RCC_OscConfig+0x2a4>)
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	4a0a      	ldr	r2, [pc, #40]	; (800217c <HAL_RCC_OscConfig+0x2a4>)
 8002152:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002156:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	685b      	ldr	r3, [r3, #4]
 800215c:	2b00      	cmp	r3, #0
 800215e:	d01c      	beq.n	800219a <HAL_RCC_OscConfig+0x2c2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002160:	f7ff fba4 	bl	80018ac <HAL_GetTick>
 8002164:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002166:	e011      	b.n	800218c <HAL_RCC_OscConfig+0x2b4>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002168:	f7ff fba0 	bl	80018ac <HAL_GetTick>
 800216c:	4602      	mov	r2, r0
 800216e:	693b      	ldr	r3, [r7, #16]
 8002170:	1ad3      	subs	r3, r2, r3
 8002172:	2b64      	cmp	r3, #100	; 0x64
 8002174:	d90a      	bls.n	800218c <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8002176:	2303      	movs	r3, #3
 8002178:	e255      	b.n	8002626 <HAL_RCC_OscConfig+0x74e>
 800217a:	bf00      	nop
 800217c:	40021000 	.word	0x40021000
 8002180:	08003fdc 	.word	0x08003fdc
 8002184:	20000000 	.word	0x20000000
 8002188:	20000004 	.word	0x20000004
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800218c:	4bae      	ldr	r3, [pc, #696]	; (8002448 <HAL_RCC_OscConfig+0x570>)
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002194:	2b00      	cmp	r3, #0
 8002196:	d0e7      	beq.n	8002168 <HAL_RCC_OscConfig+0x290>
 8002198:	e014      	b.n	80021c4 <HAL_RCC_OscConfig+0x2ec>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800219a:	f7ff fb87 	bl	80018ac <HAL_GetTick>
 800219e:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80021a0:	e008      	b.n	80021b4 <HAL_RCC_OscConfig+0x2dc>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80021a2:	f7ff fb83 	bl	80018ac <HAL_GetTick>
 80021a6:	4602      	mov	r2, r0
 80021a8:	693b      	ldr	r3, [r7, #16]
 80021aa:	1ad3      	subs	r3, r2, r3
 80021ac:	2b64      	cmp	r3, #100	; 0x64
 80021ae:	d901      	bls.n	80021b4 <HAL_RCC_OscConfig+0x2dc>
          {
            return HAL_TIMEOUT;
 80021b0:	2303      	movs	r3, #3
 80021b2:	e238      	b.n	8002626 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80021b4:	4ba4      	ldr	r3, [pc, #656]	; (8002448 <HAL_RCC_OscConfig+0x570>)
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d1f0      	bne.n	80021a2 <HAL_RCC_OscConfig+0x2ca>
 80021c0:	e000      	b.n	80021c4 <HAL_RCC_OscConfig+0x2ec>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80021c2:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	f003 0302 	and.w	r3, r3, #2
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d060      	beq.n	8002292 <HAL_RCC_OscConfig+0x3ba>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80021d0:	69bb      	ldr	r3, [r7, #24]
 80021d2:	2b04      	cmp	r3, #4
 80021d4:	d005      	beq.n	80021e2 <HAL_RCC_OscConfig+0x30a>
 80021d6:	69bb      	ldr	r3, [r7, #24]
 80021d8:	2b0c      	cmp	r3, #12
 80021da:	d119      	bne.n	8002210 <HAL_RCC_OscConfig+0x338>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80021dc:	697b      	ldr	r3, [r7, #20]
 80021de:	2b02      	cmp	r3, #2
 80021e0:	d116      	bne.n	8002210 <HAL_RCC_OscConfig+0x338>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80021e2:	4b99      	ldr	r3, [pc, #612]	; (8002448 <HAL_RCC_OscConfig+0x570>)
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d005      	beq.n	80021fa <HAL_RCC_OscConfig+0x322>
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	68db      	ldr	r3, [r3, #12]
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d101      	bne.n	80021fa <HAL_RCC_OscConfig+0x322>
      {
        return HAL_ERROR;
 80021f6:	2301      	movs	r3, #1
 80021f8:	e215      	b.n	8002626 <HAL_RCC_OscConfig+0x74e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80021fa:	4b93      	ldr	r3, [pc, #588]	; (8002448 <HAL_RCC_OscConfig+0x570>)
 80021fc:	685b      	ldr	r3, [r3, #4]
 80021fe:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	691b      	ldr	r3, [r3, #16]
 8002206:	061b      	lsls	r3, r3, #24
 8002208:	498f      	ldr	r1, [pc, #572]	; (8002448 <HAL_RCC_OscConfig+0x570>)
 800220a:	4313      	orrs	r3, r2
 800220c:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800220e:	e040      	b.n	8002292 <HAL_RCC_OscConfig+0x3ba>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	68db      	ldr	r3, [r3, #12]
 8002214:	2b00      	cmp	r3, #0
 8002216:	d023      	beq.n	8002260 <HAL_RCC_OscConfig+0x388>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002218:	4b8b      	ldr	r3, [pc, #556]	; (8002448 <HAL_RCC_OscConfig+0x570>)
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	4a8a      	ldr	r2, [pc, #552]	; (8002448 <HAL_RCC_OscConfig+0x570>)
 800221e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002222:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002224:	f7ff fb42 	bl	80018ac <HAL_GetTick>
 8002228:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800222a:	e008      	b.n	800223e <HAL_RCC_OscConfig+0x366>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800222c:	f7ff fb3e 	bl	80018ac <HAL_GetTick>
 8002230:	4602      	mov	r2, r0
 8002232:	693b      	ldr	r3, [r7, #16]
 8002234:	1ad3      	subs	r3, r2, r3
 8002236:	2b02      	cmp	r3, #2
 8002238:	d901      	bls.n	800223e <HAL_RCC_OscConfig+0x366>
          {
            return HAL_TIMEOUT;
 800223a:	2303      	movs	r3, #3
 800223c:	e1f3      	b.n	8002626 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800223e:	4b82      	ldr	r3, [pc, #520]	; (8002448 <HAL_RCC_OscConfig+0x570>)
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002246:	2b00      	cmp	r3, #0
 8002248:	d0f0      	beq.n	800222c <HAL_RCC_OscConfig+0x354>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800224a:	4b7f      	ldr	r3, [pc, #508]	; (8002448 <HAL_RCC_OscConfig+0x570>)
 800224c:	685b      	ldr	r3, [r3, #4]
 800224e:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	691b      	ldr	r3, [r3, #16]
 8002256:	061b      	lsls	r3, r3, #24
 8002258:	497b      	ldr	r1, [pc, #492]	; (8002448 <HAL_RCC_OscConfig+0x570>)
 800225a:	4313      	orrs	r3, r2
 800225c:	604b      	str	r3, [r1, #4]
 800225e:	e018      	b.n	8002292 <HAL_RCC_OscConfig+0x3ba>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002260:	4b79      	ldr	r3, [pc, #484]	; (8002448 <HAL_RCC_OscConfig+0x570>)
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	4a78      	ldr	r2, [pc, #480]	; (8002448 <HAL_RCC_OscConfig+0x570>)
 8002266:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800226a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800226c:	f7ff fb1e 	bl	80018ac <HAL_GetTick>
 8002270:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002272:	e008      	b.n	8002286 <HAL_RCC_OscConfig+0x3ae>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002274:	f7ff fb1a 	bl	80018ac <HAL_GetTick>
 8002278:	4602      	mov	r2, r0
 800227a:	693b      	ldr	r3, [r7, #16]
 800227c:	1ad3      	subs	r3, r2, r3
 800227e:	2b02      	cmp	r3, #2
 8002280:	d901      	bls.n	8002286 <HAL_RCC_OscConfig+0x3ae>
          {
            return HAL_TIMEOUT;
 8002282:	2303      	movs	r3, #3
 8002284:	e1cf      	b.n	8002626 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002286:	4b70      	ldr	r3, [pc, #448]	; (8002448 <HAL_RCC_OscConfig+0x570>)
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800228e:	2b00      	cmp	r3, #0
 8002290:	d1f0      	bne.n	8002274 <HAL_RCC_OscConfig+0x39c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	f003 0308 	and.w	r3, r3, #8
 800229a:	2b00      	cmp	r3, #0
 800229c:	d03c      	beq.n	8002318 <HAL_RCC_OscConfig+0x440>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	695b      	ldr	r3, [r3, #20]
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d01c      	beq.n	80022e0 <HAL_RCC_OscConfig+0x408>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80022a6:	4b68      	ldr	r3, [pc, #416]	; (8002448 <HAL_RCC_OscConfig+0x570>)
 80022a8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80022ac:	4a66      	ldr	r2, [pc, #408]	; (8002448 <HAL_RCC_OscConfig+0x570>)
 80022ae:	f043 0301 	orr.w	r3, r3, #1
 80022b2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80022b6:	f7ff faf9 	bl	80018ac <HAL_GetTick>
 80022ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80022bc:	e008      	b.n	80022d0 <HAL_RCC_OscConfig+0x3f8>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80022be:	f7ff faf5 	bl	80018ac <HAL_GetTick>
 80022c2:	4602      	mov	r2, r0
 80022c4:	693b      	ldr	r3, [r7, #16]
 80022c6:	1ad3      	subs	r3, r2, r3
 80022c8:	2b02      	cmp	r3, #2
 80022ca:	d901      	bls.n	80022d0 <HAL_RCC_OscConfig+0x3f8>
        {
          return HAL_TIMEOUT;
 80022cc:	2303      	movs	r3, #3
 80022ce:	e1aa      	b.n	8002626 <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80022d0:	4b5d      	ldr	r3, [pc, #372]	; (8002448 <HAL_RCC_OscConfig+0x570>)
 80022d2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80022d6:	f003 0302 	and.w	r3, r3, #2
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d0ef      	beq.n	80022be <HAL_RCC_OscConfig+0x3e6>
 80022de:	e01b      	b.n	8002318 <HAL_RCC_OscConfig+0x440>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80022e0:	4b59      	ldr	r3, [pc, #356]	; (8002448 <HAL_RCC_OscConfig+0x570>)
 80022e2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80022e6:	4a58      	ldr	r2, [pc, #352]	; (8002448 <HAL_RCC_OscConfig+0x570>)
 80022e8:	f023 0301 	bic.w	r3, r3, #1
 80022ec:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80022f0:	f7ff fadc 	bl	80018ac <HAL_GetTick>
 80022f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80022f6:	e008      	b.n	800230a <HAL_RCC_OscConfig+0x432>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80022f8:	f7ff fad8 	bl	80018ac <HAL_GetTick>
 80022fc:	4602      	mov	r2, r0
 80022fe:	693b      	ldr	r3, [r7, #16]
 8002300:	1ad3      	subs	r3, r2, r3
 8002302:	2b02      	cmp	r3, #2
 8002304:	d901      	bls.n	800230a <HAL_RCC_OscConfig+0x432>
        {
          return HAL_TIMEOUT;
 8002306:	2303      	movs	r3, #3
 8002308:	e18d      	b.n	8002626 <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800230a:	4b4f      	ldr	r3, [pc, #316]	; (8002448 <HAL_RCC_OscConfig+0x570>)
 800230c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002310:	f003 0302 	and.w	r3, r3, #2
 8002314:	2b00      	cmp	r3, #0
 8002316:	d1ef      	bne.n	80022f8 <HAL_RCC_OscConfig+0x420>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	f003 0304 	and.w	r3, r3, #4
 8002320:	2b00      	cmp	r3, #0
 8002322:	f000 80a5 	beq.w	8002470 <HAL_RCC_OscConfig+0x598>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002326:	2300      	movs	r3, #0
 8002328:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800232a:	4b47      	ldr	r3, [pc, #284]	; (8002448 <HAL_RCC_OscConfig+0x570>)
 800232c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800232e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002332:	2b00      	cmp	r3, #0
 8002334:	d10d      	bne.n	8002352 <HAL_RCC_OscConfig+0x47a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002336:	4b44      	ldr	r3, [pc, #272]	; (8002448 <HAL_RCC_OscConfig+0x570>)
 8002338:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800233a:	4a43      	ldr	r2, [pc, #268]	; (8002448 <HAL_RCC_OscConfig+0x570>)
 800233c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002340:	6593      	str	r3, [r2, #88]	; 0x58
 8002342:	4b41      	ldr	r3, [pc, #260]	; (8002448 <HAL_RCC_OscConfig+0x570>)
 8002344:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002346:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800234a:	60bb      	str	r3, [r7, #8]
 800234c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800234e:	2301      	movs	r3, #1
 8002350:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002352:	4b3e      	ldr	r3, [pc, #248]	; (800244c <HAL_RCC_OscConfig+0x574>)
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800235a:	2b00      	cmp	r3, #0
 800235c:	d118      	bne.n	8002390 <HAL_RCC_OscConfig+0x4b8>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800235e:	4b3b      	ldr	r3, [pc, #236]	; (800244c <HAL_RCC_OscConfig+0x574>)
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	4a3a      	ldr	r2, [pc, #232]	; (800244c <HAL_RCC_OscConfig+0x574>)
 8002364:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002368:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800236a:	f7ff fa9f 	bl	80018ac <HAL_GetTick>
 800236e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002370:	e008      	b.n	8002384 <HAL_RCC_OscConfig+0x4ac>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002372:	f7ff fa9b 	bl	80018ac <HAL_GetTick>
 8002376:	4602      	mov	r2, r0
 8002378:	693b      	ldr	r3, [r7, #16]
 800237a:	1ad3      	subs	r3, r2, r3
 800237c:	2b02      	cmp	r3, #2
 800237e:	d901      	bls.n	8002384 <HAL_RCC_OscConfig+0x4ac>
        {
          return HAL_TIMEOUT;
 8002380:	2303      	movs	r3, #3
 8002382:	e150      	b.n	8002626 <HAL_RCC_OscConfig+0x74e>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002384:	4b31      	ldr	r3, [pc, #196]	; (800244c <HAL_RCC_OscConfig+0x574>)
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800238c:	2b00      	cmp	r3, #0
 800238e:	d0f0      	beq.n	8002372 <HAL_RCC_OscConfig+0x49a>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	689b      	ldr	r3, [r3, #8]
 8002394:	2b01      	cmp	r3, #1
 8002396:	d108      	bne.n	80023aa <HAL_RCC_OscConfig+0x4d2>
 8002398:	4b2b      	ldr	r3, [pc, #172]	; (8002448 <HAL_RCC_OscConfig+0x570>)
 800239a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800239e:	4a2a      	ldr	r2, [pc, #168]	; (8002448 <HAL_RCC_OscConfig+0x570>)
 80023a0:	f043 0301 	orr.w	r3, r3, #1
 80023a4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80023a8:	e024      	b.n	80023f4 <HAL_RCC_OscConfig+0x51c>
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	689b      	ldr	r3, [r3, #8]
 80023ae:	2b05      	cmp	r3, #5
 80023b0:	d110      	bne.n	80023d4 <HAL_RCC_OscConfig+0x4fc>
 80023b2:	4b25      	ldr	r3, [pc, #148]	; (8002448 <HAL_RCC_OscConfig+0x570>)
 80023b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80023b8:	4a23      	ldr	r2, [pc, #140]	; (8002448 <HAL_RCC_OscConfig+0x570>)
 80023ba:	f043 0304 	orr.w	r3, r3, #4
 80023be:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80023c2:	4b21      	ldr	r3, [pc, #132]	; (8002448 <HAL_RCC_OscConfig+0x570>)
 80023c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80023c8:	4a1f      	ldr	r2, [pc, #124]	; (8002448 <HAL_RCC_OscConfig+0x570>)
 80023ca:	f043 0301 	orr.w	r3, r3, #1
 80023ce:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80023d2:	e00f      	b.n	80023f4 <HAL_RCC_OscConfig+0x51c>
 80023d4:	4b1c      	ldr	r3, [pc, #112]	; (8002448 <HAL_RCC_OscConfig+0x570>)
 80023d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80023da:	4a1b      	ldr	r2, [pc, #108]	; (8002448 <HAL_RCC_OscConfig+0x570>)
 80023dc:	f023 0301 	bic.w	r3, r3, #1
 80023e0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80023e4:	4b18      	ldr	r3, [pc, #96]	; (8002448 <HAL_RCC_OscConfig+0x570>)
 80023e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80023ea:	4a17      	ldr	r2, [pc, #92]	; (8002448 <HAL_RCC_OscConfig+0x570>)
 80023ec:	f023 0304 	bic.w	r3, r3, #4
 80023f0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	689b      	ldr	r3, [r3, #8]
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d016      	beq.n	800242a <HAL_RCC_OscConfig+0x552>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023fc:	f7ff fa56 	bl	80018ac <HAL_GetTick>
 8002400:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002402:	e00a      	b.n	800241a <HAL_RCC_OscConfig+0x542>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002404:	f7ff fa52 	bl	80018ac <HAL_GetTick>
 8002408:	4602      	mov	r2, r0
 800240a:	693b      	ldr	r3, [r7, #16]
 800240c:	1ad3      	subs	r3, r2, r3
 800240e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002412:	4293      	cmp	r3, r2
 8002414:	d901      	bls.n	800241a <HAL_RCC_OscConfig+0x542>
        {
          return HAL_TIMEOUT;
 8002416:	2303      	movs	r3, #3
 8002418:	e105      	b.n	8002626 <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800241a:	4b0b      	ldr	r3, [pc, #44]	; (8002448 <HAL_RCC_OscConfig+0x570>)
 800241c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002420:	f003 0302 	and.w	r3, r3, #2
 8002424:	2b00      	cmp	r3, #0
 8002426:	d0ed      	beq.n	8002404 <HAL_RCC_OscConfig+0x52c>
 8002428:	e019      	b.n	800245e <HAL_RCC_OscConfig+0x586>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800242a:	f7ff fa3f 	bl	80018ac <HAL_GetTick>
 800242e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002430:	e00e      	b.n	8002450 <HAL_RCC_OscConfig+0x578>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002432:	f7ff fa3b 	bl	80018ac <HAL_GetTick>
 8002436:	4602      	mov	r2, r0
 8002438:	693b      	ldr	r3, [r7, #16]
 800243a:	1ad3      	subs	r3, r2, r3
 800243c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002440:	4293      	cmp	r3, r2
 8002442:	d905      	bls.n	8002450 <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 8002444:	2303      	movs	r3, #3
 8002446:	e0ee      	b.n	8002626 <HAL_RCC_OscConfig+0x74e>
 8002448:	40021000 	.word	0x40021000
 800244c:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002450:	4b77      	ldr	r3, [pc, #476]	; (8002630 <HAL_RCC_OscConfig+0x758>)
 8002452:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002456:	f003 0302 	and.w	r3, r3, #2
 800245a:	2b00      	cmp	r3, #0
 800245c:	d1e9      	bne.n	8002432 <HAL_RCC_OscConfig+0x55a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800245e:	7ffb      	ldrb	r3, [r7, #31]
 8002460:	2b01      	cmp	r3, #1
 8002462:	d105      	bne.n	8002470 <HAL_RCC_OscConfig+0x598>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002464:	4b72      	ldr	r3, [pc, #456]	; (8002630 <HAL_RCC_OscConfig+0x758>)
 8002466:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002468:	4a71      	ldr	r2, [pc, #452]	; (8002630 <HAL_RCC_OscConfig+0x758>)
 800246a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800246e:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002474:	2b00      	cmp	r3, #0
 8002476:	f000 80d5 	beq.w	8002624 <HAL_RCC_OscConfig+0x74c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_CFGR_SWS_PLL)
 800247a:	69bb      	ldr	r3, [r7, #24]
 800247c:	2b0c      	cmp	r3, #12
 800247e:	f000 808e 	beq.w	800259e <HAL_RCC_OscConfig+0x6c6>
    {
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002486:	2b02      	cmp	r3, #2
 8002488:	d15b      	bne.n	8002542 <HAL_RCC_OscConfig+0x66a>
#endif /* RCC_PLLP_SUPPORT */
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800248a:	4b69      	ldr	r3, [pc, #420]	; (8002630 <HAL_RCC_OscConfig+0x758>)
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	4a68      	ldr	r2, [pc, #416]	; (8002630 <HAL_RCC_OscConfig+0x758>)
 8002490:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002494:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002496:	f7ff fa09 	bl	80018ac <HAL_GetTick>
 800249a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800249c:	e008      	b.n	80024b0 <HAL_RCC_OscConfig+0x5d8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800249e:	f7ff fa05 	bl	80018ac <HAL_GetTick>
 80024a2:	4602      	mov	r2, r0
 80024a4:	693b      	ldr	r3, [r7, #16]
 80024a6:	1ad3      	subs	r3, r2, r3
 80024a8:	2b02      	cmp	r3, #2
 80024aa:	d901      	bls.n	80024b0 <HAL_RCC_OscConfig+0x5d8>
          {
            return HAL_TIMEOUT;
 80024ac:	2303      	movs	r3, #3
 80024ae:	e0ba      	b.n	8002626 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80024b0:	4b5f      	ldr	r3, [pc, #380]	; (8002630 <HAL_RCC_OscConfig+0x758>)
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d1f0      	bne.n	800249e <HAL_RCC_OscConfig+0x5c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80024bc:	4b5c      	ldr	r3, [pc, #368]	; (8002630 <HAL_RCC_OscConfig+0x758>)
 80024be:	68da      	ldr	r2, [r3, #12]
 80024c0:	4b5c      	ldr	r3, [pc, #368]	; (8002634 <HAL_RCC_OscConfig+0x75c>)
 80024c2:	4013      	ands	r3, r2
 80024c4:	687a      	ldr	r2, [r7, #4]
 80024c6:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80024c8:	687a      	ldr	r2, [r7, #4]
 80024ca:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80024cc:	3a01      	subs	r2, #1
 80024ce:	0112      	lsls	r2, r2, #4
 80024d0:	4311      	orrs	r1, r2
 80024d2:	687a      	ldr	r2, [r7, #4]
 80024d4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80024d6:	0212      	lsls	r2, r2, #8
 80024d8:	4311      	orrs	r1, r2
 80024da:	687a      	ldr	r2, [r7, #4]
 80024dc:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80024de:	0852      	lsrs	r2, r2, #1
 80024e0:	3a01      	subs	r2, #1
 80024e2:	0552      	lsls	r2, r2, #21
 80024e4:	4311      	orrs	r1, r2
 80024e6:	687a      	ldr	r2, [r7, #4]
 80024e8:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80024ea:	0852      	lsrs	r2, r2, #1
 80024ec:	3a01      	subs	r2, #1
 80024ee:	0652      	lsls	r2, r2, #25
 80024f0:	4311      	orrs	r1, r2
 80024f2:	687a      	ldr	r2, [r7, #4]
 80024f4:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80024f6:	0912      	lsrs	r2, r2, #4
 80024f8:	0452      	lsls	r2, r2, #17
 80024fa:	430a      	orrs	r2, r1
 80024fc:	494c      	ldr	r1, [pc, #304]	; (8002630 <HAL_RCC_OscConfig+0x758>)
 80024fe:	4313      	orrs	r3, r2
 8002500:	60cb      	str	r3, [r1, #12]
#endif
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002502:	4b4b      	ldr	r3, [pc, #300]	; (8002630 <HAL_RCC_OscConfig+0x758>)
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	4a4a      	ldr	r2, [pc, #296]	; (8002630 <HAL_RCC_OscConfig+0x758>)
 8002508:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800250c:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800250e:	4b48      	ldr	r3, [pc, #288]	; (8002630 <HAL_RCC_OscConfig+0x758>)
 8002510:	68db      	ldr	r3, [r3, #12]
 8002512:	4a47      	ldr	r2, [pc, #284]	; (8002630 <HAL_RCC_OscConfig+0x758>)
 8002514:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002518:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800251a:	f7ff f9c7 	bl	80018ac <HAL_GetTick>
 800251e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002520:	e008      	b.n	8002534 <HAL_RCC_OscConfig+0x65c>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002522:	f7ff f9c3 	bl	80018ac <HAL_GetTick>
 8002526:	4602      	mov	r2, r0
 8002528:	693b      	ldr	r3, [r7, #16]
 800252a:	1ad3      	subs	r3, r2, r3
 800252c:	2b02      	cmp	r3, #2
 800252e:	d901      	bls.n	8002534 <HAL_RCC_OscConfig+0x65c>
          {
            return HAL_TIMEOUT;
 8002530:	2303      	movs	r3, #3
 8002532:	e078      	b.n	8002626 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002534:	4b3e      	ldr	r3, [pc, #248]	; (8002630 <HAL_RCC_OscConfig+0x758>)
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800253c:	2b00      	cmp	r3, #0
 800253e:	d0f0      	beq.n	8002522 <HAL_RCC_OscConfig+0x64a>
 8002540:	e070      	b.n	8002624 <HAL_RCC_OscConfig+0x74c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002542:	4b3b      	ldr	r3, [pc, #236]	; (8002630 <HAL_RCC_OscConfig+0x758>)
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	4a3a      	ldr	r2, [pc, #232]	; (8002630 <HAL_RCC_OscConfig+0x758>)
 8002548:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800254c:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 800254e:	4b38      	ldr	r3, [pc, #224]	; (8002630 <HAL_RCC_OscConfig+0x758>)
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8002556:	2b00      	cmp	r3, #0
 8002558:	d105      	bne.n	8002566 <HAL_RCC_OscConfig+0x68e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800255a:	4b35      	ldr	r3, [pc, #212]	; (8002630 <HAL_RCC_OscConfig+0x758>)
 800255c:	68db      	ldr	r3, [r3, #12]
 800255e:	4a34      	ldr	r2, [pc, #208]	; (8002630 <HAL_RCC_OscConfig+0x758>)
 8002560:	f023 0303 	bic.w	r3, r3, #3
 8002564:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002566:	4b32      	ldr	r3, [pc, #200]	; (8002630 <HAL_RCC_OscConfig+0x758>)
 8002568:	68db      	ldr	r3, [r3, #12]
 800256a:	4a31      	ldr	r2, [pc, #196]	; (8002630 <HAL_RCC_OscConfig+0x758>)
 800256c:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8002570:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002574:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002576:	f7ff f999 	bl	80018ac <HAL_GetTick>
 800257a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800257c:	e008      	b.n	8002590 <HAL_RCC_OscConfig+0x6b8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800257e:	f7ff f995 	bl	80018ac <HAL_GetTick>
 8002582:	4602      	mov	r2, r0
 8002584:	693b      	ldr	r3, [r7, #16]
 8002586:	1ad3      	subs	r3, r2, r3
 8002588:	2b02      	cmp	r3, #2
 800258a:	d901      	bls.n	8002590 <HAL_RCC_OscConfig+0x6b8>
          {
            return HAL_TIMEOUT;
 800258c:	2303      	movs	r3, #3
 800258e:	e04a      	b.n	8002626 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002590:	4b27      	ldr	r3, [pc, #156]	; (8002630 <HAL_RCC_OscConfig+0x758>)
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002598:	2b00      	cmp	r3, #0
 800259a:	d1f0      	bne.n	800257e <HAL_RCC_OscConfig+0x6a6>
 800259c:	e042      	b.n	8002624 <HAL_RCC_OscConfig+0x74c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025a2:	2b01      	cmp	r3, #1
 80025a4:	d101      	bne.n	80025aa <HAL_RCC_OscConfig+0x6d2>
      {
        return HAL_ERROR;
 80025a6:	2301      	movs	r3, #1
 80025a8:	e03d      	b.n	8002626 <HAL_RCC_OscConfig+0x74e>
      }
      else
      {
        pll_config = RCC->PLLCFGR;
 80025aa:	4b21      	ldr	r3, [pc, #132]	; (8002630 <HAL_RCC_OscConfig+0x758>)
 80025ac:	68db      	ldr	r3, [r3, #12]
 80025ae:	617b      	str	r3, [r7, #20]
        /* Do not return HAL_ERROR if request repeats the current configuration */
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80025b0:	697b      	ldr	r3, [r7, #20]
 80025b2:	f003 0203 	and.w	r2, r3, #3
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025ba:	429a      	cmp	r2, r3
 80025bc:	d130      	bne.n	8002620 <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80025be:	697b      	ldr	r3, [r7, #20]
 80025c0:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025c8:	3b01      	subs	r3, #1
 80025ca:	011b      	lsls	r3, r3, #4
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80025cc:	429a      	cmp	r2, r3
 80025ce:	d127      	bne.n	8002620 <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80025d0:	697b      	ldr	r3, [r7, #20]
 80025d2:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80025da:	021b      	lsls	r3, r3, #8
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80025dc:	429a      	cmp	r2, r3
 80025de:	d11f      	bne.n	8002620 <HAL_RCC_OscConfig+0x748>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80025e0:	697b      	ldr	r3, [r7, #20]
 80025e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025e6:	687a      	ldr	r2, [r7, #4]
 80025e8:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80025ea:	2a07      	cmp	r2, #7
 80025ec:	bf14      	ite	ne
 80025ee:	2201      	movne	r2, #1
 80025f0:	2200      	moveq	r2, #0
 80025f2:	b2d2      	uxtb	r2, r2
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80025f4:	4293      	cmp	r3, r2
 80025f6:	d113      	bne.n	8002620 <HAL_RCC_OscConfig+0x748>
#endif
#endif
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80025f8:	697b      	ldr	r3, [r7, #20]
 80025fa:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002602:	085b      	lsrs	r3, r3, #1
 8002604:	3b01      	subs	r3, #1
 8002606:	055b      	lsls	r3, r3, #21
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002608:	429a      	cmp	r2, r3
 800260a:	d109      	bne.n	8002620 <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800260c:	697b      	ldr	r3, [r7, #20]
 800260e:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002616:	085b      	lsrs	r3, r3, #1
 8002618:	3b01      	subs	r3, #1
 800261a:	065b      	lsls	r3, r3, #25
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800261c:	429a      	cmp	r2, r3
 800261e:	d001      	beq.n	8002624 <HAL_RCC_OscConfig+0x74c>
        {
          return HAL_ERROR;
 8002620:	2301      	movs	r3, #1
 8002622:	e000      	b.n	8002626 <HAL_RCC_OscConfig+0x74e>
        }
      }
    }
  }
  return HAL_OK;
 8002624:	2300      	movs	r3, #0
}
 8002626:	4618      	mov	r0, r3
 8002628:	3720      	adds	r7, #32
 800262a:	46bd      	mov	sp, r7
 800262c:	bd80      	pop	{r7, pc}
 800262e:	bf00      	nop
 8002630:	40021000 	.word	0x40021000
 8002634:	f99d808c 	.word	0xf99d808c

08002638 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002638:	b580      	push	{r7, lr}
 800263a:	b084      	sub	sp, #16
 800263c:	af00      	add	r7, sp, #0
 800263e:	6078      	str	r0, [r7, #4]
 8002640:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	2b00      	cmp	r3, #0
 8002646:	d101      	bne.n	800264c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002648:	2301      	movs	r3, #1
 800264a:	e0c8      	b.n	80027de <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800264c:	4b66      	ldr	r3, [pc, #408]	; (80027e8 <HAL_RCC_ClockConfig+0x1b0>)
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	f003 0307 	and.w	r3, r3, #7
 8002654:	683a      	ldr	r2, [r7, #0]
 8002656:	429a      	cmp	r2, r3
 8002658:	d910      	bls.n	800267c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800265a:	4b63      	ldr	r3, [pc, #396]	; (80027e8 <HAL_RCC_ClockConfig+0x1b0>)
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	f023 0207 	bic.w	r2, r3, #7
 8002662:	4961      	ldr	r1, [pc, #388]	; (80027e8 <HAL_RCC_ClockConfig+0x1b0>)
 8002664:	683b      	ldr	r3, [r7, #0]
 8002666:	4313      	orrs	r3, r2
 8002668:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800266a:	4b5f      	ldr	r3, [pc, #380]	; (80027e8 <HAL_RCC_ClockConfig+0x1b0>)
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	f003 0307 	and.w	r3, r3, #7
 8002672:	683a      	ldr	r2, [r7, #0]
 8002674:	429a      	cmp	r2, r3
 8002676:	d001      	beq.n	800267c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002678:	2301      	movs	r3, #1
 800267a:	e0b0      	b.n	80027de <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	f003 0301 	and.w	r3, r3, #1
 8002684:	2b00      	cmp	r3, #0
 8002686:	d04c      	beq.n	8002722 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	685b      	ldr	r3, [r3, #4]
 800268c:	2b03      	cmp	r3, #3
 800268e:	d107      	bne.n	80026a0 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002690:	4b56      	ldr	r3, [pc, #344]	; (80027ec <HAL_RCC_ClockConfig+0x1b4>)
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002698:	2b00      	cmp	r3, #0
 800269a:	d121      	bne.n	80026e0 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 800269c:	2301      	movs	r3, #1
 800269e:	e09e      	b.n	80027de <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	685b      	ldr	r3, [r3, #4]
 80026a4:	2b02      	cmp	r3, #2
 80026a6:	d107      	bne.n	80026b8 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80026a8:	4b50      	ldr	r3, [pc, #320]	; (80027ec <HAL_RCC_ClockConfig+0x1b4>)
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d115      	bne.n	80026e0 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80026b4:	2301      	movs	r3, #1
 80026b6:	e092      	b.n	80027de <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	685b      	ldr	r3, [r3, #4]
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d107      	bne.n	80026d0 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80026c0:	4b4a      	ldr	r3, [pc, #296]	; (80027ec <HAL_RCC_ClockConfig+0x1b4>)
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	f003 0302 	and.w	r3, r3, #2
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d109      	bne.n	80026e0 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80026cc:	2301      	movs	r3, #1
 80026ce:	e086      	b.n	80027de <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80026d0:	4b46      	ldr	r3, [pc, #280]	; (80027ec <HAL_RCC_ClockConfig+0x1b4>)
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d101      	bne.n	80026e0 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80026dc:	2301      	movs	r3, #1
 80026de:	e07e      	b.n	80027de <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80026e0:	4b42      	ldr	r3, [pc, #264]	; (80027ec <HAL_RCC_ClockConfig+0x1b4>)
 80026e2:	689b      	ldr	r3, [r3, #8]
 80026e4:	f023 0203 	bic.w	r2, r3, #3
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	685b      	ldr	r3, [r3, #4]
 80026ec:	493f      	ldr	r1, [pc, #252]	; (80027ec <HAL_RCC_ClockConfig+0x1b4>)
 80026ee:	4313      	orrs	r3, r2
 80026f0:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80026f2:	f7ff f8db 	bl	80018ac <HAL_GetTick>
 80026f6:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80026f8:	e00a      	b.n	8002710 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80026fa:	f7ff f8d7 	bl	80018ac <HAL_GetTick>
 80026fe:	4602      	mov	r2, r0
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	1ad3      	subs	r3, r2, r3
 8002704:	f241 3288 	movw	r2, #5000	; 0x1388
 8002708:	4293      	cmp	r3, r2
 800270a:	d901      	bls.n	8002710 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 800270c:	2303      	movs	r3, #3
 800270e:	e066      	b.n	80027de <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002710:	4b36      	ldr	r3, [pc, #216]	; (80027ec <HAL_RCC_ClockConfig+0x1b4>)
 8002712:	689b      	ldr	r3, [r3, #8]
 8002714:	f003 020c 	and.w	r2, r3, #12
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	685b      	ldr	r3, [r3, #4]
 800271c:	009b      	lsls	r3, r3, #2
 800271e:	429a      	cmp	r2, r3
 8002720:	d1eb      	bne.n	80026fa <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	f003 0302 	and.w	r3, r3, #2
 800272a:	2b00      	cmp	r3, #0
 800272c:	d008      	beq.n	8002740 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800272e:	4b2f      	ldr	r3, [pc, #188]	; (80027ec <HAL_RCC_ClockConfig+0x1b4>)
 8002730:	689b      	ldr	r3, [r3, #8]
 8002732:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	689b      	ldr	r3, [r3, #8]
 800273a:	492c      	ldr	r1, [pc, #176]	; (80027ec <HAL_RCC_ClockConfig+0x1b4>)
 800273c:	4313      	orrs	r3, r2
 800273e:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002740:	4b29      	ldr	r3, [pc, #164]	; (80027e8 <HAL_RCC_ClockConfig+0x1b0>)
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	f003 0307 	and.w	r3, r3, #7
 8002748:	683a      	ldr	r2, [r7, #0]
 800274a:	429a      	cmp	r2, r3
 800274c:	d210      	bcs.n	8002770 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800274e:	4b26      	ldr	r3, [pc, #152]	; (80027e8 <HAL_RCC_ClockConfig+0x1b0>)
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	f023 0207 	bic.w	r2, r3, #7
 8002756:	4924      	ldr	r1, [pc, #144]	; (80027e8 <HAL_RCC_ClockConfig+0x1b0>)
 8002758:	683b      	ldr	r3, [r7, #0]
 800275a:	4313      	orrs	r3, r2
 800275c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800275e:	4b22      	ldr	r3, [pc, #136]	; (80027e8 <HAL_RCC_ClockConfig+0x1b0>)
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	f003 0307 	and.w	r3, r3, #7
 8002766:	683a      	ldr	r2, [r7, #0]
 8002768:	429a      	cmp	r2, r3
 800276a:	d001      	beq.n	8002770 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 800276c:	2301      	movs	r3, #1
 800276e:	e036      	b.n	80027de <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	f003 0304 	and.w	r3, r3, #4
 8002778:	2b00      	cmp	r3, #0
 800277a:	d008      	beq.n	800278e <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800277c:	4b1b      	ldr	r3, [pc, #108]	; (80027ec <HAL_RCC_ClockConfig+0x1b4>)
 800277e:	689b      	ldr	r3, [r3, #8]
 8002780:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	68db      	ldr	r3, [r3, #12]
 8002788:	4918      	ldr	r1, [pc, #96]	; (80027ec <HAL_RCC_ClockConfig+0x1b4>)
 800278a:	4313      	orrs	r3, r2
 800278c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	f003 0308 	and.w	r3, r3, #8
 8002796:	2b00      	cmp	r3, #0
 8002798:	d009      	beq.n	80027ae <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800279a:	4b14      	ldr	r3, [pc, #80]	; (80027ec <HAL_RCC_ClockConfig+0x1b4>)
 800279c:	689b      	ldr	r3, [r3, #8]
 800279e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	691b      	ldr	r3, [r3, #16]
 80027a6:	00db      	lsls	r3, r3, #3
 80027a8:	4910      	ldr	r1, [pc, #64]	; (80027ec <HAL_RCC_ClockConfig+0x1b4>)
 80027aa:	4313      	orrs	r3, r2
 80027ac:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80027ae:	f000 f825 	bl	80027fc <HAL_RCC_GetSysClockFreq>
 80027b2:	4601      	mov	r1, r0
 80027b4:	4b0d      	ldr	r3, [pc, #52]	; (80027ec <HAL_RCC_ClockConfig+0x1b4>)
 80027b6:	689b      	ldr	r3, [r3, #8]
 80027b8:	091b      	lsrs	r3, r3, #4
 80027ba:	f003 030f 	and.w	r3, r3, #15
 80027be:	4a0c      	ldr	r2, [pc, #48]	; (80027f0 <HAL_RCC_ClockConfig+0x1b8>)
 80027c0:	5cd3      	ldrb	r3, [r2, r3]
 80027c2:	f003 031f 	and.w	r3, r3, #31
 80027c6:	fa21 f303 	lsr.w	r3, r1, r3
 80027ca:	4a0a      	ldr	r2, [pc, #40]	; (80027f4 <HAL_RCC_ClockConfig+0x1bc>)
 80027cc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80027ce:	4b0a      	ldr	r3, [pc, #40]	; (80027f8 <HAL_RCC_ClockConfig+0x1c0>)
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	4618      	mov	r0, r3
 80027d4:	f7ff f81e 	bl	8001814 <HAL_InitTick>
 80027d8:	4603      	mov	r3, r0
 80027da:	72fb      	strb	r3, [r7, #11]

  return status;
 80027dc:	7afb      	ldrb	r3, [r7, #11]
}
 80027de:	4618      	mov	r0, r3
 80027e0:	3710      	adds	r7, #16
 80027e2:	46bd      	mov	sp, r7
 80027e4:	bd80      	pop	{r7, pc}
 80027e6:	bf00      	nop
 80027e8:	40022000 	.word	0x40022000
 80027ec:	40021000 	.word	0x40021000
 80027f0:	08003fdc 	.word	0x08003fdc
 80027f4:	20000000 	.word	0x20000000
 80027f8:	20000004 	.word	0x20000004

080027fc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80027fc:	b480      	push	{r7}
 80027fe:	b089      	sub	sp, #36	; 0x24
 8002800:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002802:	2300      	movs	r3, #0
 8002804:	61fb      	str	r3, [r7, #28]
 8002806:	2300      	movs	r3, #0
 8002808:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800280a:	4b3d      	ldr	r3, [pc, #244]	; (8002900 <HAL_RCC_GetSysClockFreq+0x104>)
 800280c:	689b      	ldr	r3, [r3, #8]
 800280e:	f003 030c 	and.w	r3, r3, #12
 8002812:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002814:	4b3a      	ldr	r3, [pc, #232]	; (8002900 <HAL_RCC_GetSysClockFreq+0x104>)
 8002816:	68db      	ldr	r3, [r3, #12]
 8002818:	f003 0303 	and.w	r3, r3, #3
 800281c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800281e:	693b      	ldr	r3, [r7, #16]
 8002820:	2b00      	cmp	r3, #0
 8002822:	d005      	beq.n	8002830 <HAL_RCC_GetSysClockFreq+0x34>
 8002824:	693b      	ldr	r3, [r7, #16]
 8002826:	2b0c      	cmp	r3, #12
 8002828:	d121      	bne.n	800286e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	2b01      	cmp	r3, #1
 800282e:	d11e      	bne.n	800286e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002830:	4b33      	ldr	r3, [pc, #204]	; (8002900 <HAL_RCC_GetSysClockFreq+0x104>)
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	f003 0308 	and.w	r3, r3, #8
 8002838:	2b00      	cmp	r3, #0
 800283a:	d107      	bne.n	800284c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800283c:	4b30      	ldr	r3, [pc, #192]	; (8002900 <HAL_RCC_GetSysClockFreq+0x104>)
 800283e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002842:	0a1b      	lsrs	r3, r3, #8
 8002844:	f003 030f 	and.w	r3, r3, #15
 8002848:	61fb      	str	r3, [r7, #28]
 800284a:	e005      	b.n	8002858 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800284c:	4b2c      	ldr	r3, [pc, #176]	; (8002900 <HAL_RCC_GetSysClockFreq+0x104>)
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	091b      	lsrs	r3, r3, #4
 8002852:	f003 030f 	and.w	r3, r3, #15
 8002856:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002858:	4a2a      	ldr	r2, [pc, #168]	; (8002904 <HAL_RCC_GetSysClockFreq+0x108>)
 800285a:	69fb      	ldr	r3, [r7, #28]
 800285c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002860:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002862:	693b      	ldr	r3, [r7, #16]
 8002864:	2b00      	cmp	r3, #0
 8002866:	d10d      	bne.n	8002884 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002868:	69fb      	ldr	r3, [r7, #28]
 800286a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800286c:	e00a      	b.n	8002884 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800286e:	693b      	ldr	r3, [r7, #16]
 8002870:	2b04      	cmp	r3, #4
 8002872:	d102      	bne.n	800287a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002874:	4b24      	ldr	r3, [pc, #144]	; (8002908 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002876:	61bb      	str	r3, [r7, #24]
 8002878:	e004      	b.n	8002884 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800287a:	693b      	ldr	r3, [r7, #16]
 800287c:	2b08      	cmp	r3, #8
 800287e:	d101      	bne.n	8002884 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002880:	4b22      	ldr	r3, [pc, #136]	; (800290c <HAL_RCC_GetSysClockFreq+0x110>)
 8002882:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002884:	693b      	ldr	r3, [r7, #16]
 8002886:	2b0c      	cmp	r3, #12
 8002888:	d133      	bne.n	80028f2 <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800288a:	4b1d      	ldr	r3, [pc, #116]	; (8002900 <HAL_RCC_GetSysClockFreq+0x104>)
 800288c:	68db      	ldr	r3, [r3, #12]
 800288e:	f003 0303 	and.w	r3, r3, #3
 8002892:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002894:	68bb      	ldr	r3, [r7, #8]
 8002896:	2b02      	cmp	r3, #2
 8002898:	d002      	beq.n	80028a0 <HAL_RCC_GetSysClockFreq+0xa4>
 800289a:	2b03      	cmp	r3, #3
 800289c:	d003      	beq.n	80028a6 <HAL_RCC_GetSysClockFreq+0xaa>
 800289e:	e005      	b.n	80028ac <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80028a0:	4b19      	ldr	r3, [pc, #100]	; (8002908 <HAL_RCC_GetSysClockFreq+0x10c>)
 80028a2:	617b      	str	r3, [r7, #20]
      break;
 80028a4:	e005      	b.n	80028b2 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80028a6:	4b19      	ldr	r3, [pc, #100]	; (800290c <HAL_RCC_GetSysClockFreq+0x110>)
 80028a8:	617b      	str	r3, [r7, #20]
      break;
 80028aa:	e002      	b.n	80028b2 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80028ac:	69fb      	ldr	r3, [r7, #28]
 80028ae:	617b      	str	r3, [r7, #20]
      break;
 80028b0:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80028b2:	4b13      	ldr	r3, [pc, #76]	; (8002900 <HAL_RCC_GetSysClockFreq+0x104>)
 80028b4:	68db      	ldr	r3, [r3, #12]
 80028b6:	091b      	lsrs	r3, r3, #4
 80028b8:	f003 0307 	and.w	r3, r3, #7
 80028bc:	3301      	adds	r3, #1
 80028be:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80028c0:	4b0f      	ldr	r3, [pc, #60]	; (8002900 <HAL_RCC_GetSysClockFreq+0x104>)
 80028c2:	68db      	ldr	r3, [r3, #12]
 80028c4:	0a1b      	lsrs	r3, r3, #8
 80028c6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80028ca:	697a      	ldr	r2, [r7, #20]
 80028cc:	fb02 f203 	mul.w	r2, r2, r3
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80028d6:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80028d8:	4b09      	ldr	r3, [pc, #36]	; (8002900 <HAL_RCC_GetSysClockFreq+0x104>)
 80028da:	68db      	ldr	r3, [r3, #12]
 80028dc:	0e5b      	lsrs	r3, r3, #25
 80028de:	f003 0303 	and.w	r3, r3, #3
 80028e2:	3301      	adds	r3, #1
 80028e4:	005b      	lsls	r3, r3, #1
 80028e6:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80028e8:	697a      	ldr	r2, [r7, #20]
 80028ea:	683b      	ldr	r3, [r7, #0]
 80028ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80028f0:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80028f2:	69bb      	ldr	r3, [r7, #24]
}
 80028f4:	4618      	mov	r0, r3
 80028f6:	3724      	adds	r7, #36	; 0x24
 80028f8:	46bd      	mov	sp, r7
 80028fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028fe:	4770      	bx	lr
 8002900:	40021000 	.word	0x40021000
 8002904:	08003ff4 	.word	0x08003ff4
 8002908:	00f42400 	.word	0x00f42400
 800290c:	007a1200 	.word	0x007a1200

08002910 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002910:	b480      	push	{r7}
 8002912:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002914:	4b03      	ldr	r3, [pc, #12]	; (8002924 <HAL_RCC_GetHCLKFreq+0x14>)
 8002916:	681b      	ldr	r3, [r3, #0]
}
 8002918:	4618      	mov	r0, r3
 800291a:	46bd      	mov	sp, r7
 800291c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002920:	4770      	bx	lr
 8002922:	bf00      	nop
 8002924:	20000000 	.word	0x20000000

08002928 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002928:	b580      	push	{r7, lr}
 800292a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800292c:	f7ff fff0 	bl	8002910 <HAL_RCC_GetHCLKFreq>
 8002930:	4601      	mov	r1, r0
 8002932:	4b06      	ldr	r3, [pc, #24]	; (800294c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002934:	689b      	ldr	r3, [r3, #8]
 8002936:	0a1b      	lsrs	r3, r3, #8
 8002938:	f003 0307 	and.w	r3, r3, #7
 800293c:	4a04      	ldr	r2, [pc, #16]	; (8002950 <HAL_RCC_GetPCLK1Freq+0x28>)
 800293e:	5cd3      	ldrb	r3, [r2, r3]
 8002940:	f003 031f 	and.w	r3, r3, #31
 8002944:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002948:	4618      	mov	r0, r3
 800294a:	bd80      	pop	{r7, pc}
 800294c:	40021000 	.word	0x40021000
 8002950:	08003fec 	.word	0x08003fec

08002954 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002954:	b580      	push	{r7, lr}
 8002956:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002958:	f7ff ffda 	bl	8002910 <HAL_RCC_GetHCLKFreq>
 800295c:	4601      	mov	r1, r0
 800295e:	4b06      	ldr	r3, [pc, #24]	; (8002978 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002960:	689b      	ldr	r3, [r3, #8]
 8002962:	0adb      	lsrs	r3, r3, #11
 8002964:	f003 0307 	and.w	r3, r3, #7
 8002968:	4a04      	ldr	r2, [pc, #16]	; (800297c <HAL_RCC_GetPCLK2Freq+0x28>)
 800296a:	5cd3      	ldrb	r3, [r2, r3]
 800296c:	f003 031f 	and.w	r3, r3, #31
 8002970:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002974:	4618      	mov	r0, r3
 8002976:	bd80      	pop	{r7, pc}
 8002978:	40021000 	.word	0x40021000
 800297c:	08003fec 	.word	0x08003fec

08002980 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002980:	b580      	push	{r7, lr}
 8002982:	b086      	sub	sp, #24
 8002984:	af00      	add	r7, sp, #0
 8002986:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002988:	2300      	movs	r3, #0
 800298a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800298c:	4b2a      	ldr	r3, [pc, #168]	; (8002a38 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800298e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002990:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002994:	2b00      	cmp	r3, #0
 8002996:	d003      	beq.n	80029a0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002998:	f7ff fa3a 	bl	8001e10 <HAL_PWREx_GetVoltageRange>
 800299c:	6178      	str	r0, [r7, #20]
 800299e:	e014      	b.n	80029ca <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80029a0:	4b25      	ldr	r3, [pc, #148]	; (8002a38 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80029a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029a4:	4a24      	ldr	r2, [pc, #144]	; (8002a38 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80029a6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80029aa:	6593      	str	r3, [r2, #88]	; 0x58
 80029ac:	4b22      	ldr	r3, [pc, #136]	; (8002a38 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80029ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80029b4:	60fb      	str	r3, [r7, #12]
 80029b6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80029b8:	f7ff fa2a 	bl	8001e10 <HAL_PWREx_GetVoltageRange>
 80029bc:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80029be:	4b1e      	ldr	r3, [pc, #120]	; (8002a38 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80029c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029c2:	4a1d      	ldr	r2, [pc, #116]	; (8002a38 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80029c4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80029c8:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80029ca:	697b      	ldr	r3, [r7, #20]
 80029cc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80029d0:	d10b      	bne.n	80029ea <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	2b80      	cmp	r3, #128	; 0x80
 80029d6:	d919      	bls.n	8002a0c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	2ba0      	cmp	r3, #160	; 0xa0
 80029dc:	d902      	bls.n	80029e4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80029de:	2302      	movs	r3, #2
 80029e0:	613b      	str	r3, [r7, #16]
 80029e2:	e013      	b.n	8002a0c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80029e4:	2301      	movs	r3, #1
 80029e6:	613b      	str	r3, [r7, #16]
 80029e8:	e010      	b.n	8002a0c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	2b80      	cmp	r3, #128	; 0x80
 80029ee:	d902      	bls.n	80029f6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80029f0:	2303      	movs	r3, #3
 80029f2:	613b      	str	r3, [r7, #16]
 80029f4:	e00a      	b.n	8002a0c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	2b80      	cmp	r3, #128	; 0x80
 80029fa:	d102      	bne.n	8002a02 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80029fc:	2302      	movs	r3, #2
 80029fe:	613b      	str	r3, [r7, #16]
 8002a00:	e004      	b.n	8002a0c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	2b70      	cmp	r3, #112	; 0x70
 8002a06:	d101      	bne.n	8002a0c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002a08:	2301      	movs	r3, #1
 8002a0a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002a0c:	4b0b      	ldr	r3, [pc, #44]	; (8002a3c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	f023 0207 	bic.w	r2, r3, #7
 8002a14:	4909      	ldr	r1, [pc, #36]	; (8002a3c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002a16:	693b      	ldr	r3, [r7, #16]
 8002a18:	4313      	orrs	r3, r2
 8002a1a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002a1c:	4b07      	ldr	r3, [pc, #28]	; (8002a3c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	f003 0307 	and.w	r3, r3, #7
 8002a24:	693a      	ldr	r2, [r7, #16]
 8002a26:	429a      	cmp	r2, r3
 8002a28:	d001      	beq.n	8002a2e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002a2a:	2301      	movs	r3, #1
 8002a2c:	e000      	b.n	8002a30 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002a2e:	2300      	movs	r3, #0
}
 8002a30:	4618      	mov	r0, r3
 8002a32:	3718      	adds	r7, #24
 8002a34:	46bd      	mov	sp, r7
 8002a36:	bd80      	pop	{r7, pc}
 8002a38:	40021000 	.word	0x40021000
 8002a3c:	40022000 	.word	0x40022000

08002a40 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002a40:	b580      	push	{r7, lr}
 8002a42:	b086      	sub	sp, #24
 8002a44:	af00      	add	r7, sp, #0
 8002a46:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002a48:	2300      	movs	r3, #0
 8002a4a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002a4c:	2300      	movs	r3, #0
 8002a4e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d03f      	beq.n	8002adc <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002a60:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002a64:	d01c      	beq.n	8002aa0 <HAL_RCCEx_PeriphCLKConfig+0x60>
 8002a66:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002a6a:	d802      	bhi.n	8002a72 <HAL_RCCEx_PeriphCLKConfig+0x32>
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d00e      	beq.n	8002a8e <HAL_RCCEx_PeriphCLKConfig+0x4e>
 8002a70:	e01f      	b.n	8002ab2 <HAL_RCCEx_PeriphCLKConfig+0x72>
 8002a72:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002a76:	d003      	beq.n	8002a80 <HAL_RCCEx_PeriphCLKConfig+0x40>
 8002a78:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002a7c:	d01c      	beq.n	8002ab8 <HAL_RCCEx_PeriphCLKConfig+0x78>
 8002a7e:	e018      	b.n	8002ab2 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002a80:	4b85      	ldr	r3, [pc, #532]	; (8002c98 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002a82:	68db      	ldr	r3, [r3, #12]
 8002a84:	4a84      	ldr	r2, [pc, #528]	; (8002c98 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002a86:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a8a:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002a8c:	e015      	b.n	8002aba <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	3304      	adds	r3, #4
 8002a92:	2100      	movs	r1, #0
 8002a94:	4618      	mov	r0, r3
 8002a96:	f000 fab9 	bl	800300c <RCCEx_PLLSAI1_Config>
 8002a9a:	4603      	mov	r3, r0
 8002a9c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002a9e:	e00c      	b.n	8002aba <HAL_RCCEx_PeriphCLKConfig+0x7a>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	3320      	adds	r3, #32
 8002aa4:	2100      	movs	r1, #0
 8002aa6:	4618      	mov	r0, r3
 8002aa8:	f000 fba0 	bl	80031ec <RCCEx_PLLSAI2_Config>
 8002aac:	4603      	mov	r3, r0
 8002aae:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002ab0:	e003      	b.n	8002aba <HAL_RCCEx_PeriphCLKConfig+0x7a>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002ab2:	2301      	movs	r3, #1
 8002ab4:	74fb      	strb	r3, [r7, #19]
      break;
 8002ab6:	e000      	b.n	8002aba <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 8002ab8:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002aba:	7cfb      	ldrb	r3, [r7, #19]
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d10b      	bne.n	8002ad8 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002ac0:	4b75      	ldr	r3, [pc, #468]	; (8002c98 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002ac2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ac6:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002ace:	4972      	ldr	r1, [pc, #456]	; (8002c98 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002ad0:	4313      	orrs	r3, r2
 8002ad2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002ad6:	e001      	b.n	8002adc <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002ad8:	7cfb      	ldrb	r3, [r7, #19]
 8002ada:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d03f      	beq.n	8002b68 <HAL_RCCEx_PeriphCLKConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002aec:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002af0:	d01c      	beq.n	8002b2c <HAL_RCCEx_PeriphCLKConfig+0xec>
 8002af2:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002af6:	d802      	bhi.n	8002afe <HAL_RCCEx_PeriphCLKConfig+0xbe>
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d00e      	beq.n	8002b1a <HAL_RCCEx_PeriphCLKConfig+0xda>
 8002afc:	e01f      	b.n	8002b3e <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8002afe:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002b02:	d003      	beq.n	8002b0c <HAL_RCCEx_PeriphCLKConfig+0xcc>
 8002b04:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8002b08:	d01c      	beq.n	8002b44 <HAL_RCCEx_PeriphCLKConfig+0x104>
 8002b0a:	e018      	b.n	8002b3e <HAL_RCCEx_PeriphCLKConfig+0xfe>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002b0c:	4b62      	ldr	r3, [pc, #392]	; (8002c98 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002b0e:	68db      	ldr	r3, [r3, #12]
 8002b10:	4a61      	ldr	r2, [pc, #388]	; (8002c98 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002b12:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b16:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002b18:	e015      	b.n	8002b46 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	3304      	adds	r3, #4
 8002b1e:	2100      	movs	r1, #0
 8002b20:	4618      	mov	r0, r3
 8002b22:	f000 fa73 	bl	800300c <RCCEx_PLLSAI1_Config>
 8002b26:	4603      	mov	r3, r0
 8002b28:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002b2a:	e00c      	b.n	8002b46 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	3320      	adds	r3, #32
 8002b30:	2100      	movs	r1, #0
 8002b32:	4618      	mov	r0, r3
 8002b34:	f000 fb5a 	bl	80031ec <RCCEx_PLLSAI2_Config>
 8002b38:	4603      	mov	r3, r0
 8002b3a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002b3c:	e003      	b.n	8002b46 <HAL_RCCEx_PeriphCLKConfig+0x106>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002b3e:	2301      	movs	r3, #1
 8002b40:	74fb      	strb	r3, [r7, #19]
      break;
 8002b42:	e000      	b.n	8002b46 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8002b44:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002b46:	7cfb      	ldrb	r3, [r7, #19]
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d10b      	bne.n	8002b64 <HAL_RCCEx_PeriphCLKConfig+0x124>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002b4c:	4b52      	ldr	r3, [pc, #328]	; (8002c98 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002b4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b52:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002b5a:	494f      	ldr	r1, [pc, #316]	; (8002c98 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002b5c:	4313      	orrs	r3, r2
 8002b5e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002b62:	e001      	b.n	8002b68 <HAL_RCCEx_PeriphCLKConfig+0x128>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002b64:	7cfb      	ldrb	r3, [r7, #19]
 8002b66:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	f000 80a0 	beq.w	8002cb6 <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002b76:	2300      	movs	r3, #0
 8002b78:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002b7a:	4b47      	ldr	r3, [pc, #284]	; (8002c98 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002b7c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d101      	bne.n	8002b8a <HAL_RCCEx_PeriphCLKConfig+0x14a>
 8002b86:	2301      	movs	r3, #1
 8002b88:	e000      	b.n	8002b8c <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8002b8a:	2300      	movs	r3, #0
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d00d      	beq.n	8002bac <HAL_RCCEx_PeriphCLKConfig+0x16c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002b90:	4b41      	ldr	r3, [pc, #260]	; (8002c98 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002b92:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b94:	4a40      	ldr	r2, [pc, #256]	; (8002c98 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002b96:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002b9a:	6593      	str	r3, [r2, #88]	; 0x58
 8002b9c:	4b3e      	ldr	r3, [pc, #248]	; (8002c98 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002b9e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ba0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ba4:	60bb      	str	r3, [r7, #8]
 8002ba6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002ba8:	2301      	movs	r3, #1
 8002baa:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002bac:	4b3b      	ldr	r3, [pc, #236]	; (8002c9c <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	4a3a      	ldr	r2, [pc, #232]	; (8002c9c <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002bb2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002bb6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002bb8:	f7fe fe78 	bl	80018ac <HAL_GetTick>
 8002bbc:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002bbe:	e009      	b.n	8002bd4 <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002bc0:	f7fe fe74 	bl	80018ac <HAL_GetTick>
 8002bc4:	4602      	mov	r2, r0
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	1ad3      	subs	r3, r2, r3
 8002bca:	2b02      	cmp	r3, #2
 8002bcc:	d902      	bls.n	8002bd4 <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        ret = HAL_TIMEOUT;
 8002bce:	2303      	movs	r3, #3
 8002bd0:	74fb      	strb	r3, [r7, #19]
        break;
 8002bd2:	e005      	b.n	8002be0 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002bd4:	4b31      	ldr	r3, [pc, #196]	; (8002c9c <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d0ef      	beq.n	8002bc0 <HAL_RCCEx_PeriphCLKConfig+0x180>
      }
    }

    if(ret == HAL_OK)
 8002be0:	7cfb      	ldrb	r3, [r7, #19]
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d15c      	bne.n	8002ca0 <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002be6:	4b2c      	ldr	r3, [pc, #176]	; (8002c98 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002be8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002bec:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002bf0:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002bf2:	697b      	ldr	r3, [r7, #20]
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d01f      	beq.n	8002c38 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002bfe:	697a      	ldr	r2, [r7, #20]
 8002c00:	429a      	cmp	r2, r3
 8002c02:	d019      	beq.n	8002c38 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002c04:	4b24      	ldr	r3, [pc, #144]	; (8002c98 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002c06:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c0a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002c0e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002c10:	4b21      	ldr	r3, [pc, #132]	; (8002c98 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002c12:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c16:	4a20      	ldr	r2, [pc, #128]	; (8002c98 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002c18:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002c1c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002c20:	4b1d      	ldr	r3, [pc, #116]	; (8002c98 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002c22:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c26:	4a1c      	ldr	r2, [pc, #112]	; (8002c98 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002c28:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002c2c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002c30:	4a19      	ldr	r2, [pc, #100]	; (8002c98 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002c32:	697b      	ldr	r3, [r7, #20]
 8002c34:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002c38:	697b      	ldr	r3, [r7, #20]
 8002c3a:	f003 0301 	and.w	r3, r3, #1
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d016      	beq.n	8002c70 <HAL_RCCEx_PeriphCLKConfig+0x230>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c42:	f7fe fe33 	bl	80018ac <HAL_GetTick>
 8002c46:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002c48:	e00b      	b.n	8002c62 <HAL_RCCEx_PeriphCLKConfig+0x222>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c4a:	f7fe fe2f 	bl	80018ac <HAL_GetTick>
 8002c4e:	4602      	mov	r2, r0
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	1ad3      	subs	r3, r2, r3
 8002c54:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c58:	4293      	cmp	r3, r2
 8002c5a:	d902      	bls.n	8002c62 <HAL_RCCEx_PeriphCLKConfig+0x222>
          {
            ret = HAL_TIMEOUT;
 8002c5c:	2303      	movs	r3, #3
 8002c5e:	74fb      	strb	r3, [r7, #19]
            break;
 8002c60:	e006      	b.n	8002c70 <HAL_RCCEx_PeriphCLKConfig+0x230>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002c62:	4b0d      	ldr	r3, [pc, #52]	; (8002c98 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002c64:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c68:	f003 0302 	and.w	r3, r3, #2
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d0ec      	beq.n	8002c4a <HAL_RCCEx_PeriphCLKConfig+0x20a>
          }
        }
      }

      if(ret == HAL_OK)
 8002c70:	7cfb      	ldrb	r3, [r7, #19]
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d10c      	bne.n	8002c90 <HAL_RCCEx_PeriphCLKConfig+0x250>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002c76:	4b08      	ldr	r3, [pc, #32]	; (8002c98 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002c78:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c7c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002c86:	4904      	ldr	r1, [pc, #16]	; (8002c98 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002c88:	4313      	orrs	r3, r2
 8002c8a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002c8e:	e009      	b.n	8002ca4 <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002c90:	7cfb      	ldrb	r3, [r7, #19]
 8002c92:	74bb      	strb	r3, [r7, #18]
 8002c94:	e006      	b.n	8002ca4 <HAL_RCCEx_PeriphCLKConfig+0x264>
 8002c96:	bf00      	nop
 8002c98:	40021000 	.word	0x40021000
 8002c9c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002ca0:	7cfb      	ldrb	r3, [r7, #19]
 8002ca2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002ca4:	7c7b      	ldrb	r3, [r7, #17]
 8002ca6:	2b01      	cmp	r3, #1
 8002ca8:	d105      	bne.n	8002cb6 <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002caa:	4b9e      	ldr	r3, [pc, #632]	; (8002f24 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002cac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002cae:	4a9d      	ldr	r2, [pc, #628]	; (8002f24 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002cb0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002cb4:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	f003 0301 	and.w	r3, r3, #1
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d00a      	beq.n	8002cd8 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002cc2:	4b98      	ldr	r3, [pc, #608]	; (8002f24 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002cc4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002cc8:	f023 0203 	bic.w	r2, r3, #3
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002cd0:	4994      	ldr	r1, [pc, #592]	; (8002f24 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002cd2:	4313      	orrs	r3, r2
 8002cd4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	f003 0302 	and.w	r3, r3, #2
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d00a      	beq.n	8002cfa <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002ce4:	4b8f      	ldr	r3, [pc, #572]	; (8002f24 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002ce6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002cea:	f023 020c 	bic.w	r2, r3, #12
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002cf2:	498c      	ldr	r1, [pc, #560]	; (8002f24 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002cf4:	4313      	orrs	r3, r2
 8002cf6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	f003 0304 	and.w	r3, r3, #4
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d00a      	beq.n	8002d1c <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002d06:	4b87      	ldr	r3, [pc, #540]	; (8002f24 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002d08:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d0c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d14:	4983      	ldr	r1, [pc, #524]	; (8002f24 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002d16:	4313      	orrs	r3, r2
 8002d18:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	f003 0308 	and.w	r3, r3, #8
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d00a      	beq.n	8002d3e <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002d28:	4b7e      	ldr	r3, [pc, #504]	; (8002f24 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002d2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d2e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d36:	497b      	ldr	r1, [pc, #492]	; (8002f24 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002d38:	4313      	orrs	r3, r2
 8002d3a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	f003 0310 	and.w	r3, r3, #16
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d00a      	beq.n	8002d60 <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002d4a:	4b76      	ldr	r3, [pc, #472]	; (8002f24 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002d4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d50:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002d58:	4972      	ldr	r1, [pc, #456]	; (8002f24 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002d5a:	4313      	orrs	r3, r2
 8002d5c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	f003 0320 	and.w	r3, r3, #32
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d00a      	beq.n	8002d82 <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002d6c:	4b6d      	ldr	r3, [pc, #436]	; (8002f24 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002d6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d72:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d7a:	496a      	ldr	r1, [pc, #424]	; (8002f24 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002d7c:	4313      	orrs	r3, r2
 8002d7e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d00a      	beq.n	8002da4 <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002d8e:	4b65      	ldr	r3, [pc, #404]	; (8002f24 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002d90:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d94:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d9c:	4961      	ldr	r1, [pc, #388]	; (8002f24 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002d9e:	4313      	orrs	r3, r2
 8002da0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d00a      	beq.n	8002dc6 <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002db0:	4b5c      	ldr	r3, [pc, #368]	; (8002f24 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002db2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002db6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002dbe:	4959      	ldr	r1, [pc, #356]	; (8002f24 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002dc0:	4313      	orrs	r3, r2
 8002dc2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d00a      	beq.n	8002de8 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002dd2:	4b54      	ldr	r3, [pc, #336]	; (8002f24 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002dd4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002dd8:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002de0:	4950      	ldr	r1, [pc, #320]	; (8002f24 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002de2:	4313      	orrs	r3, r2
 8002de4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d00a      	beq.n	8002e0a <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002df4:	4b4b      	ldr	r3, [pc, #300]	; (8002f24 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002df6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002dfa:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e02:	4948      	ldr	r1, [pc, #288]	; (8002f24 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002e04:	4313      	orrs	r3, r2
 8002e06:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d00a      	beq.n	8002e2c <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002e16:	4b43      	ldr	r3, [pc, #268]	; (8002f24 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002e18:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e1c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e24:	493f      	ldr	r1, [pc, #252]	; (8002f24 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002e26:	4313      	orrs	r3, r2
 8002e28:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d028      	beq.n	8002e8a <HAL_RCCEx_PeriphCLKConfig+0x44a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002e38:	4b3a      	ldr	r3, [pc, #232]	; (8002f24 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002e3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e3e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002e46:	4937      	ldr	r1, [pc, #220]	; (8002f24 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002e48:	4313      	orrs	r3, r2
 8002e4a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002e52:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002e56:	d106      	bne.n	8002e66 <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002e58:	4b32      	ldr	r3, [pc, #200]	; (8002f24 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002e5a:	68db      	ldr	r3, [r3, #12]
 8002e5c:	4a31      	ldr	r2, [pc, #196]	; (8002f24 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002e5e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002e62:	60d3      	str	r3, [r2, #12]
 8002e64:	e011      	b.n	8002e8a <HAL_RCCEx_PeriphCLKConfig+0x44a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002e6a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002e6e:	d10c      	bne.n	8002e8a <HAL_RCCEx_PeriphCLKConfig+0x44a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	3304      	adds	r3, #4
 8002e74:	2101      	movs	r1, #1
 8002e76:	4618      	mov	r0, r3
 8002e78:	f000 f8c8 	bl	800300c <RCCEx_PLLSAI1_Config>
 8002e7c:	4603      	mov	r3, r0
 8002e7e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002e80:	7cfb      	ldrb	r3, [r7, #19]
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d001      	beq.n	8002e8a <HAL_RCCEx_PeriphCLKConfig+0x44a>
        {
          /* set overall return value */
          status = ret;
 8002e86:	7cfb      	ldrb	r3, [r7, #19]
 8002e88:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d028      	beq.n	8002ee8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002e96:	4b23      	ldr	r3, [pc, #140]	; (8002f24 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002e98:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e9c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ea4:	491f      	ldr	r1, [pc, #124]	; (8002f24 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002ea6:	4313      	orrs	r3, r2
 8002ea8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002eb0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002eb4:	d106      	bne.n	8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x484>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002eb6:	4b1b      	ldr	r3, [pc, #108]	; (8002f24 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002eb8:	68db      	ldr	r3, [r3, #12]
 8002eba:	4a1a      	ldr	r2, [pc, #104]	; (8002f24 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002ebc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002ec0:	60d3      	str	r3, [r2, #12]
 8002ec2:	e011      	b.n	8002ee8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ec8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002ecc:	d10c      	bne.n	8002ee8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	3304      	adds	r3, #4
 8002ed2:	2101      	movs	r1, #1
 8002ed4:	4618      	mov	r0, r3
 8002ed6:	f000 f899 	bl	800300c <RCCEx_PLLSAI1_Config>
 8002eda:	4603      	mov	r3, r0
 8002edc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002ede:	7cfb      	ldrb	r3, [r7, #19]
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d001      	beq.n	8002ee8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* set overall return value */
        status = ret;
 8002ee4:	7cfb      	ldrb	r3, [r7, #19]
 8002ee6:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d02b      	beq.n	8002f4c <HAL_RCCEx_PeriphCLKConfig+0x50c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002ef4:	4b0b      	ldr	r3, [pc, #44]	; (8002f24 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002ef6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002efa:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002f02:	4908      	ldr	r1, [pc, #32]	; (8002f24 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002f04:	4313      	orrs	r3, r2
 8002f06:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002f0e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002f12:	d109      	bne.n	8002f28 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002f14:	4b03      	ldr	r3, [pc, #12]	; (8002f24 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002f16:	68db      	ldr	r3, [r3, #12]
 8002f18:	4a02      	ldr	r2, [pc, #8]	; (8002f24 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002f1a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002f1e:	60d3      	str	r3, [r2, #12]
 8002f20:	e014      	b.n	8002f4c <HAL_RCCEx_PeriphCLKConfig+0x50c>
 8002f22:	bf00      	nop
 8002f24:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002f2c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002f30:	d10c      	bne.n	8002f4c <HAL_RCCEx_PeriphCLKConfig+0x50c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	3304      	adds	r3, #4
 8002f36:	2101      	movs	r1, #1
 8002f38:	4618      	mov	r0, r3
 8002f3a:	f000 f867 	bl	800300c <RCCEx_PLLSAI1_Config>
 8002f3e:	4603      	mov	r3, r0
 8002f40:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002f42:	7cfb      	ldrb	r3, [r7, #19]
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d001      	beq.n	8002f4c <HAL_RCCEx_PeriphCLKConfig+0x50c>
      {
        /* set overall return value */
        status = ret;
 8002f48:	7cfb      	ldrb	r3, [r7, #19]
 8002f4a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d02f      	beq.n	8002fb8 <HAL_RCCEx_PeriphCLKConfig+0x578>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002f58:	4b2b      	ldr	r3, [pc, #172]	; (8003008 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002f5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f5e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002f66:	4928      	ldr	r1, [pc, #160]	; (8003008 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002f68:	4313      	orrs	r3, r2
 8002f6a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002f72:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002f76:	d10d      	bne.n	8002f94 <HAL_RCCEx_PeriphCLKConfig+0x554>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	3304      	adds	r3, #4
 8002f7c:	2102      	movs	r1, #2
 8002f7e:	4618      	mov	r0, r3
 8002f80:	f000 f844 	bl	800300c <RCCEx_PLLSAI1_Config>
 8002f84:	4603      	mov	r3, r0
 8002f86:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002f88:	7cfb      	ldrb	r3, [r7, #19]
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d014      	beq.n	8002fb8 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 8002f8e:	7cfb      	ldrb	r3, [r7, #19]
 8002f90:	74bb      	strb	r3, [r7, #18]
 8002f92:	e011      	b.n	8002fb8 <HAL_RCCEx_PeriphCLKConfig+0x578>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002f98:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002f9c:	d10c      	bne.n	8002fb8 <HAL_RCCEx_PeriphCLKConfig+0x578>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	3320      	adds	r3, #32
 8002fa2:	2102      	movs	r1, #2
 8002fa4:	4618      	mov	r0, r3
 8002fa6:	f000 f921 	bl	80031ec <RCCEx_PLLSAI2_Config>
 8002faa:	4603      	mov	r3, r0
 8002fac:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002fae:	7cfb      	ldrb	r3, [r7, #19]
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d001      	beq.n	8002fb8 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 8002fb4:	7cfb      	ldrb	r3, [r7, #19]
 8002fb6:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d00a      	beq.n	8002fda <HAL_RCCEx_PeriphCLKConfig+0x59a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002fc4:	4b10      	ldr	r3, [pc, #64]	; (8003008 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002fc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002fca:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002fd2:	490d      	ldr	r1, [pc, #52]	; (8003008 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002fd4:	4313      	orrs	r3, r2
 8002fd6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d00b      	beq.n	8002ffe <HAL_RCCEx_PeriphCLKConfig+0x5be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002fe6:	4b08      	ldr	r3, [pc, #32]	; (8003008 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002fe8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002fec:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002ff6:	4904      	ldr	r1, [pc, #16]	; (8003008 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002ff8:	4313      	orrs	r3, r2
 8002ffa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002ffe:	7cbb      	ldrb	r3, [r7, #18]
}
 8003000:	4618      	mov	r0, r3
 8003002:	3718      	adds	r7, #24
 8003004:	46bd      	mov	sp, r7
 8003006:	bd80      	pop	{r7, pc}
 8003008:	40021000 	.word	0x40021000

0800300c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800300c:	b580      	push	{r7, lr}
 800300e:	b084      	sub	sp, #16
 8003010:	af00      	add	r7, sp, #0
 8003012:	6078      	str	r0, [r7, #4]
 8003014:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003016:	2300      	movs	r3, #0
 8003018:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800301a:	4b73      	ldr	r3, [pc, #460]	; (80031e8 <RCCEx_PLLSAI1_Config+0x1dc>)
 800301c:	68db      	ldr	r3, [r3, #12]
 800301e:	f003 0303 	and.w	r3, r3, #3
 8003022:	2b00      	cmp	r3, #0
 8003024:	d018      	beq.n	8003058 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003026:	4b70      	ldr	r3, [pc, #448]	; (80031e8 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003028:	68db      	ldr	r3, [r3, #12]
 800302a:	f003 0203 	and.w	r2, r3, #3
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	429a      	cmp	r2, r3
 8003034:	d10d      	bne.n	8003052 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
       ||
 800303a:	2b00      	cmp	r3, #0
 800303c:	d009      	beq.n	8003052 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800303e:	4b6a      	ldr	r3, [pc, #424]	; (80031e8 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003040:	68db      	ldr	r3, [r3, #12]
 8003042:	091b      	lsrs	r3, r3, #4
 8003044:	f003 0307 	and.w	r3, r3, #7
 8003048:	1c5a      	adds	r2, r3, #1
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	685b      	ldr	r3, [r3, #4]
       ||
 800304e:	429a      	cmp	r2, r3
 8003050:	d044      	beq.n	80030dc <RCCEx_PLLSAI1_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 8003052:	2301      	movs	r3, #1
 8003054:	73fb      	strb	r3, [r7, #15]
 8003056:	e041      	b.n	80030dc <RCCEx_PLLSAI1_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	2b02      	cmp	r3, #2
 800305e:	d00c      	beq.n	800307a <RCCEx_PLLSAI1_Config+0x6e>
 8003060:	2b03      	cmp	r3, #3
 8003062:	d013      	beq.n	800308c <RCCEx_PLLSAI1_Config+0x80>
 8003064:	2b01      	cmp	r3, #1
 8003066:	d120      	bne.n	80030aa <RCCEx_PLLSAI1_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003068:	4b5f      	ldr	r3, [pc, #380]	; (80031e8 <RCCEx_PLLSAI1_Config+0x1dc>)
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	f003 0302 	and.w	r3, r3, #2
 8003070:	2b00      	cmp	r3, #0
 8003072:	d11d      	bne.n	80030b0 <RCCEx_PLLSAI1_Config+0xa4>
      {
        status = HAL_ERROR;
 8003074:	2301      	movs	r3, #1
 8003076:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003078:	e01a      	b.n	80030b0 <RCCEx_PLLSAI1_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800307a:	4b5b      	ldr	r3, [pc, #364]	; (80031e8 <RCCEx_PLLSAI1_Config+0x1dc>)
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003082:	2b00      	cmp	r3, #0
 8003084:	d116      	bne.n	80030b4 <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 8003086:	2301      	movs	r3, #1
 8003088:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800308a:	e013      	b.n	80030b4 <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800308c:	4b56      	ldr	r3, [pc, #344]	; (80031e8 <RCCEx_PLLSAI1_Config+0x1dc>)
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003094:	2b00      	cmp	r3, #0
 8003096:	d10f      	bne.n	80030b8 <RCCEx_PLLSAI1_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003098:	4b53      	ldr	r3, [pc, #332]	; (80031e8 <RCCEx_PLLSAI1_Config+0x1dc>)
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d109      	bne.n	80030b8 <RCCEx_PLLSAI1_Config+0xac>
        {
          status = HAL_ERROR;
 80030a4:	2301      	movs	r3, #1
 80030a6:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80030a8:	e006      	b.n	80030b8 <RCCEx_PLLSAI1_Config+0xac>
    default:
      status = HAL_ERROR;
 80030aa:	2301      	movs	r3, #1
 80030ac:	73fb      	strb	r3, [r7, #15]
      break;
 80030ae:	e004      	b.n	80030ba <RCCEx_PLLSAI1_Config+0xae>
      break;
 80030b0:	bf00      	nop
 80030b2:	e002      	b.n	80030ba <RCCEx_PLLSAI1_Config+0xae>
      break;
 80030b4:	bf00      	nop
 80030b6:	e000      	b.n	80030ba <RCCEx_PLLSAI1_Config+0xae>
      break;
 80030b8:	bf00      	nop
    }

    if(status == HAL_OK)
 80030ba:	7bfb      	ldrb	r3, [r7, #15]
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d10d      	bne.n	80030dc <RCCEx_PLLSAI1_Config+0xd0>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80030c0:	4b49      	ldr	r3, [pc, #292]	; (80031e8 <RCCEx_PLLSAI1_Config+0x1dc>)
 80030c2:	68db      	ldr	r3, [r3, #12]
 80030c4:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	6819      	ldr	r1, [r3, #0]
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	685b      	ldr	r3, [r3, #4]
 80030d0:	3b01      	subs	r3, #1
 80030d2:	011b      	lsls	r3, r3, #4
 80030d4:	430b      	orrs	r3, r1
 80030d6:	4944      	ldr	r1, [pc, #272]	; (80031e8 <RCCEx_PLLSAI1_Config+0x1dc>)
 80030d8:	4313      	orrs	r3, r2
 80030da:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80030dc:	7bfb      	ldrb	r3, [r7, #15]
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d17d      	bne.n	80031de <RCCEx_PLLSAI1_Config+0x1d2>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80030e2:	4b41      	ldr	r3, [pc, #260]	; (80031e8 <RCCEx_PLLSAI1_Config+0x1dc>)
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	4a40      	ldr	r2, [pc, #256]	; (80031e8 <RCCEx_PLLSAI1_Config+0x1dc>)
 80030e8:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80030ec:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80030ee:	f7fe fbdd 	bl	80018ac <HAL_GetTick>
 80030f2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80030f4:	e009      	b.n	800310a <RCCEx_PLLSAI1_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80030f6:	f7fe fbd9 	bl	80018ac <HAL_GetTick>
 80030fa:	4602      	mov	r2, r0
 80030fc:	68bb      	ldr	r3, [r7, #8]
 80030fe:	1ad3      	subs	r3, r2, r3
 8003100:	2b02      	cmp	r3, #2
 8003102:	d902      	bls.n	800310a <RCCEx_PLLSAI1_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8003104:	2303      	movs	r3, #3
 8003106:	73fb      	strb	r3, [r7, #15]
        break;
 8003108:	e005      	b.n	8003116 <RCCEx_PLLSAI1_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800310a:	4b37      	ldr	r3, [pc, #220]	; (80031e8 <RCCEx_PLLSAI1_Config+0x1dc>)
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003112:	2b00      	cmp	r3, #0
 8003114:	d1ef      	bne.n	80030f6 <RCCEx_PLLSAI1_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8003116:	7bfb      	ldrb	r3, [r7, #15]
 8003118:	2b00      	cmp	r3, #0
 800311a:	d160      	bne.n	80031de <RCCEx_PLLSAI1_Config+0x1d2>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800311c:	683b      	ldr	r3, [r7, #0]
 800311e:	2b00      	cmp	r3, #0
 8003120:	d111      	bne.n	8003146 <RCCEx_PLLSAI1_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003122:	4b31      	ldr	r3, [pc, #196]	; (80031e8 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003124:	691b      	ldr	r3, [r3, #16]
 8003126:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 800312a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800312e:	687a      	ldr	r2, [r7, #4]
 8003130:	6892      	ldr	r2, [r2, #8]
 8003132:	0211      	lsls	r1, r2, #8
 8003134:	687a      	ldr	r2, [r7, #4]
 8003136:	68d2      	ldr	r2, [r2, #12]
 8003138:	0912      	lsrs	r2, r2, #4
 800313a:	0452      	lsls	r2, r2, #17
 800313c:	430a      	orrs	r2, r1
 800313e:	492a      	ldr	r1, [pc, #168]	; (80031e8 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003140:	4313      	orrs	r3, r2
 8003142:	610b      	str	r3, [r1, #16]
 8003144:	e027      	b.n	8003196 <RCCEx_PLLSAI1_Config+0x18a>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003146:	683b      	ldr	r3, [r7, #0]
 8003148:	2b01      	cmp	r3, #1
 800314a:	d112      	bne.n	8003172 <RCCEx_PLLSAI1_Config+0x166>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800314c:	4b26      	ldr	r3, [pc, #152]	; (80031e8 <RCCEx_PLLSAI1_Config+0x1dc>)
 800314e:	691b      	ldr	r3, [r3, #16]
 8003150:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8003154:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003158:	687a      	ldr	r2, [r7, #4]
 800315a:	6892      	ldr	r2, [r2, #8]
 800315c:	0211      	lsls	r1, r2, #8
 800315e:	687a      	ldr	r2, [r7, #4]
 8003160:	6912      	ldr	r2, [r2, #16]
 8003162:	0852      	lsrs	r2, r2, #1
 8003164:	3a01      	subs	r2, #1
 8003166:	0552      	lsls	r2, r2, #21
 8003168:	430a      	orrs	r2, r1
 800316a:	491f      	ldr	r1, [pc, #124]	; (80031e8 <RCCEx_PLLSAI1_Config+0x1dc>)
 800316c:	4313      	orrs	r3, r2
 800316e:	610b      	str	r3, [r1, #16]
 8003170:	e011      	b.n	8003196 <RCCEx_PLLSAI1_Config+0x18a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003172:	4b1d      	ldr	r3, [pc, #116]	; (80031e8 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003174:	691b      	ldr	r3, [r3, #16]
 8003176:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800317a:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800317e:	687a      	ldr	r2, [r7, #4]
 8003180:	6892      	ldr	r2, [r2, #8]
 8003182:	0211      	lsls	r1, r2, #8
 8003184:	687a      	ldr	r2, [r7, #4]
 8003186:	6952      	ldr	r2, [r2, #20]
 8003188:	0852      	lsrs	r2, r2, #1
 800318a:	3a01      	subs	r2, #1
 800318c:	0652      	lsls	r2, r2, #25
 800318e:	430a      	orrs	r2, r1
 8003190:	4915      	ldr	r1, [pc, #84]	; (80031e8 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003192:	4313      	orrs	r3, r2
 8003194:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003196:	4b14      	ldr	r3, [pc, #80]	; (80031e8 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	4a13      	ldr	r2, [pc, #76]	; (80031e8 <RCCEx_PLLSAI1_Config+0x1dc>)
 800319c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80031a0:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031a2:	f7fe fb83 	bl	80018ac <HAL_GetTick>
 80031a6:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80031a8:	e009      	b.n	80031be <RCCEx_PLLSAI1_Config+0x1b2>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80031aa:	f7fe fb7f 	bl	80018ac <HAL_GetTick>
 80031ae:	4602      	mov	r2, r0
 80031b0:	68bb      	ldr	r3, [r7, #8]
 80031b2:	1ad3      	subs	r3, r2, r3
 80031b4:	2b02      	cmp	r3, #2
 80031b6:	d902      	bls.n	80031be <RCCEx_PLLSAI1_Config+0x1b2>
        {
          status = HAL_TIMEOUT;
 80031b8:	2303      	movs	r3, #3
 80031ba:	73fb      	strb	r3, [r7, #15]
          break;
 80031bc:	e005      	b.n	80031ca <RCCEx_PLLSAI1_Config+0x1be>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80031be:	4b0a      	ldr	r3, [pc, #40]	; (80031e8 <RCCEx_PLLSAI1_Config+0x1dc>)
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d0ef      	beq.n	80031aa <RCCEx_PLLSAI1_Config+0x19e>
        }
      }

      if(status == HAL_OK)
 80031ca:	7bfb      	ldrb	r3, [r7, #15]
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d106      	bne.n	80031de <RCCEx_PLLSAI1_Config+0x1d2>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80031d0:	4b05      	ldr	r3, [pc, #20]	; (80031e8 <RCCEx_PLLSAI1_Config+0x1dc>)
 80031d2:	691a      	ldr	r2, [r3, #16]
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	699b      	ldr	r3, [r3, #24]
 80031d8:	4903      	ldr	r1, [pc, #12]	; (80031e8 <RCCEx_PLLSAI1_Config+0x1dc>)
 80031da:	4313      	orrs	r3, r2
 80031dc:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80031de:	7bfb      	ldrb	r3, [r7, #15]
}
 80031e0:	4618      	mov	r0, r3
 80031e2:	3710      	adds	r7, #16
 80031e4:	46bd      	mov	sp, r7
 80031e6:	bd80      	pop	{r7, pc}
 80031e8:	40021000 	.word	0x40021000

080031ec <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80031ec:	b580      	push	{r7, lr}
 80031ee:	b084      	sub	sp, #16
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	6078      	str	r0, [r7, #4]
 80031f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80031f6:	2300      	movs	r3, #0
 80031f8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80031fa:	4b68      	ldr	r3, [pc, #416]	; (800339c <RCCEx_PLLSAI2_Config+0x1b0>)
 80031fc:	68db      	ldr	r3, [r3, #12]
 80031fe:	f003 0303 	and.w	r3, r3, #3
 8003202:	2b00      	cmp	r3, #0
 8003204:	d018      	beq.n	8003238 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003206:	4b65      	ldr	r3, [pc, #404]	; (800339c <RCCEx_PLLSAI2_Config+0x1b0>)
 8003208:	68db      	ldr	r3, [r3, #12]
 800320a:	f003 0203 	and.w	r2, r3, #3
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	429a      	cmp	r2, r3
 8003214:	d10d      	bne.n	8003232 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
       ||
 800321a:	2b00      	cmp	r3, #0
 800321c:	d009      	beq.n	8003232 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800321e:	4b5f      	ldr	r3, [pc, #380]	; (800339c <RCCEx_PLLSAI2_Config+0x1b0>)
 8003220:	68db      	ldr	r3, [r3, #12]
 8003222:	091b      	lsrs	r3, r3, #4
 8003224:	f003 0307 	and.w	r3, r3, #7
 8003228:	1c5a      	adds	r2, r3, #1
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	685b      	ldr	r3, [r3, #4]
       ||
 800322e:	429a      	cmp	r2, r3
 8003230:	d044      	beq.n	80032bc <RCCEx_PLLSAI2_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 8003232:	2301      	movs	r3, #1
 8003234:	73fb      	strb	r3, [r7, #15]
 8003236:	e041      	b.n	80032bc <RCCEx_PLLSAI2_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	2b02      	cmp	r3, #2
 800323e:	d00c      	beq.n	800325a <RCCEx_PLLSAI2_Config+0x6e>
 8003240:	2b03      	cmp	r3, #3
 8003242:	d013      	beq.n	800326c <RCCEx_PLLSAI2_Config+0x80>
 8003244:	2b01      	cmp	r3, #1
 8003246:	d120      	bne.n	800328a <RCCEx_PLLSAI2_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003248:	4b54      	ldr	r3, [pc, #336]	; (800339c <RCCEx_PLLSAI2_Config+0x1b0>)
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	f003 0302 	and.w	r3, r3, #2
 8003250:	2b00      	cmp	r3, #0
 8003252:	d11d      	bne.n	8003290 <RCCEx_PLLSAI2_Config+0xa4>
      {
        status = HAL_ERROR;
 8003254:	2301      	movs	r3, #1
 8003256:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003258:	e01a      	b.n	8003290 <RCCEx_PLLSAI2_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800325a:	4b50      	ldr	r3, [pc, #320]	; (800339c <RCCEx_PLLSAI2_Config+0x1b0>)
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003262:	2b00      	cmp	r3, #0
 8003264:	d116      	bne.n	8003294 <RCCEx_PLLSAI2_Config+0xa8>
      {
        status = HAL_ERROR;
 8003266:	2301      	movs	r3, #1
 8003268:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800326a:	e013      	b.n	8003294 <RCCEx_PLLSAI2_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800326c:	4b4b      	ldr	r3, [pc, #300]	; (800339c <RCCEx_PLLSAI2_Config+0x1b0>)
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003274:	2b00      	cmp	r3, #0
 8003276:	d10f      	bne.n	8003298 <RCCEx_PLLSAI2_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003278:	4b48      	ldr	r3, [pc, #288]	; (800339c <RCCEx_PLLSAI2_Config+0x1b0>)
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003280:	2b00      	cmp	r3, #0
 8003282:	d109      	bne.n	8003298 <RCCEx_PLLSAI2_Config+0xac>
        {
          status = HAL_ERROR;
 8003284:	2301      	movs	r3, #1
 8003286:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003288:	e006      	b.n	8003298 <RCCEx_PLLSAI2_Config+0xac>
    default:
      status = HAL_ERROR;
 800328a:	2301      	movs	r3, #1
 800328c:	73fb      	strb	r3, [r7, #15]
      break;
 800328e:	e004      	b.n	800329a <RCCEx_PLLSAI2_Config+0xae>
      break;
 8003290:	bf00      	nop
 8003292:	e002      	b.n	800329a <RCCEx_PLLSAI2_Config+0xae>
      break;
 8003294:	bf00      	nop
 8003296:	e000      	b.n	800329a <RCCEx_PLLSAI2_Config+0xae>
      break;
 8003298:	bf00      	nop
    }

    if(status == HAL_OK)
 800329a:	7bfb      	ldrb	r3, [r7, #15]
 800329c:	2b00      	cmp	r3, #0
 800329e:	d10d      	bne.n	80032bc <RCCEx_PLLSAI2_Config+0xd0>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80032a0:	4b3e      	ldr	r3, [pc, #248]	; (800339c <RCCEx_PLLSAI2_Config+0x1b0>)
 80032a2:	68db      	ldr	r3, [r3, #12]
 80032a4:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	6819      	ldr	r1, [r3, #0]
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	685b      	ldr	r3, [r3, #4]
 80032b0:	3b01      	subs	r3, #1
 80032b2:	011b      	lsls	r3, r3, #4
 80032b4:	430b      	orrs	r3, r1
 80032b6:	4939      	ldr	r1, [pc, #228]	; (800339c <RCCEx_PLLSAI2_Config+0x1b0>)
 80032b8:	4313      	orrs	r3, r2
 80032ba:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80032bc:	7bfb      	ldrb	r3, [r7, #15]
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d167      	bne.n	8003392 <RCCEx_PLLSAI2_Config+0x1a6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80032c2:	4b36      	ldr	r3, [pc, #216]	; (800339c <RCCEx_PLLSAI2_Config+0x1b0>)
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	4a35      	ldr	r2, [pc, #212]	; (800339c <RCCEx_PLLSAI2_Config+0x1b0>)
 80032c8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80032cc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80032ce:	f7fe faed 	bl	80018ac <HAL_GetTick>
 80032d2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80032d4:	e009      	b.n	80032ea <RCCEx_PLLSAI2_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80032d6:	f7fe fae9 	bl	80018ac <HAL_GetTick>
 80032da:	4602      	mov	r2, r0
 80032dc:	68bb      	ldr	r3, [r7, #8]
 80032de:	1ad3      	subs	r3, r2, r3
 80032e0:	2b02      	cmp	r3, #2
 80032e2:	d902      	bls.n	80032ea <RCCEx_PLLSAI2_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 80032e4:	2303      	movs	r3, #3
 80032e6:	73fb      	strb	r3, [r7, #15]
        break;
 80032e8:	e005      	b.n	80032f6 <RCCEx_PLLSAI2_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80032ea:	4b2c      	ldr	r3, [pc, #176]	; (800339c <RCCEx_PLLSAI2_Config+0x1b0>)
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d1ef      	bne.n	80032d6 <RCCEx_PLLSAI2_Config+0xea>
      }
    }

    if(status == HAL_OK)
 80032f6:	7bfb      	ldrb	r3, [r7, #15]
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d14a      	bne.n	8003392 <RCCEx_PLLSAI2_Config+0x1a6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80032fc:	683b      	ldr	r3, [r7, #0]
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d111      	bne.n	8003326 <RCCEx_PLLSAI2_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003302:	4b26      	ldr	r3, [pc, #152]	; (800339c <RCCEx_PLLSAI2_Config+0x1b0>)
 8003304:	695b      	ldr	r3, [r3, #20]
 8003306:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 800330a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800330e:	687a      	ldr	r2, [r7, #4]
 8003310:	6892      	ldr	r2, [r2, #8]
 8003312:	0211      	lsls	r1, r2, #8
 8003314:	687a      	ldr	r2, [r7, #4]
 8003316:	68d2      	ldr	r2, [r2, #12]
 8003318:	0912      	lsrs	r2, r2, #4
 800331a:	0452      	lsls	r2, r2, #17
 800331c:	430a      	orrs	r2, r1
 800331e:	491f      	ldr	r1, [pc, #124]	; (800339c <RCCEx_PLLSAI2_Config+0x1b0>)
 8003320:	4313      	orrs	r3, r2
 8003322:	614b      	str	r3, [r1, #20]
 8003324:	e011      	b.n	800334a <RCCEx_PLLSAI2_Config+0x15e>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003326:	4b1d      	ldr	r3, [pc, #116]	; (800339c <RCCEx_PLLSAI2_Config+0x1b0>)
 8003328:	695b      	ldr	r3, [r3, #20]
 800332a:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800332e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003332:	687a      	ldr	r2, [r7, #4]
 8003334:	6892      	ldr	r2, [r2, #8]
 8003336:	0211      	lsls	r1, r2, #8
 8003338:	687a      	ldr	r2, [r7, #4]
 800333a:	6912      	ldr	r2, [r2, #16]
 800333c:	0852      	lsrs	r2, r2, #1
 800333e:	3a01      	subs	r2, #1
 8003340:	0652      	lsls	r2, r2, #25
 8003342:	430a      	orrs	r2, r1
 8003344:	4915      	ldr	r1, [pc, #84]	; (800339c <RCCEx_PLLSAI2_Config+0x1b0>)
 8003346:	4313      	orrs	r3, r2
 8003348:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800334a:	4b14      	ldr	r3, [pc, #80]	; (800339c <RCCEx_PLLSAI2_Config+0x1b0>)
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	4a13      	ldr	r2, [pc, #76]	; (800339c <RCCEx_PLLSAI2_Config+0x1b0>)
 8003350:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003354:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003356:	f7fe faa9 	bl	80018ac <HAL_GetTick>
 800335a:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800335c:	e009      	b.n	8003372 <RCCEx_PLLSAI2_Config+0x186>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800335e:	f7fe faa5 	bl	80018ac <HAL_GetTick>
 8003362:	4602      	mov	r2, r0
 8003364:	68bb      	ldr	r3, [r7, #8]
 8003366:	1ad3      	subs	r3, r2, r3
 8003368:	2b02      	cmp	r3, #2
 800336a:	d902      	bls.n	8003372 <RCCEx_PLLSAI2_Config+0x186>
        {
          status = HAL_TIMEOUT;
 800336c:	2303      	movs	r3, #3
 800336e:	73fb      	strb	r3, [r7, #15]
          break;
 8003370:	e005      	b.n	800337e <RCCEx_PLLSAI2_Config+0x192>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003372:	4b0a      	ldr	r3, [pc, #40]	; (800339c <RCCEx_PLLSAI2_Config+0x1b0>)
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800337a:	2b00      	cmp	r3, #0
 800337c:	d0ef      	beq.n	800335e <RCCEx_PLLSAI2_Config+0x172>
        }
      }

      if(status == HAL_OK)
 800337e:	7bfb      	ldrb	r3, [r7, #15]
 8003380:	2b00      	cmp	r3, #0
 8003382:	d106      	bne.n	8003392 <RCCEx_PLLSAI2_Config+0x1a6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003384:	4b05      	ldr	r3, [pc, #20]	; (800339c <RCCEx_PLLSAI2_Config+0x1b0>)
 8003386:	695a      	ldr	r2, [r3, #20]
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	695b      	ldr	r3, [r3, #20]
 800338c:	4903      	ldr	r1, [pc, #12]	; (800339c <RCCEx_PLLSAI2_Config+0x1b0>)
 800338e:	4313      	orrs	r3, r2
 8003390:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003392:	7bfb      	ldrb	r3, [r7, #15]
}
 8003394:	4618      	mov	r0, r3
 8003396:	3710      	adds	r7, #16
 8003398:	46bd      	mov	sp, r7
 800339a:	bd80      	pop	{r7, pc}
 800339c:	40021000 	.word	0x40021000

080033a0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80033a0:	b580      	push	{r7, lr}
 80033a2:	b082      	sub	sp, #8
 80033a4:	af00      	add	r7, sp, #0
 80033a6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d101      	bne.n	80033b2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80033ae:	2301      	movs	r3, #1
 80033b0:	e040      	b.n	8003434 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d106      	bne.n	80033c8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	2200      	movs	r2, #0
 80033be:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80033c2:	6878      	ldr	r0, [r7, #4]
 80033c4:	f7fe f936 	bl	8001634 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	2224      	movs	r2, #36	; 0x24
 80033cc:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	681a      	ldr	r2, [r3, #0]
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	f022 0201 	bic.w	r2, r2, #1
 80033dc:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80033de:	6878      	ldr	r0, [r7, #4]
 80033e0:	f000 f8c0 	bl	8003564 <UART_SetConfig>
 80033e4:	4603      	mov	r3, r0
 80033e6:	2b01      	cmp	r3, #1
 80033e8:	d101      	bne.n	80033ee <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80033ea:	2301      	movs	r3, #1
 80033ec:	e022      	b.n	8003434 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d002      	beq.n	80033fc <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80033f6:	6878      	ldr	r0, [r7, #4]
 80033f8:	f000 fbfc 	bl	8003bf4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	685a      	ldr	r2, [r3, #4]
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800340a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	689a      	ldr	r2, [r3, #8]
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800341a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	681a      	ldr	r2, [r3, #0]
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	f042 0201 	orr.w	r2, r2, #1
 800342a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800342c:	6878      	ldr	r0, [r7, #4]
 800342e:	f000 fc83 	bl	8003d38 <UART_CheckIdleState>
 8003432:	4603      	mov	r3, r0
}
 8003434:	4618      	mov	r0, r3
 8003436:	3708      	adds	r7, #8
 8003438:	46bd      	mov	sp, r7
 800343a:	bd80      	pop	{r7, pc}

0800343c <HAL_UART_Transmit>:
  * @param Size    Amount of data to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800343c:	b580      	push	{r7, lr}
 800343e:	b08a      	sub	sp, #40	; 0x28
 8003440:	af02      	add	r7, sp, #8
 8003442:	60f8      	str	r0, [r7, #12]
 8003444:	60b9      	str	r1, [r7, #8]
 8003446:	603b      	str	r3, [r7, #0]
 8003448:	4613      	mov	r3, r2
 800344a:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003450:	2b20      	cmp	r3, #32
 8003452:	f040 8081 	bne.w	8003558 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003456:	68bb      	ldr	r3, [r7, #8]
 8003458:	2b00      	cmp	r3, #0
 800345a:	d002      	beq.n	8003462 <HAL_UART_Transmit+0x26>
 800345c:	88fb      	ldrh	r3, [r7, #6]
 800345e:	2b00      	cmp	r3, #0
 8003460:	d101      	bne.n	8003466 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8003462:	2301      	movs	r3, #1
 8003464:	e079      	b.n	800355a <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 800346c:	2b01      	cmp	r3, #1
 800346e:	d101      	bne.n	8003474 <HAL_UART_Transmit+0x38>
 8003470:	2302      	movs	r3, #2
 8003472:	e072      	b.n	800355a <HAL_UART_Transmit+0x11e>
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	2201      	movs	r2, #1
 8003478:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	2200      	movs	r2, #0
 8003480:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	2221      	movs	r2, #33	; 0x21
 8003486:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8003488:	f7fe fa10 	bl	80018ac <HAL_GetTick>
 800348c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	88fa      	ldrh	r2, [r7, #6]
 8003492:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	88fa      	ldrh	r2, [r7, #6]
 800349a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	689b      	ldr	r3, [r3, #8]
 80034a2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80034a6:	d108      	bne.n	80034ba <HAL_UART_Transmit+0x7e>
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	691b      	ldr	r3, [r3, #16]
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d104      	bne.n	80034ba <HAL_UART_Transmit+0x7e>
    {
      pdata8bits  = NULL;
 80034b0:	2300      	movs	r3, #0
 80034b2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80034b4:	68bb      	ldr	r3, [r7, #8]
 80034b6:	61bb      	str	r3, [r7, #24]
 80034b8:	e003      	b.n	80034c2 <HAL_UART_Transmit+0x86>
    }
    else
    {
      pdata8bits  = pData;
 80034ba:	68bb      	ldr	r3, [r7, #8]
 80034bc:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80034be:	2300      	movs	r3, #0
 80034c0:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80034c2:	e02d      	b.n	8003520 <HAL_UART_Transmit+0xe4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80034c4:	683b      	ldr	r3, [r7, #0]
 80034c6:	9300      	str	r3, [sp, #0]
 80034c8:	697b      	ldr	r3, [r7, #20]
 80034ca:	2200      	movs	r2, #0
 80034cc:	2180      	movs	r1, #128	; 0x80
 80034ce:	68f8      	ldr	r0, [r7, #12]
 80034d0:	f000 fc77 	bl	8003dc2 <UART_WaitOnFlagUntilTimeout>
 80034d4:	4603      	mov	r3, r0
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d001      	beq.n	80034de <HAL_UART_Transmit+0xa2>
      {
        return HAL_TIMEOUT;
 80034da:	2303      	movs	r3, #3
 80034dc:	e03d      	b.n	800355a <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 80034de:	69fb      	ldr	r3, [r7, #28]
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d10b      	bne.n	80034fc <HAL_UART_Transmit+0xc0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80034e4:	69bb      	ldr	r3, [r7, #24]
 80034e6:	881a      	ldrh	r2, [r3, #0]
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80034f0:	b292      	uxth	r2, r2
 80034f2:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80034f4:	69bb      	ldr	r3, [r7, #24]
 80034f6:	3302      	adds	r3, #2
 80034f8:	61bb      	str	r3, [r7, #24]
 80034fa:	e008      	b.n	800350e <HAL_UART_Transmit+0xd2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80034fc:	69fb      	ldr	r3, [r7, #28]
 80034fe:	781a      	ldrb	r2, [r3, #0]
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	b292      	uxth	r2, r2
 8003506:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003508:	69fb      	ldr	r3, [r7, #28]
 800350a:	3301      	adds	r3, #1
 800350c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003514:	b29b      	uxth	r3, r3
 8003516:	3b01      	subs	r3, #1
 8003518:	b29a      	uxth	r2, r3
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003526:	b29b      	uxth	r3, r3
 8003528:	2b00      	cmp	r3, #0
 800352a:	d1cb      	bne.n	80034c4 <HAL_UART_Transmit+0x88>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800352c:	683b      	ldr	r3, [r7, #0]
 800352e:	9300      	str	r3, [sp, #0]
 8003530:	697b      	ldr	r3, [r7, #20]
 8003532:	2200      	movs	r2, #0
 8003534:	2140      	movs	r1, #64	; 0x40
 8003536:	68f8      	ldr	r0, [r7, #12]
 8003538:	f000 fc43 	bl	8003dc2 <UART_WaitOnFlagUntilTimeout>
 800353c:	4603      	mov	r3, r0
 800353e:	2b00      	cmp	r3, #0
 8003540:	d001      	beq.n	8003546 <HAL_UART_Transmit+0x10a>
    {
      return HAL_TIMEOUT;
 8003542:	2303      	movs	r3, #3
 8003544:	e009      	b.n	800355a <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	2220      	movs	r2, #32
 800354a:	675a      	str	r2, [r3, #116]	; 0x74

    __HAL_UNLOCK(huart);
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	2200      	movs	r2, #0
 8003550:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    return HAL_OK;
 8003554:	2300      	movs	r3, #0
 8003556:	e000      	b.n	800355a <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8003558:	2302      	movs	r3, #2
  }
}
 800355a:	4618      	mov	r0, r3
 800355c:	3720      	adds	r7, #32
 800355e:	46bd      	mov	sp, r7
 8003560:	bd80      	pop	{r7, pc}
	...

08003564 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003564:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8003568:	b088      	sub	sp, #32
 800356a:	af00      	add	r7, sp, #0
 800356c:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 800356e:	2300      	movs	r3, #0
 8003570:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef ret               = HAL_OK;
 8003572:	2300      	movs	r3, #0
 8003574:	74fb      	strb	r3, [r7, #19]
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
 8003576:	2300      	movs	r3, #0
 8003578:	60fb      	str	r3, [r7, #12]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	689a      	ldr	r2, [r3, #8]
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	691b      	ldr	r3, [r3, #16]
 8003582:	431a      	orrs	r2, r3
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	695b      	ldr	r3, [r3, #20]
 8003588:	431a      	orrs	r2, r3
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	69db      	ldr	r3, [r3, #28]
 800358e:	4313      	orrs	r3, r2
 8003590:	61fb      	str	r3, [r7, #28]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	681a      	ldr	r2, [r3, #0]
 8003598:	4bac      	ldr	r3, [pc, #688]	; (800384c <UART_SetConfig+0x2e8>)
 800359a:	4013      	ands	r3, r2
 800359c:	687a      	ldr	r2, [r7, #4]
 800359e:	6812      	ldr	r2, [r2, #0]
 80035a0:	69f9      	ldr	r1, [r7, #28]
 80035a2:	430b      	orrs	r3, r1
 80035a4:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	685b      	ldr	r3, [r3, #4]
 80035ac:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	68da      	ldr	r2, [r3, #12]
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	430a      	orrs	r2, r1
 80035ba:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	699b      	ldr	r3, [r3, #24]
 80035c0:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	4aa2      	ldr	r2, [pc, #648]	; (8003850 <UART_SetConfig+0x2ec>)
 80035c8:	4293      	cmp	r3, r2
 80035ca:	d004      	beq.n	80035d6 <UART_SetConfig+0x72>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	6a1b      	ldr	r3, [r3, #32]
 80035d0:	69fa      	ldr	r2, [r7, #28]
 80035d2:	4313      	orrs	r3, r2
 80035d4:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	689b      	ldr	r3, [r3, #8]
 80035dc:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	69fa      	ldr	r2, [r7, #28]
 80035e6:	430a      	orrs	r2, r1
 80035e8:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	4a99      	ldr	r2, [pc, #612]	; (8003854 <UART_SetConfig+0x2f0>)
 80035f0:	4293      	cmp	r3, r2
 80035f2:	d121      	bne.n	8003638 <UART_SetConfig+0xd4>
 80035f4:	4b98      	ldr	r3, [pc, #608]	; (8003858 <UART_SetConfig+0x2f4>)
 80035f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035fa:	f003 0303 	and.w	r3, r3, #3
 80035fe:	2b03      	cmp	r3, #3
 8003600:	d816      	bhi.n	8003630 <UART_SetConfig+0xcc>
 8003602:	a201      	add	r2, pc, #4	; (adr r2, 8003608 <UART_SetConfig+0xa4>)
 8003604:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003608:	08003619 	.word	0x08003619
 800360c:	08003625 	.word	0x08003625
 8003610:	0800361f 	.word	0x0800361f
 8003614:	0800362b 	.word	0x0800362b
 8003618:	2301      	movs	r3, #1
 800361a:	76fb      	strb	r3, [r7, #27]
 800361c:	e0e8      	b.n	80037f0 <UART_SetConfig+0x28c>
 800361e:	2302      	movs	r3, #2
 8003620:	76fb      	strb	r3, [r7, #27]
 8003622:	e0e5      	b.n	80037f0 <UART_SetConfig+0x28c>
 8003624:	2304      	movs	r3, #4
 8003626:	76fb      	strb	r3, [r7, #27]
 8003628:	e0e2      	b.n	80037f0 <UART_SetConfig+0x28c>
 800362a:	2308      	movs	r3, #8
 800362c:	76fb      	strb	r3, [r7, #27]
 800362e:	e0df      	b.n	80037f0 <UART_SetConfig+0x28c>
 8003630:	2310      	movs	r3, #16
 8003632:	76fb      	strb	r3, [r7, #27]
 8003634:	bf00      	nop
 8003636:	e0db      	b.n	80037f0 <UART_SetConfig+0x28c>
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	4a87      	ldr	r2, [pc, #540]	; (800385c <UART_SetConfig+0x2f8>)
 800363e:	4293      	cmp	r3, r2
 8003640:	d134      	bne.n	80036ac <UART_SetConfig+0x148>
 8003642:	4b85      	ldr	r3, [pc, #532]	; (8003858 <UART_SetConfig+0x2f4>)
 8003644:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003648:	f003 030c 	and.w	r3, r3, #12
 800364c:	2b0c      	cmp	r3, #12
 800364e:	d829      	bhi.n	80036a4 <UART_SetConfig+0x140>
 8003650:	a201      	add	r2, pc, #4	; (adr r2, 8003658 <UART_SetConfig+0xf4>)
 8003652:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003656:	bf00      	nop
 8003658:	0800368d 	.word	0x0800368d
 800365c:	080036a5 	.word	0x080036a5
 8003660:	080036a5 	.word	0x080036a5
 8003664:	080036a5 	.word	0x080036a5
 8003668:	08003699 	.word	0x08003699
 800366c:	080036a5 	.word	0x080036a5
 8003670:	080036a5 	.word	0x080036a5
 8003674:	080036a5 	.word	0x080036a5
 8003678:	08003693 	.word	0x08003693
 800367c:	080036a5 	.word	0x080036a5
 8003680:	080036a5 	.word	0x080036a5
 8003684:	080036a5 	.word	0x080036a5
 8003688:	0800369f 	.word	0x0800369f
 800368c:	2300      	movs	r3, #0
 800368e:	76fb      	strb	r3, [r7, #27]
 8003690:	e0ae      	b.n	80037f0 <UART_SetConfig+0x28c>
 8003692:	2302      	movs	r3, #2
 8003694:	76fb      	strb	r3, [r7, #27]
 8003696:	e0ab      	b.n	80037f0 <UART_SetConfig+0x28c>
 8003698:	2304      	movs	r3, #4
 800369a:	76fb      	strb	r3, [r7, #27]
 800369c:	e0a8      	b.n	80037f0 <UART_SetConfig+0x28c>
 800369e:	2308      	movs	r3, #8
 80036a0:	76fb      	strb	r3, [r7, #27]
 80036a2:	e0a5      	b.n	80037f0 <UART_SetConfig+0x28c>
 80036a4:	2310      	movs	r3, #16
 80036a6:	76fb      	strb	r3, [r7, #27]
 80036a8:	bf00      	nop
 80036aa:	e0a1      	b.n	80037f0 <UART_SetConfig+0x28c>
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	4a6b      	ldr	r2, [pc, #428]	; (8003860 <UART_SetConfig+0x2fc>)
 80036b2:	4293      	cmp	r3, r2
 80036b4:	d120      	bne.n	80036f8 <UART_SetConfig+0x194>
 80036b6:	4b68      	ldr	r3, [pc, #416]	; (8003858 <UART_SetConfig+0x2f4>)
 80036b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036bc:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80036c0:	2b10      	cmp	r3, #16
 80036c2:	d00f      	beq.n	80036e4 <UART_SetConfig+0x180>
 80036c4:	2b10      	cmp	r3, #16
 80036c6:	d802      	bhi.n	80036ce <UART_SetConfig+0x16a>
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d005      	beq.n	80036d8 <UART_SetConfig+0x174>
 80036cc:	e010      	b.n	80036f0 <UART_SetConfig+0x18c>
 80036ce:	2b20      	cmp	r3, #32
 80036d0:	d005      	beq.n	80036de <UART_SetConfig+0x17a>
 80036d2:	2b30      	cmp	r3, #48	; 0x30
 80036d4:	d009      	beq.n	80036ea <UART_SetConfig+0x186>
 80036d6:	e00b      	b.n	80036f0 <UART_SetConfig+0x18c>
 80036d8:	2300      	movs	r3, #0
 80036da:	76fb      	strb	r3, [r7, #27]
 80036dc:	e088      	b.n	80037f0 <UART_SetConfig+0x28c>
 80036de:	2302      	movs	r3, #2
 80036e0:	76fb      	strb	r3, [r7, #27]
 80036e2:	e085      	b.n	80037f0 <UART_SetConfig+0x28c>
 80036e4:	2304      	movs	r3, #4
 80036e6:	76fb      	strb	r3, [r7, #27]
 80036e8:	e082      	b.n	80037f0 <UART_SetConfig+0x28c>
 80036ea:	2308      	movs	r3, #8
 80036ec:	76fb      	strb	r3, [r7, #27]
 80036ee:	e07f      	b.n	80037f0 <UART_SetConfig+0x28c>
 80036f0:	2310      	movs	r3, #16
 80036f2:	76fb      	strb	r3, [r7, #27]
 80036f4:	bf00      	nop
 80036f6:	e07b      	b.n	80037f0 <UART_SetConfig+0x28c>
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	4a59      	ldr	r2, [pc, #356]	; (8003864 <UART_SetConfig+0x300>)
 80036fe:	4293      	cmp	r3, r2
 8003700:	d120      	bne.n	8003744 <UART_SetConfig+0x1e0>
 8003702:	4b55      	ldr	r3, [pc, #340]	; (8003858 <UART_SetConfig+0x2f4>)
 8003704:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003708:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800370c:	2b40      	cmp	r3, #64	; 0x40
 800370e:	d00f      	beq.n	8003730 <UART_SetConfig+0x1cc>
 8003710:	2b40      	cmp	r3, #64	; 0x40
 8003712:	d802      	bhi.n	800371a <UART_SetConfig+0x1b6>
 8003714:	2b00      	cmp	r3, #0
 8003716:	d005      	beq.n	8003724 <UART_SetConfig+0x1c0>
 8003718:	e010      	b.n	800373c <UART_SetConfig+0x1d8>
 800371a:	2b80      	cmp	r3, #128	; 0x80
 800371c:	d005      	beq.n	800372a <UART_SetConfig+0x1c6>
 800371e:	2bc0      	cmp	r3, #192	; 0xc0
 8003720:	d009      	beq.n	8003736 <UART_SetConfig+0x1d2>
 8003722:	e00b      	b.n	800373c <UART_SetConfig+0x1d8>
 8003724:	2300      	movs	r3, #0
 8003726:	76fb      	strb	r3, [r7, #27]
 8003728:	e062      	b.n	80037f0 <UART_SetConfig+0x28c>
 800372a:	2302      	movs	r3, #2
 800372c:	76fb      	strb	r3, [r7, #27]
 800372e:	e05f      	b.n	80037f0 <UART_SetConfig+0x28c>
 8003730:	2304      	movs	r3, #4
 8003732:	76fb      	strb	r3, [r7, #27]
 8003734:	e05c      	b.n	80037f0 <UART_SetConfig+0x28c>
 8003736:	2308      	movs	r3, #8
 8003738:	76fb      	strb	r3, [r7, #27]
 800373a:	e059      	b.n	80037f0 <UART_SetConfig+0x28c>
 800373c:	2310      	movs	r3, #16
 800373e:	76fb      	strb	r3, [r7, #27]
 8003740:	bf00      	nop
 8003742:	e055      	b.n	80037f0 <UART_SetConfig+0x28c>
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	4a47      	ldr	r2, [pc, #284]	; (8003868 <UART_SetConfig+0x304>)
 800374a:	4293      	cmp	r3, r2
 800374c:	d124      	bne.n	8003798 <UART_SetConfig+0x234>
 800374e:	4b42      	ldr	r3, [pc, #264]	; (8003858 <UART_SetConfig+0x2f4>)
 8003750:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003754:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003758:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800375c:	d012      	beq.n	8003784 <UART_SetConfig+0x220>
 800375e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003762:	d802      	bhi.n	800376a <UART_SetConfig+0x206>
 8003764:	2b00      	cmp	r3, #0
 8003766:	d007      	beq.n	8003778 <UART_SetConfig+0x214>
 8003768:	e012      	b.n	8003790 <UART_SetConfig+0x22c>
 800376a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800376e:	d006      	beq.n	800377e <UART_SetConfig+0x21a>
 8003770:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003774:	d009      	beq.n	800378a <UART_SetConfig+0x226>
 8003776:	e00b      	b.n	8003790 <UART_SetConfig+0x22c>
 8003778:	2300      	movs	r3, #0
 800377a:	76fb      	strb	r3, [r7, #27]
 800377c:	e038      	b.n	80037f0 <UART_SetConfig+0x28c>
 800377e:	2302      	movs	r3, #2
 8003780:	76fb      	strb	r3, [r7, #27]
 8003782:	e035      	b.n	80037f0 <UART_SetConfig+0x28c>
 8003784:	2304      	movs	r3, #4
 8003786:	76fb      	strb	r3, [r7, #27]
 8003788:	e032      	b.n	80037f0 <UART_SetConfig+0x28c>
 800378a:	2308      	movs	r3, #8
 800378c:	76fb      	strb	r3, [r7, #27]
 800378e:	e02f      	b.n	80037f0 <UART_SetConfig+0x28c>
 8003790:	2310      	movs	r3, #16
 8003792:	76fb      	strb	r3, [r7, #27]
 8003794:	bf00      	nop
 8003796:	e02b      	b.n	80037f0 <UART_SetConfig+0x28c>
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	4a2c      	ldr	r2, [pc, #176]	; (8003850 <UART_SetConfig+0x2ec>)
 800379e:	4293      	cmp	r3, r2
 80037a0:	d124      	bne.n	80037ec <UART_SetConfig+0x288>
 80037a2:	4b2d      	ldr	r3, [pc, #180]	; (8003858 <UART_SetConfig+0x2f4>)
 80037a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037a8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80037ac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80037b0:	d012      	beq.n	80037d8 <UART_SetConfig+0x274>
 80037b2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80037b6:	d802      	bhi.n	80037be <UART_SetConfig+0x25a>
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d007      	beq.n	80037cc <UART_SetConfig+0x268>
 80037bc:	e012      	b.n	80037e4 <UART_SetConfig+0x280>
 80037be:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80037c2:	d006      	beq.n	80037d2 <UART_SetConfig+0x26e>
 80037c4:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80037c8:	d009      	beq.n	80037de <UART_SetConfig+0x27a>
 80037ca:	e00b      	b.n	80037e4 <UART_SetConfig+0x280>
 80037cc:	2300      	movs	r3, #0
 80037ce:	76fb      	strb	r3, [r7, #27]
 80037d0:	e00e      	b.n	80037f0 <UART_SetConfig+0x28c>
 80037d2:	2302      	movs	r3, #2
 80037d4:	76fb      	strb	r3, [r7, #27]
 80037d6:	e00b      	b.n	80037f0 <UART_SetConfig+0x28c>
 80037d8:	2304      	movs	r3, #4
 80037da:	76fb      	strb	r3, [r7, #27]
 80037dc:	e008      	b.n	80037f0 <UART_SetConfig+0x28c>
 80037de:	2308      	movs	r3, #8
 80037e0:	76fb      	strb	r3, [r7, #27]
 80037e2:	e005      	b.n	80037f0 <UART_SetConfig+0x28c>
 80037e4:	2310      	movs	r3, #16
 80037e6:	76fb      	strb	r3, [r7, #27]
 80037e8:	bf00      	nop
 80037ea:	e001      	b.n	80037f0 <UART_SetConfig+0x28c>
 80037ec:	2310      	movs	r3, #16
 80037ee:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	4a16      	ldr	r2, [pc, #88]	; (8003850 <UART_SetConfig+0x2ec>)
 80037f6:	4293      	cmp	r3, r2
 80037f8:	f040 80fa 	bne.w	80039f0 <UART_SetConfig+0x48c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80037fc:	7efb      	ldrb	r3, [r7, #27]
 80037fe:	2b08      	cmp	r3, #8
 8003800:	d836      	bhi.n	8003870 <UART_SetConfig+0x30c>
 8003802:	a201      	add	r2, pc, #4	; (adr r2, 8003808 <UART_SetConfig+0x2a4>)
 8003804:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003808:	0800382d 	.word	0x0800382d
 800380c:	08003871 	.word	0x08003871
 8003810:	08003835 	.word	0x08003835
 8003814:	08003871 	.word	0x08003871
 8003818:	0800383b 	.word	0x0800383b
 800381c:	08003871 	.word	0x08003871
 8003820:	08003871 	.word	0x08003871
 8003824:	08003871 	.word	0x08003871
 8003828:	08003843 	.word	0x08003843
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetPCLK1Freq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 800382c:	f7ff f87c 	bl	8002928 <HAL_RCC_GetPCLK1Freq>
 8003830:	60f8      	str	r0, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 8003832:	e020      	b.n	8003876 <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 8003834:	4b0d      	ldr	r3, [pc, #52]	; (800386c <UART_SetConfig+0x308>)
 8003836:	60fb      	str	r3, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 8003838:	e01d      	b.n	8003876 <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetSysClockFreq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 800383a:	f7fe ffdf 	bl	80027fc <HAL_RCC_GetSysClockFreq>
 800383e:	60f8      	str	r0, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 8003840:	e019      	b.n	8003876 <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)LSE_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 8003842:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003846:	60fb      	str	r3, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 8003848:	e015      	b.n	8003876 <UART_SetConfig+0x312>
 800384a:	bf00      	nop
 800384c:	efff69f3 	.word	0xefff69f3
 8003850:	40008000 	.word	0x40008000
 8003854:	40013800 	.word	0x40013800
 8003858:	40021000 	.word	0x40021000
 800385c:	40004400 	.word	0x40004400
 8003860:	40004800 	.word	0x40004800
 8003864:	40004c00 	.word	0x40004c00
 8003868:	40005000 	.word	0x40005000
 800386c:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8003870:	2301      	movs	r3, #1
 8003872:	74fb      	strb	r3, [r7, #19]
        break;
 8003874:	bf00      	nop
    }

    /* if proper clock source reported */
    if (lpuart_ker_ck_pres != 0U)
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	2b00      	cmp	r3, #0
 800387a:	f000 81ac 	beq.w	8003bd6 <UART_SetConfig+0x672>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	685a      	ldr	r2, [r3, #4]
 8003882:	4613      	mov	r3, r2
 8003884:	005b      	lsls	r3, r3, #1
 8003886:	4413      	add	r3, r2
 8003888:	68fa      	ldr	r2, [r7, #12]
 800388a:	429a      	cmp	r2, r3
 800388c:	d305      	bcc.n	800389a <UART_SetConfig+0x336>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	685b      	ldr	r3, [r3, #4]
 8003892:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003894:	68fa      	ldr	r2, [r7, #12]
 8003896:	429a      	cmp	r2, r3
 8003898:	d902      	bls.n	80038a0 <UART_SetConfig+0x33c>
      {
        ret = HAL_ERROR;
 800389a:	2301      	movs	r3, #1
 800389c:	74fb      	strb	r3, [r7, #19]
 800389e:	e19a      	b.n	8003bd6 <UART_SetConfig+0x672>
      }
      else
      {
        switch (clocksource)
 80038a0:	7efb      	ldrb	r3, [r7, #27]
 80038a2:	2b08      	cmp	r3, #8
 80038a4:	f200 8091 	bhi.w	80039ca <UART_SetConfig+0x466>
 80038a8:	a201      	add	r2, pc, #4	; (adr r2, 80038b0 <UART_SetConfig+0x34c>)
 80038aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038ae:	bf00      	nop
 80038b0:	080038d5 	.word	0x080038d5
 80038b4:	080039cb 	.word	0x080039cb
 80038b8:	08003921 	.word	0x08003921
 80038bc:	080039cb 	.word	0x080039cb
 80038c0:	08003955 	.word	0x08003955
 80038c4:	080039cb 	.word	0x080039cb
 80038c8:	080039cb 	.word	0x080039cb
 80038cc:	080039cb 	.word	0x080039cb
 80038d0:	080039a1 	.word	0x080039a1
        {
          case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80038d4:	f7ff f828 	bl	8002928 <HAL_RCC_GetPCLK1Freq>
 80038d8:	4603      	mov	r3, r0
 80038da:	4619      	mov	r1, r3
 80038dc:	f04f 0200 	mov.w	r2, #0
 80038e0:	f04f 0300 	mov.w	r3, #0
 80038e4:	f04f 0400 	mov.w	r4, #0
 80038e8:	0214      	lsls	r4, r2, #8
 80038ea:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 80038ee:	020b      	lsls	r3, r1, #8
 80038f0:	687a      	ldr	r2, [r7, #4]
 80038f2:	6852      	ldr	r2, [r2, #4]
 80038f4:	0852      	lsrs	r2, r2, #1
 80038f6:	4611      	mov	r1, r2
 80038f8:	f04f 0200 	mov.w	r2, #0
 80038fc:	eb13 0b01 	adds.w	fp, r3, r1
 8003900:	eb44 0c02 	adc.w	ip, r4, r2
 8003904:	4658      	mov	r0, fp
 8003906:	4661      	mov	r1, ip
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	685b      	ldr	r3, [r3, #4]
 800390c:	f04f 0400 	mov.w	r4, #0
 8003910:	461a      	mov	r2, r3
 8003912:	4623      	mov	r3, r4
 8003914:	f7fc fc58 	bl	80001c8 <__aeabi_uldivmod>
 8003918:	4603      	mov	r3, r0
 800391a:	460c      	mov	r4, r1
 800391c:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 800391e:	e057      	b.n	80039d0 <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	685b      	ldr	r3, [r3, #4]
 8003924:	085b      	lsrs	r3, r3, #1
 8003926:	f04f 0400 	mov.w	r4, #0
 800392a:	49b1      	ldr	r1, [pc, #708]	; (8003bf0 <UART_SetConfig+0x68c>)
 800392c:	f04f 0200 	mov.w	r2, #0
 8003930:	eb13 0b01 	adds.w	fp, r3, r1
 8003934:	eb44 0c02 	adc.w	ip, r4, r2
 8003938:	4658      	mov	r0, fp
 800393a:	4661      	mov	r1, ip
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	685b      	ldr	r3, [r3, #4]
 8003940:	f04f 0400 	mov.w	r4, #0
 8003944:	461a      	mov	r2, r3
 8003946:	4623      	mov	r3, r4
 8003948:	f7fc fc3e 	bl	80001c8 <__aeabi_uldivmod>
 800394c:	4603      	mov	r3, r0
 800394e:	460c      	mov	r4, r1
 8003950:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 8003952:	e03d      	b.n	80039d0 <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8003954:	f7fe ff52 	bl	80027fc <HAL_RCC_GetSysClockFreq>
 8003958:	4603      	mov	r3, r0
 800395a:	4619      	mov	r1, r3
 800395c:	f04f 0200 	mov.w	r2, #0
 8003960:	f04f 0300 	mov.w	r3, #0
 8003964:	f04f 0400 	mov.w	r4, #0
 8003968:	0214      	lsls	r4, r2, #8
 800396a:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 800396e:	020b      	lsls	r3, r1, #8
 8003970:	687a      	ldr	r2, [r7, #4]
 8003972:	6852      	ldr	r2, [r2, #4]
 8003974:	0852      	lsrs	r2, r2, #1
 8003976:	4611      	mov	r1, r2
 8003978:	f04f 0200 	mov.w	r2, #0
 800397c:	eb13 0b01 	adds.w	fp, r3, r1
 8003980:	eb44 0c02 	adc.w	ip, r4, r2
 8003984:	4658      	mov	r0, fp
 8003986:	4661      	mov	r1, ip
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	685b      	ldr	r3, [r3, #4]
 800398c:	f04f 0400 	mov.w	r4, #0
 8003990:	461a      	mov	r2, r3
 8003992:	4623      	mov	r3, r4
 8003994:	f7fc fc18 	bl	80001c8 <__aeabi_uldivmod>
 8003998:	4603      	mov	r3, r0
 800399a:	460c      	mov	r4, r1
 800399c:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 800399e:	e017      	b.n	80039d0 <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	685b      	ldr	r3, [r3, #4]
 80039a4:	085b      	lsrs	r3, r3, #1
 80039a6:	f04f 0400 	mov.w	r4, #0
 80039aa:	f513 0000 	adds.w	r0, r3, #8388608	; 0x800000
 80039ae:	f144 0100 	adc.w	r1, r4, #0
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	685b      	ldr	r3, [r3, #4]
 80039b6:	f04f 0400 	mov.w	r4, #0
 80039ba:	461a      	mov	r2, r3
 80039bc:	4623      	mov	r3, r4
 80039be:	f7fc fc03 	bl	80001c8 <__aeabi_uldivmod>
 80039c2:	4603      	mov	r3, r0
 80039c4:	460c      	mov	r4, r1
 80039c6:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 80039c8:	e002      	b.n	80039d0 <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_UNDEFINED:
          default:
            ret = HAL_ERROR;
 80039ca:	2301      	movs	r3, #1
 80039cc:	74fb      	strb	r3, [r7, #19]
            break;
 80039ce:	bf00      	nop
        }

        /* It is forbidden to write values lower than 0x300 in the LPUART_BRR register */
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80039d0:	697b      	ldr	r3, [r7, #20]
 80039d2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80039d6:	d308      	bcc.n	80039ea <UART_SetConfig+0x486>
 80039d8:	697b      	ldr	r3, [r7, #20]
 80039da:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80039de:	d204      	bcs.n	80039ea <UART_SetConfig+0x486>
        {
          huart->Instance->BRR = usartdiv;
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	697a      	ldr	r2, [r7, #20]
 80039e6:	60da      	str	r2, [r3, #12]
 80039e8:	e0f5      	b.n	8003bd6 <UART_SetConfig+0x672>
        }
        else
        {
          ret = HAL_ERROR;
 80039ea:	2301      	movs	r3, #1
 80039ec:	74fb      	strb	r3, [r7, #19]
 80039ee:	e0f2      	b.n	8003bd6 <UART_SetConfig+0x672>
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	69db      	ldr	r3, [r3, #28]
 80039f4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80039f8:	d17f      	bne.n	8003afa <UART_SetConfig+0x596>
  {
    switch (clocksource)
 80039fa:	7efb      	ldrb	r3, [r7, #27]
 80039fc:	2b08      	cmp	r3, #8
 80039fe:	d85c      	bhi.n	8003aba <UART_SetConfig+0x556>
 8003a00:	a201      	add	r2, pc, #4	; (adr r2, 8003a08 <UART_SetConfig+0x4a4>)
 8003a02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a06:	bf00      	nop
 8003a08:	08003a2d 	.word	0x08003a2d
 8003a0c:	08003a4b 	.word	0x08003a4b
 8003a10:	08003a69 	.word	0x08003a69
 8003a14:	08003abb 	.word	0x08003abb
 8003a18:	08003a85 	.word	0x08003a85
 8003a1c:	08003abb 	.word	0x08003abb
 8003a20:	08003abb 	.word	0x08003abb
 8003a24:	08003abb 	.word	0x08003abb
 8003a28:	08003aa3 	.word	0x08003aa3
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8003a2c:	f7fe ff7c 	bl	8002928 <HAL_RCC_GetPCLK1Freq>
 8003a30:	4603      	mov	r3, r0
 8003a32:	005a      	lsls	r2, r3, #1
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	685b      	ldr	r3, [r3, #4]
 8003a38:	085b      	lsrs	r3, r3, #1
 8003a3a:	441a      	add	r2, r3
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	685b      	ldr	r3, [r3, #4]
 8003a40:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a44:	b29b      	uxth	r3, r3
 8003a46:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8003a48:	e03a      	b.n	8003ac0 <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_PCLK2:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8003a4a:	f7fe ff83 	bl	8002954 <HAL_RCC_GetPCLK2Freq>
 8003a4e:	4603      	mov	r3, r0
 8003a50:	005a      	lsls	r2, r3, #1
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	685b      	ldr	r3, [r3, #4]
 8003a56:	085b      	lsrs	r3, r3, #1
 8003a58:	441a      	add	r2, r3
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	685b      	ldr	r3, [r3, #4]
 8003a5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a62:	b29b      	uxth	r3, r3
 8003a64:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8003a66:	e02b      	b.n	8003ac0 <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	685b      	ldr	r3, [r3, #4]
 8003a6c:	085b      	lsrs	r3, r3, #1
 8003a6e:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 8003a72:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 8003a76:	687a      	ldr	r2, [r7, #4]
 8003a78:	6852      	ldr	r2, [r2, #4]
 8003a7a:	fbb3 f3f2 	udiv	r3, r3, r2
 8003a7e:	b29b      	uxth	r3, r3
 8003a80:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8003a82:	e01d      	b.n	8003ac0 <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8003a84:	f7fe feba 	bl	80027fc <HAL_RCC_GetSysClockFreq>
 8003a88:	4603      	mov	r3, r0
 8003a8a:	005a      	lsls	r2, r3, #1
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	685b      	ldr	r3, [r3, #4]
 8003a90:	085b      	lsrs	r3, r3, #1
 8003a92:	441a      	add	r2, r3
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	685b      	ldr	r3, [r3, #4]
 8003a98:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a9c:	b29b      	uxth	r3, r3
 8003a9e:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8003aa0:	e00e      	b.n	8003ac0 <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	685b      	ldr	r3, [r3, #4]
 8003aa6:	085b      	lsrs	r3, r3, #1
 8003aa8:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	685b      	ldr	r3, [r3, #4]
 8003ab0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ab4:	b29b      	uxth	r3, r3
 8003ab6:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8003ab8:	e002      	b.n	8003ac0 <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8003aba:	2301      	movs	r3, #1
 8003abc:	74fb      	strb	r3, [r7, #19]
        break;
 8003abe:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003ac0:	697b      	ldr	r3, [r7, #20]
 8003ac2:	2b0f      	cmp	r3, #15
 8003ac4:	d916      	bls.n	8003af4 <UART_SetConfig+0x590>
 8003ac6:	697b      	ldr	r3, [r7, #20]
 8003ac8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003acc:	d212      	bcs.n	8003af4 <UART_SetConfig+0x590>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003ace:	697b      	ldr	r3, [r7, #20]
 8003ad0:	b29b      	uxth	r3, r3
 8003ad2:	f023 030f 	bic.w	r3, r3, #15
 8003ad6:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003ad8:	697b      	ldr	r3, [r7, #20]
 8003ada:	085b      	lsrs	r3, r3, #1
 8003adc:	b29b      	uxth	r3, r3
 8003ade:	f003 0307 	and.w	r3, r3, #7
 8003ae2:	b29a      	uxth	r2, r3
 8003ae4:	897b      	ldrh	r3, [r7, #10]
 8003ae6:	4313      	orrs	r3, r2
 8003ae8:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	897a      	ldrh	r2, [r7, #10]
 8003af0:	60da      	str	r2, [r3, #12]
 8003af2:	e070      	b.n	8003bd6 <UART_SetConfig+0x672>
    }
    else
    {
      ret = HAL_ERROR;
 8003af4:	2301      	movs	r3, #1
 8003af6:	74fb      	strb	r3, [r7, #19]
 8003af8:	e06d      	b.n	8003bd6 <UART_SetConfig+0x672>
    }
  }
  else
  {
    switch (clocksource)
 8003afa:	7efb      	ldrb	r3, [r7, #27]
 8003afc:	2b08      	cmp	r3, #8
 8003afe:	d859      	bhi.n	8003bb4 <UART_SetConfig+0x650>
 8003b00:	a201      	add	r2, pc, #4	; (adr r2, 8003b08 <UART_SetConfig+0x5a4>)
 8003b02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b06:	bf00      	nop
 8003b08:	08003b2d 	.word	0x08003b2d
 8003b0c:	08003b49 	.word	0x08003b49
 8003b10:	08003b65 	.word	0x08003b65
 8003b14:	08003bb5 	.word	0x08003bb5
 8003b18:	08003b81 	.word	0x08003b81
 8003b1c:	08003bb5 	.word	0x08003bb5
 8003b20:	08003bb5 	.word	0x08003bb5
 8003b24:	08003bb5 	.word	0x08003bb5
 8003b28:	08003b9d 	.word	0x08003b9d
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8003b2c:	f7fe fefc 	bl	8002928 <HAL_RCC_GetPCLK1Freq>
 8003b30:	4602      	mov	r2, r0
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	685b      	ldr	r3, [r3, #4]
 8003b36:	085b      	lsrs	r3, r3, #1
 8003b38:	441a      	add	r2, r3
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	685b      	ldr	r3, [r3, #4]
 8003b3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b42:	b29b      	uxth	r3, r3
 8003b44:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8003b46:	e038      	b.n	8003bba <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_PCLK2:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8003b48:	f7fe ff04 	bl	8002954 <HAL_RCC_GetPCLK2Freq>
 8003b4c:	4602      	mov	r2, r0
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	685b      	ldr	r3, [r3, #4]
 8003b52:	085b      	lsrs	r3, r3, #1
 8003b54:	441a      	add	r2, r3
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	685b      	ldr	r3, [r3, #4]
 8003b5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b5e:	b29b      	uxth	r3, r3
 8003b60:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8003b62:	e02a      	b.n	8003bba <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	685b      	ldr	r3, [r3, #4]
 8003b68:	085b      	lsrs	r3, r3, #1
 8003b6a:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8003b6e:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8003b72:	687a      	ldr	r2, [r7, #4]
 8003b74:	6852      	ldr	r2, [r2, #4]
 8003b76:	fbb3 f3f2 	udiv	r3, r3, r2
 8003b7a:	b29b      	uxth	r3, r3
 8003b7c:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8003b7e:	e01c      	b.n	8003bba <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8003b80:	f7fe fe3c 	bl	80027fc <HAL_RCC_GetSysClockFreq>
 8003b84:	4602      	mov	r2, r0
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	685b      	ldr	r3, [r3, #4]
 8003b8a:	085b      	lsrs	r3, r3, #1
 8003b8c:	441a      	add	r2, r3
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	685b      	ldr	r3, [r3, #4]
 8003b92:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b96:	b29b      	uxth	r3, r3
 8003b98:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8003b9a:	e00e      	b.n	8003bba <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	685b      	ldr	r3, [r3, #4]
 8003ba0:	085b      	lsrs	r3, r3, #1
 8003ba2:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	685b      	ldr	r3, [r3, #4]
 8003baa:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bae:	b29b      	uxth	r3, r3
 8003bb0:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8003bb2:	e002      	b.n	8003bba <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8003bb4:	2301      	movs	r3, #1
 8003bb6:	74fb      	strb	r3, [r7, #19]
        break;
 8003bb8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003bba:	697b      	ldr	r3, [r7, #20]
 8003bbc:	2b0f      	cmp	r3, #15
 8003bbe:	d908      	bls.n	8003bd2 <UART_SetConfig+0x66e>
 8003bc0:	697b      	ldr	r3, [r7, #20]
 8003bc2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003bc6:	d204      	bcs.n	8003bd2 <UART_SetConfig+0x66e>
    {
      huart->Instance->BRR = usartdiv;
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	697a      	ldr	r2, [r7, #20]
 8003bce:	60da      	str	r2, [r3, #12]
 8003bd0:	e001      	b.n	8003bd6 <UART_SetConfig+0x672>
    }
    else
    {
      ret = HAL_ERROR;
 8003bd2:	2301      	movs	r3, #1
 8003bd4:	74fb      	strb	r3, [r7, #19]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	2200      	movs	r2, #0
 8003bda:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	2200      	movs	r2, #0
 8003be0:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8003be2:	7cfb      	ldrb	r3, [r7, #19]
}
 8003be4:	4618      	mov	r0, r3
 8003be6:	3720      	adds	r7, #32
 8003be8:	46bd      	mov	sp, r7
 8003bea:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 8003bee:	bf00      	nop
 8003bf0:	f4240000 	.word	0xf4240000

08003bf4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003bf4:	b480      	push	{r7}
 8003bf6:	b083      	sub	sp, #12
 8003bf8:	af00      	add	r7, sp, #0
 8003bfa:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c00:	f003 0301 	and.w	r3, r3, #1
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d00a      	beq.n	8003c1e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	685b      	ldr	r3, [r3, #4]
 8003c0e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	430a      	orrs	r2, r1
 8003c1c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c22:	f003 0302 	and.w	r3, r3, #2
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d00a      	beq.n	8003c40 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	685b      	ldr	r3, [r3, #4]
 8003c30:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	430a      	orrs	r2, r1
 8003c3e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c44:	f003 0304 	and.w	r3, r3, #4
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d00a      	beq.n	8003c62 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	685b      	ldr	r3, [r3, #4]
 8003c52:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	430a      	orrs	r2, r1
 8003c60:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c66:	f003 0308 	and.w	r3, r3, #8
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d00a      	beq.n	8003c84 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	685b      	ldr	r3, [r3, #4]
 8003c74:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	430a      	orrs	r2, r1
 8003c82:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c88:	f003 0310 	and.w	r3, r3, #16
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d00a      	beq.n	8003ca6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	689b      	ldr	r3, [r3, #8]
 8003c96:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	430a      	orrs	r2, r1
 8003ca4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003caa:	f003 0320 	and.w	r3, r3, #32
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d00a      	beq.n	8003cc8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	689b      	ldr	r3, [r3, #8]
 8003cb8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	430a      	orrs	r2, r1
 8003cc6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ccc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d01a      	beq.n	8003d0a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	685b      	ldr	r3, [r3, #4]
 8003cda:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	430a      	orrs	r2, r1
 8003ce8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cee:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003cf2:	d10a      	bne.n	8003d0a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	685b      	ldr	r3, [r3, #4]
 8003cfa:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	430a      	orrs	r2, r1
 8003d08:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d00a      	beq.n	8003d2c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	685b      	ldr	r3, [r3, #4]
 8003d1c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	430a      	orrs	r2, r1
 8003d2a:	605a      	str	r2, [r3, #4]
  }
}
 8003d2c:	bf00      	nop
 8003d2e:	370c      	adds	r7, #12
 8003d30:	46bd      	mov	sp, r7
 8003d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d36:	4770      	bx	lr

08003d38 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003d38:	b580      	push	{r7, lr}
 8003d3a:	b086      	sub	sp, #24
 8003d3c:	af02      	add	r7, sp, #8
 8003d3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	2200      	movs	r2, #0
 8003d44:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8003d46:	f7fd fdb1 	bl	80018ac <HAL_GetTick>
 8003d4a:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	f003 0308 	and.w	r3, r3, #8
 8003d56:	2b08      	cmp	r3, #8
 8003d58:	d10e      	bne.n	8003d78 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003d5a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003d5e:	9300      	str	r3, [sp, #0]
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	2200      	movs	r2, #0
 8003d64:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003d68:	6878      	ldr	r0, [r7, #4]
 8003d6a:	f000 f82a 	bl	8003dc2 <UART_WaitOnFlagUntilTimeout>
 8003d6e:	4603      	mov	r3, r0
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d001      	beq.n	8003d78 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003d74:	2303      	movs	r3, #3
 8003d76:	e020      	b.n	8003dba <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	f003 0304 	and.w	r3, r3, #4
 8003d82:	2b04      	cmp	r3, #4
 8003d84:	d10e      	bne.n	8003da4 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003d86:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003d8a:	9300      	str	r3, [sp, #0]
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	2200      	movs	r2, #0
 8003d90:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003d94:	6878      	ldr	r0, [r7, #4]
 8003d96:	f000 f814 	bl	8003dc2 <UART_WaitOnFlagUntilTimeout>
 8003d9a:	4603      	mov	r3, r0
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d001      	beq.n	8003da4 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003da0:	2303      	movs	r3, #3
 8003da2:	e00a      	b.n	8003dba <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	2220      	movs	r2, #32
 8003da8:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	2220      	movs	r2, #32
 8003dae:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	2200      	movs	r2, #0
 8003db4:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8003db8:	2300      	movs	r3, #0
}
 8003dba:	4618      	mov	r0, r3
 8003dbc:	3710      	adds	r7, #16
 8003dbe:	46bd      	mov	sp, r7
 8003dc0:	bd80      	pop	{r7, pc}

08003dc2 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003dc2:	b580      	push	{r7, lr}
 8003dc4:	b084      	sub	sp, #16
 8003dc6:	af00      	add	r7, sp, #0
 8003dc8:	60f8      	str	r0, [r7, #12]
 8003dca:	60b9      	str	r1, [r7, #8]
 8003dcc:	603b      	str	r3, [r7, #0]
 8003dce:	4613      	mov	r3, r2
 8003dd0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003dd2:	e02a      	b.n	8003e2a <UART_WaitOnFlagUntilTimeout+0x68>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003dd4:	69bb      	ldr	r3, [r7, #24]
 8003dd6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003dda:	d026      	beq.n	8003e2a <UART_WaitOnFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ddc:	f7fd fd66 	bl	80018ac <HAL_GetTick>
 8003de0:	4602      	mov	r2, r0
 8003de2:	683b      	ldr	r3, [r7, #0]
 8003de4:	1ad3      	subs	r3, r2, r3
 8003de6:	69ba      	ldr	r2, [r7, #24]
 8003de8:	429a      	cmp	r2, r3
 8003dea:	d302      	bcc.n	8003df2 <UART_WaitOnFlagUntilTimeout+0x30>
 8003dec:	69bb      	ldr	r3, [r7, #24]
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d11b      	bne.n	8003e2a <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	681a      	ldr	r2, [r3, #0]
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003e00:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	689a      	ldr	r2, [r3, #8]
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	f022 0201 	bic.w	r2, r2, #1
 8003e10:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	2220      	movs	r2, #32
 8003e16:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	2220      	movs	r2, #32
 8003e1c:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	2200      	movs	r2, #0
 8003e22:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 8003e26:	2303      	movs	r3, #3
 8003e28:	e00f      	b.n	8003e4a <UART_WaitOnFlagUntilTimeout+0x88>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	69da      	ldr	r2, [r3, #28]
 8003e30:	68bb      	ldr	r3, [r7, #8]
 8003e32:	4013      	ands	r3, r2
 8003e34:	68ba      	ldr	r2, [r7, #8]
 8003e36:	429a      	cmp	r2, r3
 8003e38:	bf0c      	ite	eq
 8003e3a:	2301      	moveq	r3, #1
 8003e3c:	2300      	movne	r3, #0
 8003e3e:	b2db      	uxtb	r3, r3
 8003e40:	461a      	mov	r2, r3
 8003e42:	79fb      	ldrb	r3, [r7, #7]
 8003e44:	429a      	cmp	r2, r3
 8003e46:	d0c5      	beq.n	8003dd4 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003e48:	2300      	movs	r3, #0
}
 8003e4a:	4618      	mov	r0, r3
 8003e4c:	3710      	adds	r7, #16
 8003e4e:	46bd      	mov	sp, r7
 8003e50:	bd80      	pop	{r7, pc}
	...

08003e54 <__libc_init_array>:
 8003e54:	b570      	push	{r4, r5, r6, lr}
 8003e56:	4e0d      	ldr	r6, [pc, #52]	; (8003e8c <__libc_init_array+0x38>)
 8003e58:	4c0d      	ldr	r4, [pc, #52]	; (8003e90 <__libc_init_array+0x3c>)
 8003e5a:	1ba4      	subs	r4, r4, r6
 8003e5c:	10a4      	asrs	r4, r4, #2
 8003e5e:	2500      	movs	r5, #0
 8003e60:	42a5      	cmp	r5, r4
 8003e62:	d109      	bne.n	8003e78 <__libc_init_array+0x24>
 8003e64:	4e0b      	ldr	r6, [pc, #44]	; (8003e94 <__libc_init_array+0x40>)
 8003e66:	4c0c      	ldr	r4, [pc, #48]	; (8003e98 <__libc_init_array+0x44>)
 8003e68:	f000 f82c 	bl	8003ec4 <_init>
 8003e6c:	1ba4      	subs	r4, r4, r6
 8003e6e:	10a4      	asrs	r4, r4, #2
 8003e70:	2500      	movs	r5, #0
 8003e72:	42a5      	cmp	r5, r4
 8003e74:	d105      	bne.n	8003e82 <__libc_init_array+0x2e>
 8003e76:	bd70      	pop	{r4, r5, r6, pc}
 8003e78:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003e7c:	4798      	blx	r3
 8003e7e:	3501      	adds	r5, #1
 8003e80:	e7ee      	b.n	8003e60 <__libc_init_array+0xc>
 8003e82:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003e86:	4798      	blx	r3
 8003e88:	3501      	adds	r5, #1
 8003e8a:	e7f2      	b.n	8003e72 <__libc_init_array+0x1e>
 8003e8c:	0800402c 	.word	0x0800402c
 8003e90:	0800402c 	.word	0x0800402c
 8003e94:	0800402c 	.word	0x0800402c
 8003e98:	08004030 	.word	0x08004030

08003e9c <memcpy>:
 8003e9c:	b510      	push	{r4, lr}
 8003e9e:	1e43      	subs	r3, r0, #1
 8003ea0:	440a      	add	r2, r1
 8003ea2:	4291      	cmp	r1, r2
 8003ea4:	d100      	bne.n	8003ea8 <memcpy+0xc>
 8003ea6:	bd10      	pop	{r4, pc}
 8003ea8:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003eac:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003eb0:	e7f7      	b.n	8003ea2 <memcpy+0x6>

08003eb2 <memset>:
 8003eb2:	4402      	add	r2, r0
 8003eb4:	4603      	mov	r3, r0
 8003eb6:	4293      	cmp	r3, r2
 8003eb8:	d100      	bne.n	8003ebc <memset+0xa>
 8003eba:	4770      	bx	lr
 8003ebc:	f803 1b01 	strb.w	r1, [r3], #1
 8003ec0:	e7f9      	b.n	8003eb6 <memset+0x4>
	...

08003ec4 <_init>:
 8003ec4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ec6:	bf00      	nop
 8003ec8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003eca:	bc08      	pop	{r3}
 8003ecc:	469e      	mov	lr, r3
 8003ece:	4770      	bx	lr

08003ed0 <_fini>:
 8003ed0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ed2:	bf00      	nop
 8003ed4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003ed6:	bc08      	pop	{r3}
 8003ed8:	469e      	mov	lr, r3
 8003eda:	4770      	bx	lr
