// Seed: 2013107459
module module_0 ();
  assign id_1 = {1, id_1, ~id_1, (id_1 | id_1) - 1};
  id_4(
      .id_0(id_3),
      .id_1(1),
      .id_2(id_1),
      .id_3(id_3),
      .id_4(id_2),
      .id_5(1),
      .id_6(),
      .id_7(),
      .id_8(""),
      .id_9(id_1),
      .id_10(id_1),
      .id_11(1),
      .id_12(id_3),
      .id_13(1),
      .id_14(1'b0),
      .id_15(1'b0),
      .id_16(1)
  );
  wire id_5;
  tri0 id_6 = 1;
  wire id_7;
endmodule
module module_1 (
    output supply0 id_0,
    input supply1 id_1,
    input tri0 id_2,
    output tri0 id_3,
    output tri1 id_4,
    input tri0 id_5
    , id_11,
    input tri id_6,
    input supply1 id_7,
    output tri0 id_8,
    output wire id_9
);
  wire id_12;
  wire id_13, id_14 = ~1, id_15, id_16, id_17, id_18;
  module_0 modCall_1 ();
  always disable id_19;
  assign id_8 = id_7 * id_18 * id_14;
  wor id_20 = id_19;
  assign id_19 = 1'b0;
  assign id_13 = 1;
endmodule
