#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Thu Jul 26 16:44:02 2018
# Process ID: 32208
# Log file: /home/maskerk/NetFPGA-SUME-live-master/lib/hw/std/cores/fallthrough_small_fifo_v1_0_0/vivado.log
# Journal file: /home/maskerk/NetFPGA-SUME-live-master/lib/hw/std/cores/fallthrough_small_fifo_v1_0_0/vivado.jou
#-----------------------------------------------------------
source fallthrough_small_fifo.tcl
# set design fallthrough_small_fifo
# set top fallthrough_small_fifo
# set device xc7vx690t-3-ffg1761
# set proj_dir ./ip_proj
# set ip_version 1.00
# set lib_name NetFPGA
# create_project -name ${design} -force -dir "./${proj_dir}" -part ${device} -ip
# set_property source_mgmt_mode All [current_project]
# set_property top ${top} [current_fileset]
# set_property ip_repo_paths $::env(SUME_FOLDER)/lib/hw/  [current_fileset]
# puts "Creating Fallthrough Small FIFO IP"
Creating Fallthrough Small FIFO IP
# read_verilog "./hdl/fallthrough_small_fifo.v"
# read_verilog "./hdl/small_fifo.v"
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# ipx::package_project
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/maskerk/NetFPGA-SUME-live-master/lib/hw'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/maskerk/NetFPGA-SUME-live-master/lib/hw' may become invalid. A better location for the repostory would be in a path adjacent to the project. (Current project location is '/home/maskerk/NetFPGA-SUME-live-master/lib/hw/std/cores/fallthrough_small_fifo_v1_0_0/ip_proj'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.2/data/ip'.
INFO: [IP_Flow 19-2228] Inferred bus interface "reset" of definition type "xilinx.com:signal:reset:1.0".
INFO: [IP_Flow 19-2228] Inferred bus interface "clk" of definition type "xilinx.com:signal:clock:1.0".
INFO: [IP_Flow 19-818] Not transferring dependency attribute "((2 ** spirit:decode(id('MODELPARAM_VALUE.MAX_DEPTH_BITS'))) - 1)" into user parameter "PROG_FULL_THRESHOLD".
# set_property name ${design} [ipx::current_core]
# set_property library ${lib_name} [ipx::current_core]
# set_property vendor_display_name {NetFPGA} [ipx::current_core]
# set_property company_url {www.netfpga.org} [ipx::current_core]
# set_property vendor {NetFPGA} [ipx::current_core]
# set_property supported_families {{virtex7} {Production}} [ipx::current_core]
# set_property taxonomy {{/NetFPGA/Generic}} [ipx::current_core]
# set_property version ${ip_version} [ipx::current_core]
# set_property display_name ${design} [ipx::current_core]
# set_property description ${design} [ipx::current_core]
# ipx::infer_user_parameters [ipx::current_core]
INFO: [IP_Flow 19-818] Not transferring dependency attribute "((2 ** spirit:decode(id('MODELPARAM_VALUE.MAX_DEPTH_BITS'))) - 1)" into user parameter "PROG_FULL_THRESHOLD".
# ipx::add_user_parameter {WIDTH} [ipx::current_core]
WARNING: [IP_Flow 19-660] A user_parameter named "WIDTH" already exists, cannot add it again.
# set_property value_resolve_type {user} [ipx::get_user_parameters WIDTH]
# set_property display_name {WIDTH} [ipx::get_user_parameters WIDTH]
# set_property value {72} [ipx::get_user_parameters WIDTH]
# set_property value_format {long} [ipx::get_user_parameters WIDTH]
# ipx::add_user_parameter {MAX_DEPTH_BITS} [ipx::current_core]
WARNING: [IP_Flow 19-660] A user_parameter named "MAX_DEPTH_BITS" already exists, cannot add it again.
# set_property value_resolve_type {user} [ipx::get_user_parameters MAX_DEPTH_BITS]
# set_property display_name {MAX_DEPTH_BITS} [ipx::get_user_parameters MAX_DEPTH_BITS]
# set_property value {3} [ipx::get_user_parameters MAX_DEPTH_BITS]
# set_property value_format {long} [ipx::get_user_parameters MAX_DEPTH_BITS]
# ipx::add_user_parameter {PROG_FULL_THRESHOLD} [ipx::current_core]
WARNING: [IP_Flow 19-660] A user_parameter named "PROG_FULL_THRESHOLD" already exists, cannot add it again.
# set_property value_resolve_type {user} [ipx::get_user_parameters PROG_FULL_THRESHOLD]
# set_property display_name {PROG_FULL_THRESHOLD} [ipx::get_user_parameters PROG_FULL_THRESHOLD]
# set_property value {2} [ipx::get_user_parameters PROG_FULL_THRESHOLD]
# set_property value_format {long} [ipx::get_user_parameters PROG_FULL_THRESHOLD]
# ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-861] XGUI layout file basename "xgui/fallthrough_small_fifo_v1_0.tcl" does not have the current IP <name>_v<version> format. If the IP name or version was changed recently, recreate this file to update the file format.
INFO: [IP_Flow 19-3479] User Parameter 'WIDTH': The long integer parameter is not bounded by any range or validation values.
INFO: [IP_Flow 19-3479] User Parameter 'MAX_DEPTH_BITS': The long integer parameter is not bounded by any range or validation values.
INFO: [IP_Flow 19-3479] User Parameter 'PROG_FULL_THRESHOLD': The long integer parameter is not bounded by any range or validation values.
WARNING: [IP_Flow 19-3157] Bus Interface 'reset': Bus parameter POLARITY is ACTIVE_LOW but port 'reset' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
# ipx::save_core [ipx::current_core]
# update_ip_catalog
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
# close_project
****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/maskerk/NetFPGA-SUME-live-master/lib/hw/std/cores/fallthrough_small_fifo_v1_0_0/ip_proj/fallthrough_small_fifo.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/maskerk/NetFPGA-SUME-live-master/lib/hw/std/cores/fallthrough_small_fifo_v1_0_0/ip_proj/fallthrough_small_fifo.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Thu Jul 26 16:44:10 2018. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Jul 26 16:44:10 2018...
# file delete -force ${proj_dir} 
INFO: [Common 17-206] Exiting Vivado at Thu Jul 26 16:44:10 2018...
