##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for Clock_2
		4.3::Critical Path Report for Clock_3
		4.4::Critical Path Report for Clock_4
		4.5::Critical Path Report for Clock_5
		4.6::Critical Path Report for CyBUS_CLK
		4.7::Critical Path Report for CyMASTER_CLK
		4.8::Critical Path Report for I2C_Master_IntClock
		4.9::Critical Path Report for timer_clock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. I2C_Master_IntClock:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
		5.4::Critical Path Report for (CyBUS_CLK:R vs. Clock_5:R)
		5.5::Critical Path Report for (CyBUS_CLK:R vs. Clock_4:R)
		5.6::Critical Path Report for (CyBUS_CLK:R vs. Clock_2:R)
		5.7::Critical Path Report for (Clock_3:R vs. Clock_3:R)
		5.8::Critical Path Report for (I2C_Master_IntClock:R vs. I2C_Master_IntClock:R)
		5.9::Critical Path Report for (timer_clock:R vs. timer_clock:R)
		5.10::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.11::Critical Path Report for (Clock_1:R vs. Clock_4:R)
		5.12::Critical Path Report for (Clock_5:R vs. Clock_5:R)
		5.13::Critical Path Report for (Clock_4:R vs. Clock_4:R)
		5.14::Critical Path Report for (Clock_2:R vs. Clock_2:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 16
Clock: Clock_1                      | Frequency: 53.51 MHz   | Target: 0.10 MHz   | 
Clock: Clock_1(fixed-function)      | N/A                    | Target: 0.10 MHz   | 
Clock: Clock_2                      | Frequency: 142.77 MHz  | Target: 0.00 MHz   | 
Clock: Clock_3                      | Frequency: 74.47 MHz   | Target: 24.00 MHz  | 
Clock: Clock_4                      | Frequency: 51.38 MHz   | Target: 0.04 MHz   | 
Clock: Clock_5                      | Frequency: 39.39 MHz   | Target: 0.08 MHz   | 
Clock: Clock_6                      | N/A                    | Target: 12.00 MHz  | 
Clock: Clock_6(routed)              | N/A                    | Target: 12.00 MHz  | 
Clock: CyBUS_CLK                    | Frequency: 48.88 MHz   | Target: 48.00 MHz  | 
Clock: CyILO                        | N/A                    | Target: 0.10 MHz   | 
Clock: CyIMO                        | N/A                    | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK                 | Frequency: 53.51 MHz   | Target: 48.00 MHz  | 
Clock: CyPLL_OUT                    | N/A                    | Target: 48.00 MHz  | 
Clock: I2C_Master_IntClock          | Frequency: 29.01 MHz   | Target: 6.00 MHz   | 
Clock: timer_clock                  | Frequency: 85.52 MHz   | Target: 0.50 MHz   | 
Clock: timer_clock(fixed-function)  | N/A                    | Target: 0.50 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock         Capture Clock        Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------------  -------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1              Clock_1              1e+007           9988687     N/A              N/A         N/A              N/A         N/A              N/A         
Clock_1              Clock_4              20833.3          2147        N/A              N/A         N/A              N/A         N/A              N/A         
Clock_2              Clock_2              1.36533e+009     1365326329  N/A              N/A         N/A              N/A         N/A              N/A         
Clock_3              Clock_3              41666.7          28238       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_4              Clock_4              2.60417e+007     26022205    N/A              N/A         N/A              N/A         N/A              N/A         
Clock_5              Clock_5              1.30208e+007     12995449    N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK            Clock_1              20833.3          13994       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK            Clock_2              20833.3          14052       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK            Clock_4              20833.3          5614        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK            Clock_5              20833.3          7469        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK            CyBUS_CLK            20833.3          375         N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK            I2C_Master_IntClock  20833.3          8474        N/A              N/A         N/A              N/A         N/A              N/A         
I2C_Master_IntClock  I2C_Master_IntClock  166667           132196      N/A              N/A         N/A              N/A         N/A              N/A         
timer_clock          timer_clock          2e+006           1988307     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name           Clock to Out  Clock Name:Phase       
------------------  ------------  ---------------------  
ACS_Tx(0)_PAD       28311         Clock_5:R              
CR_Tx(0)_PAD        32180         CyBUS_CLK:R            
PS_D0(0)_PAD        34309         Clock_4:R              
PS_D0(0)_PAD        29984         CyBUS_CLK:R            
SCL_RTC(0)_PAD:out  25433         I2C_Master_IntClock:R  
SDA_RTC(0)_PAD:out  27226         I2C_Master_IntClock:R  
TX_EN(0)_PAD        23198         Clock_5:R              


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  
ACS_Rx(0)_PAD       SW1(0)_PAD               30863  

 =====================================================================
                    End of Datasheet Report
 #####################################################################
 #####################################################################
                    4::Path Details for Clock Frequency Summary
 =====================================================================
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 53.51 MHz | Target: 0.10 MHz

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin     : WD0_dbnc/q
Path End       : \UART_1:BUART:rx_status_3\/main_0
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2147p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (period of common ancestor clock between Clock_1 Clock_4)   20833
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15177
-------------------------------------   ----- 
End-of-path arrival time (ps)           15177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
WD0_dbnc/clock_0                                           macrocell63         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
WD0_dbnc/q                         macrocell63   1250   1250   2147  RISE       1
Net_1841/main_1                    macrocell4    6572   7822   2147  RISE       1
Net_1841/q                         macrocell4    3350  11172   2147  RISE       1
\UART_1:BUART:rx_status_3\/main_0  macrocell58   4005  15177   2147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell58         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 142.77 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debtn:DEBOUNCER[0]:d_sync_1\/q
Path End       : Net_77/main_1
Capture Clock  : Net_77/clock_0
Path slack     : 1365326329p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1365333333
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 1365329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3494
-------------------------------------   ---- 
End-of-path arrival time (ps)           3494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Debtn:DEBOUNCER[0]:d_sync_1\/clock_0                      macrocell100        0      0  RISE       1

Data path
pin name                         model name    delay     AT       slack  edge  Fanout
-------------------------------  ------------  -----  -----  ----------  ----  ------
\Debtn:DEBOUNCER[0]:d_sync_1\/q  macrocell100   1250   1250  1365326329  RISE       1
Net_77/main_1                    macrocell101   2244   3494  1365326329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_77/clock_0                                             macrocell101        0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for Clock_3
*************************************
Clock: Clock_3
Frequency: 74.47 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \UART_TIMER:TimerUDB:sT8:timerdp:u0\/cs_addr_1
Capture Clock  : \UART_TIMER:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 28238p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7368
-------------------------------------   ---- 
End-of-path arrival time (ps)           7368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell1        0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  28238  RISE       1
\UART_TIMER:TimerUDB:sT8:timerdp:u0\/cs_addr_1            datapathcell1   6158   7368  28238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TIMER:TimerUDB:sT8:timerdp:u0\/clock                 datapathcell1       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for Clock_4
*************************************
Clock: Clock_4
Frequency: 51.38 MHz | Target: 0.04 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSDPReaderTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \OSDPReaderTimer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \OSDPReaderTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 26022205p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -4230
--------------------------------------------   -------- 
End-of-path required time (ps)                 26037437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15231
-------------------------------------   ----- 
End-of-path arrival time (ps)           15231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\OSDPReaderTimer:TimerUDB:sT16:timerdp:u0\/clock           datapathcell7       0      0  RISE       1

Data path
pin name                                              model name     delay     AT     slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\OSDPReaderTimer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell7    760    760  26022205  RISE       1
\OSDPReaderTimer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell8      0    760  26022205  RISE       1
\OSDPReaderTimer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell8   2740   3500  26022205  RISE       1
\OSDPReaderTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell7   6601  10101  26022205  RISE       1
\OSDPReaderTimer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell7   5130  15231  26022205  RISE       1
\OSDPReaderTimer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell8      0  15231  26022205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\OSDPReaderTimer:TimerUDB:sT16:timerdp:u1\/clock           datapathcell8       0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for Clock_5
*************************************
Clock: Clock_5
Frequency: 39.39 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ACS:BUART:rx_state_0\/q
Path End       : \UART_ACS:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_ACS:BUART:sRX:RxBitCounter\/clock
Path slack     : 12995449p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   13020833
- Setup time                                      -5360
--------------------------------------------   -------- 
End-of-path required time (ps)                 13015473

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20025
-------------------------------------   ----- 
End-of-path arrival time (ps)           20025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_state_0\/clock_0                        macrocell72         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ACS:BUART:rx_state_0\/q            macrocell72   1250   1250  12995449  RISE       1
\UART_ACS:BUART:rx_counter_load\/main_2  macrocell14  10316  11566  12995449  RISE       1
\UART_ACS:BUART:rx_counter_load\/q       macrocell14   3350  14916  12995449  RISE       1
\UART_ACS:BUART:sRX:RxBitCounter\/load   count7cell    5109  20025  12995449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1


===================================================================== 
4.6::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 48.88 MHz | Target: 48.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_READER:BUART:rx_bitclk\/q
Path End       : \UART_READER:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_READER:BUART:sRX:RxShifter:u0\/clock
Path slack     : 375p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14448
-------------------------------------   ----- 
End-of-path arrival time (ps)           14448
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_bitclk\/clock_0                       macrocell92         0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_READER:BUART:rx_bitclk\/q                 macrocell92     1250   1250    375  RISE       1
\UART_READER:BUART:rx_bitclk_enable\/main_5     macrocell24     7559   8809    375  RISE       1
\UART_READER:BUART:rx_bitclk_enable\/q          macrocell24     3350  12159    375  RISE       1
\UART_READER:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell6   2289  14448    375  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1


===================================================================== 
4.7::Critical Path Report for CyMASTER_CLK
******************************************
Clock: CyMASTER_CLK
Frequency: 53.51 MHz | Target: 48.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : WD0_dbnc/q
Path End       : \UART_1:BUART:rx_status_3\/main_0
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2147p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (period of common ancestor clock between Clock_1 Clock_4)   20833
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15177
-------------------------------------   ----- 
End-of-path arrival time (ps)           15177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
WD0_dbnc/clock_0                                           macrocell63         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
WD0_dbnc/q                         macrocell63   1250   1250   2147  RISE       1
Net_1841/main_1                    macrocell4    6572   7822   2147  RISE       1
Net_1841/q                         macrocell4    3350  11172   2147  RISE       1
\UART_1:BUART:rx_status_3\/main_0  macrocell58   4005  15177   2147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell58         0      0  RISE       1


===================================================================== 
4.8::Critical Path Report for I2C_Master_IntClock
*************************************************
Clock: I2C_Master_IntClock
Frequency: 29.01 MHz | Target: 6.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:m_state_4\/q
Path End       : \I2C_Master:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \I2C_Master:bI2C_UDB:Shifter:u0\/clock
Path slack     : 132196p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -6010
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         160657

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28461
-------------------------------------   ----- 
End-of-path arrival time (ps)           28461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_state_4\/clock_0                    macrocell105        0      0  RISE       1

Data path
pin name                                        model name      delay     AT   slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:m_state_4\/q               macrocell105     1250   1250  132196  RISE       1
\I2C_Master:bI2C_UDB:cnt_reset\/main_0          macrocell34     15595  16845  132196  RISE       1
\I2C_Master:bI2C_UDB:cnt_reset\/q               macrocell34      3350  20195  132196  RISE       1
\I2C_Master:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell38      2608  22803  132196  RISE       1
\I2C_Master:bI2C_UDB:cs_addr_shifter_0\/q       macrocell38      3350  26153  132196  RISE       1
\I2C_Master:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell10   2308  28461  132196  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:Shifter:u0\/clock                     datapathcell10      0      0  RISE       1


===================================================================== 
4.9::Critical Path Report for timer_clock
*****************************************
Clock: timer_clock
Frequency: 85.52 MHz | Target: 0.50 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pulse_50us:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \Pulse_50us:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Pulse_50us:TimerUDB:rstSts:stsreg\/clock
Path slack     : 1988307p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   2000000
- Setup time                                              -500
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11193
-------------------------------------   ----- 
End-of-path arrival time (ps)           11193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Pulse_50us:TimerUDB:sT8:timerdp:u0\/clock                 datapathcell9       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\Pulse_50us:TimerUDB:sT8:timerdp:u0\/z0_comb  datapathcell9   2290   2290  1988307  RISE       1
\Pulse_50us:TimerUDB:status_tc\/main_1        macrocell31     2677   4967  1988307  RISE       1
\Pulse_50us:TimerUDB:status_tc\/q             macrocell31     3350   8317  1988307  RISE       1
\Pulse_50us:TimerUDB:rstSts:stsreg\/status_0  statusicell7    2876  11193  1988307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Pulse_50us:TimerUDB:rstSts:stsreg\/clock                  statusicell7        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_READER:BUART:rx_bitclk\/q
Path End       : \UART_READER:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_READER:BUART:sRX:RxShifter:u0\/clock
Path slack     : 375p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14448
-------------------------------------   ----- 
End-of-path arrival time (ps)           14448
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_bitclk\/clock_0                       macrocell92         0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_READER:BUART:rx_bitclk\/q                 macrocell92     1250   1250    375  RISE       1
\UART_READER:BUART:rx_bitclk_enable\/main_5     macrocell24     7559   8809    375  RISE       1
\UART_READER:BUART:rx_bitclk_enable\/q          macrocell24     3350  12159    375  RISE       1
\UART_READER:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell6   2289  14448    375  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. I2C_Master_IntClock:R)
*********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCL_RTC(0)_SYNC/out
Path End       : \I2C_Master:bI2C_UDB:scl_in_reg\/main_0
Capture Clock  : \I2C_Master:bI2C_UDB:scl_in_reg\/clock_0
Path slack     : 8474p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#8 vs. I2C_Master_IntClock:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8850
-------------------------------------   ---- 
End-of-path arrival time (ps)           8850
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCL_RTC(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
SCL_RTC(0)_SYNC/out                      synccell       1020   1020   8474  RISE       1
\I2C_Master:bI2C_UDB:scl_in_reg\/main_0  macrocell114   7830   8850   8474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:scl_in_reg\/clock_0                   macrocell114        0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
*********************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_WD0(0)_SYNC/out
Path End       : WD0_dbnc/main_0
Capture Clock  : WD0_dbnc/clock_0
Path slack     : 13994p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#480 vs. Clock_1:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3330
-------------------------------------   ---- 
End-of-path arrival time (ps)           3330
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_WD0(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name             model name   delay     AT  slack  edge  Fanout
-------------------  -----------  -----  -----  -----  ----  ------
Pin_WD0(0)_SYNC/out  synccell      1020   1020  13994  RISE       1
WD0_dbnc/main_0      macrocell63   2310   3330  13994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
WD0_dbnc/clock_0                                           macrocell63         0      0  RISE       1


5.4::Critical Path Report for (CyBUS_CLK:R vs. Clock_5:R)
*********************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ACS_Rx(0)_SYNC/out
Path End       : \UART_ACS:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_ACS:BUART:sRX:RxShifter:u0\/clock
Path slack     : 7469p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#625 vs. Clock_5:R#2)   20833
- Setup time                                       -3470
------------------------------------------------   ----- 
End-of-path required time (ps)                     17363

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9894
-------------------------------------   ---- 
End-of-path arrival time (ps)           9894
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ACS_Rx(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
ACS_Rx(0)_SYNC/out                          synccell        1020   1020   7469  RISE       1
\UART_ACS:BUART:rx_postpoll\/main_2         macrocell16     3219   4239   7469  RISE       1
\UART_ACS:BUART:rx_postpoll\/q              macrocell16     3350   7589   7469  RISE       1
\UART_ACS:BUART:sRX:RxShifter:u0\/route_si  datapathcell5   2305   9894   7469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:sRX:RxShifter:u0\/clock                    datapathcell5       0      0  RISE       1


5.5::Critical Path Report for (CyBUS_CLK:R vs. Clock_4:R)
*********************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OptSelect:Sync:ctrl_reg\/control_1
Path End       : \UART_1:BUART:rx_status_3\/main_0
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 5614p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1250 vs. Clock_4:R#2)   20833
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11709
-------------------------------------   ----- 
End-of-path arrival time (ps)           11709
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OptSelect:Sync:ctrl_reg\/busclk                            controlcell3        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\OptSelect:Sync:ctrl_reg\/control_1  controlcell3   2050   2050   5614  RISE       1
Net_1841/main_0                      macrocell4     2304   4354   5614  RISE       1
Net_1841/q                           macrocell4     3350   7704   5614  RISE       1
\UART_1:BUART:rx_status_3\/main_0    macrocell58    4005  11709   5614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell58         0      0  RISE       1


5.6::Critical Path Report for (CyBUS_CLK:R vs. Clock_2:R)
*********************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SW_Rst(0)_SYNC/out
Path End       : \Debtn:DEBOUNCER[0]:d_sync_0\/main_0
Capture Clock  : \Debtn:DEBOUNCER[0]:d_sync_0\/clock_0
Path slack     : 14052p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#65536 vs. Clock_2:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3271
-------------------------------------   ---- 
End-of-path arrival time (ps)           3271
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SW_Rst(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
SW_Rst(0)_SYNC/out                    synccell      1020   1020  14052  RISE       1
\Debtn:DEBOUNCER[0]:d_sync_0\/main_0  macrocell99   2251   3271  14052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Debtn:DEBOUNCER[0]:d_sync_0\/clock_0                      macrocell99         0      0  RISE       1


5.7::Critical Path Report for (Clock_3:R vs. Clock_3:R)
*******************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \UART_TIMER:TimerUDB:sT8:timerdp:u0\/cs_addr_1
Capture Clock  : \UART_TIMER:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 28238p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7368
-------------------------------------   ---- 
End-of-path arrival time (ps)           7368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell1        0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  28238  RISE       1
\UART_TIMER:TimerUDB:sT8:timerdp:u0\/cs_addr_1            datapathcell1   6158   7368  28238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TIMER:TimerUDB:sT8:timerdp:u0\/clock                 datapathcell1       0      0  RISE       1


5.8::Critical Path Report for (I2C_Master_IntClock:R vs. I2C_Master_IntClock:R)
*******************************************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:m_state_4\/q
Path End       : \I2C_Master:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \I2C_Master:bI2C_UDB:Shifter:u0\/clock
Path slack     : 132196p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -6010
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         160657

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28461
-------------------------------------   ----- 
End-of-path arrival time (ps)           28461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_state_4\/clock_0                    macrocell105        0      0  RISE       1

Data path
pin name                                        model name      delay     AT   slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:m_state_4\/q               macrocell105     1250   1250  132196  RISE       1
\I2C_Master:bI2C_UDB:cnt_reset\/main_0          macrocell34     15595  16845  132196  RISE       1
\I2C_Master:bI2C_UDB:cnt_reset\/q               macrocell34      3350  20195  132196  RISE       1
\I2C_Master:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell38      2608  22803  132196  RISE       1
\I2C_Master:bI2C_UDB:cs_addr_shifter_0\/q       macrocell38      3350  26153  132196  RISE       1
\I2C_Master:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell10   2308  28461  132196  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:Shifter:u0\/clock                     datapathcell10      0      0  RISE       1


5.9::Critical Path Report for (timer_clock:R vs. timer_clock:R)
***************************************************************

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pulse_50us:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \Pulse_50us:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Pulse_50us:TimerUDB:rstSts:stsreg\/clock
Path slack     : 1988307p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   2000000
- Setup time                                              -500
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11193
-------------------------------------   ----- 
End-of-path arrival time (ps)           11193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Pulse_50us:TimerUDB:sT8:timerdp:u0\/clock                 datapathcell9       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\Pulse_50us:TimerUDB:sT8:timerdp:u0\/z0_comb  datapathcell9   2290   2290  1988307  RISE       1
\Pulse_50us:TimerUDB:status_tc\/main_1        macrocell31     2677   4967  1988307  RISE       1
\Pulse_50us:TimerUDB:status_tc\/q             macrocell31     3350   8317  1988307  RISE       1
\Pulse_50us:TimerUDB:rstSts:stsreg\/status_0  statusicell7    2876  11193  1988307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Pulse_50us:TimerUDB:rstSts:stsreg\/clock                  statusicell7        0      0  RISE       1


5.10::Critical Path Report for (Clock_1:R vs. Clock_1:R)
********************************************************

++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : WD0_dbnc/q
Path End       : \D0_debounce:DEBOUNCER[0]:d_sync_1\/main_0
Capture Clock  : \D0_debounce:DEBOUNCER[0]:d_sync_1\/clock_0
Path slack     : 9988687p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7803
-------------------------------------   ---- 
End-of-path arrival time (ps)           7803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
WD0_dbnc/clock_0                                           macrocell63         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
WD0_dbnc/q                                  macrocell63   1250   1250  9988687  RISE       1
\D0_debounce:DEBOUNCER[0]:d_sync_1\/main_0  macrocell64   6553   7803  9988687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\D0_debounce:DEBOUNCER[0]:d_sync_1\/clock_0                macrocell64         0      0  RISE       1


5.11::Critical Path Report for (Clock_1:R vs. Clock_4:R)
********************************************************

++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : WD0_dbnc/q
Path End       : \UART_1:BUART:rx_status_3\/main_0
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2147p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (period of common ancestor clock between Clock_1 Clock_4)   20833
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15177
-------------------------------------   ----- 
End-of-path arrival time (ps)           15177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
WD0_dbnc/clock_0                                           macrocell63         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
WD0_dbnc/q                         macrocell63   1250   1250   2147  RISE       1
Net_1841/main_1                    macrocell4    6572   7822   2147  RISE       1
Net_1841/q                         macrocell4    3350  11172   2147  RISE       1
\UART_1:BUART:rx_status_3\/main_0  macrocell58   4005  15177   2147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell58         0      0  RISE       1


5.12::Critical Path Report for (Clock_5:R vs. Clock_5:R)
********************************************************

++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ACS:BUART:rx_state_0\/q
Path End       : \UART_ACS:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_ACS:BUART:sRX:RxBitCounter\/clock
Path slack     : 12995449p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   13020833
- Setup time                                      -5360
--------------------------------------------   -------- 
End-of-path required time (ps)                 13015473

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20025
-------------------------------------   ----- 
End-of-path arrival time (ps)           20025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_state_0\/clock_0                        macrocell72         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ACS:BUART:rx_state_0\/q            macrocell72   1250   1250  12995449  RISE       1
\UART_ACS:BUART:rx_counter_load\/main_2  macrocell14  10316  11566  12995449  RISE       1
\UART_ACS:BUART:rx_counter_load\/q       macrocell14   3350  14916  12995449  RISE       1
\UART_ACS:BUART:sRX:RxBitCounter\/load   count7cell    5109  20025  12995449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1


5.13::Critical Path Report for (Clock_4:R vs. Clock_4:R)
********************************************************

++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSDPReaderTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \OSDPReaderTimer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \OSDPReaderTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 26022205p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -4230
--------------------------------------------   -------- 
End-of-path required time (ps)                 26037437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15231
-------------------------------------   ----- 
End-of-path arrival time (ps)           15231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\OSDPReaderTimer:TimerUDB:sT16:timerdp:u0\/clock           datapathcell7       0      0  RISE       1

Data path
pin name                                              model name     delay     AT     slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\OSDPReaderTimer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell7    760    760  26022205  RISE       1
\OSDPReaderTimer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell8      0    760  26022205  RISE       1
\OSDPReaderTimer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell8   2740   3500  26022205  RISE       1
\OSDPReaderTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell7   6601  10101  26022205  RISE       1
\OSDPReaderTimer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell7   5130  15231  26022205  RISE       1
\OSDPReaderTimer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell8      0  15231  26022205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\OSDPReaderTimer:TimerUDB:sT16:timerdp:u1\/clock           datapathcell8       0      0  RISE       1


5.14::Critical Path Report for (Clock_2:R vs. Clock_2:R)
********************************************************

++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debtn:DEBOUNCER[0]:d_sync_1\/q
Path End       : Net_77/main_1
Capture Clock  : Net_77/clock_0
Path slack     : 1365326329p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1365333333
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 1365329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3494
-------------------------------------   ---- 
End-of-path arrival time (ps)           3494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Debtn:DEBOUNCER[0]:d_sync_1\/clock_0                      macrocell100        0      0  RISE       1

Data path
pin name                         model name    delay     AT       slack  edge  Fanout
-------------------------------  ------------  -----  -----  ----------  ----  ------
\Debtn:DEBOUNCER[0]:d_sync_1\/q  macrocell100   1250   1250  1365326329  RISE       1
Net_77/main_1                    macrocell101   2244   3494  1365326329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_77/clock_0                                             macrocell101        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_READER:BUART:rx_bitclk\/q
Path End       : \UART_READER:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_READER:BUART:sRX:RxShifter:u0\/clock
Path slack     : 375p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14448
-------------------------------------   ----- 
End-of-path arrival time (ps)           14448
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_bitclk\/clock_0                       macrocell92         0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_READER:BUART:rx_bitclk\/q                 macrocell92     1250   1250    375  RISE       1
\UART_READER:BUART:rx_bitclk_enable\/main_5     macrocell24     7559   8809    375  RISE       1
\UART_READER:BUART:rx_bitclk_enable\/q          macrocell24     3350  12159    375  RISE       1
\UART_READER:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell6   2289  14448    375  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : CR_Rx(0)_SYNC/out
Path End       : \UART_READER:BUART:rx_state_2\/main_10
Capture Clock  : \UART_READER:BUART:rx_state_2\/clock_0
Path slack     : 1457p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15867
-------------------------------------   ----- 
End-of-path arrival time (ps)           15867
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
CR_Rx(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
CR_Rx(0)_SYNC/out                             synccell      1020   1020   1457  RISE       1
\UART_READER:BUART:rx_state_2_split\/main_11  macrocell80   8583   9603   1457  RISE       1
\UART_READER:BUART:rx_state_2_split\/q        macrocell80   3350  12953   1457  RISE       1
\UART_READER:BUART:rx_state_2\/main_10        macrocell91   2914  15867   1457  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_state_2\/clock_0                      macrocell91         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_READER:BUART:rx_bitclk\/q
Path End       : \UART_READER:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_READER:BUART:sRX:RxBitCounter\/clock
Path slack     : 2073p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -5360
------------------------------------------------   ----- 
End-of-path required time (ps)                     15473

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13400
-------------------------------------   ----- 
End-of-path arrival time (ps)           13400
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_bitclk\/clock_0                       macrocell92         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_READER:BUART:rx_bitclk\/q             macrocell92   1250   1250    375  RISE       1
\UART_READER:BUART:rx_counter_load\/main_5  macrocell23   6553   7803   2073  RISE       1
\UART_READER:BUART:rx_counter_load\/q       macrocell23   3350  11153   2073  RISE       1
\UART_READER:BUART:sRX:RxBitCounter\/load   count7cell    2247  13400   2073  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : WD0_dbnc/q
Path End       : \UART_1:BUART:rx_status_3\/main_0
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2147p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (period of common ancestor clock between Clock_1 Clock_4)   20833
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15177
-------------------------------------   ----- 
End-of-path arrival time (ps)           15177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
WD0_dbnc/clock_0                                           macrocell63         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
WD0_dbnc/q                         macrocell63   1250   1250   2147  RISE       1
Net_1841/main_1                    macrocell4    6572   7822   2147  RISE       1
Net_1841/q                         macrocell4    3350  11172   2147  RISE       1
\UART_1:BUART:rx_status_3\/main_0  macrocell58   4005  15177   2147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell58         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : WD0_dbnc/q
Path End       : \UART_1:BUART:rx_parity_bit\/main_0
Capture Clock  : \UART_1:BUART:rx_parity_bit\/clock_0
Path slack     : 2147p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (period of common ancestor clock between Clock_1 Clock_4)   20833
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15177
-------------------------------------   ----- 
End-of-path arrival time (ps)           15177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
WD0_dbnc/clock_0                                           macrocell63         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
WD0_dbnc/q                           macrocell63   1250   1250   2147  RISE       1
Net_1841/main_1                      macrocell4    6572   7822   2147  RISE       1
Net_1841/q                           macrocell4    3350  11172   2147  RISE       1
\UART_1:BUART:rx_parity_bit\/main_0  macrocell62   4005  15177   2147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_parity_bit\/clock_0                       macrocell62         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_READER:BUART:pollcount_1\/q
Path End       : \UART_READER:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_READER:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2221p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3470
------------------------------------------------   ----- 
End-of-path required time (ps)                     17363

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15143
-------------------------------------   ----- 
End-of-path arrival time (ps)           15143
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:pollcount_1\/clock_0                     macrocell94         0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_READER:BUART:pollcount_1\/q              macrocell94     1250   1250   2221  RISE       1
\UART_READER:BUART:rx_postpoll\/main_0         macrocell25     8241   9491   2221  RISE       1
\UART_READER:BUART:rx_postpoll\/q              macrocell25     3350  12841   2221  RISE       1
\UART_READER:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2302  15143   2221  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_READER:BUART:sCR_SyncCtl:CtrlReg\/control_0
Path End       : \UART_READER:BUART:sRX:RxSts\/status_1
Capture Clock  : \UART_READER:BUART:sRX:RxSts\/clock
Path slack     : 2518p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     20333

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17815
-------------------------------------   ----- 
End-of-path arrival time (ps)           17815
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:sCR_SyncCtl:CtrlReg\/clock               controlcell5        0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\UART_READER:BUART:sCR_SyncCtl:CtrlReg\/control_0  controlcell5   1210   1210   1846  RISE       1
\UART_READER:BUART:rx_status_1\/main_0             macrocell27    6652   7862   2518  RISE       1
\UART_READER:BUART:rx_status_1\/q                  macrocell27    3350  11212   2518  RISE       1
\UART_READER:BUART:sRX:RxSts\/status_1             statusicell5   6603  17815   2518  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:sRX:RxSts\/clock                         statusicell5        0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_READER:BUART:sCR_SyncCtl:CtrlReg\/control_0
Path End       : \UART_READER:BUART:sRX:RxSts\/status_0
Capture Clock  : \UART_READER:BUART:sRX:RxSts\/clock
Path slack     : 2523p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     20333

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17811
-------------------------------------   ----- 
End-of-path arrival time (ps)           17811
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:sCR_SyncCtl:CtrlReg\/clock               controlcell5        0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\UART_READER:BUART:sCR_SyncCtl:CtrlReg\/control_0  controlcell5   1210   1210   1846  RISE       1
\UART_READER:BUART:rx_status_0\/main_0             macrocell26    6652   7862   2523  RISE       1
\UART_READER:BUART:rx_status_0\/q                  macrocell26    3350  11212   2523  RISE       1
\UART_READER:BUART:sRX:RxSts\/status_0             statusicell5   6599  17811   2523  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:sRX:RxSts\/clock                         statusicell5        0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : WD0_dbnc/q
Path End       : \UART_1:BUART:rx_parity_error_pre\/main_0
Capture Clock  : \UART_1:BUART:rx_parity_error_pre\/clock_0
Path slack     : 3075p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (period of common ancestor clock between Clock_1 Clock_4)   20833
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14248
-------------------------------------   ----- 
End-of-path arrival time (ps)           14248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
WD0_dbnc/clock_0                                           macrocell63         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
WD0_dbnc/q                                 macrocell63   1250   1250   2147  RISE       1
Net_1841/main_1                            macrocell4    6572   7822   2147  RISE       1
Net_1841/q                                 macrocell4    3350  11172   2147  RISE       1
\UART_1:BUART:rx_parity_error_pre\/main_0  macrocell60   3077  14248   3075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_parity_error_pre\/clock_0                 macrocell60         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : WD0_dbnc/q
Path End       : \UART_1:BUART:rx_state_0\/main_0
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 3084p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (period of common ancestor clock between Clock_1 Clock_4)   20833
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14239
-------------------------------------   ----- 
End-of-path arrival time (ps)           14239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
WD0_dbnc/clock_0                                           macrocell63         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
WD0_dbnc/q                        macrocell63   1250   1250   2147  RISE       1
Net_1841/main_1                   macrocell4    6572   7822   2147  RISE       1
Net_1841/q                        macrocell4    3350  11172   2147  RISE       1
\UART_1:BUART:rx_state_0\/main_0  macrocell51   3067  14239   3084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell51         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : WD0_dbnc/q
Path End       : \UART_1:BUART:rx_markspace_pre\/main_0
Capture Clock  : \UART_1:BUART:rx_markspace_pre\/clock_0
Path slack     : 3084p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (period of common ancestor clock between Clock_1 Clock_4)   20833
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14239
-------------------------------------   ----- 
End-of-path arrival time (ps)           14239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
WD0_dbnc/clock_0                                           macrocell63         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
WD0_dbnc/q                              macrocell63   1250   1250   2147  RISE       1
Net_1841/main_1                         macrocell4    6572   7822   2147  RISE       1
Net_1841/q                              macrocell4    3350  11172   2147  RISE       1
\UART_1:BUART:rx_markspace_pre\/main_0  macrocell59   3067  14239   3084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_markspace_pre\/clock_0                    macrocell59         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : WD0_dbnc/q
Path End       : \UART_1:BUART:rx_state_2\/main_0
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 3104p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (period of common ancestor clock between Clock_1 Clock_4)   20833
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14219
-------------------------------------   ----- 
End-of-path arrival time (ps)           14219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
WD0_dbnc/clock_0                                           macrocell63         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
WD0_dbnc/q                        macrocell63   1250   1250   2147  RISE       1
Net_1841/main_1                   macrocell4    6572   7822   2147  RISE       1
Net_1841/q                        macrocell4    3350  11172   2147  RISE       1
\UART_1:BUART:rx_state_2\/main_0  macrocell54   3047  14219   3104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell54         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : WD0_dbnc/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3120p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (period of common ancestor clock between Clock_1 Clock_4)   20833
- Setup time                                                               -3470
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             17363

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14243
-------------------------------------   ----- 
End-of-path arrival time (ps)           14243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
WD0_dbnc/clock_0                                           macrocell63         0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
WD0_dbnc/q                                macrocell63     1250   1250   2147  RISE       1
Net_1841/main_1                           macrocell4      6572   7822   2147  RISE       1
Net_1841/q                                macrocell4      3350  11172   2147  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/route_si  datapathcell4   3072  14243   3120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell4       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_READER:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_READER:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_READER:BUART:sRX:RxSts\/clock
Path slack     : 3883p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     20333

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16451
-------------------------------------   ----- 
End-of-path arrival time (ps)           16451
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_READER:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell6   3580   3580   3883  RISE       1
\UART_READER:BUART:rx_status_4\/main_1                 macrocell28     6614  10194   3883  RISE       1
\UART_READER:BUART:rx_status_4\/q                      macrocell28     3350  13544   3883  RISE       1
\UART_READER:BUART:sRX:RxSts\/status_4                 statusicell5    2907  16451   3883  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:sRX:RxSts\/clock                         statusicell5        0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_READER:BUART:rx_bitclk\/q
Path End       : \UART_READER:BUART:txn\/main_7
Capture Clock  : \UART_READER:BUART:txn\/clock_0
Path slack     : 3945p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13378
-------------------------------------   ----- 
End-of-path arrival time (ps)           13378
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_bitclk\/clock_0                       macrocell92         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_READER:BUART:rx_bitclk\/q       macrocell92   1250   1250    375  RISE       1
\UART_READER:BUART:txn_split\/main_7  macrocell84   6553   7803   3945  RISE       1
\UART_READER:BUART:txn_split\/q       macrocell84   3350  11153   3945  RISE       1
\UART_READER:BUART:txn\/main_7        macrocell86   2225  13378   3945  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:txn\/clock_0                             macrocell86         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_READER:BUART:sCR_SyncCtl:CtrlReg\/control_0
Path End       : \UART_READER:BUART:sRX:RxSts\/reset
Capture Clock  : \UART_READER:BUART:sRX:RxSts\/clock
Path slack     : 4912p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     20833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15922
-------------------------------------   ----- 
End-of-path arrival time (ps)           15922
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:sCR_SyncCtl:CtrlReg\/clock               controlcell5        0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\UART_READER:BUART:sCR_SyncCtl:CtrlReg\/control_0  controlcell5   1210   1210   1846  RISE       1
\UART_READER:BUART:reset_sr\/main_0                macrocell21    9042  10252   4912  RISE       1
\UART_READER:BUART:reset_sr\/q                     macrocell21    3350  13602   4912  RISE       1
\UART_READER:BUART:sRX:RxSts\/reset                statusicell5   2320  15922   4912  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:sRX:RxSts\/clock                         statusicell5        0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_READER:BUART:sCR_SyncCtl:CtrlReg\/control_0
Path End       : \UART_READER:BUART:rx_bitclk\/main_0
Capture Clock  : \UART_READER:BUART:rx_bitclk\/clock_0
Path slack     : 6373p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10950
-------------------------------------   ----- 
End-of-path arrival time (ps)           10950
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:sCR_SyncCtl:CtrlReg\/clock               controlcell5        0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\UART_READER:BUART:sCR_SyncCtl:CtrlReg\/control_0  controlcell5   1210   1210   1846  RISE       1
\UART_READER:BUART:rx_bitclk\/main_0               macrocell92    9740  10950   6373  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_bitclk\/clock_0                       macrocell92         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_READER:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_READER:BUART:pollcount_1\/main_6
Capture Clock  : \UART_READER:BUART:pollcount_1\/clock_0
Path slack     : 6836p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10487
-------------------------------------   ----- 
End-of-path arrival time (ps)           10487
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_READER:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940   3280  RISE       1
\UART_READER:BUART:pollcount_1\/main_6        macrocell94   8547  10487   6836  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:pollcount_1\/clock_0                     macrocell94         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_READER:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_READER:BUART:pollcount_0\/main_6
Capture Clock  : \UART_READER:BUART:pollcount_0\/clock_0
Path slack     : 6836p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10487
-------------------------------------   ----- 
End-of-path arrival time (ps)           10487
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_READER:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940   3280  RISE       1
\UART_READER:BUART:pollcount_0\/main_6        macrocell95   8547  10487   6836  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:pollcount_0\/clock_0                     macrocell95         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_READER:BUART:pollcount_1\/q
Path End       : \UART_READER:BUART:rx_state_0\/main_9
Capture Clock  : \UART_READER:BUART:rx_state_0\/clock_0
Path slack     : 7096p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10227
-------------------------------------   ----- 
End-of-path arrival time (ps)           10227
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:pollcount_1\/clock_0                     macrocell94         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_READER:BUART:pollcount_1\/q      macrocell94   1250   1250   2221  RISE       1
\UART_READER:BUART:rx_state_0\/main_9  macrocell88   8977  10227   7096  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_state_0\/clock_0                      macrocell88         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ACS_Rx(0)_SYNC/out
Path End       : \UART_ACS:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_ACS:BUART:sRX:RxShifter:u0\/clock
Path slack     : 7469p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#625 vs. Clock_5:R#2)   20833
- Setup time                                       -3470
------------------------------------------------   ----- 
End-of-path required time (ps)                     17363

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9894
-------------------------------------   ---- 
End-of-path arrival time (ps)           9894
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ACS_Rx(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
ACS_Rx(0)_SYNC/out                          synccell        1020   1020   7469  RISE       1
\UART_ACS:BUART:rx_postpoll\/main_2         macrocell16     3219   4239   7469  RISE       1
\UART_ACS:BUART:rx_postpoll\/q              macrocell16     3350   7589   7469  RISE       1
\UART_ACS:BUART:sRX:RxShifter:u0\/route_si  datapathcell5   2305   9894   7469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:sRX:RxShifter:u0\/clock                    datapathcell5       0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ACS_Rx(0)_SYNC/out
Path End       : \UART_ACS:BUART:rx_state_2\/main_10
Capture Clock  : \UART_ACS:BUART:rx_state_2\/clock_0
Path slack     : 7495p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#625 vs. Clock_5:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9828
-------------------------------------   ---- 
End-of-path arrival time (ps)           9828
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ACS_Rx(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
ACS_Rx(0)_SYNC/out                         synccell      1020   1020   7469  RISE       1
\UART_ACS:BUART:rx_state_2_split\/main_11  macrocell96   3219   4239   7495  RISE       1
\UART_ACS:BUART:rx_state_2_split\/q        macrocell96   3350   7589   7495  RISE       1
\UART_ACS:BUART:rx_state_2\/main_10        macrocell75   2239   9828   7495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_state_2\/clock_0                        macrocell75         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_READER:BUART:rx_bitclk\/q
Path End       : \UART_READER:BUART:rx_state_0\/main_5
Capture Clock  : \UART_READER:BUART:rx_state_0\/clock_0
Path slack     : 7620p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9704
-------------------------------------   ---- 
End-of-path arrival time (ps)           9704
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_bitclk\/clock_0                       macrocell92         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_READER:BUART:rx_bitclk\/q        macrocell92   1250   1250    375  RISE       1
\UART_READER:BUART:rx_state_0\/main_5  macrocell88   8454   9704   7620  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_state_0\/clock_0                      macrocell88         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_READER:BUART:rx_state_0\/q
Path End       : \UART_READER:BUART:rx_bitclk\/main_2
Capture Clock  : \UART_READER:BUART:rx_bitclk\/clock_0
Path slack     : 7640p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9684
-------------------------------------   ---- 
End-of-path arrival time (ps)           9684
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_state_0\/clock_0                      macrocell88         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_READER:BUART:rx_state_0\/q      macrocell88   1250   1250   3419  RISE       1
\UART_READER:BUART:rx_bitclk\/main_2  macrocell92   8434   9684   7640  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_bitclk\/clock_0                       macrocell92         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_READER:BUART:rx_state_0\/q
Path End       : \UART_READER:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_READER:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 7640p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9684
-------------------------------------   ---- 
End-of-path arrival time (ps)           9684
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_state_0\/clock_0                      macrocell88         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_READER:BUART:rx_state_0\/q               macrocell88   1250   1250   3419  RISE       1
\UART_READER:BUART:rx_state_stop1_reg\/main_1  macrocell93   8434   9684   7640  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_state_stop1_reg\/clock_0              macrocell93         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : CR_Rx(0)_SYNC/out
Path End       : \UART_READER:BUART:rx_state_0\/main_11
Capture Clock  : \UART_READER:BUART:rx_state_0\/clock_0
Path slack     : 7734p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9589
-------------------------------------   ---- 
End-of-path arrival time (ps)           9589
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
CR_Rx(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
CR_Rx(0)_SYNC/out                       synccell      1020   1020   1457  RISE       1
\UART_READER:BUART:rx_state_0\/main_11  macrocell88   8569   9589   7734  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_state_0\/clock_0                      macrocell88         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : CR_Rx(0)_SYNC/out
Path End       : \UART_READER:BUART:rx_last\/main_0
Capture Clock  : \UART_READER:BUART:rx_last\/clock_0
Path slack     : 7734p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9589
-------------------------------------   ---- 
End-of-path arrival time (ps)           9589
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
CR_Rx(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
CR_Rx(0)_SYNC/out                   synccell      1020   1020   1457  RISE       1
\UART_READER:BUART:rx_last\/main_0  macrocell98   8569   9589   7734  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_last\/clock_0                         macrocell98         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_READER:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_READER:BUART:rx_bitclk\/main_5
Capture Clock  : \UART_READER:BUART:rx_bitclk\/clock_0
Path slack     : 7758p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9565
-------------------------------------   ---- 
End-of-path arrival time (ps)           9565
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_READER:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940   3733  RISE       1
\UART_READER:BUART:rx_bitclk\/main_5          macrocell92   7625   9565   7758  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_bitclk\/clock_0                       macrocell92         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_READER:BUART:pollcount_0\/q
Path End       : \UART_READER:BUART:rx_state_0\/main_10
Capture Clock  : \UART_READER:BUART:rx_state_0\/clock_0
Path slack     : 7764p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9559
-------------------------------------   ---- 
End-of-path arrival time (ps)           9559
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:pollcount_0\/clock_0                     macrocell95         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_READER:BUART:pollcount_0\/q       macrocell95   1250   1250   2912  RISE       1
\UART_READER:BUART:rx_state_0\/main_10  macrocell88   8309   9559   7764  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_state_0\/clock_0                      macrocell88         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_READER:BUART:pollcount_1\/q
Path End       : \UART_READER:BUART:rx_status_3\/main_5
Capture Clock  : \UART_READER:BUART:rx_status_3\/clock_0
Path slack     : 7814p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9510
-------------------------------------   ---- 
End-of-path arrival time (ps)           9510
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:pollcount_1\/clock_0                     macrocell94         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_READER:BUART:pollcount_1\/q       macrocell94   1250   1250   2221  RISE       1
\UART_READER:BUART:rx_status_3\/main_5  macrocell97   8260   9510   7814  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_status_3\/clock_0                     macrocell97         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : CR_Rx(0)_SYNC/out
Path End       : \UART_READER:BUART:rx_status_3\/main_7
Capture Clock  : \UART_READER:BUART:rx_status_3\/clock_0
Path slack     : 7820p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9503
-------------------------------------   ---- 
End-of-path arrival time (ps)           9503
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
CR_Rx(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
CR_Rx(0)_SYNC/out                       synccell      1020   1020   1457  RISE       1
\UART_READER:BUART:rx_status_3\/main_7  macrocell97   8483   9503   7820  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_status_3\/clock_0                     macrocell97         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_READER:BUART:rx_state_1\/q
Path End       : \UART_READER:BUART:rx_bitclk\/main_1
Capture Clock  : \UART_READER:BUART:rx_bitclk\/clock_0
Path slack     : 7864p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9460
-------------------------------------   ---- 
End-of-path arrival time (ps)           9460
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_state_1\/clock_0                      macrocell87         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_READER:BUART:rx_state_1\/q      macrocell87   1250   1250   3419  RISE       1
\UART_READER:BUART:rx_bitclk\/main_1  macrocell92   8210   9460   7864  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_bitclk\/clock_0                       macrocell92         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_READER:BUART:rx_state_1\/q
Path End       : \UART_READER:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_READER:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 7864p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9460
-------------------------------------   ---- 
End-of-path arrival time (ps)           9460
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_state_1\/clock_0                      macrocell87         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_READER:BUART:rx_state_1\/q               macrocell87   1250   1250   3419  RISE       1
\UART_READER:BUART:rx_state_stop1_reg\/main_0  macrocell93   8210   9460   7864  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_state_stop1_reg\/clock_0              macrocell93         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_READER:BUART:rx_bitclk\/q
Path End       : \UART_READER:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_READER:BUART:rx_load_fifo\/clock_0
Path slack     : 7898p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9425
-------------------------------------   ---- 
End-of-path arrival time (ps)           9425
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_bitclk\/clock_0                       macrocell92         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_READER:BUART:rx_bitclk\/q          macrocell92   1250   1250    375  RISE       1
\UART_READER:BUART:rx_load_fifo\/main_5  macrocell89   8175   9425   7898  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_load_fifo\/clock_0                    macrocell89         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_READER:BUART:rx_state_3\/q
Path End       : \UART_READER:BUART:rx_bitclk\/main_3
Capture Clock  : \UART_READER:BUART:rx_bitclk\/clock_0
Path slack     : 7977p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9347
-------------------------------------   ---- 
End-of-path arrival time (ps)           9347
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_state_3\/clock_0                      macrocell90         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_READER:BUART:rx_state_3\/q      macrocell90   1250   1250   2460  RISE       1
\UART_READER:BUART:rx_bitclk\/main_3  macrocell92   8097   9347   7977  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_bitclk\/clock_0                       macrocell92         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_READER:BUART:rx_state_3\/q
Path End       : \UART_READER:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_READER:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 7977p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9347
-------------------------------------   ---- 
End-of-path arrival time (ps)           9347
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_state_3\/clock_0                      macrocell90         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_READER:BUART:rx_state_3\/q               macrocell90   1250   1250   2460  RISE       1
\UART_READER:BUART:rx_state_stop1_reg\/main_2  macrocell93   8097   9347   7977  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_state_stop1_reg\/clock_0              macrocell93         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_READER:BUART:sCR_SyncCtl:CtrlReg\/control_0
Path End       : \UART_READER:BUART:pollcount_1\/main_0
Capture Clock  : \UART_READER:BUART:pollcount_1\/clock_0
Path slack     : 8018p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9306
-------------------------------------   ---- 
End-of-path arrival time (ps)           9306
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:sCR_SyncCtl:CtrlReg\/clock               controlcell5        0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\UART_READER:BUART:sCR_SyncCtl:CtrlReg\/control_0  controlcell5   1210   1210   1846  RISE       1
\UART_READER:BUART:pollcount_1\/main_0             macrocell94    8096   9306   8018  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:pollcount_1\/clock_0                     macrocell94         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_READER:BUART:sCR_SyncCtl:CtrlReg\/control_0
Path End       : \UART_READER:BUART:pollcount_0\/main_0
Capture Clock  : \UART_READER:BUART:pollcount_0\/clock_0
Path slack     : 8018p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9306
-------------------------------------   ---- 
End-of-path arrival time (ps)           9306
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:sCR_SyncCtl:CtrlReg\/clock               controlcell5        0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\UART_READER:BUART:sCR_SyncCtl:CtrlReg\/control_0  controlcell5   1210   1210   1846  RISE       1
\UART_READER:BUART:pollcount_0\/main_0             macrocell95    8096   9306   8018  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:pollcount_0\/clock_0                     macrocell95         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_READER:BUART:rx_state_3\/q
Path End       : \UART_READER:BUART:pollcount_1\/main_3
Capture Clock  : \UART_READER:BUART:pollcount_1\/clock_0
Path slack     : 8053p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9270
-------------------------------------   ---- 
End-of-path arrival time (ps)           9270
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_state_3\/clock_0                      macrocell90         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_READER:BUART:rx_state_3\/q        macrocell90   1250   1250   2460  RISE       1
\UART_READER:BUART:pollcount_1\/main_3  macrocell94   8020   9270   8053  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:pollcount_1\/clock_0                     macrocell94         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_READER:BUART:rx_state_3\/q
Path End       : \UART_READER:BUART:pollcount_0\/main_3
Capture Clock  : \UART_READER:BUART:pollcount_0\/clock_0
Path slack     : 8053p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9270
-------------------------------------   ---- 
End-of-path arrival time (ps)           9270
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_state_3\/clock_0                      macrocell90         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_READER:BUART:rx_state_3\/q        macrocell90   1250   1250   2460  RISE       1
\UART_READER:BUART:pollcount_0\/main_3  macrocell95   8020   9270   8053  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:pollcount_0\/clock_0                     macrocell95         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_READER:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_READER:BUART:rx_bitclk\/main_6
Capture Clock  : \UART_READER:BUART:rx_bitclk\/clock_0
Path slack     : 8125p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9198
-------------------------------------   ---- 
End-of-path arrival time (ps)           9198
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_READER:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940   3280  RISE       1
\UART_READER:BUART:rx_bitclk\/main_6          macrocell92   7258   9198   8125  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_bitclk\/clock_0                       macrocell92         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_READER:BUART:rx_state_2\/q
Path End       : \UART_READER:BUART:rx_bitclk\/main_4
Capture Clock  : \UART_READER:BUART:rx_bitclk\/clock_0
Path slack     : 8151p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9173
-------------------------------------   ---- 
End-of-path arrival time (ps)           9173
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_state_2\/clock_0                      macrocell91         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_READER:BUART:rx_state_2\/q      macrocell91   1250   1250   3694  RISE       1
\UART_READER:BUART:rx_bitclk\/main_4  macrocell92   7923   9173   8151  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_bitclk\/clock_0                       macrocell92         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_READER:BUART:rx_state_2\/q
Path End       : \UART_READER:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_READER:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 8151p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9173
-------------------------------------   ---- 
End-of-path arrival time (ps)           9173
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_state_2\/clock_0                      macrocell91         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_READER:BUART:rx_state_2\/q               macrocell91   1250   1250   3694  RISE       1
\UART_READER:BUART:rx_state_stop1_reg\/main_3  macrocell93   7923   9173   8151  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_state_stop1_reg\/clock_0              macrocell93         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_READER:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_READER:BUART:pollcount_1\/main_7
Capture Clock  : \UART_READER:BUART:pollcount_1\/clock_0
Path slack     : 8273p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9050
-------------------------------------   ---- 
End-of-path arrival time (ps)           9050
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_READER:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940   2909  RISE       1
\UART_READER:BUART:pollcount_1\/main_7        macrocell94   7110   9050   8273  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:pollcount_1\/clock_0                     macrocell94         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_READER:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_READER:BUART:pollcount_0\/main_7
Capture Clock  : \UART_READER:BUART:pollcount_0\/clock_0
Path slack     : 8273p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9050
-------------------------------------   ---- 
End-of-path arrival time (ps)           9050
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_READER:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940   2909  RISE       1
\UART_READER:BUART:pollcount_0\/main_7        macrocell95   7110   9050   8273  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:pollcount_0\/clock_0                     macrocell95         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCL_RTC(0)_SYNC/out
Path End       : \I2C_Master:bI2C_UDB:scl_in_reg\/main_0
Capture Clock  : \I2C_Master:bI2C_UDB:scl_in_reg\/clock_0
Path slack     : 8474p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#8 vs. I2C_Master_IntClock:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8850
-------------------------------------   ---- 
End-of-path arrival time (ps)           8850
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCL_RTC(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
SCL_RTC(0)_SYNC/out                      synccell       1020   1020   8474  RISE       1
\I2C_Master:bI2C_UDB:scl_in_reg\/main_0  macrocell114   7830   8850   8474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:scl_in_reg\/clock_0                   macrocell114        0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_READER:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_READER:BUART:pollcount_1\/main_5
Capture Clock  : \UART_READER:BUART:pollcount_1\/clock_0
Path slack     : 8487p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8836
-------------------------------------   ---- 
End-of-path arrival time (ps)           8836
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_READER:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940   3733  RISE       1
\UART_READER:BUART:pollcount_1\/main_5        macrocell94   6896   8836   8487  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:pollcount_1\/clock_0                     macrocell94         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_READER:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_READER:BUART:pollcount_0\/main_5
Capture Clock  : \UART_READER:BUART:pollcount_0\/clock_0
Path slack     : 8487p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8836
-------------------------------------   ---- 
End-of-path arrival time (ps)           8836
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_READER:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940   3733  RISE       1
\UART_READER:BUART:pollcount_0\/main_5        macrocell95   6896   8836   8487  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:pollcount_0\/clock_0                     macrocell95         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCL_RTC(0)_SYNC/out
Path End       : \I2C_Master:bI2C_UDB:clk_eq_reg\/main_1
Capture Clock  : \I2C_Master:bI2C_UDB:clk_eq_reg\/clock_0
Path slack     : 8493p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#8 vs. I2C_Master_IntClock:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8830
-------------------------------------   ---- 
End-of-path arrival time (ps)           8830
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCL_RTC(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
SCL_RTC(0)_SYNC/out                      synccell       1020   1020   8474  RISE       1
\I2C_Master:bI2C_UDB:clk_eq_reg\/main_1  macrocell124   7810   8830   8493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:clk_eq_reg\/clock_0                   macrocell124        0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_READER:BUART:pollcount_0\/q
Path End       : \UART_READER:BUART:rx_status_3\/main_6
Capture Clock  : \UART_READER:BUART:rx_status_3\/clock_0
Path slack     : 8504p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8819
-------------------------------------   ---- 
End-of-path arrival time (ps)           8819
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:pollcount_0\/clock_0                     macrocell95         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_READER:BUART:pollcount_0\/q       macrocell95   1250   1250   2912  RISE       1
\UART_READER:BUART:rx_status_3\/main_6  macrocell97   7569   8819   8504  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_status_3\/clock_0                     macrocell97         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_READER:BUART:rx_bitclk\/q
Path End       : \UART_READER:BUART:rx_status_3\/main_4
Capture Clock  : \UART_READER:BUART:rx_status_3\/clock_0
Path slack     : 8514p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8809
-------------------------------------   ---- 
End-of-path arrival time (ps)           8809
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_bitclk\/clock_0                       macrocell92         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_READER:BUART:rx_bitclk\/q         macrocell92   1250   1250    375  RISE       1
\UART_READER:BUART:rx_status_3\/main_4  macrocell97   7559   8809   8514  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_status_3\/clock_0                     macrocell97         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_READER:BUART:rx_state_0\/q
Path End       : \UART_READER:BUART:pollcount_1\/main_2
Capture Clock  : \UART_READER:BUART:pollcount_1\/clock_0
Path slack     : 8520p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8804
-------------------------------------   ---- 
End-of-path arrival time (ps)           8804
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_state_0\/clock_0                      macrocell88         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_READER:BUART:rx_state_0\/q        macrocell88   1250   1250   3419  RISE       1
\UART_READER:BUART:pollcount_1\/main_2  macrocell94   7554   8804   8520  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:pollcount_1\/clock_0                     macrocell94         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_READER:BUART:rx_state_0\/q
Path End       : \UART_READER:BUART:pollcount_0\/main_2
Capture Clock  : \UART_READER:BUART:pollcount_0\/clock_0
Path slack     : 8520p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8804
-------------------------------------   ---- 
End-of-path arrival time (ps)           8804
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_state_0\/clock_0                      macrocell88         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_READER:BUART:rx_state_0\/q        macrocell88   1250   1250   3419  RISE       1
\UART_READER:BUART:pollcount_0\/main_2  macrocell95   7554   8804   8520  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:pollcount_0\/clock_0                     macrocell95         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_READER:BUART:rx_bitclk\/q
Path End       : \UART_READER:BUART:rx_state_3\/main_5
Capture Clock  : \UART_READER:BUART:rx_state_3\/clock_0
Path slack     : 8535p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8789
-------------------------------------   ---- 
End-of-path arrival time (ps)           8789
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_bitclk\/clock_0                       macrocell92         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_READER:BUART:rx_bitclk\/q        macrocell92   1250   1250    375  RISE       1
\UART_READER:BUART:rx_state_3\/main_5  macrocell90   7539   8789   8535  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_state_3\/clock_0                      macrocell90         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_READER:BUART:rx_bitclk\/q
Path End       : \UART_READER:BUART:rx_state_2\/main_5
Capture Clock  : \UART_READER:BUART:rx_state_2\/clock_0
Path slack     : 8535p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8789
-------------------------------------   ---- 
End-of-path arrival time (ps)           8789
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_bitclk\/clock_0                       macrocell92         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_READER:BUART:rx_bitclk\/q        macrocell92   1250   1250    375  RISE       1
\UART_READER:BUART:rx_state_2\/main_5  macrocell91   7539   8789   8535  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_state_2\/clock_0                      macrocell91         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_READER:BUART:rx_state_0\/q
Path End       : \UART_READER:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_READER:BUART:sRX:RxShifter:u0\/clock
Path slack     : 8552p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6271
-------------------------------------   ---- 
End-of-path arrival time (ps)           6271
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_state_0\/clock_0                      macrocell88         0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_READER:BUART:rx_state_0\/q                macrocell88     1250   1250   3419  RISE       1
\UART_READER:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell6   5021   6271   8552  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_READER:BUART:rx_state_1\/q
Path End       : \UART_READER:BUART:pollcount_1\/main_1
Capture Clock  : \UART_READER:BUART:pollcount_1\/clock_0
Path slack     : 8737p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8586
-------------------------------------   ---- 
End-of-path arrival time (ps)           8586
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_state_1\/clock_0                      macrocell87         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_READER:BUART:rx_state_1\/q        macrocell87   1250   1250   3419  RISE       1
\UART_READER:BUART:pollcount_1\/main_1  macrocell94   7336   8586   8737  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:pollcount_1\/clock_0                     macrocell94         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_READER:BUART:rx_state_1\/q
Path End       : \UART_READER:BUART:pollcount_0\/main_1
Capture Clock  : \UART_READER:BUART:pollcount_0\/clock_0
Path slack     : 8737p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8586
-------------------------------------   ---- 
End-of-path arrival time (ps)           8586
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_state_1\/clock_0                      macrocell87         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_READER:BUART:rx_state_1\/q        macrocell87   1250   1250   3419  RISE       1
\UART_READER:BUART:pollcount_0\/main_1  macrocell95   7336   8586   8737  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:pollcount_0\/clock_0                     macrocell95         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SDA_RTC(0)_SYNC/out
Path End       : \I2C_Master:bI2C_UDB:sda_in_reg\/main_0
Capture Clock  : \I2C_Master:bI2C_UDB:sda_in_reg\/clock_0
Path slack     : 8844p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#8 vs. I2C_Master_IntClock:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8480
-------------------------------------   ---- 
End-of-path arrival time (ps)           8480
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SDA_RTC(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
SDA_RTC(0)_SYNC/out                      synccell       1020   1020   8844  RISE       1
\I2C_Master:bI2C_UDB:sda_in_reg\/main_0  macrocell104   7460   8480   8844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:sda_in_reg\/clock_0                   macrocell104        0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SDA_RTC(0)_SYNC/out
Path End       : \I2C_Master:bI2C_UDB:status_1\/main_8
Capture Clock  : \I2C_Master:bI2C_UDB:status_1\/clock_0
Path slack     : 8844p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#8 vs. I2C_Master_IntClock:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8480
-------------------------------------   ---- 
End-of-path arrival time (ps)           8480
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SDA_RTC(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
SDA_RTC(0)_SYNC/out                    synccell       1020   1020   8844  RISE       1
\I2C_Master:bI2C_UDB:status_1\/main_8  macrocell112   7460   8480   8844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:status_1\/clock_0                     macrocell112        0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_READER:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_READER:BUART:rx_bitclk\/main_7
Capture Clock  : \UART_READER:BUART:rx_bitclk\/clock_0
Path slack     : 9010p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8313
-------------------------------------   ---- 
End-of-path arrival time (ps)           8313
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_READER:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940   2909  RISE       1
\UART_READER:BUART:rx_bitclk\/main_7          macrocell92   6373   8313   9010  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_bitclk\/clock_0                       macrocell92         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_READER:BUART:rx_state_2\/q
Path End       : \UART_READER:BUART:pollcount_1\/main_4
Capture Clock  : \UART_READER:BUART:pollcount_1\/clock_0
Path slack     : 9032p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8291
-------------------------------------   ---- 
End-of-path arrival time (ps)           8291
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_state_2\/clock_0                      macrocell91         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_READER:BUART:rx_state_2\/q        macrocell91   1250   1250   3694  RISE       1
\UART_READER:BUART:pollcount_1\/main_4  macrocell94   7041   8291   9032  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:pollcount_1\/clock_0                     macrocell94         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_READER:BUART:rx_state_2\/q
Path End       : \UART_READER:BUART:pollcount_0\/main_4
Capture Clock  : \UART_READER:BUART:pollcount_0\/clock_0
Path slack     : 9032p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8291
-------------------------------------   ---- 
End-of-path arrival time (ps)           8291
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_state_2\/clock_0                      macrocell91         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_READER:BUART:rx_state_2\/q        macrocell91   1250   1250   3694  RISE       1
\UART_READER:BUART:pollcount_0\/main_4  macrocell95   7041   8291   9032  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:pollcount_0\/clock_0                     macrocell95         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_READER:BUART:rx_state_3\/q
Path End       : \UART_READER:BUART:rx_state_0\/main_3
Capture Clock  : \UART_READER:BUART:rx_state_0\/clock_0
Path slack     : 9134p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8190
-------------------------------------   ---- 
End-of-path arrival time (ps)           8190
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_state_3\/clock_0                      macrocell90         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_READER:BUART:rx_state_3\/q       macrocell90   1250   1250   2460  RISE       1
\UART_READER:BUART:rx_state_0\/main_3  macrocell88   6940   8190   9134  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_state_0\/clock_0                      macrocell88         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_READER:BUART:sCR_SyncCtl:CtrlReg\/control_0
Path End       : \UART_READER:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_READER:BUART:rx_load_fifo\/clock_0
Path slack     : 9399p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7924
-------------------------------------   ---- 
End-of-path arrival time (ps)           7924
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:sCR_SyncCtl:CtrlReg\/clock               controlcell5        0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\UART_READER:BUART:sCR_SyncCtl:CtrlReg\/control_0  controlcell5   1210   1210   1846  RISE       1
\UART_READER:BUART:rx_load_fifo\/main_0            macrocell89    6714   7924   9399  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_load_fifo\/clock_0                    macrocell89         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_READER:BUART:sCR_SyncCtl:CtrlReg\/control_0
Path End       : \UART_READER:BUART:rx_state_0\/main_0
Capture Clock  : \UART_READER:BUART:rx_state_0\/clock_0
Path slack     : 9414p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7909
-------------------------------------   ---- 
End-of-path arrival time (ps)           7909
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:sCR_SyncCtl:CtrlReg\/clock               controlcell5        0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\UART_READER:BUART:sCR_SyncCtl:CtrlReg\/control_0  controlcell5   1210   1210   1846  RISE       1
\UART_READER:BUART:rx_state_0\/main_0              macrocell88    6699   7909   9414  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_state_0\/clock_0                      macrocell88         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_READER:BUART:sCR_SyncCtl:CtrlReg\/control_0
Path End       : \UART_READER:BUART:HalfDuplexSend_last\/main_0
Capture Clock  : \UART_READER:BUART:HalfDuplexSend_last\/clock_0
Path slack     : 9421p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7902
-------------------------------------   ---- 
End-of-path arrival time (ps)           7902
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:sCR_SyncCtl:CtrlReg\/clock               controlcell5        0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\UART_READER:BUART:sCR_SyncCtl:CtrlReg\/control_0  controlcell5   1210   1210   1846  RISE       1
\UART_READER:BUART:HalfDuplexSend_last\/main_0     macrocell85    6692   7902   9421  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:HalfDuplexSend_last\/clock_0             macrocell85         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_READER:BUART:sCR_SyncCtl:CtrlReg\/control_0
Path End       : \UART_READER:BUART:rx_state_3\/main_0
Capture Clock  : \UART_READER:BUART:rx_state_3\/clock_0
Path slack     : 9421p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7902
-------------------------------------   ---- 
End-of-path arrival time (ps)           7902
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:sCR_SyncCtl:CtrlReg\/clock               controlcell5        0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\UART_READER:BUART:sCR_SyncCtl:CtrlReg\/control_0  controlcell5   1210   1210   1846  RISE       1
\UART_READER:BUART:rx_state_3\/main_0              macrocell90    6692   7902   9421  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_state_3\/clock_0                      macrocell90         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_READER:BUART:sCR_SyncCtl:CtrlReg\/control_0
Path End       : \UART_READER:BUART:rx_state_2\/main_1
Capture Clock  : \UART_READER:BUART:rx_state_2\/clock_0
Path slack     : 9421p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7902
-------------------------------------   ---- 
End-of-path arrival time (ps)           7902
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:sCR_SyncCtl:CtrlReg\/clock               controlcell5        0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\UART_READER:BUART:sCR_SyncCtl:CtrlReg\/control_0  controlcell5   1210   1210   1846  RISE       1
\UART_READER:BUART:rx_state_2\/main_1              macrocell91    6692   7902   9421  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_state_2\/clock_0                      macrocell91         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_READER:BUART:sCR_SyncCtl:CtrlReg\/control_0
Path End       : \UART_READER:BUART:txn\/main_0
Capture Clock  : \UART_READER:BUART:txn\/clock_0
Path slack     : 9461p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7862
-------------------------------------   ---- 
End-of-path arrival time (ps)           7862
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:sCR_SyncCtl:CtrlReg\/clock               controlcell5        0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\UART_READER:BUART:sCR_SyncCtl:CtrlReg\/control_0  controlcell5   1210   1210   1846  RISE       1
\UART_READER:BUART:txn\/main_0                     macrocell86    6652   7862   9461  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:txn\/clock_0                             macrocell86         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_READER:BUART:sCR_SyncCtl:CtrlReg\/control_0
Path End       : \UART_READER:BUART:rx_state_1\/main_0
Capture Clock  : \UART_READER:BUART:rx_state_1\/clock_0
Path slack     : 9461p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7862
-------------------------------------   ---- 
End-of-path arrival time (ps)           7862
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:sCR_SyncCtl:CtrlReg\/clock               controlcell5        0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\UART_READER:BUART:sCR_SyncCtl:CtrlReg\/control_0  controlcell5   1210   1210   1846  RISE       1
\UART_READER:BUART:rx_state_1\/main_0              macrocell87    6652   7862   9461  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_state_1\/clock_0                      macrocell87         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : WD0_dbnc/q
Path End       : \UART_1:BUART:rx_last\/main_1
Capture Clock  : \UART_1:BUART:rx_last\/clock_0
Path slack     : 9502p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (period of common ancestor clock between Clock_1 Clock_4)   20833
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7822
-------------------------------------   ---- 
End-of-path arrival time (ps)           7822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
WD0_dbnc/clock_0                                           macrocell63         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
WD0_dbnc/q                     macrocell63   1250   1250   2147  RISE       1
\UART_1:BUART:rx_last\/main_1  macrocell61   6572   7822   9502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_last\/clock_0                             macrocell61         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_READER:BUART:rx_bitclk\/q
Path End       : \UART_READER:BUART:txn\/main_6
Capture Clock  : \UART_READER:BUART:txn\/clock_0
Path slack     : 9541p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7782
-------------------------------------   ---- 
End-of-path arrival time (ps)           7782
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_bitclk\/clock_0                       macrocell92         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\UART_READER:BUART:rx_bitclk\/q  macrocell92   1250   1250    375  RISE       1
\UART_READER:BUART:txn\/main_6   macrocell86   6532   7782   9541  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:txn\/clock_0                             macrocell86         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_READER:BUART:rx_bitclk\/q
Path End       : \UART_READER:BUART:rx_state_1\/main_6
Capture Clock  : \UART_READER:BUART:rx_state_1\/clock_0
Path slack     : 9541p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7782
-------------------------------------   ---- 
End-of-path arrival time (ps)           7782
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_bitclk\/clock_0                       macrocell92         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_READER:BUART:rx_bitclk\/q        macrocell92   1250   1250    375  RISE       1
\UART_READER:BUART:rx_state_1\/main_6  macrocell87   6532   7782   9541  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_state_1\/clock_0                      macrocell87         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_READER:BUART:rx_state_1\/q
Path End       : \UART_READER:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_READER:BUART:sRX:RxShifter:u0\/clock
Path slack     : 9638p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5185
-------------------------------------   ---- 
End-of-path arrival time (ps)           5185
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_state_1\/clock_0                      macrocell87         0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_READER:BUART:rx_state_1\/q                macrocell87     1250   1250   3419  RISE       1
\UART_READER:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell6   3935   5185   9638  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1616_local__SYNC/out
Path End       : \UART_READER:BUART:rx_bitclk\/clk_en
Capture Clock  : \UART_READER:BUART:rx_bitclk\/clock_0
Path slack     : 9646p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9088
-------------------------------------   ---- 
End-of-path arrival time (ps)           9088
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1616_local__SYNC/clock                                  synccell            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Net_1616_local__SYNC/out              synccell      1020   1020   9646  RISE       1
\UART_READER:BUART:rx_bitclk\/clk_en  macrocell92   8068   9088   9646  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_bitclk\/clock_0                       macrocell92         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1616_local__SYNC/out
Path End       : \UART_READER:BUART:rx_state_stop1_reg\/clk_en
Capture Clock  : \UART_READER:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 9646p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9088
-------------------------------------   ---- 
End-of-path arrival time (ps)           9088
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1616_local__SYNC/clock                                  synccell            0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_1616_local__SYNC/out                       synccell      1020   1020   9646  RISE       1
\UART_READER:BUART:rx_state_stop1_reg\/clk_en  macrocell93   8068   9088   9646  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_state_stop1_reg\/clock_0              macrocell93         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_READER:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_READER:BUART:rx_state_0\/main_8
Capture Clock  : \UART_READER:BUART:rx_state_0\/clock_0
Path slack     : 9716p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7608
-------------------------------------   ---- 
End-of-path arrival time (ps)           7608
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_READER:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940   4002  RISE       1
\UART_READER:BUART:rx_state_0\/main_8         macrocell88   5668   7608   9716  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_state_0\/clock_0                      macrocell88         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_READER:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_READER:BUART:rx_state_0\/main_7
Capture Clock  : \UART_READER:BUART:rx_state_0\/clock_0
Path slack     : 9848p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7475
-------------------------------------   ---- 
End-of-path arrival time (ps)           7475
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_READER:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940   4138  RISE       1
\UART_READER:BUART:rx_state_0\/main_7         macrocell88   5535   7475   9848  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_state_0\/clock_0                      macrocell88         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1616_local__SYNC/out
Path End       : \UART_READER:BUART:sRX:RxSts\/clk_en
Capture Clock  : \UART_READER:BUART:sRX:RxSts\/clock
Path slack     : 9881p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8852
-------------------------------------   ---- 
End-of-path arrival time (ps)           8852
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1616_local__SYNC/clock                                  synccell            0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
Net_1616_local__SYNC/out              synccell       1020   1020   9646  RISE       1
\UART_READER:BUART:sRX:RxSts\/clk_en  statusicell5   7832   8852   9881  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:sRX:RxSts\/clock                         statusicell5        0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1616_local__SYNC/out
Path End       : \UART_READER:BUART:pollcount_1\/clk_en
Capture Clock  : \UART_READER:BUART:pollcount_1\/clock_0
Path slack     : 9881p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8852
-------------------------------------   ---- 
End-of-path arrival time (ps)           8852
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1616_local__SYNC/clock                                  synccell            0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Net_1616_local__SYNC/out                synccell      1020   1020   9646  RISE       1
\UART_READER:BUART:pollcount_1\/clk_en  macrocell94   7832   8852   9881  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:pollcount_1\/clock_0                     macrocell94         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1616_local__SYNC/out
Path End       : \UART_READER:BUART:pollcount_0\/clk_en
Capture Clock  : \UART_READER:BUART:pollcount_0\/clock_0
Path slack     : 9881p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8852
-------------------------------------   ---- 
End-of-path arrival time (ps)           8852
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1616_local__SYNC/clock                                  synccell            0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Net_1616_local__SYNC/out                synccell      1020   1020   9646  RISE       1
\UART_READER:BUART:pollcount_0\/clk_en  macrocell95   7832   8852   9881  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:pollcount_0\/clock_0                     macrocell95         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_READER:BUART:rx_state_3\/q
Path End       : \UART_READER:BUART:txn\/main_4
Capture Clock  : \UART_READER:BUART:txn\/clock_0
Path slack     : 9981p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7342
-------------------------------------   ---- 
End-of-path arrival time (ps)           7342
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_state_3\/clock_0                      macrocell90         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\UART_READER:BUART:rx_state_3\/q  macrocell90   1250   1250   2460  RISE       1
\UART_READER:BUART:txn\/main_4    macrocell86   6092   7342   9981  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:txn\/clock_0                             macrocell86         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_READER:BUART:rx_state_3\/q
Path End       : \UART_READER:BUART:rx_state_1\/main_4
Capture Clock  : \UART_READER:BUART:rx_state_1\/clock_0
Path slack     : 9981p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7342
-------------------------------------   ---- 
End-of-path arrival time (ps)           7342
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_state_3\/clock_0                      macrocell90         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_READER:BUART:rx_state_3\/q       macrocell90   1250   1250   2460  RISE       1
\UART_READER:BUART:rx_state_1\/main_4  macrocell87   6092   7342   9981  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_state_1\/clock_0                      macrocell87         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_READER:BUART:rx_state_3\/q
Path End       : \UART_READER:BUART:rx_state_3\/main_3
Capture Clock  : \UART_READER:BUART:rx_state_3\/clock_0
Path slack     : 10025p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7298
-------------------------------------   ---- 
End-of-path arrival time (ps)           7298
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_state_3\/clock_0                      macrocell90         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_READER:BUART:rx_state_3\/q       macrocell90   1250   1250   2460  RISE       1
\UART_READER:BUART:rx_state_3\/main_3  macrocell90   6048   7298  10025  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_state_3\/clock_0                      macrocell90         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_READER:BUART:rx_state_3\/q
Path End       : \UART_READER:BUART:rx_state_2\/main_3
Capture Clock  : \UART_READER:BUART:rx_state_2\/clock_0
Path slack     : 10025p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7298
-------------------------------------   ---- 
End-of-path arrival time (ps)           7298
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_state_3\/clock_0                      macrocell90         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_READER:BUART:rx_state_3\/q       macrocell90   1250   1250   2460  RISE       1
\UART_READER:BUART:rx_state_2\/main_3  macrocell91   6048   7298  10025  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_state_2\/clock_0                      macrocell91         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_READER:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_READER:BUART:rx_load_fifo\/main_8
Capture Clock  : \UART_READER:BUART:rx_load_fifo\/clock_0
Path slack     : 10266p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7057
-------------------------------------   ---- 
End-of-path arrival time (ps)           7057
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_READER:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940   4002  RISE       1
\UART_READER:BUART:rx_load_fifo\/main_8       macrocell89   5117   7057  10266  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_load_fifo\/clock_0                    macrocell89         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_READER:BUART:rx_state_0\/q
Path End       : \UART_READER:BUART:txn\/main_3
Capture Clock  : \UART_READER:BUART:txn\/clock_0
Path slack     : 10358p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6965
-------------------------------------   ---- 
End-of-path arrival time (ps)           6965
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_state_0\/clock_0                      macrocell88         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\UART_READER:BUART:rx_state_0\/q  macrocell88   1250   1250   3419  RISE       1
\UART_READER:BUART:txn\/main_3    macrocell86   5715   6965  10358  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:txn\/clock_0                             macrocell86         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_READER:BUART:rx_state_0\/q
Path End       : \UART_READER:BUART:rx_state_1\/main_2
Capture Clock  : \UART_READER:BUART:rx_state_1\/clock_0
Path slack     : 10358p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6965
-------------------------------------   ---- 
End-of-path arrival time (ps)           6965
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_state_0\/clock_0                      macrocell88         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_READER:BUART:rx_state_0\/q       macrocell88   1250   1250   3419  RISE       1
\UART_READER:BUART:rx_state_1\/main_2  macrocell87   5715   6965  10358  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_state_1\/clock_0                      macrocell87         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_READER:BUART:pollcount_1\/q
Path End       : \UART_READER:BUART:pollcount_1\/main_8
Capture Clock  : \UART_READER:BUART:pollcount_1\/clock_0
Path slack     : 10374p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6950
-------------------------------------   ---- 
End-of-path arrival time (ps)           6950
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:pollcount_1\/clock_0                     macrocell94         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_READER:BUART:pollcount_1\/q       macrocell94   1250   1250   2221  RISE       1
\UART_READER:BUART:pollcount_1\/main_8  macrocell94   5700   6950  10374  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:pollcount_1\/clock_0                     macrocell94         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_READER:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_READER:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_READER:BUART:rx_load_fifo\/clock_0
Path slack     : 10402p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6921
-------------------------------------   ---- 
End-of-path arrival time (ps)           6921
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_READER:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940   4138  RISE       1
\UART_READER:BUART:rx_load_fifo\/main_7       macrocell89   4981   6921  10402  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_load_fifo\/clock_0                    macrocell89         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_READER:BUART:rx_state_3\/q
Path End       : \UART_READER:BUART:rx_status_3\/main_2
Capture Clock  : \UART_READER:BUART:rx_status_3\/clock_0
Path slack     : 10599p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6725
-------------------------------------   ---- 
End-of-path arrival time (ps)           6725
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_state_3\/clock_0                      macrocell90         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_READER:BUART:rx_state_3\/q        macrocell90   1250   1250   2460  RISE       1
\UART_READER:BUART:rx_status_3\/main_2  macrocell97   5475   6725  10599  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_status_3\/clock_0                     macrocell97         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_READER:BUART:rx_load_fifo\/q
Path End       : \UART_READER:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_READER:BUART:sRX:RxShifter:u0\/clock
Path slack     : 10630p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     17703

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7073
-------------------------------------   ---- 
End-of-path arrival time (ps)           7073
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_load_fifo\/clock_0                    macrocell89         0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_READER:BUART:rx_load_fifo\/q            macrocell89     1250   1250   5906  RISE       1
\UART_READER:BUART:sRX:RxShifter:u0\/f0_load  datapathcell6   5823   7073  10630  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_READER:BUART:rx_state_1\/q
Path End       : \UART_READER:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_READER:BUART:rx_load_fifo\/clock_0
Path slack     : 10644p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6680
-------------------------------------   ---- 
End-of-path arrival time (ps)           6680
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_state_1\/clock_0                      macrocell87         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_READER:BUART:rx_state_1\/q         macrocell87   1250   1250   3419  RISE       1
\UART_READER:BUART:rx_load_fifo\/main_1  macrocell89   5430   6680  10644  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_load_fifo\/clock_0                    macrocell89         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_READER:BUART:sRX:RxShifter:u0\/f1_blk_stat_comb
Path End       : \UART_READER:BUART:rx_state_1\/main_3
Capture Clock  : \UART_READER:BUART:rx_state_1\/clock_0
Path slack     : 10853p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6470
-------------------------------------   ---- 
End-of-path arrival time (ps)           6470
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_READER:BUART:sRX:RxShifter:u0\/f1_blk_stat_comb  datapathcell6   3580   3580   3910  RISE       1
\UART_READER:BUART:rx_state_1\/main_3                  macrocell87     2890   6470  10853  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_state_1\/clock_0                      macrocell87         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_READER:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_READER:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_READER:BUART:rx_load_fifo\/clock_0
Path slack     : 11176p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6148
-------------------------------------   ---- 
End-of-path arrival time (ps)           6148
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_READER:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940   4912  RISE       1
\UART_READER:BUART:rx_load_fifo\/main_6       macrocell89   4208   6148  11176  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_load_fifo\/clock_0                    macrocell89         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_READER:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_READER:BUART:rx_state_0\/main_6
Capture Clock  : \UART_READER:BUART:rx_state_0\/clock_0
Path slack     : 11199p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6125
-------------------------------------   ---- 
End-of-path arrival time (ps)           6125
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_READER:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940   4912  RISE       1
\UART_READER:BUART:rx_state_0\/main_6         macrocell88   4185   6125  11199  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_state_0\/clock_0                      macrocell88         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_READER:BUART:rx_state_3\/q
Path End       : \UART_READER:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_READER:BUART:rx_load_fifo\/clock_0
Path slack     : 11204p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6119
-------------------------------------   ---- 
End-of-path arrival time (ps)           6119
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_state_3\/clock_0                      macrocell90         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_READER:BUART:rx_state_3\/q         macrocell90   1250   1250   2460  RISE       1
\UART_READER:BUART:rx_load_fifo\/main_3  macrocell89   4869   6119  11204  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_load_fifo\/clock_0                    macrocell89         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_READER:BUART:rx_state_1\/q
Path End       : \UART_READER:BUART:rx_state_0\/main_1
Capture Clock  : \UART_READER:BUART:rx_state_0\/clock_0
Path slack     : 11241p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6082
-------------------------------------   ---- 
End-of-path arrival time (ps)           6082
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_state_1\/clock_0                      macrocell87         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_READER:BUART:rx_state_1\/q       macrocell87   1250   1250   3419  RISE       1
\UART_READER:BUART:rx_state_0\/main_1  macrocell88   4832   6082  11241  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_state_0\/clock_0                      macrocell88         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_READER:BUART:rx_state_0\/q
Path End       : \UART_READER:BUART:rx_state_3\/main_2
Capture Clock  : \UART_READER:BUART:rx_state_3\/clock_0
Path slack     : 11248p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6075
-------------------------------------   ---- 
End-of-path arrival time (ps)           6075
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_state_0\/clock_0                      macrocell88         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_READER:BUART:rx_state_0\/q       macrocell88   1250   1250   3419  RISE       1
\UART_READER:BUART:rx_state_3\/main_2  macrocell90   4825   6075  11248  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_state_3\/clock_0                      macrocell90         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_READER:BUART:rx_state_0\/q
Path End       : \UART_READER:BUART:rx_state_2\/main_2
Capture Clock  : \UART_READER:BUART:rx_state_2\/clock_0
Path slack     : 11248p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6075
-------------------------------------   ---- 
End-of-path arrival time (ps)           6075
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_state_0\/clock_0                      macrocell88         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_READER:BUART:rx_state_0\/q       macrocell88   1250   1250   3419  RISE       1
\UART_READER:BUART:rx_state_2\/main_2  macrocell91   4825   6075  11248  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_state_2\/clock_0                      macrocell91         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_READER:BUART:rx_state_2\/q
Path End       : \UART_READER:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_READER:BUART:rx_load_fifo\/clock_0
Path slack     : 11429p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5895
-------------------------------------   ---- 
End-of-path arrival time (ps)           5895
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_state_2\/clock_0                      macrocell91         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_READER:BUART:rx_state_2\/q         macrocell91   1250   1250   3694  RISE       1
\UART_READER:BUART:rx_load_fifo\/main_4  macrocell89   4645   5895  11429  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_load_fifo\/clock_0                    macrocell89         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ACS_Rx(0)_SYNC/out
Path End       : \UART_ACS:BUART:rx_state_0\/main_11
Capture Clock  : \UART_ACS:BUART:rx_state_0\/clock_0
Path slack     : 11430p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#625 vs. Clock_5:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5893
-------------------------------------   ---- 
End-of-path arrival time (ps)           5893
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ACS_Rx(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
ACS_Rx(0)_SYNC/out                   synccell      1020   1020   7469  RISE       1
\UART_ACS:BUART:rx_state_0\/main_11  macrocell72   4873   5893  11430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_state_0\/clock_0                        macrocell72         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_READER:BUART:rx_state_2\/q
Path End       : \UART_READER:BUART:txn\/main_5
Capture Clock  : \UART_READER:BUART:txn\/clock_0
Path slack     : 11439p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5884
-------------------------------------   ---- 
End-of-path arrival time (ps)           5884
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_state_2\/clock_0                      macrocell91         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\UART_READER:BUART:rx_state_2\/q  macrocell91   1250   1250   3694  RISE       1
\UART_READER:BUART:txn\/main_5    macrocell86   4634   5884  11439  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:txn\/clock_0                             macrocell86         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_READER:BUART:rx_state_2\/q
Path End       : \UART_READER:BUART:rx_state_1\/main_5
Capture Clock  : \UART_READER:BUART:rx_state_1\/clock_0
Path slack     : 11439p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5884
-------------------------------------   ---- 
End-of-path arrival time (ps)           5884
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_state_2\/clock_0                      macrocell91         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_READER:BUART:rx_state_2\/q       macrocell91   1250   1250   3694  RISE       1
\UART_READER:BUART:rx_state_1\/main_5  macrocell87   4634   5884  11439  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_state_1\/clock_0                      macrocell87         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_READER:BUART:rx_state_2\/q
Path End       : \UART_READER:BUART:rx_state_0\/main_4
Capture Clock  : \UART_READER:BUART:rx_state_0\/clock_0
Path slack     : 11446p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5877
-------------------------------------   ---- 
End-of-path arrival time (ps)           5877
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_state_2\/clock_0                      macrocell91         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_READER:BUART:rx_state_2\/q       macrocell91   1250   1250   3694  RISE       1
\UART_READER:BUART:rx_state_0\/main_4  macrocell88   4627   5877  11446  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_state_0\/clock_0                      macrocell88         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_READER:BUART:rx_state_1\/q
Path End       : \UART_READER:BUART:rx_status_3\/main_0
Capture Clock  : \UART_READER:BUART:rx_status_3\/clock_0
Path slack     : 11558p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5765
-------------------------------------   ---- 
End-of-path arrival time (ps)           5765
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_state_1\/clock_0                      macrocell87         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_READER:BUART:rx_state_1\/q        macrocell87   1250   1250   3419  RISE       1
\UART_READER:BUART:rx_status_3\/main_0  macrocell97   4515   5765  11558  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_status_3\/clock_0                     macrocell97         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_READER:BUART:rx_state_0\/q
Path End       : \UART_READER:BUART:rx_status_3\/main_1
Capture Clock  : \UART_READER:BUART:rx_status_3\/clock_0
Path slack     : 11760p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5563
-------------------------------------   ---- 
End-of-path arrival time (ps)           5563
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_state_0\/clock_0                      macrocell88         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_READER:BUART:rx_state_0\/q        macrocell88   1250   1250   3419  RISE       1
\UART_READER:BUART:rx_status_3\/main_1  macrocell97   4313   5563  11760  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_status_3\/clock_0                     macrocell97         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_READER:BUART:rx_state_2\/q
Path End       : \UART_READER:BUART:rx_status_3\/main_3
Capture Clock  : \UART_READER:BUART:rx_status_3\/clock_0
Path slack     : 11833p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5490
-------------------------------------   ---- 
End-of-path arrival time (ps)           5490
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_state_2\/clock_0                      macrocell91         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_READER:BUART:rx_state_2\/q        macrocell91   1250   1250   3694  RISE       1
\UART_READER:BUART:rx_status_3\/main_3  macrocell97   4240   5490  11833  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_status_3\/clock_0                     macrocell97         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1616_local__SYNC/out
Path End       : \UART_READER:BUART:sRX:RxBitCounter\/clk_en
Capture Clock  : \UART_READER:BUART:sRX:RxBitCounter\/clock
Path slack     : 11870p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6863
-------------------------------------   ---- 
End-of-path arrival time (ps)           6863
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1616_local__SYNC/clock                                  synccell            0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_1616_local__SYNC/out                     synccell      1020   1020   9646  RISE       1
\UART_READER:BUART:sRX:RxBitCounter\/clk_en  count7cell    5843   6863  11870  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1616_local__SYNC/out
Path End       : \UART_READER:BUART:txn\/clk_en
Capture Clock  : \UART_READER:BUART:txn\/clock_0
Path slack     : 11870p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6863
-------------------------------------   ---- 
End-of-path arrival time (ps)           6863
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1616_local__SYNC/clock                                  synccell            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Net_1616_local__SYNC/out        synccell      1020   1020   9646  RISE       1
\UART_READER:BUART:txn\/clk_en  macrocell86   5843   6863  11870  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:txn\/clock_0                             macrocell86         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1616_local__SYNC/out
Path End       : \UART_READER:BUART:rx_state_1\/clk_en
Capture Clock  : \UART_READER:BUART:rx_state_1\/clock_0
Path slack     : 11870p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6863
-------------------------------------   ---- 
End-of-path arrival time (ps)           6863
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1616_local__SYNC/clock                                  synccell            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Net_1616_local__SYNC/out               synccell      1020   1020   9646  RISE       1
\UART_READER:BUART:rx_state_1\/clk_en  macrocell87   5843   6863  11870  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_state_1\/clock_0                      macrocell87         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_READER:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_READER:BUART:rx_state_3\/main_8
Capture Clock  : \UART_READER:BUART:rx_state_3\/clock_0
Path slack     : 12093p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5230
-------------------------------------   ---- 
End-of-path arrival time (ps)           5230
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_READER:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940   4002  RISE       1
\UART_READER:BUART:rx_state_3\/main_8         macrocell90   3290   5230  12093  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_state_3\/clock_0                      macrocell90         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_READER:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_READER:BUART:rx_state_2\/main_8
Capture Clock  : \UART_READER:BUART:rx_state_2\/clock_0
Path slack     : 12093p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5230
-------------------------------------   ---- 
End-of-path arrival time (ps)           5230
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_READER:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940   4002  RISE       1
\UART_READER:BUART:rx_state_2\/main_8         macrocell91   3290   5230  12093  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_state_2\/clock_0                      macrocell91         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_READER:BUART:rx_state_1\/q
Path End       : \UART_READER:BUART:rx_state_3\/main_1
Capture Clock  : \UART_READER:BUART:rx_state_3\/clock_0
Path slack     : 12159p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5164
-------------------------------------   ---- 
End-of-path arrival time (ps)           5164
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_state_1\/clock_0                      macrocell87         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_READER:BUART:rx_state_1\/q       macrocell87   1250   1250   3419  RISE       1
\UART_READER:BUART:rx_state_3\/main_1  macrocell90   3914   5164  12159  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_state_3\/clock_0                      macrocell90         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_READER:BUART:sRX:RxBitCounter\/count_3
Path End       : \UART_READER:BUART:rx_state_2\/main_9
Capture Clock  : \UART_READER:BUART:rx_state_2\/clock_0
Path slack     : 12245p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5078
-------------------------------------   ---- 
End-of-path arrival time (ps)           5078
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_READER:BUART:sRX:RxBitCounter\/count_3  count7cell    1940   1940   5054  RISE       1
\UART_READER:BUART:rx_state_2\/main_9         macrocell91   3138   5078  12245  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_state_2\/clock_0                      macrocell91         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_READER:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_READER:BUART:rx_state_3\/main_7
Capture Clock  : \UART_READER:BUART:rx_state_3\/clock_0
Path slack     : 12256p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5068
-------------------------------------   ---- 
End-of-path arrival time (ps)           5068
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_READER:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940   4138  RISE       1
\UART_READER:BUART:rx_state_3\/main_7         macrocell90   3128   5068  12256  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_state_3\/clock_0                      macrocell90         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_READER:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_READER:BUART:rx_state_2\/main_7
Capture Clock  : \UART_READER:BUART:rx_state_2\/clock_0
Path slack     : 12256p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5068
-------------------------------------   ---- 
End-of-path arrival time (ps)           5068
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_READER:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940   4138  RISE       1
\UART_READER:BUART:rx_state_2\/main_7         macrocell91   3128   5068  12256  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_state_2\/clock_0                      macrocell91         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_READER:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_READER:BUART:rx_state_3\/main_6
Capture Clock  : \UART_READER:BUART:rx_state_3\/clock_0
Path slack     : 12267p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5057
-------------------------------------   ---- 
End-of-path arrival time (ps)           5057
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_READER:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940   4912  RISE       1
\UART_READER:BUART:rx_state_3\/main_6         macrocell90   3117   5057  12267  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_state_3\/clock_0                      macrocell90         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_READER:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_READER:BUART:rx_state_2\/main_6
Capture Clock  : \UART_READER:BUART:rx_state_2\/clock_0
Path slack     : 12267p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5057
-------------------------------------   ---- 
End-of-path arrival time (ps)           5057
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_READER:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940   4912  RISE       1
\UART_READER:BUART:rx_state_2\/main_6         macrocell91   3117   5057  12267  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_state_2\/clock_0                      macrocell91         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ACS_Rx(0)_SYNC/out
Path End       : MODIN2_1/main_10
Capture Clock  : MODIN2_1/clock_0
Path slack     : 12334p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#625 vs. Clock_5:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4989
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ACS_Rx(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
ACS_Rx(0)_SYNC/out  synccell      1020   1020   7469  RISE       1
MODIN2_1/main_10    macrocell78   3969   4989  12334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                           macrocell78         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ACS_Rx(0)_SYNC/out
Path End       : MODIN2_0/main_9
Capture Clock  : MODIN2_0/clock_0
Path slack     : 12334p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#625 vs. Clock_5:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4989
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ACS_Rx(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
ACS_Rx(0)_SYNC/out  synccell      1020   1020   7469  RISE       1
MODIN2_0/main_9     macrocell79   3969   4989  12334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                           macrocell79         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_READER:BUART:txn\/q
Path End       : \UART_READER:BUART:txn\/main_1
Capture Clock  : \UART_READER:BUART:txn\/clock_0
Path slack     : 12339p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4985
-------------------------------------   ---- 
End-of-path arrival time (ps)           4985
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:txn\/clock_0                             macrocell86         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\UART_READER:BUART:txn\/q       macrocell86   1250   1250  12339  RISE       1
\UART_READER:BUART:txn\/main_1  macrocell86   3735   4985  12339  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:txn\/clock_0                             macrocell86         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_READER:BUART:rx_state_0\/q
Path End       : \UART_READER:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_READER:BUART:rx_load_fifo\/clock_0
Path slack     : 12374p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4950
-------------------------------------   ---- 
End-of-path arrival time (ps)           4950
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_state_0\/clock_0                      macrocell88         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_READER:BUART:rx_state_0\/q         macrocell88   1250   1250   3419  RISE       1
\UART_READER:BUART:rx_load_fifo\/main_2  macrocell89   3700   4950  12374  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_load_fifo\/clock_0                    macrocell89         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : CR_Rx(0)_SYNC/out
Path End       : \UART_READER:BUART:pollcount_1\/main_10
Capture Clock  : \UART_READER:BUART:pollcount_1\/clock_0
Path slack     : 12408p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4915
-------------------------------------   ---- 
End-of-path arrival time (ps)           4915
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
CR_Rx(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
CR_Rx(0)_SYNC/out                        synccell      1020   1020   1457  RISE       1
\UART_READER:BUART:pollcount_1\/main_10  macrocell94   3895   4915  12408  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:pollcount_1\/clock_0                     macrocell94         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : CR_Rx(0)_SYNC/out
Path End       : \UART_READER:BUART:pollcount_0\/main_9
Capture Clock  : \UART_READER:BUART:pollcount_0\/clock_0
Path slack     : 12408p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4915
-------------------------------------   ---- 
End-of-path arrival time (ps)           4915
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
CR_Rx(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
CR_Rx(0)_SYNC/out                       synccell      1020   1020   1457  RISE       1
\UART_READER:BUART:pollcount_0\/main_9  macrocell95   3895   4915  12408  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:pollcount_0\/clock_0                     macrocell95         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_READER:BUART:rx_state_2\/q
Path End       : \UART_READER:BUART:rx_state_3\/main_4
Capture Clock  : \UART_READER:BUART:rx_state_3\/clock_0
Path slack     : 12503p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4820
-------------------------------------   ---- 
End-of-path arrival time (ps)           4820
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_state_2\/clock_0                      macrocell91         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_READER:BUART:rx_state_2\/q       macrocell91   1250   1250   3694  RISE       1
\UART_READER:BUART:rx_state_3\/main_4  macrocell90   3570   4820  12503  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_state_3\/clock_0                      macrocell90         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_READER:BUART:rx_state_2\/q
Path End       : \UART_READER:BUART:rx_state_2\/main_4
Capture Clock  : \UART_READER:BUART:rx_state_2\/clock_0
Path slack     : 12503p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4820
-------------------------------------   ---- 
End-of-path arrival time (ps)           4820
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_state_2\/clock_0                      macrocell91         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_READER:BUART:rx_state_2\/q       macrocell91   1250   1250   3694  RISE       1
\UART_READER:BUART:rx_state_2\/main_4  macrocell91   3570   4820  12503  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_state_2\/clock_0                      macrocell91         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1616_local__SYNC/out
Path End       : \UART_READER:BUART:sCR_SyncCtl:CtrlReg\/clk_en
Capture Clock  : \UART_READER:BUART:sCR_SyncCtl:CtrlReg\/clock
Path slack     : 12745p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5988
-------------------------------------   ---- 
End-of-path arrival time (ps)           5988
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1616_local__SYNC/clock                                  synccell            0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_1616_local__SYNC/out                        synccell       1020   1020   9646  RISE       1
\UART_READER:BUART:sCR_SyncCtl:CtrlReg\/clk_en  controlcell5   4968   5988  12745  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:sCR_SyncCtl:CtrlReg\/clock               controlcell5        0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1616_local__SYNC/out
Path End       : \UART_READER:BUART:sRX:RxShifter:u0\/clk_en
Capture Clock  : \UART_READER:BUART:sRX:RxShifter:u0\/clock
Path slack     : 12745p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5988
-------------------------------------   ---- 
End-of-path arrival time (ps)           5988
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1616_local__SYNC/clock                                  synccell            0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_1616_local__SYNC/out                     synccell        1020   1020   9646  RISE       1
\UART_READER:BUART:sRX:RxShifter:u0\/clk_en  datapathcell6   4968   5988  12745  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1616_local__SYNC/out
Path End       : \UART_READER:BUART:HalfDuplexSend_last\/clk_en
Capture Clock  : \UART_READER:BUART:HalfDuplexSend_last\/clock_0
Path slack     : 12745p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5988
-------------------------------------   ---- 
End-of-path arrival time (ps)           5988
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1616_local__SYNC/clock                                  synccell            0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_1616_local__SYNC/out                        synccell      1020   1020   9646  RISE       1
\UART_READER:BUART:HalfDuplexSend_last\/clk_en  macrocell85   4968   5988  12745  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:HalfDuplexSend_last\/clock_0             macrocell85         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1616_local__SYNC/out
Path End       : \UART_READER:BUART:rx_state_3\/clk_en
Capture Clock  : \UART_READER:BUART:rx_state_3\/clock_0
Path slack     : 12745p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5988
-------------------------------------   ---- 
End-of-path arrival time (ps)           5988
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1616_local__SYNC/clock                                  synccell            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Net_1616_local__SYNC/out               synccell      1020   1020   9646  RISE       1
\UART_READER:BUART:rx_state_3\/clk_en  macrocell90   4968   5988  12745  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_state_3\/clock_0                      macrocell90         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1616_local__SYNC/out
Path End       : \UART_READER:BUART:rx_state_2\/clk_en
Capture Clock  : \UART_READER:BUART:rx_state_2\/clock_0
Path slack     : 12745p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5988
-------------------------------------   ---- 
End-of-path arrival time (ps)           5988
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1616_local__SYNC/clock                                  synccell            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Net_1616_local__SYNC/out               synccell      1020   1020   9646  RISE       1
\UART_READER:BUART:rx_state_2\/clk_en  macrocell91   4968   5988  12745  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_state_2\/clock_0                      macrocell91         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1616_local__SYNC/out
Path End       : \UART_READER:BUART:rx_status_3\/clk_en
Capture Clock  : \UART_READER:BUART:rx_status_3\/clock_0
Path slack     : 12745p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5988
-------------------------------------   ---- 
End-of-path arrival time (ps)           5988
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1616_local__SYNC/clock                                  synccell            0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Net_1616_local__SYNC/out                synccell      1020   1020   9646  RISE       1
\UART_READER:BUART:rx_status_3\/clk_en  macrocell97   4968   5988  12745  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_status_3\/clock_0                     macrocell97         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_READER:BUART:pollcount_0\/q
Path End       : \UART_READER:BUART:pollcount_1\/main_9
Capture Clock  : \UART_READER:BUART:pollcount_1\/clock_0
Path slack     : 12779p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4544
-------------------------------------   ---- 
End-of-path arrival time (ps)           4544
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:pollcount_0\/clock_0                     macrocell95         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_READER:BUART:pollcount_0\/q       macrocell95   1250   1250   2912  RISE       1
\UART_READER:BUART:pollcount_1\/main_9  macrocell94   3294   4544  12779  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:pollcount_1\/clock_0                     macrocell94         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_READER:BUART:pollcount_0\/q
Path End       : \UART_READER:BUART:pollcount_0\/main_8
Capture Clock  : \UART_READER:BUART:pollcount_0\/clock_0
Path slack     : 12779p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4544
-------------------------------------   ---- 
End-of-path arrival time (ps)           4544
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:pollcount_0\/clock_0                     macrocell95         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_READER:BUART:pollcount_0\/q       macrocell95   1250   1250   2912  RISE       1
\UART_READER:BUART:pollcount_0\/main_8  macrocell95   3294   4544  12779  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:pollcount_0\/clock_0                     macrocell95         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_READER:BUART:rx_status_3\/q
Path End       : \UART_READER:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_READER:BUART:sRX:RxSts\/clock
Path slack     : 12801p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     20333

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7532
-------------------------------------   ---- 
End-of-path arrival time (ps)           7532
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_status_3\/clock_0                     macrocell97         0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\UART_READER:BUART:rx_status_3\/q       macrocell97    1250   1250  12801  RISE       1
\UART_READER:BUART:sRX:RxSts\/status_3  statusicell5   6282   7532  12801  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:sRX:RxSts\/clock                         statusicell5        0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OptSelect:Sync:ctrl_reg\/control_1
Path End       : \UART_1:BUART:rx_last\/main_0
Capture Clock  : \UART_1:BUART:rx_last\/clock_0
Path slack     : 12969p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1250 vs. Clock_4:R#2)   20833
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4354
-------------------------------------   ---- 
End-of-path arrival time (ps)           4354
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OptSelect:Sync:ctrl_reg\/busclk                            controlcell3        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\OptSelect:Sync:ctrl_reg\/control_1  controlcell3   2050   2050   5614  RISE       1
\UART_1:BUART:rx_last\/main_0        macrocell61    2304   4354  12969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_last\/clock_0                             macrocell61         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_READER:BUART:rx_state_0\/q
Path End       : \UART_READER:BUART:rx_state_0\/main_2
Capture Clock  : \UART_READER:BUART:rx_state_0\/clock_0
Path slack     : 12972p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4351
-------------------------------------   ---- 
End-of-path arrival time (ps)           4351
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_state_0\/clock_0                      macrocell88         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_READER:BUART:rx_state_0\/q       macrocell88   1250   1250   3419  RISE       1
\UART_READER:BUART:rx_state_0\/main_2  macrocell88   3101   4351  12972  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_state_0\/clock_0                      macrocell88         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_READER:BUART:rx_state_1\/q
Path End       : \UART_READER:BUART:txn\/main_2
Capture Clock  : \UART_READER:BUART:txn\/clock_0
Path slack     : 13073p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4250
-------------------------------------   ---- 
End-of-path arrival time (ps)           4250
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_state_1\/clock_0                      macrocell87         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\UART_READER:BUART:rx_state_1\/q  macrocell87   1250   1250   3419  RISE       1
\UART_READER:BUART:txn\/main_2    macrocell86   3000   4250  13073  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:txn\/clock_0                             macrocell86         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_READER:BUART:rx_state_1\/q
Path End       : \UART_READER:BUART:rx_state_1\/main_1
Capture Clock  : \UART_READER:BUART:rx_state_1\/clock_0
Path slack     : 13073p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4250
-------------------------------------   ---- 
End-of-path arrival time (ps)           4250
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_state_1\/clock_0                      macrocell87         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_READER:BUART:rx_state_1\/q       macrocell87   1250   1250   3419  RISE       1
\UART_READER:BUART:rx_state_1\/main_1  macrocell87   3000   4250  13073  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_state_1\/clock_0                      macrocell87         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ACS_Rx(0)_SYNC/out
Path End       : \UART_ACS:BUART:rx_status_3\/main_7
Capture Clock  : \UART_ACS:BUART:rx_status_3\/clock_0
Path slack     : 13084p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#625 vs. Clock_5:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4239
-------------------------------------   ---- 
End-of-path arrival time (ps)           4239
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ACS_Rx(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
ACS_Rx(0)_SYNC/out                   synccell      1020   1020   7469  RISE       1
\UART_ACS:BUART:rx_status_3\/main_7  macrocell81   3219   4239  13084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_status_3\/clock_0                       macrocell81         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ACS_Rx(0)_SYNC/out
Path End       : \UART_ACS:BUART:rx_last\/main_0
Capture Clock  : \UART_ACS:BUART:rx_last\/clock_0
Path slack     : 13084p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#625 vs. Clock_5:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4239
-------------------------------------   ---- 
End-of-path arrival time (ps)           4239
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ACS_Rx(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
ACS_Rx(0)_SYNC/out               synccell      1020   1020   7469  RISE       1
\UART_ACS:BUART:rx_last\/main_0  macrocell83   3219   4239  13084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_last\/clock_0                           macrocell83         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_READER:BUART:sCR_SyncCtl:CtrlReg\/control_1
Path End       : \UART_READER:BUART:rx_state_2\/main_0
Capture Clock  : \UART_READER:BUART:rx_state_2\/clock_0
Path slack     : 13477p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:sCR_SyncCtl:CtrlReg\/clock               controlcell5        0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\UART_READER:BUART:sCR_SyncCtl:CtrlReg\/control_1  controlcell5   1210   1210   7149  RISE       1
\UART_READER:BUART:rx_state_2\/main_0              macrocell91    2636   3846  13477  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_state_2\/clock_0                      macrocell91         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_WD0(0)_SYNC/out
Path End       : WD0_dbnc/main_0
Capture Clock  : WD0_dbnc/clock_0
Path slack     : 13994p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#480 vs. Clock_1:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3330
-------------------------------------   ---- 
End-of-path arrival time (ps)           3330
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_WD0(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name             model name   delay     AT  slack  edge  Fanout
-------------------  -----------  -----  -----  -----  ----  ------
Pin_WD0(0)_SYNC/out  synccell      1020   1020  13994  RISE       1
WD0_dbnc/main_0      macrocell63   2310   3330  13994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
WD0_dbnc/clock_0                                           macrocell63         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SW_Rst(0)_SYNC/out
Path End       : \Debtn:DEBOUNCER[0]:d_sync_0\/main_0
Capture Clock  : \Debtn:DEBOUNCER[0]:d_sync_0\/clock_0
Path slack     : 14052p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#65536 vs. Clock_2:R#2)   20833
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3271
-------------------------------------   ---- 
End-of-path arrival time (ps)           3271
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SW_Rst(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
SW_Rst(0)_SYNC/out                    synccell      1020   1020  14052  RISE       1
\Debtn:DEBOUNCER[0]:d_sync_0\/main_0  macrocell99   2251   3271  14052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Debtn:DEBOUNCER[0]:d_sync_0\/clock_0                      macrocell99         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1616_local__SYNC/out
Path End       : \UART_READER:BUART:rx_state_0\/clk_en
Capture Clock  : \UART_READER:BUART:rx_state_0\/clock_0
Path slack     : 14270p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4463
-------------------------------------   ---- 
End-of-path arrival time (ps)           4463
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1616_local__SYNC/clock                                  synccell            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Net_1616_local__SYNC/out               synccell      1020   1020   9646  RISE       1
\UART_READER:BUART:rx_state_0\/clk_en  macrocell88   3443   4463  14270  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_state_0\/clock_0                      macrocell88         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1616_local__SYNC/out
Path End       : \UART_READER:BUART:rx_load_fifo\/clk_en
Capture Clock  : \UART_READER:BUART:rx_load_fifo\/clock_0
Path slack     : 14270p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4463
-------------------------------------   ---- 
End-of-path arrival time (ps)           4463
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1616_local__SYNC/clock                                  synccell            0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Net_1616_local__SYNC/out                 synccell      1020   1020   9646  RISE       1
\UART_READER:BUART:rx_load_fifo\/clk_en  macrocell89   3443   4463  14270  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_load_fifo\/clock_0                    macrocell89         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1616_local__SYNC/out
Path End       : \UART_READER:BUART:rx_last\/clk_en
Capture Clock  : \UART_READER:BUART:rx_last\/clock_0
Path slack     : 14270p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4463
-------------------------------------   ---- 
End-of-path arrival time (ps)           4463
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1616_local__SYNC/clock                                  synccell            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Net_1616_local__SYNC/out            synccell      1020   1020   9646  RISE       1
\UART_READER:BUART:rx_last\/clk_en  macrocell98   3443   4463  14270  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UART_READER:BUART:rx_last\/clock_0                         macrocell98         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \UART_TIMER:TimerUDB:sT8:timerdp:u0\/cs_addr_1
Capture Clock  : \UART_TIMER:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 28238p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7368
-------------------------------------   ---- 
End-of-path arrival time (ps)           7368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell1        0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  28238  RISE       1
\UART_TIMER:TimerUDB:sT8:timerdp:u0\/cs_addr_1            datapathcell1   6158   7368  28238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TIMER:TimerUDB:sT8:timerdp:u0\/clock                 datapathcell1       0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \UART_TIMER:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \UART_TIMER:TimerUDB:rstSts:stsreg\/clock
Path slack     : 28488p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12679
-------------------------------------   ----- 
End-of-path arrival time (ps)           12679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell1        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\UART_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1   1210   1210  28238  RISE       1
\UART_TIMER:TimerUDB:status_tc\/main_0                    macrocell3     5182   6392  28488  RISE       1
\UART_TIMER:TimerUDB:status_tc\/q                         macrocell3     3350   9742  28488  RISE       1
\UART_TIMER:TimerUDB:rstSts:stsreg\/status_0              statusicell1   2937  12679  28488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TIMER:TimerUDB:rstSts:stsreg\/clock                  statusicell1        0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TIMER:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \UART_TIMER:TimerUDB:sT8:timerdp:u0\/cs_addr_0
Capture Clock  : \UART_TIMER:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 29146p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6460
-------------------------------------   ---- 
End-of-path arrival time (ps)           6460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TIMER:TimerUDB:sT8:timerdp:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_TIMER:TimerUDB:sT8:timerdp:u0\/z0_comb    datapathcell1   2290   2290  28965  RISE       1
\UART_TIMER:TimerUDB:sT8:timerdp:u0\/cs_addr_0  datapathcell1   4170   6460  29146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TIMER:TimerUDB:sT8:timerdp:u0\/clock                 datapathcell1       0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:m_state_4\/q
Path End       : \I2C_Master:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \I2C_Master:bI2C_UDB:Shifter:u0\/clock
Path slack     : 132196p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -6010
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         160657

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28461
-------------------------------------   ----- 
End-of-path arrival time (ps)           28461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_state_4\/clock_0                    macrocell105        0      0  RISE       1

Data path
pin name                                        model name      delay     AT   slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:m_state_4\/q               macrocell105     1250   1250  132196  RISE       1
\I2C_Master:bI2C_UDB:cnt_reset\/main_0          macrocell34     15595  16845  132196  RISE       1
\I2C_Master:bI2C_UDB:cnt_reset\/q               macrocell34      3350  20195  132196  RISE       1
\I2C_Master:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell38      2608  22803  132196  RISE       1
\I2C_Master:bI2C_UDB:cs_addr_shifter_0\/q       macrocell38      3350  26153  132196  RISE       1
\I2C_Master:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell10   2308  28461  132196  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:Shifter:u0\/clock                     datapathcell10      0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:m_state_4\/q
Path End       : \I2C_Master:bI2C_UDB:Master:ClkGen:u0\/cs_addr_1
Capture Clock  : \I2C_Master:bI2C_UDB:Master:ClkGen:u0\/clock
Path slack     : 133268p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -4130
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         162537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29269
-------------------------------------   ----- 
End-of-path arrival time (ps)           29269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_state_4\/clock_0                    macrocell105        0      0  RISE       1

Data path
pin name                                          model name      delay     AT   slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:m_state_4\/q                 macrocell105     1250   1250  132196  RISE       1
\I2C_Master:bI2C_UDB:cnt_reset\/main_0            macrocell34     15595  16845  132196  RISE       1
\I2C_Master:bI2C_UDB:cnt_reset\/q                 macrocell34      3350  20195  132196  RISE       1
\I2C_Master:bI2C_UDB:cs_addr_clkgen_1\/main_1     macrocell35      3397  23592  133268  RISE       1
\I2C_Master:bI2C_UDB:cs_addr_clkgen_1\/q          macrocell35      3350  26942  133268  RISE       1
\I2C_Master:bI2C_UDB:Master:ClkGen:u0\/cs_addr_1  datapathcell11   2327  29269  133268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:Master:ClkGen:u0\/clock               datapathcell11      0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:m_state_4\/q
Path End       : \I2C_Master:bI2C_UDB:Shifter:u0\/cs_addr_1
Capture Clock  : \I2C_Master:bI2C_UDB:Shifter:u0\/clock
Path slack     : 135486p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -6010
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         160657

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25171
-------------------------------------   ----- 
End-of-path arrival time (ps)           25171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_state_4\/clock_0                    macrocell105        0      0  RISE       1

Data path
pin name                                        model name      delay     AT   slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:m_state_4\/q               macrocell105     1250   1250  132196  RISE       1
\I2C_Master:bI2C_UDB:cs_addr_shifter_1\/main_1  macrocell37     16740  17990  135486  RISE       1
\I2C_Master:bI2C_UDB:cs_addr_shifter_1\/q       macrocell37      3350  21340  135486  RISE       1
\I2C_Master:bI2C_UDB:Shifter:u0\/cs_addr_1      datapathcell10   3831  25171  135486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:Shifter:u0\/clock                     datapathcell10      0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:m_state_4\/q
Path End       : \I2C_Master:bI2C_UDB:m_state_2\/main_5
Capture Clock  : \I2C_Master:bI2C_UDB:m_state_2\/clock_0
Path slack     : 137184p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25973
-------------------------------------   ----- 
End-of-path arrival time (ps)           25973
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_state_4\/clock_0                    macrocell105        0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:m_state_4\/q             macrocell105   1250   1250  132196  RISE       1
\I2C_Master:bI2C_UDB:m_state_2_split\/main_4  macrocell41   18444  19694  137184  RISE       1
\I2C_Master:bI2C_UDB:m_state_2_split\/q       macrocell41    3350  23044  137184  RISE       1
\I2C_Master:bI2C_UDB:m_state_2\/main_5        macrocell107   2929  25973  137184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_state_2\/clock_0                    macrocell107        0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:m_state_4\/q
Path End       : \I2C_Master:bI2C_UDB:status_3\/main_1
Capture Clock  : \I2C_Master:bI2C_UDB:status_3\/clock_0
Path slack     : 137406p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25751
-------------------------------------   ----- 
End-of-path arrival time (ps)           25751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_state_4\/clock_0                    macrocell105        0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:m_state_4\/q               macrocell105   1250   1250  132196  RISE       1
\I2C_Master:bI2C_UDB:cs_addr_shifter_1\/main_1  macrocell37   16740  17990  135486  RISE       1
\I2C_Master:bI2C_UDB:cs_addr_shifter_1\/q       macrocell37    3350  21340  135486  RISE       1
\I2C_Master:bI2C_UDB:status_3\/main_1           macrocell110   4411  25751  137406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:status_3\/clock_0                     macrocell110        0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:m_state_4\/q
Path End       : \I2C_Master:bI2C_UDB:status_0\/main_1
Capture Clock  : \I2C_Master:bI2C_UDB:status_0\/clock_0
Path slack     : 137406p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25751
-------------------------------------   ----- 
End-of-path arrival time (ps)           25751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_state_4\/clock_0                    macrocell105        0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:m_state_4\/q               macrocell105   1250   1250  132196  RISE       1
\I2C_Master:bI2C_UDB:cs_addr_shifter_1\/main_1  macrocell37   16740  17990  135486  RISE       1
\I2C_Master:bI2C_UDB:cs_addr_shifter_1\/q       macrocell37    3350  21340  135486  RISE       1
\I2C_Master:bI2C_UDB:status_0\/main_1           macrocell113   4411  25751  137406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:status_0\/clock_0                     macrocell113        0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:m_state_4\/q
Path End       : \I2C_Master:bI2C_UDB:lost_arb_reg\/main_0
Capture Clock  : \I2C_Master:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 137406p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25751
-------------------------------------   ----- 
End-of-path arrival time (ps)           25751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_state_4\/clock_0                    macrocell105        0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:m_state_4\/q               macrocell105   1250   1250  132196  RISE       1
\I2C_Master:bI2C_UDB:cs_addr_shifter_1\/main_1  macrocell37   16740  17990  135486  RISE       1
\I2C_Master:bI2C_UDB:cs_addr_shifter_1\/q       macrocell37    3350  21340  135486  RISE       1
\I2C_Master:bI2C_UDB:lost_arb_reg\/main_0       macrocell120   4411  25751  137406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:lost_arb_reg\/clock_0                 macrocell120        0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:m_state_4\/q
Path End       : \I2C_Master:bI2C_UDB:Master:ClkGen:u0\/cs_addr_0
Capture Clock  : \I2C_Master:bI2C_UDB:Master:ClkGen:u0\/clock
Path slack     : 137802p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -4130
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         162537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24735
-------------------------------------   ----- 
End-of-path arrival time (ps)           24735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_state_4\/clock_0                    macrocell105        0      0  RISE       1

Data path
pin name                                          model name      delay     AT   slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:m_state_4\/q                 macrocell105     1250   1250  132196  RISE       1
\I2C_Master:bI2C_UDB:cs_addr_clkgen_0\/main_1     macrocell36     15595  16845  137802  RISE       1
\I2C_Master:bI2C_UDB:cs_addr_clkgen_0\/q          macrocell36      3350  20195  137802  RISE       1
\I2C_Master:bI2C_UDB:Master:ClkGen:u0\/cs_addr_0  datapathcell11   4540  24735  137802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:Master:ClkGen:u0\/clock               datapathcell11      0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:m_state_4\/q
Path End       : \I2C_Master:bI2C_UDB:clkgen_tc1_reg\/main_2
Capture Clock  : \I2C_Master:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 139565p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23592
-------------------------------------   ----- 
End-of-path arrival time (ps)           23592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_state_4\/clock_0                    macrocell105        0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:m_state_4\/q            macrocell105   1250   1250  132196  RISE       1
\I2C_Master:bI2C_UDB:cnt_reset\/main_0       macrocell34   15595  16845  132196  RISE       1
\I2C_Master:bI2C_UDB:cnt_reset\/q            macrocell34    3350  20195  132196  RISE       1
\I2C_Master:bI2C_UDB:clkgen_tc1_reg\/main_2  macrocell119   3397  23592  139565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:clkgen_tc1_reg\/clock_0               macrocell119        0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:m_state_4\/q
Path End       : \I2C_Master:Net_643_3\/main_8
Capture Clock  : \I2C_Master:Net_643_3\/clock_0
Path slack     : 139565p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23592
-------------------------------------   ----- 
End-of-path arrival time (ps)           23592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_state_4\/clock_0                    macrocell105        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:m_state_4\/q       macrocell105   1250   1250  132196  RISE       1
\I2C_Master:bI2C_UDB:cnt_reset\/main_0  macrocell34   15595  16845  132196  RISE       1
\I2C_Master:bI2C_UDB:cnt_reset\/q       macrocell34    3350  20195  132196  RISE       1
\I2C_Master:Net_643_3\/main_8           macrocell125   3397  23592  139565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:Net_643_3\/clock_0                             macrocell125        0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:m_state_4\/q
Path End       : \I2C_Master:bI2C_UDB:m_state_4\/main_6
Capture Clock  : \I2C_Master:bI2C_UDB:m_state_4\/clock_0
Path slack     : 140070p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23087
-------------------------------------   ----- 
End-of-path arrival time (ps)           23087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_state_4\/clock_0                    macrocell105        0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:m_state_4\/q             macrocell105   1250   1250  132196  RISE       1
\I2C_Master:bI2C_UDB:m_state_4_split\/main_4  macrocell68   11689  12939  140070  RISE       1
\I2C_Master:bI2C_UDB:m_state_4_split\/q       macrocell68    3350  16289  140070  RISE       1
\I2C_Master:bI2C_UDB:m_state_4\/main_6        macrocell105   6798  23087  140070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_state_4\/clock_0                    macrocell105        0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:m_state_1\/q
Path End       : \I2C_Master:bI2C_UDB:m_state_0\/main_8
Capture Clock  : \I2C_Master:bI2C_UDB:m_state_0\/clock_0
Path slack     : 140419p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22737
-------------------------------------   ----- 
End-of-path arrival time (ps)           22737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_state_1\/clock_0                    macrocell108        0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:m_state_1\/q             macrocell108   1250   1250  140419  RISE       1
\I2C_Master:bI2C_UDB:m_state_0_split\/main_7  macrocell40   12129  13379  140419  RISE       1
\I2C_Master:bI2C_UDB:m_state_0_split\/q       macrocell40    3350  16729  140419  RISE       1
\I2C_Master:bI2C_UDB:m_state_0\/main_8        macrocell109   6008  22737  140419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_state_0\/clock_0                    macrocell109        0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:m_state_4\/q
Path End       : \I2C_Master:Net_643_3\/main_1
Capture Clock  : \I2C_Master:Net_643_3\/clock_0
Path slack     : 145167p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17990
-------------------------------------   ----- 
End-of-path arrival time (ps)           17990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_state_4\/clock_0                    macrocell105        0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:m_state_4\/q  macrocell105   1250   1250  132196  RISE       1
\I2C_Master:Net_643_3\/main_1      macrocell125  16740  17990  145167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:Net_643_3\/clock_0                             macrocell125        0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:m_state_4\/q
Path End       : \I2C_Master:bI2C_UDB:m_state_3\/main_4
Capture Clock  : \I2C_Master:bI2C_UDB:m_state_3\/clock_0
Path slack     : 145167p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17990
-------------------------------------   ----- 
End-of-path arrival time (ps)           17990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_state_4\/clock_0                    macrocell105        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:m_state_4\/q       macrocell105   1250   1250  132196  RISE       1
\I2C_Master:bI2C_UDB:m_state_3\/main_4  macrocell106  16740  17990  145167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_state_3\/clock_0                    macrocell106        0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:m_state_4\/q
Path End       : \I2C_Master:bI2C_UDB:m_state_1\/main_1
Capture Clock  : \I2C_Master:bI2C_UDB:m_state_1\/clock_0
Path slack     : 145306p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17851
-------------------------------------   ----- 
End-of-path arrival time (ps)           17851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_state_4\/clock_0                    macrocell105        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:m_state_4\/q       macrocell105   1250   1250  132196  RISE       1
\I2C_Master:bI2C_UDB:m_state_1\/main_1  macrocell108  16601  17851  145306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_state_1\/clock_0                    macrocell108        0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:m_state_4\/q
Path End       : \I2C_Master:bI2C_UDB:status_2\/main_1
Capture Clock  : \I2C_Master:bI2C_UDB:status_2\/clock_0
Path slack     : 146224p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16933
-------------------------------------   ----- 
End-of-path arrival time (ps)           16933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_state_4\/clock_0                    macrocell105        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:m_state_4\/q      macrocell105   1250   1250  132196  RISE       1
\I2C_Master:bI2C_UDB:status_2\/main_1  macrocell111  15683  16933  146224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:status_2\/clock_0                     macrocell111        0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:m_state_4\/q
Path End       : \I2C_Master:bI2C_UDB:status_1\/main_1
Capture Clock  : \I2C_Master:bI2C_UDB:status_1\/clock_0
Path slack     : 146224p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16933
-------------------------------------   ----- 
End-of-path arrival time (ps)           16933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_state_4\/clock_0                    macrocell105        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:m_state_4\/q      macrocell105   1250   1250  132196  RISE       1
\I2C_Master:bI2C_UDB:status_1\/main_1  macrocell112  15683  16933  146224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:status_1\/clock_0                     macrocell112        0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:m_reset\/q
Path End       : \I2C_Master:bI2C_UDB:m_state_4\/main_5
Capture Clock  : \I2C_Master:bI2C_UDB:m_state_4\/clock_0
Path slack     : 148002p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15155
-------------------------------------   ----- 
End-of-path arrival time (ps)           15155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_reset\/clock_0                      macrocell127        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:m_reset\/q         macrocell127   1250   1250  141006  RISE       1
\I2C_Master:bI2C_UDB:m_state_4\/main_5  macrocell105  13905  15155  148002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_state_4\/clock_0                    macrocell105        0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:m_reset\/q
Path End       : \I2C_Master:sda_x_wire\/main_8
Capture Clock  : \I2C_Master:sda_x_wire\/clock_0
Path slack     : 148002p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15155
-------------------------------------   ----- 
End-of-path arrival time (ps)           15155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_reset\/clock_0                      macrocell127        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:m_reset\/q  macrocell127   1250   1250  141006  RISE       1
\I2C_Master:sda_x_wire\/main_8   macrocell126  13905  15155  148002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:sda_x_wire\/clock_0                            macrocell126        0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:m_state_1\/q
Path End       : \I2C_Master:bI2C_UDB:m_state_4\/main_3
Capture Clock  : \I2C_Master:bI2C_UDB:m_state_4\/clock_0
Path slack     : 148911p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14246
-------------------------------------   ----- 
End-of-path arrival time (ps)           14246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_state_1\/clock_0                    macrocell108        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:m_state_1\/q       macrocell108   1250   1250  140419  RISE       1
\I2C_Master:bI2C_UDB:m_state_4\/main_3  macrocell105  12996  14246  148911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_state_4\/clock_0                    macrocell105        0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:m_state_1\/q
Path End       : \I2C_Master:sda_x_wire\/main_6
Capture Clock  : \I2C_Master:sda_x_wire\/clock_0
Path slack     : 148911p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14246
-------------------------------------   ----- 
End-of-path arrival time (ps)           14246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_state_1\/clock_0                    macrocell108        0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:m_state_1\/q  macrocell108   1250   1250  140419  RISE       1
\I2C_Master:sda_x_wire\/main_6     macrocell126  12996  14246  148911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:sda_x_wire\/clock_0                            macrocell126        0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:m_state_2\/q
Path End       : \I2C_Master:bI2C_UDB:status_2\/main_3
Capture Clock  : \I2C_Master:bI2C_UDB:status_2\/clock_0
Path slack     : 149133p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14023
-------------------------------------   ----- 
End-of-path arrival time (ps)           14023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_state_2\/clock_0                    macrocell107        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:m_state_2\/q      macrocell107   1250   1250  136908  RISE       1
\I2C_Master:bI2C_UDB:status_2\/main_3  macrocell111  12773  14023  149133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:status_2\/clock_0                     macrocell111        0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:m_state_2\/q
Path End       : \I2C_Master:bI2C_UDB:status_1\/main_3
Capture Clock  : \I2C_Master:bI2C_UDB:status_1\/clock_0
Path slack     : 149133p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14023
-------------------------------------   ----- 
End-of-path arrival time (ps)           14023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_state_2\/clock_0                    macrocell107        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:m_state_2\/q      macrocell107   1250   1250  136908  RISE       1
\I2C_Master:bI2C_UDB:status_1\/main_3  macrocell112  12773  14023  149133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:status_1\/clock_0                     macrocell112        0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:m_state_2\/q
Path End       : \I2C_Master:Net_643_3\/main_3
Capture Clock  : \I2C_Master:Net_643_3\/clock_0
Path slack     : 149432p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13724
-------------------------------------   ----- 
End-of-path arrival time (ps)           13724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_state_2\/clock_0                    macrocell107        0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:m_state_2\/q  macrocell107   1250   1250  136908  RISE       1
\I2C_Master:Net_643_3\/main_3      macrocell125  12474  13724  149432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:Net_643_3\/clock_0                             macrocell125        0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:m_state_1\/q
Path End       : \I2C_Master:bI2C_UDB:m_state_0\/main_4
Capture Clock  : \I2C_Master:bI2C_UDB:m_state_0\/clock_0
Path slack     : 149832p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13325
-------------------------------------   ----- 
End-of-path arrival time (ps)           13325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_state_1\/clock_0                    macrocell108        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:m_state_1\/q       macrocell108   1250   1250  140419  RISE       1
\I2C_Master:bI2C_UDB:m_state_0\/main_4  macrocell109  12075  13325  149832  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_state_0\/clock_0                    macrocell109        0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:m_state_2\/q
Path End       : \I2C_Master:bI2C_UDB:m_state_3\/main_6
Capture Clock  : \I2C_Master:bI2C_UDB:m_state_3\/clock_0
Path slack     : 150005p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13151
-------------------------------------   ----- 
End-of-path arrival time (ps)           13151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_state_2\/clock_0                    macrocell107        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:m_state_2\/q       macrocell107   1250   1250  136908  RISE       1
\I2C_Master:bI2C_UDB:m_state_3\/main_6  macrocell106  11901  13151  150005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_state_3\/clock_0                    macrocell106        0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:m_state_2\/q
Path End       : \I2C_Master:bI2C_UDB:status_3\/main_4
Capture Clock  : \I2C_Master:bI2C_UDB:status_3\/clock_0
Path slack     : 150047p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13110
-------------------------------------   ----- 
End-of-path arrival time (ps)           13110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_state_2\/clock_0                    macrocell107        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:m_state_2\/q      macrocell107   1250   1250  136908  RISE       1
\I2C_Master:bI2C_UDB:status_3\/main_4  macrocell110  11860  13110  150047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:status_3\/clock_0                     macrocell110        0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:m_state_2\/q
Path End       : \I2C_Master:bI2C_UDB:status_0\/main_4
Capture Clock  : \I2C_Master:bI2C_UDB:status_0\/clock_0
Path slack     : 150047p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13110
-------------------------------------   ----- 
End-of-path arrival time (ps)           13110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_state_2\/clock_0                    macrocell107        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:m_state_2\/q      macrocell107   1250   1250  136908  RISE       1
\I2C_Master:bI2C_UDB:status_0\/main_4  macrocell113  11860  13110  150047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:status_0\/clock_0                     macrocell113        0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:m_state_2\/q
Path End       : \I2C_Master:bI2C_UDB:m_state_1\/main_3
Capture Clock  : \I2C_Master:bI2C_UDB:m_state_1\/clock_0
Path slack     : 150138p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13019
-------------------------------------   ----- 
End-of-path arrival time (ps)           13019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_state_2\/clock_0                    macrocell107        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:m_state_2\/q       macrocell107   1250   1250  136908  RISE       1
\I2C_Master:bI2C_UDB:m_state_1\/main_3  macrocell108  11769  13019  150138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_state_1\/clock_0                    macrocell108        0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:m_state_4\/q
Path End       : \I2C_Master:bI2C_UDB:status_3\/main_2
Capture Clock  : \I2C_Master:bI2C_UDB:status_3\/clock_0
Path slack     : 150230p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12926
-------------------------------------   ----- 
End-of-path arrival time (ps)           12926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_state_4\/clock_0                    macrocell105        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:m_state_4\/q      macrocell105   1250   1250  132196  RISE       1
\I2C_Master:bI2C_UDB:status_3\/main_2  macrocell110  11676  12926  150230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:status_3\/clock_0                     macrocell110        0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:m_state_4\/q
Path End       : \I2C_Master:bI2C_UDB:status_0\/main_2
Capture Clock  : \I2C_Master:bI2C_UDB:status_0\/clock_0
Path slack     : 150230p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12926
-------------------------------------   ----- 
End-of-path arrival time (ps)           12926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_state_4\/clock_0                    macrocell105        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:m_state_4\/q      macrocell105   1250   1250  132196  RISE       1
\I2C_Master:bI2C_UDB:status_0\/main_2  macrocell113  11676  12926  150230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:status_0\/clock_0                     macrocell113        0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:m_state_0\/q
Path End       : \I2C_Master:Net_643_3\/main_5
Capture Clock  : \I2C_Master:Net_643_3\/clock_0
Path slack     : 150238p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12919
-------------------------------------   ----- 
End-of-path arrival time (ps)           12919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_state_0\/clock_0                    macrocell109        0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:m_state_0\/q  macrocell109   1250   1250  139079  RISE       1
\I2C_Master:Net_643_3\/main_5      macrocell125  11669  12919  150238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:Net_643_3\/clock_0                             macrocell125        0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:m_reset\/q
Path End       : \I2C_Master:bI2C_UDB:m_state_2\/main_3
Capture Clock  : \I2C_Master:bI2C_UDB:m_state_2\/clock_0
Path slack     : 150370p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12787
-------------------------------------   ----- 
End-of-path arrival time (ps)           12787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_reset\/clock_0                      macrocell127        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:m_reset\/q         macrocell127   1250   1250  141006  RISE       1
\I2C_Master:bI2C_UDB:m_state_2\/main_3  macrocell107  11537  12787  150370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_state_2\/clock_0                    macrocell107        0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:m_reset\/q
Path End       : \I2C_Master:bI2C_UDB:m_state_0\/main_6
Capture Clock  : \I2C_Master:bI2C_UDB:m_state_0\/clock_0
Path slack     : 150370p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12787
-------------------------------------   ----- 
End-of-path arrival time (ps)           12787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_reset\/clock_0                      macrocell127        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:m_reset\/q         macrocell127   1250   1250  141006  RISE       1
\I2C_Master:bI2C_UDB:m_state_0\/main_6  macrocell109  11537  12787  150370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_state_0\/clock_0                    macrocell109        0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C_Master:bI2C_UDB:m_state_0\/main_0
Capture Clock  : \I2C_Master:bI2C_UDB:m_state_0\/clock_0
Path slack     : 150654p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12502
-------------------------------------   ----- 
End-of-path arrival time (ps)           12502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:Shifter:u0\/clock                     datapathcell10      0      0  RISE       1

Data path
pin name                                           model name      delay     AT   slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell10   3580   3580  143877  RISE       1
\I2C_Master:bI2C_UDB:m_state_0\/main_0             macrocell109     8922  12502  150654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_state_0\/clock_0                    macrocell109        0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:m_state_0\/q
Path End       : \I2C_Master:bI2C_UDB:m_state_3\/main_8
Capture Clock  : \I2C_Master:bI2C_UDB:m_state_3\/clock_0
Path slack     : 150784p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12373
-------------------------------------   ----- 
End-of-path arrival time (ps)           12373
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_state_0\/clock_0                    macrocell109        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:m_state_0\/q       macrocell109   1250   1250  139079  RISE       1
\I2C_Master:bI2C_UDB:m_state_3\/main_8  macrocell106  11123  12373  150784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_state_3\/clock_0                    macrocell106        0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:SyncCtl:CtrlReg\/control_4
Path End       : \I2C_Master:bI2C_UDB:m_state_4\/main_0
Capture Clock  : \I2C_Master:bI2C_UDB:m_state_4\/clock_0
Path slack     : 152180p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10976
-------------------------------------   ----- 
End-of-path arrival time (ps)           10976
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:SyncCtl:CtrlReg\/clock                controlcell8        0      0  RISE       1

Data path
pin name                                         model name    delay     AT   slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:SyncCtl:CtrlReg\/control_4  controlcell8   1210   1210  145642  RISE       1
\I2C_Master:bI2C_UDB:m_state_4\/main_0           macrocell105   9766  10976  152180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_state_4\/clock_0                    macrocell105        0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:SyncCtl:CtrlReg\/control_4
Path End       : \I2C_Master:sda_x_wire\/main_1
Capture Clock  : \I2C_Master:sda_x_wire\/clock_0
Path slack     : 152180p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10976
-------------------------------------   ----- 
End-of-path arrival time (ps)           10976
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:SyncCtl:CtrlReg\/clock                controlcell8        0      0  RISE       1

Data path
pin name                                         model name    delay     AT   slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:SyncCtl:CtrlReg\/control_4  controlcell8   1210   1210  145642  RISE       1
\I2C_Master:sda_x_wire\/main_1                   macrocell126   9766  10976  152180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:sda_x_wire\/clock_0                            macrocell126        0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:lost_arb_reg\/q
Path End       : \I2C_Master:sda_x_wire\/main_9
Capture Clock  : \I2C_Master:sda_x_wire\/clock_0
Path slack     : 152307p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10850
-------------------------------------   ----- 
End-of-path arrival time (ps)           10850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:lost_arb_reg\/clock_0                 macrocell120        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:lost_arb_reg\/q  macrocell120   1250   1250  143145  RISE       1
\I2C_Master:sda_x_wire\/main_9        macrocell126   9600  10850  152307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:sda_x_wire\/clock_0                            macrocell126        0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:m_state_3\/q
Path End       : \I2C_Master:sda_x_wire\/main_4
Capture Clock  : \I2C_Master:sda_x_wire\/clock_0
Path slack     : 152669p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10488
-------------------------------------   ----- 
End-of-path arrival time (ps)           10488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_state_3\/clock_0                    macrocell106        0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:m_state_3\/q  macrocell106   1250   1250  143121  RISE       1
\I2C_Master:sda_x_wire\/main_4     macrocell126   9238  10488  152669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:sda_x_wire\/clock_0                            macrocell126        0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:m_reset\/q
Path End       : \I2C_Master:bI2C_UDB:m_state_1\/main_6
Capture Clock  : \I2C_Master:bI2C_UDB:m_state_1\/clock_0
Path slack     : 152972p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10184
-------------------------------------   ----- 
End-of-path arrival time (ps)           10184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_reset\/clock_0                      macrocell127        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:m_reset\/q         macrocell127   1250   1250  141006  RISE       1
\I2C_Master:bI2C_UDB:m_state_1\/main_6  macrocell108   8934  10184  152972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_state_1\/clock_0                    macrocell108        0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:Shifter:u0\/so_comb
Path End       : \I2C_Master:sda_x_wire\/main_2
Capture Clock  : \I2C_Master:sda_x_wire\/clock_0
Path slack     : 152997p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10159
-------------------------------------   ----- 
End-of-path arrival time (ps)           10159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:Shifter:u0\/clock                     datapathcell10      0      0  RISE       1

Data path
pin name                                  model name      delay     AT   slack  edge  Fanout
----------------------------------------  --------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:Shifter:u0\/so_comb  datapathcell10   2520   2520  152997  RISE       1
\I2C_Master:sda_x_wire\/main_2            macrocell126     7639  10159  152997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:sda_x_wire\/clock_0                            macrocell126        0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:m_state_1\/q
Path End       : \I2C_Master:bI2C_UDB:m_state_3\/main_7
Capture Clock  : \I2C_Master:bI2C_UDB:m_state_3\/clock_0
Path slack     : 153371p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9786
-------------------------------------   ---- 
End-of-path arrival time (ps)           9786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_state_1\/clock_0                    macrocell108        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:m_state_1\/q       macrocell108   1250   1250  140419  RISE       1
\I2C_Master:bI2C_UDB:m_state_3\/main_7  macrocell106   8536   9786  153371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_state_3\/clock_0                    macrocell106        0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:m_state_1\/q
Path End       : \I2C_Master:Net_643_3\/main_4
Capture Clock  : \I2C_Master:Net_643_3\/clock_0
Path slack     : 153373p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9783
-------------------------------------   ---- 
End-of-path arrival time (ps)           9783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_state_1\/clock_0                    macrocell108        0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:m_state_1\/q  macrocell108   1250   1250  140419  RISE       1
\I2C_Master:Net_643_3\/main_4      macrocell125   8533   9783  153373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:Net_643_3\/clock_0                             macrocell125        0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:m_state_1\/q
Path End       : \I2C_Master:bI2C_UDB:status_3\/main_5
Capture Clock  : \I2C_Master:bI2C_UDB:status_3\/clock_0
Path slack     : 153467p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9690
-------------------------------------   ---- 
End-of-path arrival time (ps)           9690
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_state_1\/clock_0                    macrocell108        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:m_state_1\/q      macrocell108   1250   1250  140419  RISE       1
\I2C_Master:bI2C_UDB:status_3\/main_5  macrocell110   8440   9690  153467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:status_3\/clock_0                     macrocell110        0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:m_state_1\/q
Path End       : \I2C_Master:bI2C_UDB:status_0\/main_5
Capture Clock  : \I2C_Master:bI2C_UDB:status_0\/clock_0
Path slack     : 153467p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9690
-------------------------------------   ---- 
End-of-path arrival time (ps)           9690
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_state_1\/clock_0                    macrocell108        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:m_state_1\/q      macrocell108   1250   1250  140419  RISE       1
\I2C_Master:bI2C_UDB:status_0\/main_5  macrocell113   8440   9690  153467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:status_0\/clock_0                     macrocell113        0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_Master:bI2C_UDB:m_state_2\/main_4
Capture Clock  : \I2C_Master:bI2C_UDB:m_state_2\/clock_0
Path slack     : 153526p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9631
-------------------------------------   ---- 
End-of-path arrival time (ps)           9631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:clkgen_tc1_reg\/clock_0               macrocell119        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:clkgen_tc1_reg\/q  macrocell119   1250   1250  142848  RISE       1
\I2C_Master:bI2C_UDB:m_state_2\/main_4  macrocell107   8381   9631  153526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_state_2\/clock_0                    macrocell107        0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_Master:bI2C_UDB:m_state_0\/main_7
Capture Clock  : \I2C_Master:bI2C_UDB:m_state_0\/clock_0
Path slack     : 153526p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9631
-------------------------------------   ---- 
End-of-path arrival time (ps)           9631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:clkgen_tc1_reg\/clock_0               macrocell119        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:clkgen_tc1_reg\/q  macrocell119   1250   1250  142848  RISE       1
\I2C_Master:bI2C_UDB:m_state_0\/main_7  macrocell109   8381   9631  153526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_state_0\/clock_0                    macrocell109        0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C_Master:bI2C_UDB:m_state_3\/main_3
Capture Clock  : \I2C_Master:bI2C_UDB:m_state_3\/clock_0
Path slack     : 153558p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9599
-------------------------------------   ---- 
End-of-path arrival time (ps)           9599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:Shifter:u0\/clock                     datapathcell10      0      0  RISE       1

Data path
pin name                                           model name      delay     AT   slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell10   3580   3580  143877  RISE       1
\I2C_Master:bI2C_UDB:m_state_3\/main_3             macrocell106     6019   9599  153558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_state_3\/clock_0                    macrocell106        0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:m_state_3\/q
Path End       : \I2C_Master:bI2C_UDB:m_state_2\/main_1
Capture Clock  : \I2C_Master:bI2C_UDB:m_state_2\/clock_0
Path slack     : 153588p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9569
-------------------------------------   ---- 
End-of-path arrival time (ps)           9569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_state_3\/clock_0                    macrocell106        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:m_state_3\/q       macrocell106   1250   1250  143121  RISE       1
\I2C_Master:bI2C_UDB:m_state_2\/main_1  macrocell107   8319   9569  153588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_state_2\/clock_0                    macrocell107        0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:m_state_3\/q
Path End       : \I2C_Master:bI2C_UDB:m_state_0\/main_2
Capture Clock  : \I2C_Master:bI2C_UDB:m_state_0\/clock_0
Path slack     : 153588p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9569
-------------------------------------   ---- 
End-of-path arrival time (ps)           9569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_state_3\/clock_0                    macrocell106        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:m_state_3\/q       macrocell106   1250   1250  143121  RISE       1
\I2C_Master:bI2C_UDB:m_state_0\/main_2  macrocell109   8319   9569  153588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_state_0\/clock_0                    macrocell109        0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:m_state_0\/q
Path End       : \I2C_Master:bI2C_UDB:status_3\/main_6
Capture Clock  : \I2C_Master:bI2C_UDB:status_3\/clock_0
Path slack     : 153597p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9560
-------------------------------------   ---- 
End-of-path arrival time (ps)           9560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_state_0\/clock_0                    macrocell109        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:m_state_0\/q      macrocell109   1250   1250  139079  RISE       1
\I2C_Master:bI2C_UDB:status_3\/main_6  macrocell110   8310   9560  153597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:status_3\/clock_0                     macrocell110        0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:m_reset\/q
Path End       : \I2C_Master:bI2C_UDB:m_state_3\/main_9
Capture Clock  : \I2C_Master:bI2C_UDB:m_state_3\/clock_0
Path slack     : 153874p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9283
-------------------------------------   ---- 
End-of-path arrival time (ps)           9283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_reset\/clock_0                      macrocell127        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:m_reset\/q         macrocell127   1250   1250  141006  RISE       1
\I2C_Master:bI2C_UDB:m_state_3\/main_9  macrocell106   8033   9283  153874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_state_3\/clock_0                    macrocell106        0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:m_reset\/q
Path End       : \I2C_Master:bI2C_UDB:bus_busy_reg\/main_5
Capture Clock  : \I2C_Master:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 153890p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9266
-------------------------------------   ---- 
End-of-path arrival time (ps)           9266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_reset\/clock_0                      macrocell127        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:m_reset\/q            macrocell127   1250   1250  141006  RISE       1
\I2C_Master:bI2C_UDB:bus_busy_reg\/main_5  macrocell123   8016   9266  153890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:bus_busy_reg\/clock_0                 macrocell123        0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:m_reset\/q
Path End       : \I2C_Master:bI2C_UDB:status_2\/main_6
Capture Clock  : \I2C_Master:bI2C_UDB:status_2\/clock_0
Path slack     : 153899p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9258
-------------------------------------   ---- 
End-of-path arrival time (ps)           9258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_reset\/clock_0                      macrocell127        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:m_reset\/q        macrocell127   1250   1250  141006  RISE       1
\I2C_Master:bI2C_UDB:status_2\/main_6  macrocell111   8008   9258  153899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:status_2\/clock_0                     macrocell111        0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:m_reset\/q
Path End       : \I2C_Master:bI2C_UDB:status_1\/main_6
Capture Clock  : \I2C_Master:bI2C_UDB:status_1\/clock_0
Path slack     : 153899p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9258
-------------------------------------   ---- 
End-of-path arrival time (ps)           9258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_reset\/clock_0                      macrocell127        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:m_reset\/q        macrocell127   1250   1250  141006  RISE       1
\I2C_Master:bI2C_UDB:status_1\/main_6  macrocell112   8008   9258  153899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:status_1\/clock_0                     macrocell112        0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:m_state_0\/q
Path End       : \I2C_Master:bI2C_UDB:m_state_1\/main_5
Capture Clock  : \I2C_Master:bI2C_UDB:m_state_1\/clock_0
Path slack     : 154027p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9130
-------------------------------------   ---- 
End-of-path arrival time (ps)           9130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_state_0\/clock_0                    macrocell109        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:m_state_0\/q       macrocell109   1250   1250  139079  RISE       1
\I2C_Master:bI2C_UDB:m_state_1\/main_5  macrocell108   7880   9130  154027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_state_1\/clock_0                    macrocell108        0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C_Master:bI2C_UDB:m_state_1\/main_0
Capture Clock  : \I2C_Master:bI2C_UDB:m_state_1\/clock_0
Path slack     : 154084p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9072
-------------------------------------   ---- 
End-of-path arrival time (ps)           9072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:Shifter:u0\/clock                     datapathcell10      0      0  RISE       1

Data path
pin name                                           model name      delay     AT   slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell10   3580   3580  143877  RISE       1
\I2C_Master:bI2C_UDB:m_state_1\/main_0             macrocell108     5492   9072  154084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_state_1\/clock_0                    macrocell108        0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_Master:bI2C_UDB:m_state_1\/main_7
Capture Clock  : \I2C_Master:bI2C_UDB:m_state_1\/clock_0
Path slack     : 154698p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8459
-------------------------------------   ---- 
End-of-path arrival time (ps)           8459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:clkgen_tc1_reg\/clock_0               macrocell119        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:clkgen_tc1_reg\/q  macrocell119   1250   1250  142848  RISE       1
\I2C_Master:bI2C_UDB:m_state_1\/main_7  macrocell108   7209   8459  154698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_state_1\/clock_0                    macrocell108        0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:m_reset\/q
Path End       : \I2C_Master:bI2C_UDB:clkgen_tc1_reg\/main_1
Capture Clock  : \I2C_Master:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 154714p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8442
-------------------------------------   ---- 
End-of-path arrival time (ps)           8442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_reset\/clock_0                      macrocell127        0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:m_reset\/q              macrocell127   1250   1250  141006  RISE       1
\I2C_Master:bI2C_UDB:clkgen_tc1_reg\/main_1  macrocell119   7192   8442  154714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:clkgen_tc1_reg\/clock_0               macrocell119        0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:m_reset\/q
Path End       : \I2C_Master:Net_643_3\/main_6
Capture Clock  : \I2C_Master:Net_643_3\/clock_0
Path slack     : 154714p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8442
-------------------------------------   ---- 
End-of-path arrival time (ps)           8442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_reset\/clock_0                      macrocell127        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:m_reset\/q  macrocell127   1250   1250  141006  RISE       1
\I2C_Master:Net_643_3\/main_6    macrocell125   7192   8442  154714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:Net_643_3\/clock_0                             macrocell125        0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:clkgen_tc2_reg\/q
Path End       : \I2C_Master:sda_x_wire\/main_10
Capture Clock  : \I2C_Master:sda_x_wire\/clock_0
Path slack     : 154927p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8229
-------------------------------------   ---- 
End-of-path arrival time (ps)           8229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:clkgen_tc2_reg\/clock_0               macrocell122        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:clkgen_tc2_reg\/q  macrocell122   1250   1250  154927  RISE       1
\I2C_Master:sda_x_wire\/main_10         macrocell126   6979   8229  154927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:sda_x_wire\/clock_0                            macrocell126        0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:m_state_0\/q
Path End       : \I2C_Master:bI2C_UDB:status_2\/main_5
Capture Clock  : \I2C_Master:bI2C_UDB:status_2\/clock_0
Path slack     : 154945p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8212
-------------------------------------   ---- 
End-of-path arrival time (ps)           8212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_state_0\/clock_0                    macrocell109        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:m_state_0\/q      macrocell109   1250   1250  139079  RISE       1
\I2C_Master:bI2C_UDB:status_2\/main_5  macrocell111   6962   8212  154945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:status_2\/clock_0                     macrocell111        0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:m_state_0\/q
Path End       : \I2C_Master:bI2C_UDB:status_1\/main_5
Capture Clock  : \I2C_Master:bI2C_UDB:status_1\/clock_0
Path slack     : 154945p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8212
-------------------------------------   ---- 
End-of-path arrival time (ps)           8212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_state_0\/clock_0                    macrocell109        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:m_state_0\/q      macrocell109   1250   1250  139079  RISE       1
\I2C_Master:bI2C_UDB:status_1\/main_5  macrocell112   6962   8212  154945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:status_1\/clock_0                     macrocell112        0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:scl_in_reg\/q
Path End       : \I2C_Master:bI2C_UDB:StsReg\/status_5
Capture Clock  : \I2C_Master:bI2C_UDB:StsReg\/clock
Path slack     : 155560p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                             -500
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10606
-------------------------------------   ----- 
End-of-path arrival time (ps)           10606
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:scl_in_reg\/clock_0                   macrocell114        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:scl_in_reg\/q     macrocell114   1250   1250  145021  RISE       1
\I2C_Master:bI2C_UDB:status_5\/main_0  macrocell32    3702   4952  155560  RISE       1
\I2C_Master:bI2C_UDB:status_5\/q       macrocell32    3350   8302  155560  RISE       1
\I2C_Master:bI2C_UDB:StsReg\/status_5  statusicell8   2304  10606  155560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:StsReg\/clock                         statusicell8        0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_Master:bI2C_UDB:status_1\/main_7
Capture Clock  : \I2C_Master:bI2C_UDB:status_1\/clock_0
Path slack     : 155619p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7538
-------------------------------------   ---- 
End-of-path arrival time (ps)           7538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:clkgen_tc1_reg\/clock_0               macrocell119        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:clkgen_tc1_reg\/q  macrocell119   1250   1250  142848  RISE       1
\I2C_Master:bI2C_UDB:status_1\/main_7   macrocell112   6288   7538  155619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:status_1\/clock_0                     macrocell112        0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:m_state_2\/q
Path End       : \I2C_Master:bI2C_UDB:m_state_2\/main_2
Capture Clock  : \I2C_Master:bI2C_UDB:m_state_2\/clock_0
Path slack     : 155649p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7508
-------------------------------------   ---- 
End-of-path arrival time (ps)           7508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_state_2\/clock_0                    macrocell107        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:m_state_2\/q       macrocell107   1250   1250  136908  RISE       1
\I2C_Master:bI2C_UDB:m_state_2\/main_2  macrocell107   6258   7508  155649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_state_2\/clock_0                    macrocell107        0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:m_state_2\/q
Path End       : \I2C_Master:bI2C_UDB:m_state_0\/main_3
Capture Clock  : \I2C_Master:bI2C_UDB:m_state_0\/clock_0
Path slack     : 155649p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7508
-------------------------------------   ---- 
End-of-path arrival time (ps)           7508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_state_2\/clock_0                    macrocell107        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:m_state_2\/q       macrocell107   1250   1250  136908  RISE       1
\I2C_Master:bI2C_UDB:m_state_0\/main_3  macrocell109   6258   7508  155649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_state_0\/clock_0                    macrocell109        0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:status_3\/q
Path End       : \I2C_Master:bI2C_UDB:status_3\/main_0
Capture Clock  : \I2C_Master:bI2C_UDB:status_3\/clock_0
Path slack     : 155651p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7506
-------------------------------------   ---- 
End-of-path arrival time (ps)           7506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:status_3\/clock_0                     macrocell110        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:status_3\/q       macrocell110   1250   1250  155651  RISE       1
\I2C_Master:bI2C_UDB:status_3\/main_0  macrocell110   6256   7506  155651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:status_3\/clock_0                     macrocell110        0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:lost_arb_reg\/q
Path End       : \I2C_Master:bI2C_UDB:m_state_3\/main_11
Capture Clock  : \I2C_Master:bI2C_UDB:m_state_3\/clock_0
Path slack     : 155720p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7436
-------------------------------------   ---- 
End-of-path arrival time (ps)           7436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:lost_arb_reg\/clock_0                 macrocell120        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:lost_arb_reg\/q     macrocell120   1250   1250  143145  RISE       1
\I2C_Master:bI2C_UDB:m_state_3\/main_11  macrocell106   6186   7436  155720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_state_3\/clock_0                    macrocell106        0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:m_reset\/q
Path End       : \I2C_Master:bI2C_UDB:status_3\/main_7
Capture Clock  : \I2C_Master:bI2C_UDB:status_3\/clock_0
Path slack     : 155726p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7431
-------------------------------------   ---- 
End-of-path arrival time (ps)           7431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_reset\/clock_0                      macrocell127        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:m_reset\/q        macrocell127   1250   1250  141006  RISE       1
\I2C_Master:bI2C_UDB:status_3\/main_7  macrocell110   6181   7431  155726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:status_3\/clock_0                     macrocell110        0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:m_reset\/q
Path End       : \I2C_Master:bI2C_UDB:status_0\/main_6
Capture Clock  : \I2C_Master:bI2C_UDB:status_0\/clock_0
Path slack     : 155726p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7431
-------------------------------------   ---- 
End-of-path arrival time (ps)           7431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_reset\/clock_0                      macrocell127        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:m_reset\/q        macrocell127   1250   1250  141006  RISE       1
\I2C_Master:bI2C_UDB:status_0\/main_6  macrocell113   6181   7431  155726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:status_0\/clock_0                     macrocell113        0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:m_reset\/q
Path End       : \I2C_Master:bI2C_UDB:lost_arb_reg\/main_1
Capture Clock  : \I2C_Master:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 155726p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7431
-------------------------------------   ---- 
End-of-path arrival time (ps)           7431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_reset\/clock_0                      macrocell127        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:m_reset\/q            macrocell127   1250   1250  141006  RISE       1
\I2C_Master:bI2C_UDB:lost_arb_reg\/main_1  macrocell120   6181   7431  155726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:lost_arb_reg\/clock_0                 macrocell120        0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:m_state_1\/q
Path End       : \I2C_Master:bI2C_UDB:status_2\/main_4
Capture Clock  : \I2C_Master:bI2C_UDB:status_2\/clock_0
Path slack     : 155880p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7277
-------------------------------------   ---- 
End-of-path arrival time (ps)           7277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_state_1\/clock_0                    macrocell108        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:m_state_1\/q      macrocell108   1250   1250  140419  RISE       1
\I2C_Master:bI2C_UDB:status_2\/main_4  macrocell111   6027   7277  155880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:status_2\/clock_0                     macrocell111        0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:m_state_1\/q
Path End       : \I2C_Master:bI2C_UDB:status_1\/main_4
Capture Clock  : \I2C_Master:bI2C_UDB:status_1\/clock_0
Path slack     : 155880p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7277
-------------------------------------   ---- 
End-of-path arrival time (ps)           7277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_state_1\/clock_0                    macrocell108        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:m_state_1\/q      macrocell108   1250   1250  140419  RISE       1
\I2C_Master:bI2C_UDB:status_1\/main_4  macrocell112   6027   7277  155880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:status_1\/clock_0                     macrocell112        0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:m_state_4\/q
Path End       : \I2C_Master:bI2C_UDB:m_state_2\/main_0
Capture Clock  : \I2C_Master:bI2C_UDB:m_state_2\/clock_0
Path slack     : 155945p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7212
-------------------------------------   ---- 
End-of-path arrival time (ps)           7212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_state_4\/clock_0                    macrocell105        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:m_state_4\/q       macrocell105   1250   1250  132196  RISE       1
\I2C_Master:bI2C_UDB:m_state_2\/main_0  macrocell107   5962   7212  155945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_state_2\/clock_0                    macrocell107        0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:m_state_4\/q
Path End       : \I2C_Master:bI2C_UDB:m_state_0\/main_1
Capture Clock  : \I2C_Master:bI2C_UDB:m_state_0\/clock_0
Path slack     : 155945p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7212
-------------------------------------   ---- 
End-of-path arrival time (ps)           7212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_state_4\/clock_0                    macrocell105        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:m_state_4\/q       macrocell105   1250   1250  132196  RISE       1
\I2C_Master:bI2C_UDB:m_state_0\/main_1  macrocell109   5962   7212  155945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_state_0\/clock_0                    macrocell109        0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:m_reset\/q
Path End       : \I2C_Master:bI2C_UDB:clkgen_tc2_reg\/main_0
Capture Clock  : \I2C_Master:bI2C_UDB:clkgen_tc2_reg\/clock_0
Path slack     : 155985p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7172
-------------------------------------   ---- 
End-of-path arrival time (ps)           7172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_reset\/clock_0                      macrocell127        0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:m_reset\/q              macrocell127   1250   1250  141006  RISE       1
\I2C_Master:bI2C_UDB:clkgen_tc2_reg\/main_0  macrocell122   5922   7172  155985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:clkgen_tc2_reg\/clock_0               macrocell122        0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:m_state_3\/q
Path End       : \I2C_Master:bI2C_UDB:m_state_1\/main_2
Capture Clock  : \I2C_Master:bI2C_UDB:m_state_1\/clock_0
Path slack     : 156188p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6968
-------------------------------------   ---- 
End-of-path arrival time (ps)           6968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_state_3\/clock_0                    macrocell106        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:m_state_3\/q       macrocell106   1250   1250  143121  RISE       1
\I2C_Master:bI2C_UDB:m_state_1\/main_2  macrocell108   5718   6968  156188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_state_1\/clock_0                    macrocell108        0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:SyncCtl:CtrlReg\/control_5
Path End       : \I2C_Master:bI2C_UDB:m_state_3\/main_1
Capture Clock  : \I2C_Master:bI2C_UDB:m_state_3\/clock_0
Path slack     : 156427p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6730
-------------------------------------   ---- 
End-of-path arrival time (ps)           6730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:SyncCtl:CtrlReg\/clock                controlcell8        0      0  RISE       1

Data path
pin name                                         model name    delay     AT   slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:SyncCtl:CtrlReg\/control_5  controlcell8   1210   1210  144685  RISE       1
\I2C_Master:bI2C_UDB:m_state_3\/main_1           macrocell106   5520   6730  156427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_state_3\/clock_0                    macrocell106        0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:sda_x_wire\/q
Path End       : \I2C_Master:sda_x_wire\/main_0
Capture Clock  : \I2C_Master:sda_x_wire\/clock_0
Path slack     : 156931p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6225
-------------------------------------   ---- 
End-of-path arrival time (ps)           6225
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:sda_x_wire\/clock_0                            macrocell126        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Master:sda_x_wire\/q       macrocell126   1250   1250  156931  RISE       1
\I2C_Master:sda_x_wire\/main_0  macrocell126   4975   6225  156931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:sda_x_wire\/clock_0                            macrocell126        0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:m_state_3\/q
Path End       : \I2C_Master:bI2C_UDB:status_2\/main_2
Capture Clock  : \I2C_Master:bI2C_UDB:status_2\/clock_0
Path slack     : 157108p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6049
-------------------------------------   ---- 
End-of-path arrival time (ps)           6049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_state_3\/clock_0                    macrocell106        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:m_state_3\/q      macrocell106   1250   1250  143121  RISE       1
\I2C_Master:bI2C_UDB:status_2\/main_2  macrocell111   4799   6049  157108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:status_2\/clock_0                     macrocell111        0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:m_state_3\/q
Path End       : \I2C_Master:bI2C_UDB:status_1\/main_2
Capture Clock  : \I2C_Master:bI2C_UDB:status_1\/clock_0
Path slack     : 157108p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6049
-------------------------------------   ---- 
End-of-path arrival time (ps)           6049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_state_3\/clock_0                    macrocell106        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:m_state_3\/q      macrocell106   1250   1250  143121  RISE       1
\I2C_Master:bI2C_UDB:status_1\/main_2  macrocell112   4799   6049  157108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:status_1\/clock_0                     macrocell112        0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:m_state_0\/q
Path End       : \I2C_Master:bI2C_UDB:m_state_4\/main_4
Capture Clock  : \I2C_Master:bI2C_UDB:m_state_4\/clock_0
Path slack     : 157206p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5951
-------------------------------------   ---- 
End-of-path arrival time (ps)           5951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_state_0\/clock_0                    macrocell109        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:m_state_0\/q       macrocell109   1250   1250  139079  RISE       1
\I2C_Master:bI2C_UDB:m_state_4\/main_4  macrocell105   4701   5951  157206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_state_4\/clock_0                    macrocell105        0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:m_state_0\/q
Path End       : \I2C_Master:sda_x_wire\/main_7
Capture Clock  : \I2C_Master:sda_x_wire\/clock_0
Path slack     : 157206p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5951
-------------------------------------   ---- 
End-of-path arrival time (ps)           5951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_state_0\/clock_0                    macrocell109        0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:m_state_0\/q  macrocell109   1250   1250  139079  RISE       1
\I2C_Master:sda_x_wire\/main_7     macrocell126   4701   5951  157206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:sda_x_wire\/clock_0                            macrocell126        0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_Master:bI2C_UDB:clkgen_tc2_reg\/main_1
Capture Clock  : \I2C_Master:bI2C_UDB:clkgen_tc2_reg\/clock_0
Path slack     : 157253p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5904
-------------------------------------   ---- 
End-of-path arrival time (ps)           5904
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:clkgen_tc1_reg\/clock_0               macrocell119        0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:clkgen_tc1_reg\/q       macrocell119   1250   1250  142848  RISE       1
\I2C_Master:bI2C_UDB:clkgen_tc2_reg\/main_1  macrocell122   4654   5904  157253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:clkgen_tc2_reg\/clock_0               macrocell122        0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:m_state_2\/q
Path End       : \I2C_Master:bI2C_UDB:m_state_4\/main_2
Capture Clock  : \I2C_Master:bI2C_UDB:m_state_4\/clock_0
Path slack     : 157395p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5762
-------------------------------------   ---- 
End-of-path arrival time (ps)           5762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_state_2\/clock_0                    macrocell107        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:m_state_2\/q       macrocell107   1250   1250  136908  RISE       1
\I2C_Master:bI2C_UDB:m_state_4\/main_2  macrocell105   4512   5762  157395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_state_4\/clock_0                    macrocell105        0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:m_state_2\/q
Path End       : \I2C_Master:sda_x_wire\/main_5
Capture Clock  : \I2C_Master:sda_x_wire\/clock_0
Path slack     : 157395p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5762
-------------------------------------   ---- 
End-of-path arrival time (ps)           5762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_state_2\/clock_0                    macrocell107        0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:m_state_2\/q  macrocell107   1250   1250  136908  RISE       1
\I2C_Master:sda_x_wire\/main_5     macrocell126   4512   5762  157395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:sda_x_wire\/clock_0                            macrocell126        0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:m_state_3\/q
Path End       : \I2C_Master:bI2C_UDB:status_3\/main_3
Capture Clock  : \I2C_Master:bI2C_UDB:status_3\/clock_0
Path slack     : 158022p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5135
-------------------------------------   ---- 
End-of-path arrival time (ps)           5135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_state_3\/clock_0                    macrocell106        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:m_state_3\/q      macrocell106   1250   1250  143121  RISE       1
\I2C_Master:bI2C_UDB:status_3\/main_3  macrocell110   3885   5135  158022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:status_3\/clock_0                     macrocell110        0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:m_state_3\/q
Path End       : \I2C_Master:bI2C_UDB:status_0\/main_3
Capture Clock  : \I2C_Master:bI2C_UDB:status_0\/clock_0
Path slack     : 158022p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5135
-------------------------------------   ---- 
End-of-path arrival time (ps)           5135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_state_3\/clock_0                    macrocell106        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:m_state_3\/q      macrocell106   1250   1250  143121  RISE       1
\I2C_Master:bI2C_UDB:status_0\/main_3  macrocell113   3885   5135  158022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:status_0\/clock_0                     macrocell113        0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:m_state_0\/q
Path End       : \I2C_Master:bI2C_UDB:m_state_0\/main_5
Capture Clock  : \I2C_Master:bI2C_UDB:m_state_0\/clock_0
Path slack     : 158104p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5053
-------------------------------------   ---- 
End-of-path arrival time (ps)           5053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_state_0\/clock_0                    macrocell109        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:m_state_0\/q       macrocell109   1250   1250  139079  RISE       1
\I2C_Master:bI2C_UDB:m_state_0\/main_5  macrocell109   3803   5053  158104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_state_0\/clock_0                    macrocell109        0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:lost_arb_reg\/q
Path End       : \I2C_Master:bI2C_UDB:lost_arb_reg\/main_2
Capture Clock  : \I2C_Master:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 158147p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5009
-------------------------------------   ---- 
End-of-path arrival time (ps)           5009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:lost_arb_reg\/clock_0                 macrocell120        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:lost_arb_reg\/q       macrocell120   1250   1250  143145  RISE       1
\I2C_Master:bI2C_UDB:lost_arb_reg\/main_2  macrocell120   3759   5009  158147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:lost_arb_reg\/clock_0                 macrocell120        0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:scl_in_reg\/q
Path End       : \I2C_Master:bI2C_UDB:bus_busy_reg\/main_0
Capture Clock  : \I2C_Master:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 158204p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4952
-------------------------------------   ---- 
End-of-path arrival time (ps)           4952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:scl_in_reg\/clock_0                   macrocell114        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:scl_in_reg\/q         macrocell114   1250   1250  145021  RISE       1
\I2C_Master:bI2C_UDB:bus_busy_reg\/main_0  macrocell123   3702   4952  158204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:bus_busy_reg\/clock_0                 macrocell123        0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:Master:ClkGen:u0\/z0_comb
Path End       : \I2C_Master:bI2C_UDB:clkgen_tc1_reg\/main_0
Capture Clock  : \I2C_Master:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 158246p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4911
-------------------------------------   ---- 
End-of-path arrival time (ps)           4911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:Master:ClkGen:u0\/clock               datapathcell11      0      0  RISE       1

Data path
pin name                                        model name      delay     AT   slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:Master:ClkGen:u0\/z0_comb  datapathcell11   2290   2290  149314  RISE       1
\I2C_Master:bI2C_UDB:clkgen_tc1_reg\/main_0     macrocell119     2621   4911  158246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:clkgen_tc1_reg\/clock_0               macrocell119        0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:Net_643_3\/q
Path End       : \I2C_Master:bI2C_UDB:clk_eq_reg\/main_0
Capture Clock  : \I2C_Master:bI2C_UDB:clk_eq_reg\/clock_0
Path slack     : 158264p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4893
-------------------------------------   ---- 
End-of-path arrival time (ps)           4893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:Net_643_3\/clock_0                             macrocell125        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Master:Net_643_3\/q                 macrocell125   1250   1250  144148  RISE       1
\I2C_Master:bI2C_UDB:clk_eq_reg\/main_0  macrocell124   3643   4893  158264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:clk_eq_reg\/clock_0                   macrocell124        0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:scl_in_last_reg\/q
Path End       : \I2C_Master:bI2C_UDB:scl_in_last2_reg\/main_0
Capture Clock  : \I2C_Master:bI2C_UDB:scl_in_last2_reg\/clock_0
Path slack     : 158681p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4476
-------------------------------------   ---- 
End-of-path arrival time (ps)           4476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:scl_in_last_reg\/clock_0              macrocell115        0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:scl_in_last_reg\/q        macrocell115   1250   1250  145491  RISE       1
\I2C_Master:bI2C_UDB:scl_in_last2_reg\/main_0  macrocell116   3226   4476  158681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:scl_in_last2_reg\/clock_0             macrocell116        0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:scl_in_last_reg\/q
Path End       : \I2C_Master:bI2C_UDB:bus_busy_reg\/main_1
Capture Clock  : \I2C_Master:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 158681p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4476
-------------------------------------   ---- 
End-of-path arrival time (ps)           4476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:scl_in_last_reg\/clock_0              macrocell115        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:scl_in_last_reg\/q    macrocell115   1250   1250  145491  RISE       1
\I2C_Master:bI2C_UDB:bus_busy_reg\/main_1  macrocell123   3226   4476  158681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:bus_busy_reg\/clock_0                 macrocell123        0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:sda_in_reg\/q
Path End       : \I2C_Master:bI2C_UDB:sda_in_last_reg\/main_0
Capture Clock  : \I2C_Master:bI2C_UDB:sda_in_last_reg\/clock_0
Path slack     : 158990p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4166
-------------------------------------   ---- 
End-of-path arrival time (ps)           4166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:sda_in_reg\/clock_0                   macrocell104        0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:sda_in_reg\/q            macrocell104   1250   1250  158990  RISE       1
\I2C_Master:bI2C_UDB:sda_in_last_reg\/main_0  macrocell117   2916   4166  158990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:sda_in_last_reg\/clock_0              macrocell117        0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:sda_in_reg\/q
Path End       : \I2C_Master:bI2C_UDB:Shifter:u0\/route_si
Capture Clock  : \I2C_Master:bI2C_UDB:Shifter:u0\/clock
Path slack     : 159004p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3500
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4163
-------------------------------------   ---- 
End-of-path arrival time (ps)           4163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:sda_in_reg\/clock_0                   macrocell104        0      0  RISE       1

Data path
pin name                                   model name      delay     AT   slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:sda_in_reg\/q         macrocell104     1250   1250  158990  RISE       1
\I2C_Master:bI2C_UDB:Shifter:u0\/route_si  datapathcell10   2913   4163  159004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:Shifter:u0\/clock                     datapathcell10      0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:sda_in_last_reg\/q
Path End       : \I2C_Master:bI2C_UDB:sda_in_last2_reg\/main_0
Capture Clock  : \I2C_Master:bI2C_UDB:sda_in_last2_reg\/clock_0
Path slack     : 159013p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4143
-------------------------------------   ---- 
End-of-path arrival time (ps)           4143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:sda_in_last_reg\/clock_0              macrocell117        0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:sda_in_last_reg\/q        macrocell117   1250   1250  156369  RISE       1
\I2C_Master:bI2C_UDB:sda_in_last2_reg\/main_0  macrocell118   2893   4143  159013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:sda_in_last2_reg\/clock_0             macrocell118        0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:sda_in_last_reg\/q
Path End       : \I2C_Master:bI2C_UDB:bus_busy_reg\/main_3
Capture Clock  : \I2C_Master:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 159013p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4143
-------------------------------------   ---- 
End-of-path arrival time (ps)           4143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:sda_in_last_reg\/clock_0              macrocell117        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:sda_in_last_reg\/q    macrocell117   1250   1250  156369  RISE       1
\I2C_Master:bI2C_UDB:bus_busy_reg\/main_3  macrocell123   2893   4143  159013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:bus_busy_reg\/clock_0                 macrocell123        0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:SyncCtl:CtrlReg\/control_1
Path End       : \I2C_Master:bI2C_UDB:m_reset\/main_0
Capture Clock  : \I2C_Master:bI2C_UDB:m_reset\/clock_0
Path slack     : 159023p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4134
-------------------------------------   ---- 
End-of-path arrival time (ps)           4134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:SyncCtl:CtrlReg\/clock                controlcell8        0      0  RISE       1

Data path
pin name                                         model name    delay     AT   slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:SyncCtl:CtrlReg\/control_1  controlcell8   1210   1210  159023  RISE       1
\I2C_Master:bI2C_UDB:m_reset\/main_0             macrocell127   2924   4134  159023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_reset\/clock_0                      macrocell127        0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:m_state_3\/q
Path End       : \I2C_Master:Net_643_3\/main_2
Capture Clock  : \I2C_Master:Net_643_3\/clock_0
Path slack     : 159119p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4038
-------------------------------------   ---- 
End-of-path arrival time (ps)           4038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_state_3\/clock_0                    macrocell106        0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:m_state_3\/q  macrocell106   1250   1250  143121  RISE       1
\I2C_Master:Net_643_3\/main_2      macrocell125   2788   4038  159119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:Net_643_3\/clock_0                             macrocell125        0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:m_state_3\/q
Path End       : \I2C_Master:bI2C_UDB:m_state_3\/main_5
Capture Clock  : \I2C_Master:bI2C_UDB:m_state_3\/clock_0
Path slack     : 159125p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4031
-------------------------------------   ---- 
End-of-path arrival time (ps)           4031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_state_3\/clock_0                    macrocell106        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:m_state_3\/q       macrocell106   1250   1250  143121  RISE       1
\I2C_Master:bI2C_UDB:m_state_3\/main_5  macrocell106   2781   4031  159125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_state_3\/clock_0                    macrocell106        0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:scl_in_reg\/q
Path End       : \I2C_Master:bI2C_UDB:scl_in_last_reg\/main_0
Capture Clock  : \I2C_Master:bI2C_UDB:scl_in_last_reg\/clock_0
Path slack     : 159130p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4027
-------------------------------------   ---- 
End-of-path arrival time (ps)           4027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:scl_in_reg\/clock_0                   macrocell114        0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:scl_in_reg\/q            macrocell114   1250   1250  145021  RISE       1
\I2C_Master:bI2C_UDB:scl_in_last_reg\/main_0  macrocell115   2777   4027  159130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:scl_in_last_reg\/clock_0              macrocell115        0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:m_state_4\/q
Path End       : \I2C_Master:bI2C_UDB:m_state_4\/main_1
Capture Clock  : \I2C_Master:bI2C_UDB:m_state_4\/clock_0
Path slack     : 159271p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3886
-------------------------------------   ---- 
End-of-path arrival time (ps)           3886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_state_4\/clock_0                    macrocell105        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:m_state_4\/q       macrocell105   1250   1250  132196  RISE       1
\I2C_Master:bI2C_UDB:m_state_4\/main_1  macrocell105   2636   3886  159271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_state_4\/clock_0                    macrocell105        0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:m_state_4\/q
Path End       : \I2C_Master:sda_x_wire\/main_3
Capture Clock  : \I2C_Master:sda_x_wire\/clock_0
Path slack     : 159271p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3886
-------------------------------------   ---- 
End-of-path arrival time (ps)           3886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_state_4\/clock_0                    macrocell105        0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:m_state_4\/q  macrocell105   1250   1250  132196  RISE       1
\I2C_Master:sda_x_wire\/main_3     macrocell126   2636   3886  159271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:sda_x_wire\/clock_0                            macrocell126        0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:status_1\/q
Path End       : \I2C_Master:bI2C_UDB:status_1\/main_0
Capture Clock  : \I2C_Master:bI2C_UDB:status_1\/clock_0
Path slack     : 159298p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:status_1\/clock_0                     macrocell112        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:status_1\/q       macrocell112   1250   1250  159298  RISE       1
\I2C_Master:bI2C_UDB:status_1\/main_0  macrocell112   2609   3859  159298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:status_1\/clock_0                     macrocell112        0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:status_2\/q
Path End       : \I2C_Master:bI2C_UDB:status_2\/main_0
Capture Clock  : \I2C_Master:bI2C_UDB:status_2\/clock_0
Path slack     : 159301p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3856
-------------------------------------   ---- 
End-of-path arrival time (ps)           3856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:status_2\/clock_0                     macrocell111        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:status_2\/q       macrocell111   1250   1250  159301  RISE       1
\I2C_Master:bI2C_UDB:status_2\/main_0  macrocell111   2606   3856  159301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:status_2\/clock_0                     macrocell111        0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_Master:bI2C_UDB:m_state_3\/main_10
Capture Clock  : \I2C_Master:bI2C_UDB:m_state_3\/clock_0
Path slack     : 159321p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3836
-------------------------------------   ---- 
End-of-path arrival time (ps)           3836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:clkgen_tc1_reg\/clock_0               macrocell119        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:clkgen_tc1_reg\/q   macrocell119   1250   1250  142848  RISE       1
\I2C_Master:bI2C_UDB:m_state_3\/main_10  macrocell106   2586   3836  159321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_state_3\/clock_0                    macrocell106        0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_Master:Net_643_3\/main_7
Capture Clock  : \I2C_Master:Net_643_3\/clock_0
Path slack     : 159324p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3833
-------------------------------------   ---- 
End-of-path arrival time (ps)           3833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:clkgen_tc1_reg\/clock_0               macrocell119        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:clkgen_tc1_reg\/q  macrocell119   1250   1250  142848  RISE       1
\I2C_Master:Net_643_3\/main_7           macrocell125   2583   3833  159324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:Net_643_3\/clock_0                             macrocell125        0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:sda_in_last2_reg\/q
Path End       : \I2C_Master:bI2C_UDB:bus_busy_reg\/main_4
Capture Clock  : \I2C_Master:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 159586p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3571
-------------------------------------   ---- 
End-of-path arrival time (ps)           3571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:sda_in_last2_reg\/clock_0             macrocell118        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:sda_in_last2_reg\/q   macrocell118   1250   1250  156942  RISE       1
\I2C_Master:bI2C_UDB:bus_busy_reg\/main_4  macrocell123   2321   3571  159586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:bus_busy_reg\/clock_0                 macrocell123        0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:scl_in_last2_reg\/q
Path End       : \I2C_Master:bI2C_UDB:bus_busy_reg\/main_2
Capture Clock  : \I2C_Master:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 159599p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:scl_in_last2_reg\/clock_0             macrocell116        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:scl_in_last2_reg\/q   macrocell116   1250   1250  156955  RISE       1
\I2C_Master:bI2C_UDB:bus_busy_reg\/main_2  macrocell123   2308   3558  159599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:bus_busy_reg\/clock_0                 macrocell123        0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:status_0\/q
Path End       : \I2C_Master:bI2C_UDB:status_0\/main_0
Capture Clock  : \I2C_Master:bI2C_UDB:status_0\/clock_0
Path slack     : 159600p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:status_0\/clock_0                     macrocell113        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:status_0\/q       macrocell113   1250   1250  159600  RISE       1
\I2C_Master:bI2C_UDB:status_0\/main_0  macrocell113   2307   3557  159600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:status_0\/clock_0                     macrocell113        0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:m_state_1\/q
Path End       : \I2C_Master:bI2C_UDB:m_state_1\/main_4
Capture Clock  : \I2C_Master:bI2C_UDB:m_state_1\/clock_0
Path slack     : 159600p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_state_1\/clock_0                    macrocell108        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:m_state_1\/q       macrocell108   1250   1250  140419  RISE       1
\I2C_Master:bI2C_UDB:m_state_1\/main_4  macrocell108   2306   3556  159600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_state_1\/clock_0                    macrocell108        0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:bus_busy_reg\/q
Path End       : \I2C_Master:bI2C_UDB:bus_busy_reg\/main_6
Capture Clock  : \I2C_Master:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 159602p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:bus_busy_reg\/clock_0                 macrocell123        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:bus_busy_reg\/q       macrocell123   1250   1250  159602  RISE       1
\I2C_Master:bI2C_UDB:bus_busy_reg\/main_6  macrocell123   2304   3554  159602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:bus_busy_reg\/clock_0                 macrocell123        0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:SyncCtl:CtrlReg\/control_2
Path End       : \I2C_Master:bI2C_UDB:m_state_3\/main_2
Capture Clock  : \I2C_Master:bI2C_UDB:m_state_3\/clock_0
Path slack     : 159627p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3530
-------------------------------------   ---- 
End-of-path arrival time (ps)           3530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:SyncCtl:CtrlReg\/clock                controlcell8        0      0  RISE       1

Data path
pin name                                         model name    delay     AT   slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:SyncCtl:CtrlReg\/control_2  controlcell8   1210   1210  148561  RISE       1
\I2C_Master:bI2C_UDB:m_state_3\/main_2           macrocell106   2320   3530  159627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_state_3\/clock_0                    macrocell106        0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Master:bI2C_UDB:SyncCtl:CtrlReg\/control_6
Path End       : \I2C_Master:bI2C_UDB:m_state_3\/main_0
Capture Clock  : \I2C_Master:bI2C_UDB:m_state_3\/clock_0
Path slack     : 159631p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (I2C_Master_IntClock:R#1 vs. I2C_Master_IntClock:R#2)   166667
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3525
-------------------------------------   ---- 
End-of-path arrival time (ps)           3525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:SyncCtl:CtrlReg\/clock                controlcell8        0      0  RISE       1

Data path
pin name                                         model name    delay     AT   slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_Master:bI2C_UDB:SyncCtl:CtrlReg\/control_6  controlcell8   1210   1210  145916  RISE       1
\I2C_Master:bI2C_UDB:m_state_3\/main_0           macrocell106   2315   3525  159631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_Master:bI2C_UDB:m_state_3\/clock_0                    macrocell106        0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pulse_50us:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \Pulse_50us:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Pulse_50us:TimerUDB:rstSts:stsreg\/clock
Path slack     : 1988307p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   2000000
- Setup time                                              -500
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11193
-------------------------------------   ----- 
End-of-path arrival time (ps)           11193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Pulse_50us:TimerUDB:sT8:timerdp:u0\/clock                 datapathcell9       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\Pulse_50us:TimerUDB:sT8:timerdp:u0\/z0_comb  datapathcell9   2290   2290  1988307  RISE       1
\Pulse_50us:TimerUDB:status_tc\/main_1        macrocell31     2677   4967  1988307  RISE       1
\Pulse_50us:TimerUDB:status_tc\/q             macrocell31     3350   8317  1988307  RISE       1
\Pulse_50us:TimerUDB:rstSts:stsreg\/status_0  statusicell7    2876  11193  1988307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Pulse_50us:TimerUDB:rstSts:stsreg\/clock                  statusicell7        0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pulse_50us:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \Pulse_50us:TimerUDB:sT8:timerdp:u0\/cs_addr_0
Capture Clock  : \Pulse_50us:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 1988967p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   2000000
- Setup time                                             -6060
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4973
-------------------------------------   ---- 
End-of-path arrival time (ps)           4973
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Pulse_50us:TimerUDB:sT8:timerdp:u0\/clock                 datapathcell9       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\Pulse_50us:TimerUDB:sT8:timerdp:u0\/z0_comb    datapathcell9   2290   2290  1988307  RISE       1
\Pulse_50us:TimerUDB:sT8:timerdp:u0\/cs_addr_0  datapathcell9   2683   4973  1988967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Pulse_50us:TimerUDB:sT8:timerdp:u0\/clock                 datapathcell9       0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pulse_50us:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Pulse_50us:TimerUDB:sT8:timerdp:u0\/cs_addr_1
Capture Clock  : \Pulse_50us:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 1989661p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   2000000
- Setup time                                             -6060
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4279
-------------------------------------   ---- 
End-of-path arrival time (ps)           4279
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Pulse_50us:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell7        0      0  RISE       1

Data path
pin name                                                  model name     delay     AT    slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Pulse_50us:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell7    1210   1210  1988991  RISE       1
\Pulse_50us:TimerUDB:sT8:timerdp:u0\/cs_addr_1            datapathcell9   3069   4279  1989661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Pulse_50us:TimerUDB:sT8:timerdp:u0\/clock                 datapathcell9       0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : WD0_dbnc/q
Path End       : \D0_debounce:DEBOUNCER[0]:d_sync_1\/main_0
Capture Clock  : \D0_debounce:DEBOUNCER[0]:d_sync_1\/clock_0
Path slack     : 9988687p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7803
-------------------------------------   ---- 
End-of-path arrival time (ps)           7803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
WD0_dbnc/clock_0                                           macrocell63         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
WD0_dbnc/q                                  macrocell63   1250   1250  9988687  RISE       1
\D0_debounce:DEBOUNCER[0]:d_sync_1\/main_0  macrocell64   6553   7803  9988687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\D0_debounce:DEBOUNCER[0]:d_sync_1\/clock_0                macrocell64         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : WD0_dbnc/q
Path End       : Net_1512/main_0
Capture Clock  : Net_1512/clock_0
Path slack     : 9988687p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7803
-------------------------------------   ---- 
End-of-path arrival time (ps)           7803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
WD0_dbnc/clock_0                                           macrocell63         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
WD0_dbnc/q       macrocell63   1250   1250  9988687  RISE       1
Net_1512/main_0  macrocell65   6553   7803  9988687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1512/clock_0                                           macrocell65         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : WD0_dbnc/q
Path End       : Net_1513/main_0
Capture Clock  : Net_1513/clock_0
Path slack     : 9988687p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7803
-------------------------------------   ---- 
End-of-path arrival time (ps)           7803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
WD0_dbnc/clock_0                                           macrocell63         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
WD0_dbnc/q       macrocell63   1250   1250  9988687  RISE       1
Net_1513/main_0  macrocell66   6553   7803  9988687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1513/clock_0                                           macrocell66         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : WD0_dbnc/q
Path End       : Net_1532/main_0
Capture Clock  : Net_1532/clock_0
Path slack     : 9988687p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7803
-------------------------------------   ---- 
End-of-path arrival time (ps)           7803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
WD0_dbnc/clock_0                                           macrocell63         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
WD0_dbnc/q       macrocell63   1250   1250  9988687  RISE       1
Net_1532/main_0  macrocell67   6553   7803  9988687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1532/clock_0                                           macrocell67         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \D0_debounce:DEBOUNCER[0]:d_sync_1\/q
Path End       : Net_1512/main_1
Capture Clock  : Net_1512/clock_0
Path slack     : 9992937p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\D0_debounce:DEBOUNCER[0]:d_sync_1\/clock_0                macrocell64         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\D0_debounce:DEBOUNCER[0]:d_sync_1\/q  macrocell64   1250   1250  9992937  RISE       1
Net_1512/main_1                        macrocell65   2303   3553  9992937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1512/clock_0                                           macrocell65         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \D0_debounce:DEBOUNCER[0]:d_sync_1\/q
Path End       : Net_1513/main_1
Capture Clock  : Net_1513/clock_0
Path slack     : 9992937p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\D0_debounce:DEBOUNCER[0]:d_sync_1\/clock_0                macrocell64         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\D0_debounce:DEBOUNCER[0]:d_sync_1\/q  macrocell64   1250   1250  9992937  RISE       1
Net_1513/main_1                        macrocell66   2303   3553  9992937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1513/clock_0                                           macrocell66         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \D0_debounce:DEBOUNCER[0]:d_sync_1\/q
Path End       : Net_1532/main_1
Capture Clock  : Net_1532/clock_0
Path slack     : 9992937p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\D0_debounce:DEBOUNCER[0]:d_sync_1\/clock_0                macrocell64         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\D0_debounce:DEBOUNCER[0]:d_sync_1\/q  macrocell64   1250   1250  9992937  RISE       1
Net_1532/main_1                        macrocell67   2303   3553  9992937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1532/clock_0                                           macrocell67         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ACS:BUART:rx_state_0\/q
Path End       : \UART_ACS:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_ACS:BUART:sRX:RxBitCounter\/clock
Path slack     : 12995449p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   13020833
- Setup time                                      -5360
--------------------------------------------   -------- 
End-of-path required time (ps)                 13015473

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20025
-------------------------------------   ----- 
End-of-path arrival time (ps)           20025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_state_0\/clock_0                        macrocell72         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ACS:BUART:rx_state_0\/q            macrocell72   1250   1250  12995449  RISE       1
\UART_ACS:BUART:rx_counter_load\/main_2  macrocell14  10316  11566  12995449  RISE       1
\UART_ACS:BUART:rx_counter_load\/q       macrocell14   3350  14916  12995449  RISE       1
\UART_ACS:BUART:sRX:RxBitCounter\/load   count7cell    5109  20025  12995449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ACS:BUART:rx_state_0\/q
Path End       : \UART_ACS:BUART:txn\/main_7
Capture Clock  : \UART_ACS:BUART:txn\/clock_0
Path slack     : 12996938p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   13020833
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 13017323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20385
-------------------------------------   ----- 
End-of-path arrival time (ps)           20385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_state_0\/clock_0                        macrocell72         0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
\UART_ACS:BUART:rx_state_0\/q      macrocell72    1250   1250  12995449  RISE       1
\UART_ACS:BUART:txn_split\/main_3  macrocell121  12949  14199  12996938  RISE       1
\UART_ACS:BUART:txn_split\/q       macrocell121   3350  17549  12996938  RISE       1
\UART_ACS:BUART:txn\/main_7        macrocell70    2836  20385  12996938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:txn\/clock_0                               macrocell70         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ACS:BUART:rx_state_2\/q
Path End       : \UART_ACS:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_ACS:BUART:sRX:RxShifter:u0\/clock
Path slack     : 12998565p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   13020833
- Setup time                                      -6010
--------------------------------------------   -------- 
End-of-path required time (ps)                 13014823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16259
-------------------------------------   ----- 
End-of-path arrival time (ps)           16259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_state_2\/clock_0                        macrocell75         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_ACS:BUART:rx_state_2\/q                macrocell75     1250   1250  12998565  RISE       1
\UART_ACS:BUART:rx_bitclk_enable\/main_4     macrocell15     7202   8452  12998565  RISE       1
\UART_ACS:BUART:rx_bitclk_enable\/q          macrocell15     3350  11802  12998565  RISE       1
\UART_ACS:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell5   4456  16259  12998565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:sRX:RxShifter:u0\/clock                    datapathcell5       0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ACS:BUART:rx_bitclk\/q
Path End       : \UART_ACS:BUART:sRX:RxSts\/status_0
Capture Clock  : \UART_ACS:BUART:sRX:RxSts\/clock
Path slack     : 13000981p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   13020833
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 13020333

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19352
-------------------------------------   ----- 
End-of-path arrival time (ps)           19352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_bitclk\/clock_0                         macrocell76         0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\UART_ACS:BUART:rx_bitclk\/q         macrocell76    1250   1250  12995601  RISE       1
\UART_ACS:BUART:rx_status_0\/main_6  macrocell17    9188  10438  13000981  RISE       1
\UART_ACS:BUART:rx_status_0\/q       macrocell17    3350  13788  13000981  RISE       1
\UART_ACS:BUART:sRX:RxSts\/status_0  statusicell4   5564  19352  13000981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:sRX:RxSts\/clock                           statusicell4        0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ACS:BUART:rx_state_0\/q
Path End       : \UART_ACS:BUART:rx_state_3\/main_2
Capture Clock  : \UART_ACS:BUART:rx_state_3\/clock_0
Path slack     : 13002580p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   13020833
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 13017323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14743
-------------------------------------   ----- 
End-of-path arrival time (ps)           14743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_state_0\/clock_0                        macrocell72         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ACS:BUART:rx_state_0\/q       macrocell72   1250   1250  12995449  RISE       1
\UART_ACS:BUART:rx_state_3\/main_2  macrocell74  13493  14743  13002580  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_state_3\/clock_0                        macrocell74         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ACS:BUART:rx_state_0\/q
Path End       : \UART_ACS:BUART:rx_state_2\/main_2
Capture Clock  : \UART_ACS:BUART:rx_state_2\/clock_0
Path slack     : 13002580p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   13020833
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 13017323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14743
-------------------------------------   ----- 
End-of-path arrival time (ps)           14743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_state_0\/clock_0                        macrocell72         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ACS:BUART:rx_state_0\/q       macrocell72   1250   1250  12995449  RISE       1
\UART_ACS:BUART:rx_state_2\/main_2  macrocell75  13493  14743  13002580  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_state_2\/clock_0                        macrocell75         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ACS:BUART:rx_state_0\/q
Path End       : \UART_ACS:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_ACS:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13002580p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   13020833
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 13017323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14743
-------------------------------------   ----- 
End-of-path arrival time (ps)           14743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_state_0\/clock_0                        macrocell72         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ACS:BUART:rx_state_0\/q               macrocell72   1250   1250  12995449  RISE       1
\UART_ACS:BUART:rx_state_stop1_reg\/main_1  macrocell77  13493  14743  13002580  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_state_stop1_reg\/clock_0                macrocell77         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ACS:BUART:rx_state_0\/q
Path End       : Net_1610/main_2
Capture Clock  : Net_1610/clock_0
Path slack     : 13003125p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   13020833
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 13017323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14199
-------------------------------------   ----- 
End-of-path arrival time (ps)           14199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_state_0\/clock_0                        macrocell72         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\UART_ACS:BUART:rx_state_0\/q  macrocell72   1250   1250  12995449  RISE       1
Net_1610/main_2                macrocell82  12949  14199  13003125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_1610/clock_0                                           macrocell82         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ACS:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_ACS:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_ACS:BUART:sRX:RxSts\/clock
Path slack     : 13004505p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   13020833
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 13020333

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15828
-------------------------------------   ----- 
End-of-path arrival time (ps)           15828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:sRX:RxShifter:u0\/clock                    datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_ACS:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell5   3580   3580  13004505  RISE       1
\UART_ACS:BUART:rx_status_4\/main_1                 macrocell19     3661   7241  13004505  RISE       1
\UART_ACS:BUART:rx_status_4\/q                      macrocell19     3350  10591  13004505  RISE       1
\UART_ACS:BUART:sRX:RxSts\/status_4                 statusicell4    5237  15828  13004505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:sRX:RxSts\/clock                           statusicell4        0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ACS:BUART:rx_state_0\/q
Path End       : \UART_ACS:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_ACS:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13004832p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   13020833
- Setup time                                      -6010
--------------------------------------------   -------- 
End-of-path required time (ps)                 13014823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9991
-------------------------------------   ---- 
End-of-path arrival time (ps)           9991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_state_0\/clock_0                        macrocell72         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_ACS:BUART:rx_state_0\/q                macrocell72     1250   1250  12995449  RISE       1
\UART_ACS:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell5   8741   9991  13004832  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:sRX:RxShifter:u0\/clock                    datapathcell5       0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ACS:BUART:rx_state_2\/q
Path End       : \UART_ACS:BUART:rx_state_0\/main_4
Capture Clock  : \UART_ACS:BUART:rx_state_0\/clock_0
Path slack     : 13005068p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   13020833
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 13017323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12255
-------------------------------------   ----- 
End-of-path arrival time (ps)           12255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_state_2\/clock_0                        macrocell75         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ACS:BUART:rx_state_2\/q       macrocell75   1250   1250  12998565  RISE       1
\UART_ACS:BUART:rx_state_0\/main_4  macrocell72  11005  12255  13005068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_state_0\/clock_0                        macrocell72         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ACS:BUART:rx_state_2\/q
Path End       : \UART_ACS:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_ACS:BUART:rx_load_fifo\/clock_0
Path slack     : 13005068p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   13020833
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 13017323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12255
-------------------------------------   ----- 
End-of-path arrival time (ps)           12255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_state_2\/clock_0                        macrocell75         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ACS:BUART:rx_state_2\/q         macrocell75   1250   1250  12998565  RISE       1
\UART_ACS:BUART:rx_load_fifo\/main_4  macrocell73  11005  12255  13005068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_load_fifo\/clock_0                      macrocell73         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ACS:BUART:rx_bitclk\/q
Path End       : \UART_ACS:BUART:rx_state_3\/main_5
Capture Clock  : \UART_ACS:BUART:rx_state_3\/clock_0
Path slack     : 13005390p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   13020833
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 13017323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11934
-------------------------------------   ----- 
End-of-path arrival time (ps)           11934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_bitclk\/clock_0                         macrocell76         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ACS:BUART:rx_bitclk\/q        macrocell76   1250   1250  12995601  RISE       1
\UART_ACS:BUART:rx_state_3\/main_5  macrocell74  10684  11934  13005390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_state_3\/clock_0                        macrocell74         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ACS:BUART:rx_bitclk\/q
Path End       : \UART_ACS:BUART:rx_state_2\/main_5
Capture Clock  : \UART_ACS:BUART:rx_state_2\/clock_0
Path slack     : 13005390p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   13020833
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 13017323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11934
-------------------------------------   ----- 
End-of-path arrival time (ps)           11934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_bitclk\/clock_0                         macrocell76         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ACS:BUART:rx_bitclk\/q        macrocell76   1250   1250  12995601  RISE       1
\UART_ACS:BUART:rx_state_2\/main_5  macrocell75  10684  11934  13005390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_state_2\/clock_0                        macrocell75         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ACS:BUART:sRX:RxShifter:u0\/f1_blk_stat_comb
Path End       : \UART_ACS:BUART:sRX:RxSts\/status_1
Capture Clock  : \UART_ACS:BUART:sRX:RxSts\/clock
Path slack     : 13006037p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   13020833
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 13020333

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14296
-------------------------------------   ----- 
End-of-path arrival time (ps)           14296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:sRX:RxShifter:u0\/clock                    datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_ACS:BUART:sRX:RxShifter:u0\/f1_blk_stat_comb  datapathcell5   3580   3580  13003961  RISE       1
\UART_ACS:BUART:rx_status_1\/main_1                 macrocell18     4447   8027  13006037  RISE       1
\UART_ACS:BUART:rx_status_1\/q                      macrocell18     3350  11377  13006037  RISE       1
\UART_ACS:BUART:sRX:RxSts\/status_1                 statusicell4    2919  14296  13006037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:sRX:RxSts\/clock                           statusicell4        0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ACS:BUART:rx_state_2\/q
Path End       : \UART_ACS:BUART:rx_bitclk\/main_4
Capture Clock  : \UART_ACS:BUART:rx_bitclk\/clock_0
Path slack     : 13006415p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   13020833
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 13017323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10908
-------------------------------------   ----- 
End-of-path arrival time (ps)           10908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_state_2\/clock_0                        macrocell75         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ACS:BUART:rx_state_2\/q      macrocell75   1250   1250  12998565  RISE       1
\UART_ACS:BUART:rx_bitclk\/main_4  macrocell76   9658  10908  13006415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_bitclk\/clock_0                         macrocell76         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ACS:BUART:rx_bitclk\/q
Path End       : \UART_ACS:BUART:txn\/main_6
Capture Clock  : \UART_ACS:BUART:txn\/clock_0
Path slack     : 13006885p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   13020833
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 13017323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10438
-------------------------------------   ----- 
End-of-path arrival time (ps)           10438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_bitclk\/clock_0                         macrocell76         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\UART_ACS:BUART:rx_bitclk\/q  macrocell76   1250   1250  12995601  RISE       1
\UART_ACS:BUART:txn\/main_6   macrocell70   9188  10438  13006885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:txn\/clock_0                               macrocell70         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ACS:BUART:rx_bitclk\/q
Path End       : \UART_ACS:BUART:rx_state_1\/main_6
Capture Clock  : \UART_ACS:BUART:rx_state_1\/clock_0
Path slack     : 13006885p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   13020833
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 13017323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10438
-------------------------------------   ----- 
End-of-path arrival time (ps)           10438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_bitclk\/clock_0                         macrocell76         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ACS:BUART:rx_bitclk\/q        macrocell76   1250   1250  12995601  RISE       1
\UART_ACS:BUART:rx_state_1\/main_6  macrocell71   9188  10438  13006885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_state_1\/clock_0                        macrocell71         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ACS:BUART:sRX:RxBitCounter\/count_3
Path End       : \UART_ACS:BUART:rx_state_2\/main_9
Capture Clock  : \UART_ACS:BUART:rx_state_2\/clock_0
Path slack     : 13006942p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   13020833
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 13017323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10381
-------------------------------------   ----- 
End-of-path arrival time (ps)           10381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ACS:BUART:sRX:RxBitCounter\/count_3  count7cell    1940   1940  13000799  RISE       1
\UART_ACS:BUART:rx_state_2\/main_9         macrocell75   8441  10381  13006942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_state_2\/clock_0                        macrocell75         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ACS:BUART:rx_state_0\/q
Path End       : \UART_ACS:BUART:rx_status_3\/main_1
Capture Clock  : \UART_ACS:BUART:rx_status_3\/clock_0
Path slack     : 13007328p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   13020833
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9995
-------------------------------------   ---- 
End-of-path arrival time (ps)           9995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_state_0\/clock_0                        macrocell72         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ACS:BUART:rx_state_0\/q        macrocell72   1250   1250  12995449  RISE       1
\UART_ACS:BUART:rx_status_3\/main_1  macrocell81   8745   9995  13007328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_status_3\/clock_0                       macrocell81         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ACS:BUART:rx_state_1\/q
Path End       : \UART_ACS:BUART:rx_state_0\/main_1
Capture Clock  : \UART_ACS:BUART:rx_state_0\/clock_0
Path slack     : 13007378p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   13020833
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9946
-------------------------------------   ---- 
End-of-path arrival time (ps)           9946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_state_1\/clock_0                        macrocell71         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ACS:BUART:rx_state_1\/q       macrocell71   1250   1250  12999504  RISE       1
\UART_ACS:BUART:rx_state_0\/main_1  macrocell72   8696   9946  13007378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_state_0\/clock_0                        macrocell72         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ACS:BUART:rx_state_1\/q
Path End       : \UART_ACS:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_ACS:BUART:rx_load_fifo\/clock_0
Path slack     : 13007378p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   13020833
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9946
-------------------------------------   ---- 
End-of-path arrival time (ps)           9946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_state_1\/clock_0                        macrocell71         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ACS:BUART:rx_state_1\/q         macrocell71   1250   1250  12999504  RISE       1
\UART_ACS:BUART:rx_load_fifo\/main_1  macrocell73   8696   9946  13007378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_load_fifo\/clock_0                      macrocell73         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ACS:BUART:rx_state_1\/q
Path End       : \UART_ACS:BUART:rx_bitclk\/main_1
Capture Clock  : \UART_ACS:BUART:rx_bitclk\/clock_0
Path slack     : 13007388p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   13020833
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9935
-------------------------------------   ---- 
End-of-path arrival time (ps)           9935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_state_1\/clock_0                        macrocell71         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ACS:BUART:rx_state_1\/q      macrocell71   1250   1250  12999504  RISE       1
\UART_ACS:BUART:rx_bitclk\/main_1  macrocell76   8685   9935  13007388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_bitclk\/clock_0                         macrocell76         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ACS:BUART:rx_state_3\/q
Path End       : \UART_ACS:BUART:rx_bitclk\/main_3
Capture Clock  : \UART_ACS:BUART:rx_bitclk\/clock_0
Path slack     : 13007555p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   13020833
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9768
-------------------------------------   ---- 
End-of-path arrival time (ps)           9768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_state_3\/clock_0                        macrocell74         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ACS:BUART:rx_state_3\/q      macrocell74   1250   1250  12998647  RISE       1
\UART_ACS:BUART:rx_bitclk\/main_3  macrocell76   8518   9768  13007555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_bitclk\/clock_0                         macrocell76         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ACS:BUART:rx_state_3\/q
Path End       : \UART_ACS:BUART:rx_state_0\/main_3
Capture Clock  : \UART_ACS:BUART:rx_state_0\/clock_0
Path slack     : 13007569p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   13020833
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9755
-------------------------------------   ---- 
End-of-path arrival time (ps)           9755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_state_3\/clock_0                        macrocell74         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ACS:BUART:rx_state_3\/q       macrocell74   1250   1250  12998647  RISE       1
\UART_ACS:BUART:rx_state_0\/main_3  macrocell72   8505   9755  13007569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_state_0\/clock_0                        macrocell72         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ACS:BUART:rx_state_3\/q
Path End       : \UART_ACS:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_ACS:BUART:rx_load_fifo\/clock_0
Path slack     : 13007569p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   13020833
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9755
-------------------------------------   ---- 
End-of-path arrival time (ps)           9755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_state_3\/clock_0                        macrocell74         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ACS:BUART:rx_state_3\/q         macrocell74   1250   1250  12998647  RISE       1
\UART_ACS:BUART:rx_load_fifo\/main_3  macrocell73   8505   9755  13007569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_load_fifo\/clock_0                      macrocell73         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ACS:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_ACS:BUART:rx_state_3\/main_8
Capture Clock  : \UART_ACS:BUART:rx_state_3\/clock_0
Path slack     : 13007954p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   13020833
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9369
-------------------------------------   ---- 
End-of-path arrival time (ps)           9369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ACS:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13001235  RISE       1
\UART_ACS:BUART:rx_state_3\/main_8         macrocell74   7429   9369  13007954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_state_3\/clock_0                        macrocell74         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ACS:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_ACS:BUART:rx_state_2\/main_8
Capture Clock  : \UART_ACS:BUART:rx_state_2\/clock_0
Path slack     : 13007954p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   13020833
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9369
-------------------------------------   ---- 
End-of-path arrival time (ps)           9369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ACS:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13001235  RISE       1
\UART_ACS:BUART:rx_state_2\/main_8         macrocell75   7429   9369  13007954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_state_2\/clock_0                        macrocell75         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ACS:BUART:rx_state_1\/q
Path End       : \UART_ACS:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_ACS:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13008142p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   13020833
- Setup time                                      -6010
--------------------------------------------   -------- 
End-of-path required time (ps)                 13014823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6682
-------------------------------------   ---- 
End-of-path arrival time (ps)           6682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_state_1\/clock_0                        macrocell71         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_ACS:BUART:rx_state_1\/q                macrocell71     1250   1250  12999504  RISE       1
\UART_ACS:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell5   5432   6682  13008142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:sRX:RxShifter:u0\/clock                    datapathcell5       0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ACS:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_ACS:BUART:rx_state_3\/main_6
Capture Clock  : \UART_ACS:BUART:rx_state_3\/clock_0
Path slack     : 13008297p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   13020833
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9026
-------------------------------------   ---- 
End-of-path arrival time (ps)           9026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ACS:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13002122  RISE       1
\UART_ACS:BUART:rx_state_3\/main_6         macrocell74   7086   9026  13008297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_state_3\/clock_0                        macrocell74         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ACS:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_ACS:BUART:rx_state_2\/main_6
Capture Clock  : \UART_ACS:BUART:rx_state_2\/clock_0
Path slack     : 13008297p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   13020833
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9026
-------------------------------------   ---- 
End-of-path arrival time (ps)           9026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ACS:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13002122  RISE       1
\UART_ACS:BUART:rx_state_2\/main_6         macrocell75   7086   9026  13008297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_state_2\/clock_0                        macrocell75         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ACS:BUART:rx_state_0\/q
Path End       : \UART_ACS:BUART:txn\/main_3
Capture Clock  : \UART_ACS:BUART:txn\/clock_0
Path slack     : 13008331p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   13020833
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8992
-------------------------------------   ---- 
End-of-path arrival time (ps)           8992
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_state_0\/clock_0                        macrocell72         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\UART_ACS:BUART:rx_state_0\/q  macrocell72   1250   1250  12995449  RISE       1
\UART_ACS:BUART:txn\/main_3    macrocell70   7742   8992  13008331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:txn\/clock_0                               macrocell70         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ACS:BUART:rx_state_0\/q
Path End       : \UART_ACS:BUART:rx_state_1\/main_2
Capture Clock  : \UART_ACS:BUART:rx_state_1\/clock_0
Path slack     : 13008331p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   13020833
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8992
-------------------------------------   ---- 
End-of-path arrival time (ps)           8992
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_state_0\/clock_0                        macrocell72         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ACS:BUART:rx_state_0\/q       macrocell72   1250   1250  12995449  RISE       1
\UART_ACS:BUART:rx_state_1\/main_2  macrocell71   7742   8992  13008331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_state_1\/clock_0                        macrocell71         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ACS:BUART:rx_state_3\/q
Path End       : MODIN2_1/main_3
Capture Clock  : MODIN2_1/clock_0
Path slack     : 13008394p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   13020833
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8930
-------------------------------------   ---- 
End-of-path arrival time (ps)           8930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_state_3\/clock_0                        macrocell74         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\UART_ACS:BUART:rx_state_3\/q  macrocell74   1250   1250  12998647  RISE       1
MODIN2_1/main_3                macrocell78   7680   8930  13008394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                           macrocell78         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ACS:BUART:rx_state_3\/q
Path End       : MODIN2_0/main_3
Capture Clock  : MODIN2_0/clock_0
Path slack     : 13008394p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   13020833
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8930
-------------------------------------   ---- 
End-of-path arrival time (ps)           8930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_state_3\/clock_0                        macrocell74         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\UART_ACS:BUART:rx_state_3\/q  macrocell74   1250   1250  12998647  RISE       1
MODIN2_0/main_3                macrocell79   7680   8930  13008394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                           macrocell79         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ACS:BUART:rx_state_2\/q
Path End       : MODIN2_1/main_4
Capture Clock  : MODIN2_1/clock_0
Path slack     : 13008764p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   13020833
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8559
-------------------------------------   ---- 
End-of-path arrival time (ps)           8559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_state_2\/clock_0                        macrocell75         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\UART_ACS:BUART:rx_state_2\/q  macrocell75   1250   1250  12998565  RISE       1
MODIN2_1/main_4                macrocell78   7309   8559  13008764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                           macrocell78         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ACS:BUART:rx_state_2\/q
Path End       : MODIN2_0/main_4
Capture Clock  : MODIN2_0/clock_0
Path slack     : 13008764p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   13020833
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8559
-------------------------------------   ---- 
End-of-path arrival time (ps)           8559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_state_2\/clock_0                        macrocell75         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\UART_ACS:BUART:rx_state_2\/q  macrocell75   1250   1250  12998565  RISE       1
MODIN2_0/main_4                macrocell79   7309   8559  13008764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                           macrocell79         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ACS:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_ACS:BUART:rx_state_0\/main_8
Capture Clock  : \UART_ACS:BUART:rx_state_0\/clock_0
Path slack     : 13009093p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   13020833
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8230
-------------------------------------   ---- 
End-of-path arrival time (ps)           8230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ACS:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13002122  RISE       1
\UART_ACS:BUART:rx_state_0\/main_8         macrocell72   6290   8230  13009093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_state_0\/clock_0                        macrocell72         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ACS:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_ACS:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_ACS:BUART:rx_load_fifo\/clock_0
Path slack     : 13009093p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   13020833
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8230
-------------------------------------   ---- 
End-of-path arrival time (ps)           8230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ACS:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13002122  RISE       1
\UART_ACS:BUART:rx_load_fifo\/main_6       macrocell73   6290   8230  13009093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_load_fifo\/clock_0                      macrocell73         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ACS:BUART:rx_state_0\/q
Path End       : \UART_ACS:BUART:rx_bitclk\/main_2
Capture Clock  : \UART_ACS:BUART:rx_bitclk\/clock_0
Path slack     : 13009190p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   13020833
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8133
-------------------------------------   ---- 
End-of-path arrival time (ps)           8133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_state_0\/clock_0                        macrocell72         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ACS:BUART:rx_state_0\/q      macrocell72   1250   1250  12995449  RISE       1
\UART_ACS:BUART:rx_bitclk\/main_2  macrocell76   6883   8133  13009190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_bitclk\/clock_0                         macrocell76         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ACS:BUART:rx_state_1\/q
Path End       : MODIN2_1/main_1
Capture Clock  : MODIN2_1/clock_0
Path slack     : 13009251p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   13020833
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8072
-------------------------------------   ---- 
End-of-path arrival time (ps)           8072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_state_1\/clock_0                        macrocell71         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\UART_ACS:BUART:rx_state_1\/q  macrocell71   1250   1250  12999504  RISE       1
MODIN2_1/main_1                macrocell78   6822   8072  13009251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                           macrocell78         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ACS:BUART:rx_state_1\/q
Path End       : MODIN2_0/main_1
Capture Clock  : MODIN2_0/clock_0
Path slack     : 13009251p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   13020833
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8072
-------------------------------------   ---- 
End-of-path arrival time (ps)           8072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_state_1\/clock_0                        macrocell71         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\UART_ACS:BUART:rx_state_1\/q  macrocell71   1250   1250  12999504  RISE       1
MODIN2_0/main_1                macrocell79   6822   8072  13009251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                           macrocell79         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ACS:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_ACS:BUART:rx_state_3\/main_7
Capture Clock  : \UART_ACS:BUART:rx_state_3\/clock_0
Path slack     : 13009566p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   13020833
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7758
-------------------------------------   ---- 
End-of-path arrival time (ps)           7758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ACS:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13003398  RISE       1
\UART_ACS:BUART:rx_state_3\/main_7         macrocell74   5818   7758  13009566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_state_3\/clock_0                        macrocell74         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ACS:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_ACS:BUART:rx_state_2\/main_7
Capture Clock  : \UART_ACS:BUART:rx_state_2\/clock_0
Path slack     : 13009566p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   13020833
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7758
-------------------------------------   ---- 
End-of-path arrival time (ps)           7758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ACS:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13003398  RISE       1
\UART_ACS:BUART:rx_state_2\/main_7         macrocell75   5818   7758  13009566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_state_2\/clock_0                        macrocell75         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ACS:BUART:HalfDuplexSend_last\/q
Path End       : \UART_ACS:BUART:sRX:RxSts\/reset
Capture Clock  : \UART_ACS:BUART:sRX:RxSts\/clock
Path slack     : 13009635p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   13020833
- Recovery time                                       0
--------------------------------------------   -------- 
End-of-path required time (ps)                 13020833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11199
-------------------------------------   ----- 
End-of-path arrival time (ps)           11199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:HalfDuplexSend_last\/clock_0               macrocell69         0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_ACS:BUART:HalfDuplexSend_last\/q  macrocell69    1250   1250  13009635  RISE       1
\UART_ACS:BUART:reset_sr\/main_1        macrocell12    3659   4909  13009635  RISE       1
\UART_ACS:BUART:reset_sr\/q             macrocell12    3350   8259  13009635  RISE       1
\UART_ACS:BUART:sRX:RxSts\/reset        statusicell4   2940  11199  13009635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:sRX:RxSts\/clock                           statusicell4        0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ACS:BUART:sRX:RxShifter:u0\/f1_blk_stat_comb
Path End       : \UART_ACS:BUART:rx_state_1\/main_3
Capture Clock  : \UART_ACS:BUART:rx_state_1\/clock_0
Path slack     : 13009865p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   13020833
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7458
-------------------------------------   ---- 
End-of-path arrival time (ps)           7458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:sRX:RxShifter:u0\/clock                    datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_ACS:BUART:sRX:RxShifter:u0\/f1_blk_stat_comb  datapathcell5   3580   3580  13003961  RISE       1
\UART_ACS:BUART:rx_state_1\/main_3                  macrocell71     3878   7458  13009865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_state_1\/clock_0                        macrocell71         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ACS:BUART:rx_state_0\/q
Path End       : MODIN2_1/main_2
Capture Clock  : MODIN2_1/clock_0
Path slack     : 13010048p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   13020833
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7276
-------------------------------------   ---- 
End-of-path arrival time (ps)           7276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_state_0\/clock_0                        macrocell72         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\UART_ACS:BUART:rx_state_0\/q  macrocell72   1250   1250  12995449  RISE       1
MODIN2_1/main_2                macrocell78   6026   7276  13010048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                           macrocell78         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ACS:BUART:rx_state_0\/q
Path End       : MODIN2_0/main_2
Capture Clock  : MODIN2_0/clock_0
Path slack     : 13010048p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   13020833
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7276
-------------------------------------   ---- 
End-of-path arrival time (ps)           7276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_state_0\/clock_0                        macrocell72         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\UART_ACS:BUART:rx_state_0\/q  macrocell72   1250   1250  12995449  RISE       1
MODIN2_0/main_2                macrocell79   6026   7276  13010048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                           macrocell79         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ACS:BUART:rx_state_2\/q
Path End       : \UART_ACS:BUART:rx_status_3\/main_3
Capture Clock  : \UART_ACS:BUART:rx_status_3\/clock_0
Path slack     : 13010098p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   13020833
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7225
-------------------------------------   ---- 
End-of-path arrival time (ps)           7225
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_state_2\/clock_0                        macrocell75         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ACS:BUART:rx_state_2\/q        macrocell75   1250   1250  12998565  RISE       1
\UART_ACS:BUART:rx_status_3\/main_3  macrocell81   5975   7225  13010098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_status_3\/clock_0                       macrocell81         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ACS:BUART:rx_bitclk\/q
Path End       : \UART_ACS:BUART:rx_status_3\/main_4
Capture Clock  : \UART_ACS:BUART:rx_status_3\/clock_0
Path slack     : 13010464p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   13020833
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6859
-------------------------------------   ---- 
End-of-path arrival time (ps)           6859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_bitclk\/clock_0                         macrocell76         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ACS:BUART:rx_bitclk\/q         macrocell76   1250   1250  12995601  RISE       1
\UART_ACS:BUART:rx_status_3\/main_4  macrocell81   5609   6859  13010464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_status_3\/clock_0                       macrocell81         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ACS:BUART:rx_state_1\/q
Path End       : \UART_ACS:BUART:rx_state_3\/main_1
Capture Clock  : \UART_ACS:BUART:rx_state_3\/clock_0
Path slack     : 13010658p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   13020833
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6665
-------------------------------------   ---- 
End-of-path arrival time (ps)           6665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_state_1\/clock_0                        macrocell71         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ACS:BUART:rx_state_1\/q       macrocell71   1250   1250  12999504  RISE       1
\UART_ACS:BUART:rx_state_3\/main_1  macrocell74   5415   6665  13010658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_state_3\/clock_0                        macrocell74         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ACS:BUART:rx_state_1\/q
Path End       : \UART_ACS:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_ACS:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13010658p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   13020833
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6665
-------------------------------------   ---- 
End-of-path arrival time (ps)           6665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_state_1\/clock_0                        macrocell71         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ACS:BUART:rx_state_1\/q               macrocell71   1250   1250  12999504  RISE       1
\UART_ACS:BUART:rx_state_stop1_reg\/main_0  macrocell77   5415   6665  13010658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_state_stop1_reg\/clock_0                macrocell77         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ACS:BUART:sCR_SyncCtl:CtrlReg\/control_1
Path End       : \UART_ACS:BUART:rx_state_2\/main_0
Capture Clock  : \UART_ACS:BUART:rx_state_2\/clock_0
Path slack     : 13011070p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   13020833
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6253
-------------------------------------   ---- 
End-of-path arrival time (ps)           6253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:sCR_SyncCtl:CtrlReg\/clock                 controlcell4        0      0  RISE       1

Data path
pin name                                        model name    delay     AT     slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_ACS:BUART:sCR_SyncCtl:CtrlReg\/control_1  controlcell4   1210   1210  13005410  RISE       1
\UART_ACS:BUART:rx_state_2\/main_0              macrocell75    5043   6253  13011070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_state_2\/clock_0                        macrocell75         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ACS:BUART:rx_state_3\/q
Path End       : \UART_ACS:BUART:rx_status_3\/main_2
Capture Clock  : \UART_ACS:BUART:rx_status_3\/clock_0
Path slack     : 13011235p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   13020833
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6088
-------------------------------------   ---- 
End-of-path arrival time (ps)           6088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_state_3\/clock_0                        macrocell74         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ACS:BUART:rx_state_3\/q        macrocell74   1250   1250  12998647  RISE       1
\UART_ACS:BUART:rx_status_3\/main_2  macrocell81   4838   6088  13011235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_status_3\/clock_0                       macrocell81         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ACS:BUART:rx_load_fifo\/q
Path End       : \UART_ACS:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_ACS:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13011307p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   13020833
- Setup time                                      -3130
--------------------------------------------   -------- 
End-of-path required time (ps)                 13017703

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6397
-------------------------------------   ---- 
End-of-path arrival time (ps)           6397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_load_fifo\/clock_0                      macrocell73         0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_ACS:BUART:rx_load_fifo\/q            macrocell73     1250   1250  13008197  RISE       1
\UART_ACS:BUART:sRX:RxShifter:u0\/f0_load  datapathcell5   5147   6397  13011307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:sRX:RxShifter:u0\/clock                    datapathcell5       0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ACS:BUART:rx_state_1\/q
Path End       : \UART_ACS:BUART:txn\/main_2
Capture Clock  : \UART_ACS:BUART:txn\/clock_0
Path slack     : 13011547p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   13020833
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5777
-------------------------------------   ---- 
End-of-path arrival time (ps)           5777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_state_1\/clock_0                        macrocell71         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\UART_ACS:BUART:rx_state_1\/q  macrocell71   1250   1250  12999504  RISE       1
\UART_ACS:BUART:txn\/main_2    macrocell70   4527   5777  13011547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:txn\/clock_0                               macrocell70         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ACS:BUART:rx_state_1\/q
Path End       : \UART_ACS:BUART:rx_state_1\/main_1
Capture Clock  : \UART_ACS:BUART:rx_state_1\/clock_0
Path slack     : 13011547p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   13020833
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5777
-------------------------------------   ---- 
End-of-path arrival time (ps)           5777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_state_1\/clock_0                        macrocell71         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ACS:BUART:rx_state_1\/q       macrocell71   1250   1250  12999504  RISE       1
\UART_ACS:BUART:rx_state_1\/main_1  macrocell71   4527   5777  13011547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_state_1\/clock_0                        macrocell71         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ACS:BUART:rx_state_1\/q
Path End       : \UART_ACS:BUART:rx_status_3\/main_0
Capture Clock  : \UART_ACS:BUART:rx_status_3\/clock_0
Path slack     : 13011618p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   13020833
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5705
-------------------------------------   ---- 
End-of-path arrival time (ps)           5705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_state_1\/clock_0                        macrocell71         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ACS:BUART:rx_state_1\/q        macrocell71   1250   1250  12999504  RISE       1
\UART_ACS:BUART:rx_status_3\/main_0  macrocell81   4455   5705  13011618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_status_3\/clock_0                       macrocell81         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ACS:BUART:rx_state_2\/q
Path End       : \UART_ACS:BUART:rx_state_3\/main_4
Capture Clock  : \UART_ACS:BUART:rx_state_3\/clock_0
Path slack     : 13011622p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   13020833
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5701
-------------------------------------   ---- 
End-of-path arrival time (ps)           5701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_state_2\/clock_0                        macrocell75         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ACS:BUART:rx_state_2\/q       macrocell75   1250   1250  12998565  RISE       1
\UART_ACS:BUART:rx_state_3\/main_4  macrocell74   4451   5701  13011622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_state_3\/clock_0                        macrocell74         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ACS:BUART:rx_state_2\/q
Path End       : \UART_ACS:BUART:rx_state_2\/main_4
Capture Clock  : \UART_ACS:BUART:rx_state_2\/clock_0
Path slack     : 13011622p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   13020833
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5701
-------------------------------------   ---- 
End-of-path arrival time (ps)           5701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_state_2\/clock_0                        macrocell75         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ACS:BUART:rx_state_2\/q       macrocell75   1250   1250  12998565  RISE       1
\UART_ACS:BUART:rx_state_2\/main_4  macrocell75   4451   5701  13011622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_state_2\/clock_0                        macrocell75         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ACS:BUART:rx_state_2\/q
Path End       : \UART_ACS:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_ACS:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13011622p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   13020833
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5701
-------------------------------------   ---- 
End-of-path arrival time (ps)           5701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_state_2\/clock_0                        macrocell75         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ACS:BUART:rx_state_2\/q               macrocell75   1250   1250  12998565  RISE       1
\UART_ACS:BUART:rx_state_stop1_reg\/main_3  macrocell77   4451   5701  13011622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_state_stop1_reg\/clock_0                macrocell77         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ACS:BUART:rx_state_2\/q
Path End       : \UART_ACS:BUART:txn\/main_5
Capture Clock  : \UART_ACS:BUART:txn\/clock_0
Path slack     : 13011639p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   13020833
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5684
-------------------------------------   ---- 
End-of-path arrival time (ps)           5684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_state_2\/clock_0                        macrocell75         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\UART_ACS:BUART:rx_state_2\/q  macrocell75   1250   1250  12998565  RISE       1
\UART_ACS:BUART:txn\/main_5    macrocell70   4434   5684  13011639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:txn\/clock_0                               macrocell70         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ACS:BUART:rx_state_2\/q
Path End       : \UART_ACS:BUART:rx_state_1\/main_5
Capture Clock  : \UART_ACS:BUART:rx_state_1\/clock_0
Path slack     : 13011639p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   13020833
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5684
-------------------------------------   ---- 
End-of-path arrival time (ps)           5684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_state_2\/clock_0                        macrocell75         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ACS:BUART:rx_state_2\/q       macrocell75   1250   1250  12998565  RISE       1
\UART_ACS:BUART:rx_state_1\/main_5  macrocell71   4434   5684  13011639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_state_1\/clock_0                        macrocell71         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ACS:BUART:sCR_SyncCtl:CtrlReg\/control_0
Path End       : \UART_ACS:BUART:rx_bitclk\/main_0
Capture Clock  : \UART_ACS:BUART:rx_bitclk\/clock_0
Path slack     : 13011647p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   13020833
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5677
-------------------------------------   ---- 
End-of-path arrival time (ps)           5677
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:sCR_SyncCtl:CtrlReg\/clock                 controlcell4        0      0  RISE       1

Data path
pin name                                        model name    delay     AT     slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_ACS:BUART:sCR_SyncCtl:CtrlReg\/control_0  controlcell4   1210   1210  13001469  RISE       1
\UART_ACS:BUART:rx_bitclk\/main_0               macrocell76    4467   5677  13011647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_bitclk\/clock_0                         macrocell76         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ACS:BUART:sCR_SyncCtl:CtrlReg\/control_0
Path End       : \UART_ACS:BUART:rx_state_0\/main_0
Capture Clock  : \UART_ACS:BUART:rx_state_0\/clock_0
Path slack     : 13011666p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   13020833
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5657
-------------------------------------   ---- 
End-of-path arrival time (ps)           5657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:sCR_SyncCtl:CtrlReg\/clock                 controlcell4        0      0  RISE       1

Data path
pin name                                        model name    delay     AT     slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_ACS:BUART:sCR_SyncCtl:CtrlReg\/control_0  controlcell4   1210   1210  13001469  RISE       1
\UART_ACS:BUART:rx_state_0\/main_0              macrocell72    4447   5657  13011666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_state_0\/clock_0                        macrocell72         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ACS:BUART:sCR_SyncCtl:CtrlReg\/control_0
Path End       : \UART_ACS:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_ACS:BUART:rx_load_fifo\/clock_0
Path slack     : 13011666p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   13020833
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5657
-------------------------------------   ---- 
End-of-path arrival time (ps)           5657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:sCR_SyncCtl:CtrlReg\/clock                 controlcell4        0      0  RISE       1

Data path
pin name                                        model name    delay     AT     slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_ACS:BUART:sCR_SyncCtl:CtrlReg\/control_0  controlcell4   1210   1210  13001469  RISE       1
\UART_ACS:BUART:rx_load_fifo\/main_0            macrocell73    4447   5657  13011666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_load_fifo\/clock_0                      macrocell73         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ACS:BUART:sCR_SyncCtl:CtrlReg\/control_0
Path End       : Net_1610/main_0
Capture Clock  : Net_1610/clock_0
Path slack     : 13011779p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   13020833
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5545
-------------------------------------   ---- 
End-of-path arrival time (ps)           5545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:sCR_SyncCtl:CtrlReg\/clock                 controlcell4        0      0  RISE       1

Data path
pin name                                        model name    delay     AT     slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_ACS:BUART:sCR_SyncCtl:CtrlReg\/control_0  controlcell4   1210   1210  13001469  RISE       1
Net_1610/main_0                                 macrocell82    4335   5545  13011779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_1610/clock_0                                           macrocell82         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ACS:BUART:sCR_SyncCtl:CtrlReg\/control_0
Path End       : \UART_ACS:BUART:rx_state_3\/main_0
Capture Clock  : \UART_ACS:BUART:rx_state_3\/clock_0
Path slack     : 13011975p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   13020833
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5348
-------------------------------------   ---- 
End-of-path arrival time (ps)           5348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:sCR_SyncCtl:CtrlReg\/clock                 controlcell4        0      0  RISE       1

Data path
pin name                                        model name    delay     AT     slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_ACS:BUART:sCR_SyncCtl:CtrlReg\/control_0  controlcell4   1210   1210  13001469  RISE       1
\UART_ACS:BUART:rx_state_3\/main_0              macrocell74    4138   5348  13011975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_state_3\/clock_0                        macrocell74         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ACS:BUART:sCR_SyncCtl:CtrlReg\/control_0
Path End       : \UART_ACS:BUART:rx_state_2\/main_1
Capture Clock  : \UART_ACS:BUART:rx_state_2\/clock_0
Path slack     : 13011975p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   13020833
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5348
-------------------------------------   ---- 
End-of-path arrival time (ps)           5348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:sCR_SyncCtl:CtrlReg\/clock                 controlcell4        0      0  RISE       1

Data path
pin name                                        model name    delay     AT     slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_ACS:BUART:sCR_SyncCtl:CtrlReg\/control_0  controlcell4   1210   1210  13001469  RISE       1
\UART_ACS:BUART:rx_state_2\/main_1              macrocell75    4138   5348  13011975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_state_2\/clock_0                        macrocell75         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ACS:BUART:sRX:RxBitCounter\/count_0
Path End       : MODIN2_1/main_7
Capture Clock  : MODIN2_1/clock_0
Path slack     : 13011979p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   13020833
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5344
-------------------------------------   ---- 
End-of-path arrival time (ps)           5344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ACS:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  13001663  RISE       1
MODIN2_1/main_7                            macrocell78   3404   5344  13011979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                           macrocell78         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ACS:BUART:sRX:RxBitCounter\/count_0
Path End       : MODIN2_0/main_7
Capture Clock  : MODIN2_0/clock_0
Path slack     : 13011979p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   13020833
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5344
-------------------------------------   ---- 
End-of-path arrival time (ps)           5344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ACS:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  13001663  RISE       1
MODIN2_0/main_7                            macrocell79   3404   5344  13011979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                           macrocell79         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ACS:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN2_1/main_6
Capture Clock  : MODIN2_1/clock_0
Path slack     : 13011983p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   13020833
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5340
-------------------------------------   ---- 
End-of-path arrival time (ps)           5340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ACS:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13001665  RISE       1
MODIN2_1/main_6                            macrocell78   3400   5340  13011983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                           macrocell78         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ACS:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN2_0/main_6
Capture Clock  : MODIN2_0/clock_0
Path slack     : 13011983p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   13020833
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5340
-------------------------------------   ---- 
End-of-path arrival time (ps)           5340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ACS:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13001665  RISE       1
MODIN2_0/main_6                            macrocell79   3400   5340  13011983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                           macrocell79         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ACS:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN2_1/main_5
Capture Clock  : MODIN2_1/clock_0
Path slack     : 13011986p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   13020833
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5337
-------------------------------------   ---- 
End-of-path arrival time (ps)           5337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ACS:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13001666  RISE       1
MODIN2_1/main_5                            macrocell78   3397   5337  13011986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                           macrocell78         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ACS:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN2_0/main_5
Capture Clock  : MODIN2_0/clock_0
Path slack     : 13011986p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   13020833
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5337
-------------------------------------   ---- 
End-of-path arrival time (ps)           5337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ACS:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13001666  RISE       1
MODIN2_0/main_5                            macrocell79   3397   5337  13011986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                           macrocell79         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ACS:BUART:rx_state_1\/q
Path End       : Net_1610/main_1
Capture Clock  : Net_1610/clock_0
Path slack     : 13012069p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   13020833
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5254
-------------------------------------   ---- 
End-of-path arrival time (ps)           5254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_state_1\/clock_0                        macrocell71         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\UART_ACS:BUART:rx_state_1\/q  macrocell71   1250   1250  12999504  RISE       1
Net_1610/main_1                macrocell82   4004   5254  13012069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_1610/clock_0                                           macrocell82         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ACS:BUART:rx_state_2\/q
Path End       : Net_1610/main_4
Capture Clock  : Net_1610/clock_0
Path slack     : 13012157p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   13020833
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5167
-------------------------------------   ---- 
End-of-path arrival time (ps)           5167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_state_2\/clock_0                        macrocell75         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\UART_ACS:BUART:rx_state_2\/q  macrocell75   1250   1250  12998565  RISE       1
Net_1610/main_4                macrocell82   3917   5167  13012157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_1610/clock_0                                           macrocell82         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ACS:BUART:rx_state_3\/q
Path End       : \UART_ACS:BUART:txn\/main_4
Capture Clock  : \UART_ACS:BUART:txn\/clock_0
Path slack     : 13012166p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   13020833
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5157
-------------------------------------   ---- 
End-of-path arrival time (ps)           5157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_state_3\/clock_0                        macrocell74         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\UART_ACS:BUART:rx_state_3\/q  macrocell74   1250   1250  12998647  RISE       1
\UART_ACS:BUART:txn\/main_4    macrocell70   3907   5157  13012166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:txn\/clock_0                               macrocell70         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ACS:BUART:rx_state_3\/q
Path End       : \UART_ACS:BUART:rx_state_1\/main_4
Capture Clock  : \UART_ACS:BUART:rx_state_1\/clock_0
Path slack     : 13012166p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   13020833
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5157
-------------------------------------   ---- 
End-of-path arrival time (ps)           5157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_state_3\/clock_0                        macrocell74         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ACS:BUART:rx_state_3\/q       macrocell74   1250   1250  12998647  RISE       1
\UART_ACS:BUART:rx_state_1\/main_4  macrocell71   3907   5157  13012166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_state_1\/clock_0                        macrocell71         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN2_1/q
Path End       : \UART_ACS:BUART:rx_state_0\/main_6
Capture Clock  : \UART_ACS:BUART:rx_state_0\/clock_0
Path slack     : 13012359p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   13020833
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4964
-------------------------------------   ---- 
End-of-path arrival time (ps)           4964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                           macrocell78         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
MODIN2_1/q                          macrocell78   1250   1250  13006744  RISE       1
\UART_ACS:BUART:rx_state_0\/main_6  macrocell72   3714   4964  13012359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_state_0\/clock_0                        macrocell72         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN2_1/q
Path End       : \UART_ACS:BUART:rx_status_3\/main_5
Capture Clock  : \UART_ACS:BUART:rx_status_3\/clock_0
Path slack     : 13012360p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   13020833
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4964
-------------------------------------   ---- 
End-of-path arrival time (ps)           4964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                           macrocell78         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
MODIN2_1/q                           macrocell78   1250   1250  13006744  RISE       1
\UART_ACS:BUART:rx_status_3\/main_5  macrocell81   3714   4964  13012360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_status_3\/clock_0                       macrocell81         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN2_0/q
Path End       : \UART_ACS:BUART:rx_status_3\/main_6
Capture Clock  : \UART_ACS:BUART:rx_status_3\/clock_0
Path slack     : 13012666p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   13020833
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4658
-------------------------------------   ---- 
End-of-path arrival time (ps)           4658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                           macrocell79         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
MODIN2_0/q                           macrocell79   1250   1250  13007050  RISE       1
\UART_ACS:BUART:rx_status_3\/main_6  macrocell81   3408   4658  13012666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_status_3\/clock_0                       macrocell81         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN2_0/q
Path End       : \UART_ACS:BUART:rx_state_0\/main_7
Capture Clock  : \UART_ACS:BUART:rx_state_0\/clock_0
Path slack     : 13012671p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   13020833
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4652
-------------------------------------   ---- 
End-of-path arrival time (ps)           4652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                           macrocell79         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
MODIN2_0/q                          macrocell79   1250   1250  13007050  RISE       1
\UART_ACS:BUART:rx_state_0\/main_7  macrocell72   3402   4652  13012671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_state_0\/clock_0                        macrocell72         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ACS:BUART:sCR_SyncCtl:CtrlReg\/control_0
Path End       : MODIN2_1/main_0
Capture Clock  : MODIN2_1/clock_0
Path slack     : 13012724p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   13020833
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4600
-------------------------------------   ---- 
End-of-path arrival time (ps)           4600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:sCR_SyncCtl:CtrlReg\/clock                 controlcell4        0      0  RISE       1

Data path
pin name                                        model name    delay     AT     slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_ACS:BUART:sCR_SyncCtl:CtrlReg\/control_0  controlcell4   1210   1210  13001469  RISE       1
MODIN2_1/main_0                                 macrocell78    3390   4600  13012724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                           macrocell78         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ACS:BUART:sCR_SyncCtl:CtrlReg\/control_0
Path End       : MODIN2_0/main_0
Capture Clock  : MODIN2_0/clock_0
Path slack     : 13012724p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   13020833
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4600
-------------------------------------   ---- 
End-of-path arrival time (ps)           4600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:sCR_SyncCtl:CtrlReg\/clock                 controlcell4        0      0  RISE       1

Data path
pin name                                        model name    delay     AT     slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_ACS:BUART:sCR_SyncCtl:CtrlReg\/control_0  controlcell4   1210   1210  13001469  RISE       1
MODIN2_0/main_0                                 macrocell79    3390   4600  13012724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                           macrocell79         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ACS:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_ACS:BUART:rx_state_0\/main_10
Capture Clock  : \UART_ACS:BUART:rx_state_0\/clock_0
Path slack     : 13012732p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   13020833
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4592
-------------------------------------   ---- 
End-of-path arrival time (ps)           4592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ACS:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13001235  RISE       1
\UART_ACS:BUART:rx_state_0\/main_10        macrocell72   2652   4592  13012732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_state_0\/clock_0                        macrocell72         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ACS:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_ACS:BUART:rx_load_fifo\/main_8
Capture Clock  : \UART_ACS:BUART:rx_load_fifo\/clock_0
Path slack     : 13012732p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   13020833
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4592
-------------------------------------   ---- 
End-of-path arrival time (ps)           4592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ACS:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13001235  RISE       1
\UART_ACS:BUART:rx_load_fifo\/main_8       macrocell73   2652   4592  13012732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_load_fifo\/clock_0                      macrocell73         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ACS:BUART:sCR_SyncCtl:CtrlReg\/control_0
Path End       : \UART_ACS:BUART:HalfDuplexSend_last\/main_0
Capture Clock  : \UART_ACS:BUART:HalfDuplexSend_last\/clock_0
Path slack     : 13012741p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   13020833
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4582
-------------------------------------   ---- 
End-of-path arrival time (ps)           4582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:sCR_SyncCtl:CtrlReg\/clock                 controlcell4        0      0  RISE       1

Data path
pin name                                        model name    delay     AT     slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_ACS:BUART:sCR_SyncCtl:CtrlReg\/control_0  controlcell4   1210   1210  13001469  RISE       1
\UART_ACS:BUART:HalfDuplexSend_last\/main_0     macrocell69    3372   4582  13012741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:HalfDuplexSend_last\/clock_0               macrocell69         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ACS:BUART:sCR_SyncCtl:CtrlReg\/control_0
Path End       : \UART_ACS:BUART:txn\/main_0
Capture Clock  : \UART_ACS:BUART:txn\/clock_0
Path slack     : 13012837p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   13020833
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4487
-------------------------------------   ---- 
End-of-path arrival time (ps)           4487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:sCR_SyncCtl:CtrlReg\/clock                 controlcell4        0      0  RISE       1

Data path
pin name                                        model name    delay     AT     slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_ACS:BUART:sCR_SyncCtl:CtrlReg\/control_0  controlcell4   1210   1210  13001469  RISE       1
\UART_ACS:BUART:txn\/main_0                     macrocell70    3277   4487  13012837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:txn\/clock_0                               macrocell70         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ACS:BUART:sCR_SyncCtl:CtrlReg\/control_0
Path End       : \UART_ACS:BUART:rx_state_1\/main_0
Capture Clock  : \UART_ACS:BUART:rx_state_1\/clock_0
Path slack     : 13012837p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   13020833
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4487
-------------------------------------   ---- 
End-of-path arrival time (ps)           4487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:sCR_SyncCtl:CtrlReg\/clock                 controlcell4        0      0  RISE       1

Data path
pin name                                        model name    delay     AT     slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_ACS:BUART:sCR_SyncCtl:CtrlReg\/control_0  controlcell4   1210   1210  13001469  RISE       1
\UART_ACS:BUART:rx_state_1\/main_0              macrocell71    3277   4487  13012837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_state_1\/clock_0                        macrocell71         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ACS:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_ACS:BUART:rx_state_0\/main_9
Capture Clock  : \UART_ACS:BUART:rx_state_0\/clock_0
Path slack     : 13013043p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   13020833
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4280
-------------------------------------   ---- 
End-of-path arrival time (ps)           4280
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ACS:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13003398  RISE       1
\UART_ACS:BUART:rx_state_0\/main_9         macrocell72   2340   4280  13013043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_state_0\/clock_0                        macrocell72         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ACS:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_ACS:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_ACS:BUART:rx_load_fifo\/clock_0
Path slack     : 13013043p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   13020833
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4280
-------------------------------------   ---- 
End-of-path arrival time (ps)           4280
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ACS:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13003398  RISE       1
\UART_ACS:BUART:rx_load_fifo\/main_7       macrocell73   2340   4280  13013043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_load_fifo\/clock_0                      macrocell73         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ACS:BUART:rx_state_3\/q
Path End       : \UART_ACS:BUART:rx_state_3\/main_3
Capture Clock  : \UART_ACS:BUART:rx_state_3\/clock_0
Path slack     : 13013057p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   13020833
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4267
-------------------------------------   ---- 
End-of-path arrival time (ps)           4267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_state_3\/clock_0                        macrocell74         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ACS:BUART:rx_state_3\/q       macrocell74   1250   1250  12998647  RISE       1
\UART_ACS:BUART:rx_state_3\/main_3  macrocell74   3017   4267  13013057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_state_3\/clock_0                        macrocell74         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ACS:BUART:rx_state_3\/q
Path End       : \UART_ACS:BUART:rx_state_2\/main_3
Capture Clock  : \UART_ACS:BUART:rx_state_2\/clock_0
Path slack     : 13013057p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   13020833
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4267
-------------------------------------   ---- 
End-of-path arrival time (ps)           4267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_state_3\/clock_0                        macrocell74         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ACS:BUART:rx_state_3\/q       macrocell74   1250   1250  12998647  RISE       1
\UART_ACS:BUART:rx_state_2\/main_3  macrocell75   3017   4267  13013057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_state_2\/clock_0                        macrocell75         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ACS:BUART:rx_state_3\/q
Path End       : \UART_ACS:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_ACS:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13013057p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   13020833
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4267
-------------------------------------   ---- 
End-of-path arrival time (ps)           4267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_state_3\/clock_0                        macrocell74         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ACS:BUART:rx_state_3\/q               macrocell74   1250   1250  12998647  RISE       1
\UART_ACS:BUART:rx_state_stop1_reg\/main_2  macrocell77   3017   4267  13013057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_state_stop1_reg\/clock_0                macrocell77         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ACS:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_ACS:BUART:rx_bitclk\/main_7
Capture Clock  : \UART_ACS:BUART:rx_bitclk\/clock_0
Path slack     : 13013071p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   13020833
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4253
-------------------------------------   ---- 
End-of-path arrival time (ps)           4253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ACS:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  13001663  RISE       1
\UART_ACS:BUART:rx_bitclk\/main_7          macrocell76   2313   4253  13013071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_bitclk\/clock_0                         macrocell76         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ACS:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_ACS:BUART:rx_bitclk\/main_6
Capture Clock  : \UART_ACS:BUART:rx_bitclk\/clock_0
Path slack     : 13013074p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   13020833
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4250
-------------------------------------   ---- 
End-of-path arrival time (ps)           4250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ACS:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13001665  RISE       1
\UART_ACS:BUART:rx_bitclk\/main_6          macrocell76   2310   4250  13013074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_bitclk\/clock_0                         macrocell76         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ACS:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_ACS:BUART:rx_bitclk\/main_5
Capture Clock  : \UART_ACS:BUART:rx_bitclk\/clock_0
Path slack     : 13013076p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   13020833
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4247
-------------------------------------   ---- 
End-of-path arrival time (ps)           4247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ACS:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13001666  RISE       1
\UART_ACS:BUART:rx_bitclk\/main_5          macrocell76   2307   4247  13013076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_bitclk\/clock_0                         macrocell76         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN2_1/q
Path End       : MODIN2_1/main_8
Capture Clock  : MODIN2_1/clock_0
Path slack     : 13013130p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   13020833
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4194
-------------------------------------   ---- 
End-of-path arrival time (ps)           4194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                           macrocell78         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN2_1/q       macrocell78   1250   1250  13006744  RISE       1
MODIN2_1/main_8  macrocell78   2944   4194  13013130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                           macrocell78         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ACS:BUART:rx_state_3\/q
Path End       : Net_1610/main_3
Capture Clock  : Net_1610/clock_0
Path slack     : 13013215p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   13020833
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4109
-------------------------------------   ---- 
End-of-path arrival time (ps)           4109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_state_3\/clock_0                        macrocell74         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\UART_ACS:BUART:rx_state_3\/q  macrocell74   1250   1250  12998647  RISE       1
Net_1610/main_3                macrocell82   2859   4109  13013215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_1610/clock_0                                           macrocell82         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN2_0/q
Path End       : MODIN2_1/main_9
Capture Clock  : MODIN2_1/clock_0
Path slack     : 13013450p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   13020833
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3873
-------------------------------------   ---- 
End-of-path arrival time (ps)           3873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                           macrocell79         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN2_0/q       macrocell79   1250   1250  13007050  RISE       1
MODIN2_1/main_9  macrocell78   2623   3873  13013450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                           macrocell78         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN2_0/q
Path End       : MODIN2_0/main_8
Capture Clock  : MODIN2_0/clock_0
Path slack     : 13013450p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   13020833
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3873
-------------------------------------   ---- 
End-of-path arrival time (ps)           3873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                           macrocell79         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN2_0/q       macrocell79   1250   1250  13007050  RISE       1
MODIN2_0/main_8  macrocell79   2623   3873  13013450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                           macrocell79         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ACS:BUART:txn\/q
Path End       : \UART_ACS:BUART:txn\/main_1
Capture Clock  : \UART_ACS:BUART:txn\/clock_0
Path slack     : 13013763p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   13020833
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:txn\/clock_0                               macrocell70         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\UART_ACS:BUART:txn\/q       macrocell70   1250   1250  13013763  RISE       1
\UART_ACS:BUART:txn\/main_1  macrocell70   2310   3560  13013763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:txn\/clock_0                               macrocell70         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ACS:BUART:rx_bitclk\/q
Path End       : \UART_ACS:BUART:rx_state_0\/main_5
Capture Clock  : \UART_ACS:BUART:rx_state_0\/clock_0
Path slack     : 13013768p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   13020833
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_bitclk\/clock_0                         macrocell76         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ACS:BUART:rx_bitclk\/q        macrocell76   1250   1250  12995601  RISE       1
\UART_ACS:BUART:rx_state_0\/main_5  macrocell72   2305   3555  13013768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_state_0\/clock_0                        macrocell72         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ACS:BUART:rx_bitclk\/q
Path End       : \UART_ACS:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_ACS:BUART:rx_load_fifo\/clock_0
Path slack     : 13013768p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   13020833
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_bitclk\/clock_0                         macrocell76         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ACS:BUART:rx_bitclk\/q          macrocell76   1250   1250  12995601  RISE       1
\UART_ACS:BUART:rx_load_fifo\/main_5  macrocell73   2305   3555  13013768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_load_fifo\/clock_0                      macrocell73         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ACS:BUART:rx_state_0\/q
Path End       : \UART_ACS:BUART:rx_state_0\/main_2
Capture Clock  : \UART_ACS:BUART:rx_state_0\/clock_0
Path slack     : 13013786p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   13020833
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_state_0\/clock_0                        macrocell72         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ACS:BUART:rx_state_0\/q       macrocell72   1250   1250  12995449  RISE       1
\UART_ACS:BUART:rx_state_0\/main_2  macrocell72   2288   3538  13013786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_state_0\/clock_0                        macrocell72         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ACS:BUART:rx_state_0\/q
Path End       : \UART_ACS:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_ACS:BUART:rx_load_fifo\/clock_0
Path slack     : 13013786p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   13020833
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_state_0\/clock_0                        macrocell72         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ACS:BUART:rx_state_0\/q         macrocell72   1250   1250  12995449  RISE       1
\UART_ACS:BUART:rx_load_fifo\/main_2  macrocell73   2288   3538  13013786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_load_fifo\/clock_0                      macrocell73         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ACS:BUART:rx_status_3\/q
Path End       : \UART_ACS:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_ACS:BUART:sRX:RxSts\/clock
Path slack     : 13016777p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   13020833
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 13020333

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:rx_status_3\/clock_0                       macrocell81         0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\UART_ACS:BUART:rx_status_3\/q       macrocell81    1250   1250  13016777  RISE       1
\UART_ACS:BUART:sRX:RxSts\/status_3  statusicell4   2306   3556  13016777  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_ACS:BUART:sRX:RxSts\/clock                           statusicell4        0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSDPReaderTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \OSDPReaderTimer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \OSDPReaderTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 26022205p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -4230
--------------------------------------------   -------- 
End-of-path required time (ps)                 26037437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15231
-------------------------------------   ----- 
End-of-path arrival time (ps)           15231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\OSDPReaderTimer:TimerUDB:sT16:timerdp:u0\/clock           datapathcell7       0      0  RISE       1

Data path
pin name                                              model name     delay     AT     slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\OSDPReaderTimer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell7    760    760  26022205  RISE       1
\OSDPReaderTimer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell8      0    760  26022205  RISE       1
\OSDPReaderTimer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell8   2740   3500  26022205  RISE       1
\OSDPReaderTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell7   6601  10101  26022205  RISE       1
\OSDPReaderTimer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell7   5130  15231  26022205  RISE       1
\OSDPReaderTimer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell8      0  15231  26022205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\OSDPReaderTimer:TimerUDB:sT16:timerdp:u1\/clock           datapathcell8       0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 26023194p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -6190
--------------------------------------------   -------- 
End-of-path required time (ps)                 26035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12282
-------------------------------------   ----- 
End-of-path arrival time (ps)           12282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell43         0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_1\/q                      macrocell43     1250   1250  26023194  RISE       1
\UART_1:BUART:counter_load_not\/main_0           macrocell5      4750   6000  26023194  RISE       1
\UART_1:BUART:counter_load_not\/q                macrocell5      3350   9350  26023194  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   2932  12282  26023194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell3       0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sCR_SyncCtl:CtrlReg\/control_3
Path End       : \UART_1:BUART:txn\/main_4
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 26023924p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14233
-------------------------------------   ----- 
End-of-path arrival time (ps)           14233
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sCR_SyncCtl:CtrlReg\/clock                   controlcell2        0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:sCR_SyncCtl:CtrlReg\/control_3  controlcell2   1210   1210  26023924  RISE       1
\UART_1:BUART:txn_split\/main_1               macrocell1     7371   8581  26023924  RISE       1
\UART_1:BUART:txn_split\/q                    macrocell1     3350  11931  26023924  RISE       1
\UART_1:BUART:txn\/main_4                     macrocell42    2302  14233  26023924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell42         0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSDPReaderTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \OSDPReaderTimer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \OSDPReaderTimer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 26023967p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 26041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17200
-------------------------------------   ----- 
End-of-path arrival time (ps)           17200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\OSDPReaderTimer:TimerUDB:sT16:timerdp:u0\/clock           datapathcell7       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\OSDPReaderTimer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell7    760    760  26022205  RISE       1
\OSDPReaderTimer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell8      0    760  26022205  RISE       1
\OSDPReaderTimer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell8   2740   3500  26022205  RISE       1
\OSDPReaderTimer:TimerUDB:status_tc\/main_1         macrocell30     8038  11538  26023967  RISE       1
\OSDPReaderTimer:TimerUDB:status_tc\/q              macrocell30     3350  14888  26023967  RISE       1
\OSDPReaderTimer:TimerUDB:rstSts:stsreg\/status_0   statusicell6    2311  17200  26023967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\OSDPReaderTimer:TimerUDB:rstSts:stsreg\/clock             statusicell6        0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_1\/q
Path End       : \UART_1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_1:BUART:sRX:RxBitCounter\/clock
Path slack     : 26024033p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -5360
--------------------------------------------   -------- 
End-of-path required time (ps)                 26036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12274
-------------------------------------   ----- 
End-of-path arrival time (ps)           12274
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_1\/clock_0                          macrocell50         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_1\/q            macrocell50   1250   1250  26024033  RISE       1
\UART_1:BUART:rx_counter_load\/main_0  macrocell8    5340   6590  26024033  RISE       1
\UART_1:BUART:rx_counter_load\/q       macrocell8    3350   9940  26024033  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/load   count7cell    2334  12274  26024033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sCR_SyncCtl:CtrlReg\/control_3
Path End       : \UART_1:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 26025254p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12902
-------------------------------------   ----- 
End-of-path arrival time (ps)           12902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sCR_SyncCtl:CtrlReg\/clock                   controlcell2        0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:sCR_SyncCtl:CtrlReg\/control_3  controlcell2   1210   1210  26023924  RISE       1
\UART_1:BUART:rx_load_fifo\/main_1            macrocell52   11692  12902  26025254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell52         0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sCR_SyncCtl:CtrlReg\/control_3
Path End       : \UART_1:BUART:rx_state_2\/main_2
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 26025254p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12902
-------------------------------------   ----- 
End-of-path arrival time (ps)           12902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sCR_SyncCtl:CtrlReg\/clock                   controlcell2        0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:sCR_SyncCtl:CtrlReg\/control_3  controlcell2   1210   1210  26023924  RISE       1
\UART_1:BUART:rx_state_2\/main_2              macrocell54   11692  12902  26025254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell54         0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sCR_SyncCtl:CtrlReg\/control_3
Path End       : \UART_1:BUART:rx_markspace_pre\/main_2
Capture Clock  : \UART_1:BUART:rx_markspace_pre\/clock_0
Path slack     : 26025267p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12890
-------------------------------------   ----- 
End-of-path arrival time (ps)           12890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sCR_SyncCtl:CtrlReg\/clock                   controlcell2        0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:sCR_SyncCtl:CtrlReg\/control_3  controlcell2   1210   1210  26023924  RISE       1
\UART_1:BUART:rx_markspace_pre\/main_2        macrocell59   11680  12890  26025267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_markspace_pre\/clock_0                    macrocell59         0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSDPReaderTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \OSDPReaderTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \OSDPReaderTimer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 26025505p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 26035607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10101
-------------------------------------   ----- 
End-of-path arrival time (ps)           10101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\OSDPReaderTimer:TimerUDB:sT16:timerdp:u0\/clock           datapathcell7       0      0  RISE       1

Data path
pin name                                              model name     delay     AT     slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\OSDPReaderTimer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell7    760    760  26022205  RISE       1
\OSDPReaderTimer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell8      0    760  26022205  RISE       1
\OSDPReaderTimer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell8   2740   3500  26022205  RISE       1
\OSDPReaderTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell7   6601  10101  26025505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\OSDPReaderTimer:TimerUDB:sT16:timerdp:u0\/clock           datapathcell7       0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSDPReaderTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \OSDPReaderTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \OSDPReaderTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 26025505p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 26035607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10101
-------------------------------------   ----- 
End-of-path arrival time (ps)           10101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\OSDPReaderTimer:TimerUDB:sT16:timerdp:u0\/clock           datapathcell7       0      0  RISE       1

Data path
pin name                                              model name     delay     AT     slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\OSDPReaderTimer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell7    760    760  26022205  RISE       1
\OSDPReaderTimer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell8      0    760  26022205  RISE       1
\OSDPReaderTimer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell8   2740   3500  26022205  RISE       1
\OSDPReaderTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell8   6601  10101  26025505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\OSDPReaderTimer:TimerUDB:sT16:timerdp:u1\/clock           datapathcell8       0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sCR_SyncCtl:CtrlReg\/control_4
Path End       : \UART_1:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 26027026p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11131
-------------------------------------   ----- 
End-of-path arrival time (ps)           11131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sCR_SyncCtl:CtrlReg\/clock                   controlcell2        0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:sCR_SyncCtl:CtrlReg\/control_4  controlcell2   1210   1210  26025667  RISE       1
\UART_1:BUART:rx_load_fifo\/main_0            macrocell52    9921  11131  26027026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell52         0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sCR_SyncCtl:CtrlReg\/control_4
Path End       : \UART_1:BUART:rx_state_2\/main_1
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 26027026p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11131
-------------------------------------   ----- 
End-of-path arrival time (ps)           11131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sCR_SyncCtl:CtrlReg\/clock                   controlcell2        0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:sCR_SyncCtl:CtrlReg\/control_4  controlcell2   1210   1210  26025667  RISE       1
\UART_1:BUART:rx_state_2\/main_1              macrocell54    9921  11131  26027026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell54         0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSDPReaderTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSDPReaderTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \OSDPReaderTimer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 26027115p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 26035607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8492
-------------------------------------   ---- 
End-of-path arrival time (ps)           8492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\OSDPReaderTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell6        0      0  RISE       1

Data path
pin name                                                       model name     delay     AT     slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\OSDPReaderTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell6    1210   1210  26023815  RISE       1
\OSDPReaderTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell7   7282   8492  26027115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\OSDPReaderTimer:TimerUDB:sT16:timerdp:u0\/clock           datapathcell7       0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSDPReaderTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSDPReaderTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \OSDPReaderTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 26027152p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 26035607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8455
-------------------------------------   ---- 
End-of-path arrival time (ps)           8455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\OSDPReaderTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell6        0      0  RISE       1

Data path
pin name                                                       model name     delay     AT     slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\OSDPReaderTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell6    1210   1210  26023815  RISE       1
\OSDPReaderTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_1           datapathcell8   7245   8455  26027152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\OSDPReaderTimer:TimerUDB:sT16:timerdp:u1\/clock           datapathcell8       0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_1:BUART:sTX:TxSts\/clock
Path slack     : 26027430p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 26041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13737
-------------------------------------   ----- 
End-of-path arrival time (ps)           13737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell2       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   3580   3580  26027430  RISE       1
\UART_1:BUART:tx_status_0\/main_3                 macrocell6      4483   8063  26027430  RISE       1
\UART_1:BUART:tx_status_0\/q                      macrocell6      3350  11413  26027430  RISE       1
\UART_1:BUART:sTX:TxSts\/status_0                 statusicell2    2323  13737  26027430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxSts\/clock                             statusicell2        0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sCR_SyncCtl:CtrlReg\/control_4
Path End       : \UART_1:BUART:rx_markspace_pre\/main_1
Capture Clock  : \UART_1:BUART:rx_markspace_pre\/clock_0
Path slack     : 26027581p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10576
-------------------------------------   ----- 
End-of-path arrival time (ps)           10576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sCR_SyncCtl:CtrlReg\/clock                   controlcell2        0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:sCR_SyncCtl:CtrlReg\/control_4  controlcell2   1210   1210  26025667  RISE       1
\UART_1:BUART:rx_markspace_pre\/main_1        macrocell59    9366  10576  26027581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_markspace_pre\/clock_0                    macrocell59         0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 26028490p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -6010
--------------------------------------------   -------- 
End-of-path required time (ps)                 26035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7167
-------------------------------------   ---- 
End-of-path arrival time (ps)           7167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell51         0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_0\/q                macrocell51     1250   1250  26026264  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell4   5917   7167  26028490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell4       0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sCR_SyncCtl:CtrlReg\/control_4
Path End       : \UART_1:BUART:tx_ctrl_mark_last\/main_0
Capture Clock  : \UART_1:BUART:tx_ctrl_mark_last\/clock_0
Path slack     : 26028494p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9663
-------------------------------------   ---- 
End-of-path arrival time (ps)           9663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sCR_SyncCtl:CtrlReg\/clock                   controlcell2        0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:sCR_SyncCtl:CtrlReg\/control_4  controlcell2   1210   1210  26025667  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/main_0       macrocell47    8453   9663  26028494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell47         0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sCR_SyncCtl:CtrlReg\/control_4
Path End       : \UART_1:BUART:rx_parity_bit\/main_1
Capture Clock  : \UART_1:BUART:rx_parity_bit\/clock_0
Path slack     : 26028494p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9663
-------------------------------------   ---- 
End-of-path arrival time (ps)           9663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sCR_SyncCtl:CtrlReg\/clock                   controlcell2        0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:sCR_SyncCtl:CtrlReg\/control_4  controlcell2   1210   1210  26025667  RISE       1
\UART_1:BUART:rx_parity_bit\/main_1           macrocell62    8453   9663  26028494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_parity_bit\/clock_0                       macrocell62         0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:tx_mark\/main_8
Capture Clock  : \UART_1:BUART:tx_mark\/clock_0
Path slack     : 26028953p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9204
-------------------------------------   ---- 
End-of-path arrival time (ps)           9204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell47         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell47   1250   1250  26028953  RISE       1
\UART_1:BUART:tx_mark\/main_8       macrocell48   7954   9204  26028953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_mark\/clock_0                             macrocell48         0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sCR_SyncCtl:CtrlReg\/control_3
Path End       : \UART_1:BUART:tx_ctrl_mark_last\/main_1
Capture Clock  : \UART_1:BUART:tx_ctrl_mark_last\/clock_0
Path slack     : 26029348p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8809
-------------------------------------   ---- 
End-of-path arrival time (ps)           8809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sCR_SyncCtl:CtrlReg\/clock                   controlcell2        0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:sCR_SyncCtl:CtrlReg\/control_3  controlcell2   1210   1210  26023924  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/main_1       macrocell47    7599   8809  26029348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell47         0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sCR_SyncCtl:CtrlReg\/control_3
Path End       : \UART_1:BUART:rx_parity_bit\/main_2
Capture Clock  : \UART_1:BUART:rx_parity_bit\/clock_0
Path slack     : 26029348p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8809
-------------------------------------   ---- 
End-of-path arrival time (ps)           8809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sCR_SyncCtl:CtrlReg\/clock                   controlcell2        0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:sCR_SyncCtl:CtrlReg\/control_3  controlcell2   1210   1210  26023924  RISE       1
\UART_1:BUART:rx_parity_bit\/main_2           macrocell62    7599   8809  26029348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_parity_bit\/clock_0                       macrocell62         0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_status_2\/main_3
Capture Clock  : \UART_1:BUART:rx_status_2\/clock_0
Path slack     : 26029479p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8678
-------------------------------------   ---- 
End-of-path arrival time (ps)           8678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell51         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_0\/q        macrocell51   1250   1250  26026264  RISE       1
\UART_1:BUART:rx_status_2\/main_3  macrocell57   7428   8678  26029479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_2\/clock_0                         macrocell57         0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_parity_error_pre\/main_4
Capture Clock  : \UART_1:BUART:rx_parity_error_pre\/clock_0
Path slack     : 26029479p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8678
-------------------------------------   ---- 
End-of-path arrival time (ps)           8678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell51         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_0\/q                macrocell51   1250   1250  26026264  RISE       1
\UART_1:BUART:rx_parity_error_pre\/main_4  macrocell60   7428   8678  26029479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_parity_error_pre\/clock_0                 macrocell60         0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_1:BUART:sRX:RxSts\/clock
Path slack     : 26029620p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 26041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11546
-------------------------------------   ----- 
End-of-path arrival time (ps)           11546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell4       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  26029620  RISE       1
\UART_1:BUART:rx_status_4\/main_1                 macrocell9      2306   5886  26029620  RISE       1
\UART_1:BUART:rx_status_4\/q                      macrocell9      3350   9236  26029620  RISE       1
\UART_1:BUART:sRX:RxSts\/status_4                 statusicell3    2311  11546  26029620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxSts\/clock                             statusicell3        0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sCR_SyncCtl:CtrlReg\/control_4
Path End       : \UART_1:BUART:rx_status_2\/main_0
Capture Clock  : \UART_1:BUART:rx_status_2\/clock_0
Path slack     : 26029834p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8322
-------------------------------------   ---- 
End-of-path arrival time (ps)           8322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sCR_SyncCtl:CtrlReg\/clock                   controlcell2        0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:sCR_SyncCtl:CtrlReg\/control_4  controlcell2   1210   1210  26025667  RISE       1
\UART_1:BUART:rx_status_2\/main_0             macrocell57    7112   8322  26029834  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_2\/clock_0                         macrocell57         0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sCR_SyncCtl:CtrlReg\/control_4
Path End       : \UART_1:BUART:rx_parity_error_pre\/main_1
Capture Clock  : \UART_1:BUART:rx_parity_error_pre\/clock_0
Path slack     : 26029834p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8322
-------------------------------------   ---- 
End-of-path arrival time (ps)           8322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sCR_SyncCtl:CtrlReg\/clock                   controlcell2        0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:sCR_SyncCtl:CtrlReg\/control_4  controlcell2   1210   1210  26025667  RISE       1
\UART_1:BUART:rx_parity_error_pre\/main_1     macrocell60    7112   8322  26029834  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_parity_error_pre\/clock_0                 macrocell60         0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 26030054p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8103
-------------------------------------   ---- 
End-of-path arrival time (ps)           8103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell51         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_0\/q               macrocell51   1250   1250  26026264  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_1  macrocell56   6853   8103  26030054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell56         0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_status_3\/main_2
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 26030054p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8103
-------------------------------------   ---- 
End-of-path arrival time (ps)           8103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell51         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_0\/q        macrocell51   1250   1250  26026264  RISE       1
\UART_1:BUART:rx_status_3\/main_2  macrocell58   6853   8103  26030054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell58         0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_parity_bit\/main_4
Capture Clock  : \UART_1:BUART:rx_parity_bit\/clock_0
Path slack     : 26030054p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8103
-------------------------------------   ---- 
End-of-path arrival time (ps)           8103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell51         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_0\/q          macrocell51   1250   1250  26026264  RISE       1
\UART_1:BUART:rx_parity_bit\/main_4  macrocell62   6853   8103  26030054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_parity_bit\/clock_0                       macrocell62         0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:tx_state_0\/main_5
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 26030093p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8063
-------------------------------------   ---- 
End-of-path arrival time (ps)           8063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell2       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   3580   3580  26027430  RISE       1
\UART_1:BUART:tx_state_0\/main_5                  macrocell44     4483   8063  26030093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell44         0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 26030116p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8040
-------------------------------------   ---- 
End-of-path arrival time (ps)           8040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_2\/q               macrocell54   1250   1250  26025721  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_3  macrocell56   6790   8040  26030116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell56         0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_status_3\/main_5
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 26030116p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8040
-------------------------------------   ---- 
End-of-path arrival time (ps)           8040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_2\/q        macrocell54   1250   1250  26025721  RISE       1
\UART_1:BUART:rx_status_3\/main_5  macrocell58   6790   8040  26030116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell58         0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_parity_bit\/main_7
Capture Clock  : \UART_1:BUART:rx_parity_bit\/clock_0
Path slack     : 26030116p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8040
-------------------------------------   ---- 
End-of-path arrival time (ps)           8040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_2\/q          macrocell54   1250   1250  26025721  RISE       1
\UART_1:BUART:rx_parity_bit\/main_7  macrocell62   6790   8040  26030116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_parity_bit\/clock_0                       macrocell62         0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 26030143p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8013
-------------------------------------   ---- 
End-of-path arrival time (ps)           8013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell53         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_3\/q               macrocell53   1250   1250  26025755  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_2  macrocell56   6763   8013  26030143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell56         0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_status_3\/main_4
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 26030143p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8013
-------------------------------------   ---- 
End-of-path arrival time (ps)           8013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell53         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_3\/q        macrocell53   1250   1250  26025755  RISE       1
\UART_1:BUART:rx_status_3\/main_4  macrocell58   6763   8013  26030143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell58         0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_parity_bit\/main_6
Capture Clock  : \UART_1:BUART:rx_parity_bit\/clock_0
Path slack     : 26030143p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8013
-------------------------------------   ---- 
End-of-path arrival time (ps)           8013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell53         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_3\/q          macrocell53   1250   1250  26025755  RISE       1
\UART_1:BUART:rx_parity_bit\/main_6  macrocell62   6763   8013  26030143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_parity_bit\/clock_0                       macrocell62         0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 26030229p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -6010
--------------------------------------------   -------- 
End-of-path required time (ps)                 26035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5427
-------------------------------------   ---- 
End-of-path arrival time (ps)           5427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell55         0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q          macrocell55     1250   1250  26030229  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell4   4177   5427  26030229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell4       0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sCR_SyncCtl:CtrlReg\/control_3
Path End       : \UART_1:BUART:rx_status_2\/main_1
Capture Clock  : \UART_1:BUART:rx_status_2\/clock_0
Path slack     : 26030241p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7916
-------------------------------------   ---- 
End-of-path arrival time (ps)           7916
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sCR_SyncCtl:CtrlReg\/clock                   controlcell2        0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:sCR_SyncCtl:CtrlReg\/control_3  controlcell2   1210   1210  26023924  RISE       1
\UART_1:BUART:rx_status_2\/main_1             macrocell57    6706   7916  26030241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_2\/clock_0                         macrocell57         0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sCR_SyncCtl:CtrlReg\/control_3
Path End       : \UART_1:BUART:rx_parity_error_pre\/main_2
Capture Clock  : \UART_1:BUART:rx_parity_error_pre\/clock_0
Path slack     : 26030241p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7916
-------------------------------------   ---- 
End-of-path arrival time (ps)           7916
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sCR_SyncCtl:CtrlReg\/clock                   controlcell2        0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:sCR_SyncCtl:CtrlReg\/control_3  controlcell2   1210   1210  26023924  RISE       1
\UART_1:BUART:rx_parity_error_pre\/main_2     macrocell60    6706   7916  26030241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_parity_error_pre\/clock_0                 macrocell60         0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sCR_SyncCtl:CtrlReg\/control_3
Path End       : \UART_1:BUART:tx_state_1\/main_1
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 26030522p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7635
-------------------------------------   ---- 
End-of-path arrival time (ps)           7635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sCR_SyncCtl:CtrlReg\/clock                   controlcell2        0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:sCR_SyncCtl:CtrlReg\/control_3  controlcell2   1210   1210  26023924  RISE       1
\UART_1:BUART:tx_state_1\/main_1              macrocell43    6425   7635  26030522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell43         0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sCR_SyncCtl:CtrlReg\/control_3
Path End       : \UART_1:BUART:tx_state_0\/main_1
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 26030522p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7635
-------------------------------------   ---- 
End-of-path arrival time (ps)           7635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sCR_SyncCtl:CtrlReg\/clock                   controlcell2        0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:sCR_SyncCtl:CtrlReg\/control_3  controlcell2   1210   1210  26023924  RISE       1
\UART_1:BUART:tx_state_0\/main_1              macrocell44    6425   7635  26030522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell44         0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sCR_SyncCtl:CtrlReg\/control_2
Path End       : \UART_1:BUART:tx_ctrl_mark_last\/main_2
Capture Clock  : \UART_1:BUART:tx_ctrl_mark_last\/clock_0
Path slack     : 26030536p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7621
-------------------------------------   ---- 
End-of-path arrival time (ps)           7621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sCR_SyncCtl:CtrlReg\/clock                   controlcell2        0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:sCR_SyncCtl:CtrlReg\/control_2  controlcell2   1210   1210  26030536  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/main_2       macrocell47    6411   7621  26030536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell47         0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 26030555p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -6010
--------------------------------------------   -------- 
End-of-path required time (ps)                 26035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5102
-------------------------------------   ---- 
End-of-path arrival time (ps)           5102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell43         0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_1\/q                macrocell43     1250   1250  26023194  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell2   3852   5102  26030555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell2       0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sCR_SyncCtl:CtrlReg\/control_3
Path End       : \UART_1:BUART:tx_parity_bit\/main_1
Capture Clock  : \UART_1:BUART:tx_parity_bit\/clock_0
Path slack     : 26030607p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7550
-------------------------------------   ---- 
End-of-path arrival time (ps)           7550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sCR_SyncCtl:CtrlReg\/clock                   controlcell2        0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:sCR_SyncCtl:CtrlReg\/control_3  controlcell2   1210   1210  26023924  RISE       1
\UART_1:BUART:tx_parity_bit\/main_1           macrocell49    6340   7550  26030607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_parity_bit\/clock_0                       macrocell49         0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 26030725p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -6010
--------------------------------------------   -------- 
End-of-path required time (ps)                 26035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4931
-------------------------------------   ---- 
End-of-path arrival time (ps)           4931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell44         0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_0\/q                macrocell44     1250   1250  26023739  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell2   3681   4931  26030725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell2       0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_1\/q
Path End       : \UART_1:BUART:rx_state_0\/main_1
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 26031004p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7153
-------------------------------------   ---- 
End-of-path arrival time (ps)           7153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_1\/clock_0                          macrocell50         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_1\/q       macrocell50   1250   1250  26024033  RISE       1
\UART_1:BUART:rx_state_0\/main_1  macrocell51   5903   7153  26031004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell51         0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_1\/q
Path End       : \UART_1:BUART:rx_state_3\/main_0
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 26031004p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7153
-------------------------------------   ---- 
End-of-path arrival time (ps)           7153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_1\/clock_0                          macrocell50         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_1\/q       macrocell50   1250   1250  26024033  RISE       1
\UART_1:BUART:rx_state_3\/main_0  macrocell53   5903   7153  26031004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell53         0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_1\/q
Path End       : \UART_1:BUART:rx_markspace_pre\/main_3
Capture Clock  : \UART_1:BUART:rx_markspace_pre\/clock_0
Path slack     : 26031004p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7153
-------------------------------------   ---- 
End-of-path arrival time (ps)           7153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_1\/clock_0                          macrocell50         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_1\/q             macrocell50   1250   1250  26024033  RISE       1
\UART_1:BUART:rx_markspace_pre\/main_3  macrocell59   5903   7153  26031004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_markspace_pre\/clock_0                    macrocell59         0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_status_2\/main_6
Capture Clock  : \UART_1:BUART:rx_status_2\/clock_0
Path slack     : 26031047p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7110
-------------------------------------   ---- 
End-of-path arrival time (ps)           7110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_2\/q        macrocell54   1250   1250  26025721  RISE       1
\UART_1:BUART:rx_status_2\/main_6  macrocell57   5860   7110  26031047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_2\/clock_0                         macrocell57         0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_parity_error_pre\/main_7
Capture Clock  : \UART_1:BUART:rx_parity_error_pre\/clock_0
Path slack     : 26031047p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7110
-------------------------------------   ---- 
End-of-path arrival time (ps)           7110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_2\/q                macrocell54   1250   1250  26025721  RISE       1
\UART_1:BUART:rx_parity_error_pre\/main_7  macrocell60   5860   7110  26031047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_parity_error_pre\/clock_0                 macrocell60         0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_status_2\/main_5
Capture Clock  : \UART_1:BUART:rx_status_2\/clock_0
Path slack     : 26031072p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7084
-------------------------------------   ---- 
End-of-path arrival time (ps)           7084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell53         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_3\/q        macrocell53   1250   1250  26025755  RISE       1
\UART_1:BUART:rx_status_2\/main_5  macrocell57   5834   7084  26031072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_2\/clock_0                         macrocell57         0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_parity_error_pre\/main_6
Capture Clock  : \UART_1:BUART:rx_parity_error_pre\/clock_0
Path slack     : 26031072p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7084
-------------------------------------   ---- 
End-of-path arrival time (ps)           7084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell53         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_3\/q                macrocell53   1250   1250  26025755  RISE       1
\UART_1:BUART:rx_parity_error_pre\/main_6  macrocell60   5834   7084  26031072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_parity_error_pre\/clock_0                 macrocell60         0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_status_3\/main_3
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 26031249p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6908
-------------------------------------   ---- 
End-of-path arrival time (ps)           6908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell55         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell55   1250   1250  26030229  RISE       1
\UART_1:BUART:rx_status_3\/main_3  macrocell58   5658   6908  26031249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell58         0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_parity_bit\/main_5
Capture Clock  : \UART_1:BUART:rx_parity_bit\/clock_0
Path slack     : 26031249p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6908
-------------------------------------   ---- 
End-of-path arrival time (ps)           6908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell55         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q    macrocell55   1250   1250  26030229  RISE       1
\UART_1:BUART:rx_parity_bit\/main_5  macrocell62   5658   6908  26031249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_parity_bit\/clock_0                       macrocell62         0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:txn\/main_3
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 26031281p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6875
-------------------------------------   ---- 
End-of-path arrival time (ps)           6875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell46         0      0  RISE       1

Data path
pin name                    model name   delay     AT     slack  edge  Fanout
--------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_bitclk\/q  macrocell46   1250   1250  26026204  RISE       1
\UART_1:BUART:txn\/main_3   macrocell42   5625   6875  26031281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell42         0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_parity_bit\/main_6
Capture Clock  : \UART_1:BUART:tx_parity_bit\/clock_0
Path slack     : 26031281p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6875
-------------------------------------   ---- 
End-of-path arrival time (ps)           6875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell46         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_bitclk\/q           macrocell46   1250   1250  26026204  RISE       1
\UART_1:BUART:tx_parity_bit\/main_6  macrocell49   5625   6875  26031281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_parity_bit\/clock_0                       macrocell49         0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 26031289p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -6010
--------------------------------------------   -------- 
End-of-path required time (ps)                 26035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4367
-------------------------------------   ---- 
End-of-path arrival time (ps)           4367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell3       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  26024859  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell2   4177   4367  26031289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell2       0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_1\/main_7
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 26031294p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6862
-------------------------------------   ---- 
End-of-path arrival time (ps)           6862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell46         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell46   1250   1250  26026204  RISE       1
\UART_1:BUART:tx_state_1\/main_7  macrocell43   5612   6862  26031294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell43         0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_0\/main_8
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 26031294p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6862
-------------------------------------   ---- 
End-of-path arrival time (ps)           6862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell46         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell46   1250   1250  26026204  RISE       1
\UART_1:BUART:tx_state_0\/main_8  macrocell44   5612   6862  26031294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell44         0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sCR_SyncCtl:CtrlReg\/control_4
Path End       : \UART_1:BUART:tx_state_1\/main_0
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 26031317p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6839
-------------------------------------   ---- 
End-of-path arrival time (ps)           6839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sCR_SyncCtl:CtrlReg\/clock                   controlcell2        0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:sCR_SyncCtl:CtrlReg\/control_4  controlcell2   1210   1210  26025667  RISE       1
\UART_1:BUART:tx_state_1\/main_0              macrocell43    5629   6839  26031317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell43         0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sCR_SyncCtl:CtrlReg\/control_4
Path End       : \UART_1:BUART:tx_state_0\/main_0
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 26031317p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6839
-------------------------------------   ---- 
End-of-path arrival time (ps)           6839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sCR_SyncCtl:CtrlReg\/clock                   controlcell2        0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:sCR_SyncCtl:CtrlReg\/control_4  controlcell2   1210   1210  26025667  RISE       1
\UART_1:BUART:tx_state_0\/main_0              macrocell44    5629   6839  26031317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell44         0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sCR_SyncCtl:CtrlReg\/control_4
Path End       : \UART_1:BUART:tx_parity_bit\/main_0
Capture Clock  : \UART_1:BUART:tx_parity_bit\/clock_0
Path slack     : 26031345p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6811
-------------------------------------   ---- 
End-of-path arrival time (ps)           6811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sCR_SyncCtl:CtrlReg\/clock                   controlcell2        0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:sCR_SyncCtl:CtrlReg\/control_4  controlcell2   1210   1210  26025667  RISE       1
\UART_1:BUART:tx_parity_bit\/main_0           macrocell49    5601   6811  26031345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_parity_bit\/clock_0                       macrocell49         0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_parity_bit\/q
Path End       : \UART_1:BUART:rx_parity_bit\/main_8
Capture Clock  : \UART_1:BUART:rx_parity_bit\/clock_0
Path slack     : 26031417p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6740
-------------------------------------   ---- 
End-of-path arrival time (ps)           6740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_parity_bit\/clock_0                       macrocell62         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_parity_bit\/q       macrocell62   1250   1250  26031417  RISE       1
\UART_1:BUART:rx_parity_bit\/main_8  macrocell62   5490   6740  26031417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_parity_bit\/clock_0                       macrocell62         0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_1\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 26031567p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6590
-------------------------------------   ---- 
End-of-path arrival time (ps)           6590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_1\/clock_0                          macrocell50         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_1\/q         macrocell50   1250   1250  26024033  RISE       1
\UART_1:BUART:rx_load_fifo\/main_2  macrocell52   5340   6590  26031567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell52         0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_1\/q
Path End       : \UART_1:BUART:rx_state_2\/main_3
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 26031567p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6590
-------------------------------------   ---- 
End-of-path arrival time (ps)           6590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_1\/clock_0                          macrocell50         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_1\/q       macrocell50   1250   1250  26024033  RISE       1
\UART_1:BUART:rx_state_2\/main_3  macrocell54   5340   6590  26031567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell54         0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_1\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 26031605p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -6010
--------------------------------------------   -------- 
End-of-path required time (ps)                 26035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4052
-------------------------------------   ---- 
End-of-path arrival time (ps)           4052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_1\/clock_0                          macrocell50         0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_1\/q                macrocell50     1250   1250  26024033  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell4   2802   4052  26031605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell4       0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_1\/main_5
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 26031895p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6262
-------------------------------------   ---- 
End-of-path arrival time (ps)           6262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell45         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell45   1250   1250  26025305  RISE       1
\UART_1:BUART:tx_state_1\/main_5  macrocell43   5012   6262  26031895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell43         0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_0\/main_6
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 26031895p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6262
-------------------------------------   ---- 
End-of-path arrival time (ps)           6262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell45         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell45   1250   1250  26025305  RISE       1
\UART_1:BUART:tx_state_0\/main_6  macrocell44   5012   6262  26031895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell44         0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_parity_bit\/q
Path End       : \UART_1:BUART:rx_parity_error_pre\/main_9
Capture Clock  : \UART_1:BUART:rx_parity_error_pre\/clock_0
Path slack     : 26031941p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6215
-------------------------------------   ---- 
End-of-path arrival time (ps)           6215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_parity_bit\/clock_0                       macrocell62         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_parity_bit\/q             macrocell62   1250   1250  26031417  RISE       1
\UART_1:BUART:rx_parity_error_pre\/main_9  macrocell60   4965   6215  26031941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_parity_error_pre\/clock_0                 macrocell60         0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_load_fifo\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 26032086p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3130
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6450
-------------------------------------   ---- 
End-of-path arrival time (ps)           6450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell52         0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_load_fifo\/q            macrocell52     1250   1250  26029622  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/f0_load  datapathcell4   5200   6450  26032086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell4       0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:txn\/main_1
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 26032090p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6066
-------------------------------------   ---- 
End-of-path arrival time (ps)           6066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell43         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_1\/q  macrocell43   1250   1250  26023194  RISE       1
\UART_1:BUART:txn\/main_1    macrocell42   4816   6066  26032090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell42         0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_parity_bit\/main_3
Capture Clock  : \UART_1:BUART:tx_parity_bit\/clock_0
Path slack     : 26032090p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6066
-------------------------------------   ---- 
End-of-path arrival time (ps)           6066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell43         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_1\/q          macrocell43   1250   1250  26023194  RISE       1
\UART_1:BUART:tx_parity_bit\/main_3  macrocell49   4816   6066  26032090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_parity_bit\/clock_0                       macrocell49         0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_2\/main_2
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 26032157p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6000
-------------------------------------   ---- 
End-of-path arrival time (ps)           6000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell43         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell43   1250   1250  26023194  RISE       1
\UART_1:BUART:tx_state_2\/main_2  macrocell45   4750   6000  26032157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell45         0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 26032157p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6000
-------------------------------------   ---- 
End-of-path arrival time (ps)           6000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell43         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_1\/q      macrocell43   1250   1250  26023194  RISE       1
\UART_1:BUART:tx_bitclk\/main_0  macrocell46   4750   6000  26032157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_mark\/main_3
Capture Clock  : \UART_1:BUART:tx_mark\/clock_0
Path slack     : 26032157p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6000
-------------------------------------   ---- 
End-of-path arrival time (ps)           6000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell43         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_1\/q    macrocell43   1250   1250  26023194  RISE       1
\UART_1:BUART:tx_mark\/main_3  macrocell48   4750   6000  26032157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_mark\/clock_0                             macrocell48         0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_status_2\/main_4
Capture Clock  : \UART_1:BUART:rx_status_2\/clock_0
Path slack     : 26032175p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5981
-------------------------------------   ---- 
End-of-path arrival time (ps)           5981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell55         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell55   1250   1250  26030229  RISE       1
\UART_1:BUART:rx_status_2\/main_4  macrocell57   4731   5981  26032175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_2\/clock_0                         macrocell57         0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_parity_error_pre\/main_5
Capture Clock  : \UART_1:BUART:rx_parity_error_pre\/clock_0
Path slack     : 26032175p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5981
-------------------------------------   ---- 
End-of-path arrival time (ps)           5981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell55         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q          macrocell55   1250   1250  26030229  RISE       1
\UART_1:BUART:rx_parity_error_pre\/main_5  macrocell60   4731   5981  26032175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_parity_error_pre\/clock_0                 macrocell60         0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sCR_SyncCtl:CtrlReg\/control_4
Path End       : \UART_1:BUART:tx_state_2\/main_0
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 26032575p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5582
-------------------------------------   ---- 
End-of-path arrival time (ps)           5582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sCR_SyncCtl:CtrlReg\/clock                   controlcell2        0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:sCR_SyncCtl:CtrlReg\/control_4  controlcell2   1210   1210  26025667  RISE       1
\UART_1:BUART:tx_state_2\/main_0              macrocell45    4372   5582  26032575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell45         0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sCR_SyncCtl:CtrlReg\/control_4
Path End       : \UART_1:BUART:tx_mark\/main_0
Capture Clock  : \UART_1:BUART:tx_mark\/clock_0
Path slack     : 26032575p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5582
-------------------------------------   ---- 
End-of-path arrival time (ps)           5582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sCR_SyncCtl:CtrlReg\/clock                   controlcell2        0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:sCR_SyncCtl:CtrlReg\/control_4  controlcell2   1210   1210  26025667  RISE       1
\UART_1:BUART:tx_mark\/main_0                 macrocell48    4372   5582  26032575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_mark\/clock_0                             macrocell48         0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_1\/main_2
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 26032645p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5512
-------------------------------------   ---- 
End-of-path arrival time (ps)           5512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell43         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell43   1250   1250  26023194  RISE       1
\UART_1:BUART:tx_state_1\/main_2  macrocell43   4262   5512  26032645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell43         0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_0\/main_2
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 26032645p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5512
-------------------------------------   ---- 
End-of-path arrival time (ps)           5512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell43         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell43   1250   1250  26023194  RISE       1
\UART_1:BUART:tx_state_0\/main_2  macrocell44   4262   5512  26032645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell44         0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_0\/main_5
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 26032695p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5461
-------------------------------------   ---- 
End-of-path arrival time (ps)           5461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_2\/q       macrocell54   1250   1250  26025721  RISE       1
\UART_1:BUART:rx_state_0\/main_5  macrocell51   4211   5461  26032695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell51         0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_3\/main_4
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 26032695p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5461
-------------------------------------   ---- 
End-of-path arrival time (ps)           5461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_2\/q       macrocell54   1250   1250  26025721  RISE       1
\UART_1:BUART:rx_state_3\/main_4  macrocell53   4211   5461  26032695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell53         0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_markspace_pre\/main_7
Capture Clock  : \UART_1:BUART:rx_markspace_pre\/clock_0
Path slack     : 26032695p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5461
-------------------------------------   ---- 
End-of-path arrival time (ps)           5461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_2\/q             macrocell54   1250   1250  26025721  RISE       1
\UART_1:BUART:rx_markspace_pre\/main_7  macrocell59   4211   5461  26032695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_markspace_pre\/clock_0                    macrocell59         0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_2\/main_3
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 26032701p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5456
-------------------------------------   ---- 
End-of-path arrival time (ps)           5456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell44         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell44   1250   1250  26023739  RISE       1
\UART_1:BUART:tx_state_2\/main_3  macrocell45   4206   5456  26032701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell45         0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 26032701p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5456
-------------------------------------   ---- 
End-of-path arrival time (ps)           5456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell44         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_0\/q      macrocell44   1250   1250  26023739  RISE       1
\UART_1:BUART:tx_bitclk\/main_1  macrocell46   4206   5456  26032701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_mark\/main_4
Capture Clock  : \UART_1:BUART:tx_mark\/clock_0
Path slack     : 26032701p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5456
-------------------------------------   ---- 
End-of-path arrival time (ps)           5456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell44         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_0\/q    macrocell44   1250   1250  26023739  RISE       1
\UART_1:BUART:tx_mark\/main_4  macrocell48   4206   5456  26032701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_mark\/clock_0                             macrocell48         0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_0\/main_4
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 26032723p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5434
-------------------------------------   ---- 
End-of-path arrival time (ps)           5434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell53         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_3\/q       macrocell53   1250   1250  26025755  RISE       1
\UART_1:BUART:rx_state_0\/main_4  macrocell51   4184   5434  26032723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell51         0      0  RISE       1



++++ Path 478 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_3\/main_3
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 26032723p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5434
-------------------------------------   ---- 
End-of-path arrival time (ps)           5434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell53         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_3\/q       macrocell53   1250   1250  26025755  RISE       1
\UART_1:BUART:rx_state_3\/main_3  macrocell53   4184   5434  26032723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell53         0      0  RISE       1



++++ Path 479 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_markspace_pre\/main_6
Capture Clock  : \UART_1:BUART:rx_markspace_pre\/clock_0
Path slack     : 26032723p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5434
-------------------------------------   ---- 
End-of-path arrival time (ps)           5434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell53         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_3\/q             macrocell53   1250   1250  26025755  RISE       1
\UART_1:BUART:rx_markspace_pre\/main_6  macrocell59   4184   5434  26032723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_markspace_pre\/clock_0                    macrocell59         0      0  RISE       1



++++ Path 480 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:tx_state_2\/main_6
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 26032848p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5309
-------------------------------------   ---- 
End-of-path arrival time (ps)           5309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell3       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell3    190    190  26028669  RISE       1
\UART_1:BUART:tx_state_2\/main_6               macrocell45     5119   5309  26032848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell45         0      0  RISE       1



++++ Path 481 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:tx_mark\/main_6
Capture Clock  : \UART_1:BUART:tx_mark\/clock_0
Path slack     : 26032848p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5309
-------------------------------------   ---- 
End-of-path arrival time (ps)           5309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell3       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell3    190    190  26028669  RISE       1
\UART_1:BUART:tx_mark\/main_6                  macrocell48     5119   5309  26032848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_mark\/clock_0                             macrocell48         0      0  RISE       1



++++ Path 482 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:txn\/main_2
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 26032881p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5276
-------------------------------------   ---- 
End-of-path arrival time (ps)           5276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell45         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_2\/q  macrocell45   1250   1250  26025305  RISE       1
\UART_1:BUART:txn\/main_2    macrocell42   4026   5276  26032881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell42         0      0  RISE       1



++++ Path 483 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_parity_bit\/main_5
Capture Clock  : \UART_1:BUART:tx_parity_bit\/clock_0
Path slack     : 26032881p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5276
-------------------------------------   ---- 
End-of-path arrival time (ps)           5276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell45         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_2\/q          macrocell45   1250   1250  26025305  RISE       1
\UART_1:BUART:tx_parity_bit\/main_5  macrocell49   4026   5276  26032881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_parity_bit\/clock_0                       macrocell49         0      0  RISE       1



++++ Path 484 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:txn\/q
Path End       : \UART_1:BUART:txn\/main_0
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 26032919p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5238
-------------------------------------   ---- 
End-of-path arrival time (ps)           5238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell42         0      0  RISE       1

Data path
pin name                   model name   delay     AT     slack  edge  Fanout
-------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:txn\/q       macrocell42   1250   1250  26027803  RISE       1
\UART_1:BUART:txn\/main_0  macrocell42   3988   5238  26032919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell42         0      0  RISE       1



++++ Path 485 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:txn\/q
Path End       : \UART_1:BUART:tx_parity_bit\/main_2
Capture Clock  : \UART_1:BUART:tx_parity_bit\/clock_0
Path slack     : 26032919p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5238
-------------------------------------   ---- 
End-of-path arrival time (ps)           5238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell42         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:txn\/q                 macrocell42   1250   1250  26027803  RISE       1
\UART_1:BUART:tx_parity_bit\/main_2  macrocell49   3988   5238  26032919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_parity_bit\/clock_0                       macrocell49         0      0  RISE       1



++++ Path 486 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sCR_SyncCtl:CtrlReg\/control_3
Path End       : \UART_1:BUART:tx_state_2\/main_1
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 26032964p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5193
-------------------------------------   ---- 
End-of-path arrival time (ps)           5193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sCR_SyncCtl:CtrlReg\/clock                   controlcell2        0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:sCR_SyncCtl:CtrlReg\/control_3  controlcell2   1210   1210  26023924  RISE       1
\UART_1:BUART:tx_state_2\/main_1              macrocell45    3983   5193  26032964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell45         0      0  RISE       1



++++ Path 487 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sCR_SyncCtl:CtrlReg\/control_3
Path End       : \UART_1:BUART:tx_mark\/main_1
Capture Clock  : \UART_1:BUART:tx_mark\/clock_0
Path slack     : 26032964p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5193
-------------------------------------   ---- 
End-of-path arrival time (ps)           5193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sCR_SyncCtl:CtrlReg\/clock                   controlcell2        0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:sCR_SyncCtl:CtrlReg\/control_3  controlcell2   1210   1210  26023924  RISE       1
\UART_1:BUART:tx_mark\/main_1                 macrocell48    3983   5193  26032964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_mark\/clock_0                             macrocell48         0      0  RISE       1



++++ Path 488 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:tx_ctrl_mark_last\/main_3
Capture Clock  : \UART_1:BUART:tx_ctrl_mark_last\/clock_0
Path slack     : 26033132p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5025
-------------------------------------   ---- 
End-of-path arrival time (ps)           5025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell47         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q       macrocell47   1250   1250  26028953  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/main_3  macrocell47   3775   5025  26033132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell47         0      0  RISE       1



++++ Path 489 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_1\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 26033197p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4959
-------------------------------------   ---- 
End-of-path arrival time (ps)           4959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_1\/clock_0                          macrocell50         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_1\/q               macrocell50   1250   1250  26024033  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_0  macrocell56   3709   4959  26033197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell56         0      0  RISE       1



++++ Path 490 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_1\/q
Path End       : \UART_1:BUART:rx_status_3\/main_1
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 26033197p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4959
-------------------------------------   ---- 
End-of-path arrival time (ps)           4959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_1\/clock_0                          macrocell50         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_1\/q        macrocell50   1250   1250  26024033  RISE       1
\UART_1:BUART:rx_status_3\/main_1  macrocell58   3709   4959  26033197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell58         0      0  RISE       1



++++ Path 491 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_1\/q
Path End       : \UART_1:BUART:rx_parity_bit\/main_3
Capture Clock  : \UART_1:BUART:rx_parity_bit\/clock_0
Path slack     : 26033197p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4959
-------------------------------------   ---- 
End-of-path arrival time (ps)           4959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_1\/clock_0                          macrocell50         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_1\/q          macrocell50   1250   1250  26024033  RISE       1
\UART_1:BUART:rx_parity_bit\/main_3  macrocell62   3709   4959  26033197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_parity_bit\/clock_0                       macrocell62         0      0  RISE       1



++++ Path 492 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_parity_bit\/main_4
Capture Clock  : \UART_1:BUART:tx_parity_bit\/clock_0
Path slack     : 26033234p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4923
-------------------------------------   ---- 
End-of-path arrival time (ps)           4923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell44         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_0\/q          macrocell44   1250   1250  26023739  RISE       1
\UART_1:BUART:tx_parity_bit\/main_4  macrocell49   3673   4923  26033234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_parity_bit\/clock_0                       macrocell49         0      0  RISE       1



++++ Path 493 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 26033255p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4902
-------------------------------------   ---- 
End-of-path arrival time (ps)           4902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_2\/q         macrocell54   1250   1250  26025721  RISE       1
\UART_1:BUART:rx_load_fifo\/main_6  macrocell52   3652   4902  26033255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell52         0      0  RISE       1



++++ Path 494 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_2\/main_7
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 26033255p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4902
-------------------------------------   ---- 
End-of-path arrival time (ps)           4902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_2\/q       macrocell54   1250   1250  26025721  RISE       1
\UART_1:BUART:rx_state_2\/main_7  macrocell54   3652   4902  26033255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell54         0      0  RISE       1



++++ Path 495 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_1:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 26033285p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4872
-------------------------------------   ---- 
End-of-path arrival time (ps)           4872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  26033285  RISE       1
\UART_1:BUART:rx_bitclk_enable\/main_0   macrocell55   2932   4872  26033285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell55         0      0  RISE       1



++++ Path 496 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 26033289p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4868
-------------------------------------   ---- 
End-of-path arrival time (ps)           4868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell53         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_3\/q         macrocell53   1250   1250  26025755  RISE       1
\UART_1:BUART:rx_load_fifo\/main_5  macrocell52   3618   4868  26033289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell52         0      0  RISE       1



++++ Path 497 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_2\/main_6
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 26033289p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4868
-------------------------------------   ---- 
End-of-path arrival time (ps)           4868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell53         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_3\/q       macrocell53   1250   1250  26025755  RISE       1
\UART_1:BUART:rx_state_2\/main_6  macrocell54   3618   4868  26033289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell54         0      0  RISE       1



++++ Path 498 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_1:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 26033289p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4867
-------------------------------------   ---- 
End-of-path arrival time (ps)           4867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  26033289  RISE       1
\UART_1:BUART:rx_bitclk_enable\/main_2   macrocell55   2927   4867  26033289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell55         0      0  RISE       1



++++ Path 499 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_1:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 26033293p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4864
-------------------------------------   ---- 
End-of-path arrival time (ps)           4864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  26033293  RISE       1
\UART_1:BUART:rx_bitclk_enable\/main_1   macrocell55   2924   4864  26033293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell55         0      0  RISE       1



++++ Path 500 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_load_fifo\/main_9
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 26033400p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4757
-------------------------------------   ---- 
End-of-path arrival time (ps)           4757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  26033400  RISE       1
\UART_1:BUART:rx_load_fifo\/main_9       macrocell52   2817   4757  26033400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell52         0      0  RISE       1



++++ Path 501 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_state_2\/main_11
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 26033400p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4757
-------------------------------------   ---- 
End-of-path arrival time (ps)           4757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  26033400  RISE       1
\UART_1:BUART:rx_state_2\/main_11        macrocell54   2817   4757  26033400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell54         0      0  RISE       1



++++ Path 502 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_state_0\/main_8
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 26033403p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4753
-------------------------------------   ---- 
End-of-path arrival time (ps)           4753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  26033400  RISE       1
\UART_1:BUART:rx_state_0\/main_8         macrocell51   2813   4753  26033403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell51         0      0  RISE       1



++++ Path 503 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_state_3\/main_7
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 26033403p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4753
-------------------------------------   ---- 
End-of-path arrival time (ps)           4753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  26033400  RISE       1
\UART_1:BUART:rx_state_3\/main_7         macrocell53   2813   4753  26033403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell53         0      0  RISE       1



++++ Path 504 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_state_0\/main_6
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 26033409p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4747
-------------------------------------   ---- 
End-of-path arrival time (ps)           4747
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  26033409  RISE       1
\UART_1:BUART:rx_state_0\/main_6         macrocell51   2807   4747  26033409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell51         0      0  RISE       1



++++ Path 505 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_state_3\/main_5
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 26033409p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4747
-------------------------------------   ---- 
End-of-path arrival time (ps)           4747
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  26033409  RISE       1
\UART_1:BUART:rx_state_3\/main_5         macrocell53   2807   4747  26033409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell53         0      0  RISE       1



++++ Path 506 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 26033423p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4733
-------------------------------------   ---- 
End-of-path arrival time (ps)           4733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  26033409  RISE       1
\UART_1:BUART:rx_load_fifo\/main_7       macrocell52   2793   4733  26033423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell52         0      0  RISE       1



++++ Path 507 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_state_2\/main_9
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 26033423p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4733
-------------------------------------   ---- 
End-of-path arrival time (ps)           4733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  26033409  RISE       1
\UART_1:BUART:rx_state_2\/main_9         macrocell54   2793   4733  26033423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell54         0      0  RISE       1



++++ Path 508 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_1\/main_3
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 26033478p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4679
-------------------------------------   ---- 
End-of-path arrival time (ps)           4679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell44         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell44   1250   1250  26023739  RISE       1
\UART_1:BUART:tx_state_1\/main_3  macrocell43   3429   4679  26033478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell43         0      0  RISE       1



++++ Path 509 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_0\/main_3
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 26033478p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4679
-------------------------------------   ---- 
End-of-path arrival time (ps)           4679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell44         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell44   1250   1250  26023739  RISE       1
\UART_1:BUART:tx_state_0\/main_3  macrocell44   3429   4679  26033478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell44         0      0  RISE       1



++++ Path 510 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_state_0\/main_3
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 26033511p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4646
-------------------------------------   ---- 
End-of-path arrival time (ps)           4646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell55         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell55   1250   1250  26030229  RISE       1
\UART_1:BUART:rx_state_0\/main_3   macrocell51   3396   4646  26033511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell51         0      0  RISE       1



++++ Path 511 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_state_3\/main_2
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 26033511p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4646
-------------------------------------   ---- 
End-of-path arrival time (ps)           4646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell55         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell55   1250   1250  26030229  RISE       1
\UART_1:BUART:rx_state_3\/main_2   macrocell53   3396   4646  26033511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell53         0      0  RISE       1



++++ Path 512 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_markspace_pre\/main_5
Capture Clock  : \UART_1:BUART:rx_markspace_pre\/clock_0
Path slack     : 26033511p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4646
-------------------------------------   ---- 
End-of-path arrival time (ps)           4646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell55         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q       macrocell55   1250   1250  26030229  RISE       1
\UART_1:BUART:rx_markspace_pre\/main_5  macrocell59   3396   4646  26033511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_markspace_pre\/clock_0                    macrocell59         0      0  RISE       1



++++ Path 513 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 26033530p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4626
-------------------------------------   ---- 
End-of-path arrival time (ps)           4626
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell55         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q   macrocell55   1250   1250  26030229  RISE       1
\UART_1:BUART:rx_load_fifo\/main_4  macrocell52   3376   4626  26033530  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell52         0      0  RISE       1



++++ Path 514 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_state_2\/main_5
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 26033530p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4626
-------------------------------------   ---- 
End-of-path arrival time (ps)           4626
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell55         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell55   1250   1250  26030229  RISE       1
\UART_1:BUART:rx_state_2\/main_5   macrocell54   3376   4626  26033530  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell54         0      0  RISE       1



++++ Path 515 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_load_fifo\/main_8
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 26033595p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4562
-------------------------------------   ---- 
End-of-path arrival time (ps)           4562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  26033595  RISE       1
\UART_1:BUART:rx_load_fifo\/main_8       macrocell52   2622   4562  26033595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell52         0      0  RISE       1



++++ Path 516 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_state_2\/main_10
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 26033595p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4562
-------------------------------------   ---- 
End-of-path arrival time (ps)           4562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  26033595  RISE       1
\UART_1:BUART:rx_state_2\/main_10        macrocell54   2622   4562  26033595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell54         0      0  RISE       1



++++ Path 517 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_state_0\/main_7
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 26033604p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4552
-------------------------------------   ---- 
End-of-path arrival time (ps)           4552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  26033595  RISE       1
\UART_1:BUART:rx_state_0\/main_7         macrocell51   2612   4552  26033604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell51         0      0  RISE       1



++++ Path 518 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_state_3\/main_6
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 26033604p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4552
-------------------------------------   ---- 
End-of-path arrival time (ps)           4552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  26033595  RISE       1
\UART_1:BUART:rx_state_3\/main_6         macrocell53   2612   4552  26033604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell53         0      0  RISE       1



++++ Path 519 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:tx_state_1\/main_6
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 26033774p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4383
-------------------------------------   ---- 
End-of-path arrival time (ps)           4383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell3       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell3    190    190  26028669  RISE       1
\UART_1:BUART:tx_state_1\/main_6               macrocell43     4193   4383  26033774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell43         0      0  RISE       1



++++ Path 520 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:tx_state_0\/main_7
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 26033774p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4383
-------------------------------------   ---- 
End-of-path arrival time (ps)           4383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell3       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell3    190    190  26028669  RISE       1
\UART_1:BUART:tx_state_0\/main_7               macrocell44     4193   4383  26033774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell44         0      0  RISE       1



++++ Path 521 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_0\/main_2
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 26033781p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4375
-------------------------------------   ---- 
End-of-path arrival time (ps)           4375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell51         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_0\/q       macrocell51   1250   1250  26026264  RISE       1
\UART_1:BUART:rx_state_0\/main_2  macrocell51   3125   4375  26033781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell51         0      0  RISE       1



++++ Path 522 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_3\/main_1
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 26033781p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4375
-------------------------------------   ---- 
End-of-path arrival time (ps)           4375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell51         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_0\/q       macrocell51   1250   1250  26026264  RISE       1
\UART_1:BUART:rx_state_3\/main_1  macrocell53   3125   4375  26033781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell53         0      0  RISE       1



++++ Path 523 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_markspace_pre\/main_4
Capture Clock  : \UART_1:BUART:rx_markspace_pre\/clock_0
Path slack     : 26033781p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4375
-------------------------------------   ---- 
End-of-path arrival time (ps)           4375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell51         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_0\/q             macrocell51   1250   1250  26026264  RISE       1
\UART_1:BUART:rx_markspace_pre\/main_4  macrocell59   3125   4375  26033781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_markspace_pre\/clock_0                    macrocell59         0      0  RISE       1



++++ Path 524 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 26033798p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4359
-------------------------------------   ---- 
End-of-path arrival time (ps)           4359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell51         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_0\/q         macrocell51   1250   1250  26026264  RISE       1
\UART_1:BUART:rx_load_fifo\/main_3  macrocell52   3109   4359  26033798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell52         0      0  RISE       1



++++ Path 525 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_2\/main_4
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 26033798p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4359
-------------------------------------   ---- 
End-of-path arrival time (ps)           4359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell51         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_0\/q       macrocell51   1250   1250  26026264  RISE       1
\UART_1:BUART:rx_state_2\/main_4  macrocell54   3109   4359  26033798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell54         0      0  RISE       1



++++ Path 526 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_2\/main_4
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 26033821p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4335
-------------------------------------   ---- 
End-of-path arrival time (ps)           4335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell3       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  26024859  RISE       1
\UART_1:BUART:tx_state_2\/main_4               macrocell45     4145   4335  26033821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell45         0      0  RISE       1



++++ Path 527 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 26033821p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4335
-------------------------------------   ---- 
End-of-path arrival time (ps)           4335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell3       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  26024859  RISE       1
\UART_1:BUART:tx_bitclk\/main_2                macrocell46     4145   4335  26033821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 528 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_last\/q
Path End       : \UART_1:BUART:rx_state_2\/main_8
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 26034002p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4155
-------------------------------------   ---- 
End-of-path arrival time (ps)           4155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_last\/clock_0                             macrocell61         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_last\/q          macrocell61   1250   1250  26034002  RISE       1
\UART_1:BUART:rx_state_2\/main_8  macrocell54   2905   4155  26034002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell54         0      0  RISE       1



++++ Path 529 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sCR_SyncCtl:CtrlReg\/control_2
Path End       : \UART_1:BUART:tx_mark\/main_2
Capture Clock  : \UART_1:BUART:tx_mark\/clock_0
Path slack     : 26034050p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4107
-------------------------------------   ---- 
End-of-path arrival time (ps)           4107
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sCR_SyncCtl:CtrlReg\/clock                   controlcell2        0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:sCR_SyncCtl:CtrlReg\/control_2  controlcell2   1210   1210  26030536  RISE       1
\UART_1:BUART:tx_mark\/main_2                 macrocell48    2897   4107  26034050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_mark\/clock_0                             macrocell48         0      0  RISE       1



++++ Path 530 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_parity_bit\/q
Path End       : \UART_1:BUART:tx_parity_bit\/main_7
Capture Clock  : \UART_1:BUART:tx_parity_bit\/clock_0
Path slack     : 26034105p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4052
-------------------------------------   ---- 
End-of-path arrival time (ps)           4052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_parity_bit\/clock_0                       macrocell49         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_parity_bit\/q       macrocell49   1250   1250  26028448  RISE       1
\UART_1:BUART:tx_parity_bit\/main_7  macrocell49   2802   4052  26034105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_parity_bit\/clock_0                       macrocell49         0      0  RISE       1



++++ Path 531 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_1\/q
Path End       : \UART_1:BUART:rx_status_2\/main_2
Capture Clock  : \UART_1:BUART:rx_status_2\/clock_0
Path slack     : 26034120p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4037
-------------------------------------   ---- 
End-of-path arrival time (ps)           4037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_1\/clock_0                          macrocell50         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_1\/q        macrocell50   1250   1250  26024033  RISE       1
\UART_1:BUART:rx_status_2\/main_2  macrocell57   2787   4037  26034120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_2\/clock_0                         macrocell57         0      0  RISE       1



++++ Path 532 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_1\/q
Path End       : \UART_1:BUART:rx_parity_error_pre\/main_3
Capture Clock  : \UART_1:BUART:rx_parity_error_pre\/clock_0
Path slack     : 26034120p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4037
-------------------------------------   ---- 
End-of-path arrival time (ps)           4037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_1\/clock_0                          macrocell50         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_1\/q                macrocell50   1250   1250  26024033  RISE       1
\UART_1:BUART:rx_parity_error_pre\/main_3  macrocell60   2787   4037  26034120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_parity_error_pre\/clock_0                 macrocell60         0      0  RISE       1



++++ Path 533 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_2\/main_5
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 26034268p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3889
-------------------------------------   ---- 
End-of-path arrival time (ps)           3889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell45         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell45   1250   1250  26025305  RISE       1
\UART_1:BUART:tx_state_2\/main_5  macrocell45   2639   3889  26034268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell45         0      0  RISE       1



++++ Path 534 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 26034268p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3889
-------------------------------------   ---- 
End-of-path arrival time (ps)           3889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell45         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_2\/q      macrocell45   1250   1250  26025305  RISE       1
\UART_1:BUART:tx_bitclk\/main_3  macrocell46   2639   3889  26034268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 535 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_mark\/main_5
Capture Clock  : \UART_1:BUART:tx_mark\/clock_0
Path slack     : 26034268p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3889
-------------------------------------   ---- 
End-of-path arrival time (ps)           3889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell45         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_2\/q    macrocell45   1250   1250  26025305  RISE       1
\UART_1:BUART:tx_mark\/main_5  macrocell48   2639   3889  26034268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_mark\/clock_0                             macrocell48         0      0  RISE       1



++++ Path 536 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_1\/main_4
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 26034336p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3821
-------------------------------------   ---- 
End-of-path arrival time (ps)           3821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell3       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  26024859  RISE       1
\UART_1:BUART:tx_state_1\/main_4               macrocell43     3631   3821  26034336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell43         0      0  RISE       1



++++ Path 537 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_0\/main_4
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 26034336p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3821
-------------------------------------   ---- 
End-of-path arrival time (ps)           3821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell3       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  26024859  RISE       1
\UART_1:BUART:tx_state_0\/main_4               macrocell44     3631   3821  26034336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell44         0      0  RISE       1



++++ Path 538 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_markspace_pre\/q
Path End       : \UART_1:BUART:rx_markspace_pre\/main_8
Capture Clock  : \UART_1:BUART:rx_markspace_pre\/clock_0
Path slack     : 26034594p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_markspace_pre\/clock_0                    macrocell59         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_markspace_pre\/q       macrocell59   1250   1250  26034594  RISE       1
\UART_1:BUART:rx_markspace_pre\/main_8  macrocell59   2313   3563  26034594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_markspace_pre\/clock_0                    macrocell59         0      0  RISE       1



++++ Path 539 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_parity_error_pre\/q
Path End       : \UART_1:BUART:rx_status_2\/main_7
Capture Clock  : \UART_1:BUART:rx_status_2\/clock_0
Path slack     : 26034594p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_parity_error_pre\/clock_0                 macrocell60         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_parity_error_pre\/q  macrocell60   1250   1250  26034594  RISE       1
\UART_1:BUART:rx_status_2\/main_7     macrocell57   2313   3563  26034594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_2\/clock_0                         macrocell57         0      0  RISE       1



++++ Path 540 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_parity_error_pre\/q
Path End       : \UART_1:BUART:rx_parity_error_pre\/main_8
Capture Clock  : \UART_1:BUART:rx_parity_error_pre\/clock_0
Path slack     : 26034594p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_parity_error_pre\/clock_0                 macrocell60         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_parity_error_pre\/q       macrocell60   1250   1250  26034594  RISE       1
\UART_1:BUART:rx_parity_error_pre\/main_8  macrocell60   2313   3563  26034594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_parity_error_pre\/clock_0                 macrocell60         0      0  RISE       1



++++ Path 541 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_mark\/q
Path End       : \UART_1:BUART:tx_mark\/main_9
Capture Clock  : \UART_1:BUART:tx_mark\/clock_0
Path slack     : 26034607p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_mark\/clock_0                             macrocell48         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_mark\/q       macrocell48   1250   1250  26028035  RISE       1
\UART_1:BUART:tx_mark\/main_9  macrocell48   2300   3550  26034607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_mark\/clock_0                             macrocell48         0      0  RISE       1



++++ Path 542 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_2\/main_7
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 26034612p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell46         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell46   1250   1250  26026204  RISE       1
\UART_1:BUART:tx_state_2\/main_7  macrocell45   2295   3545  26034612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell45         0      0  RISE       1



++++ Path 543 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_mark\/main_7
Capture Clock  : \UART_1:BUART:tx_mark\/clock_0
Path slack     : 26034612p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell46         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_bitclk\/q     macrocell46   1250   1250  26026204  RISE       1
\UART_1:BUART:tx_mark\/main_7  macrocell48   2295   3545  26034612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_mark\/clock_0                             macrocell48         0      0  RISE       1



++++ Path 544 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_status_3\/q
Path End       : \UART_1:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_1:BUART:sRX:RxSts\/clock
Path slack     : 26035465p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 26041167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5702
-------------------------------------   ---- 
End-of-path arrival time (ps)           5702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell58         0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_status_3\/q       macrocell58    1250   1250  26035465  RISE       1
\UART_1:BUART:sRX:RxSts\/status_3  statusicell3   4452   5702  26035465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxSts\/clock                             statusicell3        0      0  RISE       1



++++ Path 545 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_status_2\/q
Path End       : \UART_1:BUART:sRX:RxSts\/status_2
Capture Clock  : \UART_1:BUART:sRX:RxSts\/clock
Path slack     : 26037614p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   26041667
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 26041167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_2\/clock_0                         macrocell57         0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_status_2\/q       macrocell57    1250   1250  26037614  RISE       1
\UART_1:BUART:sRX:RxSts\/status_2  statusicell3   2303   3553  26037614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxSts\/clock                             statusicell3        0      0  RISE       1



++++ Path 546 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debtn:DEBOUNCER[0]:d_sync_1\/q
Path End       : Net_77/main_1
Capture Clock  : Net_77/clock_0
Path slack     : 1365326329p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1365333333
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 1365329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3494
-------------------------------------   ---- 
End-of-path arrival time (ps)           3494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Debtn:DEBOUNCER[0]:d_sync_1\/clock_0                      macrocell100        0      0  RISE       1

Data path
pin name                         model name    delay     AT       slack  edge  Fanout
-------------------------------  ------------  -----  -----  ----------  ----  ------
\Debtn:DEBOUNCER[0]:d_sync_1\/q  macrocell100   1250   1250  1365326329  RISE       1
Net_77/main_1                    macrocell101   2244   3494  1365326329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_77/clock_0                                             macrocell101        0      0  RISE       1



++++ Path 547 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debtn:DEBOUNCER[0]:d_sync_1\/q
Path End       : Net_78/main_1
Capture Clock  : Net_78/clock_0
Path slack     : 1365326329p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1365333333
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 1365329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3494
-------------------------------------   ---- 
End-of-path arrival time (ps)           3494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Debtn:DEBOUNCER[0]:d_sync_1\/clock_0                      macrocell100        0      0  RISE       1

Data path
pin name                         model name    delay     AT       slack  edge  Fanout
-------------------------------  ------------  -----  -----  ----------  ----  ------
\Debtn:DEBOUNCER[0]:d_sync_1\/q  macrocell100   1250   1250  1365326329  RISE       1
Net_78/main_1                    macrocell102   2244   3494  1365326329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_78/clock_0                                             macrocell102        0      0  RISE       1



++++ Path 548 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debtn:DEBOUNCER[0]:d_sync_1\/q
Path End       : Net_103/main_1
Capture Clock  : Net_103/clock_0
Path slack     : 1365326329p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1365333333
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 1365329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3494
-------------------------------------   ---- 
End-of-path arrival time (ps)           3494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Debtn:DEBOUNCER[0]:d_sync_1\/clock_0                      macrocell100        0      0  RISE       1

Data path
pin name                         model name    delay     AT       slack  edge  Fanout
-------------------------------  ------------  -----  -----  ----------  ----  ------
\Debtn:DEBOUNCER[0]:d_sync_1\/q  macrocell100   1250   1250  1365326329  RISE       1
Net_103/main_1                   macrocell103   2244   3494  1365326329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_103/clock_0                                            macrocell103        0      0  RISE       1



++++ Path 549 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debtn:DEBOUNCER[0]:d_sync_0\/q
Path End       : \Debtn:DEBOUNCER[0]:d_sync_1\/main_0
Capture Clock  : \Debtn:DEBOUNCER[0]:d_sync_1\/clock_0
Path slack     : 1365326341p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1365333333
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 1365329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3482
-------------------------------------   ---- 
End-of-path arrival time (ps)           3482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Debtn:DEBOUNCER[0]:d_sync_0\/clock_0                      macrocell99         0      0  RISE       1

Data path
pin name                              model name    delay     AT       slack  edge  Fanout
------------------------------------  ------------  -----  -----  ----------  ----  ------
\Debtn:DEBOUNCER[0]:d_sync_0\/q       macrocell99    1250   1250  1365326341  RISE       1
\Debtn:DEBOUNCER[0]:d_sync_1\/main_0  macrocell100   2232   3482  1365326341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Debtn:DEBOUNCER[0]:d_sync_1\/clock_0                      macrocell100        0      0  RISE       1



++++ Path 550 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debtn:DEBOUNCER[0]:d_sync_0\/q
Path End       : Net_77/main_0
Capture Clock  : Net_77/clock_0
Path slack     : 1365326341p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1365333333
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 1365329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3482
-------------------------------------   ---- 
End-of-path arrival time (ps)           3482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Debtn:DEBOUNCER[0]:d_sync_0\/clock_0                      macrocell99         0      0  RISE       1

Data path
pin name                         model name    delay     AT       slack  edge  Fanout
-------------------------------  ------------  -----  -----  ----------  ----  ------
\Debtn:DEBOUNCER[0]:d_sync_0\/q  macrocell99    1250   1250  1365326341  RISE       1
Net_77/main_0                    macrocell101   2232   3482  1365326341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_77/clock_0                                             macrocell101        0      0  RISE       1



++++ Path 551 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debtn:DEBOUNCER[0]:d_sync_0\/q
Path End       : Net_78/main_0
Capture Clock  : Net_78/clock_0
Path slack     : 1365326341p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1365333333
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 1365329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3482
-------------------------------------   ---- 
End-of-path arrival time (ps)           3482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Debtn:DEBOUNCER[0]:d_sync_0\/clock_0                      macrocell99         0      0  RISE       1

Data path
pin name                         model name    delay     AT       slack  edge  Fanout
-------------------------------  ------------  -----  -----  ----------  ----  ------
\Debtn:DEBOUNCER[0]:d_sync_0\/q  macrocell99    1250   1250  1365326341  RISE       1
Net_78/main_0                    macrocell102   2232   3482  1365326341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_78/clock_0                                             macrocell102        0      0  RISE       1



++++ Path 552 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debtn:DEBOUNCER[0]:d_sync_0\/q
Path End       : Net_103/main_0
Capture Clock  : Net_103/clock_0
Path slack     : 1365326341p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1365333333
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 1365329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3482
-------------------------------------   ---- 
End-of-path arrival time (ps)           3482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Debtn:DEBOUNCER[0]:d_sync_0\/clock_0                      macrocell99         0      0  RISE       1

Data path
pin name                         model name    delay     AT       slack  edge  Fanout
-------------------------------  ------------  -----  -----  ----------  ----  ------
\Debtn:DEBOUNCER[0]:d_sync_0\/q  macrocell99    1250   1250  1365326341  RISE       1
Net_103/main_0                   macrocell103   2232   3482  1365326341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_103/clock_0                                            macrocell103        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

