

================================================================
== Vivado HLS Report for 'compute_output_buffer_2d_array_array_ap_fixed_21_6_5_3_0_3u_config6_s'
================================================================
* Date:           Fri Jul 18 02:29:07 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myhls_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.808 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        2|        2| 10.000 ns | 10.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                                                             |                                                                  |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                                   Instance                                  |                              Module                              |   min   |   max   |    min   |    max   | min | max |   Type   |
        +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |grp_dense_latency_ap_ufixed_ap_fixed_21_6_5_3_0_config6_mult_0_0_0_0_fu_126  |dense_latency_ap_ufixed_ap_fixed_21_6_5_3_0_config6_mult_0_0_0_0  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |call_ret1_shift_line_buffer_array_ap_ufixed_8_0_4_0_0_1u_config6_s_fu_139    |shift_line_buffer_array_ap_ufixed_8_0_4_0_0_1u_config6_s          |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      360|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        0|      0|      285|     1543|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       78|     -|
|Register             |        -|      -|      317|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      602|     1981|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+-------+-----+------+-----+
    |                                   Instance                                  |                              Module                              | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+-------+-----+------+-----+
    |grp_dense_latency_ap_ufixed_ap_fixed_21_6_5_3_0_config6_mult_0_0_0_0_fu_126  |dense_latency_ap_ufixed_ap_fixed_21_6_5_3_0_config6_mult_0_0_0_0  |        0|      0|  156|  1479|    0|
    |call_ret1_shift_line_buffer_array_ap_ufixed_8_0_4_0_0_1u_config6_s_fu_139    |shift_line_buffer_array_ap_ufixed_8_0_4_0_0_1u_config6_s          |        0|      0|  129|    64|    0|
    +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+-------+-----+------+-----+
    |Total                                                                        |                                                                  |        0|      0|  285|  1543|    0|
    +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+-------+-----+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln311_fu_391_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln313_fu_403_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln316_fu_341_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln318_fu_353_p2               |     +    |      0|  0|  39|          32|           1|
    |and_ln284_3_fu_323_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln284_4_fu_329_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln284_fu_317_p2               |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_193                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_246                  |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op67          |    and   |      0|  0|   2|           1|           1|
    |icmp_ln284_4_fu_271_p2            |   icmp   |      0|  0|  20|          32|           2|
    |icmp_ln284_5_fu_291_p2            |   icmp   |      0|  0|  20|          31|           1|
    |icmp_ln284_6_fu_311_p2            |   icmp   |      0|  0|  20|          31|           1|
    |icmp_ln284_fu_261_p2              |   icmp   |      0|  0|  20|          32|           2|
    |icmp_ln303_fu_335_p2              |   icmp   |      0|  0|  20|          32|           4|
    |icmp_ln307_fu_385_p2              |   icmp   |      0|  0|  20|          32|           4|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_subdone       |    or    |      0|  0|   2|           1|           1|
    |select_ln313_fu_409_p3            |  select  |      0|  0|  32|           1|           2|
    |select_ln318_fu_359_p3            |  select  |      0|  0|  32|           1|           2|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 360|         330|          33|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_phi_reg_pp0_iter2_storemerge_reg_115  |  15|          3|   32|         96|
    |ap_sig_allocacmp_sY_3_load               |   9|          2|   32|         64|
    |pX_3                                     |   9|          2|   32|         64|
    |pY_3                                     |   9|          2|   32|         64|
    |res_stream_V_data_0_V_blk_n              |   9|          2|    1|          2|
    |res_stream_V_data_1_V_blk_n              |   9|          2|    1|          2|
    |res_stream_V_data_2_V_blk_n              |   9|          2|    1|          2|
    |sX_3                                     |   9|          2|   32|         64|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    |  78|         17|  163|        358|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |and_ln284_4_reg_489                      |   1|   0|    1|          0|
    |ap_CS_fsm                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                  |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_storemerge_reg_115  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_storemerge_reg_115  |  32|   0|   32|          0|
    |icmp_ln303_reg_493                       |   1|   0|    1|          0|
    |kernel_data_V_0_ret_reg_454              |   8|   0|    8|          0|
    |kernel_data_V_1344                       |   8|   0|    8|          0|
    |kernel_data_V_1344_ret_reg_459           |   8|   0|    8|          0|
    |kernel_data_V_2345                       |   8|   0|    8|          0|
    |kernel_data_V_2345_ret_reg_464           |   8|   0|    8|          0|
    |kernel_data_V_3346_ret_reg_449           |   8|   0|    8|          0|
    |kernel_data_V_4                          |   8|   0|    8|          0|
    |kernel_data_V_4_ret_reg_469              |   8|   0|    8|          0|
    |kernel_data_V_5                          |   8|   0|    8|          0|
    |kernel_data_V_5_ret_reg_474              |   8|   0|    8|          0|
    |kernel_data_V_6_ret_reg_444              |   8|   0|    8|          0|
    |kernel_data_V_7                          |   8|   0|    8|          0|
    |kernel_data_V_7_ret_reg_479              |   8|   0|    8|          0|
    |kernel_data_V_8                          |   8|   0|    8|          0|
    |kernel_data_V_8_ret_reg_484              |   8|   0|    8|          0|
    |pX_3                                     |  32|   0|   32|          0|
    |pY_3                                     |  32|   0|   32|          0|
    |sX_3                                     |  32|   0|   32|          0|
    |sY_3                                     |  32|   0|   32|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    | 317|   0|  317|          0|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |                              Source Object                             |    C Type    |
+------------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|ap_clk                        |  in |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<21,6,5,3,0>,3u>,config6> | return value |
|ap_rst                        |  in |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<21,6,5,3,0>,3u>,config6> | return value |
|ap_start                      |  in |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<21,6,5,3,0>,3u>,config6> | return value |
|ap_done                       | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<21,6,5,3,0>,3u>,config6> | return value |
|ap_idle                       | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<21,6,5,3,0>,3u>,config6> | return value |
|ap_ready                      | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<21,6,5,3,0>,3u>,config6> | return value |
|ap_ce                         |  in |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<21,6,5,3,0>,3u>,config6> | return value |
|res_stream_V_data_0_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<21,6,5,3,0>,3u>,config6> | return value |
|res_stream_V_data_1_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<21,6,5,3,0>,3u>,config6> | return value |
|res_stream_V_data_2_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<21,6,5,3,0>,3u>,config6> | return value |
|res_stream_V_data_0_V_din     | out |   21|   ap_fifo  |                          res_stream_V_data_0_V                         |    pointer   |
|res_stream_V_data_0_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_0_V                         |    pointer   |
|res_stream_V_data_0_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_0_V                         |    pointer   |
|res_stream_V_data_1_V_din     | out |   21|   ap_fifo  |                          res_stream_V_data_1_V                         |    pointer   |
|res_stream_V_data_1_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_1_V                         |    pointer   |
|res_stream_V_data_1_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_1_V                         |    pointer   |
|res_stream_V_data_2_V_din     | out |   21|   ap_fifo  |                          res_stream_V_data_2_V                         |    pointer   |
|res_stream_V_data_2_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_2_V                         |    pointer   |
|res_stream_V_data_2_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_2_V                         |    pointer   |
|in_elem_data_V_read           |  in |    8|   ap_none  |                           in_elem_data_V_read                          |    scalar    |
+------------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+

