{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 09 14:32:25 2021 " "Info: Processing started: Tue Mar 09 14:32:25 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off exp_ram3 -c exp_ram3 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off exp_ram3 -c exp_ram3 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_cdu " "Info: Assuming node \"clk_cdu\" is an undefined clock" {  } { { "exp_ram3.bdf" "" { Schematic "D:/Documents/计算机系统原理实验/exp_ram3/exp_ram3.bdf" { { 40 112 280 56 "clk_cdu" "" } } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_cdu" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk_cdu memory memory lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|ram_block1a0~porta_datain_reg0 lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|ram_block1a0~porta_memory_reg0 163.03 MHz Internal " "Info: Clock \"clk_cdu\" Internal fmax is restricted to 163.03 MHz between source memory \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|ram_block1a0~porta_datain_reg0\" and destination memory \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|ram_block1a0~porta_memory_reg0\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "3.067 ns 3.067 ns 6.134 ns " "Info: fmax restricted to Clock High delay (3.067 ns) plus Clock Low delay (3.067 ns) : restricted to 6.134 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.931 ns + Longest memory memory " "Info: + Longest memory to memory delay is 2.931 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|ram_block1a0~porta_datain_reg0 1 MEM M4K_X23_Y6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X23_Y6; Fanout = 1; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_v9a1.tdf" "" { Text "D:/Documents/计算机系统原理实验/exp_ram3/db/altsyncram_v9a1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.931 ns) 2.931 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|ram_block1a0~porta_memory_reg0 2 MEM M4K_X23_Y6 0 " "Info: 2: + IC(0.000 ns) + CELL(2.931 ns) = 2.931 ns; Loc. = M4K_X23_Y6; Fanout = 0; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|ram_block1a0~porta_memory_reg0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg0 lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_v9a1.tdf" "" { Text "D:/Documents/计算机系统原理实验/exp_ram3/db/altsyncram_v9a1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.931 ns ( 100.00 % ) " "Info: Total cell delay = 2.931 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg0 lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.931 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg0 {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 2.931ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.019 ns - Smallest " "Info: - Smallest clock skew is -0.019 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_cdu destination 2.812 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk_cdu\" to destination memory is 2.812 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk_cdu 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk_cdu'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_cdu } "NODE_NAME" } } { "exp_ram3.bdf" "" { Schematic "D:/Documents/计算机系统原理实验/exp_ram3/exp_ram3.bdf" { { 40 112 280 56 "clk_cdu" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk_cdu~clkctrl 2 COMB CLKCTRL_G2 41 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 41; COMB Node = 'clk_cdu~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk_cdu clk_cdu~clkctrl } "NODE_NAME" } } { "exp_ram3.bdf" "" { Schematic "D:/Documents/计算机系统原理实验/exp_ram3/exp_ram3.bdf" { { 40 112 280 56 "clk_cdu" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.754 ns) + CELL(0.815 ns) 2.812 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|ram_block1a0~porta_memory_reg0 3 MEM M4K_X23_Y6 0 " "Info: 3: + IC(0.754 ns) + CELL(0.815 ns) = 2.812 ns; Loc. = M4K_X23_Y6; Fanout = 0; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|ram_block1a0~porta_memory_reg0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { clk_cdu~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_v9a1.tdf" "" { Text "D:/Documents/计算机系统原理实验/exp_ram3/db/altsyncram_v9a1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.915 ns ( 68.10 % ) " "Info: Total cell delay = 1.915 ns ( 68.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.897 ns ( 31.90 % ) " "Info: Total interconnect delay = 0.897 ns ( 31.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.812 ns" { clk_cdu clk_cdu~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.812 ns" { clk_cdu {} clk_cdu~combout {} clk_cdu~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.143ns 0.754ns } { 0.000ns 1.100ns 0.000ns 0.815ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_cdu source 2.831 ns - Longest memory " "Info: - Longest clock path from clock \"clk_cdu\" to source memory is 2.831 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk_cdu 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk_cdu'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_cdu } "NODE_NAME" } } { "exp_ram3.bdf" "" { Schematic "D:/Documents/计算机系统原理实验/exp_ram3/exp_ram3.bdf" { { 40 112 280 56 "clk_cdu" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk_cdu~clkctrl 2 COMB CLKCTRL_G2 41 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 41; COMB Node = 'clk_cdu~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk_cdu clk_cdu~clkctrl } "NODE_NAME" } } { "exp_ram3.bdf" "" { Schematic "D:/Documents/计算机系统原理实验/exp_ram3/exp_ram3.bdf" { { 40 112 280 56 "clk_cdu" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.754 ns) + CELL(0.834 ns) 2.831 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|ram_block1a0~porta_datain_reg0 3 MEM M4K_X23_Y6 1 " "Info: 3: + IC(0.754 ns) + CELL(0.834 ns) = 2.831 ns; Loc. = M4K_X23_Y6; Fanout = 1; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.588 ns" { clk_cdu~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_v9a1.tdf" "" { Text "D:/Documents/计算机系统原理实验/exp_ram3/db/altsyncram_v9a1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.934 ns ( 68.32 % ) " "Info: Total cell delay = 1.934 ns ( 68.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.897 ns ( 31.68 % ) " "Info: Total interconnect delay = 0.897 ns ( 31.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.831 ns" { clk_cdu clk_cdu~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.831 ns" { clk_cdu {} clk_cdu~combout {} clk_cdu~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.143ns 0.754ns } { 0.000ns 1.100ns 0.000ns 0.834ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.812 ns" { clk_cdu clk_cdu~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.812 ns" { clk_cdu {} clk_cdu~combout {} clk_cdu~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.143ns 0.754ns } { 0.000ns 1.100ns 0.000ns 0.815ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.831 ns" { clk_cdu clk_cdu~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.831 ns" { clk_cdu {} clk_cdu~combout {} clk_cdu~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.143ns 0.754ns } { 0.000ns 1.100ns 0.000ns 0.834ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns + " "Info: + Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_v9a1.tdf" "" { Text "D:/Documents/计算机系统原理实验/exp_ram3/db/altsyncram_v9a1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns + " "Info: + Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_v9a1.tdf" "" { Text "D:/Documents/计算机系统原理实验/exp_ram3/db/altsyncram_v9a1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg0 lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.931 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg0 {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 2.931ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.812 ns" { clk_cdu clk_cdu~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.812 ns" { clk_cdu {} clk_cdu~combout {} clk_cdu~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.143ns 0.754ns } { 0.000ns 1.100ns 0.000ns 0.815ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.831 ns" { clk_cdu clk_cdu~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.831 ns" { clk_cdu {} clk_cdu~combout {} clk_cdu~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.143ns 0.754ns } { 0.000ns 1.100ns 0.000ns 0.834ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_memory_reg0 {} } {  } {  } "" } } { "db/altsyncram_v9a1.tdf" "" { Text "D:/Documents/计算机系统原理实验/exp_ram3/db/altsyncram_v9a1.tdf" 36 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "sw_pc_ar:inst1\|pc\[7\] pcen clk_cdu 8.097 ns register " "Info: tsu for register \"sw_pc_ar:inst1\|pc\[7\]\" (data pin = \"pcen\", clock pin = \"clk_cdu\") is 8.097 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.873 ns + Longest pin register " "Info: + Longest pin to register delay is 10.873 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns pcen 1 PIN PIN_94 2 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_94; Fanout = 2; PIN Node = 'pcen'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcen } "NODE_NAME" } } { "exp_ram3.bdf" "" { Schematic "D:/Documents/计算机系统原理实验/exp_ram3/exp_ram3.bdf" { { 88 112 280 104 "pcen" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.642 ns) + CELL(0.651 ns) 7.238 ns sw_pc_ar:inst1\|seq2~1 2 COMB LCCOMB_X26_Y9_N8 2 " "Info: 2: + IC(5.642 ns) + CELL(0.651 ns) = 7.238 ns; Loc. = LCCOMB_X26_Y9_N8; Fanout = 2; COMB Node = 'sw_pc_ar:inst1\|seq2~1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.293 ns" { pcen sw_pc_ar:inst1|seq2~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.805 ns) + CELL(0.596 ns) 9.639 ns sw_pc_ar:inst1\|pc\[0\]~25 3 COMB LCCOMB_X24_Y6_N12 2 " "Info: 3: + IC(1.805 ns) + CELL(0.596 ns) = 9.639 ns; Loc. = LCCOMB_X24_Y6_N12; Fanout = 2; COMB Node = 'sw_pc_ar:inst1\|pc\[0\]~25'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.401 ns" { sw_pc_ar:inst1|seq2~1 sw_pc_ar:inst1|pc[0]~25 } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_ram3/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 9.829 ns sw_pc_ar:inst1\|pc\[1\]~27 4 COMB LCCOMB_X24_Y6_N14 2 " "Info: 4: + IC(0.000 ns) + CELL(0.190 ns) = 9.829 ns; Loc. = LCCOMB_X24_Y6_N14; Fanout = 2; COMB Node = 'sw_pc_ar:inst1\|pc\[1\]~27'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { sw_pc_ar:inst1|pc[0]~25 sw_pc_ar:inst1|pc[1]~27 } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_ram3/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 9.915 ns sw_pc_ar:inst1\|pc\[2\]~29 5 COMB LCCOMB_X24_Y6_N16 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 9.915 ns; Loc. = LCCOMB_X24_Y6_N16; Fanout = 2; COMB Node = 'sw_pc_ar:inst1\|pc\[2\]~29'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { sw_pc_ar:inst1|pc[1]~27 sw_pc_ar:inst1|pc[2]~29 } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_ram3/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 10.001 ns sw_pc_ar:inst1\|pc\[3\]~31 6 COMB LCCOMB_X24_Y6_N18 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 10.001 ns; Loc. = LCCOMB_X24_Y6_N18; Fanout = 2; COMB Node = 'sw_pc_ar:inst1\|pc\[3\]~31'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { sw_pc_ar:inst1|pc[2]~29 sw_pc_ar:inst1|pc[3]~31 } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_ram3/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 10.087 ns sw_pc_ar:inst1\|pc\[4\]~33 7 COMB LCCOMB_X24_Y6_N20 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 10.087 ns; Loc. = LCCOMB_X24_Y6_N20; Fanout = 2; COMB Node = 'sw_pc_ar:inst1\|pc\[4\]~33'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { sw_pc_ar:inst1|pc[3]~31 sw_pc_ar:inst1|pc[4]~33 } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_ram3/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 10.173 ns sw_pc_ar:inst1\|pc\[5\]~35 8 COMB LCCOMB_X24_Y6_N22 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 10.173 ns; Loc. = LCCOMB_X24_Y6_N22; Fanout = 2; COMB Node = 'sw_pc_ar:inst1\|pc\[5\]~35'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { sw_pc_ar:inst1|pc[4]~33 sw_pc_ar:inst1|pc[5]~35 } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_ram3/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 10.259 ns sw_pc_ar:inst1\|pc\[6\]~37 9 COMB LCCOMB_X24_Y6_N24 1 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 10.259 ns; Loc. = LCCOMB_X24_Y6_N24; Fanout = 1; COMB Node = 'sw_pc_ar:inst1\|pc\[6\]~37'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { sw_pc_ar:inst1|pc[5]~35 sw_pc_ar:inst1|pc[6]~37 } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_ram3/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 10.765 ns sw_pc_ar:inst1\|pc\[7\]~38 10 COMB LCCOMB_X24_Y6_N26 1 " "Info: 10: + IC(0.000 ns) + CELL(0.506 ns) = 10.765 ns; Loc. = LCCOMB_X24_Y6_N26; Fanout = 1; COMB Node = 'sw_pc_ar:inst1\|pc\[7\]~38'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { sw_pc_ar:inst1|pc[6]~37 sw_pc_ar:inst1|pc[7]~38 } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_ram3/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 10.873 ns sw_pc_ar:inst1\|pc\[7\] 11 REG LCFF_X24_Y6_N27 2 " "Info: 11: + IC(0.000 ns) + CELL(0.108 ns) = 10.873 ns; Loc. = LCFF_X24_Y6_N27; Fanout = 2; REG Node = 'sw_pc_ar:inst1\|pc\[7\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { sw_pc_ar:inst1|pc[7]~38 sw_pc_ar:inst1|pc[7] } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_ram3/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.426 ns ( 31.51 % ) " "Info: Total cell delay = 3.426 ns ( 31.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.447 ns ( 68.49 % ) " "Info: Total interconnect delay = 7.447 ns ( 68.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "10.873 ns" { pcen sw_pc_ar:inst1|seq2~1 sw_pc_ar:inst1|pc[0]~25 sw_pc_ar:inst1|pc[1]~27 sw_pc_ar:inst1|pc[2]~29 sw_pc_ar:inst1|pc[3]~31 sw_pc_ar:inst1|pc[4]~33 sw_pc_ar:inst1|pc[5]~35 sw_pc_ar:inst1|pc[6]~37 sw_pc_ar:inst1|pc[7]~38 sw_pc_ar:inst1|pc[7] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "10.873 ns" { pcen {} pcen~combout {} sw_pc_ar:inst1|seq2~1 {} sw_pc_ar:inst1|pc[0]~25 {} sw_pc_ar:inst1|pc[1]~27 {} sw_pc_ar:inst1|pc[2]~29 {} sw_pc_ar:inst1|pc[3]~31 {} sw_pc_ar:inst1|pc[4]~33 {} sw_pc_ar:inst1|pc[5]~35 {} sw_pc_ar:inst1|pc[6]~37 {} sw_pc_ar:inst1|pc[7]~38 {} sw_pc_ar:inst1|pc[7] {} } { 0.000ns 0.000ns 5.642ns 1.805ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.945ns 0.651ns 0.596ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "sw_pc_ar.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_ram3/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_cdu destination 2.736 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_cdu\" to destination register is 2.736 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk_cdu 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk_cdu'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_cdu } "NODE_NAME" } } { "exp_ram3.bdf" "" { Schematic "D:/Documents/计算机系统原理实验/exp_ram3/exp_ram3.bdf" { { 40 112 280 56 "clk_cdu" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk_cdu~clkctrl 2 COMB CLKCTRL_G2 41 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 41; COMB Node = 'clk_cdu~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk_cdu clk_cdu~clkctrl } "NODE_NAME" } } { "exp_ram3.bdf" "" { Schematic "D:/Documents/计算机系统原理实验/exp_ram3/exp_ram3.bdf" { { 40 112 280 56 "clk_cdu" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.666 ns) 2.736 ns sw_pc_ar:inst1\|pc\[7\] 3 REG LCFF_X24_Y6_N27 2 " "Info: 3: + IC(0.827 ns) + CELL(0.666 ns) = 2.736 ns; Loc. = LCFF_X24_Y6_N27; Fanout = 2; REG Node = 'sw_pc_ar:inst1\|pc\[7\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { clk_cdu~clkctrl sw_pc_ar:inst1|pc[7] } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_ram3/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.55 % ) " "Info: Total cell delay = 1.766 ns ( 64.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.970 ns ( 35.45 % ) " "Info: Total interconnect delay = 0.970 ns ( 35.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.736 ns" { clk_cdu clk_cdu~clkctrl sw_pc_ar:inst1|pc[7] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.736 ns" { clk_cdu {} clk_cdu~combout {} clk_cdu~clkctrl {} sw_pc_ar:inst1|pc[7] {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "10.873 ns" { pcen sw_pc_ar:inst1|seq2~1 sw_pc_ar:inst1|pc[0]~25 sw_pc_ar:inst1|pc[1]~27 sw_pc_ar:inst1|pc[2]~29 sw_pc_ar:inst1|pc[3]~31 sw_pc_ar:inst1|pc[4]~33 sw_pc_ar:inst1|pc[5]~35 sw_pc_ar:inst1|pc[6]~37 sw_pc_ar:inst1|pc[7]~38 sw_pc_ar:inst1|pc[7] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "10.873 ns" { pcen {} pcen~combout {} sw_pc_ar:inst1|seq2~1 {} sw_pc_ar:inst1|pc[0]~25 {} sw_pc_ar:inst1|pc[1]~27 {} sw_pc_ar:inst1|pc[2]~29 {} sw_pc_ar:inst1|pc[3]~31 {} sw_pc_ar:inst1|pc[4]~33 {} sw_pc_ar:inst1|pc[5]~35 {} sw_pc_ar:inst1|pc[6]~37 {} sw_pc_ar:inst1|pc[7]~38 {} sw_pc_ar:inst1|pc[7] {} } { 0.000ns 0.000ns 5.642ns 1.805ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.945ns 0.651ns 0.596ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.736 ns" { clk_cdu clk_cdu~clkctrl sw_pc_ar:inst1|pc[7] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.736 ns" { clk_cdu {} clk_cdu~combout {} clk_cdu~clkctrl {} sw_pc_ar:inst1|pc[7] {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_cdu d\[2\] lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|ram_block1a0~porta_we_reg 15.380 ns memory " "Info: tco from clock \"clk_cdu\" to destination pin \"d\[2\]\" through memory \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|ram_block1a0~porta_we_reg\" is 15.380 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_cdu source 2.832 ns + Longest memory " "Info: + Longest clock path from clock \"clk_cdu\" to source memory is 2.832 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk_cdu 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk_cdu'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_cdu } "NODE_NAME" } } { "exp_ram3.bdf" "" { Schematic "D:/Documents/计算机系统原理实验/exp_ram3/exp_ram3.bdf" { { 40 112 280 56 "clk_cdu" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk_cdu~clkctrl 2 COMB CLKCTRL_G2 41 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 41; COMB Node = 'clk_cdu~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk_cdu clk_cdu~clkctrl } "NODE_NAME" } } { "exp_ram3.bdf" "" { Schematic "D:/Documents/计算机系统原理实验/exp_ram3/exp_ram3.bdf" { { 40 112 280 56 "clk_cdu" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.754 ns) + CELL(0.835 ns) 2.832 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|ram_block1a0~porta_we_reg 3 MEM M4K_X23_Y6 8 " "Info: 3: + IC(0.754 ns) + CELL(0.835 ns) = 2.832 ns; Loc. = M4K_X23_Y6; Fanout = 8; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.589 ns" { clk_cdu~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_v9a1.tdf" "" { Text "D:/Documents/计算机系统原理实验/exp_ram3/db/altsyncram_v9a1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.935 ns ( 68.33 % ) " "Info: Total cell delay = 1.935 ns ( 68.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.897 ns ( 31.67 % ) " "Info: Total interconnect delay = 0.897 ns ( 31.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.832 ns" { clk_cdu clk_cdu~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.832 ns" { clk_cdu {} clk_cdu~combout {} clk_cdu~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.143ns 0.754ns } { 0.000ns 1.100ns 0.000ns 0.835ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns + " "Info: + Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_v9a1.tdf" "" { Text "D:/Documents/计算机系统原理实验/exp_ram3/db/altsyncram_v9a1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.288 ns + Longest memory pin " "Info: + Longest memory to pin delay is 12.288 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|ram_block1a0~porta_we_reg 1 MEM M4K_X23_Y6 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X23_Y6; Fanout = 8; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_v9a1.tdf" "" { Text "D:/Documents/计算机系统原理实验/exp_ram3/db/altsyncram_v9a1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.761 ns) 3.761 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|q_a\[2\] 2 MEM M4K_X23_Y6 1 " "Info: 2: + IC(0.000 ns) + CELL(3.761 ns) = 3.761 ns; Loc. = M4K_X23_Y6; Fanout = 1; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|q_a\[2\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.761 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|q_a[2] } "NODE_NAME" } } { "db/altsyncram_v9a1.tdf" "" { Text "D:/Documents/计算机系统原理实验/exp_ram3/db/altsyncram_v9a1.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.044 ns) + CELL(0.651 ns) 5.456 ns lpm_ram_io:inst\|datatri\[2\]~15 3 COMB LCCOMB_X25_Y6_N8 1 " "Info: 3: + IC(1.044 ns) + CELL(0.651 ns) = 5.456 ns; Loc. = LCCOMB_X25_Y6_N8; Fanout = 1; COMB Node = 'lpm_ram_io:inst\|datatri\[2\]~15'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.695 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|q_a[2] lpm_ram_io:inst|datatri[2]~15 } "NODE_NAME" } } { "LPM_RAM_IO.tdf" "" { Text "d:/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.586 ns) + CELL(3.246 ns) 12.288 ns d\[2\] 4 PIN PIN_43 0 " "Info: 4: + IC(3.586 ns) + CELL(3.246 ns) = 12.288 ns; Loc. = PIN_43; Fanout = 0; PIN Node = 'd\[2\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.832 ns" { lpm_ram_io:inst|datatri[2]~15 d[2] } "NODE_NAME" } } { "exp_ram3.bdf" "" { Schematic "D:/Documents/计算机系统原理实验/exp_ram3/exp_ram3.bdf" { { 72 760 936 88 "d\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.658 ns ( 62.32 % ) " "Info: Total cell delay = 7.658 ns ( 62.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.630 ns ( 37.68 % ) " "Info: Total interconnect delay = 4.630 ns ( 37.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "12.288 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|q_a[2] lpm_ram_io:inst|datatri[2]~15 d[2] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "12.288 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|q_a[2] {} lpm_ram_io:inst|datatri[2]~15 {} d[2] {} } { 0.000ns 0.000ns 1.044ns 3.586ns } { 0.000ns 3.761ns 0.651ns 3.246ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.832 ns" { clk_cdu clk_cdu~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.832 ns" { clk_cdu {} clk_cdu~combout {} clk_cdu~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.143ns 0.754ns } { 0.000ns 1.100ns 0.000ns 0.835ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "12.288 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|q_a[2] lpm_ram_io:inst|datatri[2]~15 d[2] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "12.288 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|q_a[2] {} lpm_ram_io:inst|datatri[2]~15 {} d[2] {} } { 0.000ns 0.000ns 1.044ns 3.586ns } { 0.000ns 3.761ns 0.651ns 3.246ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "pc_bus d\[2\] 16.915 ns Longest " "Info: Longest tpd from source pin \"pc_bus\" to destination pin \"d\[2\]\" is 16.915 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns pc_bus 1 PIN PIN_100 18 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 18; PIN Node = 'pc_bus'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc_bus } "NODE_NAME" } } { "exp_ram3.bdf" "" { Schematic "D:/Documents/计算机系统原理实验/exp_ram3/exp_ram3.bdf" { { 120 112 280 136 "pc_bus" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.910 ns) + CELL(0.651 ns) 8.506 ns sw_pc_ar:inst1\|bus_Reg\[2\]~20 2 COMB LCCOMB_X25_Y6_N28 1 " "Info: 2: + IC(6.910 ns) + CELL(0.651 ns) = 8.506 ns; Loc. = LCCOMB_X25_Y6_N28; Fanout = 1; COMB Node = 'sw_pc_ar:inst1\|bus_Reg\[2\]~20'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "7.561 ns" { pc_bus sw_pc_ar:inst1|bus_Reg[2]~20 } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_ram3/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.206 ns) 9.072 ns sw_pc_ar:inst1\|bus_Reg\[2\]~21 3 COMB LCCOMB_X25_Y6_N14 3 " "Info: 3: + IC(0.360 ns) + CELL(0.206 ns) = 9.072 ns; Loc. = LCCOMB_X25_Y6_N14; Fanout = 3; COMB Node = 'sw_pc_ar:inst1\|bus_Reg\[2\]~21'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.566 ns" { sw_pc_ar:inst1|bus_Reg[2]~20 sw_pc_ar:inst1|bus_Reg[2]~21 } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_ram3/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.624 ns) 10.083 ns lpm_ram_io:inst\|datatri\[2\]~15 4 COMB LCCOMB_X25_Y6_N8 1 " "Info: 4: + IC(0.387 ns) + CELL(0.624 ns) = 10.083 ns; Loc. = LCCOMB_X25_Y6_N8; Fanout = 1; COMB Node = 'lpm_ram_io:inst\|datatri\[2\]~15'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.011 ns" { sw_pc_ar:inst1|bus_Reg[2]~21 lpm_ram_io:inst|datatri[2]~15 } "NODE_NAME" } } { "LPM_RAM_IO.tdf" "" { Text "d:/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.586 ns) + CELL(3.246 ns) 16.915 ns d\[2\] 5 PIN PIN_43 0 " "Info: 5: + IC(3.586 ns) + CELL(3.246 ns) = 16.915 ns; Loc. = PIN_43; Fanout = 0; PIN Node = 'd\[2\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.832 ns" { lpm_ram_io:inst|datatri[2]~15 d[2] } "NODE_NAME" } } { "exp_ram3.bdf" "" { Schematic "D:/Documents/计算机系统原理实验/exp_ram3/exp_ram3.bdf" { { 72 760 936 88 "d\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.672 ns ( 33.53 % ) " "Info: Total cell delay = 5.672 ns ( 33.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.243 ns ( 66.47 % ) " "Info: Total interconnect delay = 11.243 ns ( 66.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "16.915 ns" { pc_bus sw_pc_ar:inst1|bus_Reg[2]~20 sw_pc_ar:inst1|bus_Reg[2]~21 lpm_ram_io:inst|datatri[2]~15 d[2] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "16.915 ns" { pc_bus {} pc_bus~combout {} sw_pc_ar:inst1|bus_Reg[2]~20 {} sw_pc_ar:inst1|bus_Reg[2]~21 {} lpm_ram_io:inst|datatri[2]~15 {} d[2] {} } { 0.000ns 0.000ns 6.910ns 0.360ns 0.387ns 3.586ns } { 0.000ns 0.945ns 0.651ns 0.206ns 0.624ns 3.246ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "sw_pc_ar:inst1\|ar\[2\] inputd\[2\] clk_cdu -0.397 ns register " "Info: th for register \"sw_pc_ar:inst1\|ar\[2\]\" (data pin = \"inputd\[2\]\", clock pin = \"clk_cdu\") is -0.397 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_cdu destination 2.736 ns + Longest register " "Info: + Longest clock path from clock \"clk_cdu\" to destination register is 2.736 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk_cdu 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk_cdu'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_cdu } "NODE_NAME" } } { "exp_ram3.bdf" "" { Schematic "D:/Documents/计算机系统原理实验/exp_ram3/exp_ram3.bdf" { { 40 112 280 56 "clk_cdu" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk_cdu~clkctrl 2 COMB CLKCTRL_G2 41 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 41; COMB Node = 'clk_cdu~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk_cdu clk_cdu~clkctrl } "NODE_NAME" } } { "exp_ram3.bdf" "" { Schematic "D:/Documents/计算机系统原理实验/exp_ram3/exp_ram3.bdf" { { 40 112 280 56 "clk_cdu" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.666 ns) 2.736 ns sw_pc_ar:inst1\|ar\[2\] 3 REG LCFF_X25_Y6_N15 1 " "Info: 3: + IC(0.827 ns) + CELL(0.666 ns) = 2.736 ns; Loc. = LCFF_X25_Y6_N15; Fanout = 1; REG Node = 'sw_pc_ar:inst1\|ar\[2\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { clk_cdu~clkctrl sw_pc_ar:inst1|ar[2] } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_ram3/sw_pc_ar.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.55 % ) " "Info: Total cell delay = 1.766 ns ( 64.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.970 ns ( 35.45 % ) " "Info: Total interconnect delay = 0.970 ns ( 35.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.736 ns" { clk_cdu clk_cdu~clkctrl sw_pc_ar:inst1|ar[2] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.736 ns" { clk_cdu {} clk_cdu~combout {} clk_cdu~clkctrl {} sw_pc_ar:inst1|ar[2] {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "sw_pc_ar.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_ram3/sw_pc_ar.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.439 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.439 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns inputd\[2\] 1 PIN PIN_90 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_90; Fanout = 1; PIN Node = 'inputd\[2\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { inputd[2] } "NODE_NAME" } } { "exp_ram3.bdf" "" { Schematic "D:/Documents/计算机系统原理实验/exp_ram3/exp_ram3.bdf" { { 152 112 280 168 "inputd\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.285 ns) + CELL(0.370 ns) 2.765 ns sw_pc_ar:inst1\|bus_Reg\[2\]~20 2 COMB LCCOMB_X25_Y6_N28 1 " "Info: 2: + IC(1.285 ns) + CELL(0.370 ns) = 2.765 ns; Loc. = LCCOMB_X25_Y6_N28; Fanout = 1; COMB Node = 'sw_pc_ar:inst1\|bus_Reg\[2\]~20'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.655 ns" { inputd[2] sw_pc_ar:inst1|bus_Reg[2]~20 } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_ram3/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.206 ns) 3.331 ns sw_pc_ar:inst1\|bus_Reg\[2\]~21 3 COMB LCCOMB_X25_Y6_N14 3 " "Info: 3: + IC(0.360 ns) + CELL(0.206 ns) = 3.331 ns; Loc. = LCCOMB_X25_Y6_N14; Fanout = 3; COMB Node = 'sw_pc_ar:inst1\|bus_Reg\[2\]~21'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.566 ns" { sw_pc_ar:inst1|bus_Reg[2]~20 sw_pc_ar:inst1|bus_Reg[2]~21 } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_ram3/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.439 ns sw_pc_ar:inst1\|ar\[2\] 4 REG LCFF_X25_Y6_N15 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 3.439 ns; Loc. = LCFF_X25_Y6_N15; Fanout = 1; REG Node = 'sw_pc_ar:inst1\|ar\[2\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { sw_pc_ar:inst1|bus_Reg[2]~21 sw_pc_ar:inst1|ar[2] } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_ram3/sw_pc_ar.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.794 ns ( 52.17 % ) " "Info: Total cell delay = 1.794 ns ( 52.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.645 ns ( 47.83 % ) " "Info: Total interconnect delay = 1.645 ns ( 47.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.439 ns" { inputd[2] sw_pc_ar:inst1|bus_Reg[2]~20 sw_pc_ar:inst1|bus_Reg[2]~21 sw_pc_ar:inst1|ar[2] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.439 ns" { inputd[2] {} inputd[2]~combout {} sw_pc_ar:inst1|bus_Reg[2]~20 {} sw_pc_ar:inst1|bus_Reg[2]~21 {} sw_pc_ar:inst1|ar[2] {} } { 0.000ns 0.000ns 1.285ns 0.360ns 0.000ns } { 0.000ns 1.110ns 0.370ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.736 ns" { clk_cdu clk_cdu~clkctrl sw_pc_ar:inst1|ar[2] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.736 ns" { clk_cdu {} clk_cdu~combout {} clk_cdu~clkctrl {} sw_pc_ar:inst1|ar[2] {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.439 ns" { inputd[2] sw_pc_ar:inst1|bus_Reg[2]~20 sw_pc_ar:inst1|bus_Reg[2]~21 sw_pc_ar:inst1|ar[2] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.439 ns" { inputd[2] {} inputd[2]~combout {} sw_pc_ar:inst1|bus_Reg[2]~20 {} sw_pc_ar:inst1|bus_Reg[2]~21 {} sw_pc_ar:inst1|ar[2] {} } { 0.000ns 0.000ns 1.285ns 0.360ns 0.000ns } { 0.000ns 1.110ns 0.370ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "191 " "Info: Peak virtual memory: 191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 09 14:32:25 2021 " "Info: Processing ended: Tue Mar 09 14:32:25 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
