Analysis & Synthesis report for dataPath
Fri Apr 03 01:54:45 2020
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for mem:U_MEMBLOCK|sram:U_SRAM|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated
 15. Parameter Settings for User Entity Instance: Top-level Entity: |MIPS_DataPath
 16. Parameter Settings for User Entity Instance: reg:U_PCREG
 17. Parameter Settings for User Entity Instance: mux:U_MEMMUX
 18. Parameter Settings for User Entity Instance: zero_extend:U_ZEXT
 19. Parameter Settings for User Entity Instance: mem:U_MEMBLOCK
 20. Parameter Settings for User Entity Instance: mem:U_MEMBLOCK|mem_logic:U_MEMLOGIC
 21. Parameter Settings for User Entity Instance: mem:U_MEMBLOCK|reg:U_INPORT0
 22. Parameter Settings for User Entity Instance: mem:U_MEMBLOCK|reg:U_INPORT1
 23. Parameter Settings for User Entity Instance: mem:U_MEMBLOCK|reg:U_OUTPORT
 24. Parameter Settings for User Entity Instance: mem:U_MEMBLOCK|reg:U_DELAYREG
 25. Parameter Settings for User Entity Instance: mem:U_MEMBLOCK|sram:U_SRAM|altsyncram:altsyncram_component
 26. Parameter Settings for User Entity Instance: mem:U_MEMBLOCK|mux_four:U_RDMUX
 27. Parameter Settings for User Entity Instance: IR:U_IREG
 28. Parameter Settings for User Entity Instance: reg:U_MEM_DATA_REG
 29. Parameter Settings for User Entity Instance: mux:U_WR_MUX1
 30. Parameter Settings for User Entity Instance: mux:U_WR_MUX2
 31. Parameter Settings for User Entity Instance: sign_extend:U_SEXT
 32. Parameter Settings for User Entity Instance: SL_two:U_SL2
 33. Parameter Settings for User Entity Instance: reg:U_REGA
 34. Parameter Settings for User Entity Instance: reg:U_REGB
 35. Parameter Settings for User Entity Instance: mux:U_ALU_MUX1
 36. Parameter Settings for User Entity Instance: mux_four:U_ALU_MUX2
 37. Parameter Settings for User Entity Instance: SL_two:U_SL2_2
 38. Parameter Settings for User Entity Instance: alu:U_ALU
 39. Parameter Settings for User Entity Instance: alu_ctrl:U_ALU_CTRL
 40. Parameter Settings for User Entity Instance: reg:U_ALU_OUT
 41. Parameter Settings for User Entity Instance: reg:U_ALU_LO
 42. Parameter Settings for User Entity Instance: reg:U_ALU_HI
 43. Parameter Settings for User Entity Instance: mux_four:U_PC_MUX
 44. Parameter Settings for User Entity Instance: mux_four:U_WRITE_MUX
 45. Parameter Settings for Inferred Entity Instance: alu:U_ALU|lpm_mult:Mult0
 46. altsyncram Parameter Settings by Entity Instance
 47. lpm_mult Parameter Settings by Entity Instance
 48. Port Connectivity Checks: "mux_four:U_WRITE_MUX"
 49. Port Connectivity Checks: "mux_four:U_PC_MUX"
 50. Port Connectivity Checks: "reg:U_ALU_OUT"
 51. Port Connectivity Checks: "alu:U_ALU"
 52. Port Connectivity Checks: "SL_two:U_SL2_2"
 53. Port Connectivity Checks: "mux_four:U_ALU_MUX2"
 54. Port Connectivity Checks: "reg:U_REGB"
 55. Port Connectivity Checks: "reg:U_REGA"
 56. Port Connectivity Checks: "SL_two:U_SL2"
 57. Port Connectivity Checks: "reg:U_MEM_DATA_REG"
 58. Port Connectivity Checks: "mem:U_MEMBLOCK|mux_four:U_RDMUX"
 59. Port Connectivity Checks: "mem:U_MEMBLOCK|reg:U_DELAYREG"
 60. Port Connectivity Checks: "mem:U_MEMBLOCK|reg:U_INPORT1"
 61. Port Connectivity Checks: "mem:U_MEMBLOCK|reg:U_INPORT0"
 62. Post-Synthesis Netlist Statistics for Top Partition
 63. Elapsed Time Per Partition
 64. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Apr 03 01:54:45 2020       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; dataPath                                    ;
; Top-level Entity Name              ; MIPS_DataPath                               ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 3,351                                       ;
;     Total combinational functions  ; 2,307                                       ;
;     Dedicated logic registers      ; 1,206                                       ;
; Total registers                    ; 1206                                        ;
; Total pins                         ; 65                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 8,192                                       ;
; Embedded Multiplier 9-bit elements ; 6                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; 10M50DAF484C6GES   ;                    ;
; Top-level entity name                                                      ; MIPS_DataPath      ; dataPath           ;
; Family name                                                                ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                            ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                        ; Library ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------+---------+
; ../../RAM/sram.vhd               ; yes             ; User Wizard-Generated File   ; D:/Documents/School/DD/LABS/Final_Project/RAM/sram.vhd                              ;         ;
; ../../../Lab5/reg.vhdl           ; yes             ; User VHDL File               ; D:/Documents/School/DD/LABS/Lab5/reg.vhdl                                           ;         ;
; ../../../Lab5/mux.vhdl           ; yes             ; User VHDL File               ; D:/Documents/School/DD/LABS/Lab5/mux.vhdl                                           ;         ;
; ../../register_file.vhdl         ; yes             ; User VHDL File               ; D:/Documents/School/DD/LABS/Final_Project/register_file.vhdl                        ;         ;
; ../../MIPS_DataPath.vhdl         ; yes             ; User VHDL File               ; D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl                        ;         ;
; ../../zero_extend.vhdl           ; yes             ; User VHDL File               ; D:/Documents/School/DD/LABS/Final_Project/zero_extend.vhdl                          ;         ;
; ../../SL_two.vhdl                ; yes             ; User VHDL File               ; D:/Documents/School/DD/LABS/Final_Project/SL_two.vhdl                               ;         ;
; ../../sign_extend.vhdl           ; yes             ; User VHDL File               ; D:/Documents/School/DD/LABS/Final_Project/sign_extend.vhdl                          ;         ;
; ../../mux_four.vhdl              ; yes             ; User VHDL File               ; D:/Documents/School/DD/LABS/Final_Project/mux_four.vhdl                             ;         ;
; ../../mem_logic.vhdl             ; yes             ; User VHDL File               ; D:/Documents/School/DD/LABS/Final_Project/mem_logic.vhdl                            ;         ;
; ../../mem.vhdl                   ; yes             ; User VHDL File               ; D:/Documents/School/DD/LABS/Final_Project/mem.vhdl                                  ;         ;
; ../../IR.vhdl                    ; yes             ; User VHDL File               ; D:/Documents/School/DD/LABS/Final_Project/IR.vhdl                                   ;         ;
; ../../alu_ctrl.vhdl              ; yes             ; User VHDL File               ; D:/Documents/School/DD/LABS/Final_Project/alu_ctrl.vhdl                             ;         ;
; ../../alu.vhdl                   ; yes             ; User VHDL File               ; D:/Documents/School/DD/LABS/Final_Project/alu.vhdl                                  ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf               ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc        ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc                  ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc               ;         ;
; aglobal171.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc               ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc                ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.inc                   ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.inc                   ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.inc                 ;         ;
; db/altsyncram_3bp3.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/Documents/School/DD/LABS/Final_Project/mem_block/datapath/db/altsyncram_3bp3.tdf ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf                 ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.inc              ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/multcore.inc                 ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/bypassff.inc                 ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altshift.inc                 ;         ;
; db/mult_qgs.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/Documents/School/DD/LABS/Final_Project/mem_block/datapath/db/mult_qgs.tdf        ;         ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 3,351     ;
;                                             ;           ;
; Total combinational functions               ; 2307      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 1767      ;
;     -- 3 input functions                    ; 395       ;
;     -- <=2 input functions                  ; 145       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 2218      ;
;     -- arithmetic mode                      ; 89        ;
;                                             ;           ;
; Total registers                             ; 1206      ;
;     -- Dedicated logic registers            ; 1206      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 65        ;
; Total memory bits                           ; 8192      ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 6         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 1238      ;
; Total fan-out                               ; 13753     ;
; Average fan-out                             ; 3.74      ;
+---------------------------------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                      ; Entity Name     ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |MIPS_DataPath                               ; 2307 (1)            ; 1206 (0)                  ; 8192        ; 0          ; 6            ; 0       ; 3         ; 65   ; 0            ; 0          ; |MIPS_DataPath                                                                                           ; MIPS_DataPath   ; work         ;
;    |IR:U_IREG|                               ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_DataPath|IR:U_IREG                                                                                 ; IR              ; work         ;
;    |alu:U_ALU|                               ; 702 (674)           ; 0 (0)                     ; 0           ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |MIPS_DataPath|alu:U_ALU                                                                                 ; alu             ; work         ;
;       |lpm_mult:Mult0|                       ; 28 (0)              ; 0 (0)                     ; 0           ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |MIPS_DataPath|alu:U_ALU|lpm_mult:Mult0                                                                  ; lpm_mult        ; work         ;
;          |mult_qgs:auto_generated|           ; 28 (28)             ; 0 (0)                     ; 0           ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |MIPS_DataPath|alu:U_ALU|lpm_mult:Mult0|mult_qgs:auto_generated                                          ; mult_qgs        ; work         ;
;    |mem:U_MEMBLOCK|                          ; 61 (0)              ; 22 (0)                    ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_DataPath|mem:U_MEMBLOCK                                                                            ; mem             ; work         ;
;       |mem_logic:U_MEMLOGIC|                 ; 19 (19)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_DataPath|mem:U_MEMBLOCK|mem_logic:U_MEMLOGIC                                                       ; mem_logic       ; work         ;
;       |mux_four:U_RDMUX|                     ; 42 (42)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_DataPath|mem:U_MEMBLOCK|mux_four:U_RDMUX                                                           ; mux_four        ; work         ;
;       |reg:U_DELAYREG|                       ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_DataPath|mem:U_MEMBLOCK|reg:U_DELAYREG                                                             ; reg             ; work         ;
;       |reg:U_INPORT0|                        ; 0 (0)               ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_DataPath|mem:U_MEMBLOCK|reg:U_INPORT0                                                              ; reg             ; work         ;
;       |reg:U_INPORT1|                        ; 0 (0)               ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_DataPath|mem:U_MEMBLOCK|reg:U_INPORT1                                                              ; reg             ; work         ;
;       |sram:U_SRAM|                          ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_DataPath|mem:U_MEMBLOCK|sram:U_SRAM                                                                ; sram            ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_DataPath|mem:U_MEMBLOCK|sram:U_SRAM|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;             |altsyncram_3bp3:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_DataPath|mem:U_MEMBLOCK|sram:U_SRAM|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated ; altsyncram_3bp3 ; work         ;
;    |mux:U_ALU_MUX1|                          ; 32 (32)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_DataPath|mux:U_ALU_MUX1                                                                            ; mux             ; work         ;
;    |mux:U_MEMMUX|                            ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_DataPath|mux:U_MEMMUX                                                                              ; mux             ; work         ;
;    |mux:U_WR_MUX1|                           ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_DataPath|mux:U_WR_MUX1                                                                             ; mux             ; work         ;
;    |mux:U_WR_MUX2|                           ; 32 (32)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_DataPath|mux:U_WR_MUX2                                                                             ; mux             ; work         ;
;    |mux_four:U_ALU_MUX2|                     ; 32 (32)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_DataPath|mux_four:U_ALU_MUX2                                                                       ; mux_four        ; work         ;
;    |reg:U_ALU_OUT|                           ; 47 (47)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_DataPath|reg:U_ALU_OUT                                                                             ; reg             ; work         ;
;    |reg:U_MEM_DATA_REG|                      ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_DataPath|reg:U_MEM_DATA_REG                                                                        ; reg             ; work         ;
;    |reg:U_REGA|                              ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_DataPath|reg:U_REGA                                                                                ; reg             ; work         ;
;    |reg:U_REGB|                              ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_DataPath|reg:U_REGB                                                                                ; reg             ; work         ;
;    |register_file:U_REG_FILE|                ; 1388 (1388)         ; 1024 (1024)               ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MIPS_DataPath|register_file:U_REG_FILE                                                                  ; register_file   ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                 ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------+
; mem:U_MEMBLOCK|sram:U_SRAM|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 256          ; 32           ; --           ; --           ; 8192 ; None ;
+------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 6           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 2           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                        ;
+---------------------------------------------+---------------------------------------------+
; Register name                               ; Reason for Removal                          ;
+---------------------------------------------+---------------------------------------------+
; reg:U_ALU_HI|output[0..31]                  ; Lost fanout                                 ;
; reg:U_ALU_LO|output[0..31]                  ; Lost fanout                                 ;
; mem:U_MEMBLOCK|reg:U_INPORT1|output[10..31] ; Stuck at GND due to stuck port data_in      ;
; mem:U_MEMBLOCK|reg:U_INPORT0|output[10..31] ; Stuck at GND due to stuck port data_in      ;
; mem:U_MEMBLOCK|reg:U_OUTPORT|output[0..31]  ; Stuck at GND due to stuck port data_in      ;
; reg:U_PCREG|output[0..31]                   ; Stuck at GND due to stuck port clock_enable ;
; Total Number of Removed Registers = 172     ;                                             ;
+---------------------------------------------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                       ;
+------------------------+--------------------------------+-------------------------------------------------------------------------+
; Register name          ; Reason for Removal             ; Registers Removed due to This Register                                  ;
+------------------------+--------------------------------+-------------------------------------------------------------------------+
; reg:U_PCREG|output[31] ; Stuck at GND                   ; reg:U_PCREG|output[26], reg:U_PCREG|output[23], reg:U_PCREG|output[22], ;
;                        ; due to stuck port clock_enable ; reg:U_PCREG|output[21], reg:U_PCREG|output[19], reg:U_PCREG|output[18], ;
;                        ;                                ; reg:U_PCREG|output[17], reg:U_PCREG|output[16], reg:U_PCREG|output[15], ;
;                        ;                                ; reg:U_PCREG|output[13], reg:U_PCREG|output[11], reg:U_PCREG|output[9],  ;
;                        ;                                ; reg:U_PCREG|output[7], reg:U_PCREG|output[5], reg:U_PCREG|output[3],    ;
;                        ;                                ; reg:U_PCREG|output[1], reg:U_PCREG|output[0]                            ;
; reg:U_PCREG|output[30] ; Stuck at GND                   ; reg:U_PCREG|output[20], reg:U_PCREG|output[14], reg:U_PCREG|output[12], ;
;                        ; due to stuck port clock_enable ; reg:U_PCREG|output[10], reg:U_PCREG|output[8], reg:U_PCREG|output[6],   ;
;                        ;                                ; reg:U_PCREG|output[4], reg:U_PCREG|output[2]                            ;
+------------------------+--------------------------------+-------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1206  ;
; Number of registers using Synchronous Clear  ; 4     ;
; Number of registers using Synchronous Load   ; 4     ;
; Number of registers using Asynchronous Clear ; 1184  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1078  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------+
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; Yes        ; |MIPS_DataPath|reg:U_REGA|output[7]                  ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; Yes        ; |MIPS_DataPath|reg:U_REGB|output[0]                  ;
; 67:1               ; 8 bits    ; 352 LEs       ; 56 LEs               ; 296 LEs                ; Yes        ; |MIPS_DataPath|reg:U_ALU_OUT|output[15]              ;
; 68:1               ; 7 bits    ; 315 LEs       ; 56 LEs               ; 259 LEs                ; Yes        ; |MIPS_DataPath|reg:U_ALU_OUT|output[21]              ;
; 68:1               ; 4 bits    ; 180 LEs       ; 32 LEs               ; 148 LEs                ; Yes        ; |MIPS_DataPath|reg:U_ALU_OUT|output[7]               ;
; 69:1               ; 4 bits    ; 184 LEs       ; 32 LEs               ; 152 LEs                ; Yes        ; |MIPS_DataPath|reg:U_ALU_OUT|output[26]              ;
; 69:1               ; 2 bits    ; 92 LEs        ; 20 LEs               ; 72 LEs                 ; Yes        ; |MIPS_DataPath|reg:U_ALU_OUT|output[3]               ;
; 70:1               ; 2 bits    ; 92 LEs        ; 20 LEs               ; 72 LEs                 ; Yes        ; |MIPS_DataPath|reg:U_ALU_OUT|output[29]              ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |MIPS_DataPath|mem:U_MEMBLOCK|mux_four:U_RDMUX|Mux25 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for mem:U_MEMBLOCK|sram:U_SRAM|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |MIPS_DataPath ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:U_PCREG ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; width          ; 32    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux:U_MEMMUX ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; width          ; 32    ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: zero_extend:U_ZEXT ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; width          ; 32    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem:U_MEMBLOCK ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; width          ; 32    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem:U_MEMBLOCK|mem_logic:U_MEMLOGIC ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; width          ; 32    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem:U_MEMBLOCK|reg:U_INPORT0 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; width          ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem:U_MEMBLOCK|reg:U_INPORT1 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; width          ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem:U_MEMBLOCK|reg:U_OUTPORT ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; width          ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem:U_MEMBLOCK|reg:U_DELAYREG ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; width          ; 2     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem:U_MEMBLOCK|sram:U_SRAM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------+
; Parameter Name                     ; Value                ; Type                                        ;
+------------------------------------+----------------------+---------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                     ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                     ;
; WIDTH_A                            ; 32                   ; Signed Integer                              ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                              ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WIDTH_B                            ; 1                    ; Signed Integer                              ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                              ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                     ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                              ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                     ;
; CBXI_PARAMETER                     ; altsyncram_3bp3      ; Untyped                                     ;
+------------------------------------+----------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem:U_MEMBLOCK|mux_four:U_RDMUX ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; width          ; 32    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: IR:U_IREG ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; width          ; 32    ; Signed Integer                ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:U_MEM_DATA_REG ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; width          ; 32    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux:U_WR_MUX1 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; width          ; 5     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux:U_WR_MUX2 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; width          ; 32    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sign_extend:U_SEXT ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; width          ; 32    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: SL_two:U_SL2 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; width          ; 32    ; Signed Integer                   ;
; in_width       ; 32    ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:U_REGA ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; width          ; 32    ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:U_REGB ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; width          ; 32    ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux:U_ALU_MUX1 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; width          ; 32    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_four:U_ALU_MUX2 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; width          ; 32    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SL_two:U_SL2_2 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; width          ; 28    ; Signed Integer                     ;
; in_width       ; 26    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:U_ALU ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; width          ; 32    ; Signed Integer                ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu_ctrl:U_ALU_CTRL ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; width          ; 32    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:U_ALU_OUT ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; width          ; 32    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:U_ALU_LO ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; width          ; 32    ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:U_ALU_HI ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; width          ; 32    ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_four:U_PC_MUX ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; width          ; 32    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_four:U_WRITE_MUX ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; width          ; 32    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:U_ALU|lpm_mult:Mult0       ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32       ; Untyped             ;
; LPM_WIDTHB                                     ; 32       ; Untyped             ;
; LPM_WIDTHP                                     ; 64       ; Untyped             ;
; LPM_WIDTHR                                     ; 64       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_qgs ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                       ;
+-------------------------------------------+------------------------------------------------------------+
; Name                                      ; Value                                                      ;
+-------------------------------------------+------------------------------------------------------------+
; Number of entity instances                ; 1                                                          ;
; Entity Instance                           ; mem:U_MEMBLOCK|sram:U_SRAM|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                ;
;     -- WIDTH_A                            ; 32                                                         ;
;     -- NUMWORDS_A                         ; 256                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                               ;
;     -- WIDTH_B                            ; 1                                                          ;
;     -- NUMWORDS_B                         ; 0                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
+-------------------------------------------+------------------------------------------------------------+


+------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                   ;
+---------------------------------------+--------------------------+
; Name                                  ; Value                    ;
+---------------------------------------+--------------------------+
; Number of entity instances            ; 1                        ;
; Entity Instance                       ; alu:U_ALU|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 32                       ;
;     -- LPM_WIDTHB                     ; 32                       ;
;     -- LPM_WIDTHP                     ; 64                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                       ;
;     -- USE_EAB                        ; OFF                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                       ;
+---------------------------------------+--------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "mux_four:U_WRITE_MUX" ;
+------+-------+----------+------------------------+
; Port ; Type  ; Severity ; Details                ;
+------+-------+----------+------------------------+
; w    ; Input ; Info     ; Stuck at GND           ;
+------+-------+----------+------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "mux_four:U_PC_MUX" ;
+------+-------+----------+---------------------+
; Port ; Type  ; Severity ; Details             ;
+------+-------+----------+---------------------+
; w    ; Input ; Info     ; Stuck at GND        ;
+------+-------+----------+---------------------+


+-------------------------------------------+
; Port Connectivity Checks: "reg:U_ALU_OUT" ;
+------+-------+----------+-----------------+
; Port ; Type  ; Severity ; Details         ;
+------+-------+----------+-----------------+
; x_en ; Input ; Info     ; Stuck at VCC    ;
+------+-------+----------+-----------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:U_ALU"                                                                              ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; br_taken ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SL_two:U_SL2_2"                                                                        ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; shifted ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "mux_four:U_ALU_MUX2" ;
+----------+-------+----------+-------------------+
; Port     ; Type  ; Severity ; Details           ;
+----------+-------+----------+-------------------+
; y[31..9] ; Input ; Info     ; Stuck at GND      ;
; y[7..0]  ; Input ; Info     ; Stuck at GND      ;
; y[8]     ; Input ; Info     ; Stuck at VCC      ;
+----------+-------+----------+-------------------+


+----------------------------------------+
; Port Connectivity Checks: "reg:U_REGB" ;
+------+-------+----------+--------------+
; Port ; Type  ; Severity ; Details      ;
+------+-------+----------+--------------+
; x_en ; Input ; Info     ; Stuck at VCC ;
+------+-------+----------+--------------+


+----------------------------------------+
; Port Connectivity Checks: "reg:U_REGA" ;
+------+-------+----------+--------------+
; Port ; Type  ; Severity ; Details      ;
+------+-------+----------+--------------+
; x_en ; Input ; Info     ; Stuck at VCC ;
+------+-------+----------+--------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SL_two:U_SL2"                                                                          ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; shifted ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------+
; Port Connectivity Checks: "reg:U_MEM_DATA_REG" ;
+------+-------+----------+----------------------+
; Port ; Type  ; Severity ; Details              ;
+------+-------+----------+----------------------+
; x_en ; Input ; Info     ; Stuck at VCC         ;
+------+-------+----------+----------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "mem:U_MEMBLOCK|mux_four:U_RDMUX" ;
+------+-------+----------+-----------------------------------+
; Port ; Type  ; Severity ; Details                           ;
+------+-------+----------+-----------------------------------+
; w    ; Input ; Info     ; Stuck at GND                      ;
+------+-------+----------+-----------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "mem:U_MEMBLOCK|reg:U_DELAYREG" ;
+------+-------+----------+---------------------------------+
; Port ; Type  ; Severity ; Details                         ;
+------+-------+----------+---------------------------------+
; rst  ; Input ; Info     ; Stuck at GND                    ;
+------+-------+----------+---------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "mem:U_MEMBLOCK|reg:U_INPORT1" ;
+------+-------+----------+--------------------------------+
; Port ; Type  ; Severity ; Details                        ;
+------+-------+----------+--------------------------------+
; rst  ; Input ; Info     ; Stuck at GND                   ;
+------+-------+----------+--------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "mem:U_MEMBLOCK|reg:U_INPORT0" ;
+------+-------+----------+--------------------------------+
; Port ; Type  ; Severity ; Details                        ;
+------+-------+----------+--------------------------------+
; rst  ; Input ; Info     ; Stuck at GND                   ;
+------+-------+----------+--------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 65                          ;
; cycloneiii_ff         ; 1206                        ;
;     CLR               ; 124                         ;
;     CLR SCLR SLD      ; 4                           ;
;     ENA               ; 22                          ;
;     ENA CLR           ; 1056                        ;
; cycloneiii_lcell_comb ; 2307                        ;
;     arith             ; 89                          ;
;         2 data inputs ; 1                           ;
;         3 data inputs ; 88                          ;
;     normal            ; 2218                        ;
;         0 data inputs ; 1                           ;
;         2 data inputs ; 143                         ;
;         3 data inputs ; 307                         ;
;         4 data inputs ; 1767                        ;
; cycloneiii_mac_mult   ; 3                           ;
; cycloneiii_mac_out    ; 3                           ;
; cycloneiii_ram_block  ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 12.00                       ;
; Average LUT depth     ; 4.98                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:07     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Fri Apr 03 01:54:23 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off dataPath -c dataPath
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /documents/school/dd/labs/final_project/ram/sram.vhd
    Info (12022): Found design unit 1: sram-SYN File: D:/Documents/School/DD/LABS/Final_Project/RAM/sram.vhd Line: 54
    Info (12023): Found entity 1: sram File: D:/Documents/School/DD/LABS/Final_Project/RAM/sram.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /documents/school/dd/labs/lab5/reg.vhdl
    Info (12022): Found design unit 1: reg-BHV File: D:/Documents/School/DD/LABS/Lab5/reg.vhdl Line: 14
    Info (12023): Found entity 1: reg File: D:/Documents/School/DD/LABS/Lab5/reg.vhdl Line: 5
Warning (12090): Entity "mux" obtained from "../../../Lab5/mux.vhdl" instead of from Quartus Prime megafunction library File: D:/Documents/School/DD/LABS/Lab5/mux.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /documents/school/dd/labs/lab5/mux.vhdl
    Info (12022): Found design unit 1: mux-BHV File: D:/Documents/School/DD/LABS/Lab5/mux.vhdl Line: 14
    Info (12023): Found entity 1: mux File: D:/Documents/School/DD/LABS/Lab5/mux.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /documents/school/dd/labs/final_project/register_file.vhdl
    Info (12022): Found design unit 1: register_file-async_read File: D:/Documents/School/DD/LABS/Final_Project/register_file.vhdl Line: 20
    Info (12023): Found entity 1: register_file File: D:/Documents/School/DD/LABS/Final_Project/register_file.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /documents/school/dd/labs/final_project/mips_datapath.vhdl
    Info (12022): Found design unit 1: MIPS_DataPath-STR File: D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl Line: 29
    Info (12023): Found entity 1: MIPS_DataPath File: D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /documents/school/dd/labs/final_project/zero_extend.vhdl
    Info (12022): Found design unit 1: zero_extend-BHV File: D:/Documents/School/DD/LABS/Final_Project/zero_extend.vhdl Line: 13
    Info (12023): Found entity 1: zero_extend File: D:/Documents/School/DD/LABS/Final_Project/zero_extend.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /documents/school/dd/labs/final_project/sl_two.vhdl
    Info (12022): Found design unit 1: SL_two-BHV File: D:/Documents/School/DD/LABS/Final_Project/SL_two.vhdl Line: 14
    Info (12023): Found entity 1: SL_two File: D:/Documents/School/DD/LABS/Final_Project/SL_two.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /documents/school/dd/labs/final_project/sign_extend.vhdl
    Info (12022): Found design unit 1: sign_extend-BHV File: D:/Documents/School/DD/LABS/Final_Project/sign_extend.vhdl Line: 14
    Info (12023): Found entity 1: sign_extend File: D:/Documents/School/DD/LABS/Final_Project/sign_extend.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /documents/school/dd/labs/final_project/mux_four.vhdl
    Info (12022): Found design unit 1: mux_four-BHV File: D:/Documents/School/DD/LABS/Final_Project/mux_four.vhdl Line: 14
    Info (12023): Found entity 1: mux_four File: D:/Documents/School/DD/LABS/Final_Project/mux_four.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /documents/school/dd/labs/final_project/mem_logic.vhdl
    Info (12022): Found design unit 1: mem_logic-BHV File: D:/Documents/School/DD/LABS/Final_Project/mem_logic.vhdl Line: 15
    Info (12023): Found entity 1: mem_logic File: D:/Documents/School/DD/LABS/Final_Project/mem_logic.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /documents/school/dd/labs/final_project/mem.vhdl
    Info (12022): Found design unit 1: mem-STR File: D:/Documents/School/DD/LABS/Final_Project/mem.vhdl Line: 21
    Info (12023): Found entity 1: mem File: D:/Documents/School/DD/LABS/Final_Project/mem.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /documents/school/dd/labs/final_project/ir.vhdl
    Info (12022): Found design unit 1: IR-BHV File: D:/Documents/School/DD/LABS/Final_Project/IR.vhdl Line: 19
    Info (12023): Found entity 1: IR File: D:/Documents/School/DD/LABS/Final_Project/IR.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /documents/school/dd/labs/final_project/concat.vhdl
    Info (12022): Found design unit 1: concat-BHV File: D:/Documents/School/DD/LABS/Final_Project/concat.vhdl Line: 14
    Info (12023): Found entity 1: concat File: D:/Documents/School/DD/LABS/Final_Project/concat.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /documents/school/dd/labs/final_project/alu_ctrl.vhdl
    Info (12022): Found design unit 1: alu_ctrl-BHV File: D:/Documents/School/DD/LABS/Final_Project/alu_ctrl.vhdl Line: 16
    Info (12023): Found entity 1: alu_ctrl File: D:/Documents/School/DD/LABS/Final_Project/alu_ctrl.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /documents/school/dd/labs/final_project/alu.vhdl
    Info (12022): Found design unit 1: alu-BEHAV File: D:/Documents/School/DD/LABS/Final_Project/alu.vhdl Line: 19
    Info (12023): Found entity 1: alu File: D:/Documents/School/DD/LABS/Final_Project/alu.vhdl Line: 5
Info (12127): Elaborating entity "MIPS_DataPath" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at MIPS_DataPath.vhdl(31): used implicit default value for signal "PC_En" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl Line: 31
Warning (10036): Verilog HDL or VHDL warning at MIPS_DataPath.vhdl(32): object "Branched" assigned a value but never read File: D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl Line: 32
Warning (10541): VHDL Signal Declaration warning at MIPS_DataPath.vhdl(38): used implicit default value for signal "Sign_Ext_Out" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl Line: 38
Warning (10541): VHDL Signal Declaration warning at MIPS_DataPath.vhdl(38): used implicit default value for signal "SL2_out" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl Line: 38
Warning (10541): VHDL Signal Declaration warning at MIPS_DataPath.vhdl(39): used implicit default value for signal "Wr_Data" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl Line: 39
Warning (10541): VHDL Signal Declaration warning at MIPS_DataPath.vhdl(41): used implicit default value for signal "Concat_out" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl Line: 41
Warning (10036): Verilog HDL or VHDL warning at MIPS_DataPath.vhdl(44): object "shifted" assigned a value but never read File: D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl Line: 44
Warning (10036): Verilog HDL or VHDL warning at MIPS_DataPath.vhdl(45): object "shifted2" assigned a value but never read File: D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl Line: 45
Info (12128): Elaborating entity "reg" for hierarchy "reg:U_PCREG" File: D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl Line: 53
Info (12128): Elaborating entity "mux" for hierarchy "mux:U_MEMMUX" File: D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl Line: 65
Info (12128): Elaborating entity "zero_extend" for hierarchy "zero_extend:U_ZEXT" File: D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl Line: 76
Info (12128): Elaborating entity "mem" for hierarchy "mem:U_MEMBLOCK" File: D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl Line: 85
Info (12128): Elaborating entity "mem_logic" for hierarchy "mem:U_MEMBLOCK|mem_logic:U_MEMLOGIC" File: D:/Documents/School/DD/LABS/Final_Project/mem.vhdl Line: 29
Info (12128): Elaborating entity "reg" for hierarchy "mem:U_MEMBLOCK|reg:U_DELAYREG" File: D:/Documents/School/DD/LABS/Final_Project/mem.vhdl Line: 75
Info (12128): Elaborating entity "sram" for hierarchy "mem:U_MEMBLOCK|sram:U_SRAM" File: D:/Documents/School/DD/LABS/Final_Project/mem.vhdl Line: 87
Info (12128): Elaborating entity "altsyncram" for hierarchy "mem:U_MEMBLOCK|sram:U_SRAM|altsyncram:altsyncram_component" File: D:/Documents/School/DD/LABS/Final_Project/RAM/sram.vhd Line: 61
Info (12130): Elaborated megafunction instantiation "mem:U_MEMBLOCK|sram:U_SRAM|altsyncram:altsyncram_component" File: D:/Documents/School/DD/LABS/Final_Project/RAM/sram.vhd Line: 61
Info (12133): Instantiated megafunction "mem:U_MEMBLOCK|sram:U_SRAM|altsyncram:altsyncram_component" with the following parameter: File: D:/Documents/School/DD/LABS/Final_Project/RAM/sram.vhd Line: 61
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3bp3.tdf
    Info (12023): Found entity 1: altsyncram_3bp3 File: D:/Documents/School/DD/LABS/Final_Project/mem_block/datapath/db/altsyncram_3bp3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_3bp3" for hierarchy "mem:U_MEMBLOCK|sram:U_SRAM|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "mux_four" for hierarchy "mem:U_MEMBLOCK|mux_four:U_RDMUX" File: D:/Documents/School/DD/LABS/Final_Project/mem.vhdl Line: 98
Warning (10492): VHDL Process Statement warning at mux_four.vhdl(26): signal "w" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Documents/School/DD/LABS/Final_Project/mux_four.vhdl Line: 26
Info (12128): Elaborating entity "IR" for hierarchy "IR:U_IREG" File: D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl Line: 102
Info (12128): Elaborating entity "mux" for hierarchy "mux:U_WR_MUX1" File: D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl Line: 128
Info (12128): Elaborating entity "register_file" for hierarchy "register_file:U_REG_FILE" File: D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl Line: 151
Info (12128): Elaborating entity "sign_extend" for hierarchy "sign_extend:U_SEXT" File: D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl Line: 167
Info (12128): Elaborating entity "SL_two" for hierarchy "SL_two:U_SL2" File: D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl Line: 176
Info (12128): Elaborating entity "SL_two" for hierarchy "SL_two:U_SL2_2" File: D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl Line: 236
Warning (10492): VHDL Process Statement warning at SL_two.vhdl(22): signal "extended" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Documents/School/DD/LABS/Final_Project/SL_two.vhdl Line: 22
Info (12128): Elaborating entity "alu" for hierarchy "alu:U_ALU" File: D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl Line: 249
Warning (10036): Verilog HDL or VHDL warning at alu.vhdl(44): object "temp_large_u" assigned a value but never read File: D:/Documents/School/DD/LABS/Final_Project/alu.vhdl Line: 44
Info (12128): Elaborating entity "alu_ctrl" for hierarchy "alu_ctrl:U_ALU_CTRL" File: D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl Line: 263
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "alu:U_ALU|Mult0" File: D:/Documents/School/DD/LABS/Final_Project/alu.vhdl Line: 59
Info (12130): Elaborated megafunction instantiation "alu:U_ALU|lpm_mult:Mult0" File: D:/Documents/School/DD/LABS/Final_Project/alu.vhdl Line: 59
Info (12133): Instantiated megafunction "alu:U_ALU|lpm_mult:Mult0" with the following parameter: File: D:/Documents/School/DD/LABS/Final_Project/alu.vhdl Line: 59
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_qgs.tdf
    Info (12023): Found entity 1: mult_qgs File: D:/Documents/School/DD/LABS/Final_Project/mem_block/datapath/db/mult_qgs.tdf Line: 30
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "alu:U_ALU|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult7" File: D:/Documents/School/DD/LABS/Final_Project/mem_block/datapath/db/mult_qgs.tdf Line: 66
        Warning (14320): Synthesized away node "alu:U_ALU|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out8" File: D:/Documents/School/DD/LABS/Final_Project/mem_block/datapath/db/mult_qgs.tdf Line: 90
Info (13014): Ignored 84 buffer(s)
    Info (13019): Ignored 84 SOFT buffer(s)
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "Outport[0]" is stuck at GND File: D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl Line: 24
    Warning (13410): Pin "Outport[1]" is stuck at GND File: D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl Line: 24
    Warning (13410): Pin "Outport[2]" is stuck at GND File: D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl Line: 24
    Warning (13410): Pin "Outport[3]" is stuck at GND File: D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl Line: 24
    Warning (13410): Pin "Outport[4]" is stuck at GND File: D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl Line: 24
    Warning (13410): Pin "Outport[5]" is stuck at GND File: D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl Line: 24
    Warning (13410): Pin "Outport[6]" is stuck at GND File: D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl Line: 24
    Warning (13410): Pin "Outport[7]" is stuck at GND File: D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl Line: 24
    Warning (13410): Pin "Outport[8]" is stuck at GND File: D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl Line: 24
    Warning (13410): Pin "Outport[9]" is stuck at GND File: D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl Line: 24
    Warning (13410): Pin "Outport[10]" is stuck at GND File: D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl Line: 24
    Warning (13410): Pin "Outport[11]" is stuck at GND File: D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl Line: 24
    Warning (13410): Pin "Outport[12]" is stuck at GND File: D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl Line: 24
    Warning (13410): Pin "Outport[13]" is stuck at GND File: D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl Line: 24
    Warning (13410): Pin "Outport[14]" is stuck at GND File: D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl Line: 24
    Warning (13410): Pin "Outport[15]" is stuck at GND File: D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl Line: 24
    Warning (13410): Pin "Outport[16]" is stuck at GND File: D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl Line: 24
    Warning (13410): Pin "Outport[17]" is stuck at GND File: D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl Line: 24
    Warning (13410): Pin "Outport[18]" is stuck at GND File: D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl Line: 24
    Warning (13410): Pin "Outport[19]" is stuck at GND File: D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl Line: 24
    Warning (13410): Pin "Outport[20]" is stuck at GND File: D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl Line: 24
    Warning (13410): Pin "Outport[21]" is stuck at GND File: D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl Line: 24
    Warning (13410): Pin "Outport[22]" is stuck at GND File: D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl Line: 24
    Warning (13410): Pin "Outport[23]" is stuck at GND File: D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl Line: 24
    Warning (13410): Pin "Outport[24]" is stuck at GND File: D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl Line: 24
    Warning (13410): Pin "Outport[25]" is stuck at GND File: D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl Line: 24
    Warning (13410): Pin "Outport[26]" is stuck at GND File: D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl Line: 24
    Warning (13410): Pin "Outport[27]" is stuck at GND File: D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl Line: 24
    Warning (13410): Pin "Outport[28]" is stuck at GND File: D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl Line: 24
    Warning (13410): Pin "Outport[29]" is stuck at GND File: D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl Line: 24
    Warning (13410): Pin "Outport[30]" is stuck at GND File: D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl Line: 24
    Warning (13410): Pin "Outport[31]" is stuck at GND File: D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl Line: 24
Info (286030): Timing-Driven Synthesis is running
Info (17049): 64 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 5 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "isSigned" File: D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl Line: 13
    Warning (15610): No output dependent on input pin "PCSource[0]" File: D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl Line: 17
    Warning (15610): No output dependent on input pin "PCSource[1]" File: D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl Line: 17
    Warning (15610): No output dependent on input pin "ALU_Op" File: D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl Line: 19
    Warning (15610): No output dependent on input pin "ALUSrcB[1]" File: D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl Line: 17
Info (21057): Implemented 3518 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 27 input pins
    Info (21059): Implemented 38 output pins
    Info (21061): Implemented 3415 logic cells
    Info (21064): Implemented 32 RAM segments
    Info (21062): Implemented 6 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 56 warnings
    Info: Peak virtual memory: 4817 megabytes
    Info: Processing ended: Fri Apr 03 01:54:45 2020
    Info: Elapsed time: 00:00:22
    Info: Total CPU time (on all processors): 00:00:37


