# RTL Design Projects â€“ Learning Series

This repository contains a collection of small RTL design projects implemented in Verilog as part of my digital design learning journey. Each folder includes the Verilog source code, and some include testbenches.

## ðŸ§± Project List

- âœ… Logic Gates:
  - NOT, AND, OR, NAND, NOR, XOR, XNOR
- âœ… Arithmetic Circuits:
  - Half Adder
  - Full Adder
  - Full Adder using 2 Half Adders
  - Full Adder (1-bit)
  - Half Subtractor
  - Full Subtractor
- âœ… Sequential Circuits:
  - D Flip-Flop
  - D Latch
  - D Flip-Flop with Reset
- âœ… Others:
  - Priority Encoder
  - and much more

## ðŸ›  Tools Used

- Verilog
- Vivado

