INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/xy424/Documents/VivadoRepository/lab8_2_1/lab8_2_1.srcs/sources_1/ip/c_counter_binary_1/sim/c_counter_binary_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'c_counter_binary_1'
