
RTOS_PROG.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000071cc  080000c0  080000c0  000100c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000124  0800728c  0800728c  0001728c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080073b0  080073b0  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  080073b0  080073b0  000173b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080073b8  080073b8  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080073b8  080073b8  000173b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080073bc  080073bc  000173bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  080073c0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001cf4  20000074  08007434  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001d68  08007434  00021d68  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001d20a  00000000  00000000  000200df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003b0e  00000000  00000000  0003d2e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001938  00000000  00000000  00040df8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000013b1  00000000  00000000  00042730  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000040b3  00000000  00000000  00043ae1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001b3d8  00000000  00000000  00047b94  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d01ee  00000000  00000000  00062f6c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005f24  00000000  00000000  0013315c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000074  00000000  00000000  00139080  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000074 	.word	0x20000074
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08007274 	.word	0x08007274

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000078 	.word	0x20000078
 8000104:	08007274 	.word	0x08007274

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f8f0 	bl	80003f0 <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__divsi3>:
 800021c:	4603      	mov	r3, r0
 800021e:	430b      	orrs	r3, r1
 8000220:	d47f      	bmi.n	8000322 <__divsi3+0x106>
 8000222:	2200      	movs	r2, #0
 8000224:	0843      	lsrs	r3, r0, #1
 8000226:	428b      	cmp	r3, r1
 8000228:	d374      	bcc.n	8000314 <__divsi3+0xf8>
 800022a:	0903      	lsrs	r3, r0, #4
 800022c:	428b      	cmp	r3, r1
 800022e:	d35f      	bcc.n	80002f0 <__divsi3+0xd4>
 8000230:	0a03      	lsrs	r3, r0, #8
 8000232:	428b      	cmp	r3, r1
 8000234:	d344      	bcc.n	80002c0 <__divsi3+0xa4>
 8000236:	0b03      	lsrs	r3, r0, #12
 8000238:	428b      	cmp	r3, r1
 800023a:	d328      	bcc.n	800028e <__divsi3+0x72>
 800023c:	0c03      	lsrs	r3, r0, #16
 800023e:	428b      	cmp	r3, r1
 8000240:	d30d      	bcc.n	800025e <__divsi3+0x42>
 8000242:	22ff      	movs	r2, #255	; 0xff
 8000244:	0209      	lsls	r1, r1, #8
 8000246:	ba12      	rev	r2, r2
 8000248:	0c03      	lsrs	r3, r0, #16
 800024a:	428b      	cmp	r3, r1
 800024c:	d302      	bcc.n	8000254 <__divsi3+0x38>
 800024e:	1212      	asrs	r2, r2, #8
 8000250:	0209      	lsls	r1, r1, #8
 8000252:	d065      	beq.n	8000320 <__divsi3+0x104>
 8000254:	0b03      	lsrs	r3, r0, #12
 8000256:	428b      	cmp	r3, r1
 8000258:	d319      	bcc.n	800028e <__divsi3+0x72>
 800025a:	e000      	b.n	800025e <__divsi3+0x42>
 800025c:	0a09      	lsrs	r1, r1, #8
 800025e:	0bc3      	lsrs	r3, r0, #15
 8000260:	428b      	cmp	r3, r1
 8000262:	d301      	bcc.n	8000268 <__divsi3+0x4c>
 8000264:	03cb      	lsls	r3, r1, #15
 8000266:	1ac0      	subs	r0, r0, r3
 8000268:	4152      	adcs	r2, r2
 800026a:	0b83      	lsrs	r3, r0, #14
 800026c:	428b      	cmp	r3, r1
 800026e:	d301      	bcc.n	8000274 <__divsi3+0x58>
 8000270:	038b      	lsls	r3, r1, #14
 8000272:	1ac0      	subs	r0, r0, r3
 8000274:	4152      	adcs	r2, r2
 8000276:	0b43      	lsrs	r3, r0, #13
 8000278:	428b      	cmp	r3, r1
 800027a:	d301      	bcc.n	8000280 <__divsi3+0x64>
 800027c:	034b      	lsls	r3, r1, #13
 800027e:	1ac0      	subs	r0, r0, r3
 8000280:	4152      	adcs	r2, r2
 8000282:	0b03      	lsrs	r3, r0, #12
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x70>
 8000288:	030b      	lsls	r3, r1, #12
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0ac3      	lsrs	r3, r0, #11
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x7c>
 8000294:	02cb      	lsls	r3, r1, #11
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0a83      	lsrs	r3, r0, #10
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x88>
 80002a0:	028b      	lsls	r3, r1, #10
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0a43      	lsrs	r3, r0, #9
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x94>
 80002ac:	024b      	lsls	r3, r1, #9
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0a03      	lsrs	r3, r0, #8
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0xa0>
 80002b8:	020b      	lsls	r3, r1, #8
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	d2cd      	bcs.n	800025c <__divsi3+0x40>
 80002c0:	09c3      	lsrs	r3, r0, #7
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d301      	bcc.n	80002ca <__divsi3+0xae>
 80002c6:	01cb      	lsls	r3, r1, #7
 80002c8:	1ac0      	subs	r0, r0, r3
 80002ca:	4152      	adcs	r2, r2
 80002cc:	0983      	lsrs	r3, r0, #6
 80002ce:	428b      	cmp	r3, r1
 80002d0:	d301      	bcc.n	80002d6 <__divsi3+0xba>
 80002d2:	018b      	lsls	r3, r1, #6
 80002d4:	1ac0      	subs	r0, r0, r3
 80002d6:	4152      	adcs	r2, r2
 80002d8:	0943      	lsrs	r3, r0, #5
 80002da:	428b      	cmp	r3, r1
 80002dc:	d301      	bcc.n	80002e2 <__divsi3+0xc6>
 80002de:	014b      	lsls	r3, r1, #5
 80002e0:	1ac0      	subs	r0, r0, r3
 80002e2:	4152      	adcs	r2, r2
 80002e4:	0903      	lsrs	r3, r0, #4
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xd2>
 80002ea:	010b      	lsls	r3, r1, #4
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	08c3      	lsrs	r3, r0, #3
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xde>
 80002f6:	00cb      	lsls	r3, r1, #3
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0883      	lsrs	r3, r0, #2
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xea>
 8000302:	008b      	lsls	r3, r1, #2
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0843      	lsrs	r3, r0, #1
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xf6>
 800030e:	004b      	lsls	r3, r1, #1
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	1a41      	subs	r1, r0, r1
 8000316:	d200      	bcs.n	800031a <__divsi3+0xfe>
 8000318:	4601      	mov	r1, r0
 800031a:	4152      	adcs	r2, r2
 800031c:	4610      	mov	r0, r2
 800031e:	4770      	bx	lr
 8000320:	e05d      	b.n	80003de <__divsi3+0x1c2>
 8000322:	0fca      	lsrs	r2, r1, #31
 8000324:	d000      	beq.n	8000328 <__divsi3+0x10c>
 8000326:	4249      	negs	r1, r1
 8000328:	1003      	asrs	r3, r0, #32
 800032a:	d300      	bcc.n	800032e <__divsi3+0x112>
 800032c:	4240      	negs	r0, r0
 800032e:	4053      	eors	r3, r2
 8000330:	2200      	movs	r2, #0
 8000332:	469c      	mov	ip, r3
 8000334:	0903      	lsrs	r3, r0, #4
 8000336:	428b      	cmp	r3, r1
 8000338:	d32d      	bcc.n	8000396 <__divsi3+0x17a>
 800033a:	0a03      	lsrs	r3, r0, #8
 800033c:	428b      	cmp	r3, r1
 800033e:	d312      	bcc.n	8000366 <__divsi3+0x14a>
 8000340:	22fc      	movs	r2, #252	; 0xfc
 8000342:	0189      	lsls	r1, r1, #6
 8000344:	ba12      	rev	r2, r2
 8000346:	0a03      	lsrs	r3, r0, #8
 8000348:	428b      	cmp	r3, r1
 800034a:	d30c      	bcc.n	8000366 <__divsi3+0x14a>
 800034c:	0189      	lsls	r1, r1, #6
 800034e:	1192      	asrs	r2, r2, #6
 8000350:	428b      	cmp	r3, r1
 8000352:	d308      	bcc.n	8000366 <__divsi3+0x14a>
 8000354:	0189      	lsls	r1, r1, #6
 8000356:	1192      	asrs	r2, r2, #6
 8000358:	428b      	cmp	r3, r1
 800035a:	d304      	bcc.n	8000366 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	d03a      	beq.n	80003d6 <__divsi3+0x1ba>
 8000360:	1192      	asrs	r2, r2, #6
 8000362:	e000      	b.n	8000366 <__divsi3+0x14a>
 8000364:	0989      	lsrs	r1, r1, #6
 8000366:	09c3      	lsrs	r3, r0, #7
 8000368:	428b      	cmp	r3, r1
 800036a:	d301      	bcc.n	8000370 <__divsi3+0x154>
 800036c:	01cb      	lsls	r3, r1, #7
 800036e:	1ac0      	subs	r0, r0, r3
 8000370:	4152      	adcs	r2, r2
 8000372:	0983      	lsrs	r3, r0, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d301      	bcc.n	800037c <__divsi3+0x160>
 8000378:	018b      	lsls	r3, r1, #6
 800037a:	1ac0      	subs	r0, r0, r3
 800037c:	4152      	adcs	r2, r2
 800037e:	0943      	lsrs	r3, r0, #5
 8000380:	428b      	cmp	r3, r1
 8000382:	d301      	bcc.n	8000388 <__divsi3+0x16c>
 8000384:	014b      	lsls	r3, r1, #5
 8000386:	1ac0      	subs	r0, r0, r3
 8000388:	4152      	adcs	r2, r2
 800038a:	0903      	lsrs	r3, r0, #4
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x178>
 8000390:	010b      	lsls	r3, r1, #4
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	08c3      	lsrs	r3, r0, #3
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x184>
 800039c:	00cb      	lsls	r3, r1, #3
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0883      	lsrs	r3, r0, #2
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x190>
 80003a8:	008b      	lsls	r3, r1, #2
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	d2d9      	bcs.n	8000364 <__divsi3+0x148>
 80003b0:	0843      	lsrs	r3, r0, #1
 80003b2:	428b      	cmp	r3, r1
 80003b4:	d301      	bcc.n	80003ba <__divsi3+0x19e>
 80003b6:	004b      	lsls	r3, r1, #1
 80003b8:	1ac0      	subs	r0, r0, r3
 80003ba:	4152      	adcs	r2, r2
 80003bc:	1a41      	subs	r1, r0, r1
 80003be:	d200      	bcs.n	80003c2 <__divsi3+0x1a6>
 80003c0:	4601      	mov	r1, r0
 80003c2:	4663      	mov	r3, ip
 80003c4:	4152      	adcs	r2, r2
 80003c6:	105b      	asrs	r3, r3, #1
 80003c8:	4610      	mov	r0, r2
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x1b4>
 80003cc:	4240      	negs	r0, r0
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	d500      	bpl.n	80003d4 <__divsi3+0x1b8>
 80003d2:	4249      	negs	r1, r1
 80003d4:	4770      	bx	lr
 80003d6:	4663      	mov	r3, ip
 80003d8:	105b      	asrs	r3, r3, #1
 80003da:	d300      	bcc.n	80003de <__divsi3+0x1c2>
 80003dc:	4240      	negs	r0, r0
 80003de:	b501      	push	{r0, lr}
 80003e0:	2000      	movs	r0, #0
 80003e2:	f000 f805 	bl	80003f0 <__aeabi_idiv0>
 80003e6:	bd02      	pop	{r1, pc}

080003e8 <__aeabi_idivmod>:
 80003e8:	2900      	cmp	r1, #0
 80003ea:	d0f8      	beq.n	80003de <__divsi3+0x1c2>
 80003ec:	e716      	b.n	800021c <__divsi3>
 80003ee:	4770      	bx	lr

080003f0 <__aeabi_idiv0>:
 80003f0:	4770      	bx	lr
 80003f2:	46c0      	nop			; (mov r8, r8)

080003f4 <__aeabi_uldivmod>:
 80003f4:	2b00      	cmp	r3, #0
 80003f6:	d111      	bne.n	800041c <__aeabi_uldivmod+0x28>
 80003f8:	2a00      	cmp	r2, #0
 80003fa:	d10f      	bne.n	800041c <__aeabi_uldivmod+0x28>
 80003fc:	2900      	cmp	r1, #0
 80003fe:	d100      	bne.n	8000402 <__aeabi_uldivmod+0xe>
 8000400:	2800      	cmp	r0, #0
 8000402:	d002      	beq.n	800040a <__aeabi_uldivmod+0x16>
 8000404:	2100      	movs	r1, #0
 8000406:	43c9      	mvns	r1, r1
 8000408:	0008      	movs	r0, r1
 800040a:	b407      	push	{r0, r1, r2}
 800040c:	4802      	ldr	r0, [pc, #8]	; (8000418 <__aeabi_uldivmod+0x24>)
 800040e:	a102      	add	r1, pc, #8	; (adr r1, 8000418 <__aeabi_uldivmod+0x24>)
 8000410:	1840      	adds	r0, r0, r1
 8000412:	9002      	str	r0, [sp, #8]
 8000414:	bd03      	pop	{r0, r1, pc}
 8000416:	46c0      	nop			; (mov r8, r8)
 8000418:	ffffffd9 	.word	0xffffffd9
 800041c:	b403      	push	{r0, r1}
 800041e:	4668      	mov	r0, sp
 8000420:	b501      	push	{r0, lr}
 8000422:	9802      	ldr	r0, [sp, #8]
 8000424:	f000 f806 	bl	8000434 <__udivmoddi4>
 8000428:	9b01      	ldr	r3, [sp, #4]
 800042a:	469e      	mov	lr, r3
 800042c:	b002      	add	sp, #8
 800042e:	bc0c      	pop	{r2, r3}
 8000430:	4770      	bx	lr
 8000432:	46c0      	nop			; (mov r8, r8)

08000434 <__udivmoddi4>:
 8000434:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000436:	4657      	mov	r7, sl
 8000438:	464e      	mov	r6, r9
 800043a:	4645      	mov	r5, r8
 800043c:	46de      	mov	lr, fp
 800043e:	b5e0      	push	{r5, r6, r7, lr}
 8000440:	0004      	movs	r4, r0
 8000442:	000d      	movs	r5, r1
 8000444:	4692      	mov	sl, r2
 8000446:	4699      	mov	r9, r3
 8000448:	b083      	sub	sp, #12
 800044a:	428b      	cmp	r3, r1
 800044c:	d830      	bhi.n	80004b0 <__udivmoddi4+0x7c>
 800044e:	d02d      	beq.n	80004ac <__udivmoddi4+0x78>
 8000450:	4649      	mov	r1, r9
 8000452:	4650      	mov	r0, sl
 8000454:	f000 f8ba 	bl	80005cc <__clzdi2>
 8000458:	0029      	movs	r1, r5
 800045a:	0006      	movs	r6, r0
 800045c:	0020      	movs	r0, r4
 800045e:	f000 f8b5 	bl	80005cc <__clzdi2>
 8000462:	1a33      	subs	r3, r6, r0
 8000464:	4698      	mov	r8, r3
 8000466:	3b20      	subs	r3, #32
 8000468:	d434      	bmi.n	80004d4 <__udivmoddi4+0xa0>
 800046a:	469b      	mov	fp, r3
 800046c:	4653      	mov	r3, sl
 800046e:	465a      	mov	r2, fp
 8000470:	4093      	lsls	r3, r2
 8000472:	4642      	mov	r2, r8
 8000474:	001f      	movs	r7, r3
 8000476:	4653      	mov	r3, sl
 8000478:	4093      	lsls	r3, r2
 800047a:	001e      	movs	r6, r3
 800047c:	42af      	cmp	r7, r5
 800047e:	d83b      	bhi.n	80004f8 <__udivmoddi4+0xc4>
 8000480:	42af      	cmp	r7, r5
 8000482:	d100      	bne.n	8000486 <__udivmoddi4+0x52>
 8000484:	e079      	b.n	800057a <__udivmoddi4+0x146>
 8000486:	465b      	mov	r3, fp
 8000488:	1ba4      	subs	r4, r4, r6
 800048a:	41bd      	sbcs	r5, r7
 800048c:	2b00      	cmp	r3, #0
 800048e:	da00      	bge.n	8000492 <__udivmoddi4+0x5e>
 8000490:	e076      	b.n	8000580 <__udivmoddi4+0x14c>
 8000492:	2200      	movs	r2, #0
 8000494:	2300      	movs	r3, #0
 8000496:	9200      	str	r2, [sp, #0]
 8000498:	9301      	str	r3, [sp, #4]
 800049a:	2301      	movs	r3, #1
 800049c:	465a      	mov	r2, fp
 800049e:	4093      	lsls	r3, r2
 80004a0:	9301      	str	r3, [sp, #4]
 80004a2:	2301      	movs	r3, #1
 80004a4:	4642      	mov	r2, r8
 80004a6:	4093      	lsls	r3, r2
 80004a8:	9300      	str	r3, [sp, #0]
 80004aa:	e029      	b.n	8000500 <__udivmoddi4+0xcc>
 80004ac:	4282      	cmp	r2, r0
 80004ae:	d9cf      	bls.n	8000450 <__udivmoddi4+0x1c>
 80004b0:	2200      	movs	r2, #0
 80004b2:	2300      	movs	r3, #0
 80004b4:	9200      	str	r2, [sp, #0]
 80004b6:	9301      	str	r3, [sp, #4]
 80004b8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80004ba:	2b00      	cmp	r3, #0
 80004bc:	d001      	beq.n	80004c2 <__udivmoddi4+0x8e>
 80004be:	601c      	str	r4, [r3, #0]
 80004c0:	605d      	str	r5, [r3, #4]
 80004c2:	9800      	ldr	r0, [sp, #0]
 80004c4:	9901      	ldr	r1, [sp, #4]
 80004c6:	b003      	add	sp, #12
 80004c8:	bcf0      	pop	{r4, r5, r6, r7}
 80004ca:	46bb      	mov	fp, r7
 80004cc:	46b2      	mov	sl, r6
 80004ce:	46a9      	mov	r9, r5
 80004d0:	46a0      	mov	r8, r4
 80004d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004d4:	4642      	mov	r2, r8
 80004d6:	469b      	mov	fp, r3
 80004d8:	2320      	movs	r3, #32
 80004da:	1a9b      	subs	r3, r3, r2
 80004dc:	4652      	mov	r2, sl
 80004de:	40da      	lsrs	r2, r3
 80004e0:	4641      	mov	r1, r8
 80004e2:	0013      	movs	r3, r2
 80004e4:	464a      	mov	r2, r9
 80004e6:	408a      	lsls	r2, r1
 80004e8:	0017      	movs	r7, r2
 80004ea:	4642      	mov	r2, r8
 80004ec:	431f      	orrs	r7, r3
 80004ee:	4653      	mov	r3, sl
 80004f0:	4093      	lsls	r3, r2
 80004f2:	001e      	movs	r6, r3
 80004f4:	42af      	cmp	r7, r5
 80004f6:	d9c3      	bls.n	8000480 <__udivmoddi4+0x4c>
 80004f8:	2200      	movs	r2, #0
 80004fa:	2300      	movs	r3, #0
 80004fc:	9200      	str	r2, [sp, #0]
 80004fe:	9301      	str	r3, [sp, #4]
 8000500:	4643      	mov	r3, r8
 8000502:	2b00      	cmp	r3, #0
 8000504:	d0d8      	beq.n	80004b8 <__udivmoddi4+0x84>
 8000506:	07fb      	lsls	r3, r7, #31
 8000508:	0872      	lsrs	r2, r6, #1
 800050a:	431a      	orrs	r2, r3
 800050c:	4646      	mov	r6, r8
 800050e:	087b      	lsrs	r3, r7, #1
 8000510:	e00e      	b.n	8000530 <__udivmoddi4+0xfc>
 8000512:	42ab      	cmp	r3, r5
 8000514:	d101      	bne.n	800051a <__udivmoddi4+0xe6>
 8000516:	42a2      	cmp	r2, r4
 8000518:	d80c      	bhi.n	8000534 <__udivmoddi4+0x100>
 800051a:	1aa4      	subs	r4, r4, r2
 800051c:	419d      	sbcs	r5, r3
 800051e:	2001      	movs	r0, #1
 8000520:	1924      	adds	r4, r4, r4
 8000522:	416d      	adcs	r5, r5
 8000524:	2100      	movs	r1, #0
 8000526:	3e01      	subs	r6, #1
 8000528:	1824      	adds	r4, r4, r0
 800052a:	414d      	adcs	r5, r1
 800052c:	2e00      	cmp	r6, #0
 800052e:	d006      	beq.n	800053e <__udivmoddi4+0x10a>
 8000530:	42ab      	cmp	r3, r5
 8000532:	d9ee      	bls.n	8000512 <__udivmoddi4+0xde>
 8000534:	3e01      	subs	r6, #1
 8000536:	1924      	adds	r4, r4, r4
 8000538:	416d      	adcs	r5, r5
 800053a:	2e00      	cmp	r6, #0
 800053c:	d1f8      	bne.n	8000530 <__udivmoddi4+0xfc>
 800053e:	9800      	ldr	r0, [sp, #0]
 8000540:	9901      	ldr	r1, [sp, #4]
 8000542:	465b      	mov	r3, fp
 8000544:	1900      	adds	r0, r0, r4
 8000546:	4169      	adcs	r1, r5
 8000548:	2b00      	cmp	r3, #0
 800054a:	db24      	blt.n	8000596 <__udivmoddi4+0x162>
 800054c:	002b      	movs	r3, r5
 800054e:	465a      	mov	r2, fp
 8000550:	4644      	mov	r4, r8
 8000552:	40d3      	lsrs	r3, r2
 8000554:	002a      	movs	r2, r5
 8000556:	40e2      	lsrs	r2, r4
 8000558:	001c      	movs	r4, r3
 800055a:	465b      	mov	r3, fp
 800055c:	0015      	movs	r5, r2
 800055e:	2b00      	cmp	r3, #0
 8000560:	db2a      	blt.n	80005b8 <__udivmoddi4+0x184>
 8000562:	0026      	movs	r6, r4
 8000564:	409e      	lsls	r6, r3
 8000566:	0033      	movs	r3, r6
 8000568:	0026      	movs	r6, r4
 800056a:	4647      	mov	r7, r8
 800056c:	40be      	lsls	r6, r7
 800056e:	0032      	movs	r2, r6
 8000570:	1a80      	subs	r0, r0, r2
 8000572:	4199      	sbcs	r1, r3
 8000574:	9000      	str	r0, [sp, #0]
 8000576:	9101      	str	r1, [sp, #4]
 8000578:	e79e      	b.n	80004b8 <__udivmoddi4+0x84>
 800057a:	42a3      	cmp	r3, r4
 800057c:	d8bc      	bhi.n	80004f8 <__udivmoddi4+0xc4>
 800057e:	e782      	b.n	8000486 <__udivmoddi4+0x52>
 8000580:	4642      	mov	r2, r8
 8000582:	2320      	movs	r3, #32
 8000584:	2100      	movs	r1, #0
 8000586:	1a9b      	subs	r3, r3, r2
 8000588:	2200      	movs	r2, #0
 800058a:	9100      	str	r1, [sp, #0]
 800058c:	9201      	str	r2, [sp, #4]
 800058e:	2201      	movs	r2, #1
 8000590:	40da      	lsrs	r2, r3
 8000592:	9201      	str	r2, [sp, #4]
 8000594:	e785      	b.n	80004a2 <__udivmoddi4+0x6e>
 8000596:	4642      	mov	r2, r8
 8000598:	2320      	movs	r3, #32
 800059a:	1a9b      	subs	r3, r3, r2
 800059c:	002a      	movs	r2, r5
 800059e:	4646      	mov	r6, r8
 80005a0:	409a      	lsls	r2, r3
 80005a2:	0023      	movs	r3, r4
 80005a4:	40f3      	lsrs	r3, r6
 80005a6:	4644      	mov	r4, r8
 80005a8:	4313      	orrs	r3, r2
 80005aa:	002a      	movs	r2, r5
 80005ac:	40e2      	lsrs	r2, r4
 80005ae:	001c      	movs	r4, r3
 80005b0:	465b      	mov	r3, fp
 80005b2:	0015      	movs	r5, r2
 80005b4:	2b00      	cmp	r3, #0
 80005b6:	dad4      	bge.n	8000562 <__udivmoddi4+0x12e>
 80005b8:	4642      	mov	r2, r8
 80005ba:	002f      	movs	r7, r5
 80005bc:	2320      	movs	r3, #32
 80005be:	0026      	movs	r6, r4
 80005c0:	4097      	lsls	r7, r2
 80005c2:	1a9b      	subs	r3, r3, r2
 80005c4:	40de      	lsrs	r6, r3
 80005c6:	003b      	movs	r3, r7
 80005c8:	4333      	orrs	r3, r6
 80005ca:	e7cd      	b.n	8000568 <__udivmoddi4+0x134>

080005cc <__clzdi2>:
 80005cc:	b510      	push	{r4, lr}
 80005ce:	2900      	cmp	r1, #0
 80005d0:	d103      	bne.n	80005da <__clzdi2+0xe>
 80005d2:	f000 f807 	bl	80005e4 <__clzsi2>
 80005d6:	3020      	adds	r0, #32
 80005d8:	e002      	b.n	80005e0 <__clzdi2+0x14>
 80005da:	0008      	movs	r0, r1
 80005dc:	f000 f802 	bl	80005e4 <__clzsi2>
 80005e0:	bd10      	pop	{r4, pc}
 80005e2:	46c0      	nop			; (mov r8, r8)

080005e4 <__clzsi2>:
 80005e4:	211c      	movs	r1, #28
 80005e6:	2301      	movs	r3, #1
 80005e8:	041b      	lsls	r3, r3, #16
 80005ea:	4298      	cmp	r0, r3
 80005ec:	d301      	bcc.n	80005f2 <__clzsi2+0xe>
 80005ee:	0c00      	lsrs	r0, r0, #16
 80005f0:	3910      	subs	r1, #16
 80005f2:	0a1b      	lsrs	r3, r3, #8
 80005f4:	4298      	cmp	r0, r3
 80005f6:	d301      	bcc.n	80005fc <__clzsi2+0x18>
 80005f8:	0a00      	lsrs	r0, r0, #8
 80005fa:	3908      	subs	r1, #8
 80005fc:	091b      	lsrs	r3, r3, #4
 80005fe:	4298      	cmp	r0, r3
 8000600:	d301      	bcc.n	8000606 <__clzsi2+0x22>
 8000602:	0900      	lsrs	r0, r0, #4
 8000604:	3904      	subs	r1, #4
 8000606:	a202      	add	r2, pc, #8	; (adr r2, 8000610 <__clzsi2+0x2c>)
 8000608:	5c10      	ldrb	r0, [r2, r0]
 800060a:	1840      	adds	r0, r0, r1
 800060c:	4770      	bx	lr
 800060e:	46c0      	nop			; (mov r8, r8)
 8000610:	02020304 	.word	0x02020304
 8000614:	01010101 	.word	0x01010101
	...

08000620 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000620:	b580      	push	{r7, lr}
 8000622:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000624:	f000 fca6 	bl	8000f74 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000628:	f000 f82c 	bl	8000684 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800062c:	f000 f99e 	bl	800096c <MX_GPIO_Init>
  MX_DMA_Init();
 8000630:	f000 f97e 	bl	8000930 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000634:	f000 f92e 	bl	8000894 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8000638:	f000 f86c 	bl	8000714 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800063c:	f004 fabc 	bl	8004bb8 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000640:	4a0a      	ldr	r2, [pc, #40]	; (800066c <main+0x4c>)
 8000642:	4b0b      	ldr	r3, [pc, #44]	; (8000670 <main+0x50>)
 8000644:	2100      	movs	r1, #0
 8000646:	0018      	movs	r0, r3
 8000648:	f004 fafe 	bl	8004c48 <osThreadNew>
 800064c:	0002      	movs	r2, r0
 800064e:	4b09      	ldr	r3, [pc, #36]	; (8000674 <main+0x54>)
 8000650:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  task1Handle = osThreadNew(StartTask1, NULL, &Task1_attributes);
 8000652:	4a09      	ldr	r2, [pc, #36]	; (8000678 <main+0x58>)
 8000654:	4b09      	ldr	r3, [pc, #36]	; (800067c <main+0x5c>)
 8000656:	2100      	movs	r1, #0
 8000658:	0018      	movs	r0, r3
 800065a:	f004 faf5 	bl	8004c48 <osThreadNew>
 800065e:	0002      	movs	r2, r0
 8000660:	4b07      	ldr	r3, [pc, #28]	; (8000680 <main+0x60>)
 8000662:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000664:	f004 faca 	bl	8004bfc <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000668:	e7fe      	b.n	8000668 <main+0x48>
 800066a:	46c0      	nop			; (mov r8, r8)
 800066c:	080072b8 	.word	0x080072b8
 8000670:	08000b4d 	.word	0x08000b4d
 8000674:	200001e8 	.word	0x200001e8
 8000678:	080072dc 	.word	0x080072dc
 800067c:	08000a41 	.word	0x08000a41
 8000680:	200001ec 	.word	0x200001ec

08000684 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000684:	b590      	push	{r4, r7, lr}
 8000686:	b095      	sub	sp, #84	; 0x54
 8000688:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800068a:	2414      	movs	r4, #20
 800068c:	193b      	adds	r3, r7, r4
 800068e:	0018      	movs	r0, r3
 8000690:	233c      	movs	r3, #60	; 0x3c
 8000692:	001a      	movs	r2, r3
 8000694:	2100      	movs	r1, #0
 8000696:	f006 fcfd 	bl	8007094 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800069a:	1d3b      	adds	r3, r7, #4
 800069c:	0018      	movs	r0, r3
 800069e:	2310      	movs	r3, #16
 80006a0:	001a      	movs	r2, r3
 80006a2:	2100      	movs	r1, #0
 80006a4:	f006 fcf6 	bl	8007094 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006a8:	2380      	movs	r3, #128	; 0x80
 80006aa:	009b      	lsls	r3, r3, #2
 80006ac:	0018      	movs	r0, r3
 80006ae:	f002 f805 	bl	80026bc <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006b2:	193b      	adds	r3, r7, r4
 80006b4:	2202      	movs	r2, #2
 80006b6:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006b8:	193b      	adds	r3, r7, r4
 80006ba:	2280      	movs	r2, #128	; 0x80
 80006bc:	0052      	lsls	r2, r2, #1
 80006be:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80006c0:	193b      	adds	r3, r7, r4
 80006c2:	2200      	movs	r2, #0
 80006c4:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006c6:	193b      	adds	r3, r7, r4
 80006c8:	2240      	movs	r2, #64	; 0x40
 80006ca:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80006cc:	193b      	adds	r3, r7, r4
 80006ce:	2200      	movs	r2, #0
 80006d0:	621a      	str	r2, [r3, #32]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006d2:	193b      	adds	r3, r7, r4
 80006d4:	0018      	movs	r0, r3
 80006d6:	f002 f83d 	bl	8002754 <HAL_RCC_OscConfig>
 80006da:	1e03      	subs	r3, r0, #0
 80006dc:	d001      	beq.n	80006e2 <SystemClock_Config+0x5e>
  {
    Error_Handler();
 80006de:	f000 fa4d 	bl	8000b7c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006e2:	1d3b      	adds	r3, r7, #4
 80006e4:	2207      	movs	r2, #7
 80006e6:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80006e8:	1d3b      	adds	r3, r7, #4
 80006ea:	2200      	movs	r2, #0
 80006ec:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006ee:	1d3b      	adds	r3, r7, #4
 80006f0:	2200      	movs	r2, #0
 80006f2:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006f4:	1d3b      	adds	r3, r7, #4
 80006f6:	2200      	movs	r2, #0
 80006f8:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80006fa:	1d3b      	adds	r3, r7, #4
 80006fc:	2100      	movs	r1, #0
 80006fe:	0018      	movs	r0, r3
 8000700:	f002 fb88 	bl	8002e14 <HAL_RCC_ClockConfig>
 8000704:	1e03      	subs	r3, r0, #0
 8000706:	d001      	beq.n	800070c <SystemClock_Config+0x88>
  {
    Error_Handler();
 8000708:	f000 fa38 	bl	8000b7c <Error_Handler>
  }
}
 800070c:	46c0      	nop			; (mov r8, r8)
 800070e:	46bd      	mov	sp, r7
 8000710:	b015      	add	sp, #84	; 0x54
 8000712:	bd90      	pop	{r4, r7, pc}

08000714 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000714:	b580      	push	{r7, lr}
 8000716:	b084      	sub	sp, #16
 8000718:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800071a:	1d3b      	adds	r3, r7, #4
 800071c:	0018      	movs	r0, r3
 800071e:	230c      	movs	r3, #12
 8000720:	001a      	movs	r2, r3
 8000722:	2100      	movs	r1, #0
 8000724:	f006 fcb6 	bl	8007094 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000728:	4b54      	ldr	r3, [pc, #336]	; (800087c <MX_ADC1_Init+0x168>)
 800072a:	4a55      	ldr	r2, [pc, #340]	; (8000880 <MX_ADC1_Init+0x16c>)
 800072c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 800072e:	4b53      	ldr	r3, [pc, #332]	; (800087c <MX_ADC1_Init+0x168>)
 8000730:	2280      	movs	r2, #128	; 0x80
 8000732:	05d2      	lsls	r2, r2, #23
 8000734:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_8B;
 8000736:	4b51      	ldr	r3, [pc, #324]	; (800087c <MX_ADC1_Init+0x168>)
 8000738:	2210      	movs	r2, #16
 800073a:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800073c:	4b4f      	ldr	r3, [pc, #316]	; (800087c <MX_ADC1_Init+0x168>)
 800073e:	2200      	movs	r2, #0
 8000740:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000742:	4b4e      	ldr	r3, [pc, #312]	; (800087c <MX_ADC1_Init+0x168>)
 8000744:	2280      	movs	r2, #128	; 0x80
 8000746:	0392      	lsls	r2, r2, #14
 8000748:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800074a:	4b4c      	ldr	r3, [pc, #304]	; (800087c <MX_ADC1_Init+0x168>)
 800074c:	2204      	movs	r2, #4
 800074e:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000750:	4b4a      	ldr	r3, [pc, #296]	; (800087c <MX_ADC1_Init+0x168>)
 8000752:	2200      	movs	r2, #0
 8000754:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 8000756:	4b49      	ldr	r3, [pc, #292]	; (800087c <MX_ADC1_Init+0x168>)
 8000758:	2200      	movs	r2, #0
 800075a:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800075c:	4b47      	ldr	r3, [pc, #284]	; (800087c <MX_ADC1_Init+0x168>)
 800075e:	2200      	movs	r2, #0
 8000760:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 5;
 8000762:	4b46      	ldr	r3, [pc, #280]	; (800087c <MX_ADC1_Init+0x168>)
 8000764:	2205      	movs	r2, #5
 8000766:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000768:	4b44      	ldr	r3, [pc, #272]	; (800087c <MX_ADC1_Init+0x168>)
 800076a:	2220      	movs	r2, #32
 800076c:	2100      	movs	r1, #0
 800076e:	5499      	strb	r1, [r3, r2]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000770:	4b42      	ldr	r3, [pc, #264]	; (800087c <MX_ADC1_Init+0x168>)
 8000772:	2200      	movs	r2, #0
 8000774:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000776:	4b41      	ldr	r3, [pc, #260]	; (800087c <MX_ADC1_Init+0x168>)
 8000778:	2200      	movs	r2, #0
 800077a:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800077c:	4b3f      	ldr	r3, [pc, #252]	; (800087c <MX_ADC1_Init+0x168>)
 800077e:	222c      	movs	r2, #44	; 0x2c
 8000780:	2101      	movs	r1, #1
 8000782:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000784:	4b3d      	ldr	r3, [pc, #244]	; (800087c <MX_ADC1_Init+0x168>)
 8000786:	2200      	movs	r2, #0
 8000788:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 800078a:	4b3c      	ldr	r3, [pc, #240]	; (800087c <MX_ADC1_Init+0x168>)
 800078c:	2200      	movs	r2, #0
 800078e:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_1CYCLE_5;
 8000790:	4b3a      	ldr	r3, [pc, #232]	; (800087c <MX_ADC1_Init+0x168>)
 8000792:	2200      	movs	r2, #0
 8000794:	639a      	str	r2, [r3, #56]	; 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 8000796:	4b39      	ldr	r3, [pc, #228]	; (800087c <MX_ADC1_Init+0x168>)
 8000798:	223c      	movs	r2, #60	; 0x3c
 800079a:	2100      	movs	r1, #0
 800079c:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 800079e:	4b37      	ldr	r3, [pc, #220]	; (800087c <MX_ADC1_Init+0x168>)
 80007a0:	2200      	movs	r2, #0
 80007a2:	64da      	str	r2, [r3, #76]	; 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80007a4:	4b35      	ldr	r3, [pc, #212]	; (800087c <MX_ADC1_Init+0x168>)
 80007a6:	0018      	movs	r0, r3
 80007a8:	f000 fd7e 	bl	80012a8 <HAL_ADC_Init>
 80007ac:	1e03      	subs	r3, r0, #0
 80007ae:	d001      	beq.n	80007b4 <MX_ADC1_Init+0xa0>
  {
    Error_Handler();
 80007b0:	f000 f9e4 	bl	8000b7c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80007b4:	1d3b      	adds	r3, r7, #4
 80007b6:	2201      	movs	r2, #1
 80007b8:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80007ba:	1d3b      	adds	r3, r7, #4
 80007bc:	2200      	movs	r2, #0
 80007be:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 80007c0:	1d3b      	adds	r3, r7, #4
 80007c2:	2200      	movs	r2, #0
 80007c4:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80007c6:	1d3a      	adds	r2, r7, #4
 80007c8:	4b2c      	ldr	r3, [pc, #176]	; (800087c <MX_ADC1_Init+0x168>)
 80007ca:	0011      	movs	r1, r2
 80007cc:	0018      	movs	r0, r3
 80007ce:	f000 ffb1 	bl	8001734 <HAL_ADC_ConfigChannel>
 80007d2:	1e03      	subs	r3, r0, #0
 80007d4:	d001      	beq.n	80007da <MX_ADC1_Init+0xc6>
  {
    Error_Handler();
 80007d6:	f000 f9d1 	bl	8000b7c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80007da:	1d3b      	adds	r3, r7, #4
 80007dc:	4a29      	ldr	r2, [pc, #164]	; (8000884 <MX_ADC1_Init+0x170>)
 80007de:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80007e0:	1d3b      	adds	r3, r7, #4
 80007e2:	2204      	movs	r2, #4
 80007e4:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 80007e6:	1d3b      	adds	r3, r7, #4
 80007e8:	2200      	movs	r2, #0
 80007ea:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80007ec:	1d3a      	adds	r2, r7, #4
 80007ee:	4b23      	ldr	r3, [pc, #140]	; (800087c <MX_ADC1_Init+0x168>)
 80007f0:	0011      	movs	r1, r2
 80007f2:	0018      	movs	r0, r3
 80007f4:	f000 ff9e 	bl	8001734 <HAL_ADC_ConfigChannel>
 80007f8:	1e03      	subs	r3, r0, #0
 80007fa:	d001      	beq.n	8000800 <MX_ADC1_Init+0xec>
  {
    Error_Handler();
 80007fc:	f000 f9be 	bl	8000b7c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8000800:	1d3b      	adds	r3, r7, #4
 8000802:	4a21      	ldr	r2, [pc, #132]	; (8000888 <MX_ADC1_Init+0x174>)
 8000804:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000806:	1d3b      	adds	r3, r7, #4
 8000808:	2208      	movs	r2, #8
 800080a:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 800080c:	1d3b      	adds	r3, r7, #4
 800080e:	2200      	movs	r2, #0
 8000810:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000812:	1d3a      	adds	r2, r7, #4
 8000814:	4b19      	ldr	r3, [pc, #100]	; (800087c <MX_ADC1_Init+0x168>)
 8000816:	0011      	movs	r1, r2
 8000818:	0018      	movs	r0, r3
 800081a:	f000 ff8b 	bl	8001734 <HAL_ADC_ConfigChannel>
 800081e:	1e03      	subs	r3, r0, #0
 8000820:	d001      	beq.n	8000826 <MX_ADC1_Init+0x112>
  {
    Error_Handler();
 8000822:	f000 f9ab 	bl	8000b7c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8000826:	1d3b      	adds	r3, r7, #4
 8000828:	4a18      	ldr	r2, [pc, #96]	; (800088c <MX_ADC1_Init+0x178>)
 800082a:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 800082c:	1d3b      	adds	r3, r7, #4
 800082e:	220c      	movs	r2, #12
 8000830:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 8000832:	1d3b      	adds	r3, r7, #4
 8000834:	2200      	movs	r2, #0
 8000836:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000838:	1d3a      	adds	r2, r7, #4
 800083a:	4b10      	ldr	r3, [pc, #64]	; (800087c <MX_ADC1_Init+0x168>)
 800083c:	0011      	movs	r1, r2
 800083e:	0018      	movs	r0, r3
 8000840:	f000 ff78 	bl	8001734 <HAL_ADC_ConfigChannel>
 8000844:	1e03      	subs	r3, r0, #0
 8000846:	d001      	beq.n	800084c <MX_ADC1_Init+0x138>
  {
    Error_Handler();
 8000848:	f000 f998 	bl	8000b7c <Error_Handler>
  }


	sConfig.Channel = ADC_CHANNEL_16;
 800084c:	1d3b      	adds	r3, r7, #4
 800084e:	4a10      	ldr	r2, [pc, #64]	; (8000890 <MX_ADC1_Init+0x17c>)
 8000850:	601a      	str	r2, [r3, #0]
	sConfig.Rank = ADC_REGULAR_RANK_5;
 8000852:	1d3b      	adds	r3, r7, #4
 8000854:	2210      	movs	r2, #16
 8000856:	605a      	str	r2, [r3, #4]
	sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 8000858:	1d3b      	adds	r3, r7, #4
 800085a:	2200      	movs	r2, #0
 800085c:	609a      	str	r2, [r3, #8]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800085e:	1d3a      	adds	r2, r7, #4
 8000860:	4b06      	ldr	r3, [pc, #24]	; (800087c <MX_ADC1_Init+0x168>)
 8000862:	0011      	movs	r1, r2
 8000864:	0018      	movs	r0, r3
 8000866:	f000 ff65 	bl	8001734 <HAL_ADC_ConfigChannel>
 800086a:	1e03      	subs	r3, r0, #0
 800086c:	d001      	beq.n	8000872 <MX_ADC1_Init+0x15e>
	{
	  Error_Handler();
 800086e:	f000 f985 	bl	8000b7c <Error_Handler>
  // adding three more channels


  /* USER CODE END ADC1_Init 2 */

}
 8000872:	46c0      	nop			; (mov r8, r8)
 8000874:	46bd      	mov	sp, r7
 8000876:	b004      	add	sp, #16
 8000878:	bd80      	pop	{r7, pc}
 800087a:	46c0      	nop			; (mov r8, r8)
 800087c:	20000090 	.word	0x20000090
 8000880:	40012400 	.word	0x40012400
 8000884:	04000002 	.word	0x04000002
 8000888:	24000200 	.word	0x24000200
 800088c:	3c008000 	.word	0x3c008000
 8000890:	40010000 	.word	0x40010000

08000894 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000894:	b580      	push	{r7, lr}
 8000896:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000898:	4b23      	ldr	r3, [pc, #140]	; (8000928 <MX_USART2_UART_Init+0x94>)
 800089a:	4a24      	ldr	r2, [pc, #144]	; (800092c <MX_USART2_UART_Init+0x98>)
 800089c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800089e:	4b22      	ldr	r3, [pc, #136]	; (8000928 <MX_USART2_UART_Init+0x94>)
 80008a0:	22e1      	movs	r2, #225	; 0xe1
 80008a2:	0252      	lsls	r2, r2, #9
 80008a4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80008a6:	4b20      	ldr	r3, [pc, #128]	; (8000928 <MX_USART2_UART_Init+0x94>)
 80008a8:	2200      	movs	r2, #0
 80008aa:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80008ac:	4b1e      	ldr	r3, [pc, #120]	; (8000928 <MX_USART2_UART_Init+0x94>)
 80008ae:	2200      	movs	r2, #0
 80008b0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80008b2:	4b1d      	ldr	r3, [pc, #116]	; (8000928 <MX_USART2_UART_Init+0x94>)
 80008b4:	2200      	movs	r2, #0
 80008b6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80008b8:	4b1b      	ldr	r3, [pc, #108]	; (8000928 <MX_USART2_UART_Init+0x94>)
 80008ba:	220c      	movs	r2, #12
 80008bc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008be:	4b1a      	ldr	r3, [pc, #104]	; (8000928 <MX_USART2_UART_Init+0x94>)
 80008c0:	2200      	movs	r2, #0
 80008c2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80008c4:	4b18      	ldr	r3, [pc, #96]	; (8000928 <MX_USART2_UART_Init+0x94>)
 80008c6:	2200      	movs	r2, #0
 80008c8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80008ca:	4b17      	ldr	r3, [pc, #92]	; (8000928 <MX_USART2_UART_Init+0x94>)
 80008cc:	2200      	movs	r2, #0
 80008ce:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80008d0:	4b15      	ldr	r3, [pc, #84]	; (8000928 <MX_USART2_UART_Init+0x94>)
 80008d2:	2200      	movs	r2, #0
 80008d4:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80008d6:	4b14      	ldr	r3, [pc, #80]	; (8000928 <MX_USART2_UART_Init+0x94>)
 80008d8:	2200      	movs	r2, #0
 80008da:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80008dc:	4b12      	ldr	r3, [pc, #72]	; (8000928 <MX_USART2_UART_Init+0x94>)
 80008de:	0018      	movs	r0, r3
 80008e0:	f003 f942 	bl	8003b68 <HAL_UART_Init>
 80008e4:	1e03      	subs	r3, r0, #0
 80008e6:	d001      	beq.n	80008ec <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 80008e8:	f000 f948 	bl	8000b7c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80008ec:	4b0e      	ldr	r3, [pc, #56]	; (8000928 <MX_USART2_UART_Init+0x94>)
 80008ee:	2100      	movs	r1, #0
 80008f0:	0018      	movs	r0, r3
 80008f2:	f003 fff7 	bl	80048e4 <HAL_UARTEx_SetTxFifoThreshold>
 80008f6:	1e03      	subs	r3, r0, #0
 80008f8:	d001      	beq.n	80008fe <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 80008fa:	f000 f93f 	bl	8000b7c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80008fe:	4b0a      	ldr	r3, [pc, #40]	; (8000928 <MX_USART2_UART_Init+0x94>)
 8000900:	2100      	movs	r1, #0
 8000902:	0018      	movs	r0, r3
 8000904:	f004 f82e 	bl	8004964 <HAL_UARTEx_SetRxFifoThreshold>
 8000908:	1e03      	subs	r3, r0, #0
 800090a:	d001      	beq.n	8000910 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 800090c:	f000 f936 	bl	8000b7c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000910:	4b05      	ldr	r3, [pc, #20]	; (8000928 <MX_USART2_UART_Init+0x94>)
 8000912:	0018      	movs	r0, r3
 8000914:	f003 ffac 	bl	8004870 <HAL_UARTEx_DisableFifoMode>
 8000918:	1e03      	subs	r3, r0, #0
 800091a:	d001      	beq.n	8000920 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 800091c:	f000 f92e 	bl	8000b7c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000920:	46c0      	nop			; (mov r8, r8)
 8000922:	46bd      	mov	sp, r7
 8000924:	bd80      	pop	{r7, pc}
 8000926:	46c0      	nop			; (mov r8, r8)
 8000928:	20000154 	.word	0x20000154
 800092c:	40004400 	.word	0x40004400

08000930 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000930:	b580      	push	{r7, lr}
 8000932:	b082      	sub	sp, #8
 8000934:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000936:	4b0c      	ldr	r3, [pc, #48]	; (8000968 <MX_DMA_Init+0x38>)
 8000938:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800093a:	4b0b      	ldr	r3, [pc, #44]	; (8000968 <MX_DMA_Init+0x38>)
 800093c:	2101      	movs	r1, #1
 800093e:	430a      	orrs	r2, r1
 8000940:	639a      	str	r2, [r3, #56]	; 0x38
 8000942:	4b09      	ldr	r3, [pc, #36]	; (8000968 <MX_DMA_Init+0x38>)
 8000944:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000946:	2201      	movs	r2, #1
 8000948:	4013      	ands	r3, r2
 800094a:	607b      	str	r3, [r7, #4]
 800094c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 3, 0);
 800094e:	2200      	movs	r2, #0
 8000950:	2103      	movs	r1, #3
 8000952:	2009      	movs	r0, #9
 8000954:	f001 fa62 	bl	8001e1c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000958:	2009      	movs	r0, #9
 800095a:	f001 fa74 	bl	8001e46 <HAL_NVIC_EnableIRQ>

}
 800095e:	46c0      	nop			; (mov r8, r8)
 8000960:	46bd      	mov	sp, r7
 8000962:	b002      	add	sp, #8
 8000964:	bd80      	pop	{r7, pc}
 8000966:	46c0      	nop			; (mov r8, r8)
 8000968:	40021000 	.word	0x40021000

0800096c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800096c:	b590      	push	{r4, r7, lr}
 800096e:	b08b      	sub	sp, #44	; 0x2c
 8000970:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000972:	2414      	movs	r4, #20
 8000974:	193b      	adds	r3, r7, r4
 8000976:	0018      	movs	r0, r3
 8000978:	2314      	movs	r3, #20
 800097a:	001a      	movs	r2, r3
 800097c:	2100      	movs	r1, #0
 800097e:	f006 fb89 	bl	8007094 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000982:	4b27      	ldr	r3, [pc, #156]	; (8000a20 <MX_GPIO_Init+0xb4>)
 8000984:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000986:	4b26      	ldr	r3, [pc, #152]	; (8000a20 <MX_GPIO_Init+0xb4>)
 8000988:	2104      	movs	r1, #4
 800098a:	430a      	orrs	r2, r1
 800098c:	635a      	str	r2, [r3, #52]	; 0x34
 800098e:	4b24      	ldr	r3, [pc, #144]	; (8000a20 <MX_GPIO_Init+0xb4>)
 8000990:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000992:	2204      	movs	r2, #4
 8000994:	4013      	ands	r3, r2
 8000996:	613b      	str	r3, [r7, #16]
 8000998:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800099a:	4b21      	ldr	r3, [pc, #132]	; (8000a20 <MX_GPIO_Init+0xb4>)
 800099c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800099e:	4b20      	ldr	r3, [pc, #128]	; (8000a20 <MX_GPIO_Init+0xb4>)
 80009a0:	2120      	movs	r1, #32
 80009a2:	430a      	orrs	r2, r1
 80009a4:	635a      	str	r2, [r3, #52]	; 0x34
 80009a6:	4b1e      	ldr	r3, [pc, #120]	; (8000a20 <MX_GPIO_Init+0xb4>)
 80009a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80009aa:	2220      	movs	r2, #32
 80009ac:	4013      	ands	r3, r2
 80009ae:	60fb      	str	r3, [r7, #12]
 80009b0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009b2:	4b1b      	ldr	r3, [pc, #108]	; (8000a20 <MX_GPIO_Init+0xb4>)
 80009b4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80009b6:	4b1a      	ldr	r3, [pc, #104]	; (8000a20 <MX_GPIO_Init+0xb4>)
 80009b8:	2101      	movs	r1, #1
 80009ba:	430a      	orrs	r2, r1
 80009bc:	635a      	str	r2, [r3, #52]	; 0x34
 80009be:	4b18      	ldr	r3, [pc, #96]	; (8000a20 <MX_GPIO_Init+0xb4>)
 80009c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80009c2:	2201      	movs	r2, #1
 80009c4:	4013      	ands	r3, r2
 80009c6:	60bb      	str	r3, [r7, #8]
 80009c8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009ca:	4b15      	ldr	r3, [pc, #84]	; (8000a20 <MX_GPIO_Init+0xb4>)
 80009cc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80009ce:	4b14      	ldr	r3, [pc, #80]	; (8000a20 <MX_GPIO_Init+0xb4>)
 80009d0:	2102      	movs	r1, #2
 80009d2:	430a      	orrs	r2, r1
 80009d4:	635a      	str	r2, [r3, #52]	; 0x34
 80009d6:	4b12      	ldr	r3, [pc, #72]	; (8000a20 <MX_GPIO_Init+0xb4>)
 80009d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80009da:	2202      	movs	r2, #2
 80009dc:	4013      	ands	r3, r2
 80009de:	607b      	str	r3, [r7, #4]
 80009e0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 80009e2:	23a0      	movs	r3, #160	; 0xa0
 80009e4:	05db      	lsls	r3, r3, #23
 80009e6:	2200      	movs	r2, #0
 80009e8:	2120      	movs	r1, #32
 80009ea:	0018      	movs	r0, r3
 80009ec:	f001 fe48 	bl	8002680 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_GREEN_Pin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin;
 80009f0:	0021      	movs	r1, r4
 80009f2:	187b      	adds	r3, r7, r1
 80009f4:	2220      	movs	r2, #32
 80009f6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009f8:	187b      	adds	r3, r7, r1
 80009fa:	2201      	movs	r2, #1
 80009fc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009fe:	187b      	adds	r3, r7, r1
 8000a00:	2200      	movs	r2, #0
 8000a02:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000a04:	187b      	adds	r3, r7, r1
 8000a06:	2202      	movs	r2, #2
 8000a08:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 8000a0a:	187a      	adds	r2, r7, r1
 8000a0c:	23a0      	movs	r3, #160	; 0xa0
 8000a0e:	05db      	lsls	r3, r3, #23
 8000a10:	0011      	movs	r1, r2
 8000a12:	0018      	movs	r0, r3
 8000a14:	f001 fcc8 	bl	80023a8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000a18:	46c0      	nop			; (mov r8, r8)
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	b00b      	add	sp, #44	; 0x2c
 8000a1e:	bd90      	pop	{r4, r7, pc}
 8000a20:	40021000 	.word	0x40021000

08000a24 <HAL_ADC_ConvCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8000a24:	b580      	push	{r7, lr}
 8000a26:	b082      	sub	sp, #8
 8000a28:	af00      	add	r7, sp, #0
 8000a2a:	6078      	str	r0, [r7, #4]

  adcConversionComplete = 1; // conversion complete
 8000a2c:	4b03      	ldr	r3, [pc, #12]	; (8000a3c <HAL_ADC_ConvCpltCallback+0x18>)
 8000a2e:	2201      	movs	r2, #1
 8000a30:	601a      	str	r2, [r3, #0]
}
 8000a32:	46c0      	nop			; (mov r8, r8)
 8000a34:	46bd      	mov	sp, r7
 8000a36:	b002      	add	sp, #8
 8000a38:	bd80      	pop	{r7, pc}
 8000a3a:	46c0      	nop			; (mov r8, r8)
 8000a3c:	200001f4 	.word	0x200001f4

08000a40 <StartTask1>:


void StartTask1(void *argument){
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b082      	sub	sp, #8
 8000a44:	af00      	add	r7, sp, #0
 8000a46:	6078      	str	r0, [r7, #4]
		 * new Protocol 20 bytes

		*/


		HAL_ADC_Start_DMA(&hadc1, (uint32_t *)adcResultsDMA, adcChannelCount);
 8000a48:	2302      	movs	r3, #2
 8000a4a:	001a      	movs	r2, r3
 8000a4c:	493a      	ldr	r1, [pc, #232]	; (8000b38 <StartTask1+0xf8>)
 8000a4e:	4b3b      	ldr	r3, [pc, #236]	; (8000b3c <StartTask1+0xfc>)
 8000a50:	0018      	movs	r0, r3
 8000a52:	f000 fdd1 	bl	80015f8 <HAL_ADC_Start_DMA>
		while (adcConversionComplete == 0)
 8000a56:	46c0      	nop			; (mov r8, r8)
 8000a58:	4b39      	ldr	r3, [pc, #228]	; (8000b40 <StartTask1+0x100>)
 8000a5a:	681b      	ldr	r3, [r3, #0]
 8000a5c:	2b00      	cmp	r3, #0
 8000a5e:	d0fb      	beq.n	8000a58 <StartTask1+0x18>
		;
		adcConversionComplete = 0;
 8000a60:	4b37      	ldr	r3, [pc, #220]	; (8000b40 <StartTask1+0x100>)
 8000a62:	2200      	movs	r2, #0
 8000a64:	601a      	str	r2, [r3, #0]

		new_packet[ECG1_HB] = (adcResultsDMA[0] >> 8) & 0xFF;
 8000a66:	4b34      	ldr	r3, [pc, #208]	; (8000b38 <StartTask1+0xf8>)
 8000a68:	881b      	ldrh	r3, [r3, #0]
 8000a6a:	b29b      	uxth	r3, r3
 8000a6c:	0a1b      	lsrs	r3, r3, #8
 8000a6e:	b29b      	uxth	r3, r3
 8000a70:	b2da      	uxtb	r2, r3
 8000a72:	4b34      	ldr	r3, [pc, #208]	; (8000b44 <StartTask1+0x104>)
 8000a74:	721a      	strb	r2, [r3, #8]
		new_packet[ECG1_LB] = (adcResultsDMA[0] & 0xFF);
 8000a76:	4b30      	ldr	r3, [pc, #192]	; (8000b38 <StartTask1+0xf8>)
 8000a78:	881b      	ldrh	r3, [r3, #0]
 8000a7a:	b29b      	uxth	r3, r3
 8000a7c:	b2da      	uxtb	r2, r3
 8000a7e:	4b31      	ldr	r3, [pc, #196]	; (8000b44 <StartTask1+0x104>)
 8000a80:	725a      	strb	r2, [r3, #9]

		new_packet[ECG2_HB] = (adcResultsDMA[1] >> 8) & 0xFF;
 8000a82:	4b2d      	ldr	r3, [pc, #180]	; (8000b38 <StartTask1+0xf8>)
 8000a84:	885b      	ldrh	r3, [r3, #2]
 8000a86:	b29b      	uxth	r3, r3
 8000a88:	0a1b      	lsrs	r3, r3, #8
 8000a8a:	b29b      	uxth	r3, r3
 8000a8c:	b2da      	uxtb	r2, r3
 8000a8e:	4b2d      	ldr	r3, [pc, #180]	; (8000b44 <StartTask1+0x104>)
 8000a90:	729a      	strb	r2, [r3, #10]
		new_packet[ECG2_LB] = (adcResultsDMA[1] & 0xFF);
 8000a92:	4b29      	ldr	r3, [pc, #164]	; (8000b38 <StartTask1+0xf8>)
 8000a94:	885b      	ldrh	r3, [r3, #2]
 8000a96:	b29b      	uxth	r3, r3
 8000a98:	b2da      	uxtb	r2, r3
 8000a9a:	4b2a      	ldr	r3, [pc, #168]	; (8000b44 <StartTask1+0x104>)
 8000a9c:	72da      	strb	r2, [r3, #11]

		new_packet[ECG3_HB] = (adcResultsDMA[2] >> 8) & 0xFF;
 8000a9e:	4b26      	ldr	r3, [pc, #152]	; (8000b38 <StartTask1+0xf8>)
 8000aa0:	889b      	ldrh	r3, [r3, #4]
 8000aa2:	b29b      	uxth	r3, r3
 8000aa4:	0a1b      	lsrs	r3, r3, #8
 8000aa6:	b29b      	uxth	r3, r3
 8000aa8:	b2da      	uxtb	r2, r3
 8000aaa:	4b26      	ldr	r3, [pc, #152]	; (8000b44 <StartTask1+0x104>)
 8000aac:	731a      	strb	r2, [r3, #12]
		new_packet[ECG3_LB] = (adcResultsDMA[2] & 0xFF);
 8000aae:	4b22      	ldr	r3, [pc, #136]	; (8000b38 <StartTask1+0xf8>)
 8000ab0:	889b      	ldrh	r3, [r3, #4]
 8000ab2:	b29b      	uxth	r3, r3
 8000ab4:	b2da      	uxtb	r2, r3
 8000ab6:	4b23      	ldr	r3, [pc, #140]	; (8000b44 <StartTask1+0x104>)
 8000ab8:	735a      	strb	r2, [r3, #13]

		new_packet[GAIN_HB] = (adcResultsDMA[3] >> 8) & 0xFF;
 8000aba:	4b1f      	ldr	r3, [pc, #124]	; (8000b38 <StartTask1+0xf8>)
 8000abc:	88db      	ldrh	r3, [r3, #6]
 8000abe:	b29b      	uxth	r3, r3
 8000ac0:	0a1b      	lsrs	r3, r3, #8
 8000ac2:	b29b      	uxth	r3, r3
 8000ac4:	b2da      	uxtb	r2, r3
 8000ac6:	4b1f      	ldr	r3, [pc, #124]	; (8000b44 <StartTask1+0x104>)
 8000ac8:	739a      	strb	r2, [r3, #14]
		new_packet[GAIN_LB] = (adcResultsDMA[3] & 0xFF);
 8000aca:	4b1b      	ldr	r3, [pc, #108]	; (8000b38 <StartTask1+0xf8>)
 8000acc:	88db      	ldrh	r3, [r3, #6]
 8000ace:	b29b      	uxth	r3, r3
 8000ad0:	b2da      	uxtb	r2, r3
 8000ad2:	4b1c      	ldr	r3, [pc, #112]	; (8000b44 <StartTask1+0x104>)
 8000ad4:	73da      	strb	r2, [r3, #15]

		new_packet[PHASE_HB] = (adcResultsDMA[4] >> 8) & 0xFF;
 8000ad6:	4b18      	ldr	r3, [pc, #96]	; (8000b38 <StartTask1+0xf8>)
 8000ad8:	891b      	ldrh	r3, [r3, #8]
 8000ada:	b29b      	uxth	r3, r3
 8000adc:	0a1b      	lsrs	r3, r3, #8
 8000ade:	b29b      	uxth	r3, r3
 8000ae0:	b2da      	uxtb	r2, r3
 8000ae2:	4b18      	ldr	r3, [pc, #96]	; (8000b44 <StartTask1+0x104>)
 8000ae4:	741a      	strb	r2, [r3, #16]
		new_packet[PHASE_LB] = (adcResultsDMA[4] & 0xFF);
 8000ae6:	4b14      	ldr	r3, [pc, #80]	; (8000b38 <StartTask1+0xf8>)
 8000ae8:	891b      	ldrh	r3, [r3, #8]
 8000aea:	b29b      	uxth	r3, r3
 8000aec:	b2da      	uxtb	r2, r3
 8000aee:	4b15      	ldr	r3, [pc, #84]	; (8000b44 <StartTask1+0x104>)
 8000af0:	745a      	strb	r2, [r3, #17]


		new_packet[IMPD1_HB] = 0;
 8000af2:	4b14      	ldr	r3, [pc, #80]	; (8000b44 <StartTask1+0x104>)
 8000af4:	2200      	movs	r2, #0
 8000af6:	709a      	strb	r2, [r3, #2]
		new_packet[IMPD1_LB] = 0;
 8000af8:	4b12      	ldr	r3, [pc, #72]	; (8000b44 <StartTask1+0x104>)
 8000afa:	2200      	movs	r2, #0
 8000afc:	70da      	strb	r2, [r3, #3]
		new_packet[IMPD2_HB] = 0;
 8000afe:	4b11      	ldr	r3, [pc, #68]	; (8000b44 <StartTask1+0x104>)
 8000b00:	2200      	movs	r2, #0
 8000b02:	711a      	strb	r2, [r3, #4]
		new_packet[IMPD2_LB] = 0;
 8000b04:	4b0f      	ldr	r3, [pc, #60]	; (8000b44 <StartTask1+0x104>)
 8000b06:	2200      	movs	r2, #0
 8000b08:	715a      	strb	r2, [r3, #5]
		new_packet[IMPD3_HB] = 0;
 8000b0a:	4b0e      	ldr	r3, [pc, #56]	; (8000b44 <StartTask1+0x104>)
 8000b0c:	2200      	movs	r2, #0
 8000b0e:	719a      	strb	r2, [r3, #6]
		new_packet[IMPD3_LB] = 0;
 8000b10:	4b0c      	ldr	r3, [pc, #48]	; (8000b44 <StartTask1+0x104>)
 8000b12:	2200      	movs	r2, #0
 8000b14:	71da      	strb	r2, [r3, #7]
		new_packet[LEAD_DETECT] = 1;
 8000b16:	4b0b      	ldr	r3, [pc, #44]	; (8000b44 <StartTask1+0x104>)
 8000b18:	2201      	movs	r2, #1
 8000b1a:	749a      	strb	r2, [r3, #18]
		new_packet[EXTRA] = 0;
 8000b1c:	4b09      	ldr	r3, [pc, #36]	; (8000b44 <StartTask1+0x104>)
 8000b1e:	2200      	movs	r2, #0
 8000b20:	74da      	strb	r2, [r3, #19]

		HAL_UART_Transmit(&huart2, (uint8_t *)new_packet, (uint16_t)20, HAL_MAX_DELAY);
 8000b22:	2301      	movs	r3, #1
 8000b24:	425b      	negs	r3, r3
 8000b26:	4907      	ldr	r1, [pc, #28]	; (8000b44 <StartTask1+0x104>)
 8000b28:	4807      	ldr	r0, [pc, #28]	; (8000b48 <StartTask1+0x108>)
 8000b2a:	2214      	movs	r2, #20
 8000b2c:	f003 f872 	bl	8003c14 <HAL_UART_Transmit>


//		HAL_UART_Transmit(&huart2, (uint8_t *)txBuf, strlen(txBuf), HAL_MAX_DELAY);

//		HAL_UART_Transmit(&huart2, (uint8_t *)msg, strlen(msg), HAL_MAX_DELAY);
		osDelay(50);
 8000b30:	2032      	movs	r0, #50	; 0x32
 8000b32:	f004 f91f 	bl	8004d74 <osDelay>
		HAL_ADC_Start_DMA(&hadc1, (uint32_t *)adcResultsDMA, adcChannelCount);
 8000b36:	e787      	b.n	8000a48 <StartTask1+0x8>
 8000b38:	200001f0 	.word	0x200001f0
 8000b3c:	20000090 	.word	0x20000090
 8000b40:	200001f4 	.word	0x200001f4
 8000b44:	20000000 	.word	0x20000000
 8000b48:	20000154 	.word	0x20000154

08000b4c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	b082      	sub	sp, #8
 8000b50:	af00      	add	r7, sp, #0
 8000b52:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	//char msg[] = "Hello world";
	// HAL_ADC_Start_DMA(&hadc1, (uint32_t *)adcResultsDMA, adcChannelCount);

  /* Infinite loop */
  for(;;)
 8000b54:	e7fe      	b.n	8000b54 <StartDefaultTask+0x8>
	...

08000b58 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	b082      	sub	sp, #8
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	681b      	ldr	r3, [r3, #0]
 8000b64:	4a04      	ldr	r2, [pc, #16]	; (8000b78 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000b66:	4293      	cmp	r3, r2
 8000b68:	d101      	bne.n	8000b6e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000b6a:	f000 fa23 	bl	8000fb4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000b6e:	46c0      	nop			; (mov r8, r8)
 8000b70:	46bd      	mov	sp, r7
 8000b72:	b002      	add	sp, #8
 8000b74:	bd80      	pop	{r7, pc}
 8000b76:	46c0      	nop			; (mov r8, r8)
 8000b78:	40012c00 	.word	0x40012c00

08000b7c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b80:	b672      	cpsid	i
}
 8000b82:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b84:	e7fe      	b.n	8000b84 <Error_Handler+0x8>
	...

08000b88 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	b082      	sub	sp, #8
 8000b8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b8e:	4b15      	ldr	r3, [pc, #84]	; (8000be4 <HAL_MspInit+0x5c>)
 8000b90:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000b92:	4b14      	ldr	r3, [pc, #80]	; (8000be4 <HAL_MspInit+0x5c>)
 8000b94:	2101      	movs	r1, #1
 8000b96:	430a      	orrs	r2, r1
 8000b98:	641a      	str	r2, [r3, #64]	; 0x40
 8000b9a:	4b12      	ldr	r3, [pc, #72]	; (8000be4 <HAL_MspInit+0x5c>)
 8000b9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b9e:	2201      	movs	r2, #1
 8000ba0:	4013      	ands	r3, r2
 8000ba2:	607b      	str	r3, [r7, #4]
 8000ba4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ba6:	4b0f      	ldr	r3, [pc, #60]	; (8000be4 <HAL_MspInit+0x5c>)
 8000ba8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000baa:	4b0e      	ldr	r3, [pc, #56]	; (8000be4 <HAL_MspInit+0x5c>)
 8000bac:	2180      	movs	r1, #128	; 0x80
 8000bae:	0549      	lsls	r1, r1, #21
 8000bb0:	430a      	orrs	r2, r1
 8000bb2:	63da      	str	r2, [r3, #60]	; 0x3c
 8000bb4:	4b0b      	ldr	r3, [pc, #44]	; (8000be4 <HAL_MspInit+0x5c>)
 8000bb6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000bb8:	2380      	movs	r3, #128	; 0x80
 8000bba:	055b      	lsls	r3, r3, #21
 8000bbc:	4013      	ands	r3, r2
 8000bbe:	603b      	str	r3, [r7, #0]
 8000bc0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 3, 0);
 8000bc2:	2302      	movs	r3, #2
 8000bc4:	425b      	negs	r3, r3
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	2103      	movs	r1, #3
 8000bca:	0018      	movs	r0, r3
 8000bcc:	f001 f926 	bl	8001e1c <HAL_NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 8000bd0:	23c0      	movs	r3, #192	; 0xc0
 8000bd2:	00db      	lsls	r3, r3, #3
 8000bd4:	0018      	movs	r0, r3
 8000bd6:	f000 fa09 	bl	8000fec <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000bda:	46c0      	nop			; (mov r8, r8)
 8000bdc:	46bd      	mov	sp, r7
 8000bde:	b002      	add	sp, #8
 8000be0:	bd80      	pop	{r7, pc}
 8000be2:	46c0      	nop			; (mov r8, r8)
 8000be4:	40021000 	.word	0x40021000

08000be8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000be8:	b590      	push	{r4, r7, lr}
 8000bea:	b08b      	sub	sp, #44	; 0x2c
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bf0:	2414      	movs	r4, #20
 8000bf2:	193b      	adds	r3, r7, r4
 8000bf4:	0018      	movs	r0, r3
 8000bf6:	2314      	movs	r3, #20
 8000bf8:	001a      	movs	r2, r3
 8000bfa:	2100      	movs	r1, #0
 8000bfc:	f006 fa4a 	bl	8007094 <memset>
  if(hadc->Instance==ADC1)
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	681b      	ldr	r3, [r3, #0]
 8000c04:	4a3b      	ldr	r2, [pc, #236]	; (8000cf4 <HAL_ADC_MspInit+0x10c>)
 8000c06:	4293      	cmp	r3, r2
 8000c08:	d16f      	bne.n	8000cea <HAL_ADC_MspInit+0x102>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000c0a:	4b3b      	ldr	r3, [pc, #236]	; (8000cf8 <HAL_ADC_MspInit+0x110>)
 8000c0c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000c0e:	4b3a      	ldr	r3, [pc, #232]	; (8000cf8 <HAL_ADC_MspInit+0x110>)
 8000c10:	2180      	movs	r1, #128	; 0x80
 8000c12:	0349      	lsls	r1, r1, #13
 8000c14:	430a      	orrs	r2, r1
 8000c16:	641a      	str	r2, [r3, #64]	; 0x40
 8000c18:	4b37      	ldr	r3, [pc, #220]	; (8000cf8 <HAL_ADC_MspInit+0x110>)
 8000c1a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000c1c:	2380      	movs	r3, #128	; 0x80
 8000c1e:	035b      	lsls	r3, r3, #13
 8000c20:	4013      	ands	r3, r2
 8000c22:	613b      	str	r3, [r7, #16]
 8000c24:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c26:	4b34      	ldr	r3, [pc, #208]	; (8000cf8 <HAL_ADC_MspInit+0x110>)
 8000c28:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000c2a:	4b33      	ldr	r3, [pc, #204]	; (8000cf8 <HAL_ADC_MspInit+0x110>)
 8000c2c:	2101      	movs	r1, #1
 8000c2e:	430a      	orrs	r2, r1
 8000c30:	635a      	str	r2, [r3, #52]	; 0x34
 8000c32:	4b31      	ldr	r3, [pc, #196]	; (8000cf8 <HAL_ADC_MspInit+0x110>)
 8000c34:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000c36:	2201      	movs	r2, #1
 8000c38:	4013      	ands	r3, r2
 8000c3a:	60fb      	str	r3, [r7, #12]
 8000c3c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c3e:	4b2e      	ldr	r3, [pc, #184]	; (8000cf8 <HAL_ADC_MspInit+0x110>)
 8000c40:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000c42:	4b2d      	ldr	r3, [pc, #180]	; (8000cf8 <HAL_ADC_MspInit+0x110>)
 8000c44:	2102      	movs	r1, #2
 8000c46:	430a      	orrs	r2, r1
 8000c48:	635a      	str	r2, [r3, #52]	; 0x34
 8000c4a:	4b2b      	ldr	r3, [pc, #172]	; (8000cf8 <HAL_ADC_MspInit+0x110>)
 8000c4c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000c4e:	2202      	movs	r2, #2
 8000c50:	4013      	ands	r3, r2
 8000c52:	60bb      	str	r3, [r7, #8]
 8000c54:	68bb      	ldr	r3, [r7, #8]
    PA1     ------> ADC1_IN1
    PB1     ------> ADC1_IN9
    PB11     ------> ADC1_IN15
    PB12     ------> ADC1_IN16
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000c56:	193b      	adds	r3, r7, r4
 8000c58:	2203      	movs	r2, #3
 8000c5a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000c5c:	193b      	adds	r3, r7, r4
 8000c5e:	2203      	movs	r2, #3
 8000c60:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c62:	193b      	adds	r3, r7, r4
 8000c64:	2200      	movs	r2, #0
 8000c66:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c68:	193a      	adds	r2, r7, r4
 8000c6a:	23a0      	movs	r3, #160	; 0xa0
 8000c6c:	05db      	lsls	r3, r3, #23
 8000c6e:	0011      	movs	r1, r2
 8000c70:	0018      	movs	r0, r3
 8000c72:	f001 fb99 	bl	80023a8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_11|GPIO_PIN_12;
 8000c76:	193b      	adds	r3, r7, r4
 8000c78:	4a20      	ldr	r2, [pc, #128]	; (8000cfc <HAL_ADC_MspInit+0x114>)
 8000c7a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000c7c:	193b      	adds	r3, r7, r4
 8000c7e:	2203      	movs	r2, #3
 8000c80:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c82:	193b      	adds	r3, r7, r4
 8000c84:	2200      	movs	r2, #0
 8000c86:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c88:	193b      	adds	r3, r7, r4
 8000c8a:	4a1d      	ldr	r2, [pc, #116]	; (8000d00 <HAL_ADC_MspInit+0x118>)
 8000c8c:	0019      	movs	r1, r3
 8000c8e:	0010      	movs	r0, r2
 8000c90:	f001 fb8a 	bl	80023a8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000c94:	4b1b      	ldr	r3, [pc, #108]	; (8000d04 <HAL_ADC_MspInit+0x11c>)
 8000c96:	4a1c      	ldr	r2, [pc, #112]	; (8000d08 <HAL_ADC_MspInit+0x120>)
 8000c98:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8000c9a:	4b1a      	ldr	r3, [pc, #104]	; (8000d04 <HAL_ADC_MspInit+0x11c>)
 8000c9c:	2205      	movs	r2, #5
 8000c9e:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000ca0:	4b18      	ldr	r3, [pc, #96]	; (8000d04 <HAL_ADC_MspInit+0x11c>)
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000ca6:	4b17      	ldr	r3, [pc, #92]	; (8000d04 <HAL_ADC_MspInit+0x11c>)
 8000ca8:	2200      	movs	r2, #0
 8000caa:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000cac:	4b15      	ldr	r3, [pc, #84]	; (8000d04 <HAL_ADC_MspInit+0x11c>)
 8000cae:	2280      	movs	r2, #128	; 0x80
 8000cb0:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000cb2:	4b14      	ldr	r3, [pc, #80]	; (8000d04 <HAL_ADC_MspInit+0x11c>)
 8000cb4:	2280      	movs	r2, #128	; 0x80
 8000cb6:	0052      	lsls	r2, r2, #1
 8000cb8:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000cba:	4b12      	ldr	r3, [pc, #72]	; (8000d04 <HAL_ADC_MspInit+0x11c>)
 8000cbc:	2280      	movs	r2, #128	; 0x80
 8000cbe:	00d2      	lsls	r2, r2, #3
 8000cc0:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000cc2:	4b10      	ldr	r3, [pc, #64]	; (8000d04 <HAL_ADC_MspInit+0x11c>)
 8000cc4:	2220      	movs	r2, #32
 8000cc6:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000cc8:	4b0e      	ldr	r3, [pc, #56]	; (8000d04 <HAL_ADC_MspInit+0x11c>)
 8000cca:	2200      	movs	r2, #0
 8000ccc:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000cce:	4b0d      	ldr	r3, [pc, #52]	; (8000d04 <HAL_ADC_MspInit+0x11c>)
 8000cd0:	0018      	movs	r0, r3
 8000cd2:	f001 f8c9 	bl	8001e68 <HAL_DMA_Init>
 8000cd6:	1e03      	subs	r3, r0, #0
 8000cd8:	d001      	beq.n	8000cde <HAL_ADC_MspInit+0xf6>
    {
      Error_Handler();
 8000cda:	f7ff ff4f 	bl	8000b7c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	4a08      	ldr	r2, [pc, #32]	; (8000d04 <HAL_ADC_MspInit+0x11c>)
 8000ce2:	651a      	str	r2, [r3, #80]	; 0x50
 8000ce4:	4b07      	ldr	r3, [pc, #28]	; (8000d04 <HAL_ADC_MspInit+0x11c>)
 8000ce6:	687a      	ldr	r2, [r7, #4]
 8000ce8:	629a      	str	r2, [r3, #40]	; 0x28
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000cea:	46c0      	nop			; (mov r8, r8)
 8000cec:	46bd      	mov	sp, r7
 8000cee:	b00b      	add	sp, #44	; 0x2c
 8000cf0:	bd90      	pop	{r4, r7, pc}
 8000cf2:	46c0      	nop			; (mov r8, r8)
 8000cf4:	40012400 	.word	0x40012400
 8000cf8:	40021000 	.word	0x40021000
 8000cfc:	00001802 	.word	0x00001802
 8000d00:	50000400 	.word	0x50000400
 8000d04:	200000f4 	.word	0x200000f4
 8000d08:	40020008 	.word	0x40020008

08000d0c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000d0c:	b590      	push	{r4, r7, lr}
 8000d0e:	b09d      	sub	sp, #116	; 0x74
 8000d10:	af00      	add	r7, sp, #0
 8000d12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d14:	235c      	movs	r3, #92	; 0x5c
 8000d16:	18fb      	adds	r3, r7, r3
 8000d18:	0018      	movs	r0, r3
 8000d1a:	2314      	movs	r3, #20
 8000d1c:	001a      	movs	r2, r3
 8000d1e:	2100      	movs	r1, #0
 8000d20:	f006 f9b8 	bl	8007094 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000d24:	2410      	movs	r4, #16
 8000d26:	193b      	adds	r3, r7, r4
 8000d28:	0018      	movs	r0, r3
 8000d2a:	234c      	movs	r3, #76	; 0x4c
 8000d2c:	001a      	movs	r2, r3
 8000d2e:	2100      	movs	r1, #0
 8000d30:	f006 f9b0 	bl	8007094 <memset>
  if(huart->Instance==USART2)
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	681b      	ldr	r3, [r3, #0]
 8000d38:	4a22      	ldr	r2, [pc, #136]	; (8000dc4 <HAL_UART_MspInit+0xb8>)
 8000d3a:	4293      	cmp	r3, r2
 8000d3c:	d13e      	bne.n	8000dbc <HAL_UART_MspInit+0xb0>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000d3e:	193b      	adds	r3, r7, r4
 8000d40:	2202      	movs	r2, #2
 8000d42:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000d44:	193b      	adds	r3, r7, r4
 8000d46:	2200      	movs	r2, #0
 8000d48:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000d4a:	193b      	adds	r3, r7, r4
 8000d4c:	0018      	movs	r0, r3
 8000d4e:	f002 fa35 	bl	80031bc <HAL_RCCEx_PeriphCLKConfig>
 8000d52:	1e03      	subs	r3, r0, #0
 8000d54:	d001      	beq.n	8000d5a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000d56:	f7ff ff11 	bl	8000b7c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000d5a:	4b1b      	ldr	r3, [pc, #108]	; (8000dc8 <HAL_UART_MspInit+0xbc>)
 8000d5c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000d5e:	4b1a      	ldr	r3, [pc, #104]	; (8000dc8 <HAL_UART_MspInit+0xbc>)
 8000d60:	2180      	movs	r1, #128	; 0x80
 8000d62:	0289      	lsls	r1, r1, #10
 8000d64:	430a      	orrs	r2, r1
 8000d66:	63da      	str	r2, [r3, #60]	; 0x3c
 8000d68:	4b17      	ldr	r3, [pc, #92]	; (8000dc8 <HAL_UART_MspInit+0xbc>)
 8000d6a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000d6c:	2380      	movs	r3, #128	; 0x80
 8000d6e:	029b      	lsls	r3, r3, #10
 8000d70:	4013      	ands	r3, r2
 8000d72:	60fb      	str	r3, [r7, #12]
 8000d74:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d76:	4b14      	ldr	r3, [pc, #80]	; (8000dc8 <HAL_UART_MspInit+0xbc>)
 8000d78:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000d7a:	4b13      	ldr	r3, [pc, #76]	; (8000dc8 <HAL_UART_MspInit+0xbc>)
 8000d7c:	2101      	movs	r1, #1
 8000d7e:	430a      	orrs	r2, r1
 8000d80:	635a      	str	r2, [r3, #52]	; 0x34
 8000d82:	4b11      	ldr	r3, [pc, #68]	; (8000dc8 <HAL_UART_MspInit+0xbc>)
 8000d84:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000d86:	2201      	movs	r2, #1
 8000d88:	4013      	ands	r3, r2
 8000d8a:	60bb      	str	r3, [r7, #8]
 8000d8c:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART2_TX_Pin|USART2_RX_Pin;
 8000d8e:	215c      	movs	r1, #92	; 0x5c
 8000d90:	187b      	adds	r3, r7, r1
 8000d92:	220c      	movs	r2, #12
 8000d94:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d96:	187b      	adds	r3, r7, r1
 8000d98:	2202      	movs	r2, #2
 8000d9a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d9c:	187b      	adds	r3, r7, r1
 8000d9e:	2200      	movs	r2, #0
 8000da0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000da2:	187b      	adds	r3, r7, r1
 8000da4:	2200      	movs	r2, #0
 8000da6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000da8:	187b      	adds	r3, r7, r1
 8000daa:	2201      	movs	r2, #1
 8000dac:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dae:	187a      	adds	r2, r7, r1
 8000db0:	23a0      	movs	r3, #160	; 0xa0
 8000db2:	05db      	lsls	r3, r3, #23
 8000db4:	0011      	movs	r1, r2
 8000db6:	0018      	movs	r0, r3
 8000db8:	f001 faf6 	bl	80023a8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000dbc:	46c0      	nop			; (mov r8, r8)
 8000dbe:	46bd      	mov	sp, r7
 8000dc0:	b01d      	add	sp, #116	; 0x74
 8000dc2:	bd90      	pop	{r4, r7, pc}
 8000dc4:	40004400 	.word	0x40004400
 8000dc8:	40021000 	.word	0x40021000

08000dcc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000dcc:	b5b0      	push	{r4, r5, r7, lr}
 8000dce:	b08c      	sub	sp, #48	; 0x30
 8000dd0:	af00      	add	r7, sp, #0
 8000dd2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8000dd4:	232b      	movs	r3, #43	; 0x2b
 8000dd6:	18fb      	adds	r3, r7, r3
 8000dd8:	2200      	movs	r2, #0
 8000dda:	701a      	strb	r2, [r3, #0]

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000ddc:	4b38      	ldr	r3, [pc, #224]	; (8000ec0 <HAL_InitTick+0xf4>)
 8000dde:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000de0:	4b37      	ldr	r3, [pc, #220]	; (8000ec0 <HAL_InitTick+0xf4>)
 8000de2:	2180      	movs	r1, #128	; 0x80
 8000de4:	0109      	lsls	r1, r1, #4
 8000de6:	430a      	orrs	r2, r1
 8000de8:	641a      	str	r2, [r3, #64]	; 0x40
 8000dea:	4b35      	ldr	r3, [pc, #212]	; (8000ec0 <HAL_InitTick+0xf4>)
 8000dec:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000dee:	2380      	movs	r3, #128	; 0x80
 8000df0:	011b      	lsls	r3, r3, #4
 8000df2:	4013      	ands	r3, r2
 8000df4:	60bb      	str	r3, [r7, #8]
 8000df6:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000df8:	230c      	movs	r3, #12
 8000dfa:	18fa      	adds	r2, r7, r3
 8000dfc:	2410      	movs	r4, #16
 8000dfe:	193b      	adds	r3, r7, r4
 8000e00:	0011      	movs	r1, r2
 8000e02:	0018      	movs	r0, r3
 8000e04:	f002 f9b0 	bl	8003168 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000e08:	193b      	adds	r3, r7, r4
 8000e0a:	68db      	ldr	r3, [r3, #12]
 8000e0c:	627b      	str	r3, [r7, #36]	; 0x24
  /* Compute TIM1 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000e0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	d104      	bne.n	8000e1e <HAL_InitTick+0x52>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000e14:	f002 f992 	bl	800313c <HAL_RCC_GetPCLK1Freq>
 8000e18:	0003      	movs	r3, r0
 8000e1a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000e1c:	e004      	b.n	8000e28 <HAL_InitTick+0x5c>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000e1e:	f002 f98d 	bl	800313c <HAL_RCC_GetPCLK1Freq>
 8000e22:	0003      	movs	r3, r0
 8000e24:	005b      	lsls	r3, r3, #1
 8000e26:	62fb      	str	r3, [r7, #44]	; 0x2c
  }

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000e28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000e2a:	4926      	ldr	r1, [pc, #152]	; (8000ec4 <HAL_InitTick+0xf8>)
 8000e2c:	0018      	movs	r0, r3
 8000e2e:	f7ff f96b 	bl	8000108 <__udivsi3>
 8000e32:	0003      	movs	r3, r0
 8000e34:	3b01      	subs	r3, #1
 8000e36:	623b      	str	r3, [r7, #32]

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000e38:	4b23      	ldr	r3, [pc, #140]	; (8000ec8 <HAL_InitTick+0xfc>)
 8000e3a:	4a24      	ldr	r2, [pc, #144]	; (8000ecc <HAL_InitTick+0x100>)
 8000e3c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8000e3e:	4b22      	ldr	r3, [pc, #136]	; (8000ec8 <HAL_InitTick+0xfc>)
 8000e40:	4a23      	ldr	r2, [pc, #140]	; (8000ed0 <HAL_InitTick+0x104>)
 8000e42:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000e44:	4b20      	ldr	r3, [pc, #128]	; (8000ec8 <HAL_InitTick+0xfc>)
 8000e46:	6a3a      	ldr	r2, [r7, #32]
 8000e48:	605a      	str	r2, [r3, #4]
  htim1.Init.ClockDivision = 0;
 8000e4a:	4b1f      	ldr	r3, [pc, #124]	; (8000ec8 <HAL_InitTick+0xfc>)
 8000e4c:	2200      	movs	r2, #0
 8000e4e:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e50:	4b1d      	ldr	r3, [pc, #116]	; (8000ec8 <HAL_InitTick+0xfc>)
 8000e52:	2200      	movs	r2, #0
 8000e54:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e56:	4b1c      	ldr	r3, [pc, #112]	; (8000ec8 <HAL_InitTick+0xfc>)
 8000e58:	2200      	movs	r2, #0
 8000e5a:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8000e5c:	252b      	movs	r5, #43	; 0x2b
 8000e5e:	197c      	adds	r4, r7, r5
 8000e60:	4b19      	ldr	r3, [pc, #100]	; (8000ec8 <HAL_InitTick+0xfc>)
 8000e62:	0018      	movs	r0, r3
 8000e64:	f002 fbe6 	bl	8003634 <HAL_TIM_Base_Init>
 8000e68:	0003      	movs	r3, r0
 8000e6a:	7023      	strb	r3, [r4, #0]
  if (status == HAL_OK)
 8000e6c:	197b      	adds	r3, r7, r5
 8000e6e:	781b      	ldrb	r3, [r3, #0]
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	d11e      	bne.n	8000eb2 <HAL_InitTick+0xe6>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8000e74:	197c      	adds	r4, r7, r5
 8000e76:	4b14      	ldr	r3, [pc, #80]	; (8000ec8 <HAL_InitTick+0xfc>)
 8000e78:	0018      	movs	r0, r3
 8000e7a:	f002 fc3b 	bl	80036f4 <HAL_TIM_Base_Start_IT>
 8000e7e:	0003      	movs	r3, r0
 8000e80:	7023      	strb	r3, [r4, #0]
    if (status == HAL_OK)
 8000e82:	197b      	adds	r3, r7, r5
 8000e84:	781b      	ldrb	r3, [r3, #0]
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	d113      	bne.n	8000eb2 <HAL_InitTick+0xe6>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_BRK_UP_TRG_COM_IRQn);
 8000e8a:	200d      	movs	r0, #13
 8000e8c:	f000 ffdb 	bl	8001e46 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	2b03      	cmp	r3, #3
 8000e94:	d809      	bhi.n	8000eaa <HAL_InitTick+0xde>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_BRK_UP_TRG_COM_IRQn, TickPriority, 0U);
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	2200      	movs	r2, #0
 8000e9a:	0019      	movs	r1, r3
 8000e9c:	200d      	movs	r0, #13
 8000e9e:	f000 ffbd 	bl	8001e1c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000ea2:	4b0c      	ldr	r3, [pc, #48]	; (8000ed4 <HAL_InitTick+0x108>)
 8000ea4:	687a      	ldr	r2, [r7, #4]
 8000ea6:	601a      	str	r2, [r3, #0]
 8000ea8:	e003      	b.n	8000eb2 <HAL_InitTick+0xe6>
      }
      else
      {
        status = HAL_ERROR;
 8000eaa:	232b      	movs	r3, #43	; 0x2b
 8000eac:	18fb      	adds	r3, r7, r3
 8000eae:	2201      	movs	r2, #1
 8000eb0:	701a      	strb	r2, [r3, #0]
      }
    }
  }

 /* Return function status */
  return status;
 8000eb2:	232b      	movs	r3, #43	; 0x2b
 8000eb4:	18fb      	adds	r3, r7, r3
 8000eb6:	781b      	ldrb	r3, [r3, #0]
}
 8000eb8:	0018      	movs	r0, r3
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	b00c      	add	sp, #48	; 0x30
 8000ebe:	bdb0      	pop	{r4, r5, r7, pc}
 8000ec0:	40021000 	.word	0x40021000
 8000ec4:	000f4240 	.word	0x000f4240
 8000ec8:	200001f8 	.word	0x200001f8
 8000ecc:	40012c00 	.word	0x40012c00
 8000ed0:	000003e7 	.word	0x000003e7
 8000ed4:	20000018 	.word	0x20000018

08000ed8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000edc:	e7fe      	b.n	8000edc <NMI_Handler+0x4>

08000ede <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ede:	b580      	push	{r7, lr}
 8000ee0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ee2:	e7fe      	b.n	8000ee2 <HardFault_Handler+0x4>

08000ee4 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8000ee8:	4b03      	ldr	r3, [pc, #12]	; (8000ef8 <DMA1_Channel1_IRQHandler+0x14>)
 8000eea:	0018      	movs	r0, r3
 8000eec:	f001 f8ee 	bl	80020cc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000ef0:	46c0      	nop			; (mov r8, r8)
 8000ef2:	46bd      	mov	sp, r7
 8000ef4:	bd80      	pop	{r7, pc}
 8000ef6:	46c0      	nop			; (mov r8, r8)
 8000ef8:	200000f4 	.word	0x200000f4

08000efc <TIM1_BRK_UP_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 break, update, trigger and commutation interrupts.
  */
void TIM1_BRK_UP_TRG_COM_IRQHandler(void)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 0 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000f00:	4b03      	ldr	r3, [pc, #12]	; (8000f10 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x14>)
 8000f02:	0018      	movs	r0, r3
 8000f04:	f002 fc58 	bl	80037b8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 1 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 1 */
}
 8000f08:	46c0      	nop			; (mov r8, r8)
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	bd80      	pop	{r7, pc}
 8000f0e:	46c0      	nop			; (mov r8, r8)
 8000f10:	200001f8 	.word	0x200001f8

08000f14 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000f18:	46c0      	nop			; (mov r8, r8)
 8000f1a:	46bd      	mov	sp, r7
 8000f1c:	bd80      	pop	{r7, pc}
	...

08000f20 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000f20:	480d      	ldr	r0, [pc, #52]	; (8000f58 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000f22:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000f24:	f7ff fff6 	bl	8000f14 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000f28:	480c      	ldr	r0, [pc, #48]	; (8000f5c <LoopForever+0x6>)
  ldr r1, =_edata
 8000f2a:	490d      	ldr	r1, [pc, #52]	; (8000f60 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000f2c:	4a0d      	ldr	r2, [pc, #52]	; (8000f64 <LoopForever+0xe>)
  movs r3, #0
 8000f2e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000f30:	e002      	b.n	8000f38 <LoopCopyDataInit>

08000f32 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f32:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f34:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f36:	3304      	adds	r3, #4

08000f38 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f38:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f3a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f3c:	d3f9      	bcc.n	8000f32 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f3e:	4a0a      	ldr	r2, [pc, #40]	; (8000f68 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000f40:	4c0a      	ldr	r4, [pc, #40]	; (8000f6c <LoopForever+0x16>)
  movs r3, #0
 8000f42:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f44:	e001      	b.n	8000f4a <LoopFillZerobss>

08000f46 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f46:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f48:	3204      	adds	r2, #4

08000f4a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f4a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f4c:	d3fb      	bcc.n	8000f46 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000f4e:	f006 f907 	bl	8007160 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8000f52:	f7ff fb65 	bl	8000620 <main>

08000f56 <LoopForever>:

LoopForever:
  b LoopForever
 8000f56:	e7fe      	b.n	8000f56 <LoopForever>
  ldr   r0, =_estack
 8000f58:	20024000 	.word	0x20024000
  ldr r0, =_sdata
 8000f5c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f60:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8000f64:	080073c0 	.word	0x080073c0
  ldr r2, =_sbss
 8000f68:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8000f6c:	20001d68 	.word	0x20001d68

08000f70 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000f70:	e7fe      	b.n	8000f70 <ADC1_COMP_IRQHandler>
	...

08000f74 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b082      	sub	sp, #8
 8000f78:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000f7a:	1dfb      	adds	r3, r7, #7
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f80:	4b0b      	ldr	r3, [pc, #44]	; (8000fb0 <HAL_Init+0x3c>)
 8000f82:	681a      	ldr	r2, [r3, #0]
 8000f84:	4b0a      	ldr	r3, [pc, #40]	; (8000fb0 <HAL_Init+0x3c>)
 8000f86:	2180      	movs	r1, #128	; 0x80
 8000f88:	0049      	lsls	r1, r1, #1
 8000f8a:	430a      	orrs	r2, r1
 8000f8c:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000f8e:	2003      	movs	r0, #3
 8000f90:	f7ff ff1c 	bl	8000dcc <HAL_InitTick>
 8000f94:	1e03      	subs	r3, r0, #0
 8000f96:	d003      	beq.n	8000fa0 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000f98:	1dfb      	adds	r3, r7, #7
 8000f9a:	2201      	movs	r2, #1
 8000f9c:	701a      	strb	r2, [r3, #0]
 8000f9e:	e001      	b.n	8000fa4 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8000fa0:	f7ff fdf2 	bl	8000b88 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000fa4:	1dfb      	adds	r3, r7, #7
 8000fa6:	781b      	ldrb	r3, [r3, #0]
}
 8000fa8:	0018      	movs	r0, r3
 8000faa:	46bd      	mov	sp, r7
 8000fac:	b002      	add	sp, #8
 8000fae:	bd80      	pop	{r7, pc}
 8000fb0:	40022000 	.word	0x40022000

08000fb4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000fb8:	4b05      	ldr	r3, [pc, #20]	; (8000fd0 <HAL_IncTick+0x1c>)
 8000fba:	781b      	ldrb	r3, [r3, #0]
 8000fbc:	001a      	movs	r2, r3
 8000fbe:	4b05      	ldr	r3, [pc, #20]	; (8000fd4 <HAL_IncTick+0x20>)
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	18d2      	adds	r2, r2, r3
 8000fc4:	4b03      	ldr	r3, [pc, #12]	; (8000fd4 <HAL_IncTick+0x20>)
 8000fc6:	601a      	str	r2, [r3, #0]
}
 8000fc8:	46c0      	nop			; (mov r8, r8)
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	bd80      	pop	{r7, pc}
 8000fce:	46c0      	nop			; (mov r8, r8)
 8000fd0:	2000001c 	.word	0x2000001c
 8000fd4:	20000244 	.word	0x20000244

08000fd8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	af00      	add	r7, sp, #0
  return uwTick;
 8000fdc:	4b02      	ldr	r3, [pc, #8]	; (8000fe8 <HAL_GetTick+0x10>)
 8000fde:	681b      	ldr	r3, [r3, #0]
}
 8000fe0:	0018      	movs	r0, r3
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	bd80      	pop	{r7, pc}
 8000fe6:	46c0      	nop			; (mov r8, r8)
 8000fe8:	20000244 	.word	0x20000244

08000fec <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 8000fec:	b580      	push	{r7, lr}
 8000fee:	b082      	sub	sp, #8
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 8000ff4:	4b06      	ldr	r3, [pc, #24]	; (8001010 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	4a06      	ldr	r2, [pc, #24]	; (8001014 <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 8000ffa:	4013      	ands	r3, r2
 8000ffc:	0019      	movs	r1, r3
 8000ffe:	4b04      	ldr	r3, [pc, #16]	; (8001010 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8001000:	687a      	ldr	r2, [r7, #4]
 8001002:	430a      	orrs	r2, r1
 8001004:	601a      	str	r2, [r3, #0]
}
 8001006:	46c0      	nop			; (mov r8, r8)
 8001008:	46bd      	mov	sp, r7
 800100a:	b002      	add	sp, #8
 800100c:	bd80      	pop	{r7, pc}
 800100e:	46c0      	nop			; (mov r8, r8)
 8001010:	40010000 	.word	0x40010000
 8001014:	fffff9ff 	.word	0xfffff9ff

08001018 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	b082      	sub	sp, #8
 800101c:	af00      	add	r7, sp, #0
 800101e:	6078      	str	r0, [r7, #4]
 8001020:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	4a05      	ldr	r2, [pc, #20]	; (800103c <LL_ADC_SetCommonPathInternalCh+0x24>)
 8001028:	401a      	ands	r2, r3
 800102a:	683b      	ldr	r3, [r7, #0]
 800102c:	431a      	orrs	r2, r3
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	601a      	str	r2, [r3, #0]
}
 8001032:	46c0      	nop			; (mov r8, r8)
 8001034:	46bd      	mov	sp, r7
 8001036:	b002      	add	sp, #8
 8001038:	bd80      	pop	{r7, pc}
 800103a:	46c0      	nop			; (mov r8, r8)
 800103c:	fe3fffff 	.word	0xfe3fffff

08001040 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b082      	sub	sp, #8
 8001044:	af00      	add	r7, sp, #0
 8001046:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	681a      	ldr	r2, [r3, #0]
 800104c:	23e0      	movs	r3, #224	; 0xe0
 800104e:	045b      	lsls	r3, r3, #17
 8001050:	4013      	ands	r3, r2
}
 8001052:	0018      	movs	r0, r3
 8001054:	46bd      	mov	sp, r7
 8001056:	b002      	add	sp, #8
 8001058:	bd80      	pop	{r7, pc}

0800105a <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 800105a:	b580      	push	{r7, lr}
 800105c:	b084      	sub	sp, #16
 800105e:	af00      	add	r7, sp, #0
 8001060:	60f8      	str	r0, [r7, #12]
 8001062:	60b9      	str	r1, [r7, #8]
 8001064:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 8001066:	68fb      	ldr	r3, [r7, #12]
 8001068:	695b      	ldr	r3, [r3, #20]
 800106a:	68ba      	ldr	r2, [r7, #8]
 800106c:	2104      	movs	r1, #4
 800106e:	400a      	ands	r2, r1
 8001070:	2107      	movs	r1, #7
 8001072:	4091      	lsls	r1, r2
 8001074:	000a      	movs	r2, r1
 8001076:	43d2      	mvns	r2, r2
 8001078:	401a      	ands	r2, r3
 800107a:	68bb      	ldr	r3, [r7, #8]
 800107c:	2104      	movs	r1, #4
 800107e:	400b      	ands	r3, r1
 8001080:	6879      	ldr	r1, [r7, #4]
 8001082:	4099      	lsls	r1, r3
 8001084:	000b      	movs	r3, r1
 8001086:	431a      	orrs	r2, r3
 8001088:	68fb      	ldr	r3, [r7, #12]
 800108a:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 800108c:	46c0      	nop			; (mov r8, r8)
 800108e:	46bd      	mov	sp, r7
 8001090:	b004      	add	sp, #16
 8001092:	bd80      	pop	{r7, pc}

08001094 <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(const ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	b082      	sub	sp, #8
 8001098:	af00      	add	r7, sp, #0
 800109a:	6078      	str	r0, [r7, #4]
 800109c:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	695b      	ldr	r3, [r3, #20]
 80010a2:	683a      	ldr	r2, [r7, #0]
 80010a4:	2104      	movs	r1, #4
 80010a6:	400a      	ands	r2, r1
 80010a8:	2107      	movs	r1, #7
 80010aa:	4091      	lsls	r1, r2
 80010ac:	000a      	movs	r2, r1
 80010ae:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 80010b0:	683b      	ldr	r3, [r7, #0]
 80010b2:	2104      	movs	r1, #4
 80010b4:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 80010b6:	40da      	lsrs	r2, r3
 80010b8:	0013      	movs	r3, r2
}
 80010ba:	0018      	movs	r0, r3
 80010bc:	46bd      	mov	sp, r7
 80010be:	b002      	add	sp, #8
 80010c0:	bd80      	pop	{r7, pc}

080010c2 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80010c2:	b580      	push	{r7, lr}
 80010c4:	b082      	sub	sp, #8
 80010c6:	af00      	add	r7, sp, #0
 80010c8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	68da      	ldr	r2, [r3, #12]
 80010ce:	23c0      	movs	r3, #192	; 0xc0
 80010d0:	011b      	lsls	r3, r3, #4
 80010d2:	4013      	ands	r3, r2
 80010d4:	d101      	bne.n	80010da <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80010d6:	2301      	movs	r3, #1
 80010d8:	e000      	b.n	80010dc <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80010da:	2300      	movs	r3, #0
}
 80010dc:	0018      	movs	r0, r3
 80010de:	46bd      	mov	sp, r7
 80010e0:	b002      	add	sp, #8
 80010e2:	bd80      	pop	{r7, pc}

080010e4 <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b084      	sub	sp, #16
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	60f8      	str	r0, [r7, #12]
 80010ec:	60b9      	str	r1, [r7, #8]
 80010ee:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 80010f0:	68fb      	ldr	r3, [r7, #12]
 80010f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80010f4:	68ba      	ldr	r2, [r7, #8]
 80010f6:	211f      	movs	r1, #31
 80010f8:	400a      	ands	r2, r1
 80010fa:	210f      	movs	r1, #15
 80010fc:	4091      	lsls	r1, r2
 80010fe:	000a      	movs	r2, r1
 8001100:	43d2      	mvns	r2, r2
 8001102:	401a      	ands	r2, r3
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	0e9b      	lsrs	r3, r3, #26
 8001108:	210f      	movs	r1, #15
 800110a:	4019      	ands	r1, r3
 800110c:	68bb      	ldr	r3, [r7, #8]
 800110e:	201f      	movs	r0, #31
 8001110:	4003      	ands	r3, r0
 8001112:	4099      	lsls	r1, r3
 8001114:	000b      	movs	r3, r1
 8001116:	431a      	orrs	r2, r3
 8001118:	68fb      	ldr	r3, [r7, #12]
 800111a:	629a      	str	r2, [r3, #40]	; 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800111c:	46c0      	nop			; (mov r8, r8)
 800111e:	46bd      	mov	sp, r7
 8001120:	b004      	add	sp, #16
 8001122:	bd80      	pop	{r7, pc}

08001124 <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b082      	sub	sp, #8
 8001128:	af00      	add	r7, sp, #0
 800112a:	6078      	str	r0, [r7, #4]
 800112c:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001132:	683b      	ldr	r3, [r7, #0]
 8001134:	035b      	lsls	r3, r3, #13
 8001136:	0b5b      	lsrs	r3, r3, #13
 8001138:	431a      	orrs	r2, r3
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	629a      	str	r2, [r3, #40]	; 0x28
}
 800113e:	46c0      	nop			; (mov r8, r8)
 8001140:	46bd      	mov	sp, r7
 8001142:	b002      	add	sp, #8
 8001144:	bd80      	pop	{r7, pc}

08001146 <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8001146:	b580      	push	{r7, lr}
 8001148:	b082      	sub	sp, #8
 800114a:	af00      	add	r7, sp, #0
 800114c:	6078      	str	r0, [r7, #4]
 800114e:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001154:	683a      	ldr	r2, [r7, #0]
 8001156:	0352      	lsls	r2, r2, #13
 8001158:	0b52      	lsrs	r2, r2, #13
 800115a:	43d2      	mvns	r2, r2
 800115c:	401a      	ands	r2, r3
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001162:	46c0      	nop			; (mov r8, r8)
 8001164:	46bd      	mov	sp, r7
 8001166:	b002      	add	sp, #8
 8001168:	bd80      	pop	{r7, pc}
	...

0800116c <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	b084      	sub	sp, #16
 8001170:	af00      	add	r7, sp, #0
 8001172:	60f8      	str	r0, [r7, #12]
 8001174:	60b9      	str	r1, [r7, #8]
 8001176:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 8001178:	68fb      	ldr	r3, [r7, #12]
 800117a:	695b      	ldr	r3, [r3, #20]
 800117c:	68ba      	ldr	r2, [r7, #8]
 800117e:	0212      	lsls	r2, r2, #8
 8001180:	43d2      	mvns	r2, r2
 8001182:	401a      	ands	r2, r3
 8001184:	68bb      	ldr	r3, [r7, #8]
 8001186:	021b      	lsls	r3, r3, #8
 8001188:	6879      	ldr	r1, [r7, #4]
 800118a:	400b      	ands	r3, r1
 800118c:	4904      	ldr	r1, [pc, #16]	; (80011a0 <LL_ADC_SetChannelSamplingTime+0x34>)
 800118e:	400b      	ands	r3, r1
 8001190:	431a      	orrs	r2, r3
 8001192:	68fb      	ldr	r3, [r7, #12]
 8001194:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 8001196:	46c0      	nop			; (mov r8, r8)
 8001198:	46bd      	mov	sp, r7
 800119a:	b004      	add	sp, #16
 800119c:	bd80      	pop	{r7, pc}
 800119e:	46c0      	nop			; (mov r8, r8)
 80011a0:	07ffff00 	.word	0x07ffff00

080011a4 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b082      	sub	sp, #8
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	689b      	ldr	r3, [r3, #8]
 80011b0:	4a05      	ldr	r2, [pc, #20]	; (80011c8 <LL_ADC_EnableInternalRegulator+0x24>)
 80011b2:	4013      	ands	r3, r2
 80011b4:	2280      	movs	r2, #128	; 0x80
 80011b6:	0552      	lsls	r2, r2, #21
 80011b8:	431a      	orrs	r2, r3
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80011be:	46c0      	nop			; (mov r8, r8)
 80011c0:	46bd      	mov	sp, r7
 80011c2:	b002      	add	sp, #8
 80011c4:	bd80      	pop	{r7, pc}
 80011c6:	46c0      	nop			; (mov r8, r8)
 80011c8:	6fffffe8 	.word	0x6fffffe8

080011cc <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b082      	sub	sp, #8
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	689a      	ldr	r2, [r3, #8]
 80011d8:	2380      	movs	r3, #128	; 0x80
 80011da:	055b      	lsls	r3, r3, #21
 80011dc:	401a      	ands	r2, r3
 80011de:	2380      	movs	r3, #128	; 0x80
 80011e0:	055b      	lsls	r3, r3, #21
 80011e2:	429a      	cmp	r2, r3
 80011e4:	d101      	bne.n	80011ea <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 80011e6:	2301      	movs	r3, #1
 80011e8:	e000      	b.n	80011ec <LL_ADC_IsInternalRegulatorEnabled+0x20>
 80011ea:	2300      	movs	r3, #0
}
 80011ec:	0018      	movs	r0, r3
 80011ee:	46bd      	mov	sp, r7
 80011f0:	b002      	add	sp, #8
 80011f2:	bd80      	pop	{r7, pc}

080011f4 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b082      	sub	sp, #8
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	689b      	ldr	r3, [r3, #8]
 8001200:	4a04      	ldr	r2, [pc, #16]	; (8001214 <LL_ADC_Enable+0x20>)
 8001202:	4013      	ands	r3, r2
 8001204:	2201      	movs	r2, #1
 8001206:	431a      	orrs	r2, r3
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 800120c:	46c0      	nop			; (mov r8, r8)
 800120e:	46bd      	mov	sp, r7
 8001210:	b002      	add	sp, #8
 8001212:	bd80      	pop	{r7, pc}
 8001214:	7fffffe8 	.word	0x7fffffe8

08001218 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	b082      	sub	sp, #8
 800121c:	af00      	add	r7, sp, #0
 800121e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	689b      	ldr	r3, [r3, #8]
 8001224:	4a04      	ldr	r2, [pc, #16]	; (8001238 <LL_ADC_Disable+0x20>)
 8001226:	4013      	ands	r3, r2
 8001228:	2202      	movs	r2, #2
 800122a:	431a      	orrs	r2, r3
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8001230:	46c0      	nop			; (mov r8, r8)
 8001232:	46bd      	mov	sp, r7
 8001234:	b002      	add	sp, #8
 8001236:	bd80      	pop	{r7, pc}
 8001238:	7fffffe8 	.word	0x7fffffe8

0800123c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	b082      	sub	sp, #8
 8001240:	af00      	add	r7, sp, #0
 8001242:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	689b      	ldr	r3, [r3, #8]
 8001248:	2201      	movs	r2, #1
 800124a:	4013      	ands	r3, r2
 800124c:	2b01      	cmp	r3, #1
 800124e:	d101      	bne.n	8001254 <LL_ADC_IsEnabled+0x18>
 8001250:	2301      	movs	r3, #1
 8001252:	e000      	b.n	8001256 <LL_ADC_IsEnabled+0x1a>
 8001254:	2300      	movs	r3, #0
}
 8001256:	0018      	movs	r0, r3
 8001258:	46bd      	mov	sp, r7
 800125a:	b002      	add	sp, #8
 800125c:	bd80      	pop	{r7, pc}
	...

08001260 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	b082      	sub	sp, #8
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	689b      	ldr	r3, [r3, #8]
 800126c:	4a04      	ldr	r2, [pc, #16]	; (8001280 <LL_ADC_REG_StartConversion+0x20>)
 800126e:	4013      	ands	r3, r2
 8001270:	2204      	movs	r2, #4
 8001272:	431a      	orrs	r2, r3
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001278:	46c0      	nop			; (mov r8, r8)
 800127a:	46bd      	mov	sp, r7
 800127c:	b002      	add	sp, #8
 800127e:	bd80      	pop	{r7, pc}
 8001280:	7fffffe8 	.word	0x7fffffe8

08001284 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	b082      	sub	sp, #8
 8001288:	af00      	add	r7, sp, #0
 800128a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	689b      	ldr	r3, [r3, #8]
 8001290:	2204      	movs	r2, #4
 8001292:	4013      	ands	r3, r2
 8001294:	2b04      	cmp	r3, #4
 8001296:	d101      	bne.n	800129c <LL_ADC_REG_IsConversionOngoing+0x18>
 8001298:	2301      	movs	r3, #1
 800129a:	e000      	b.n	800129e <LL_ADC_REG_IsConversionOngoing+0x1a>
 800129c:	2300      	movs	r3, #0
}
 800129e:	0018      	movs	r0, r3
 80012a0:	46bd      	mov	sp, r7
 80012a2:	b002      	add	sp, #8
 80012a4:	bd80      	pop	{r7, pc}
	...

080012a8 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b088      	sub	sp, #32
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80012b0:	231f      	movs	r3, #31
 80012b2:	18fb      	adds	r3, r7, r3
 80012b4:	2200      	movs	r2, #0
 80012b6:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_cfgr1 = 0UL;
 80012b8:	2300      	movs	r3, #0
 80012ba:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_cfgr2 = 0UL;
 80012bc:	2300      	movs	r3, #0
 80012be:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80012c0:	2300      	movs	r3, #0
 80012c2:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d101      	bne.n	80012ce <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 80012ca:	2301      	movs	r3, #1
 80012cc:	e17f      	b.n	80015ce <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d10a      	bne.n	80012ec <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	0018      	movs	r0, r3
 80012da:	f7ff fc85 	bl	8000be8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	2200      	movs	r2, #0
 80012e2:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	2254      	movs	r2, #84	; 0x54
 80012e8:	2100      	movs	r1, #0
 80012ea:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	0018      	movs	r0, r3
 80012f2:	f7ff ff6b 	bl	80011cc <LL_ADC_IsInternalRegulatorEnabled>
 80012f6:	1e03      	subs	r3, r0, #0
 80012f8:	d115      	bne.n	8001326 <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	0018      	movs	r0, r3
 8001300:	f7ff ff50 	bl	80011a4 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001304:	4bb4      	ldr	r3, [pc, #720]	; (80015d8 <HAL_ADC_Init+0x330>)
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	49b4      	ldr	r1, [pc, #720]	; (80015dc <HAL_ADC_Init+0x334>)
 800130a:	0018      	movs	r0, r3
 800130c:	f7fe fefc 	bl	8000108 <__udivsi3>
 8001310:	0003      	movs	r3, r0
 8001312:	3301      	adds	r3, #1
 8001314:	005b      	lsls	r3, r3, #1
 8001316:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001318:	e002      	b.n	8001320 <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 800131a:	68fb      	ldr	r3, [r7, #12]
 800131c:	3b01      	subs	r3, #1
 800131e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001320:	68fb      	ldr	r3, [r7, #12]
 8001322:	2b00      	cmp	r3, #0
 8001324:	d1f9      	bne.n	800131a <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	0018      	movs	r0, r3
 800132c:	f7ff ff4e 	bl	80011cc <LL_ADC_IsInternalRegulatorEnabled>
 8001330:	1e03      	subs	r3, r0, #0
 8001332:	d10f      	bne.n	8001354 <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001338:	2210      	movs	r2, #16
 800133a:	431a      	orrs	r2, r3
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001344:	2201      	movs	r2, #1
 8001346:	431a      	orrs	r2, r3
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 800134c:	231f      	movs	r3, #31
 800134e:	18fb      	adds	r3, r7, r3
 8001350:	2201      	movs	r2, #1
 8001352:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	0018      	movs	r0, r3
 800135a:	f7ff ff93 	bl	8001284 <LL_ADC_REG_IsConversionOngoing>
 800135e:	0003      	movs	r3, r0
 8001360:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001366:	2210      	movs	r2, #16
 8001368:	4013      	ands	r3, r2
 800136a:	d000      	beq.n	800136e <HAL_ADC_Init+0xc6>
 800136c:	e122      	b.n	80015b4 <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800136e:	693b      	ldr	r3, [r7, #16]
 8001370:	2b00      	cmp	r3, #0
 8001372:	d000      	beq.n	8001376 <HAL_ADC_Init+0xce>
 8001374:	e11e      	b.n	80015b4 <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800137a:	4a99      	ldr	r2, [pc, #612]	; (80015e0 <HAL_ADC_Init+0x338>)
 800137c:	4013      	ands	r3, r2
 800137e:	2202      	movs	r2, #2
 8001380:	431a      	orrs	r2, r3
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	659a      	str	r2, [r3, #88]	; 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	0018      	movs	r0, r3
 800138c:	f7ff ff56 	bl	800123c <LL_ADC_IsEnabled>
 8001390:	1e03      	subs	r3, r0, #0
 8001392:	d000      	beq.n	8001396 <HAL_ADC_Init+0xee>
 8001394:	e0ad      	b.n	80014f2 <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	689a      	ldr	r2, [r3, #8]
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	7e1b      	ldrb	r3, [r3, #24]
 800139e:	039b      	lsls	r3, r3, #14
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 80013a0:	431a      	orrs	r2, r3
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	7e5b      	ldrb	r3, [r3, #25]
 80013a6:	03db      	lsls	r3, r3, #15
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 80013a8:	431a      	orrs	r2, r3
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	7e9b      	ldrb	r3, [r3, #26]
 80013ae:	035b      	lsls	r3, r3, #13
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 80013b0:	431a      	orrs	r2, r3
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d002      	beq.n	80013c0 <HAL_ADC_Init+0x118>
 80013ba:	2380      	movs	r3, #128	; 0x80
 80013bc:	015b      	lsls	r3, r3, #5
 80013be:	e000      	b.n	80013c2 <HAL_ADC_Init+0x11a>
 80013c0:	2300      	movs	r3, #0
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 80013c2:	431a      	orrs	r2, r3
                    hadc->Init.DataAlign                                           |
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	68db      	ldr	r3, [r3, #12]
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 80013c8:	431a      	orrs	r2, r3
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	691b      	ldr	r3, [r3, #16]
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	da04      	bge.n	80013dc <HAL_ADC_Init+0x134>
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	691b      	ldr	r3, [r3, #16]
 80013d6:	005b      	lsls	r3, r3, #1
 80013d8:	085b      	lsrs	r3, r3, #1
 80013da:	e001      	b.n	80013e0 <HAL_ADC_Init+0x138>
 80013dc:	2380      	movs	r3, #128	; 0x80
 80013de:	039b      	lsls	r3, r3, #14
                    hadc->Init.DataAlign                                           |
 80013e0:	431a      	orrs	r2, r3
                    ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	212c      	movs	r1, #44	; 0x2c
 80013e6:	5c5b      	ldrb	r3, [r3, r1]
 80013e8:	005b      	lsls	r3, r3, #1
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80013ea:	4313      	orrs	r3, r2
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 80013ec:	69ba      	ldr	r2, [r7, #24]
 80013ee:	4313      	orrs	r3, r2
 80013f0:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	2220      	movs	r2, #32
 80013f6:	5c9b      	ldrb	r3, [r3, r2]
 80013f8:	2b01      	cmp	r3, #1
 80013fa:	d115      	bne.n	8001428 <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	7e9b      	ldrb	r3, [r3, #26]
 8001400:	2b00      	cmp	r3, #0
 8001402:	d105      	bne.n	8001410 <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmp_cfgr1 |= ADC_CFGR1_DISCEN;
 8001404:	69bb      	ldr	r3, [r7, #24]
 8001406:	2280      	movs	r2, #128	; 0x80
 8001408:	0252      	lsls	r2, r2, #9
 800140a:	4313      	orrs	r3, r2
 800140c:	61bb      	str	r3, [r7, #24]
 800140e:	e00b      	b.n	8001428 <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001414:	2220      	movs	r2, #32
 8001416:	431a      	orrs	r2, r3
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001420:	2201      	movs	r2, #1
 8001422:	431a      	orrs	r2, r3
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	65da      	str	r2, [r3, #92]	; 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800142c:	2b00      	cmp	r3, #0
 800142e:	d00a      	beq.n	8001446 <HAL_ADC_Init+0x19e>
      {
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001434:	23e0      	movs	r3, #224	; 0xe0
 8001436:	005b      	lsls	r3, r3, #1
 8001438:	401a      	ands	r2, r3
                      hadc->Init.ExternalTrigConvEdge);
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 800143e:	4313      	orrs	r3, r2
 8001440:	69ba      	ldr	r2, [r7, #24]
 8001442:	4313      	orrs	r3, r2
 8001444:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	68db      	ldr	r3, [r3, #12]
 800144c:	4a65      	ldr	r2, [pc, #404]	; (80015e4 <HAL_ADC_Init+0x33c>)
 800144e:	4013      	ands	r3, r2
 8001450:	0019      	movs	r1, r3
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	69ba      	ldr	r2, [r7, #24]
 8001458:	430a      	orrs	r2, r1
 800145a:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN     |
                 ADC_CFGR1_SCANDIR   |
                 ADC_CFGR1_DMACFG,
                 tmp_cfgr1);

      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	685b      	ldr	r3, [r3, #4]
 8001460:	0f9b      	lsrs	r3, r3, #30
 8001462:	079a      	lsls	r2, r3, #30
                    hadc->Init.TriggerFrequencyMode
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001468:	4313      	orrs	r3, r2
 800146a:	697a      	ldr	r2, [r7, #20]
 800146c:	4313      	orrs	r3, r2
 800146e:	617b      	str	r3, [r7, #20]
                   );

      if (hadc->Init.OversamplingMode == ENABLE)
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	223c      	movs	r2, #60	; 0x3c
 8001474:	5c9b      	ldrb	r3, [r3, r2]
 8001476:	2b01      	cmp	r3, #1
 8001478:	d111      	bne.n	800149e <HAL_ADC_Init+0x1f6>
      {
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	685b      	ldr	r3, [r3, #4]
 800147e:	0f9b      	lsrs	r3, r3, #30
 8001480:	079a      	lsls	r2, r3, #30
                      hadc->Init.Oversampling.Ratio         |
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	6c1b      	ldr	r3, [r3, #64]	; 0x40
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001486:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.RightBitShift |
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                      hadc->Init.Oversampling.Ratio         |
 800148c:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.TriggeredMode
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                      hadc->Init.Oversampling.RightBitShift |
 8001492:	431a      	orrs	r2, r3
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
 8001494:	697b      	ldr	r3, [r7, #20]
 8001496:	4313      	orrs	r3, r2
 8001498:	2201      	movs	r2, #1
 800149a:	4313      	orrs	r3, r2
 800149c:	617b      	str	r3, [r7, #20]
                     );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	691b      	ldr	r3, [r3, #16]
 80014a4:	4a50      	ldr	r2, [pc, #320]	; (80015e8 <HAL_ADC_Init+0x340>)
 80014a6:	4013      	ands	r3, r2
 80014a8:	0019      	movs	r1, r3
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	697a      	ldr	r2, [r7, #20]
 80014b0:	430a      	orrs	r2, r1
 80014b2:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmp_cfgr2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	685a      	ldr	r2, [r3, #4]
 80014b8:	23c0      	movs	r3, #192	; 0xc0
 80014ba:	061b      	lsls	r3, r3, #24
 80014bc:	429a      	cmp	r2, r3
 80014be:	d018      	beq.n	80014f2 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 80014c4:	2380      	movs	r3, #128	; 0x80
 80014c6:	05db      	lsls	r3, r3, #23
 80014c8:	429a      	cmp	r2, r3
 80014ca:	d012      	beq.n	80014f2 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 80014d0:	2380      	movs	r3, #128	; 0x80
 80014d2:	061b      	lsls	r3, r3, #24
 80014d4:	429a      	cmp	r2, r3
 80014d6:	d00c      	beq.n	80014f2 <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 80014d8:	4b44      	ldr	r3, [pc, #272]	; (80015ec <HAL_ADC_Init+0x344>)
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	4a44      	ldr	r2, [pc, #272]	; (80015f0 <HAL_ADC_Init+0x348>)
 80014de:	4013      	ands	r3, r2
 80014e0:	0019      	movs	r1, r3
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	685a      	ldr	r2, [r3, #4]
 80014e6:	23f0      	movs	r3, #240	; 0xf0
 80014e8:	039b      	lsls	r3, r3, #14
 80014ea:	401a      	ands	r2, r3
 80014ec:	4b3f      	ldr	r3, [pc, #252]	; (80015ec <HAL_ADC_Init+0x344>)
 80014ee:	430a      	orrs	r2, r1
 80014f0:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	6818      	ldr	r0, [r3, #0]
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80014fa:	001a      	movs	r2, r3
 80014fc:	2100      	movs	r1, #0
 80014fe:	f7ff fdac 	bl	800105a <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	6818      	ldr	r0, [r3, #0]
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800150a:	493a      	ldr	r1, [pc, #232]	; (80015f4 <HAL_ADC_Init+0x34c>)
 800150c:	001a      	movs	r2, r3
 800150e:	f7ff fda4 	bl	800105a <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	691b      	ldr	r3, [r3, #16]
 8001516:	2b00      	cmp	r3, #0
 8001518:	d109      	bne.n	800152e <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	2110      	movs	r1, #16
 8001526:	4249      	negs	r1, r1
 8001528:	430a      	orrs	r2, r1
 800152a:	629a      	str	r2, [r3, #40]	; 0x28
 800152c:	e018      	b.n	8001560 <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	691a      	ldr	r2, [r3, #16]
 8001532:	2380      	movs	r3, #128	; 0x80
 8001534:	039b      	lsls	r3, r3, #14
 8001536:	429a      	cmp	r2, r3
 8001538:	d112      	bne.n	8001560 <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	69db      	ldr	r3, [r3, #28]
 8001544:	3b01      	subs	r3, #1
 8001546:	009b      	lsls	r3, r3, #2
 8001548:	221c      	movs	r2, #28
 800154a:	4013      	ands	r3, r2
 800154c:	2210      	movs	r2, #16
 800154e:	4252      	negs	r2, r2
 8001550:	409a      	lsls	r2, r3
 8001552:	0011      	movs	r1, r2
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	430a      	orrs	r2, r1
 800155e:	629a      	str	r2, [r3, #40]	; 0x28
      /* Nothing to do */
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	2100      	movs	r1, #0
 8001566:	0018      	movs	r0, r3
 8001568:	f7ff fd94 	bl	8001094 <LL_ADC_GetSamplingTimeCommonChannels>
 800156c:	0002      	movs	r2, r0
        == hadc->Init.SamplingTimeCommon1)
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001572:	429a      	cmp	r2, r3
 8001574:	d10b      	bne.n	800158e <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	2200      	movs	r2, #0
 800157a:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001580:	2203      	movs	r2, #3
 8001582:	4393      	bics	r3, r2
 8001584:	2201      	movs	r2, #1
 8001586:	431a      	orrs	r2, r3
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	659a      	str	r2, [r3, #88]	; 0x58
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800158c:	e01c      	b.n	80015c8 <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001592:	2212      	movs	r2, #18
 8001594:	4393      	bics	r3, r2
 8001596:	2210      	movs	r2, #16
 8001598:	431a      	orrs	r2, r3
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80015a2:	2201      	movs	r2, #1
 80015a4:	431a      	orrs	r2, r3
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	65da      	str	r2, [r3, #92]	; 0x5c

      tmp_hal_status = HAL_ERROR;
 80015aa:	231f      	movs	r3, #31
 80015ac:	18fb      	adds	r3, r7, r3
 80015ae:	2201      	movs	r2, #1
 80015b0:	701a      	strb	r2, [r3, #0]
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80015b2:	e009      	b.n	80015c8 <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80015b8:	2210      	movs	r2, #16
 80015ba:	431a      	orrs	r2, r3
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80015c0:	231f      	movs	r3, #31
 80015c2:	18fb      	adds	r3, r7, r3
 80015c4:	2201      	movs	r2, #1
 80015c6:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 80015c8:	231f      	movs	r3, #31
 80015ca:	18fb      	adds	r3, r7, r3
 80015cc:	781b      	ldrb	r3, [r3, #0]
}
 80015ce:	0018      	movs	r0, r3
 80015d0:	46bd      	mov	sp, r7
 80015d2:	b008      	add	sp, #32
 80015d4:	bd80      	pop	{r7, pc}
 80015d6:	46c0      	nop			; (mov r8, r8)
 80015d8:	20000014 	.word	0x20000014
 80015dc:	00030d40 	.word	0x00030d40
 80015e0:	fffffefd 	.word	0xfffffefd
 80015e4:	ffde0201 	.word	0xffde0201
 80015e8:	1ffffc02 	.word	0x1ffffc02
 80015ec:	40012708 	.word	0x40012708
 80015f0:	ffc3ffff 	.word	0xffc3ffff
 80015f4:	07ffff04 	.word	0x07ffff04

080015f8 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80015f8:	b5b0      	push	{r4, r5, r7, lr}
 80015fa:	b086      	sub	sp, #24
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	60f8      	str	r0, [r7, #12]
 8001600:	60b9      	str	r1, [r7, #8]
 8001602:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001604:	68fb      	ldr	r3, [r7, #12]
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	0018      	movs	r0, r3
 800160a:	f7ff fe3b 	bl	8001284 <LL_ADC_REG_IsConversionOngoing>
 800160e:	1e03      	subs	r3, r0, #0
 8001610:	d16c      	bne.n	80016ec <HAL_ADC_Start_DMA+0xf4>
  {
    __HAL_LOCK(hadc);
 8001612:	68fb      	ldr	r3, [r7, #12]
 8001614:	2254      	movs	r2, #84	; 0x54
 8001616:	5c9b      	ldrb	r3, [r3, r2]
 8001618:	2b01      	cmp	r3, #1
 800161a:	d101      	bne.n	8001620 <HAL_ADC_Start_DMA+0x28>
 800161c:	2302      	movs	r3, #2
 800161e:	e06c      	b.n	80016fa <HAL_ADC_Start_DMA+0x102>
 8001620:	68fb      	ldr	r3, [r7, #12]
 8001622:	2254      	movs	r2, #84	; 0x54
 8001624:	2101      	movs	r1, #1
 8001626:	5499      	strb	r1, [r3, r2]

    /* Specific case for first call occurrence of this function (DMA transfer */
    /* not activated and ADC disabled), DMA transfer must be activated        */
    /* with ADC disabled.                                                     */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) == 0UL)
 8001628:	68fb      	ldr	r3, [r7, #12]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	68db      	ldr	r3, [r3, #12]
 800162e:	2201      	movs	r2, #1
 8001630:	4013      	ands	r3, r2
 8001632:	d113      	bne.n	800165c <HAL_ADC_Start_DMA+0x64>
    {
      if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8001634:	68fb      	ldr	r3, [r7, #12]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	0018      	movs	r0, r3
 800163a:	f7ff fdff 	bl	800123c <LL_ADC_IsEnabled>
 800163e:	1e03      	subs	r3, r0, #0
 8001640:	d004      	beq.n	800164c <HAL_ADC_Start_DMA+0x54>
      {
        /* Disable ADC */
        LL_ADC_Disable(hadc->Instance);
 8001642:	68fb      	ldr	r3, [r7, #12]
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	0018      	movs	r0, r3
 8001648:	f7ff fde6 	bl	8001218 <LL_ADC_Disable>
      }

      /* Enable ADC DMA mode */
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 800164c:	68fb      	ldr	r3, [r7, #12]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	68da      	ldr	r2, [r3, #12]
 8001652:	68fb      	ldr	r3, [r7, #12]
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	2101      	movs	r1, #1
 8001658:	430a      	orrs	r2, r1
 800165a:	60da      	str	r2, [r3, #12]
    }

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800165c:	2517      	movs	r5, #23
 800165e:	197c      	adds	r4, r7, r5
 8001660:	68fb      	ldr	r3, [r7, #12]
 8001662:	0018      	movs	r0, r3
 8001664:	f000 fa3e 	bl	8001ae4 <ADC_Enable>
 8001668:	0003      	movs	r3, r0
 800166a:	7023      	strb	r3, [r4, #0]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800166c:	002c      	movs	r4, r5
 800166e:	193b      	adds	r3, r7, r4
 8001670:	781b      	ldrb	r3, [r3, #0]
 8001672:	2b00      	cmp	r3, #0
 8001674:	d13e      	bne.n	80016f4 <HAL_ADC_Start_DMA+0xfc>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001676:	68fb      	ldr	r3, [r7, #12]
 8001678:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800167a:	4a22      	ldr	r2, [pc, #136]	; (8001704 <HAL_ADC_Start_DMA+0x10c>)
 800167c:	4013      	ands	r3, r2
 800167e:	2280      	movs	r2, #128	; 0x80
 8001680:	0052      	lsls	r2, r2, #1
 8001682:	431a      	orrs	r2, r3
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001688:	68fb      	ldr	r3, [r7, #12]
 800168a:	2200      	movs	r2, #0
 800168c:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800168e:	68fb      	ldr	r3, [r7, #12]
 8001690:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001692:	4a1d      	ldr	r2, [pc, #116]	; (8001708 <HAL_ADC_Start_DMA+0x110>)
 8001694:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001696:	68fb      	ldr	r3, [r7, #12]
 8001698:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800169a:	4a1c      	ldr	r2, [pc, #112]	; (800170c <HAL_ADC_Start_DMA+0x114>)
 800169c:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800169e:	68fb      	ldr	r3, [r7, #12]
 80016a0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80016a2:	4a1b      	ldr	r2, [pc, #108]	; (8001710 <HAL_ADC_Start_DMA+0x118>)
 80016a4:	635a      	str	r2, [r3, #52]	; 0x34
      /* start (in case of SW start):                                         */

      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80016a6:	68fb      	ldr	r3, [r7, #12]
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	221c      	movs	r2, #28
 80016ac:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80016ae:	68fb      	ldr	r3, [r7, #12]
 80016b0:	2254      	movs	r2, #84	; 0x54
 80016b2:	2100      	movs	r1, #0
 80016b4:	5499      	strb	r1, [r3, r2]

      /* Enable ADC overrun interrupt */
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80016b6:	68fb      	ldr	r3, [r7, #12]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	685a      	ldr	r2, [r3, #4]
 80016bc:	68fb      	ldr	r3, [r7, #12]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	2110      	movs	r1, #16
 80016c2:	430a      	orrs	r2, r1
 80016c4:	605a      	str	r2, [r3, #4]

      /* Start the DMA channel */
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80016c6:	68fb      	ldr	r3, [r7, #12]
 80016c8:	6d18      	ldr	r0, [r3, #80]	; 0x50
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	3340      	adds	r3, #64	; 0x40
 80016d0:	0019      	movs	r1, r3
 80016d2:	68ba      	ldr	r2, [r7, #8]
 80016d4:	193c      	adds	r4, r7, r4
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	f000 fc72 	bl	8001fc0 <HAL_DMA_Start_IT>
 80016dc:	0003      	movs	r3, r0
 80016de:	7023      	strb	r3, [r4, #0]
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 80016e0:	68fb      	ldr	r3, [r7, #12]
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	0018      	movs	r0, r3
 80016e6:	f7ff fdbb 	bl	8001260 <LL_ADC_REG_StartConversion>
 80016ea:	e003      	b.n	80016f4 <HAL_ADC_Start_DMA+0xfc>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80016ec:	2317      	movs	r3, #23
 80016ee:	18fb      	adds	r3, r7, r3
 80016f0:	2202      	movs	r2, #2
 80016f2:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 80016f4:	2317      	movs	r3, #23
 80016f6:	18fb      	adds	r3, r7, r3
 80016f8:	781b      	ldrb	r3, [r3, #0]
}
 80016fa:	0018      	movs	r0, r3
 80016fc:	46bd      	mov	sp, r7
 80016fe:	b006      	add	sp, #24
 8001700:	bdb0      	pop	{r4, r5, r7, pc}
 8001702:	46c0      	nop			; (mov r8, r8)
 8001704:	fffff0fe 	.word	0xfffff0fe
 8001708:	08001bf1 	.word	0x08001bf1
 800170c:	08001cb9 	.word	0x08001cb9
 8001710:	08001cd7 	.word	0x08001cd7

08001714 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001714:	b580      	push	{r7, lr}
 8001716:	b082      	sub	sp, #8
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 800171c:	46c0      	nop			; (mov r8, r8)
 800171e:	46bd      	mov	sp, r7
 8001720:	b002      	add	sp, #8
 8001722:	bd80      	pop	{r7, pc}

08001724 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001724:	b580      	push	{r7, lr}
 8001726:	b082      	sub	sp, #8
 8001728:	af00      	add	r7, sp, #0
 800172a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800172c:	46c0      	nop			; (mov r8, r8)
 800172e:	46bd      	mov	sp, r7
 8001730:	b002      	add	sp, #8
 8001732:	bd80      	pop	{r7, pc}

08001734 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	b086      	sub	sp, #24
 8001738:	af00      	add	r7, sp, #0
 800173a:	6078      	str	r0, [r7, #4]
 800173c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800173e:	2317      	movs	r3, #23
 8001740:	18fb      	adds	r3, r7, r3
 8001742:	2200      	movs	r2, #0
 8001744:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8001746:	2300      	movs	r3, #0
 8001748:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	2254      	movs	r2, #84	; 0x54
 800174e:	5c9b      	ldrb	r3, [r3, r2]
 8001750:	2b01      	cmp	r3, #1
 8001752:	d101      	bne.n	8001758 <HAL_ADC_ConfigChannel+0x24>
 8001754:	2302      	movs	r3, #2
 8001756:	e1c0      	b.n	8001ada <HAL_ADC_ConfigChannel+0x3a6>
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	2254      	movs	r2, #84	; 0x54
 800175c:	2101      	movs	r1, #1
 800175e:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	0018      	movs	r0, r3
 8001766:	f7ff fd8d 	bl	8001284 <LL_ADC_REG_IsConversionOngoing>
 800176a:	1e03      	subs	r3, r0, #0
 800176c:	d000      	beq.n	8001770 <HAL_ADC_ConfigChannel+0x3c>
 800176e:	e1a3      	b.n	8001ab8 <HAL_ADC_ConfigChannel+0x384>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 8001770:	683b      	ldr	r3, [r7, #0]
 8001772:	685b      	ldr	r3, [r3, #4]
 8001774:	2b02      	cmp	r3, #2
 8001776:	d100      	bne.n	800177a <HAL_ADC_ConfigChannel+0x46>
 8001778:	e143      	b.n	8001a02 <HAL_ADC_ConfigChannel+0x2ce>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	691a      	ldr	r2, [r3, #16]
 800177e:	2380      	movs	r3, #128	; 0x80
 8001780:	061b      	lsls	r3, r3, #24
 8001782:	429a      	cmp	r2, r3
 8001784:	d004      	beq.n	8001790 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800178a:	4ac1      	ldr	r2, [pc, #772]	; (8001a90 <HAL_ADC_ConfigChannel+0x35c>)
 800178c:	4293      	cmp	r3, r2
 800178e:	d108      	bne.n	80017a2 <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	681a      	ldr	r2, [r3, #0]
 8001794:	683b      	ldr	r3, [r7, #0]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	0019      	movs	r1, r3
 800179a:	0010      	movs	r0, r2
 800179c:	f7ff fcc2 	bl	8001124 <LL_ADC_REG_SetSequencerChAdd>
 80017a0:	e0c9      	b.n	8001936 <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80017a6:	683b      	ldr	r3, [r7, #0]
 80017a8:	685b      	ldr	r3, [r3, #4]
 80017aa:	211f      	movs	r1, #31
 80017ac:	400b      	ands	r3, r1
 80017ae:	210f      	movs	r1, #15
 80017b0:	4099      	lsls	r1, r3
 80017b2:	000b      	movs	r3, r1
 80017b4:	43db      	mvns	r3, r3
 80017b6:	4013      	ands	r3, r2
 80017b8:	0019      	movs	r1, r3
 80017ba:	683b      	ldr	r3, [r7, #0]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	035b      	lsls	r3, r3, #13
 80017c0:	0b5b      	lsrs	r3, r3, #13
 80017c2:	d105      	bne.n	80017d0 <HAL_ADC_ConfigChannel+0x9c>
 80017c4:	683b      	ldr	r3, [r7, #0]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	0e9b      	lsrs	r3, r3, #26
 80017ca:	221f      	movs	r2, #31
 80017cc:	4013      	ands	r3, r2
 80017ce:	e098      	b.n	8001902 <HAL_ADC_ConfigChannel+0x1ce>
 80017d0:	683b      	ldr	r3, [r7, #0]
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	2201      	movs	r2, #1
 80017d6:	4013      	ands	r3, r2
 80017d8:	d000      	beq.n	80017dc <HAL_ADC_ConfigChannel+0xa8>
 80017da:	e091      	b.n	8001900 <HAL_ADC_ConfigChannel+0x1cc>
 80017dc:	683b      	ldr	r3, [r7, #0]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	2202      	movs	r2, #2
 80017e2:	4013      	ands	r3, r2
 80017e4:	d000      	beq.n	80017e8 <HAL_ADC_ConfigChannel+0xb4>
 80017e6:	e089      	b.n	80018fc <HAL_ADC_ConfigChannel+0x1c8>
 80017e8:	683b      	ldr	r3, [r7, #0]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	2204      	movs	r2, #4
 80017ee:	4013      	ands	r3, r2
 80017f0:	d000      	beq.n	80017f4 <HAL_ADC_ConfigChannel+0xc0>
 80017f2:	e081      	b.n	80018f8 <HAL_ADC_ConfigChannel+0x1c4>
 80017f4:	683b      	ldr	r3, [r7, #0]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	2208      	movs	r2, #8
 80017fa:	4013      	ands	r3, r2
 80017fc:	d000      	beq.n	8001800 <HAL_ADC_ConfigChannel+0xcc>
 80017fe:	e079      	b.n	80018f4 <HAL_ADC_ConfigChannel+0x1c0>
 8001800:	683b      	ldr	r3, [r7, #0]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	2210      	movs	r2, #16
 8001806:	4013      	ands	r3, r2
 8001808:	d000      	beq.n	800180c <HAL_ADC_ConfigChannel+0xd8>
 800180a:	e071      	b.n	80018f0 <HAL_ADC_ConfigChannel+0x1bc>
 800180c:	683b      	ldr	r3, [r7, #0]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	2220      	movs	r2, #32
 8001812:	4013      	ands	r3, r2
 8001814:	d000      	beq.n	8001818 <HAL_ADC_ConfigChannel+0xe4>
 8001816:	e069      	b.n	80018ec <HAL_ADC_ConfigChannel+0x1b8>
 8001818:	683b      	ldr	r3, [r7, #0]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	2240      	movs	r2, #64	; 0x40
 800181e:	4013      	ands	r3, r2
 8001820:	d000      	beq.n	8001824 <HAL_ADC_ConfigChannel+0xf0>
 8001822:	e061      	b.n	80018e8 <HAL_ADC_ConfigChannel+0x1b4>
 8001824:	683b      	ldr	r3, [r7, #0]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	2280      	movs	r2, #128	; 0x80
 800182a:	4013      	ands	r3, r2
 800182c:	d000      	beq.n	8001830 <HAL_ADC_ConfigChannel+0xfc>
 800182e:	e059      	b.n	80018e4 <HAL_ADC_ConfigChannel+0x1b0>
 8001830:	683b      	ldr	r3, [r7, #0]
 8001832:	681a      	ldr	r2, [r3, #0]
 8001834:	2380      	movs	r3, #128	; 0x80
 8001836:	005b      	lsls	r3, r3, #1
 8001838:	4013      	ands	r3, r2
 800183a:	d151      	bne.n	80018e0 <HAL_ADC_ConfigChannel+0x1ac>
 800183c:	683b      	ldr	r3, [r7, #0]
 800183e:	681a      	ldr	r2, [r3, #0]
 8001840:	2380      	movs	r3, #128	; 0x80
 8001842:	009b      	lsls	r3, r3, #2
 8001844:	4013      	ands	r3, r2
 8001846:	d149      	bne.n	80018dc <HAL_ADC_ConfigChannel+0x1a8>
 8001848:	683b      	ldr	r3, [r7, #0]
 800184a:	681a      	ldr	r2, [r3, #0]
 800184c:	2380      	movs	r3, #128	; 0x80
 800184e:	00db      	lsls	r3, r3, #3
 8001850:	4013      	ands	r3, r2
 8001852:	d141      	bne.n	80018d8 <HAL_ADC_ConfigChannel+0x1a4>
 8001854:	683b      	ldr	r3, [r7, #0]
 8001856:	681a      	ldr	r2, [r3, #0]
 8001858:	2380      	movs	r3, #128	; 0x80
 800185a:	011b      	lsls	r3, r3, #4
 800185c:	4013      	ands	r3, r2
 800185e:	d139      	bne.n	80018d4 <HAL_ADC_ConfigChannel+0x1a0>
 8001860:	683b      	ldr	r3, [r7, #0]
 8001862:	681a      	ldr	r2, [r3, #0]
 8001864:	2380      	movs	r3, #128	; 0x80
 8001866:	015b      	lsls	r3, r3, #5
 8001868:	4013      	ands	r3, r2
 800186a:	d131      	bne.n	80018d0 <HAL_ADC_ConfigChannel+0x19c>
 800186c:	683b      	ldr	r3, [r7, #0]
 800186e:	681a      	ldr	r2, [r3, #0]
 8001870:	2380      	movs	r3, #128	; 0x80
 8001872:	019b      	lsls	r3, r3, #6
 8001874:	4013      	ands	r3, r2
 8001876:	d129      	bne.n	80018cc <HAL_ADC_ConfigChannel+0x198>
 8001878:	683b      	ldr	r3, [r7, #0]
 800187a:	681a      	ldr	r2, [r3, #0]
 800187c:	2380      	movs	r3, #128	; 0x80
 800187e:	01db      	lsls	r3, r3, #7
 8001880:	4013      	ands	r3, r2
 8001882:	d121      	bne.n	80018c8 <HAL_ADC_ConfigChannel+0x194>
 8001884:	683b      	ldr	r3, [r7, #0]
 8001886:	681a      	ldr	r2, [r3, #0]
 8001888:	2380      	movs	r3, #128	; 0x80
 800188a:	021b      	lsls	r3, r3, #8
 800188c:	4013      	ands	r3, r2
 800188e:	d119      	bne.n	80018c4 <HAL_ADC_ConfigChannel+0x190>
 8001890:	683b      	ldr	r3, [r7, #0]
 8001892:	681a      	ldr	r2, [r3, #0]
 8001894:	2380      	movs	r3, #128	; 0x80
 8001896:	025b      	lsls	r3, r3, #9
 8001898:	4013      	ands	r3, r2
 800189a:	d111      	bne.n	80018c0 <HAL_ADC_ConfigChannel+0x18c>
 800189c:	683b      	ldr	r3, [r7, #0]
 800189e:	681a      	ldr	r2, [r3, #0]
 80018a0:	2380      	movs	r3, #128	; 0x80
 80018a2:	029b      	lsls	r3, r3, #10
 80018a4:	4013      	ands	r3, r2
 80018a6:	d109      	bne.n	80018bc <HAL_ADC_ConfigChannel+0x188>
 80018a8:	683b      	ldr	r3, [r7, #0]
 80018aa:	681a      	ldr	r2, [r3, #0]
 80018ac:	2380      	movs	r3, #128	; 0x80
 80018ae:	02db      	lsls	r3, r3, #11
 80018b0:	4013      	ands	r3, r2
 80018b2:	d001      	beq.n	80018b8 <HAL_ADC_ConfigChannel+0x184>
 80018b4:	2312      	movs	r3, #18
 80018b6:	e024      	b.n	8001902 <HAL_ADC_ConfigChannel+0x1ce>
 80018b8:	2300      	movs	r3, #0
 80018ba:	e022      	b.n	8001902 <HAL_ADC_ConfigChannel+0x1ce>
 80018bc:	2311      	movs	r3, #17
 80018be:	e020      	b.n	8001902 <HAL_ADC_ConfigChannel+0x1ce>
 80018c0:	2310      	movs	r3, #16
 80018c2:	e01e      	b.n	8001902 <HAL_ADC_ConfigChannel+0x1ce>
 80018c4:	230f      	movs	r3, #15
 80018c6:	e01c      	b.n	8001902 <HAL_ADC_ConfigChannel+0x1ce>
 80018c8:	230e      	movs	r3, #14
 80018ca:	e01a      	b.n	8001902 <HAL_ADC_ConfigChannel+0x1ce>
 80018cc:	230d      	movs	r3, #13
 80018ce:	e018      	b.n	8001902 <HAL_ADC_ConfigChannel+0x1ce>
 80018d0:	230c      	movs	r3, #12
 80018d2:	e016      	b.n	8001902 <HAL_ADC_ConfigChannel+0x1ce>
 80018d4:	230b      	movs	r3, #11
 80018d6:	e014      	b.n	8001902 <HAL_ADC_ConfigChannel+0x1ce>
 80018d8:	230a      	movs	r3, #10
 80018da:	e012      	b.n	8001902 <HAL_ADC_ConfigChannel+0x1ce>
 80018dc:	2309      	movs	r3, #9
 80018de:	e010      	b.n	8001902 <HAL_ADC_ConfigChannel+0x1ce>
 80018e0:	2308      	movs	r3, #8
 80018e2:	e00e      	b.n	8001902 <HAL_ADC_ConfigChannel+0x1ce>
 80018e4:	2307      	movs	r3, #7
 80018e6:	e00c      	b.n	8001902 <HAL_ADC_ConfigChannel+0x1ce>
 80018e8:	2306      	movs	r3, #6
 80018ea:	e00a      	b.n	8001902 <HAL_ADC_ConfigChannel+0x1ce>
 80018ec:	2305      	movs	r3, #5
 80018ee:	e008      	b.n	8001902 <HAL_ADC_ConfigChannel+0x1ce>
 80018f0:	2304      	movs	r3, #4
 80018f2:	e006      	b.n	8001902 <HAL_ADC_ConfigChannel+0x1ce>
 80018f4:	2303      	movs	r3, #3
 80018f6:	e004      	b.n	8001902 <HAL_ADC_ConfigChannel+0x1ce>
 80018f8:	2302      	movs	r3, #2
 80018fa:	e002      	b.n	8001902 <HAL_ADC_ConfigChannel+0x1ce>
 80018fc:	2301      	movs	r3, #1
 80018fe:	e000      	b.n	8001902 <HAL_ADC_ConfigChannel+0x1ce>
 8001900:	2300      	movs	r3, #0
 8001902:	683a      	ldr	r2, [r7, #0]
 8001904:	6852      	ldr	r2, [r2, #4]
 8001906:	201f      	movs	r0, #31
 8001908:	4002      	ands	r2, r0
 800190a:	4093      	lsls	r3, r2
 800190c:	000a      	movs	r2, r1
 800190e:	431a      	orrs	r2, r3
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	661a      	str	r2, [r3, #96]	; 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8001914:	683b      	ldr	r3, [r7, #0]
 8001916:	685b      	ldr	r3, [r3, #4]
 8001918:	089b      	lsrs	r3, r3, #2
 800191a:	1c5a      	adds	r2, r3, #1
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	69db      	ldr	r3, [r3, #28]
 8001920:	429a      	cmp	r2, r3
 8001922:	d808      	bhi.n	8001936 <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	6818      	ldr	r0, [r3, #0]
 8001928:	683b      	ldr	r3, [r7, #0]
 800192a:	6859      	ldr	r1, [r3, #4]
 800192c:	683b      	ldr	r3, [r7, #0]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	001a      	movs	r2, r3
 8001932:	f7ff fbd7 	bl	80010e4 <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	6818      	ldr	r0, [r3, #0]
 800193a:	683b      	ldr	r3, [r7, #0]
 800193c:	6819      	ldr	r1, [r3, #0]
 800193e:	683b      	ldr	r3, [r7, #0]
 8001940:	689b      	ldr	r3, [r3, #8]
 8001942:	001a      	movs	r2, r3
 8001944:	f7ff fc12 	bl	800116c <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8001948:	683b      	ldr	r3, [r7, #0]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	2b00      	cmp	r3, #0
 800194e:	db00      	blt.n	8001952 <HAL_ADC_ConfigChannel+0x21e>
 8001950:	e0bc      	b.n	8001acc <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001952:	4b50      	ldr	r3, [pc, #320]	; (8001a94 <HAL_ADC_ConfigChannel+0x360>)
 8001954:	0018      	movs	r0, r3
 8001956:	f7ff fb73 	bl	8001040 <LL_ADC_GetCommonPathInternalCh>
 800195a:	0003      	movs	r3, r0
 800195c:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800195e:	683b      	ldr	r3, [r7, #0]
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	4a4d      	ldr	r2, [pc, #308]	; (8001a98 <HAL_ADC_ConfigChannel+0x364>)
 8001964:	4293      	cmp	r3, r2
 8001966:	d122      	bne.n	80019ae <HAL_ADC_ConfigChannel+0x27a>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8001968:	693a      	ldr	r2, [r7, #16]
 800196a:	2380      	movs	r3, #128	; 0x80
 800196c:	041b      	lsls	r3, r3, #16
 800196e:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001970:	d11d      	bne.n	80019ae <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001972:	693b      	ldr	r3, [r7, #16]
 8001974:	2280      	movs	r2, #128	; 0x80
 8001976:	0412      	lsls	r2, r2, #16
 8001978:	4313      	orrs	r3, r2
 800197a:	4a46      	ldr	r2, [pc, #280]	; (8001a94 <HAL_ADC_ConfigChannel+0x360>)
 800197c:	0019      	movs	r1, r3
 800197e:	0010      	movs	r0, r2
 8001980:	f7ff fb4a 	bl	8001018 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001984:	4b45      	ldr	r3, [pc, #276]	; (8001a9c <HAL_ADC_ConfigChannel+0x368>)
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	4945      	ldr	r1, [pc, #276]	; (8001aa0 <HAL_ADC_ConfigChannel+0x36c>)
 800198a:	0018      	movs	r0, r3
 800198c:	f7fe fbbc 	bl	8000108 <__udivsi3>
 8001990:	0003      	movs	r3, r0
 8001992:	1c5a      	adds	r2, r3, #1
 8001994:	0013      	movs	r3, r2
 8001996:	005b      	lsls	r3, r3, #1
 8001998:	189b      	adds	r3, r3, r2
 800199a:	009b      	lsls	r3, r3, #2
 800199c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800199e:	e002      	b.n	80019a6 <HAL_ADC_ConfigChannel+0x272>
          {
            wait_loop_index--;
 80019a0:	68fb      	ldr	r3, [r7, #12]
 80019a2:	3b01      	subs	r3, #1
 80019a4:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d1f9      	bne.n	80019a0 <HAL_ADC_ConfigChannel+0x26c>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80019ac:	e08e      	b.n	8001acc <HAL_ADC_ConfigChannel+0x398>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80019ae:	683b      	ldr	r3, [r7, #0]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	4a3c      	ldr	r2, [pc, #240]	; (8001aa4 <HAL_ADC_ConfigChannel+0x370>)
 80019b4:	4293      	cmp	r3, r2
 80019b6:	d10e      	bne.n	80019d6 <HAL_ADC_ConfigChannel+0x2a2>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80019b8:	693a      	ldr	r2, [r7, #16]
 80019ba:	2380      	movs	r3, #128	; 0x80
 80019bc:	045b      	lsls	r3, r3, #17
 80019be:	4013      	ands	r3, r2
 80019c0:	d109      	bne.n	80019d6 <HAL_ADC_ConfigChannel+0x2a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80019c2:	693b      	ldr	r3, [r7, #16]
 80019c4:	2280      	movs	r2, #128	; 0x80
 80019c6:	0452      	lsls	r2, r2, #17
 80019c8:	4313      	orrs	r3, r2
 80019ca:	4a32      	ldr	r2, [pc, #200]	; (8001a94 <HAL_ADC_ConfigChannel+0x360>)
 80019cc:	0019      	movs	r1, r3
 80019ce:	0010      	movs	r0, r2
 80019d0:	f7ff fb22 	bl	8001018 <LL_ADC_SetCommonPathInternalCh>
 80019d4:	e07a      	b.n	8001acc <HAL_ADC_ConfigChannel+0x398>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 80019d6:	683b      	ldr	r3, [r7, #0]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	4a33      	ldr	r2, [pc, #204]	; (8001aa8 <HAL_ADC_ConfigChannel+0x374>)
 80019dc:	4293      	cmp	r3, r2
 80019de:	d000      	beq.n	80019e2 <HAL_ADC_ConfigChannel+0x2ae>
 80019e0:	e074      	b.n	8001acc <HAL_ADC_ConfigChannel+0x398>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80019e2:	693a      	ldr	r2, [r7, #16]
 80019e4:	2380      	movs	r3, #128	; 0x80
 80019e6:	03db      	lsls	r3, r3, #15
 80019e8:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 80019ea:	d000      	beq.n	80019ee <HAL_ADC_ConfigChannel+0x2ba>
 80019ec:	e06e      	b.n	8001acc <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80019ee:	693b      	ldr	r3, [r7, #16]
 80019f0:	2280      	movs	r2, #128	; 0x80
 80019f2:	03d2      	lsls	r2, r2, #15
 80019f4:	4313      	orrs	r3, r2
 80019f6:	4a27      	ldr	r2, [pc, #156]	; (8001a94 <HAL_ADC_ConfigChannel+0x360>)
 80019f8:	0019      	movs	r1, r3
 80019fa:	0010      	movs	r0, r2
 80019fc:	f7ff fb0c 	bl	8001018 <LL_ADC_SetCommonPathInternalCh>
 8001a00:	e064      	b.n	8001acc <HAL_ADC_ConfigChannel+0x398>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	691a      	ldr	r2, [r3, #16]
 8001a06:	2380      	movs	r3, #128	; 0x80
 8001a08:	061b      	lsls	r3, r3, #24
 8001a0a:	429a      	cmp	r2, r3
 8001a0c:	d004      	beq.n	8001a18 <HAL_ADC_ConfigChannel+0x2e4>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001a12:	4a1f      	ldr	r2, [pc, #124]	; (8001a90 <HAL_ADC_ConfigChannel+0x35c>)
 8001a14:	4293      	cmp	r3, r2
 8001a16:	d107      	bne.n	8001a28 <HAL_ADC_ConfigChannel+0x2f4>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681a      	ldr	r2, [r3, #0]
 8001a1c:	683b      	ldr	r3, [r7, #0]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	0019      	movs	r1, r3
 8001a22:	0010      	movs	r0, r2
 8001a24:	f7ff fb8f 	bl	8001146 <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8001a28:	683b      	ldr	r3, [r7, #0]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	da4d      	bge.n	8001acc <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001a30:	4b18      	ldr	r3, [pc, #96]	; (8001a94 <HAL_ADC_ConfigChannel+0x360>)
 8001a32:	0018      	movs	r0, r3
 8001a34:	f7ff fb04 	bl	8001040 <LL_ADC_GetCommonPathInternalCh>
 8001a38:	0003      	movs	r3, r0
 8001a3a:	613b      	str	r3, [r7, #16]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001a3c:	683b      	ldr	r3, [r7, #0]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	4a15      	ldr	r2, [pc, #84]	; (8001a98 <HAL_ADC_ConfigChannel+0x364>)
 8001a42:	4293      	cmp	r3, r2
 8001a44:	d108      	bne.n	8001a58 <HAL_ADC_ConfigChannel+0x324>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001a46:	693b      	ldr	r3, [r7, #16]
 8001a48:	4a18      	ldr	r2, [pc, #96]	; (8001aac <HAL_ADC_ConfigChannel+0x378>)
 8001a4a:	4013      	ands	r3, r2
 8001a4c:	4a11      	ldr	r2, [pc, #68]	; (8001a94 <HAL_ADC_ConfigChannel+0x360>)
 8001a4e:	0019      	movs	r1, r3
 8001a50:	0010      	movs	r0, r2
 8001a52:	f7ff fae1 	bl	8001018 <LL_ADC_SetCommonPathInternalCh>
 8001a56:	e039      	b.n	8001acc <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 8001a58:	683b      	ldr	r3, [r7, #0]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	4a11      	ldr	r2, [pc, #68]	; (8001aa4 <HAL_ADC_ConfigChannel+0x370>)
 8001a5e:	4293      	cmp	r3, r2
 8001a60:	d108      	bne.n	8001a74 <HAL_ADC_ConfigChannel+0x340>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001a62:	693b      	ldr	r3, [r7, #16]
 8001a64:	4a12      	ldr	r2, [pc, #72]	; (8001ab0 <HAL_ADC_ConfigChannel+0x37c>)
 8001a66:	4013      	ands	r3, r2
 8001a68:	4a0a      	ldr	r2, [pc, #40]	; (8001a94 <HAL_ADC_ConfigChannel+0x360>)
 8001a6a:	0019      	movs	r1, r3
 8001a6c:	0010      	movs	r0, r2
 8001a6e:	f7ff fad3 	bl	8001018 <LL_ADC_SetCommonPathInternalCh>
 8001a72:	e02b      	b.n	8001acc <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 8001a74:	683b      	ldr	r3, [r7, #0]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	4a0b      	ldr	r2, [pc, #44]	; (8001aa8 <HAL_ADC_ConfigChannel+0x374>)
 8001a7a:	4293      	cmp	r3, r2
 8001a7c:	d126      	bne.n	8001acc <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001a7e:	693b      	ldr	r3, [r7, #16]
 8001a80:	4a0c      	ldr	r2, [pc, #48]	; (8001ab4 <HAL_ADC_ConfigChannel+0x380>)
 8001a82:	4013      	ands	r3, r2
 8001a84:	4a03      	ldr	r2, [pc, #12]	; (8001a94 <HAL_ADC_ConfigChannel+0x360>)
 8001a86:	0019      	movs	r1, r3
 8001a88:	0010      	movs	r0, r2
 8001a8a:	f7ff fac5 	bl	8001018 <LL_ADC_SetCommonPathInternalCh>
 8001a8e:	e01d      	b.n	8001acc <HAL_ADC_ConfigChannel+0x398>
 8001a90:	80000004 	.word	0x80000004
 8001a94:	40012708 	.word	0x40012708
 8001a98:	b0001000 	.word	0xb0001000
 8001a9c:	20000014 	.word	0x20000014
 8001aa0:	00030d40 	.word	0x00030d40
 8001aa4:	b8004000 	.word	0xb8004000
 8001aa8:	b4002000 	.word	0xb4002000
 8001aac:	ff7fffff 	.word	0xff7fffff
 8001ab0:	feffffff 	.word	0xfeffffff
 8001ab4:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001abc:	2220      	movs	r2, #32
 8001abe:	431a      	orrs	r2, r3
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8001ac4:	2317      	movs	r3, #23
 8001ac6:	18fb      	adds	r3, r7, r3
 8001ac8:	2201      	movs	r2, #1
 8001aca:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	2254      	movs	r2, #84	; 0x54
 8001ad0:	2100      	movs	r1, #0
 8001ad2:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 8001ad4:	2317      	movs	r3, #23
 8001ad6:	18fb      	adds	r3, r7, r3
 8001ad8:	781b      	ldrb	r3, [r3, #0]
}
 8001ada:	0018      	movs	r0, r3
 8001adc:	46bd      	mov	sp, r7
 8001ade:	b006      	add	sp, #24
 8001ae0:	bd80      	pop	{r7, pc}
 8001ae2:	46c0      	nop			; (mov r8, r8)

08001ae4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	b084      	sub	sp, #16
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8001aec:	2300      	movs	r3, #0
 8001aee:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	0018      	movs	r0, r3
 8001af6:	f7ff fba1 	bl	800123c <LL_ADC_IsEnabled>
 8001afa:	1e03      	subs	r3, r0, #0
 8001afc:	d000      	beq.n	8001b00 <ADC_Enable+0x1c>
 8001afe:	e069      	b.n	8001bd4 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	689b      	ldr	r3, [r3, #8]
 8001b06:	4a36      	ldr	r2, [pc, #216]	; (8001be0 <ADC_Enable+0xfc>)
 8001b08:	4013      	ands	r3, r2
 8001b0a:	d00d      	beq.n	8001b28 <ADC_Enable+0x44>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b10:	2210      	movs	r2, #16
 8001b12:	431a      	orrs	r2, r3
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b1c:	2201      	movs	r2, #1
 8001b1e:	431a      	orrs	r2, r3
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	65da      	str	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 8001b24:	2301      	movs	r3, #1
 8001b26:	e056      	b.n	8001bd6 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	0018      	movs	r0, r3
 8001b2e:	f7ff fb61 	bl	80011f4 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR)
 8001b32:	4b2c      	ldr	r3, [pc, #176]	; (8001be4 <ADC_Enable+0x100>)
 8001b34:	0018      	movs	r0, r3
 8001b36:	f7ff fa83 	bl	8001040 <LL_ADC_GetCommonPathInternalCh>
 8001b3a:	0002      	movs	r2, r0
 8001b3c:	2380      	movs	r3, #128	; 0x80
 8001b3e:	041b      	lsls	r3, r3, #16
 8001b40:	4013      	ands	r3, r2
 8001b42:	d00f      	beq.n	8001b64 <ADC_Enable+0x80>
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001b44:	4b28      	ldr	r3, [pc, #160]	; (8001be8 <ADC_Enable+0x104>)
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	4928      	ldr	r1, [pc, #160]	; (8001bec <ADC_Enable+0x108>)
 8001b4a:	0018      	movs	r0, r3
 8001b4c:	f7fe fadc 	bl	8000108 <__udivsi3>
 8001b50:	0003      	movs	r3, r0
 8001b52:	3301      	adds	r3, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
 8001b54:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8001b56:	e002      	b.n	8001b5e <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 8001b58:	68bb      	ldr	r3, [r7, #8]
 8001b5a:	3b01      	subs	r3, #1
 8001b5c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8001b5e:	68bb      	ldr	r3, [r7, #8]
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d1f9      	bne.n	8001b58 <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	7e5b      	ldrb	r3, [r3, #25]
 8001b68:	2b01      	cmp	r3, #1
 8001b6a:	d033      	beq.n	8001bd4 <ADC_Enable+0xf0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 8001b6c:	f7ff fa34 	bl	8000fd8 <HAL_GetTick>
 8001b70:	0003      	movs	r3, r0
 8001b72:	60fb      	str	r3, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001b74:	e027      	b.n	8001bc6 <ADC_Enable+0xe2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	0018      	movs	r0, r3
 8001b7c:	f7ff fb5e 	bl	800123c <LL_ADC_IsEnabled>
 8001b80:	1e03      	subs	r3, r0, #0
 8001b82:	d104      	bne.n	8001b8e <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	0018      	movs	r0, r3
 8001b8a:	f7ff fb33 	bl	80011f4 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001b8e:	f7ff fa23 	bl	8000fd8 <HAL_GetTick>
 8001b92:	0002      	movs	r2, r0
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	1ad3      	subs	r3, r2, r3
 8001b98:	2b02      	cmp	r3, #2
 8001b9a:	d914      	bls.n	8001bc6 <ADC_Enable+0xe2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	2201      	movs	r2, #1
 8001ba4:	4013      	ands	r3, r2
 8001ba6:	2b01      	cmp	r3, #1
 8001ba8:	d00d      	beq.n	8001bc6 <ADC_Enable+0xe2>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001bae:	2210      	movs	r2, #16
 8001bb0:	431a      	orrs	r2, r3
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	659a      	str	r2, [r3, #88]	; 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001bba:	2201      	movs	r2, #1
 8001bbc:	431a      	orrs	r2, r3
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	65da      	str	r2, [r3, #92]	; 0x5c

            return HAL_ERROR;
 8001bc2:	2301      	movs	r3, #1
 8001bc4:	e007      	b.n	8001bd6 <ADC_Enable+0xf2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	2201      	movs	r2, #1
 8001bce:	4013      	ands	r3, r2
 8001bd0:	2b01      	cmp	r3, #1
 8001bd2:	d1d0      	bne.n	8001b76 <ADC_Enable+0x92>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8001bd4:	2300      	movs	r3, #0
}
 8001bd6:	0018      	movs	r0, r3
 8001bd8:	46bd      	mov	sp, r7
 8001bda:	b004      	add	sp, #16
 8001bdc:	bd80      	pop	{r7, pc}
 8001bde:	46c0      	nop			; (mov r8, r8)
 8001be0:	80000017 	.word	0x80000017
 8001be4:	40012708 	.word	0x40012708
 8001be8:	20000014 	.word	0x20000014
 8001bec:	00030d40 	.word	0x00030d40

08001bf0 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	b084      	sub	sp, #16
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001bfc:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8001bfe:	68fb      	ldr	r3, [r7, #12]
 8001c00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c02:	2250      	movs	r2, #80	; 0x50
 8001c04:	4013      	ands	r3, r2
 8001c06:	d141      	bne.n	8001c8c <ADC_DMAConvCplt+0x9c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001c08:	68fb      	ldr	r3, [r7, #12]
 8001c0a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c0c:	2280      	movs	r2, #128	; 0x80
 8001c0e:	0092      	lsls	r2, r2, #2
 8001c10:	431a      	orrs	r2, r3
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	659a      	str	r2, [r3, #88]	; 0x58

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8001c16:	68fb      	ldr	r3, [r7, #12]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	0018      	movs	r0, r3
 8001c1c:	f7ff fa51 	bl	80010c2 <LL_ADC_REG_IsTriggerSourceSWStart>
 8001c20:	1e03      	subs	r3, r0, #0
 8001c22:	d02e      	beq.n	8001c82 <ADC_DMAConvCplt+0x92>
        && (hadc->Init.ContinuousConvMode == DISABLE)
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	7e9b      	ldrb	r3, [r3, #26]
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d12a      	bne.n	8001c82 <ADC_DMAConvCplt+0x92>
       )
    {
      /* If End of Sequence is reached, disable interrupts */
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	2208      	movs	r2, #8
 8001c34:	4013      	ands	r3, r2
 8001c36:	2b08      	cmp	r3, #8
 8001c38:	d123      	bne.n	8001c82 <ADC_DMAConvCplt+0x92>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	0018      	movs	r0, r3
 8001c40:	f7ff fb20 	bl	8001284 <LL_ADC_REG_IsConversionOngoing>
 8001c44:	1e03      	subs	r3, r0, #0
 8001c46:	d110      	bne.n	8001c6a <ADC_DMAConvCplt+0x7a>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	685a      	ldr	r2, [r3, #4]
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	210c      	movs	r1, #12
 8001c54:	438a      	bics	r2, r1
 8001c56:	605a      	str	r2, [r3, #4]

          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c5c:	4a15      	ldr	r2, [pc, #84]	; (8001cb4 <ADC_DMAConvCplt+0xc4>)
 8001c5e:	4013      	ands	r3, r2
 8001c60:	2201      	movs	r2, #1
 8001c62:	431a      	orrs	r2, r3
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	659a      	str	r2, [r3, #88]	; 0x58
 8001c68:	e00b      	b.n	8001c82 <ADC_DMAConvCplt+0x92>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001c6a:	68fb      	ldr	r3, [r7, #12]
 8001c6c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c6e:	2220      	movs	r2, #32
 8001c70:	431a      	orrs	r2, r3
 8001c72:	68fb      	ldr	r3, [r7, #12]
 8001c74:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001c76:	68fb      	ldr	r3, [r7, #12]
 8001c78:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c7a:	2201      	movs	r2, #1
 8001c7c:	431a      	orrs	r2, r3
 8001c7e:	68fb      	ldr	r3, [r7, #12]
 8001c80:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001c82:	68fb      	ldr	r3, [r7, #12]
 8001c84:	0018      	movs	r0, r3
 8001c86:	f7fe fecd 	bl	8000a24 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8001c8a:	e00f      	b.n	8001cac <ADC_DMAConvCplt+0xbc>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c90:	2210      	movs	r2, #16
 8001c92:	4013      	ands	r3, r2
 8001c94:	d004      	beq.n	8001ca0 <ADC_DMAConvCplt+0xb0>
      HAL_ADC_ErrorCallback(hadc);
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	0018      	movs	r0, r3
 8001c9a:	f7ff fd43 	bl	8001724 <HAL_ADC_ErrorCallback>
}
 8001c9e:	e005      	b.n	8001cac <ADC_DMAConvCplt+0xbc>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001ca4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001ca6:	687a      	ldr	r2, [r7, #4]
 8001ca8:	0010      	movs	r0, r2
 8001caa:	4798      	blx	r3
}
 8001cac:	46c0      	nop			; (mov r8, r8)
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	b004      	add	sp, #16
 8001cb2:	bd80      	pop	{r7, pc}
 8001cb4:	fffffefe 	.word	0xfffffefe

08001cb8 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	b084      	sub	sp, #16
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001cc4:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	0018      	movs	r0, r3
 8001cca:	f7ff fd23 	bl	8001714 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001cce:	46c0      	nop			; (mov r8, r8)
 8001cd0:	46bd      	mov	sp, r7
 8001cd2:	b004      	add	sp, #16
 8001cd4:	bd80      	pop	{r7, pc}

08001cd6 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8001cd6:	b580      	push	{r7, lr}
 8001cd8:	b084      	sub	sp, #16
 8001cda:	af00      	add	r7, sp, #0
 8001cdc:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ce2:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ce8:	2240      	movs	r2, #64	; 0x40
 8001cea:	431a      	orrs	r2, r3
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001cf4:	2204      	movs	r2, #4
 8001cf6:	431a      	orrs	r2, r3
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8001cfc:	68fb      	ldr	r3, [r7, #12]
 8001cfe:	0018      	movs	r0, r3
 8001d00:	f7ff fd10 	bl	8001724 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001d04:	46c0      	nop			; (mov r8, r8)
 8001d06:	46bd      	mov	sp, r7
 8001d08:	b004      	add	sp, #16
 8001d0a:	bd80      	pop	{r7, pc}

08001d0c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	b082      	sub	sp, #8
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	0002      	movs	r2, r0
 8001d14:	1dfb      	adds	r3, r7, #7
 8001d16:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001d18:	1dfb      	adds	r3, r7, #7
 8001d1a:	781b      	ldrb	r3, [r3, #0]
 8001d1c:	2b7f      	cmp	r3, #127	; 0x7f
 8001d1e:	d809      	bhi.n	8001d34 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d20:	1dfb      	adds	r3, r7, #7
 8001d22:	781b      	ldrb	r3, [r3, #0]
 8001d24:	001a      	movs	r2, r3
 8001d26:	231f      	movs	r3, #31
 8001d28:	401a      	ands	r2, r3
 8001d2a:	4b04      	ldr	r3, [pc, #16]	; (8001d3c <__NVIC_EnableIRQ+0x30>)
 8001d2c:	2101      	movs	r1, #1
 8001d2e:	4091      	lsls	r1, r2
 8001d30:	000a      	movs	r2, r1
 8001d32:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8001d34:	46c0      	nop			; (mov r8, r8)
 8001d36:	46bd      	mov	sp, r7
 8001d38:	b002      	add	sp, #8
 8001d3a:	bd80      	pop	{r7, pc}
 8001d3c:	e000e100 	.word	0xe000e100

08001d40 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001d40:	b590      	push	{r4, r7, lr}
 8001d42:	b083      	sub	sp, #12
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	0002      	movs	r2, r0
 8001d48:	6039      	str	r1, [r7, #0]
 8001d4a:	1dfb      	adds	r3, r7, #7
 8001d4c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001d4e:	1dfb      	adds	r3, r7, #7
 8001d50:	781b      	ldrb	r3, [r3, #0]
 8001d52:	2b7f      	cmp	r3, #127	; 0x7f
 8001d54:	d828      	bhi.n	8001da8 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001d56:	4a2f      	ldr	r2, [pc, #188]	; (8001e14 <__NVIC_SetPriority+0xd4>)
 8001d58:	1dfb      	adds	r3, r7, #7
 8001d5a:	781b      	ldrb	r3, [r3, #0]
 8001d5c:	b25b      	sxtb	r3, r3
 8001d5e:	089b      	lsrs	r3, r3, #2
 8001d60:	33c0      	adds	r3, #192	; 0xc0
 8001d62:	009b      	lsls	r3, r3, #2
 8001d64:	589b      	ldr	r3, [r3, r2]
 8001d66:	1dfa      	adds	r2, r7, #7
 8001d68:	7812      	ldrb	r2, [r2, #0]
 8001d6a:	0011      	movs	r1, r2
 8001d6c:	2203      	movs	r2, #3
 8001d6e:	400a      	ands	r2, r1
 8001d70:	00d2      	lsls	r2, r2, #3
 8001d72:	21ff      	movs	r1, #255	; 0xff
 8001d74:	4091      	lsls	r1, r2
 8001d76:	000a      	movs	r2, r1
 8001d78:	43d2      	mvns	r2, r2
 8001d7a:	401a      	ands	r2, r3
 8001d7c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001d7e:	683b      	ldr	r3, [r7, #0]
 8001d80:	019b      	lsls	r3, r3, #6
 8001d82:	22ff      	movs	r2, #255	; 0xff
 8001d84:	401a      	ands	r2, r3
 8001d86:	1dfb      	adds	r3, r7, #7
 8001d88:	781b      	ldrb	r3, [r3, #0]
 8001d8a:	0018      	movs	r0, r3
 8001d8c:	2303      	movs	r3, #3
 8001d8e:	4003      	ands	r3, r0
 8001d90:	00db      	lsls	r3, r3, #3
 8001d92:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001d94:	481f      	ldr	r0, [pc, #124]	; (8001e14 <__NVIC_SetPriority+0xd4>)
 8001d96:	1dfb      	adds	r3, r7, #7
 8001d98:	781b      	ldrb	r3, [r3, #0]
 8001d9a:	b25b      	sxtb	r3, r3
 8001d9c:	089b      	lsrs	r3, r3, #2
 8001d9e:	430a      	orrs	r2, r1
 8001da0:	33c0      	adds	r3, #192	; 0xc0
 8001da2:	009b      	lsls	r3, r3, #2
 8001da4:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001da6:	e031      	b.n	8001e0c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001da8:	4a1b      	ldr	r2, [pc, #108]	; (8001e18 <__NVIC_SetPriority+0xd8>)
 8001daa:	1dfb      	adds	r3, r7, #7
 8001dac:	781b      	ldrb	r3, [r3, #0]
 8001dae:	0019      	movs	r1, r3
 8001db0:	230f      	movs	r3, #15
 8001db2:	400b      	ands	r3, r1
 8001db4:	3b08      	subs	r3, #8
 8001db6:	089b      	lsrs	r3, r3, #2
 8001db8:	3306      	adds	r3, #6
 8001dba:	009b      	lsls	r3, r3, #2
 8001dbc:	18d3      	adds	r3, r2, r3
 8001dbe:	3304      	adds	r3, #4
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	1dfa      	adds	r2, r7, #7
 8001dc4:	7812      	ldrb	r2, [r2, #0]
 8001dc6:	0011      	movs	r1, r2
 8001dc8:	2203      	movs	r2, #3
 8001dca:	400a      	ands	r2, r1
 8001dcc:	00d2      	lsls	r2, r2, #3
 8001dce:	21ff      	movs	r1, #255	; 0xff
 8001dd0:	4091      	lsls	r1, r2
 8001dd2:	000a      	movs	r2, r1
 8001dd4:	43d2      	mvns	r2, r2
 8001dd6:	401a      	ands	r2, r3
 8001dd8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001dda:	683b      	ldr	r3, [r7, #0]
 8001ddc:	019b      	lsls	r3, r3, #6
 8001dde:	22ff      	movs	r2, #255	; 0xff
 8001de0:	401a      	ands	r2, r3
 8001de2:	1dfb      	adds	r3, r7, #7
 8001de4:	781b      	ldrb	r3, [r3, #0]
 8001de6:	0018      	movs	r0, r3
 8001de8:	2303      	movs	r3, #3
 8001dea:	4003      	ands	r3, r0
 8001dec:	00db      	lsls	r3, r3, #3
 8001dee:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001df0:	4809      	ldr	r0, [pc, #36]	; (8001e18 <__NVIC_SetPriority+0xd8>)
 8001df2:	1dfb      	adds	r3, r7, #7
 8001df4:	781b      	ldrb	r3, [r3, #0]
 8001df6:	001c      	movs	r4, r3
 8001df8:	230f      	movs	r3, #15
 8001dfa:	4023      	ands	r3, r4
 8001dfc:	3b08      	subs	r3, #8
 8001dfe:	089b      	lsrs	r3, r3, #2
 8001e00:	430a      	orrs	r2, r1
 8001e02:	3306      	adds	r3, #6
 8001e04:	009b      	lsls	r3, r3, #2
 8001e06:	18c3      	adds	r3, r0, r3
 8001e08:	3304      	adds	r3, #4
 8001e0a:	601a      	str	r2, [r3, #0]
}
 8001e0c:	46c0      	nop			; (mov r8, r8)
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	b003      	add	sp, #12
 8001e12:	bd90      	pop	{r4, r7, pc}
 8001e14:	e000e100 	.word	0xe000e100
 8001e18:	e000ed00 	.word	0xe000ed00

08001e1c <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	b084      	sub	sp, #16
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	60b9      	str	r1, [r7, #8]
 8001e24:	607a      	str	r2, [r7, #4]
 8001e26:	210f      	movs	r1, #15
 8001e28:	187b      	adds	r3, r7, r1
 8001e2a:	1c02      	adds	r2, r0, #0
 8001e2c:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8001e2e:	68ba      	ldr	r2, [r7, #8]
 8001e30:	187b      	adds	r3, r7, r1
 8001e32:	781b      	ldrb	r3, [r3, #0]
 8001e34:	b25b      	sxtb	r3, r3
 8001e36:	0011      	movs	r1, r2
 8001e38:	0018      	movs	r0, r3
 8001e3a:	f7ff ff81 	bl	8001d40 <__NVIC_SetPriority>
}
 8001e3e:	46c0      	nop			; (mov r8, r8)
 8001e40:	46bd      	mov	sp, r7
 8001e42:	b004      	add	sp, #16
 8001e44:	bd80      	pop	{r7, pc}

08001e46 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e46:	b580      	push	{r7, lr}
 8001e48:	b082      	sub	sp, #8
 8001e4a:	af00      	add	r7, sp, #0
 8001e4c:	0002      	movs	r2, r0
 8001e4e:	1dfb      	adds	r3, r7, #7
 8001e50:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001e52:	1dfb      	adds	r3, r7, #7
 8001e54:	781b      	ldrb	r3, [r3, #0]
 8001e56:	b25b      	sxtb	r3, r3
 8001e58:	0018      	movs	r0, r3
 8001e5a:	f7ff ff57 	bl	8001d0c <__NVIC_EnableIRQ>
}
 8001e5e:	46c0      	nop			; (mov r8, r8)
 8001e60:	46bd      	mov	sp, r7
 8001e62:	b002      	add	sp, #8
 8001e64:	bd80      	pop	{r7, pc}
	...

08001e68 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b082      	sub	sp, #8
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d101      	bne.n	8001e7a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8001e76:	2301      	movs	r3, #1
 8001e78:	e091      	b.n	8001f9e <HAL_DMA_Init+0x136>

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
#if defined(DMA2)
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	001a      	movs	r2, r3
 8001e80:	4b49      	ldr	r3, [pc, #292]	; (8001fa8 <HAL_DMA_Init+0x140>)
 8001e82:	429a      	cmp	r2, r3
 8001e84:	d810      	bhi.n	8001ea8 <HAL_DMA_Init+0x40>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	4a48      	ldr	r2, [pc, #288]	; (8001fac <HAL_DMA_Init+0x144>)
 8001e8c:	4694      	mov	ip, r2
 8001e8e:	4463      	add	r3, ip
 8001e90:	2114      	movs	r1, #20
 8001e92:	0018      	movs	r0, r3
 8001e94:	f7fe f938 	bl	8000108 <__udivsi3>
 8001e98:	0003      	movs	r3, r0
 8001e9a:	009a      	lsls	r2, r3, #2
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	4a43      	ldr	r2, [pc, #268]	; (8001fb0 <HAL_DMA_Init+0x148>)
 8001ea4:	641a      	str	r2, [r3, #64]	; 0x40
 8001ea6:	e00f      	b.n	8001ec8 <HAL_DMA_Init+0x60>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	4a41      	ldr	r2, [pc, #260]	; (8001fb4 <HAL_DMA_Init+0x14c>)
 8001eae:	4694      	mov	ip, r2
 8001eb0:	4463      	add	r3, ip
 8001eb2:	2114      	movs	r1, #20
 8001eb4:	0018      	movs	r0, r3
 8001eb6:	f7fe f927 	bl	8000108 <__udivsi3>
 8001eba:	0003      	movs	r3, r0
 8001ebc:	009a      	lsls	r2, r3, #2
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	4a3c      	ldr	r2, [pc, #240]	; (8001fb8 <HAL_DMA_Init+0x150>)
 8001ec6:	641a      	str	r2, [r3, #64]	; 0x40
#else
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	2225      	movs	r2, #37	; 0x25
 8001ecc:	2102      	movs	r1, #2
 8001ece:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	681a      	ldr	r2, [r3, #0]
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	4938      	ldr	r1, [pc, #224]	; (8001fbc <HAL_DMA_Init+0x154>)
 8001edc:	400a      	ands	r2, r1
 8001ede:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	6819      	ldr	r1, [r3, #0]
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	689a      	ldr	r2, [r3, #8]
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	68db      	ldr	r3, [r3, #12]
 8001eee:	431a      	orrs	r2, r3
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	691b      	ldr	r3, [r3, #16]
 8001ef4:	431a      	orrs	r2, r3
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	695b      	ldr	r3, [r3, #20]
 8001efa:	431a      	orrs	r2, r3
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	699b      	ldr	r3, [r3, #24]
 8001f00:	431a      	orrs	r2, r3
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	69db      	ldr	r3, [r3, #28]
 8001f06:	431a      	orrs	r2, r3
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	6a1b      	ldr	r3, [r3, #32]
 8001f0c:	431a      	orrs	r2, r3
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	430a      	orrs	r2, r1
 8001f14:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	0018      	movs	r0, r3
 8001f1a:	f000 f9d7 	bl	80022cc <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	689a      	ldr	r2, [r3, #8]
 8001f22:	2380      	movs	r3, #128	; 0x80
 8001f24:	01db      	lsls	r3, r3, #7
 8001f26:	429a      	cmp	r2, r3
 8001f28:	d102      	bne.n	8001f30 <HAL_DMA_Init+0xc8>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	685a      	ldr	r2, [r3, #4]
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001f38:	217f      	movs	r1, #127	; 0x7f
 8001f3a:	400a      	ands	r2, r1
 8001f3c:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f42:	687a      	ldr	r2, [r7, #4]
 8001f44:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8001f46:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	685b      	ldr	r3, [r3, #4]
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d011      	beq.n	8001f74 <HAL_DMA_Init+0x10c>
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	685b      	ldr	r3, [r3, #4]
 8001f54:	2b04      	cmp	r3, #4
 8001f56:	d80d      	bhi.n	8001f74 <HAL_DMA_Init+0x10c>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	0018      	movs	r0, r3
 8001f5c:	f000 fa00 	bl	8002360 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f64:	2200      	movs	r2, #0
 8001f66:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f6c:	687a      	ldr	r2, [r7, #4]
 8001f6e:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8001f70:	605a      	str	r2, [r3, #4]
 8001f72:	e008      	b.n	8001f86 <HAL_DMA_Init+0x11e>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	2200      	movs	r2, #0
 8001f78:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	2200      	movs	r2, #0
 8001f84:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	2200      	movs	r2, #0
 8001f8a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	2225      	movs	r2, #37	; 0x25
 8001f90:	2101      	movs	r1, #1
 8001f92:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	2224      	movs	r2, #36	; 0x24
 8001f98:	2100      	movs	r1, #0
 8001f9a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001f9c:	2300      	movs	r3, #0
}
 8001f9e:	0018      	movs	r0, r3
 8001fa0:	46bd      	mov	sp, r7
 8001fa2:	b002      	add	sp, #8
 8001fa4:	bd80      	pop	{r7, pc}
 8001fa6:	46c0      	nop			; (mov r8, r8)
 8001fa8:	40020407 	.word	0x40020407
 8001fac:	bffdfff8 	.word	0xbffdfff8
 8001fb0:	40020000 	.word	0x40020000
 8001fb4:	bffdfbf8 	.word	0xbffdfbf8
 8001fb8:	40020400 	.word	0x40020400
 8001fbc:	ffff800f 	.word	0xffff800f

08001fc0 <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	b086      	sub	sp, #24
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	60f8      	str	r0, [r7, #12]
 8001fc8:	60b9      	str	r1, [r7, #8]
 8001fca:	607a      	str	r2, [r7, #4]
 8001fcc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001fce:	2317      	movs	r3, #23
 8001fd0:	18fb      	adds	r3, r7, r3
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	2224      	movs	r2, #36	; 0x24
 8001fda:	5c9b      	ldrb	r3, [r3, r2]
 8001fdc:	2b01      	cmp	r3, #1
 8001fde:	d101      	bne.n	8001fe4 <HAL_DMA_Start_IT+0x24>
 8001fe0:	2302      	movs	r3, #2
 8001fe2:	e06f      	b.n	80020c4 <HAL_DMA_Start_IT+0x104>
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	2224      	movs	r2, #36	; 0x24
 8001fe8:	2101      	movs	r1, #1
 8001fea:	5499      	strb	r1, [r3, r2]

  if (hdma->State == HAL_DMA_STATE_READY)
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	2225      	movs	r2, #37	; 0x25
 8001ff0:	5c9b      	ldrb	r3, [r3, r2]
 8001ff2:	b2db      	uxtb	r3, r3
 8001ff4:	2b01      	cmp	r3, #1
 8001ff6:	d157      	bne.n	80020a8 <HAL_DMA_Start_IT+0xe8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	2225      	movs	r2, #37	; 0x25
 8001ffc:	2102      	movs	r1, #2
 8001ffe:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	2200      	movs	r2, #0
 8002004:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	681a      	ldr	r2, [r3, #0]
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	2101      	movs	r1, #1
 8002012:	438a      	bics	r2, r1
 8002014:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002016:	683b      	ldr	r3, [r7, #0]
 8002018:	687a      	ldr	r2, [r7, #4]
 800201a:	68b9      	ldr	r1, [r7, #8]
 800201c:	68f8      	ldr	r0, [r7, #12]
 800201e:	f000 f919 	bl	8002254 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8002022:	68fb      	ldr	r3, [r7, #12]
 8002024:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002026:	2b00      	cmp	r3, #0
 8002028:	d008      	beq.n	800203c <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	681a      	ldr	r2, [r3, #0]
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	210e      	movs	r1, #14
 8002036:	430a      	orrs	r2, r1
 8002038:	601a      	str	r2, [r3, #0]
 800203a:	e00f      	b.n	800205c <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	681a      	ldr	r2, [r3, #0]
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	2104      	movs	r1, #4
 8002048:	438a      	bics	r2, r1
 800204a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	681a      	ldr	r2, [r3, #0]
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	210a      	movs	r1, #10
 8002058:	430a      	orrs	r2, r1
 800205a:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002060:	681a      	ldr	r2, [r3, #0]
 8002062:	2380      	movs	r3, #128	; 0x80
 8002064:	025b      	lsls	r3, r3, #9
 8002066:	4013      	ands	r3, r2
 8002068:	d008      	beq.n	800207c <HAL_DMA_Start_IT+0xbc>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800206e:	681a      	ldr	r2, [r3, #0]
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002074:	2180      	movs	r1, #128	; 0x80
 8002076:	0049      	lsls	r1, r1, #1
 8002078:	430a      	orrs	r2, r1
 800207a:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002080:	2b00      	cmp	r3, #0
 8002082:	d008      	beq.n	8002096 <HAL_DMA_Start_IT+0xd6>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002088:	681a      	ldr	r2, [r3, #0]
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800208e:	2180      	movs	r1, #128	; 0x80
 8002090:	0049      	lsls	r1, r1, #1
 8002092:	430a      	orrs	r2, r1
 8002094:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	681a      	ldr	r2, [r3, #0]
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	2101      	movs	r1, #1
 80020a2:	430a      	orrs	r2, r1
 80020a4:	601a      	str	r2, [r3, #0]
 80020a6:	e00a      	b.n	80020be <HAL_DMA_Start_IT+0xfe>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	2280      	movs	r2, #128	; 0x80
 80020ac:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	2224      	movs	r2, #36	; 0x24
 80020b2:	2100      	movs	r1, #0
 80020b4:	5499      	strb	r1, [r3, r2]

    /* Return error status */
    status = HAL_ERROR;
 80020b6:	2317      	movs	r3, #23
 80020b8:	18fb      	adds	r3, r7, r3
 80020ba:	2201      	movs	r2, #1
 80020bc:	701a      	strb	r2, [r3, #0]
  }

  return status;
 80020be:	2317      	movs	r3, #23
 80020c0:	18fb      	adds	r3, r7, r3
 80020c2:	781b      	ldrb	r3, [r3, #0]
}
 80020c4:	0018      	movs	r0, r3
 80020c6:	46bd      	mov	sp, r7
 80020c8:	b006      	add	sp, #24
 80020ca:	bd80      	pop	{r7, pc}

080020cc <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	b084      	sub	sp, #16
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	6078      	str	r0, [r7, #4]
#if defined(DMA2)
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	60fb      	str	r3, [r7, #12]
#else
  uint32_t flag_it = DMA1->ISR;
#endif /* DMA2 */
  uint32_t source_it = hdma->Instance->CCR;
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020e8:	221c      	movs	r2, #28
 80020ea:	4013      	ands	r3, r2
 80020ec:	2204      	movs	r2, #4
 80020ee:	409a      	lsls	r2, r3
 80020f0:	0013      	movs	r3, r2
 80020f2:	68fa      	ldr	r2, [r7, #12]
 80020f4:	4013      	ands	r3, r2
 80020f6:	d026      	beq.n	8002146 <HAL_DMA_IRQHandler+0x7a>
 80020f8:	68bb      	ldr	r3, [r7, #8]
 80020fa:	2204      	movs	r2, #4
 80020fc:	4013      	ands	r3, r2
 80020fe:	d022      	beq.n	8002146 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	2220      	movs	r2, #32
 8002108:	4013      	ands	r3, r2
 800210a:	d107      	bne.n	800211c <HAL_DMA_IRQHandler+0x50>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	681a      	ldr	r2, [r3, #0]
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	2104      	movs	r1, #4
 8002118:	438a      	bics	r2, r1
 800211a:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
#if defined(DMA2)
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002120:	221c      	movs	r2, #28
 8002122:	401a      	ands	r2, r3
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002128:	2104      	movs	r1, #4
 800212a:	4091      	lsls	r1, r2
 800212c:	000a      	movs	r2, r1
 800212e:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002134:	2b00      	cmp	r3, #0
 8002136:	d100      	bne.n	800213a <HAL_DMA_IRQHandler+0x6e>
 8002138:	e080      	b.n	800223c <HAL_DMA_IRQHandler+0x170>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800213e:	687a      	ldr	r2, [r7, #4]
 8002140:	0010      	movs	r0, r2
 8002142:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 8002144:	e07a      	b.n	800223c <HAL_DMA_IRQHandler+0x170>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800214a:	221c      	movs	r2, #28
 800214c:	4013      	ands	r3, r2
 800214e:	2202      	movs	r2, #2
 8002150:	409a      	lsls	r2, r3
 8002152:	0013      	movs	r3, r2
 8002154:	68fa      	ldr	r2, [r7, #12]
 8002156:	4013      	ands	r3, r2
 8002158:	d03c      	beq.n	80021d4 <HAL_DMA_IRQHandler+0x108>
 800215a:	68bb      	ldr	r3, [r7, #8]
 800215c:	2202      	movs	r2, #2
 800215e:	4013      	ands	r3, r2
 8002160:	d038      	beq.n	80021d4 <HAL_DMA_IRQHandler+0x108>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	2220      	movs	r2, #32
 800216a:	4013      	ands	r3, r2
 800216c:	d10b      	bne.n	8002186 <HAL_DMA_IRQHandler+0xba>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	681a      	ldr	r2, [r3, #0]
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	210a      	movs	r1, #10
 800217a:	438a      	bics	r2, r1
 800217c:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	2225      	movs	r2, #37	; 0x25
 8002182:	2101      	movs	r1, #1
 8002184:	5499      	strb	r1, [r3, r2]
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	001a      	movs	r2, r3
 800218c:	4b2e      	ldr	r3, [pc, #184]	; (8002248 <HAL_DMA_IRQHandler+0x17c>)
 800218e:	429a      	cmp	r2, r3
 8002190:	d909      	bls.n	80021a6 <HAL_DMA_IRQHandler+0xda>
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002196:	221c      	movs	r2, #28
 8002198:	401a      	ands	r2, r3
 800219a:	4b2c      	ldr	r3, [pc, #176]	; (800224c <HAL_DMA_IRQHandler+0x180>)
 800219c:	2102      	movs	r1, #2
 800219e:	4091      	lsls	r1, r2
 80021a0:	000a      	movs	r2, r1
 80021a2:	605a      	str	r2, [r3, #4]
 80021a4:	e008      	b.n	80021b8 <HAL_DMA_IRQHandler+0xec>
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021aa:	221c      	movs	r2, #28
 80021ac:	401a      	ands	r2, r3
 80021ae:	4b28      	ldr	r3, [pc, #160]	; (8002250 <HAL_DMA_IRQHandler+0x184>)
 80021b0:	2102      	movs	r1, #2
 80021b2:	4091      	lsls	r1, r2
 80021b4:	000a      	movs	r2, r1
 80021b6:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	2224      	movs	r2, #36	; 0x24
 80021bc:	2100      	movs	r1, #0
 80021be:	5499      	strb	r1, [r3, r2]

      if (hdma->XferCpltCallback != NULL)
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d039      	beq.n	800223c <HAL_DMA_IRQHandler+0x170>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021cc:	687a      	ldr	r2, [r7, #4]
 80021ce:	0010      	movs	r0, r2
 80021d0:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 80021d2:	e033      	b.n	800223c <HAL_DMA_IRQHandler+0x170>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021d8:	221c      	movs	r2, #28
 80021da:	4013      	ands	r3, r2
 80021dc:	2208      	movs	r2, #8
 80021de:	409a      	lsls	r2, r3
 80021e0:	0013      	movs	r3, r2
 80021e2:	68fa      	ldr	r2, [r7, #12]
 80021e4:	4013      	ands	r3, r2
 80021e6:	d02a      	beq.n	800223e <HAL_DMA_IRQHandler+0x172>
 80021e8:	68bb      	ldr	r3, [r7, #8]
 80021ea:	2208      	movs	r2, #8
 80021ec:	4013      	ands	r3, r2
 80021ee:	d026      	beq.n	800223e <HAL_DMA_IRQHandler+0x172>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	681a      	ldr	r2, [r3, #0]
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	210e      	movs	r1, #14
 80021fc:	438a      	bics	r2, r1
 80021fe:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002204:	221c      	movs	r2, #28
 8002206:	401a      	ands	r2, r3
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800220c:	2101      	movs	r1, #1
 800220e:	4091      	lsls	r1, r2
 8002210:	000a      	movs	r2, r1
 8002212:	605a      	str	r2, [r3, #4]
#else
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
#endif /* DMA2 */

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	2201      	movs	r2, #1
 8002218:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	2225      	movs	r2, #37	; 0x25
 800221e:	2101      	movs	r1, #1
 8002220:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	2224      	movs	r2, #36	; 0x24
 8002226:	2100      	movs	r1, #0
 8002228:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800222e:	2b00      	cmp	r3, #0
 8002230:	d005      	beq.n	800223e <HAL_DMA_IRQHandler+0x172>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002236:	687a      	ldr	r2, [r7, #4]
 8002238:	0010      	movs	r0, r2
 800223a:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800223c:	46c0      	nop			; (mov r8, r8)
 800223e:	46c0      	nop			; (mov r8, r8)
}
 8002240:	46bd      	mov	sp, r7
 8002242:	b004      	add	sp, #16
 8002244:	bd80      	pop	{r7, pc}
 8002246:	46c0      	nop			; (mov r8, r8)
 8002248:	40020080 	.word	0x40020080
 800224c:	40020400 	.word	0x40020400
 8002250:	40020000 	.word	0x40020000

08002254 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002254:	b580      	push	{r7, lr}
 8002256:	b084      	sub	sp, #16
 8002258:	af00      	add	r7, sp, #0
 800225a:	60f8      	str	r0, [r7, #12]
 800225c:	60b9      	str	r1, [r7, #8]
 800225e:	607a      	str	r2, [r7, #4]
 8002260:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002266:	68fa      	ldr	r2, [r7, #12]
 8002268:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800226a:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002270:	2b00      	cmp	r3, #0
 8002272:	d004      	beq.n	800227e <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002278:	68fa      	ldr	r2, [r7, #12]
 800227a:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800227c:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
#if defined(DMA2)
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002282:	221c      	movs	r2, #28
 8002284:	401a      	ands	r2, r3
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800228a:	2101      	movs	r1, #1
 800228c:	4091      	lsls	r1, r2
 800228e:	000a      	movs	r2, r1
 8002290:	605a      	str	r2, [r3, #4]
#else
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
#endif /* DMA2 */

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	683a      	ldr	r2, [r7, #0]
 8002298:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	689b      	ldr	r3, [r3, #8]
 800229e:	2b10      	cmp	r3, #16
 80022a0:	d108      	bne.n	80022b4 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	687a      	ldr	r2, [r7, #4]
 80022a8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	68ba      	ldr	r2, [r7, #8]
 80022b0:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80022b2:	e007      	b.n	80022c4 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	68ba      	ldr	r2, [r7, #8]
 80022ba:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	687a      	ldr	r2, [r7, #4]
 80022c2:	60da      	str	r2, [r3, #12]
}
 80022c4:	46c0      	nop			; (mov r8, r8)
 80022c6:	46bd      	mov	sp, r7
 80022c8:	b004      	add	sp, #16
 80022ca:	bd80      	pop	{r7, pc}

080022cc <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80022cc:	b580      	push	{r7, lr}
 80022ce:	b084      	sub	sp, #16
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

#if defined(DMA2)
  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	001a      	movs	r2, r3
 80022da:	4b1d      	ldr	r3, [pc, #116]	; (8002350 <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 80022dc:	429a      	cmp	r2, r3
 80022de:	d814      	bhi.n	800230a <DMA_CalcDMAMUXChannelBaseAndMask+0x3e>
  {
    /* DMA1 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022e4:	089b      	lsrs	r3, r3, #2
 80022e6:	009b      	lsls	r3, r3, #2
 80022e8:	4a1a      	ldr	r2, [pc, #104]	; (8002354 <DMA_CalcDMAMUXChannelBaseAndMask+0x88>)
 80022ea:	189a      	adds	r2, r3, r2
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	649a      	str	r2, [r3, #72]	; 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	001a      	movs	r2, r3
 80022f6:	23ff      	movs	r3, #255	; 0xff
 80022f8:	4013      	ands	r3, r2
 80022fa:	3b08      	subs	r3, #8
 80022fc:	2114      	movs	r1, #20
 80022fe:	0018      	movs	r0, r3
 8002300:	f7fd ff02 	bl	8000108 <__udivsi3>
 8002304:	0003      	movs	r3, r0
 8002306:	60fb      	str	r3, [r7, #12]
 8002308:	e014      	b.n	8002334 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>
  }
  else
  {
    /* DMA2 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800230e:	089b      	lsrs	r3, r3, #2
 8002310:	009b      	lsls	r3, r3, #2
 8002312:	4a11      	ldr	r2, [pc, #68]	; (8002358 <DMA_CalcDMAMUXChannelBaseAndMask+0x8c>)
 8002314:	189a      	adds	r2, r3, r2
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	649a      	str	r2, [r3, #72]	; 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	001a      	movs	r2, r3
 8002320:	23ff      	movs	r3, #255	; 0xff
 8002322:	4013      	ands	r3, r2
 8002324:	3b08      	subs	r3, #8
 8002326:	2114      	movs	r1, #20
 8002328:	0018      	movs	r0, r3
 800232a:	f7fd feed 	bl	8000108 <__udivsi3>
 800232e:	0003      	movs	r3, r0
 8002330:	3307      	adds	r3, #7
 8002332:	60fb      	str	r3, [r7, #12]
  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	4a09      	ldr	r2, [pc, #36]	; (800235c <DMA_CalcDMAMUXChannelBaseAndMask+0x90>)
 8002338:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	221f      	movs	r2, #31
 800233e:	4013      	ands	r3, r2
 8002340:	2201      	movs	r2, #1
 8002342:	409a      	lsls	r2, r3
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	651a      	str	r2, [r3, #80]	; 0x50
}
 8002348:	46c0      	nop			; (mov r8, r8)
 800234a:	46bd      	mov	sp, r7
 800234c:	b004      	add	sp, #16
 800234e:	bd80      	pop	{r7, pc}
 8002350:	40020407 	.word	0x40020407
 8002354:	40020800 	.word	0x40020800
 8002358:	4002081c 	.word	0x4002081c
 800235c:	40020880 	.word	0x40020880

08002360 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	b084      	sub	sp, #16
 8002364:	af00      	add	r7, sp, #0
 8002366:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	685b      	ldr	r3, [r3, #4]
 800236c:	227f      	movs	r2, #127	; 0x7f
 800236e:	4013      	ands	r3, r2
 8002370:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	4a0a      	ldr	r2, [pc, #40]	; (80023a0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8002376:	4694      	mov	ip, r2
 8002378:	4463      	add	r3, ip
 800237a:	009b      	lsls	r3, r3, #2
 800237c:	001a      	movs	r2, r3
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	4a07      	ldr	r2, [pc, #28]	; (80023a4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8002386:	659a      	str	r2, [r3, #88]	; 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	3b01      	subs	r3, #1
 800238c:	2203      	movs	r2, #3
 800238e:	4013      	ands	r3, r2
 8002390:	2201      	movs	r2, #1
 8002392:	409a      	lsls	r2, r3
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8002398:	46c0      	nop			; (mov r8, r8)
 800239a:	46bd      	mov	sp, r7
 800239c:	b004      	add	sp, #16
 800239e:	bd80      	pop	{r7, pc}
 80023a0:	1000823f 	.word	0x1000823f
 80023a4:	40020940 	.word	0x40020940

080023a8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80023a8:	b580      	push	{r7, lr}
 80023aa:	b086      	sub	sp, #24
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	6078      	str	r0, [r7, #4]
 80023b0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80023b2:	2300      	movs	r3, #0
 80023b4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80023b6:	e14d      	b.n	8002654 <HAL_GPIO_Init+0x2ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80023b8:	683b      	ldr	r3, [r7, #0]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	2101      	movs	r1, #1
 80023be:	697a      	ldr	r2, [r7, #20]
 80023c0:	4091      	lsls	r1, r2
 80023c2:	000a      	movs	r2, r1
 80023c4:	4013      	ands	r3, r2
 80023c6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d100      	bne.n	80023d0 <HAL_GPIO_Init+0x28>
 80023ce:	e13e      	b.n	800264e <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80023d0:	683b      	ldr	r3, [r7, #0]
 80023d2:	685b      	ldr	r3, [r3, #4]
 80023d4:	2203      	movs	r2, #3
 80023d6:	4013      	ands	r3, r2
 80023d8:	2b01      	cmp	r3, #1
 80023da:	d005      	beq.n	80023e8 <HAL_GPIO_Init+0x40>
 80023dc:	683b      	ldr	r3, [r7, #0]
 80023de:	685b      	ldr	r3, [r3, #4]
 80023e0:	2203      	movs	r2, #3
 80023e2:	4013      	ands	r3, r2
 80023e4:	2b02      	cmp	r3, #2
 80023e6:	d130      	bne.n	800244a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	689b      	ldr	r3, [r3, #8]
 80023ec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80023ee:	697b      	ldr	r3, [r7, #20]
 80023f0:	005b      	lsls	r3, r3, #1
 80023f2:	2203      	movs	r2, #3
 80023f4:	409a      	lsls	r2, r3
 80023f6:	0013      	movs	r3, r2
 80023f8:	43da      	mvns	r2, r3
 80023fa:	693b      	ldr	r3, [r7, #16]
 80023fc:	4013      	ands	r3, r2
 80023fe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002400:	683b      	ldr	r3, [r7, #0]
 8002402:	68da      	ldr	r2, [r3, #12]
 8002404:	697b      	ldr	r3, [r7, #20]
 8002406:	005b      	lsls	r3, r3, #1
 8002408:	409a      	lsls	r2, r3
 800240a:	0013      	movs	r3, r2
 800240c:	693a      	ldr	r2, [r7, #16]
 800240e:	4313      	orrs	r3, r2
 8002410:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	693a      	ldr	r2, [r7, #16]
 8002416:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	685b      	ldr	r3, [r3, #4]
 800241c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800241e:	2201      	movs	r2, #1
 8002420:	697b      	ldr	r3, [r7, #20]
 8002422:	409a      	lsls	r2, r3
 8002424:	0013      	movs	r3, r2
 8002426:	43da      	mvns	r2, r3
 8002428:	693b      	ldr	r3, [r7, #16]
 800242a:	4013      	ands	r3, r2
 800242c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800242e:	683b      	ldr	r3, [r7, #0]
 8002430:	685b      	ldr	r3, [r3, #4]
 8002432:	091b      	lsrs	r3, r3, #4
 8002434:	2201      	movs	r2, #1
 8002436:	401a      	ands	r2, r3
 8002438:	697b      	ldr	r3, [r7, #20]
 800243a:	409a      	lsls	r2, r3
 800243c:	0013      	movs	r3, r2
 800243e:	693a      	ldr	r2, [r7, #16]
 8002440:	4313      	orrs	r3, r2
 8002442:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	693a      	ldr	r2, [r7, #16]
 8002448:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800244a:	683b      	ldr	r3, [r7, #0]
 800244c:	685b      	ldr	r3, [r3, #4]
 800244e:	2203      	movs	r2, #3
 8002450:	4013      	ands	r3, r2
 8002452:	2b03      	cmp	r3, #3
 8002454:	d017      	beq.n	8002486 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	68db      	ldr	r3, [r3, #12]
 800245a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800245c:	697b      	ldr	r3, [r7, #20]
 800245e:	005b      	lsls	r3, r3, #1
 8002460:	2203      	movs	r2, #3
 8002462:	409a      	lsls	r2, r3
 8002464:	0013      	movs	r3, r2
 8002466:	43da      	mvns	r2, r3
 8002468:	693b      	ldr	r3, [r7, #16]
 800246a:	4013      	ands	r3, r2
 800246c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800246e:	683b      	ldr	r3, [r7, #0]
 8002470:	689a      	ldr	r2, [r3, #8]
 8002472:	697b      	ldr	r3, [r7, #20]
 8002474:	005b      	lsls	r3, r3, #1
 8002476:	409a      	lsls	r2, r3
 8002478:	0013      	movs	r3, r2
 800247a:	693a      	ldr	r2, [r7, #16]
 800247c:	4313      	orrs	r3, r2
 800247e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	693a      	ldr	r2, [r7, #16]
 8002484:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002486:	683b      	ldr	r3, [r7, #0]
 8002488:	685b      	ldr	r3, [r3, #4]
 800248a:	2203      	movs	r2, #3
 800248c:	4013      	ands	r3, r2
 800248e:	2b02      	cmp	r3, #2
 8002490:	d123      	bne.n	80024da <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002492:	697b      	ldr	r3, [r7, #20]
 8002494:	08da      	lsrs	r2, r3, #3
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	3208      	adds	r2, #8
 800249a:	0092      	lsls	r2, r2, #2
 800249c:	58d3      	ldr	r3, [r2, r3]
 800249e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80024a0:	697b      	ldr	r3, [r7, #20]
 80024a2:	2207      	movs	r2, #7
 80024a4:	4013      	ands	r3, r2
 80024a6:	009b      	lsls	r3, r3, #2
 80024a8:	220f      	movs	r2, #15
 80024aa:	409a      	lsls	r2, r3
 80024ac:	0013      	movs	r3, r2
 80024ae:	43da      	mvns	r2, r3
 80024b0:	693b      	ldr	r3, [r7, #16]
 80024b2:	4013      	ands	r3, r2
 80024b4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80024b6:	683b      	ldr	r3, [r7, #0]
 80024b8:	691a      	ldr	r2, [r3, #16]
 80024ba:	697b      	ldr	r3, [r7, #20]
 80024bc:	2107      	movs	r1, #7
 80024be:	400b      	ands	r3, r1
 80024c0:	009b      	lsls	r3, r3, #2
 80024c2:	409a      	lsls	r2, r3
 80024c4:	0013      	movs	r3, r2
 80024c6:	693a      	ldr	r2, [r7, #16]
 80024c8:	4313      	orrs	r3, r2
 80024ca:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80024cc:	697b      	ldr	r3, [r7, #20]
 80024ce:	08da      	lsrs	r2, r3, #3
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	3208      	adds	r2, #8
 80024d4:	0092      	lsls	r2, r2, #2
 80024d6:	6939      	ldr	r1, [r7, #16]
 80024d8:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80024e0:	697b      	ldr	r3, [r7, #20]
 80024e2:	005b      	lsls	r3, r3, #1
 80024e4:	2203      	movs	r2, #3
 80024e6:	409a      	lsls	r2, r3
 80024e8:	0013      	movs	r3, r2
 80024ea:	43da      	mvns	r2, r3
 80024ec:	693b      	ldr	r3, [r7, #16]
 80024ee:	4013      	ands	r3, r2
 80024f0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80024f2:	683b      	ldr	r3, [r7, #0]
 80024f4:	685b      	ldr	r3, [r3, #4]
 80024f6:	2203      	movs	r2, #3
 80024f8:	401a      	ands	r2, r3
 80024fa:	697b      	ldr	r3, [r7, #20]
 80024fc:	005b      	lsls	r3, r3, #1
 80024fe:	409a      	lsls	r2, r3
 8002500:	0013      	movs	r3, r2
 8002502:	693a      	ldr	r2, [r7, #16]
 8002504:	4313      	orrs	r3, r2
 8002506:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	693a      	ldr	r2, [r7, #16]
 800250c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800250e:	683b      	ldr	r3, [r7, #0]
 8002510:	685a      	ldr	r2, [r3, #4]
 8002512:	23c0      	movs	r3, #192	; 0xc0
 8002514:	029b      	lsls	r3, r3, #10
 8002516:	4013      	ands	r3, r2
 8002518:	d100      	bne.n	800251c <HAL_GPIO_Init+0x174>
 800251a:	e098      	b.n	800264e <HAL_GPIO_Init+0x2a6>
      {
        temp = EXTI->EXTICR[position >> 2u];
 800251c:	4a53      	ldr	r2, [pc, #332]	; (800266c <HAL_GPIO_Init+0x2c4>)
 800251e:	697b      	ldr	r3, [r7, #20]
 8002520:	089b      	lsrs	r3, r3, #2
 8002522:	3318      	adds	r3, #24
 8002524:	009b      	lsls	r3, r3, #2
 8002526:	589b      	ldr	r3, [r3, r2]
 8002528:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 800252a:	697b      	ldr	r3, [r7, #20]
 800252c:	2203      	movs	r2, #3
 800252e:	4013      	ands	r3, r2
 8002530:	00db      	lsls	r3, r3, #3
 8002532:	220f      	movs	r2, #15
 8002534:	409a      	lsls	r2, r3
 8002536:	0013      	movs	r3, r2
 8002538:	43da      	mvns	r2, r3
 800253a:	693b      	ldr	r3, [r7, #16]
 800253c:	4013      	ands	r3, r2
 800253e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8002540:	687a      	ldr	r2, [r7, #4]
 8002542:	23a0      	movs	r3, #160	; 0xa0
 8002544:	05db      	lsls	r3, r3, #23
 8002546:	429a      	cmp	r2, r3
 8002548:	d019      	beq.n	800257e <HAL_GPIO_Init+0x1d6>
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	4a48      	ldr	r2, [pc, #288]	; (8002670 <HAL_GPIO_Init+0x2c8>)
 800254e:	4293      	cmp	r3, r2
 8002550:	d013      	beq.n	800257a <HAL_GPIO_Init+0x1d2>
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	4a47      	ldr	r2, [pc, #284]	; (8002674 <HAL_GPIO_Init+0x2cc>)
 8002556:	4293      	cmp	r3, r2
 8002558:	d00d      	beq.n	8002576 <HAL_GPIO_Init+0x1ce>
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	4a46      	ldr	r2, [pc, #280]	; (8002678 <HAL_GPIO_Init+0x2d0>)
 800255e:	4293      	cmp	r3, r2
 8002560:	d007      	beq.n	8002572 <HAL_GPIO_Init+0x1ca>
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	4a45      	ldr	r2, [pc, #276]	; (800267c <HAL_GPIO_Init+0x2d4>)
 8002566:	4293      	cmp	r3, r2
 8002568:	d101      	bne.n	800256e <HAL_GPIO_Init+0x1c6>
 800256a:	2304      	movs	r3, #4
 800256c:	e008      	b.n	8002580 <HAL_GPIO_Init+0x1d8>
 800256e:	2305      	movs	r3, #5
 8002570:	e006      	b.n	8002580 <HAL_GPIO_Init+0x1d8>
 8002572:	2303      	movs	r3, #3
 8002574:	e004      	b.n	8002580 <HAL_GPIO_Init+0x1d8>
 8002576:	2302      	movs	r3, #2
 8002578:	e002      	b.n	8002580 <HAL_GPIO_Init+0x1d8>
 800257a:	2301      	movs	r3, #1
 800257c:	e000      	b.n	8002580 <HAL_GPIO_Init+0x1d8>
 800257e:	2300      	movs	r3, #0
 8002580:	697a      	ldr	r2, [r7, #20]
 8002582:	2103      	movs	r1, #3
 8002584:	400a      	ands	r2, r1
 8002586:	00d2      	lsls	r2, r2, #3
 8002588:	4093      	lsls	r3, r2
 800258a:	693a      	ldr	r2, [r7, #16]
 800258c:	4313      	orrs	r3, r2
 800258e:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8002590:	4936      	ldr	r1, [pc, #216]	; (800266c <HAL_GPIO_Init+0x2c4>)
 8002592:	697b      	ldr	r3, [r7, #20]
 8002594:	089b      	lsrs	r3, r3, #2
 8002596:	3318      	adds	r3, #24
 8002598:	009b      	lsls	r3, r3, #2
 800259a:	693a      	ldr	r2, [r7, #16]
 800259c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800259e:	4b33      	ldr	r3, [pc, #204]	; (800266c <HAL_GPIO_Init+0x2c4>)
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	43da      	mvns	r2, r3
 80025a8:	693b      	ldr	r3, [r7, #16]
 80025aa:	4013      	ands	r3, r2
 80025ac:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80025ae:	683b      	ldr	r3, [r7, #0]
 80025b0:	685a      	ldr	r2, [r3, #4]
 80025b2:	2380      	movs	r3, #128	; 0x80
 80025b4:	035b      	lsls	r3, r3, #13
 80025b6:	4013      	ands	r3, r2
 80025b8:	d003      	beq.n	80025c2 <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 80025ba:	693a      	ldr	r2, [r7, #16]
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	4313      	orrs	r3, r2
 80025c0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80025c2:	4b2a      	ldr	r3, [pc, #168]	; (800266c <HAL_GPIO_Init+0x2c4>)
 80025c4:	693a      	ldr	r2, [r7, #16]
 80025c6:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 80025c8:	4b28      	ldr	r3, [pc, #160]	; (800266c <HAL_GPIO_Init+0x2c4>)
 80025ca:	685b      	ldr	r3, [r3, #4]
 80025cc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	43da      	mvns	r2, r3
 80025d2:	693b      	ldr	r3, [r7, #16]
 80025d4:	4013      	ands	r3, r2
 80025d6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80025d8:	683b      	ldr	r3, [r7, #0]
 80025da:	685a      	ldr	r2, [r3, #4]
 80025dc:	2380      	movs	r3, #128	; 0x80
 80025de:	039b      	lsls	r3, r3, #14
 80025e0:	4013      	ands	r3, r2
 80025e2:	d003      	beq.n	80025ec <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 80025e4:	693a      	ldr	r2, [r7, #16]
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	4313      	orrs	r3, r2
 80025ea:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80025ec:	4b1f      	ldr	r3, [pc, #124]	; (800266c <HAL_GPIO_Init+0x2c4>)
 80025ee:	693a      	ldr	r2, [r7, #16]
 80025f0:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80025f2:	4a1e      	ldr	r2, [pc, #120]	; (800266c <HAL_GPIO_Init+0x2c4>)
 80025f4:	2384      	movs	r3, #132	; 0x84
 80025f6:	58d3      	ldr	r3, [r2, r3]
 80025f8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	43da      	mvns	r2, r3
 80025fe:	693b      	ldr	r3, [r7, #16]
 8002600:	4013      	ands	r3, r2
 8002602:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002604:	683b      	ldr	r3, [r7, #0]
 8002606:	685a      	ldr	r2, [r3, #4]
 8002608:	2380      	movs	r3, #128	; 0x80
 800260a:	029b      	lsls	r3, r3, #10
 800260c:	4013      	ands	r3, r2
 800260e:	d003      	beq.n	8002618 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002610:	693a      	ldr	r2, [r7, #16]
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	4313      	orrs	r3, r2
 8002616:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002618:	4914      	ldr	r1, [pc, #80]	; (800266c <HAL_GPIO_Init+0x2c4>)
 800261a:	2284      	movs	r2, #132	; 0x84
 800261c:	693b      	ldr	r3, [r7, #16]
 800261e:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8002620:	4a12      	ldr	r2, [pc, #72]	; (800266c <HAL_GPIO_Init+0x2c4>)
 8002622:	2380      	movs	r3, #128	; 0x80
 8002624:	58d3      	ldr	r3, [r2, r3]
 8002626:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	43da      	mvns	r2, r3
 800262c:	693b      	ldr	r3, [r7, #16]
 800262e:	4013      	ands	r3, r2
 8002630:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002632:	683b      	ldr	r3, [r7, #0]
 8002634:	685a      	ldr	r2, [r3, #4]
 8002636:	2380      	movs	r3, #128	; 0x80
 8002638:	025b      	lsls	r3, r3, #9
 800263a:	4013      	ands	r3, r2
 800263c:	d003      	beq.n	8002646 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 800263e:	693a      	ldr	r2, [r7, #16]
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	4313      	orrs	r3, r2
 8002644:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002646:	4909      	ldr	r1, [pc, #36]	; (800266c <HAL_GPIO_Init+0x2c4>)
 8002648:	2280      	movs	r2, #128	; 0x80
 800264a:	693b      	ldr	r3, [r7, #16]
 800264c:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 800264e:	697b      	ldr	r3, [r7, #20]
 8002650:	3301      	adds	r3, #1
 8002652:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002654:	683b      	ldr	r3, [r7, #0]
 8002656:	681a      	ldr	r2, [r3, #0]
 8002658:	697b      	ldr	r3, [r7, #20]
 800265a:	40da      	lsrs	r2, r3
 800265c:	1e13      	subs	r3, r2, #0
 800265e:	d000      	beq.n	8002662 <HAL_GPIO_Init+0x2ba>
 8002660:	e6aa      	b.n	80023b8 <HAL_GPIO_Init+0x10>
  }
}
 8002662:	46c0      	nop			; (mov r8, r8)
 8002664:	46c0      	nop			; (mov r8, r8)
 8002666:	46bd      	mov	sp, r7
 8002668:	b006      	add	sp, #24
 800266a:	bd80      	pop	{r7, pc}
 800266c:	40021800 	.word	0x40021800
 8002670:	50000400 	.word	0x50000400
 8002674:	50000800 	.word	0x50000800
 8002678:	50000c00 	.word	0x50000c00
 800267c:	50001000 	.word	0x50001000

08002680 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002680:	b580      	push	{r7, lr}
 8002682:	b082      	sub	sp, #8
 8002684:	af00      	add	r7, sp, #0
 8002686:	6078      	str	r0, [r7, #4]
 8002688:	0008      	movs	r0, r1
 800268a:	0011      	movs	r1, r2
 800268c:	1cbb      	adds	r3, r7, #2
 800268e:	1c02      	adds	r2, r0, #0
 8002690:	801a      	strh	r2, [r3, #0]
 8002692:	1c7b      	adds	r3, r7, #1
 8002694:	1c0a      	adds	r2, r1, #0
 8002696:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002698:	1c7b      	adds	r3, r7, #1
 800269a:	781b      	ldrb	r3, [r3, #0]
 800269c:	2b00      	cmp	r3, #0
 800269e:	d004      	beq.n	80026aa <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80026a0:	1cbb      	adds	r3, r7, #2
 80026a2:	881a      	ldrh	r2, [r3, #0]
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80026a8:	e003      	b.n	80026b2 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80026aa:	1cbb      	adds	r3, r7, #2
 80026ac:	881a      	ldrh	r2, [r3, #0]
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	629a      	str	r2, [r3, #40]	; 0x28
}
 80026b2:	46c0      	nop			; (mov r8, r8)
 80026b4:	46bd      	mov	sp, r7
 80026b6:	b002      	add	sp, #8
 80026b8:	bd80      	pop	{r7, pc}
	...

080026bc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80026bc:	b580      	push	{r7, lr}
 80026be:	b084      	sub	sp, #16
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 80026c4:	4b19      	ldr	r3, [pc, #100]	; (800272c <HAL_PWREx_ControlVoltageScaling+0x70>)
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	4a19      	ldr	r2, [pc, #100]	; (8002730 <HAL_PWREx_ControlVoltageScaling+0x74>)
 80026ca:	4013      	ands	r3, r2
 80026cc:	0019      	movs	r1, r3
 80026ce:	4b17      	ldr	r3, [pc, #92]	; (800272c <HAL_PWREx_ControlVoltageScaling+0x70>)
 80026d0:	687a      	ldr	r2, [r7, #4]
 80026d2:	430a      	orrs	r2, r1
 80026d4:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80026d6:	687a      	ldr	r2, [r7, #4]
 80026d8:	2380      	movs	r3, #128	; 0x80
 80026da:	009b      	lsls	r3, r3, #2
 80026dc:	429a      	cmp	r2, r3
 80026de:	d11f      	bne.n	8002720 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 80026e0:	4b14      	ldr	r3, [pc, #80]	; (8002734 <HAL_PWREx_ControlVoltageScaling+0x78>)
 80026e2:	681a      	ldr	r2, [r3, #0]
 80026e4:	0013      	movs	r3, r2
 80026e6:	005b      	lsls	r3, r3, #1
 80026e8:	189b      	adds	r3, r3, r2
 80026ea:	005b      	lsls	r3, r3, #1
 80026ec:	4912      	ldr	r1, [pc, #72]	; (8002738 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 80026ee:	0018      	movs	r0, r3
 80026f0:	f7fd fd0a 	bl	8000108 <__udivsi3>
 80026f4:	0003      	movs	r3, r0
 80026f6:	3301      	adds	r3, #1
 80026f8:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80026fa:	e008      	b.n	800270e <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d003      	beq.n	800270a <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	3b01      	subs	r3, #1
 8002706:	60fb      	str	r3, [r7, #12]
 8002708:	e001      	b.n	800270e <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 800270a:	2303      	movs	r3, #3
 800270c:	e009      	b.n	8002722 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800270e:	4b07      	ldr	r3, [pc, #28]	; (800272c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002710:	695a      	ldr	r2, [r3, #20]
 8002712:	2380      	movs	r3, #128	; 0x80
 8002714:	00db      	lsls	r3, r3, #3
 8002716:	401a      	ands	r2, r3
 8002718:	2380      	movs	r3, #128	; 0x80
 800271a:	00db      	lsls	r3, r3, #3
 800271c:	429a      	cmp	r2, r3
 800271e:	d0ed      	beq.n	80026fc <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8002720:	2300      	movs	r3, #0
}
 8002722:	0018      	movs	r0, r3
 8002724:	46bd      	mov	sp, r7
 8002726:	b004      	add	sp, #16
 8002728:	bd80      	pop	{r7, pc}
 800272a:	46c0      	nop			; (mov r8, r8)
 800272c:	40007000 	.word	0x40007000
 8002730:	fffff9ff 	.word	0xfffff9ff
 8002734:	20000014 	.word	0x20000014
 8002738:	000f4240 	.word	0x000f4240

0800273c <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 800273c:	b580      	push	{r7, lr}
 800273e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8002740:	4b03      	ldr	r3, [pc, #12]	; (8002750 <LL_RCC_GetAPB1Prescaler+0x14>)
 8002742:	689a      	ldr	r2, [r3, #8]
 8002744:	23e0      	movs	r3, #224	; 0xe0
 8002746:	01db      	lsls	r3, r3, #7
 8002748:	4013      	ands	r3, r2
}
 800274a:	0018      	movs	r0, r3
 800274c:	46bd      	mov	sp, r7
 800274e:	bd80      	pop	{r7, pc}
 8002750:	40021000 	.word	0x40021000

08002754 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002754:	b580      	push	{r7, lr}
 8002756:	b088      	sub	sp, #32
 8002758:	af00      	add	r7, sp, #0
 800275a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	2b00      	cmp	r3, #0
 8002760:	d102      	bne.n	8002768 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002762:	2301      	movs	r3, #1
 8002764:	f000 fb50 	bl	8002e08 <HAL_RCC_OscConfig+0x6b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	2201      	movs	r2, #1
 800276e:	4013      	ands	r3, r2
 8002770:	d100      	bne.n	8002774 <HAL_RCC_OscConfig+0x20>
 8002772:	e07c      	b.n	800286e <HAL_RCC_OscConfig+0x11a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002774:	4bc3      	ldr	r3, [pc, #780]	; (8002a84 <HAL_RCC_OscConfig+0x330>)
 8002776:	689b      	ldr	r3, [r3, #8]
 8002778:	2238      	movs	r2, #56	; 0x38
 800277a:	4013      	ands	r3, r2
 800277c:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800277e:	4bc1      	ldr	r3, [pc, #772]	; (8002a84 <HAL_RCC_OscConfig+0x330>)
 8002780:	68db      	ldr	r3, [r3, #12]
 8002782:	2203      	movs	r2, #3
 8002784:	4013      	ands	r3, r2
 8002786:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8002788:	69bb      	ldr	r3, [r7, #24]
 800278a:	2b10      	cmp	r3, #16
 800278c:	d102      	bne.n	8002794 <HAL_RCC_OscConfig+0x40>
 800278e:	697b      	ldr	r3, [r7, #20]
 8002790:	2b03      	cmp	r3, #3
 8002792:	d002      	beq.n	800279a <HAL_RCC_OscConfig+0x46>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8002794:	69bb      	ldr	r3, [r7, #24]
 8002796:	2b08      	cmp	r3, #8
 8002798:	d10b      	bne.n	80027b2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800279a:	4bba      	ldr	r3, [pc, #744]	; (8002a84 <HAL_RCC_OscConfig+0x330>)
 800279c:	681a      	ldr	r2, [r3, #0]
 800279e:	2380      	movs	r3, #128	; 0x80
 80027a0:	029b      	lsls	r3, r3, #10
 80027a2:	4013      	ands	r3, r2
 80027a4:	d062      	beq.n	800286c <HAL_RCC_OscConfig+0x118>
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	685b      	ldr	r3, [r3, #4]
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d15e      	bne.n	800286c <HAL_RCC_OscConfig+0x118>
      {
        return HAL_ERROR;
 80027ae:	2301      	movs	r3, #1
 80027b0:	e32a      	b.n	8002e08 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	685a      	ldr	r2, [r3, #4]
 80027b6:	2380      	movs	r3, #128	; 0x80
 80027b8:	025b      	lsls	r3, r3, #9
 80027ba:	429a      	cmp	r2, r3
 80027bc:	d107      	bne.n	80027ce <HAL_RCC_OscConfig+0x7a>
 80027be:	4bb1      	ldr	r3, [pc, #708]	; (8002a84 <HAL_RCC_OscConfig+0x330>)
 80027c0:	681a      	ldr	r2, [r3, #0]
 80027c2:	4bb0      	ldr	r3, [pc, #704]	; (8002a84 <HAL_RCC_OscConfig+0x330>)
 80027c4:	2180      	movs	r1, #128	; 0x80
 80027c6:	0249      	lsls	r1, r1, #9
 80027c8:	430a      	orrs	r2, r1
 80027ca:	601a      	str	r2, [r3, #0]
 80027cc:	e020      	b.n	8002810 <HAL_RCC_OscConfig+0xbc>
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	685a      	ldr	r2, [r3, #4]
 80027d2:	23a0      	movs	r3, #160	; 0xa0
 80027d4:	02db      	lsls	r3, r3, #11
 80027d6:	429a      	cmp	r2, r3
 80027d8:	d10e      	bne.n	80027f8 <HAL_RCC_OscConfig+0xa4>
 80027da:	4baa      	ldr	r3, [pc, #680]	; (8002a84 <HAL_RCC_OscConfig+0x330>)
 80027dc:	681a      	ldr	r2, [r3, #0]
 80027de:	4ba9      	ldr	r3, [pc, #676]	; (8002a84 <HAL_RCC_OscConfig+0x330>)
 80027e0:	2180      	movs	r1, #128	; 0x80
 80027e2:	02c9      	lsls	r1, r1, #11
 80027e4:	430a      	orrs	r2, r1
 80027e6:	601a      	str	r2, [r3, #0]
 80027e8:	4ba6      	ldr	r3, [pc, #664]	; (8002a84 <HAL_RCC_OscConfig+0x330>)
 80027ea:	681a      	ldr	r2, [r3, #0]
 80027ec:	4ba5      	ldr	r3, [pc, #660]	; (8002a84 <HAL_RCC_OscConfig+0x330>)
 80027ee:	2180      	movs	r1, #128	; 0x80
 80027f0:	0249      	lsls	r1, r1, #9
 80027f2:	430a      	orrs	r2, r1
 80027f4:	601a      	str	r2, [r3, #0]
 80027f6:	e00b      	b.n	8002810 <HAL_RCC_OscConfig+0xbc>
 80027f8:	4ba2      	ldr	r3, [pc, #648]	; (8002a84 <HAL_RCC_OscConfig+0x330>)
 80027fa:	681a      	ldr	r2, [r3, #0]
 80027fc:	4ba1      	ldr	r3, [pc, #644]	; (8002a84 <HAL_RCC_OscConfig+0x330>)
 80027fe:	49a2      	ldr	r1, [pc, #648]	; (8002a88 <HAL_RCC_OscConfig+0x334>)
 8002800:	400a      	ands	r2, r1
 8002802:	601a      	str	r2, [r3, #0]
 8002804:	4b9f      	ldr	r3, [pc, #636]	; (8002a84 <HAL_RCC_OscConfig+0x330>)
 8002806:	681a      	ldr	r2, [r3, #0]
 8002808:	4b9e      	ldr	r3, [pc, #632]	; (8002a84 <HAL_RCC_OscConfig+0x330>)
 800280a:	49a0      	ldr	r1, [pc, #640]	; (8002a8c <HAL_RCC_OscConfig+0x338>)
 800280c:	400a      	ands	r2, r1
 800280e:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	685b      	ldr	r3, [r3, #4]
 8002814:	2b00      	cmp	r3, #0
 8002816:	d014      	beq.n	8002842 <HAL_RCC_OscConfig+0xee>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002818:	f7fe fbde 	bl	8000fd8 <HAL_GetTick>
 800281c:	0003      	movs	r3, r0
 800281e:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002820:	e008      	b.n	8002834 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002822:	f7fe fbd9 	bl	8000fd8 <HAL_GetTick>
 8002826:	0002      	movs	r2, r0
 8002828:	693b      	ldr	r3, [r7, #16]
 800282a:	1ad3      	subs	r3, r2, r3
 800282c:	2b64      	cmp	r3, #100	; 0x64
 800282e:	d901      	bls.n	8002834 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 8002830:	2303      	movs	r3, #3
 8002832:	e2e9      	b.n	8002e08 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002834:	4b93      	ldr	r3, [pc, #588]	; (8002a84 <HAL_RCC_OscConfig+0x330>)
 8002836:	681a      	ldr	r2, [r3, #0]
 8002838:	2380      	movs	r3, #128	; 0x80
 800283a:	029b      	lsls	r3, r3, #10
 800283c:	4013      	ands	r3, r2
 800283e:	d0f0      	beq.n	8002822 <HAL_RCC_OscConfig+0xce>
 8002840:	e015      	b.n	800286e <HAL_RCC_OscConfig+0x11a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002842:	f7fe fbc9 	bl	8000fd8 <HAL_GetTick>
 8002846:	0003      	movs	r3, r0
 8002848:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800284a:	e008      	b.n	800285e <HAL_RCC_OscConfig+0x10a>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800284c:	f7fe fbc4 	bl	8000fd8 <HAL_GetTick>
 8002850:	0002      	movs	r2, r0
 8002852:	693b      	ldr	r3, [r7, #16]
 8002854:	1ad3      	subs	r3, r2, r3
 8002856:	2b64      	cmp	r3, #100	; 0x64
 8002858:	d901      	bls.n	800285e <HAL_RCC_OscConfig+0x10a>
          {
            return HAL_TIMEOUT;
 800285a:	2303      	movs	r3, #3
 800285c:	e2d4      	b.n	8002e08 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800285e:	4b89      	ldr	r3, [pc, #548]	; (8002a84 <HAL_RCC_OscConfig+0x330>)
 8002860:	681a      	ldr	r2, [r3, #0]
 8002862:	2380      	movs	r3, #128	; 0x80
 8002864:	029b      	lsls	r3, r3, #10
 8002866:	4013      	ands	r3, r2
 8002868:	d1f0      	bne.n	800284c <HAL_RCC_OscConfig+0xf8>
 800286a:	e000      	b.n	800286e <HAL_RCC_OscConfig+0x11a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800286c:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	2202      	movs	r2, #2
 8002874:	4013      	ands	r3, r2
 8002876:	d100      	bne.n	800287a <HAL_RCC_OscConfig+0x126>
 8002878:	e099      	b.n	80029ae <HAL_RCC_OscConfig+0x25a>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800287a:	4b82      	ldr	r3, [pc, #520]	; (8002a84 <HAL_RCC_OscConfig+0x330>)
 800287c:	689b      	ldr	r3, [r3, #8]
 800287e:	2238      	movs	r2, #56	; 0x38
 8002880:	4013      	ands	r3, r2
 8002882:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002884:	4b7f      	ldr	r3, [pc, #508]	; (8002a84 <HAL_RCC_OscConfig+0x330>)
 8002886:	68db      	ldr	r3, [r3, #12]
 8002888:	2203      	movs	r2, #3
 800288a:	4013      	ands	r3, r2
 800288c:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 800288e:	69bb      	ldr	r3, [r7, #24]
 8002890:	2b10      	cmp	r3, #16
 8002892:	d102      	bne.n	800289a <HAL_RCC_OscConfig+0x146>
 8002894:	697b      	ldr	r3, [r7, #20]
 8002896:	2b02      	cmp	r3, #2
 8002898:	d002      	beq.n	80028a0 <HAL_RCC_OscConfig+0x14c>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 800289a:	69bb      	ldr	r3, [r7, #24]
 800289c:	2b00      	cmp	r3, #0
 800289e:	d135      	bne.n	800290c <HAL_RCC_OscConfig+0x1b8>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80028a0:	4b78      	ldr	r3, [pc, #480]	; (8002a84 <HAL_RCC_OscConfig+0x330>)
 80028a2:	681a      	ldr	r2, [r3, #0]
 80028a4:	2380      	movs	r3, #128	; 0x80
 80028a6:	00db      	lsls	r3, r3, #3
 80028a8:	4013      	ands	r3, r2
 80028aa:	d005      	beq.n	80028b8 <HAL_RCC_OscConfig+0x164>
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	68db      	ldr	r3, [r3, #12]
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d101      	bne.n	80028b8 <HAL_RCC_OscConfig+0x164>
      {
        return HAL_ERROR;
 80028b4:	2301      	movs	r3, #1
 80028b6:	e2a7      	b.n	8002e08 <HAL_RCC_OscConfig+0x6b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80028b8:	4b72      	ldr	r3, [pc, #456]	; (8002a84 <HAL_RCC_OscConfig+0x330>)
 80028ba:	685b      	ldr	r3, [r3, #4]
 80028bc:	4a74      	ldr	r2, [pc, #464]	; (8002a90 <HAL_RCC_OscConfig+0x33c>)
 80028be:	4013      	ands	r3, r2
 80028c0:	0019      	movs	r1, r3
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	695b      	ldr	r3, [r3, #20]
 80028c6:	021a      	lsls	r2, r3, #8
 80028c8:	4b6e      	ldr	r3, [pc, #440]	; (8002a84 <HAL_RCC_OscConfig+0x330>)
 80028ca:	430a      	orrs	r2, r1
 80028cc:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80028ce:	69bb      	ldr	r3, [r7, #24]
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d112      	bne.n	80028fa <HAL_RCC_OscConfig+0x1a6>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80028d4:	4b6b      	ldr	r3, [pc, #428]	; (8002a84 <HAL_RCC_OscConfig+0x330>)
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	4a6e      	ldr	r2, [pc, #440]	; (8002a94 <HAL_RCC_OscConfig+0x340>)
 80028da:	4013      	ands	r3, r2
 80028dc:	0019      	movs	r1, r3
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	691a      	ldr	r2, [r3, #16]
 80028e2:	4b68      	ldr	r3, [pc, #416]	; (8002a84 <HAL_RCC_OscConfig+0x330>)
 80028e4:	430a      	orrs	r2, r1
 80028e6:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 80028e8:	4b66      	ldr	r3, [pc, #408]	; (8002a84 <HAL_RCC_OscConfig+0x330>)
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	0adb      	lsrs	r3, r3, #11
 80028ee:	2207      	movs	r2, #7
 80028f0:	4013      	ands	r3, r2
 80028f2:	4a69      	ldr	r2, [pc, #420]	; (8002a98 <HAL_RCC_OscConfig+0x344>)
 80028f4:	40da      	lsrs	r2, r3
 80028f6:	4b69      	ldr	r3, [pc, #420]	; (8002a9c <HAL_RCC_OscConfig+0x348>)
 80028f8:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80028fa:	4b69      	ldr	r3, [pc, #420]	; (8002aa0 <HAL_RCC_OscConfig+0x34c>)
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	0018      	movs	r0, r3
 8002900:	f7fe fa64 	bl	8000dcc <HAL_InitTick>
 8002904:	1e03      	subs	r3, r0, #0
 8002906:	d051      	beq.n	80029ac <HAL_RCC_OscConfig+0x258>
        {
          return HAL_ERROR;
 8002908:	2301      	movs	r3, #1
 800290a:	e27d      	b.n	8002e08 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	68db      	ldr	r3, [r3, #12]
 8002910:	2b00      	cmp	r3, #0
 8002912:	d030      	beq.n	8002976 <HAL_RCC_OscConfig+0x222>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002914:	4b5b      	ldr	r3, [pc, #364]	; (8002a84 <HAL_RCC_OscConfig+0x330>)
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	4a5e      	ldr	r2, [pc, #376]	; (8002a94 <HAL_RCC_OscConfig+0x340>)
 800291a:	4013      	ands	r3, r2
 800291c:	0019      	movs	r1, r3
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	691a      	ldr	r2, [r3, #16]
 8002922:	4b58      	ldr	r3, [pc, #352]	; (8002a84 <HAL_RCC_OscConfig+0x330>)
 8002924:	430a      	orrs	r2, r1
 8002926:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8002928:	4b56      	ldr	r3, [pc, #344]	; (8002a84 <HAL_RCC_OscConfig+0x330>)
 800292a:	681a      	ldr	r2, [r3, #0]
 800292c:	4b55      	ldr	r3, [pc, #340]	; (8002a84 <HAL_RCC_OscConfig+0x330>)
 800292e:	2180      	movs	r1, #128	; 0x80
 8002930:	0049      	lsls	r1, r1, #1
 8002932:	430a      	orrs	r2, r1
 8002934:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002936:	f7fe fb4f 	bl	8000fd8 <HAL_GetTick>
 800293a:	0003      	movs	r3, r0
 800293c:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800293e:	e008      	b.n	8002952 <HAL_RCC_OscConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002940:	f7fe fb4a 	bl	8000fd8 <HAL_GetTick>
 8002944:	0002      	movs	r2, r0
 8002946:	693b      	ldr	r3, [r7, #16]
 8002948:	1ad3      	subs	r3, r2, r3
 800294a:	2b02      	cmp	r3, #2
 800294c:	d901      	bls.n	8002952 <HAL_RCC_OscConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 800294e:	2303      	movs	r3, #3
 8002950:	e25a      	b.n	8002e08 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002952:	4b4c      	ldr	r3, [pc, #304]	; (8002a84 <HAL_RCC_OscConfig+0x330>)
 8002954:	681a      	ldr	r2, [r3, #0]
 8002956:	2380      	movs	r3, #128	; 0x80
 8002958:	00db      	lsls	r3, r3, #3
 800295a:	4013      	ands	r3, r2
 800295c:	d0f0      	beq.n	8002940 <HAL_RCC_OscConfig+0x1ec>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800295e:	4b49      	ldr	r3, [pc, #292]	; (8002a84 <HAL_RCC_OscConfig+0x330>)
 8002960:	685b      	ldr	r3, [r3, #4]
 8002962:	4a4b      	ldr	r2, [pc, #300]	; (8002a90 <HAL_RCC_OscConfig+0x33c>)
 8002964:	4013      	ands	r3, r2
 8002966:	0019      	movs	r1, r3
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	695b      	ldr	r3, [r3, #20]
 800296c:	021a      	lsls	r2, r3, #8
 800296e:	4b45      	ldr	r3, [pc, #276]	; (8002a84 <HAL_RCC_OscConfig+0x330>)
 8002970:	430a      	orrs	r2, r1
 8002972:	605a      	str	r2, [r3, #4]
 8002974:	e01b      	b.n	80029ae <HAL_RCC_OscConfig+0x25a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8002976:	4b43      	ldr	r3, [pc, #268]	; (8002a84 <HAL_RCC_OscConfig+0x330>)
 8002978:	681a      	ldr	r2, [r3, #0]
 800297a:	4b42      	ldr	r3, [pc, #264]	; (8002a84 <HAL_RCC_OscConfig+0x330>)
 800297c:	4949      	ldr	r1, [pc, #292]	; (8002aa4 <HAL_RCC_OscConfig+0x350>)
 800297e:	400a      	ands	r2, r1
 8002980:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002982:	f7fe fb29 	bl	8000fd8 <HAL_GetTick>
 8002986:	0003      	movs	r3, r0
 8002988:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800298a:	e008      	b.n	800299e <HAL_RCC_OscConfig+0x24a>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800298c:	f7fe fb24 	bl	8000fd8 <HAL_GetTick>
 8002990:	0002      	movs	r2, r0
 8002992:	693b      	ldr	r3, [r7, #16]
 8002994:	1ad3      	subs	r3, r2, r3
 8002996:	2b02      	cmp	r3, #2
 8002998:	d901      	bls.n	800299e <HAL_RCC_OscConfig+0x24a>
          {
            return HAL_TIMEOUT;
 800299a:	2303      	movs	r3, #3
 800299c:	e234      	b.n	8002e08 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800299e:	4b39      	ldr	r3, [pc, #228]	; (8002a84 <HAL_RCC_OscConfig+0x330>)
 80029a0:	681a      	ldr	r2, [r3, #0]
 80029a2:	2380      	movs	r3, #128	; 0x80
 80029a4:	00db      	lsls	r3, r3, #3
 80029a6:	4013      	ands	r3, r2
 80029a8:	d1f0      	bne.n	800298c <HAL_RCC_OscConfig+0x238>
 80029aa:	e000      	b.n	80029ae <HAL_RCC_OscConfig+0x25a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80029ac:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	2208      	movs	r2, #8
 80029b4:	4013      	ands	r3, r2
 80029b6:	d047      	beq.n	8002a48 <HAL_RCC_OscConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80029b8:	4b32      	ldr	r3, [pc, #200]	; (8002a84 <HAL_RCC_OscConfig+0x330>)
 80029ba:	689b      	ldr	r3, [r3, #8]
 80029bc:	2238      	movs	r2, #56	; 0x38
 80029be:	4013      	ands	r3, r2
 80029c0:	2b18      	cmp	r3, #24
 80029c2:	d10a      	bne.n	80029da <HAL_RCC_OscConfig+0x286>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 80029c4:	4b2f      	ldr	r3, [pc, #188]	; (8002a84 <HAL_RCC_OscConfig+0x330>)
 80029c6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80029c8:	2202      	movs	r2, #2
 80029ca:	4013      	ands	r3, r2
 80029cc:	d03c      	beq.n	8002a48 <HAL_RCC_OscConfig+0x2f4>
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	699b      	ldr	r3, [r3, #24]
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d138      	bne.n	8002a48 <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 80029d6:	2301      	movs	r3, #1
 80029d8:	e216      	b.n	8002e08 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	699b      	ldr	r3, [r3, #24]
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d019      	beq.n	8002a16 <HAL_RCC_OscConfig+0x2c2>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 80029e2:	4b28      	ldr	r3, [pc, #160]	; (8002a84 <HAL_RCC_OscConfig+0x330>)
 80029e4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80029e6:	4b27      	ldr	r3, [pc, #156]	; (8002a84 <HAL_RCC_OscConfig+0x330>)
 80029e8:	2101      	movs	r1, #1
 80029ea:	430a      	orrs	r2, r1
 80029ec:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029ee:	f7fe faf3 	bl	8000fd8 <HAL_GetTick>
 80029f2:	0003      	movs	r3, r0
 80029f4:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80029f6:	e008      	b.n	8002a0a <HAL_RCC_OscConfig+0x2b6>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80029f8:	f7fe faee 	bl	8000fd8 <HAL_GetTick>
 80029fc:	0002      	movs	r2, r0
 80029fe:	693b      	ldr	r3, [r7, #16]
 8002a00:	1ad3      	subs	r3, r2, r3
 8002a02:	2b02      	cmp	r3, #2
 8002a04:	d901      	bls.n	8002a0a <HAL_RCC_OscConfig+0x2b6>
          {
            return HAL_TIMEOUT;
 8002a06:	2303      	movs	r3, #3
 8002a08:	e1fe      	b.n	8002e08 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002a0a:	4b1e      	ldr	r3, [pc, #120]	; (8002a84 <HAL_RCC_OscConfig+0x330>)
 8002a0c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002a0e:	2202      	movs	r2, #2
 8002a10:	4013      	ands	r3, r2
 8002a12:	d0f1      	beq.n	80029f8 <HAL_RCC_OscConfig+0x2a4>
 8002a14:	e018      	b.n	8002a48 <HAL_RCC_OscConfig+0x2f4>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8002a16:	4b1b      	ldr	r3, [pc, #108]	; (8002a84 <HAL_RCC_OscConfig+0x330>)
 8002a18:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002a1a:	4b1a      	ldr	r3, [pc, #104]	; (8002a84 <HAL_RCC_OscConfig+0x330>)
 8002a1c:	2101      	movs	r1, #1
 8002a1e:	438a      	bics	r2, r1
 8002a20:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a22:	f7fe fad9 	bl	8000fd8 <HAL_GetTick>
 8002a26:	0003      	movs	r3, r0
 8002a28:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002a2a:	e008      	b.n	8002a3e <HAL_RCC_OscConfig+0x2ea>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a2c:	f7fe fad4 	bl	8000fd8 <HAL_GetTick>
 8002a30:	0002      	movs	r2, r0
 8002a32:	693b      	ldr	r3, [r7, #16]
 8002a34:	1ad3      	subs	r3, r2, r3
 8002a36:	2b02      	cmp	r3, #2
 8002a38:	d901      	bls.n	8002a3e <HAL_RCC_OscConfig+0x2ea>
          {
            return HAL_TIMEOUT;
 8002a3a:	2303      	movs	r3, #3
 8002a3c:	e1e4      	b.n	8002e08 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002a3e:	4b11      	ldr	r3, [pc, #68]	; (8002a84 <HAL_RCC_OscConfig+0x330>)
 8002a40:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002a42:	2202      	movs	r2, #2
 8002a44:	4013      	ands	r3, r2
 8002a46:	d1f1      	bne.n	8002a2c <HAL_RCC_OscConfig+0x2d8>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	2204      	movs	r2, #4
 8002a4e:	4013      	ands	r3, r2
 8002a50:	d100      	bne.n	8002a54 <HAL_RCC_OscConfig+0x300>
 8002a52:	e0c7      	b.n	8002be4 <HAL_RCC_OscConfig+0x490>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002a54:	231f      	movs	r3, #31
 8002a56:	18fb      	adds	r3, r7, r3
 8002a58:	2200      	movs	r2, #0
 8002a5a:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8002a5c:	4b09      	ldr	r3, [pc, #36]	; (8002a84 <HAL_RCC_OscConfig+0x330>)
 8002a5e:	689b      	ldr	r3, [r3, #8]
 8002a60:	2238      	movs	r2, #56	; 0x38
 8002a62:	4013      	ands	r3, r2
 8002a64:	2b20      	cmp	r3, #32
 8002a66:	d11f      	bne.n	8002aa8 <HAL_RCC_OscConfig+0x354>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8002a68:	4b06      	ldr	r3, [pc, #24]	; (8002a84 <HAL_RCC_OscConfig+0x330>)
 8002a6a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a6c:	2202      	movs	r2, #2
 8002a6e:	4013      	ands	r3, r2
 8002a70:	d100      	bne.n	8002a74 <HAL_RCC_OscConfig+0x320>
 8002a72:	e0b7      	b.n	8002be4 <HAL_RCC_OscConfig+0x490>
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	689b      	ldr	r3, [r3, #8]
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d000      	beq.n	8002a7e <HAL_RCC_OscConfig+0x32a>
 8002a7c:	e0b2      	b.n	8002be4 <HAL_RCC_OscConfig+0x490>
      {
        return HAL_ERROR;
 8002a7e:	2301      	movs	r3, #1
 8002a80:	e1c2      	b.n	8002e08 <HAL_RCC_OscConfig+0x6b4>
 8002a82:	46c0      	nop			; (mov r8, r8)
 8002a84:	40021000 	.word	0x40021000
 8002a88:	fffeffff 	.word	0xfffeffff
 8002a8c:	fffbffff 	.word	0xfffbffff
 8002a90:	ffff80ff 	.word	0xffff80ff
 8002a94:	ffffc7ff 	.word	0xffffc7ff
 8002a98:	00f42400 	.word	0x00f42400
 8002a9c:	20000014 	.word	0x20000014
 8002aa0:	20000018 	.word	0x20000018
 8002aa4:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002aa8:	4bb5      	ldr	r3, [pc, #724]	; (8002d80 <HAL_RCC_OscConfig+0x62c>)
 8002aaa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002aac:	2380      	movs	r3, #128	; 0x80
 8002aae:	055b      	lsls	r3, r3, #21
 8002ab0:	4013      	ands	r3, r2
 8002ab2:	d101      	bne.n	8002ab8 <HAL_RCC_OscConfig+0x364>
 8002ab4:	2301      	movs	r3, #1
 8002ab6:	e000      	b.n	8002aba <HAL_RCC_OscConfig+0x366>
 8002ab8:	2300      	movs	r3, #0
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d011      	beq.n	8002ae2 <HAL_RCC_OscConfig+0x38e>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8002abe:	4bb0      	ldr	r3, [pc, #704]	; (8002d80 <HAL_RCC_OscConfig+0x62c>)
 8002ac0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002ac2:	4baf      	ldr	r3, [pc, #700]	; (8002d80 <HAL_RCC_OscConfig+0x62c>)
 8002ac4:	2180      	movs	r1, #128	; 0x80
 8002ac6:	0549      	lsls	r1, r1, #21
 8002ac8:	430a      	orrs	r2, r1
 8002aca:	63da      	str	r2, [r3, #60]	; 0x3c
 8002acc:	4bac      	ldr	r3, [pc, #688]	; (8002d80 <HAL_RCC_OscConfig+0x62c>)
 8002ace:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002ad0:	2380      	movs	r3, #128	; 0x80
 8002ad2:	055b      	lsls	r3, r3, #21
 8002ad4:	4013      	ands	r3, r2
 8002ad6:	60fb      	str	r3, [r7, #12]
 8002ad8:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8002ada:	231f      	movs	r3, #31
 8002adc:	18fb      	adds	r3, r7, r3
 8002ade:	2201      	movs	r2, #1
 8002ae0:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002ae2:	4ba8      	ldr	r3, [pc, #672]	; (8002d84 <HAL_RCC_OscConfig+0x630>)
 8002ae4:	681a      	ldr	r2, [r3, #0]
 8002ae6:	2380      	movs	r3, #128	; 0x80
 8002ae8:	005b      	lsls	r3, r3, #1
 8002aea:	4013      	ands	r3, r2
 8002aec:	d11a      	bne.n	8002b24 <HAL_RCC_OscConfig+0x3d0>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002aee:	4ba5      	ldr	r3, [pc, #660]	; (8002d84 <HAL_RCC_OscConfig+0x630>)
 8002af0:	681a      	ldr	r2, [r3, #0]
 8002af2:	4ba4      	ldr	r3, [pc, #656]	; (8002d84 <HAL_RCC_OscConfig+0x630>)
 8002af4:	2180      	movs	r1, #128	; 0x80
 8002af6:	0049      	lsls	r1, r1, #1
 8002af8:	430a      	orrs	r2, r1
 8002afa:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8002afc:	f7fe fa6c 	bl	8000fd8 <HAL_GetTick>
 8002b00:	0003      	movs	r3, r0
 8002b02:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002b04:	e008      	b.n	8002b18 <HAL_RCC_OscConfig+0x3c4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b06:	f7fe fa67 	bl	8000fd8 <HAL_GetTick>
 8002b0a:	0002      	movs	r2, r0
 8002b0c:	693b      	ldr	r3, [r7, #16]
 8002b0e:	1ad3      	subs	r3, r2, r3
 8002b10:	2b02      	cmp	r3, #2
 8002b12:	d901      	bls.n	8002b18 <HAL_RCC_OscConfig+0x3c4>
          {
            return HAL_TIMEOUT;
 8002b14:	2303      	movs	r3, #3
 8002b16:	e177      	b.n	8002e08 <HAL_RCC_OscConfig+0x6b4>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002b18:	4b9a      	ldr	r3, [pc, #616]	; (8002d84 <HAL_RCC_OscConfig+0x630>)
 8002b1a:	681a      	ldr	r2, [r3, #0]
 8002b1c:	2380      	movs	r3, #128	; 0x80
 8002b1e:	005b      	lsls	r3, r3, #1
 8002b20:	4013      	ands	r3, r2
 8002b22:	d0f0      	beq.n	8002b06 <HAL_RCC_OscConfig+0x3b2>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	689b      	ldr	r3, [r3, #8]
 8002b28:	2b01      	cmp	r3, #1
 8002b2a:	d106      	bne.n	8002b3a <HAL_RCC_OscConfig+0x3e6>
 8002b2c:	4b94      	ldr	r3, [pc, #592]	; (8002d80 <HAL_RCC_OscConfig+0x62c>)
 8002b2e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002b30:	4b93      	ldr	r3, [pc, #588]	; (8002d80 <HAL_RCC_OscConfig+0x62c>)
 8002b32:	2101      	movs	r1, #1
 8002b34:	430a      	orrs	r2, r1
 8002b36:	65da      	str	r2, [r3, #92]	; 0x5c
 8002b38:	e01c      	b.n	8002b74 <HAL_RCC_OscConfig+0x420>
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	689b      	ldr	r3, [r3, #8]
 8002b3e:	2b05      	cmp	r3, #5
 8002b40:	d10c      	bne.n	8002b5c <HAL_RCC_OscConfig+0x408>
 8002b42:	4b8f      	ldr	r3, [pc, #572]	; (8002d80 <HAL_RCC_OscConfig+0x62c>)
 8002b44:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002b46:	4b8e      	ldr	r3, [pc, #568]	; (8002d80 <HAL_RCC_OscConfig+0x62c>)
 8002b48:	2104      	movs	r1, #4
 8002b4a:	430a      	orrs	r2, r1
 8002b4c:	65da      	str	r2, [r3, #92]	; 0x5c
 8002b4e:	4b8c      	ldr	r3, [pc, #560]	; (8002d80 <HAL_RCC_OscConfig+0x62c>)
 8002b50:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002b52:	4b8b      	ldr	r3, [pc, #556]	; (8002d80 <HAL_RCC_OscConfig+0x62c>)
 8002b54:	2101      	movs	r1, #1
 8002b56:	430a      	orrs	r2, r1
 8002b58:	65da      	str	r2, [r3, #92]	; 0x5c
 8002b5a:	e00b      	b.n	8002b74 <HAL_RCC_OscConfig+0x420>
 8002b5c:	4b88      	ldr	r3, [pc, #544]	; (8002d80 <HAL_RCC_OscConfig+0x62c>)
 8002b5e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002b60:	4b87      	ldr	r3, [pc, #540]	; (8002d80 <HAL_RCC_OscConfig+0x62c>)
 8002b62:	2101      	movs	r1, #1
 8002b64:	438a      	bics	r2, r1
 8002b66:	65da      	str	r2, [r3, #92]	; 0x5c
 8002b68:	4b85      	ldr	r3, [pc, #532]	; (8002d80 <HAL_RCC_OscConfig+0x62c>)
 8002b6a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002b6c:	4b84      	ldr	r3, [pc, #528]	; (8002d80 <HAL_RCC_OscConfig+0x62c>)
 8002b6e:	2104      	movs	r1, #4
 8002b70:	438a      	bics	r2, r1
 8002b72:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	689b      	ldr	r3, [r3, #8]
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d014      	beq.n	8002ba6 <HAL_RCC_OscConfig+0x452>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b7c:	f7fe fa2c 	bl	8000fd8 <HAL_GetTick>
 8002b80:	0003      	movs	r3, r0
 8002b82:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002b84:	e009      	b.n	8002b9a <HAL_RCC_OscConfig+0x446>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b86:	f7fe fa27 	bl	8000fd8 <HAL_GetTick>
 8002b8a:	0002      	movs	r2, r0
 8002b8c:	693b      	ldr	r3, [r7, #16]
 8002b8e:	1ad3      	subs	r3, r2, r3
 8002b90:	4a7d      	ldr	r2, [pc, #500]	; (8002d88 <HAL_RCC_OscConfig+0x634>)
 8002b92:	4293      	cmp	r3, r2
 8002b94:	d901      	bls.n	8002b9a <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 8002b96:	2303      	movs	r3, #3
 8002b98:	e136      	b.n	8002e08 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002b9a:	4b79      	ldr	r3, [pc, #484]	; (8002d80 <HAL_RCC_OscConfig+0x62c>)
 8002b9c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b9e:	2202      	movs	r2, #2
 8002ba0:	4013      	ands	r3, r2
 8002ba2:	d0f0      	beq.n	8002b86 <HAL_RCC_OscConfig+0x432>
 8002ba4:	e013      	b.n	8002bce <HAL_RCC_OscConfig+0x47a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ba6:	f7fe fa17 	bl	8000fd8 <HAL_GetTick>
 8002baa:	0003      	movs	r3, r0
 8002bac:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002bae:	e009      	b.n	8002bc4 <HAL_RCC_OscConfig+0x470>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002bb0:	f7fe fa12 	bl	8000fd8 <HAL_GetTick>
 8002bb4:	0002      	movs	r2, r0
 8002bb6:	693b      	ldr	r3, [r7, #16]
 8002bb8:	1ad3      	subs	r3, r2, r3
 8002bba:	4a73      	ldr	r2, [pc, #460]	; (8002d88 <HAL_RCC_OscConfig+0x634>)
 8002bbc:	4293      	cmp	r3, r2
 8002bbe:	d901      	bls.n	8002bc4 <HAL_RCC_OscConfig+0x470>
          {
            return HAL_TIMEOUT;
 8002bc0:	2303      	movs	r3, #3
 8002bc2:	e121      	b.n	8002e08 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002bc4:	4b6e      	ldr	r3, [pc, #440]	; (8002d80 <HAL_RCC_OscConfig+0x62c>)
 8002bc6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002bc8:	2202      	movs	r2, #2
 8002bca:	4013      	ands	r3, r2
 8002bcc:	d1f0      	bne.n	8002bb0 <HAL_RCC_OscConfig+0x45c>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8002bce:	231f      	movs	r3, #31
 8002bd0:	18fb      	adds	r3, r7, r3
 8002bd2:	781b      	ldrb	r3, [r3, #0]
 8002bd4:	2b01      	cmp	r3, #1
 8002bd6:	d105      	bne.n	8002be4 <HAL_RCC_OscConfig+0x490>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8002bd8:	4b69      	ldr	r3, [pc, #420]	; (8002d80 <HAL_RCC_OscConfig+0x62c>)
 8002bda:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002bdc:	4b68      	ldr	r3, [pc, #416]	; (8002d80 <HAL_RCC_OscConfig+0x62c>)
 8002bde:	496b      	ldr	r1, [pc, #428]	; (8002d8c <HAL_RCC_OscConfig+0x638>)
 8002be0:	400a      	ands	r2, r1
 8002be2:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	2220      	movs	r2, #32
 8002bea:	4013      	ands	r3, r2
 8002bec:	d039      	beq.n	8002c62 <HAL_RCC_OscConfig+0x50e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	69db      	ldr	r3, [r3, #28]
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d01b      	beq.n	8002c2e <HAL_RCC_OscConfig+0x4da>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002bf6:	4b62      	ldr	r3, [pc, #392]	; (8002d80 <HAL_RCC_OscConfig+0x62c>)
 8002bf8:	681a      	ldr	r2, [r3, #0]
 8002bfa:	4b61      	ldr	r3, [pc, #388]	; (8002d80 <HAL_RCC_OscConfig+0x62c>)
 8002bfc:	2180      	movs	r1, #128	; 0x80
 8002bfe:	03c9      	lsls	r1, r1, #15
 8002c00:	430a      	orrs	r2, r1
 8002c02:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c04:	f7fe f9e8 	bl	8000fd8 <HAL_GetTick>
 8002c08:	0003      	movs	r3, r0
 8002c0a:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8002c0c:	e008      	b.n	8002c20 <HAL_RCC_OscConfig+0x4cc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002c0e:	f7fe f9e3 	bl	8000fd8 <HAL_GetTick>
 8002c12:	0002      	movs	r2, r0
 8002c14:	693b      	ldr	r3, [r7, #16]
 8002c16:	1ad3      	subs	r3, r2, r3
 8002c18:	2b02      	cmp	r3, #2
 8002c1a:	d901      	bls.n	8002c20 <HAL_RCC_OscConfig+0x4cc>
        {
          return HAL_TIMEOUT;
 8002c1c:	2303      	movs	r3, #3
 8002c1e:	e0f3      	b.n	8002e08 <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8002c20:	4b57      	ldr	r3, [pc, #348]	; (8002d80 <HAL_RCC_OscConfig+0x62c>)
 8002c22:	681a      	ldr	r2, [r3, #0]
 8002c24:	2380      	movs	r3, #128	; 0x80
 8002c26:	041b      	lsls	r3, r3, #16
 8002c28:	4013      	ands	r3, r2
 8002c2a:	d0f0      	beq.n	8002c0e <HAL_RCC_OscConfig+0x4ba>
 8002c2c:	e019      	b.n	8002c62 <HAL_RCC_OscConfig+0x50e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002c2e:	4b54      	ldr	r3, [pc, #336]	; (8002d80 <HAL_RCC_OscConfig+0x62c>)
 8002c30:	681a      	ldr	r2, [r3, #0]
 8002c32:	4b53      	ldr	r3, [pc, #332]	; (8002d80 <HAL_RCC_OscConfig+0x62c>)
 8002c34:	4956      	ldr	r1, [pc, #344]	; (8002d90 <HAL_RCC_OscConfig+0x63c>)
 8002c36:	400a      	ands	r2, r1
 8002c38:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c3a:	f7fe f9cd 	bl	8000fd8 <HAL_GetTick>
 8002c3e:	0003      	movs	r3, r0
 8002c40:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8002c42:	e008      	b.n	8002c56 <HAL_RCC_OscConfig+0x502>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002c44:	f7fe f9c8 	bl	8000fd8 <HAL_GetTick>
 8002c48:	0002      	movs	r2, r0
 8002c4a:	693b      	ldr	r3, [r7, #16]
 8002c4c:	1ad3      	subs	r3, r2, r3
 8002c4e:	2b02      	cmp	r3, #2
 8002c50:	d901      	bls.n	8002c56 <HAL_RCC_OscConfig+0x502>
        {
          return HAL_TIMEOUT;
 8002c52:	2303      	movs	r3, #3
 8002c54:	e0d8      	b.n	8002e08 <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8002c56:	4b4a      	ldr	r3, [pc, #296]	; (8002d80 <HAL_RCC_OscConfig+0x62c>)
 8002c58:	681a      	ldr	r2, [r3, #0]
 8002c5a:	2380      	movs	r3, #128	; 0x80
 8002c5c:	041b      	lsls	r3, r3, #16
 8002c5e:	4013      	ands	r3, r2
 8002c60:	d1f0      	bne.n	8002c44 <HAL_RCC_OscConfig+0x4f0>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	6a1b      	ldr	r3, [r3, #32]
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d100      	bne.n	8002c6c <HAL_RCC_OscConfig+0x518>
 8002c6a:	e0cc      	b.n	8002e06 <HAL_RCC_OscConfig+0x6b2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002c6c:	4b44      	ldr	r3, [pc, #272]	; (8002d80 <HAL_RCC_OscConfig+0x62c>)
 8002c6e:	689b      	ldr	r3, [r3, #8]
 8002c70:	2238      	movs	r2, #56	; 0x38
 8002c72:	4013      	ands	r3, r2
 8002c74:	2b10      	cmp	r3, #16
 8002c76:	d100      	bne.n	8002c7a <HAL_RCC_OscConfig+0x526>
 8002c78:	e07b      	b.n	8002d72 <HAL_RCC_OscConfig+0x61e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	6a1b      	ldr	r3, [r3, #32]
 8002c7e:	2b02      	cmp	r3, #2
 8002c80:	d156      	bne.n	8002d30 <HAL_RCC_OscConfig+0x5dc>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c82:	4b3f      	ldr	r3, [pc, #252]	; (8002d80 <HAL_RCC_OscConfig+0x62c>)
 8002c84:	681a      	ldr	r2, [r3, #0]
 8002c86:	4b3e      	ldr	r3, [pc, #248]	; (8002d80 <HAL_RCC_OscConfig+0x62c>)
 8002c88:	4942      	ldr	r1, [pc, #264]	; (8002d94 <HAL_RCC_OscConfig+0x640>)
 8002c8a:	400a      	ands	r2, r1
 8002c8c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c8e:	f7fe f9a3 	bl	8000fd8 <HAL_GetTick>
 8002c92:	0003      	movs	r3, r0
 8002c94:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002c96:	e008      	b.n	8002caa <HAL_RCC_OscConfig+0x556>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c98:	f7fe f99e 	bl	8000fd8 <HAL_GetTick>
 8002c9c:	0002      	movs	r2, r0
 8002c9e:	693b      	ldr	r3, [r7, #16]
 8002ca0:	1ad3      	subs	r3, r2, r3
 8002ca2:	2b02      	cmp	r3, #2
 8002ca4:	d901      	bls.n	8002caa <HAL_RCC_OscConfig+0x556>
          {
            return HAL_TIMEOUT;
 8002ca6:	2303      	movs	r3, #3
 8002ca8:	e0ae      	b.n	8002e08 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002caa:	4b35      	ldr	r3, [pc, #212]	; (8002d80 <HAL_RCC_OscConfig+0x62c>)
 8002cac:	681a      	ldr	r2, [r3, #0]
 8002cae:	2380      	movs	r3, #128	; 0x80
 8002cb0:	049b      	lsls	r3, r3, #18
 8002cb2:	4013      	ands	r3, r2
 8002cb4:	d1f0      	bne.n	8002c98 <HAL_RCC_OscConfig+0x544>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002cb6:	4b32      	ldr	r3, [pc, #200]	; (8002d80 <HAL_RCC_OscConfig+0x62c>)
 8002cb8:	68db      	ldr	r3, [r3, #12]
 8002cba:	4a37      	ldr	r2, [pc, #220]	; (8002d98 <HAL_RCC_OscConfig+0x644>)
 8002cbc:	4013      	ands	r3, r2
 8002cbe:	0019      	movs	r1, r3
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cc8:	431a      	orrs	r2, r3
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cce:	021b      	lsls	r3, r3, #8
 8002cd0:	431a      	orrs	r2, r3
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cd6:	431a      	orrs	r2, r3
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002cdc:	431a      	orrs	r2, r3
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ce2:	431a      	orrs	r2, r3
 8002ce4:	4b26      	ldr	r3, [pc, #152]	; (8002d80 <HAL_RCC_OscConfig+0x62c>)
 8002ce6:	430a      	orrs	r2, r1
 8002ce8:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002cea:	4b25      	ldr	r3, [pc, #148]	; (8002d80 <HAL_RCC_OscConfig+0x62c>)
 8002cec:	681a      	ldr	r2, [r3, #0]
 8002cee:	4b24      	ldr	r3, [pc, #144]	; (8002d80 <HAL_RCC_OscConfig+0x62c>)
 8002cf0:	2180      	movs	r1, #128	; 0x80
 8002cf2:	0449      	lsls	r1, r1, #17
 8002cf4:	430a      	orrs	r2, r1
 8002cf6:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8002cf8:	4b21      	ldr	r3, [pc, #132]	; (8002d80 <HAL_RCC_OscConfig+0x62c>)
 8002cfa:	68da      	ldr	r2, [r3, #12]
 8002cfc:	4b20      	ldr	r3, [pc, #128]	; (8002d80 <HAL_RCC_OscConfig+0x62c>)
 8002cfe:	2180      	movs	r1, #128	; 0x80
 8002d00:	0549      	lsls	r1, r1, #21
 8002d02:	430a      	orrs	r2, r1
 8002d04:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d06:	f7fe f967 	bl	8000fd8 <HAL_GetTick>
 8002d0a:	0003      	movs	r3, r0
 8002d0c:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002d0e:	e008      	b.n	8002d22 <HAL_RCC_OscConfig+0x5ce>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d10:	f7fe f962 	bl	8000fd8 <HAL_GetTick>
 8002d14:	0002      	movs	r2, r0
 8002d16:	693b      	ldr	r3, [r7, #16]
 8002d18:	1ad3      	subs	r3, r2, r3
 8002d1a:	2b02      	cmp	r3, #2
 8002d1c:	d901      	bls.n	8002d22 <HAL_RCC_OscConfig+0x5ce>
          {
            return HAL_TIMEOUT;
 8002d1e:	2303      	movs	r3, #3
 8002d20:	e072      	b.n	8002e08 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002d22:	4b17      	ldr	r3, [pc, #92]	; (8002d80 <HAL_RCC_OscConfig+0x62c>)
 8002d24:	681a      	ldr	r2, [r3, #0]
 8002d26:	2380      	movs	r3, #128	; 0x80
 8002d28:	049b      	lsls	r3, r3, #18
 8002d2a:	4013      	ands	r3, r2
 8002d2c:	d0f0      	beq.n	8002d10 <HAL_RCC_OscConfig+0x5bc>
 8002d2e:	e06a      	b.n	8002e06 <HAL_RCC_OscConfig+0x6b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d30:	4b13      	ldr	r3, [pc, #76]	; (8002d80 <HAL_RCC_OscConfig+0x62c>)
 8002d32:	681a      	ldr	r2, [r3, #0]
 8002d34:	4b12      	ldr	r3, [pc, #72]	; (8002d80 <HAL_RCC_OscConfig+0x62c>)
 8002d36:	4917      	ldr	r1, [pc, #92]	; (8002d94 <HAL_RCC_OscConfig+0x640>)
 8002d38:	400a      	ands	r2, r1
 8002d3a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d3c:	f7fe f94c 	bl	8000fd8 <HAL_GetTick>
 8002d40:	0003      	movs	r3, r0
 8002d42:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002d44:	e008      	b.n	8002d58 <HAL_RCC_OscConfig+0x604>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d46:	f7fe f947 	bl	8000fd8 <HAL_GetTick>
 8002d4a:	0002      	movs	r2, r0
 8002d4c:	693b      	ldr	r3, [r7, #16]
 8002d4e:	1ad3      	subs	r3, r2, r3
 8002d50:	2b02      	cmp	r3, #2
 8002d52:	d901      	bls.n	8002d58 <HAL_RCC_OscConfig+0x604>
          {
            return HAL_TIMEOUT;
 8002d54:	2303      	movs	r3, #3
 8002d56:	e057      	b.n	8002e08 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002d58:	4b09      	ldr	r3, [pc, #36]	; (8002d80 <HAL_RCC_OscConfig+0x62c>)
 8002d5a:	681a      	ldr	r2, [r3, #0]
 8002d5c:	2380      	movs	r3, #128	; 0x80
 8002d5e:	049b      	lsls	r3, r3, #18
 8002d60:	4013      	ands	r3, r2
 8002d62:	d1f0      	bne.n	8002d46 <HAL_RCC_OscConfig+0x5f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8002d64:	4b06      	ldr	r3, [pc, #24]	; (8002d80 <HAL_RCC_OscConfig+0x62c>)
 8002d66:	68da      	ldr	r2, [r3, #12]
 8002d68:	4b05      	ldr	r3, [pc, #20]	; (8002d80 <HAL_RCC_OscConfig+0x62c>)
 8002d6a:	490c      	ldr	r1, [pc, #48]	; (8002d9c <HAL_RCC_OscConfig+0x648>)
 8002d6c:	400a      	ands	r2, r1
 8002d6e:	60da      	str	r2, [r3, #12]
 8002d70:	e049      	b.n	8002e06 <HAL_RCC_OscConfig+0x6b2>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	6a1b      	ldr	r3, [r3, #32]
 8002d76:	2b01      	cmp	r3, #1
 8002d78:	d112      	bne.n	8002da0 <HAL_RCC_OscConfig+0x64c>
      {
        return HAL_ERROR;
 8002d7a:	2301      	movs	r3, #1
 8002d7c:	e044      	b.n	8002e08 <HAL_RCC_OscConfig+0x6b4>
 8002d7e:	46c0      	nop			; (mov r8, r8)
 8002d80:	40021000 	.word	0x40021000
 8002d84:	40007000 	.word	0x40007000
 8002d88:	00001388 	.word	0x00001388
 8002d8c:	efffffff 	.word	0xefffffff
 8002d90:	ffbfffff 	.word	0xffbfffff
 8002d94:	feffffff 	.word	0xfeffffff
 8002d98:	11c1808c 	.word	0x11c1808c
 8002d9c:	eefefffc 	.word	0xeefefffc
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8002da0:	4b1b      	ldr	r3, [pc, #108]	; (8002e10 <HAL_RCC_OscConfig+0x6bc>)
 8002da2:	68db      	ldr	r3, [r3, #12]
 8002da4:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002da6:	697b      	ldr	r3, [r7, #20]
 8002da8:	2203      	movs	r2, #3
 8002daa:	401a      	ands	r2, r3
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002db0:	429a      	cmp	r2, r3
 8002db2:	d126      	bne.n	8002e02 <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002db4:	697b      	ldr	r3, [r7, #20]
 8002db6:	2270      	movs	r2, #112	; 0x70
 8002db8:	401a      	ands	r2, r3
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002dbe:	429a      	cmp	r2, r3
 8002dc0:	d11f      	bne.n	8002e02 <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002dc2:	697a      	ldr	r2, [r7, #20]
 8002dc4:	23fe      	movs	r3, #254	; 0xfe
 8002dc6:	01db      	lsls	r3, r3, #7
 8002dc8:	401a      	ands	r2, r3
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002dce:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002dd0:	429a      	cmp	r2, r3
 8002dd2:	d116      	bne.n	8002e02 <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002dd4:	697a      	ldr	r2, [r7, #20]
 8002dd6:	23f8      	movs	r3, #248	; 0xf8
 8002dd8:	039b      	lsls	r3, r3, #14
 8002dda:	401a      	ands	r2, r3
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002de0:	429a      	cmp	r2, r3
 8002de2:	d10e      	bne.n	8002e02 <HAL_RCC_OscConfig+0x6ae>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8002de4:	697a      	ldr	r2, [r7, #20]
 8002de6:	23e0      	movs	r3, #224	; 0xe0
 8002de8:	051b      	lsls	r3, r3, #20
 8002dea:	401a      	ands	r2, r3
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002df0:	429a      	cmp	r2, r3
 8002df2:	d106      	bne.n	8002e02 <HAL_RCC_OscConfig+0x6ae>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8002df4:	697b      	ldr	r3, [r7, #20]
 8002df6:	0f5b      	lsrs	r3, r3, #29
 8002df8:	075a      	lsls	r2, r3, #29
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8002dfe:	429a      	cmp	r2, r3
 8002e00:	d001      	beq.n	8002e06 <HAL_RCC_OscConfig+0x6b2>
        {
          return HAL_ERROR;
 8002e02:	2301      	movs	r3, #1
 8002e04:	e000      	b.n	8002e08 <HAL_RCC_OscConfig+0x6b4>
        }
      }
    }
  }
  return HAL_OK;
 8002e06:	2300      	movs	r3, #0
}
 8002e08:	0018      	movs	r0, r3
 8002e0a:	46bd      	mov	sp, r7
 8002e0c:	b008      	add	sp, #32
 8002e0e:	bd80      	pop	{r7, pc}
 8002e10:	40021000 	.word	0x40021000

08002e14 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002e14:	b580      	push	{r7, lr}
 8002e16:	b084      	sub	sp, #16
 8002e18:	af00      	add	r7, sp, #0
 8002e1a:	6078      	str	r0, [r7, #4]
 8002e1c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d101      	bne.n	8002e28 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002e24:	2301      	movs	r3, #1
 8002e26:	e0e9      	b.n	8002ffc <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002e28:	4b76      	ldr	r3, [pc, #472]	; (8003004 <HAL_RCC_ClockConfig+0x1f0>)
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	2207      	movs	r2, #7
 8002e2e:	4013      	ands	r3, r2
 8002e30:	683a      	ldr	r2, [r7, #0]
 8002e32:	429a      	cmp	r2, r3
 8002e34:	d91e      	bls.n	8002e74 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e36:	4b73      	ldr	r3, [pc, #460]	; (8003004 <HAL_RCC_ClockConfig+0x1f0>)
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	2207      	movs	r2, #7
 8002e3c:	4393      	bics	r3, r2
 8002e3e:	0019      	movs	r1, r3
 8002e40:	4b70      	ldr	r3, [pc, #448]	; (8003004 <HAL_RCC_ClockConfig+0x1f0>)
 8002e42:	683a      	ldr	r2, [r7, #0]
 8002e44:	430a      	orrs	r2, r1
 8002e46:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002e48:	f7fe f8c6 	bl	8000fd8 <HAL_GetTick>
 8002e4c:	0003      	movs	r3, r0
 8002e4e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002e50:	e009      	b.n	8002e66 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002e52:	f7fe f8c1 	bl	8000fd8 <HAL_GetTick>
 8002e56:	0002      	movs	r2, r0
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	1ad3      	subs	r3, r2, r3
 8002e5c:	4a6a      	ldr	r2, [pc, #424]	; (8003008 <HAL_RCC_ClockConfig+0x1f4>)
 8002e5e:	4293      	cmp	r3, r2
 8002e60:	d901      	bls.n	8002e66 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8002e62:	2303      	movs	r3, #3
 8002e64:	e0ca      	b.n	8002ffc <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002e66:	4b67      	ldr	r3, [pc, #412]	; (8003004 <HAL_RCC_ClockConfig+0x1f0>)
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	2207      	movs	r2, #7
 8002e6c:	4013      	ands	r3, r2
 8002e6e:	683a      	ldr	r2, [r7, #0]
 8002e70:	429a      	cmp	r2, r3
 8002e72:	d1ee      	bne.n	8002e52 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	2202      	movs	r2, #2
 8002e7a:	4013      	ands	r3, r2
 8002e7c:	d015      	beq.n	8002eaa <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	2204      	movs	r2, #4
 8002e84:	4013      	ands	r3, r2
 8002e86:	d006      	beq.n	8002e96 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8002e88:	4b60      	ldr	r3, [pc, #384]	; (800300c <HAL_RCC_ClockConfig+0x1f8>)
 8002e8a:	689a      	ldr	r2, [r3, #8]
 8002e8c:	4b5f      	ldr	r3, [pc, #380]	; (800300c <HAL_RCC_ClockConfig+0x1f8>)
 8002e8e:	21e0      	movs	r1, #224	; 0xe0
 8002e90:	01c9      	lsls	r1, r1, #7
 8002e92:	430a      	orrs	r2, r1
 8002e94:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002e96:	4b5d      	ldr	r3, [pc, #372]	; (800300c <HAL_RCC_ClockConfig+0x1f8>)
 8002e98:	689b      	ldr	r3, [r3, #8]
 8002e9a:	4a5d      	ldr	r2, [pc, #372]	; (8003010 <HAL_RCC_ClockConfig+0x1fc>)
 8002e9c:	4013      	ands	r3, r2
 8002e9e:	0019      	movs	r1, r3
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	689a      	ldr	r2, [r3, #8]
 8002ea4:	4b59      	ldr	r3, [pc, #356]	; (800300c <HAL_RCC_ClockConfig+0x1f8>)
 8002ea6:	430a      	orrs	r2, r1
 8002ea8:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	2201      	movs	r2, #1
 8002eb0:	4013      	ands	r3, r2
 8002eb2:	d057      	beq.n	8002f64 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	685b      	ldr	r3, [r3, #4]
 8002eb8:	2b01      	cmp	r3, #1
 8002eba:	d107      	bne.n	8002ecc <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002ebc:	4b53      	ldr	r3, [pc, #332]	; (800300c <HAL_RCC_ClockConfig+0x1f8>)
 8002ebe:	681a      	ldr	r2, [r3, #0]
 8002ec0:	2380      	movs	r3, #128	; 0x80
 8002ec2:	029b      	lsls	r3, r3, #10
 8002ec4:	4013      	ands	r3, r2
 8002ec6:	d12b      	bne.n	8002f20 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002ec8:	2301      	movs	r3, #1
 8002eca:	e097      	b.n	8002ffc <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	685b      	ldr	r3, [r3, #4]
 8002ed0:	2b02      	cmp	r3, #2
 8002ed2:	d107      	bne.n	8002ee4 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002ed4:	4b4d      	ldr	r3, [pc, #308]	; (800300c <HAL_RCC_ClockConfig+0x1f8>)
 8002ed6:	681a      	ldr	r2, [r3, #0]
 8002ed8:	2380      	movs	r3, #128	; 0x80
 8002eda:	049b      	lsls	r3, r3, #18
 8002edc:	4013      	ands	r3, r2
 8002ede:	d11f      	bne.n	8002f20 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002ee0:	2301      	movs	r3, #1
 8002ee2:	e08b      	b.n	8002ffc <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	685b      	ldr	r3, [r3, #4]
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d107      	bne.n	8002efc <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002eec:	4b47      	ldr	r3, [pc, #284]	; (800300c <HAL_RCC_ClockConfig+0x1f8>)
 8002eee:	681a      	ldr	r2, [r3, #0]
 8002ef0:	2380      	movs	r3, #128	; 0x80
 8002ef2:	00db      	lsls	r3, r3, #3
 8002ef4:	4013      	ands	r3, r2
 8002ef6:	d113      	bne.n	8002f20 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002ef8:	2301      	movs	r3, #1
 8002efa:	e07f      	b.n	8002ffc <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	685b      	ldr	r3, [r3, #4]
 8002f00:	2b03      	cmp	r3, #3
 8002f02:	d106      	bne.n	8002f12 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002f04:	4b41      	ldr	r3, [pc, #260]	; (800300c <HAL_RCC_ClockConfig+0x1f8>)
 8002f06:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002f08:	2202      	movs	r2, #2
 8002f0a:	4013      	ands	r3, r2
 8002f0c:	d108      	bne.n	8002f20 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002f0e:	2301      	movs	r3, #1
 8002f10:	e074      	b.n	8002ffc <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002f12:	4b3e      	ldr	r3, [pc, #248]	; (800300c <HAL_RCC_ClockConfig+0x1f8>)
 8002f14:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f16:	2202      	movs	r2, #2
 8002f18:	4013      	ands	r3, r2
 8002f1a:	d101      	bne.n	8002f20 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002f1c:	2301      	movs	r3, #1
 8002f1e:	e06d      	b.n	8002ffc <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002f20:	4b3a      	ldr	r3, [pc, #232]	; (800300c <HAL_RCC_ClockConfig+0x1f8>)
 8002f22:	689b      	ldr	r3, [r3, #8]
 8002f24:	2207      	movs	r2, #7
 8002f26:	4393      	bics	r3, r2
 8002f28:	0019      	movs	r1, r3
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	685a      	ldr	r2, [r3, #4]
 8002f2e:	4b37      	ldr	r3, [pc, #220]	; (800300c <HAL_RCC_ClockConfig+0x1f8>)
 8002f30:	430a      	orrs	r2, r1
 8002f32:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002f34:	f7fe f850 	bl	8000fd8 <HAL_GetTick>
 8002f38:	0003      	movs	r3, r0
 8002f3a:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f3c:	e009      	b.n	8002f52 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f3e:	f7fe f84b 	bl	8000fd8 <HAL_GetTick>
 8002f42:	0002      	movs	r2, r0
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	1ad3      	subs	r3, r2, r3
 8002f48:	4a2f      	ldr	r2, [pc, #188]	; (8003008 <HAL_RCC_ClockConfig+0x1f4>)
 8002f4a:	4293      	cmp	r3, r2
 8002f4c:	d901      	bls.n	8002f52 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8002f4e:	2303      	movs	r3, #3
 8002f50:	e054      	b.n	8002ffc <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f52:	4b2e      	ldr	r3, [pc, #184]	; (800300c <HAL_RCC_ClockConfig+0x1f8>)
 8002f54:	689b      	ldr	r3, [r3, #8]
 8002f56:	2238      	movs	r2, #56	; 0x38
 8002f58:	401a      	ands	r2, r3
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	685b      	ldr	r3, [r3, #4]
 8002f5e:	00db      	lsls	r3, r3, #3
 8002f60:	429a      	cmp	r2, r3
 8002f62:	d1ec      	bne.n	8002f3e <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002f64:	4b27      	ldr	r3, [pc, #156]	; (8003004 <HAL_RCC_ClockConfig+0x1f0>)
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	2207      	movs	r2, #7
 8002f6a:	4013      	ands	r3, r2
 8002f6c:	683a      	ldr	r2, [r7, #0]
 8002f6e:	429a      	cmp	r2, r3
 8002f70:	d21e      	bcs.n	8002fb0 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f72:	4b24      	ldr	r3, [pc, #144]	; (8003004 <HAL_RCC_ClockConfig+0x1f0>)
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	2207      	movs	r2, #7
 8002f78:	4393      	bics	r3, r2
 8002f7a:	0019      	movs	r1, r3
 8002f7c:	4b21      	ldr	r3, [pc, #132]	; (8003004 <HAL_RCC_ClockConfig+0x1f0>)
 8002f7e:	683a      	ldr	r2, [r7, #0]
 8002f80:	430a      	orrs	r2, r1
 8002f82:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002f84:	f7fe f828 	bl	8000fd8 <HAL_GetTick>
 8002f88:	0003      	movs	r3, r0
 8002f8a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002f8c:	e009      	b.n	8002fa2 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f8e:	f7fe f823 	bl	8000fd8 <HAL_GetTick>
 8002f92:	0002      	movs	r2, r0
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	1ad3      	subs	r3, r2, r3
 8002f98:	4a1b      	ldr	r2, [pc, #108]	; (8003008 <HAL_RCC_ClockConfig+0x1f4>)
 8002f9a:	4293      	cmp	r3, r2
 8002f9c:	d901      	bls.n	8002fa2 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8002f9e:	2303      	movs	r3, #3
 8002fa0:	e02c      	b.n	8002ffc <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002fa2:	4b18      	ldr	r3, [pc, #96]	; (8003004 <HAL_RCC_ClockConfig+0x1f0>)
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	2207      	movs	r2, #7
 8002fa8:	4013      	ands	r3, r2
 8002faa:	683a      	ldr	r2, [r7, #0]
 8002fac:	429a      	cmp	r2, r3
 8002fae:	d1ee      	bne.n	8002f8e <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	2204      	movs	r2, #4
 8002fb6:	4013      	ands	r3, r2
 8002fb8:	d009      	beq.n	8002fce <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002fba:	4b14      	ldr	r3, [pc, #80]	; (800300c <HAL_RCC_ClockConfig+0x1f8>)
 8002fbc:	689b      	ldr	r3, [r3, #8]
 8002fbe:	4a15      	ldr	r2, [pc, #84]	; (8003014 <HAL_RCC_ClockConfig+0x200>)
 8002fc0:	4013      	ands	r3, r2
 8002fc2:	0019      	movs	r1, r3
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	68da      	ldr	r2, [r3, #12]
 8002fc8:	4b10      	ldr	r3, [pc, #64]	; (800300c <HAL_RCC_ClockConfig+0x1f8>)
 8002fca:	430a      	orrs	r2, r1
 8002fcc:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8002fce:	f000 f829 	bl	8003024 <HAL_RCC_GetSysClockFreq>
 8002fd2:	0001      	movs	r1, r0
 8002fd4:	4b0d      	ldr	r3, [pc, #52]	; (800300c <HAL_RCC_ClockConfig+0x1f8>)
 8002fd6:	689b      	ldr	r3, [r3, #8]
 8002fd8:	0a1b      	lsrs	r3, r3, #8
 8002fda:	220f      	movs	r2, #15
 8002fdc:	401a      	ands	r2, r3
 8002fde:	4b0e      	ldr	r3, [pc, #56]	; (8003018 <HAL_RCC_ClockConfig+0x204>)
 8002fe0:	0092      	lsls	r2, r2, #2
 8002fe2:	58d3      	ldr	r3, [r2, r3]
 8002fe4:	221f      	movs	r2, #31
 8002fe6:	4013      	ands	r3, r2
 8002fe8:	000a      	movs	r2, r1
 8002fea:	40da      	lsrs	r2, r3
 8002fec:	4b0b      	ldr	r3, [pc, #44]	; (800301c <HAL_RCC_ClockConfig+0x208>)
 8002fee:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002ff0:	4b0b      	ldr	r3, [pc, #44]	; (8003020 <HAL_RCC_ClockConfig+0x20c>)
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	0018      	movs	r0, r3
 8002ff6:	f7fd fee9 	bl	8000dcc <HAL_InitTick>
 8002ffa:	0003      	movs	r3, r0
}
 8002ffc:	0018      	movs	r0, r3
 8002ffe:	46bd      	mov	sp, r7
 8003000:	b004      	add	sp, #16
 8003002:	bd80      	pop	{r7, pc}
 8003004:	40022000 	.word	0x40022000
 8003008:	00001388 	.word	0x00001388
 800300c:	40021000 	.word	0x40021000
 8003010:	fffff0ff 	.word	0xfffff0ff
 8003014:	ffff8fff 	.word	0xffff8fff
 8003018:	08007300 	.word	0x08007300
 800301c:	20000014 	.word	0x20000014
 8003020:	20000018 	.word	0x20000018

08003024 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003024:	b580      	push	{r7, lr}
 8003026:	b086      	sub	sp, #24
 8003028:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800302a:	4b3c      	ldr	r3, [pc, #240]	; (800311c <HAL_RCC_GetSysClockFreq+0xf8>)
 800302c:	689b      	ldr	r3, [r3, #8]
 800302e:	2238      	movs	r2, #56	; 0x38
 8003030:	4013      	ands	r3, r2
 8003032:	d10f      	bne.n	8003054 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8003034:	4b39      	ldr	r3, [pc, #228]	; (800311c <HAL_RCC_GetSysClockFreq+0xf8>)
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	0adb      	lsrs	r3, r3, #11
 800303a:	2207      	movs	r2, #7
 800303c:	4013      	ands	r3, r2
 800303e:	2201      	movs	r2, #1
 8003040:	409a      	lsls	r2, r3
 8003042:	0013      	movs	r3, r2
 8003044:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8003046:	6839      	ldr	r1, [r7, #0]
 8003048:	4835      	ldr	r0, [pc, #212]	; (8003120 <HAL_RCC_GetSysClockFreq+0xfc>)
 800304a:	f7fd f85d 	bl	8000108 <__udivsi3>
 800304e:	0003      	movs	r3, r0
 8003050:	613b      	str	r3, [r7, #16]
 8003052:	e05d      	b.n	8003110 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003054:	4b31      	ldr	r3, [pc, #196]	; (800311c <HAL_RCC_GetSysClockFreq+0xf8>)
 8003056:	689b      	ldr	r3, [r3, #8]
 8003058:	2238      	movs	r2, #56	; 0x38
 800305a:	4013      	ands	r3, r2
 800305c:	2b08      	cmp	r3, #8
 800305e:	d102      	bne.n	8003066 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003060:	4b30      	ldr	r3, [pc, #192]	; (8003124 <HAL_RCC_GetSysClockFreq+0x100>)
 8003062:	613b      	str	r3, [r7, #16]
 8003064:	e054      	b.n	8003110 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003066:	4b2d      	ldr	r3, [pc, #180]	; (800311c <HAL_RCC_GetSysClockFreq+0xf8>)
 8003068:	689b      	ldr	r3, [r3, #8]
 800306a:	2238      	movs	r2, #56	; 0x38
 800306c:	4013      	ands	r3, r2
 800306e:	2b10      	cmp	r3, #16
 8003070:	d138      	bne.n	80030e4 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8003072:	4b2a      	ldr	r3, [pc, #168]	; (800311c <HAL_RCC_GetSysClockFreq+0xf8>)
 8003074:	68db      	ldr	r3, [r3, #12]
 8003076:	2203      	movs	r2, #3
 8003078:	4013      	ands	r3, r2
 800307a:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800307c:	4b27      	ldr	r3, [pc, #156]	; (800311c <HAL_RCC_GetSysClockFreq+0xf8>)
 800307e:	68db      	ldr	r3, [r3, #12]
 8003080:	091b      	lsrs	r3, r3, #4
 8003082:	2207      	movs	r2, #7
 8003084:	4013      	ands	r3, r2
 8003086:	3301      	adds	r3, #1
 8003088:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	2b03      	cmp	r3, #3
 800308e:	d10d      	bne.n	80030ac <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003090:	68b9      	ldr	r1, [r7, #8]
 8003092:	4824      	ldr	r0, [pc, #144]	; (8003124 <HAL_RCC_GetSysClockFreq+0x100>)
 8003094:	f7fd f838 	bl	8000108 <__udivsi3>
 8003098:	0003      	movs	r3, r0
 800309a:	0019      	movs	r1, r3
 800309c:	4b1f      	ldr	r3, [pc, #124]	; (800311c <HAL_RCC_GetSysClockFreq+0xf8>)
 800309e:	68db      	ldr	r3, [r3, #12]
 80030a0:	0a1b      	lsrs	r3, r3, #8
 80030a2:	227f      	movs	r2, #127	; 0x7f
 80030a4:	4013      	ands	r3, r2
 80030a6:	434b      	muls	r3, r1
 80030a8:	617b      	str	r3, [r7, #20]
        break;
 80030aa:	e00d      	b.n	80030c8 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 80030ac:	68b9      	ldr	r1, [r7, #8]
 80030ae:	481c      	ldr	r0, [pc, #112]	; (8003120 <HAL_RCC_GetSysClockFreq+0xfc>)
 80030b0:	f7fd f82a 	bl	8000108 <__udivsi3>
 80030b4:	0003      	movs	r3, r0
 80030b6:	0019      	movs	r1, r3
 80030b8:	4b18      	ldr	r3, [pc, #96]	; (800311c <HAL_RCC_GetSysClockFreq+0xf8>)
 80030ba:	68db      	ldr	r3, [r3, #12]
 80030bc:	0a1b      	lsrs	r3, r3, #8
 80030be:	227f      	movs	r2, #127	; 0x7f
 80030c0:	4013      	ands	r3, r2
 80030c2:	434b      	muls	r3, r1
 80030c4:	617b      	str	r3, [r7, #20]
        break;
 80030c6:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 80030c8:	4b14      	ldr	r3, [pc, #80]	; (800311c <HAL_RCC_GetSysClockFreq+0xf8>)
 80030ca:	68db      	ldr	r3, [r3, #12]
 80030cc:	0f5b      	lsrs	r3, r3, #29
 80030ce:	2207      	movs	r2, #7
 80030d0:	4013      	ands	r3, r2
 80030d2:	3301      	adds	r3, #1
 80030d4:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 80030d6:	6879      	ldr	r1, [r7, #4]
 80030d8:	6978      	ldr	r0, [r7, #20]
 80030da:	f7fd f815 	bl	8000108 <__udivsi3>
 80030de:	0003      	movs	r3, r0
 80030e0:	613b      	str	r3, [r7, #16]
 80030e2:	e015      	b.n	8003110 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80030e4:	4b0d      	ldr	r3, [pc, #52]	; (800311c <HAL_RCC_GetSysClockFreq+0xf8>)
 80030e6:	689b      	ldr	r3, [r3, #8]
 80030e8:	2238      	movs	r2, #56	; 0x38
 80030ea:	4013      	ands	r3, r2
 80030ec:	2b20      	cmp	r3, #32
 80030ee:	d103      	bne.n	80030f8 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 80030f0:	2380      	movs	r3, #128	; 0x80
 80030f2:	021b      	lsls	r3, r3, #8
 80030f4:	613b      	str	r3, [r7, #16]
 80030f6:	e00b      	b.n	8003110 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80030f8:	4b08      	ldr	r3, [pc, #32]	; (800311c <HAL_RCC_GetSysClockFreq+0xf8>)
 80030fa:	689b      	ldr	r3, [r3, #8]
 80030fc:	2238      	movs	r2, #56	; 0x38
 80030fe:	4013      	ands	r3, r2
 8003100:	2b18      	cmp	r3, #24
 8003102:	d103      	bne.n	800310c <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8003104:	23fa      	movs	r3, #250	; 0xfa
 8003106:	01db      	lsls	r3, r3, #7
 8003108:	613b      	str	r3, [r7, #16]
 800310a:	e001      	b.n	8003110 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 800310c:	2300      	movs	r3, #0
 800310e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003110:	693b      	ldr	r3, [r7, #16]
}
 8003112:	0018      	movs	r0, r3
 8003114:	46bd      	mov	sp, r7
 8003116:	b006      	add	sp, #24
 8003118:	bd80      	pop	{r7, pc}
 800311a:	46c0      	nop			; (mov r8, r8)
 800311c:	40021000 	.word	0x40021000
 8003120:	00f42400 	.word	0x00f42400
 8003124:	007a1200 	.word	0x007a1200

08003128 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003128:	b580      	push	{r7, lr}
 800312a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800312c:	4b02      	ldr	r3, [pc, #8]	; (8003138 <HAL_RCC_GetHCLKFreq+0x10>)
 800312e:	681b      	ldr	r3, [r3, #0]
}
 8003130:	0018      	movs	r0, r3
 8003132:	46bd      	mov	sp, r7
 8003134:	bd80      	pop	{r7, pc}
 8003136:	46c0      	nop			; (mov r8, r8)
 8003138:	20000014 	.word	0x20000014

0800313c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800313c:	b5b0      	push	{r4, r5, r7, lr}
 800313e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8003140:	f7ff fff2 	bl	8003128 <HAL_RCC_GetHCLKFreq>
 8003144:	0004      	movs	r4, r0
 8003146:	f7ff faf9 	bl	800273c <LL_RCC_GetAPB1Prescaler>
 800314a:	0003      	movs	r3, r0
 800314c:	0b1a      	lsrs	r2, r3, #12
 800314e:	4b05      	ldr	r3, [pc, #20]	; (8003164 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003150:	0092      	lsls	r2, r2, #2
 8003152:	58d3      	ldr	r3, [r2, r3]
 8003154:	221f      	movs	r2, #31
 8003156:	4013      	ands	r3, r2
 8003158:	40dc      	lsrs	r4, r3
 800315a:	0023      	movs	r3, r4
}
 800315c:	0018      	movs	r0, r3
 800315e:	46bd      	mov	sp, r7
 8003160:	bdb0      	pop	{r4, r5, r7, pc}
 8003162:	46c0      	nop			; (mov r8, r8)
 8003164:	08007340 	.word	0x08007340

08003168 <HAL_RCC_GetClockConfig>:
  *                           will be configured.
  * @param  pFLatency         Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003168:	b580      	push	{r7, lr}
 800316a:	b082      	sub	sp, #8
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]
 8003170:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1;
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	2207      	movs	r2, #7
 8003176:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003178:	4b0e      	ldr	r3, [pc, #56]	; (80031b4 <HAL_RCC_GetClockConfig+0x4c>)
 800317a:	689b      	ldr	r3, [r3, #8]
 800317c:	2207      	movs	r2, #7
 800317e:	401a      	ands	r2, r3
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003184:	4b0b      	ldr	r3, [pc, #44]	; (80031b4 <HAL_RCC_GetClockConfig+0x4c>)
 8003186:	689a      	ldr	r2, [r3, #8]
 8003188:	23f0      	movs	r3, #240	; 0xf0
 800318a:	011b      	lsls	r3, r3, #4
 800318c:	401a      	ands	r2, r3
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE);
 8003192:	4b08      	ldr	r3, [pc, #32]	; (80031b4 <HAL_RCC_GetClockConfig+0x4c>)
 8003194:	689a      	ldr	r2, [r3, #8]
 8003196:	23e0      	movs	r3, #224	; 0xe0
 8003198:	01db      	lsls	r3, r3, #7
 800319a:	401a      	ands	r2, r3
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	60da      	str	r2, [r3, #12]


  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80031a0:	4b05      	ldr	r3, [pc, #20]	; (80031b8 <HAL_RCC_GetClockConfig+0x50>)
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	2207      	movs	r2, #7
 80031a6:	401a      	ands	r2, r3
 80031a8:	683b      	ldr	r3, [r7, #0]
 80031aa:	601a      	str	r2, [r3, #0]
}
 80031ac:	46c0      	nop			; (mov r8, r8)
 80031ae:	46bd      	mov	sp, r7
 80031b0:	b002      	add	sp, #8
 80031b2:	bd80      	pop	{r7, pc}
 80031b4:	40021000 	.word	0x40021000
 80031b8:	40022000 	.word	0x40022000

080031bc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80031bc:	b580      	push	{r7, lr}
 80031be:	b086      	sub	sp, #24
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 80031c4:	2313      	movs	r3, #19
 80031c6:	18fb      	adds	r3, r7, r3
 80031c8:	2200      	movs	r2, #0
 80031ca:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80031cc:	2312      	movs	r3, #18
 80031ce:	18fb      	adds	r3, r7, r3
 80031d0:	2200      	movs	r2, #0
 80031d2:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681a      	ldr	r2, [r3, #0]
 80031d8:	2380      	movs	r3, #128	; 0x80
 80031da:	029b      	lsls	r3, r3, #10
 80031dc:	4013      	ands	r3, r2
 80031de:	d100      	bne.n	80031e2 <HAL_RCCEx_PeriphCLKConfig+0x26>
 80031e0:	e0ad      	b.n	800333e <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    FlagStatus       pwrclkchanged = RESET;
 80031e2:	2011      	movs	r0, #17
 80031e4:	183b      	adds	r3, r7, r0
 80031e6:	2200      	movs	r2, #0
 80031e8:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80031ea:	4b47      	ldr	r3, [pc, #284]	; (8003308 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80031ec:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80031ee:	2380      	movs	r3, #128	; 0x80
 80031f0:	055b      	lsls	r3, r3, #21
 80031f2:	4013      	ands	r3, r2
 80031f4:	d110      	bne.n	8003218 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80031f6:	4b44      	ldr	r3, [pc, #272]	; (8003308 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80031f8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80031fa:	4b43      	ldr	r3, [pc, #268]	; (8003308 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80031fc:	2180      	movs	r1, #128	; 0x80
 80031fe:	0549      	lsls	r1, r1, #21
 8003200:	430a      	orrs	r2, r1
 8003202:	63da      	str	r2, [r3, #60]	; 0x3c
 8003204:	4b40      	ldr	r3, [pc, #256]	; (8003308 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8003206:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003208:	2380      	movs	r3, #128	; 0x80
 800320a:	055b      	lsls	r3, r3, #21
 800320c:	4013      	ands	r3, r2
 800320e:	60bb      	str	r3, [r7, #8]
 8003210:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003212:	183b      	adds	r3, r7, r0
 8003214:	2201      	movs	r2, #1
 8003216:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003218:	4b3c      	ldr	r3, [pc, #240]	; (800330c <HAL_RCCEx_PeriphCLKConfig+0x150>)
 800321a:	681a      	ldr	r2, [r3, #0]
 800321c:	4b3b      	ldr	r3, [pc, #236]	; (800330c <HAL_RCCEx_PeriphCLKConfig+0x150>)
 800321e:	2180      	movs	r1, #128	; 0x80
 8003220:	0049      	lsls	r1, r1, #1
 8003222:	430a      	orrs	r2, r1
 8003224:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003226:	f7fd fed7 	bl	8000fd8 <HAL_GetTick>
 800322a:	0003      	movs	r3, r0
 800322c:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800322e:	e00b      	b.n	8003248 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003230:	f7fd fed2 	bl	8000fd8 <HAL_GetTick>
 8003234:	0002      	movs	r2, r0
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	1ad3      	subs	r3, r2, r3
 800323a:	2b02      	cmp	r3, #2
 800323c:	d904      	bls.n	8003248 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 800323e:	2313      	movs	r3, #19
 8003240:	18fb      	adds	r3, r7, r3
 8003242:	2203      	movs	r2, #3
 8003244:	701a      	strb	r2, [r3, #0]
        break;
 8003246:	e005      	b.n	8003254 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003248:	4b30      	ldr	r3, [pc, #192]	; (800330c <HAL_RCCEx_PeriphCLKConfig+0x150>)
 800324a:	681a      	ldr	r2, [r3, #0]
 800324c:	2380      	movs	r3, #128	; 0x80
 800324e:	005b      	lsls	r3, r3, #1
 8003250:	4013      	ands	r3, r2
 8003252:	d0ed      	beq.n	8003230 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8003254:	2313      	movs	r3, #19
 8003256:	18fb      	adds	r3, r7, r3
 8003258:	781b      	ldrb	r3, [r3, #0]
 800325a:	2b00      	cmp	r3, #0
 800325c:	d15e      	bne.n	800331c <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800325e:	4b2a      	ldr	r3, [pc, #168]	; (8003308 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8003260:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003262:	23c0      	movs	r3, #192	; 0xc0
 8003264:	009b      	lsls	r3, r3, #2
 8003266:	4013      	ands	r3, r2
 8003268:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800326a:	697b      	ldr	r3, [r7, #20]
 800326c:	2b00      	cmp	r3, #0
 800326e:	d019      	beq.n	80032a4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003274:	697a      	ldr	r2, [r7, #20]
 8003276:	429a      	cmp	r2, r3
 8003278:	d014      	beq.n	80032a4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800327a:	4b23      	ldr	r3, [pc, #140]	; (8003308 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800327c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800327e:	4a24      	ldr	r2, [pc, #144]	; (8003310 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 8003280:	4013      	ands	r3, r2
 8003282:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003284:	4b20      	ldr	r3, [pc, #128]	; (8003308 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8003286:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003288:	4b1f      	ldr	r3, [pc, #124]	; (8003308 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800328a:	2180      	movs	r1, #128	; 0x80
 800328c:	0249      	lsls	r1, r1, #9
 800328e:	430a      	orrs	r2, r1
 8003290:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003292:	4b1d      	ldr	r3, [pc, #116]	; (8003308 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8003294:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003296:	4b1c      	ldr	r3, [pc, #112]	; (8003308 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8003298:	491e      	ldr	r1, [pc, #120]	; (8003314 <HAL_RCCEx_PeriphCLKConfig+0x158>)
 800329a:	400a      	ands	r2, r1
 800329c:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800329e:	4b1a      	ldr	r3, [pc, #104]	; (8003308 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80032a0:	697a      	ldr	r2, [r7, #20]
 80032a2:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80032a4:	697b      	ldr	r3, [r7, #20]
 80032a6:	2201      	movs	r2, #1
 80032a8:	4013      	ands	r3, r2
 80032aa:	d016      	beq.n	80032da <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032ac:	f7fd fe94 	bl	8000fd8 <HAL_GetTick>
 80032b0:	0003      	movs	r3, r0
 80032b2:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80032b4:	e00c      	b.n	80032d0 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80032b6:	f7fd fe8f 	bl	8000fd8 <HAL_GetTick>
 80032ba:	0002      	movs	r2, r0
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	1ad3      	subs	r3, r2, r3
 80032c0:	4a15      	ldr	r2, [pc, #84]	; (8003318 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80032c2:	4293      	cmp	r3, r2
 80032c4:	d904      	bls.n	80032d0 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 80032c6:	2313      	movs	r3, #19
 80032c8:	18fb      	adds	r3, r7, r3
 80032ca:	2203      	movs	r2, #3
 80032cc:	701a      	strb	r2, [r3, #0]
            break;
 80032ce:	e004      	b.n	80032da <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80032d0:	4b0d      	ldr	r3, [pc, #52]	; (8003308 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80032d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032d4:	2202      	movs	r2, #2
 80032d6:	4013      	ands	r3, r2
 80032d8:	d0ed      	beq.n	80032b6 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 80032da:	2313      	movs	r3, #19
 80032dc:	18fb      	adds	r3, r7, r3
 80032de:	781b      	ldrb	r3, [r3, #0]
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d10a      	bne.n	80032fa <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80032e4:	4b08      	ldr	r3, [pc, #32]	; (8003308 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80032e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032e8:	4a09      	ldr	r2, [pc, #36]	; (8003310 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 80032ea:	4013      	ands	r3, r2
 80032ec:	0019      	movs	r1, r3
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80032f2:	4b05      	ldr	r3, [pc, #20]	; (8003308 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80032f4:	430a      	orrs	r2, r1
 80032f6:	65da      	str	r2, [r3, #92]	; 0x5c
 80032f8:	e016      	b.n	8003328 <HAL_RCCEx_PeriphCLKConfig+0x16c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80032fa:	2312      	movs	r3, #18
 80032fc:	18fb      	adds	r3, r7, r3
 80032fe:	2213      	movs	r2, #19
 8003300:	18ba      	adds	r2, r7, r2
 8003302:	7812      	ldrb	r2, [r2, #0]
 8003304:	701a      	strb	r2, [r3, #0]
 8003306:	e00f      	b.n	8003328 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8003308:	40021000 	.word	0x40021000
 800330c:	40007000 	.word	0x40007000
 8003310:	fffffcff 	.word	0xfffffcff
 8003314:	fffeffff 	.word	0xfffeffff
 8003318:	00001388 	.word	0x00001388
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800331c:	2312      	movs	r3, #18
 800331e:	18fb      	adds	r3, r7, r3
 8003320:	2213      	movs	r2, #19
 8003322:	18ba      	adds	r2, r7, r2
 8003324:	7812      	ldrb	r2, [r2, #0]
 8003326:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003328:	2311      	movs	r3, #17
 800332a:	18fb      	adds	r3, r7, r3
 800332c:	781b      	ldrb	r3, [r3, #0]
 800332e:	2b01      	cmp	r3, #1
 8003330:	d105      	bne.n	800333e <HAL_RCCEx_PeriphCLKConfig+0x182>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003332:	4bb6      	ldr	r3, [pc, #728]	; (800360c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003334:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003336:	4bb5      	ldr	r3, [pc, #724]	; (800360c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003338:	49b5      	ldr	r1, [pc, #724]	; (8003610 <HAL_RCCEx_PeriphCLKConfig+0x454>)
 800333a:	400a      	ands	r2, r1
 800333c:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	2201      	movs	r2, #1
 8003344:	4013      	ands	r3, r2
 8003346:	d009      	beq.n	800335c <HAL_RCCEx_PeriphCLKConfig+0x1a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003348:	4bb0      	ldr	r3, [pc, #704]	; (800360c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800334a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800334c:	2203      	movs	r2, #3
 800334e:	4393      	bics	r3, r2
 8003350:	0019      	movs	r1, r3
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	685a      	ldr	r2, [r3, #4]
 8003356:	4bad      	ldr	r3, [pc, #692]	; (800360c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003358:	430a      	orrs	r2, r1
 800335a:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	2202      	movs	r2, #2
 8003362:	4013      	ands	r3, r2
 8003364:	d009      	beq.n	800337a <HAL_RCCEx_PeriphCLKConfig+0x1be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003366:	4ba9      	ldr	r3, [pc, #676]	; (800360c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003368:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800336a:	220c      	movs	r2, #12
 800336c:	4393      	bics	r3, r2
 800336e:	0019      	movs	r1, r3
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	689a      	ldr	r2, [r3, #8]
 8003374:	4ba5      	ldr	r3, [pc, #660]	; (800360c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003376:	430a      	orrs	r2, r1
 8003378:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART2SEL */

#if defined(RCC_CCIPR_USART3SEL)
  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	2204      	movs	r2, #4
 8003380:	4013      	ands	r3, r2
 8003382:	d009      	beq.n	8003398 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003384:	4ba1      	ldr	r3, [pc, #644]	; (800360c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003386:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003388:	2230      	movs	r2, #48	; 0x30
 800338a:	4393      	bics	r3, r2
 800338c:	0019      	movs	r1, r3
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	68da      	ldr	r2, [r3, #12]
 8003392:	4b9e      	ldr	r3, [pc, #632]	; (800360c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003394:	430a      	orrs	r2, r1
 8003396:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	2210      	movs	r2, #16
 800339e:	4013      	ands	r3, r2
 80033a0:	d009      	beq.n	80033b6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80033a2:	4b9a      	ldr	r3, [pc, #616]	; (800360c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80033a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033a6:	4a9b      	ldr	r2, [pc, #620]	; (8003614 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 80033a8:	4013      	ands	r3, r2
 80033aa:	0019      	movs	r1, r3
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	691a      	ldr	r2, [r3, #16]
 80033b0:	4b96      	ldr	r3, [pc, #600]	; (800360c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80033b2:	430a      	orrs	r2, r1
 80033b4:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART1 */

#if defined(LPUART2)
  /*-------------------------- LPUART2 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART2) == RCC_PERIPHCLK_LPUART2)
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681a      	ldr	r2, [r3, #0]
 80033ba:	2380      	movs	r3, #128	; 0x80
 80033bc:	015b      	lsls	r3, r3, #5
 80033be:	4013      	ands	r3, r2
 80033c0:	d009      	beq.n	80033d6 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART2CLKSOURCE(PeriphClkInit->Lpuart2ClockSelection));

    /* Configure the LPUART clock source */
    __HAL_RCC_LPUART2_CONFIG(PeriphClkInit->Lpuart2ClockSelection);
 80033c2:	4b92      	ldr	r3, [pc, #584]	; (800360c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80033c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033c6:	4a94      	ldr	r2, [pc, #592]	; (8003618 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80033c8:	4013      	ands	r3, r2
 80033ca:	0019      	movs	r1, r3
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	695a      	ldr	r2, [r3, #20]
 80033d0:	4b8e      	ldr	r3, [pc, #568]	; (800360c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80033d2:	430a      	orrs	r2, r1
 80033d4:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681a      	ldr	r2, [r3, #0]
 80033da:	2380      	movs	r3, #128	; 0x80
 80033dc:	009b      	lsls	r3, r3, #2
 80033de:	4013      	ands	r3, r2
 80033e0:	d009      	beq.n	80033f6 <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80033e2:	4b8a      	ldr	r3, [pc, #552]	; (800360c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80033e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033e6:	4a8d      	ldr	r2, [pc, #564]	; (800361c <HAL_RCCEx_PeriphCLKConfig+0x460>)
 80033e8:	4013      	ands	r3, r2
 80033ea:	0019      	movs	r1, r3
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80033f0:	4b86      	ldr	r3, [pc, #536]	; (800360c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80033f2:	430a      	orrs	r2, r1
 80033f4:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681a      	ldr	r2, [r3, #0]
 80033fa:	2380      	movs	r3, #128	; 0x80
 80033fc:	00db      	lsls	r3, r3, #3
 80033fe:	4013      	ands	r3, r2
 8003400:	d009      	beq.n	8003416 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003402:	4b82      	ldr	r3, [pc, #520]	; (800360c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003404:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003406:	4a86      	ldr	r2, [pc, #536]	; (8003620 <HAL_RCCEx_PeriphCLKConfig+0x464>)
 8003408:	4013      	ands	r3, r2
 800340a:	0019      	movs	r1, r3
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003410:	4b7e      	ldr	r3, [pc, #504]	; (800360c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003412:	430a      	orrs	r2, r1
 8003414:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	2220      	movs	r2, #32
 800341c:	4013      	ands	r3, r2
 800341e:	d009      	beq.n	8003434 <HAL_RCCEx_PeriphCLKConfig+0x278>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003420:	4b7a      	ldr	r3, [pc, #488]	; (800360c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003422:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003424:	4a7f      	ldr	r2, [pc, #508]	; (8003624 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8003426:	4013      	ands	r3, r2
 8003428:	0019      	movs	r1, r3
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	699a      	ldr	r2, [r3, #24]
 800342e:	4b77      	ldr	r3, [pc, #476]	; (800360c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003430:	430a      	orrs	r2, r1
 8003432:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_I2C2SEL)
  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	2240      	movs	r2, #64	; 0x40
 800343a:	4013      	ands	r3, r2
 800343c:	d009      	beq.n	8003452 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800343e:	4b73      	ldr	r3, [pc, #460]	; (800360c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003440:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003442:	4a79      	ldr	r2, [pc, #484]	; (8003628 <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 8003444:	4013      	ands	r3, r2
 8003446:	0019      	movs	r1, r3
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	69da      	ldr	r2, [r3, #28]
 800344c:	4b6f      	ldr	r3, [pc, #444]	; (800360c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800344e:	430a      	orrs	r2, r1
 8003450:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681a      	ldr	r2, [r3, #0]
 8003456:	2380      	movs	r3, #128	; 0x80
 8003458:	01db      	lsls	r3, r3, #7
 800345a:	4013      	ands	r3, r2
 800345c:	d015      	beq.n	800348a <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800345e:	4b6b      	ldr	r3, [pc, #428]	; (800360c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003460:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003462:	009b      	lsls	r3, r3, #2
 8003464:	0899      	lsrs	r1, r3, #2
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800346a:	4b68      	ldr	r3, [pc, #416]	; (800360c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800346c:	430a      	orrs	r2, r1
 800346e:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003474:	2380      	movs	r3, #128	; 0x80
 8003476:	05db      	lsls	r3, r3, #23
 8003478:	429a      	cmp	r2, r3
 800347a:	d106      	bne.n	800348a <HAL_RCCEx_PeriphCLKConfig+0x2ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800347c:	4b63      	ldr	r3, [pc, #396]	; (800360c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800347e:	68da      	ldr	r2, [r3, #12]
 8003480:	4b62      	ldr	r3, [pc, #392]	; (800360c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003482:	2180      	movs	r1, #128	; 0x80
 8003484:	0249      	lsls	r1, r1, #9
 8003486:	430a      	orrs	r2, r1
 8003488:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681a      	ldr	r2, [r3, #0]
 800348e:	2380      	movs	r3, #128	; 0x80
 8003490:	031b      	lsls	r3, r3, #12
 8003492:	4013      	ands	r3, r2
 8003494:	d009      	beq.n	80034aa <HAL_RCCEx_PeriphCLKConfig+0x2ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003496:	4b5d      	ldr	r3, [pc, #372]	; (800360c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003498:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800349a:	2240      	movs	r2, #64	; 0x40
 800349c:	4393      	bics	r3, r2
 800349e:	0019      	movs	r1, r3
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80034a4:	4b59      	ldr	r3, [pc, #356]	; (800360c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80034a6:	430a      	orrs	r2, r1
 80034a8:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681a      	ldr	r2, [r3, #0]
 80034ae:	2380      	movs	r3, #128	; 0x80
 80034b0:	039b      	lsls	r3, r3, #14
 80034b2:	4013      	ands	r3, r2
 80034b4:	d016      	beq.n	80034e4 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80034b6:	4b55      	ldr	r3, [pc, #340]	; (800360c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80034b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034ba:	4a5c      	ldr	r2, [pc, #368]	; (800362c <HAL_RCCEx_PeriphCLKConfig+0x470>)
 80034bc:	4013      	ands	r3, r2
 80034be:	0019      	movs	r1, r3
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80034c4:	4b51      	ldr	r3, [pc, #324]	; (800360c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80034c6:	430a      	orrs	r2, r1
 80034c8:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80034ce:	2380      	movs	r3, #128	; 0x80
 80034d0:	03db      	lsls	r3, r3, #15
 80034d2:	429a      	cmp	r2, r3
 80034d4:	d106      	bne.n	80034e4 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80034d6:	4b4d      	ldr	r3, [pc, #308]	; (800360c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80034d8:	68da      	ldr	r2, [r3, #12]
 80034da:	4b4c      	ldr	r3, [pc, #304]	; (800360c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80034dc:	2180      	movs	r1, #128	; 0x80
 80034de:	0449      	lsls	r1, r1, #17
 80034e0:	430a      	orrs	r2, r1
 80034e2:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681a      	ldr	r2, [r3, #0]
 80034e8:	2380      	movs	r3, #128	; 0x80
 80034ea:	03db      	lsls	r3, r3, #15
 80034ec:	4013      	ands	r3, r2
 80034ee:	d016      	beq.n	800351e <HAL_RCCEx_PeriphCLKConfig+0x362>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 80034f0:	4b46      	ldr	r3, [pc, #280]	; (800360c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80034f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034f4:	4a4e      	ldr	r2, [pc, #312]	; (8003630 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 80034f6:	4013      	ands	r3, r2
 80034f8:	0019      	movs	r1, r3
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80034fe:	4b43      	ldr	r3, [pc, #268]	; (800360c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003500:	430a      	orrs	r2, r1
 8003502:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003508:	2380      	movs	r3, #128	; 0x80
 800350a:	045b      	lsls	r3, r3, #17
 800350c:	429a      	cmp	r2, r3
 800350e:	d106      	bne.n	800351e <HAL_RCCEx_PeriphCLKConfig+0x362>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8003510:	4b3e      	ldr	r3, [pc, #248]	; (800360c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003512:	68da      	ldr	r2, [r3, #12]
 8003514:	4b3d      	ldr	r3, [pc, #244]	; (800360c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003516:	2180      	movs	r1, #128	; 0x80
 8003518:	0449      	lsls	r1, r1, #17
 800351a:	430a      	orrs	r2, r1
 800351c:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681a      	ldr	r2, [r3, #0]
 8003522:	2380      	movs	r3, #128	; 0x80
 8003524:	011b      	lsls	r3, r3, #4
 8003526:	4013      	ands	r3, r2
 8003528:	d014      	beq.n	8003554 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 800352a:	4b38      	ldr	r3, [pc, #224]	; (800360c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800352c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800352e:	2203      	movs	r2, #3
 8003530:	4393      	bics	r3, r2
 8003532:	0019      	movs	r1, r3
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	6a1a      	ldr	r2, [r3, #32]
 8003538:	4b34      	ldr	r3, [pc, #208]	; (800360c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800353a:	430a      	orrs	r2, r1
 800353c:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	6a1b      	ldr	r3, [r3, #32]
 8003542:	2b01      	cmp	r3, #1
 8003544:	d106      	bne.n	8003554 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8003546:	4b31      	ldr	r3, [pc, #196]	; (800360c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003548:	68da      	ldr	r2, [r3, #12]
 800354a:	4b30      	ldr	r3, [pc, #192]	; (800360c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800354c:	2180      	movs	r1, #128	; 0x80
 800354e:	0249      	lsls	r1, r1, #9
 8003550:	430a      	orrs	r2, r1
 8003552:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(RCC_CCIPR2_I2S2SEL)
  /*-------------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681a      	ldr	r2, [r3, #0]
 8003558:	2380      	movs	r3, #128	; 0x80
 800355a:	019b      	lsls	r3, r3, #6
 800355c:	4013      	ands	r3, r2
 800355e:	d014      	beq.n	800358a <HAL_RCCEx_PeriphCLKConfig+0x3ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 8003560:	4b2a      	ldr	r3, [pc, #168]	; (800360c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003562:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003564:	220c      	movs	r2, #12
 8003566:	4393      	bics	r3, r2
 8003568:	0019      	movs	r1, r3
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800356e:	4b27      	ldr	r3, [pc, #156]	; (800360c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003570:	430a      	orrs	r2, r1
 8003572:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003578:	2b04      	cmp	r3, #4
 800357a:	d106      	bne.n	800358a <HAL_RCCEx_PeriphCLKConfig+0x3ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800357c:	4b23      	ldr	r3, [pc, #140]	; (800360c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800357e:	68da      	ldr	r2, [r3, #12]
 8003580:	4b22      	ldr	r3, [pc, #136]	; (800360c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003582:	2180      	movs	r1, #128	; 0x80
 8003584:	0249      	lsls	r1, r1, #9
 8003586:	430a      	orrs	r2, r1
 8003588:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR2_I2S2SEL */

#if defined(STM32G0C1xx) || defined(STM32G0B1xx)  || defined(STM32G0B0xx)
  /*-------------------------- USB clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681a      	ldr	r2, [r3, #0]
 800358e:	2380      	movs	r3, #128	; 0x80
 8003590:	045b      	lsls	r3, r3, #17
 8003592:	4013      	ands	r3, r2
 8003594:	d016      	beq.n	80035c4 <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003596:	4b1d      	ldr	r3, [pc, #116]	; (800360c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8003598:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800359a:	4a22      	ldr	r2, [pc, #136]	; (8003624 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800359c:	4013      	ands	r3, r2
 800359e:	0019      	movs	r1, r3
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80035a4:	4b19      	ldr	r3, [pc, #100]	; (800360c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80035a6:	430a      	orrs	r2, r1
 80035a8:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80035ae:	2380      	movs	r3, #128	; 0x80
 80035b0:	019b      	lsls	r3, r3, #6
 80035b2:	429a      	cmp	r2, r3
 80035b4:	d106      	bne.n	80035c4 <HAL_RCCEx_PeriphCLKConfig+0x408>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80035b6:	4b15      	ldr	r3, [pc, #84]	; (800360c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80035b8:	68da      	ldr	r2, [r3, #12]
 80035ba:	4b14      	ldr	r3, [pc, #80]	; (800360c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80035bc:	2180      	movs	r1, #128	; 0x80
 80035be:	0449      	lsls	r1, r1, #17
 80035c0:	430a      	orrs	r2, r1
 80035c2:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */

#if defined(FDCAN1) || defined(FDCAN2)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681a      	ldr	r2, [r3, #0]
 80035c8:	2380      	movs	r3, #128	; 0x80
 80035ca:	049b      	lsls	r3, r3, #18
 80035cc:	4013      	ands	r3, r2
 80035ce:	d016      	beq.n	80035fe <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80035d0:	4b0e      	ldr	r3, [pc, #56]	; (800360c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80035d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80035d4:	4a10      	ldr	r2, [pc, #64]	; (8003618 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80035d6:	4013      	ands	r3, r2
 80035d8:	0019      	movs	r1, r3
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80035de:	4b0b      	ldr	r3, [pc, #44]	; (800360c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80035e0:	430a      	orrs	r2, r1
 80035e2:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80035e8:	2380      	movs	r3, #128	; 0x80
 80035ea:	005b      	lsls	r3, r3, #1
 80035ec:	429a      	cmp	r2, r3
 80035ee:	d106      	bne.n	80035fe <HAL_RCCEx_PeriphCLKConfig+0x442>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80035f0:	4b06      	ldr	r3, [pc, #24]	; (800360c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80035f2:	68da      	ldr	r2, [r3, #12]
 80035f4:	4b05      	ldr	r3, [pc, #20]	; (800360c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80035f6:	2180      	movs	r1, #128	; 0x80
 80035f8:	0449      	lsls	r1, r1, #17
 80035fa:	430a      	orrs	r2, r1
 80035fc:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 80035fe:	2312      	movs	r3, #18
 8003600:	18fb      	adds	r3, r7, r3
 8003602:	781b      	ldrb	r3, [r3, #0]
}
 8003604:	0018      	movs	r0, r3
 8003606:	46bd      	mov	sp, r7
 8003608:	b006      	add	sp, #24
 800360a:	bd80      	pop	{r7, pc}
 800360c:	40021000 	.word	0x40021000
 8003610:	efffffff 	.word	0xefffffff
 8003614:	fffff3ff 	.word	0xfffff3ff
 8003618:	fffffcff 	.word	0xfffffcff
 800361c:	fff3ffff 	.word	0xfff3ffff
 8003620:	ffcfffff 	.word	0xffcfffff
 8003624:	ffffcfff 	.word	0xffffcfff
 8003628:	ffff3fff 	.word	0xffff3fff
 800362c:	ffbfffff 	.word	0xffbfffff
 8003630:	feffffff 	.word	0xfeffffff

08003634 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003634:	b580      	push	{r7, lr}
 8003636:	b082      	sub	sp, #8
 8003638:	af00      	add	r7, sp, #0
 800363a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	2b00      	cmp	r3, #0
 8003640:	d101      	bne.n	8003646 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003642:	2301      	movs	r3, #1
 8003644:	e04a      	b.n	80036dc <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	223d      	movs	r2, #61	; 0x3d
 800364a:	5c9b      	ldrb	r3, [r3, r2]
 800364c:	b2db      	uxtb	r3, r3
 800364e:	2b00      	cmp	r3, #0
 8003650:	d107      	bne.n	8003662 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	223c      	movs	r2, #60	; 0x3c
 8003656:	2100      	movs	r1, #0
 8003658:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	0018      	movs	r0, r3
 800365e:	f000 f841 	bl	80036e4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	223d      	movs	r2, #61	; 0x3d
 8003666:	2102      	movs	r1, #2
 8003668:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681a      	ldr	r2, [r3, #0]
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	3304      	adds	r3, #4
 8003672:	0019      	movs	r1, r3
 8003674:	0010      	movs	r0, r2
 8003676:	f000 f9c7 	bl	8003a08 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	2248      	movs	r2, #72	; 0x48
 800367e:	2101      	movs	r1, #1
 8003680:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	223e      	movs	r2, #62	; 0x3e
 8003686:	2101      	movs	r1, #1
 8003688:	5499      	strb	r1, [r3, r2]
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	223f      	movs	r2, #63	; 0x3f
 800368e:	2101      	movs	r1, #1
 8003690:	5499      	strb	r1, [r3, r2]
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	2240      	movs	r2, #64	; 0x40
 8003696:	2101      	movs	r1, #1
 8003698:	5499      	strb	r1, [r3, r2]
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	2241      	movs	r2, #65	; 0x41
 800369e:	2101      	movs	r1, #1
 80036a0:	5499      	strb	r1, [r3, r2]
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	2242      	movs	r2, #66	; 0x42
 80036a6:	2101      	movs	r1, #1
 80036a8:	5499      	strb	r1, [r3, r2]
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	2243      	movs	r2, #67	; 0x43
 80036ae:	2101      	movs	r1, #1
 80036b0:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	2244      	movs	r2, #68	; 0x44
 80036b6:	2101      	movs	r1, #1
 80036b8:	5499      	strb	r1, [r3, r2]
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	2245      	movs	r2, #69	; 0x45
 80036be:	2101      	movs	r1, #1
 80036c0:	5499      	strb	r1, [r3, r2]
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	2246      	movs	r2, #70	; 0x46
 80036c6:	2101      	movs	r1, #1
 80036c8:	5499      	strb	r1, [r3, r2]
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	2247      	movs	r2, #71	; 0x47
 80036ce:	2101      	movs	r1, #1
 80036d0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	223d      	movs	r2, #61	; 0x3d
 80036d6:	2101      	movs	r1, #1
 80036d8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80036da:	2300      	movs	r3, #0
}
 80036dc:	0018      	movs	r0, r3
 80036de:	46bd      	mov	sp, r7
 80036e0:	b002      	add	sp, #8
 80036e2:	bd80      	pop	{r7, pc}

080036e4 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80036e4:	b580      	push	{r7, lr}
 80036e6:	b082      	sub	sp, #8
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80036ec:	46c0      	nop			; (mov r8, r8)
 80036ee:	46bd      	mov	sp, r7
 80036f0:	b002      	add	sp, #8
 80036f2:	bd80      	pop	{r7, pc}

080036f4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80036f4:	b580      	push	{r7, lr}
 80036f6:	b084      	sub	sp, #16
 80036f8:	af00      	add	r7, sp, #0
 80036fa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	223d      	movs	r2, #61	; 0x3d
 8003700:	5c9b      	ldrb	r3, [r3, r2]
 8003702:	b2db      	uxtb	r3, r3
 8003704:	2b01      	cmp	r3, #1
 8003706:	d001      	beq.n	800370c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003708:	2301      	movs	r3, #1
 800370a:	e047      	b.n	800379c <HAL_TIM_Base_Start_IT+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	223d      	movs	r2, #61	; 0x3d
 8003710:	2102      	movs	r1, #2
 8003712:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	68da      	ldr	r2, [r3, #12]
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	2101      	movs	r1, #1
 8003720:	430a      	orrs	r2, r1
 8003722:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	4a1e      	ldr	r2, [pc, #120]	; (80037a4 <HAL_TIM_Base_Start_IT+0xb0>)
 800372a:	4293      	cmp	r3, r2
 800372c:	d014      	beq.n	8003758 <HAL_TIM_Base_Start_IT+0x64>
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681a      	ldr	r2, [r3, #0]
 8003732:	2380      	movs	r3, #128	; 0x80
 8003734:	05db      	lsls	r3, r3, #23
 8003736:	429a      	cmp	r2, r3
 8003738:	d00e      	beq.n	8003758 <HAL_TIM_Base_Start_IT+0x64>
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	4a1a      	ldr	r2, [pc, #104]	; (80037a8 <HAL_TIM_Base_Start_IT+0xb4>)
 8003740:	4293      	cmp	r3, r2
 8003742:	d009      	beq.n	8003758 <HAL_TIM_Base_Start_IT+0x64>
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	4a18      	ldr	r2, [pc, #96]	; (80037ac <HAL_TIM_Base_Start_IT+0xb8>)
 800374a:	4293      	cmp	r3, r2
 800374c:	d004      	beq.n	8003758 <HAL_TIM_Base_Start_IT+0x64>
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	4a17      	ldr	r2, [pc, #92]	; (80037b0 <HAL_TIM_Base_Start_IT+0xbc>)
 8003754:	4293      	cmp	r3, r2
 8003756:	d116      	bne.n	8003786 <HAL_TIM_Base_Start_IT+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	689b      	ldr	r3, [r3, #8]
 800375e:	4a15      	ldr	r2, [pc, #84]	; (80037b4 <HAL_TIM_Base_Start_IT+0xc0>)
 8003760:	4013      	ands	r3, r2
 8003762:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	2b06      	cmp	r3, #6
 8003768:	d016      	beq.n	8003798 <HAL_TIM_Base_Start_IT+0xa4>
 800376a:	68fa      	ldr	r2, [r7, #12]
 800376c:	2380      	movs	r3, #128	; 0x80
 800376e:	025b      	lsls	r3, r3, #9
 8003770:	429a      	cmp	r2, r3
 8003772:	d011      	beq.n	8003798 <HAL_TIM_Base_Start_IT+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	681a      	ldr	r2, [r3, #0]
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	2101      	movs	r1, #1
 8003780:	430a      	orrs	r2, r1
 8003782:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003784:	e008      	b.n	8003798 <HAL_TIM_Base_Start_IT+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	681a      	ldr	r2, [r3, #0]
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	2101      	movs	r1, #1
 8003792:	430a      	orrs	r2, r1
 8003794:	601a      	str	r2, [r3, #0]
 8003796:	e000      	b.n	800379a <HAL_TIM_Base_Start_IT+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003798:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 800379a:	2300      	movs	r3, #0
}
 800379c:	0018      	movs	r0, r3
 800379e:	46bd      	mov	sp, r7
 80037a0:	b004      	add	sp, #16
 80037a2:	bd80      	pop	{r7, pc}
 80037a4:	40012c00 	.word	0x40012c00
 80037a8:	40000400 	.word	0x40000400
 80037ac:	40000800 	.word	0x40000800
 80037b0:	40014000 	.word	0x40014000
 80037b4:	00010007 	.word	0x00010007

080037b8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80037b8:	b580      	push	{r7, lr}
 80037ba:	b084      	sub	sp, #16
 80037bc:	af00      	add	r7, sp, #0
 80037be:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	68db      	ldr	r3, [r3, #12]
 80037c6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	691b      	ldr	r3, [r3, #16]
 80037ce:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80037d0:	68bb      	ldr	r3, [r7, #8]
 80037d2:	2202      	movs	r2, #2
 80037d4:	4013      	ands	r3, r2
 80037d6:	d021      	beq.n	800381c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	2202      	movs	r2, #2
 80037dc:	4013      	ands	r3, r2
 80037de:	d01d      	beq.n	800381c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	2203      	movs	r2, #3
 80037e6:	4252      	negs	r2, r2
 80037e8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	2201      	movs	r2, #1
 80037ee:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	699b      	ldr	r3, [r3, #24]
 80037f6:	2203      	movs	r2, #3
 80037f8:	4013      	ands	r3, r2
 80037fa:	d004      	beq.n	8003806 <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	0018      	movs	r0, r3
 8003800:	f000 f8ea 	bl	80039d8 <HAL_TIM_IC_CaptureCallback>
 8003804:	e007      	b.n	8003816 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	0018      	movs	r0, r3
 800380a:	f000 f8dd 	bl	80039c8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	0018      	movs	r0, r3
 8003812:	f000 f8e9 	bl	80039e8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	2200      	movs	r2, #0
 800381a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800381c:	68bb      	ldr	r3, [r7, #8]
 800381e:	2204      	movs	r2, #4
 8003820:	4013      	ands	r3, r2
 8003822:	d022      	beq.n	800386a <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	2204      	movs	r2, #4
 8003828:	4013      	ands	r3, r2
 800382a:	d01e      	beq.n	800386a <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	2205      	movs	r2, #5
 8003832:	4252      	negs	r2, r2
 8003834:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	2202      	movs	r2, #2
 800383a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	699a      	ldr	r2, [r3, #24]
 8003842:	23c0      	movs	r3, #192	; 0xc0
 8003844:	009b      	lsls	r3, r3, #2
 8003846:	4013      	ands	r3, r2
 8003848:	d004      	beq.n	8003854 <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	0018      	movs	r0, r3
 800384e:	f000 f8c3 	bl	80039d8 <HAL_TIM_IC_CaptureCallback>
 8003852:	e007      	b.n	8003864 <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	0018      	movs	r0, r3
 8003858:	f000 f8b6 	bl	80039c8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	0018      	movs	r0, r3
 8003860:	f000 f8c2 	bl	80039e8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	2200      	movs	r2, #0
 8003868:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800386a:	68bb      	ldr	r3, [r7, #8]
 800386c:	2208      	movs	r2, #8
 800386e:	4013      	ands	r3, r2
 8003870:	d021      	beq.n	80038b6 <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	2208      	movs	r2, #8
 8003876:	4013      	ands	r3, r2
 8003878:	d01d      	beq.n	80038b6 <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	2209      	movs	r2, #9
 8003880:	4252      	negs	r2, r2
 8003882:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	2204      	movs	r2, #4
 8003888:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	69db      	ldr	r3, [r3, #28]
 8003890:	2203      	movs	r2, #3
 8003892:	4013      	ands	r3, r2
 8003894:	d004      	beq.n	80038a0 <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	0018      	movs	r0, r3
 800389a:	f000 f89d 	bl	80039d8 <HAL_TIM_IC_CaptureCallback>
 800389e:	e007      	b.n	80038b0 <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	0018      	movs	r0, r3
 80038a4:	f000 f890 	bl	80039c8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	0018      	movs	r0, r3
 80038ac:	f000 f89c 	bl	80039e8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	2200      	movs	r2, #0
 80038b4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80038b6:	68bb      	ldr	r3, [r7, #8]
 80038b8:	2210      	movs	r2, #16
 80038ba:	4013      	ands	r3, r2
 80038bc:	d022      	beq.n	8003904 <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	2210      	movs	r2, #16
 80038c2:	4013      	ands	r3, r2
 80038c4:	d01e      	beq.n	8003904 <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	2211      	movs	r2, #17
 80038cc:	4252      	negs	r2, r2
 80038ce:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	2208      	movs	r2, #8
 80038d4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	69da      	ldr	r2, [r3, #28]
 80038dc:	23c0      	movs	r3, #192	; 0xc0
 80038de:	009b      	lsls	r3, r3, #2
 80038e0:	4013      	ands	r3, r2
 80038e2:	d004      	beq.n	80038ee <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	0018      	movs	r0, r3
 80038e8:	f000 f876 	bl	80039d8 <HAL_TIM_IC_CaptureCallback>
 80038ec:	e007      	b.n	80038fe <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	0018      	movs	r0, r3
 80038f2:	f000 f869 	bl	80039c8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	0018      	movs	r0, r3
 80038fa:	f000 f875 	bl	80039e8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	2200      	movs	r2, #0
 8003902:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003904:	68bb      	ldr	r3, [r7, #8]
 8003906:	2201      	movs	r2, #1
 8003908:	4013      	ands	r3, r2
 800390a:	d00c      	beq.n	8003926 <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	2201      	movs	r2, #1
 8003910:	4013      	ands	r3, r2
 8003912:	d008      	beq.n	8003926 <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	2202      	movs	r2, #2
 800391a:	4252      	negs	r2, r2
 800391c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	0018      	movs	r0, r3
 8003922:	f7fd f919 	bl	8000b58 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003926:	68bb      	ldr	r3, [r7, #8]
 8003928:	2280      	movs	r2, #128	; 0x80
 800392a:	4013      	ands	r3, r2
 800392c:	d104      	bne.n	8003938 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800392e:	68ba      	ldr	r2, [r7, #8]
 8003930:	2380      	movs	r3, #128	; 0x80
 8003932:	019b      	lsls	r3, r3, #6
 8003934:	4013      	ands	r3, r2
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003936:	d00b      	beq.n	8003950 <HAL_TIM_IRQHandler+0x198>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	2280      	movs	r2, #128	; 0x80
 800393c:	4013      	ands	r3, r2
 800393e:	d007      	beq.n	8003950 <HAL_TIM_IRQHandler+0x198>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	4a1e      	ldr	r2, [pc, #120]	; (80039c0 <HAL_TIM_IRQHandler+0x208>)
 8003946:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	0018      	movs	r0, r3
 800394c:	f000 f8fc 	bl	8003b48 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8003950:	68ba      	ldr	r2, [r7, #8]
 8003952:	2380      	movs	r3, #128	; 0x80
 8003954:	005b      	lsls	r3, r3, #1
 8003956:	4013      	ands	r3, r2
 8003958:	d00b      	beq.n	8003972 <HAL_TIM_IRQHandler+0x1ba>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	2280      	movs	r2, #128	; 0x80
 800395e:	4013      	ands	r3, r2
 8003960:	d007      	beq.n	8003972 <HAL_TIM_IRQHandler+0x1ba>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	4a17      	ldr	r2, [pc, #92]	; (80039c4 <HAL_TIM_IRQHandler+0x20c>)
 8003968:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	0018      	movs	r0, r3
 800396e:	f000 f8f3 	bl	8003b58 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003972:	68bb      	ldr	r3, [r7, #8]
 8003974:	2240      	movs	r2, #64	; 0x40
 8003976:	4013      	ands	r3, r2
 8003978:	d00c      	beq.n	8003994 <HAL_TIM_IRQHandler+0x1dc>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	2240      	movs	r2, #64	; 0x40
 800397e:	4013      	ands	r3, r2
 8003980:	d008      	beq.n	8003994 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	2241      	movs	r2, #65	; 0x41
 8003988:	4252      	negs	r2, r2
 800398a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	0018      	movs	r0, r3
 8003990:	f000 f832 	bl	80039f8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003994:	68bb      	ldr	r3, [r7, #8]
 8003996:	2220      	movs	r2, #32
 8003998:	4013      	ands	r3, r2
 800399a:	d00c      	beq.n	80039b6 <HAL_TIM_IRQHandler+0x1fe>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	2220      	movs	r2, #32
 80039a0:	4013      	ands	r3, r2
 80039a2:	d008      	beq.n	80039b6 <HAL_TIM_IRQHandler+0x1fe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	2221      	movs	r2, #33	; 0x21
 80039aa:	4252      	negs	r2, r2
 80039ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	0018      	movs	r0, r3
 80039b2:	f000 f8c1 	bl	8003b38 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80039b6:	46c0      	nop			; (mov r8, r8)
 80039b8:	46bd      	mov	sp, r7
 80039ba:	b004      	add	sp, #16
 80039bc:	bd80      	pop	{r7, pc}
 80039be:	46c0      	nop			; (mov r8, r8)
 80039c0:	ffffdf7f 	.word	0xffffdf7f
 80039c4:	fffffeff 	.word	0xfffffeff

080039c8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80039c8:	b580      	push	{r7, lr}
 80039ca:	b082      	sub	sp, #8
 80039cc:	af00      	add	r7, sp, #0
 80039ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80039d0:	46c0      	nop			; (mov r8, r8)
 80039d2:	46bd      	mov	sp, r7
 80039d4:	b002      	add	sp, #8
 80039d6:	bd80      	pop	{r7, pc}

080039d8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80039d8:	b580      	push	{r7, lr}
 80039da:	b082      	sub	sp, #8
 80039dc:	af00      	add	r7, sp, #0
 80039de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80039e0:	46c0      	nop			; (mov r8, r8)
 80039e2:	46bd      	mov	sp, r7
 80039e4:	b002      	add	sp, #8
 80039e6:	bd80      	pop	{r7, pc}

080039e8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80039e8:	b580      	push	{r7, lr}
 80039ea:	b082      	sub	sp, #8
 80039ec:	af00      	add	r7, sp, #0
 80039ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80039f0:	46c0      	nop			; (mov r8, r8)
 80039f2:	46bd      	mov	sp, r7
 80039f4:	b002      	add	sp, #8
 80039f6:	bd80      	pop	{r7, pc}

080039f8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80039f8:	b580      	push	{r7, lr}
 80039fa:	b082      	sub	sp, #8
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003a00:	46c0      	nop			; (mov r8, r8)
 8003a02:	46bd      	mov	sp, r7
 8003a04:	b002      	add	sp, #8
 8003a06:	bd80      	pop	{r7, pc}

08003a08 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003a08:	b580      	push	{r7, lr}
 8003a0a:	b084      	sub	sp, #16
 8003a0c:	af00      	add	r7, sp, #0
 8003a0e:	6078      	str	r0, [r7, #4]
 8003a10:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	4a3f      	ldr	r2, [pc, #252]	; (8003b18 <TIM_Base_SetConfig+0x110>)
 8003a1c:	4293      	cmp	r3, r2
 8003a1e:	d00c      	beq.n	8003a3a <TIM_Base_SetConfig+0x32>
 8003a20:	687a      	ldr	r2, [r7, #4]
 8003a22:	2380      	movs	r3, #128	; 0x80
 8003a24:	05db      	lsls	r3, r3, #23
 8003a26:	429a      	cmp	r2, r3
 8003a28:	d007      	beq.n	8003a3a <TIM_Base_SetConfig+0x32>
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	4a3b      	ldr	r2, [pc, #236]	; (8003b1c <TIM_Base_SetConfig+0x114>)
 8003a2e:	4293      	cmp	r3, r2
 8003a30:	d003      	beq.n	8003a3a <TIM_Base_SetConfig+0x32>
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	4a3a      	ldr	r2, [pc, #232]	; (8003b20 <TIM_Base_SetConfig+0x118>)
 8003a36:	4293      	cmp	r3, r2
 8003a38:	d108      	bne.n	8003a4c <TIM_Base_SetConfig+0x44>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	2270      	movs	r2, #112	; 0x70
 8003a3e:	4393      	bics	r3, r2
 8003a40:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003a42:	683b      	ldr	r3, [r7, #0]
 8003a44:	685b      	ldr	r3, [r3, #4]
 8003a46:	68fa      	ldr	r2, [r7, #12]
 8003a48:	4313      	orrs	r3, r2
 8003a4a:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	4a32      	ldr	r2, [pc, #200]	; (8003b18 <TIM_Base_SetConfig+0x110>)
 8003a50:	4293      	cmp	r3, r2
 8003a52:	d01c      	beq.n	8003a8e <TIM_Base_SetConfig+0x86>
 8003a54:	687a      	ldr	r2, [r7, #4]
 8003a56:	2380      	movs	r3, #128	; 0x80
 8003a58:	05db      	lsls	r3, r3, #23
 8003a5a:	429a      	cmp	r2, r3
 8003a5c:	d017      	beq.n	8003a8e <TIM_Base_SetConfig+0x86>
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	4a2e      	ldr	r2, [pc, #184]	; (8003b1c <TIM_Base_SetConfig+0x114>)
 8003a62:	4293      	cmp	r3, r2
 8003a64:	d013      	beq.n	8003a8e <TIM_Base_SetConfig+0x86>
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	4a2d      	ldr	r2, [pc, #180]	; (8003b20 <TIM_Base_SetConfig+0x118>)
 8003a6a:	4293      	cmp	r3, r2
 8003a6c:	d00f      	beq.n	8003a8e <TIM_Base_SetConfig+0x86>
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	4a2c      	ldr	r2, [pc, #176]	; (8003b24 <TIM_Base_SetConfig+0x11c>)
 8003a72:	4293      	cmp	r3, r2
 8003a74:	d00b      	beq.n	8003a8e <TIM_Base_SetConfig+0x86>
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	4a2b      	ldr	r2, [pc, #172]	; (8003b28 <TIM_Base_SetConfig+0x120>)
 8003a7a:	4293      	cmp	r3, r2
 8003a7c:	d007      	beq.n	8003a8e <TIM_Base_SetConfig+0x86>
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	4a2a      	ldr	r2, [pc, #168]	; (8003b2c <TIM_Base_SetConfig+0x124>)
 8003a82:	4293      	cmp	r3, r2
 8003a84:	d003      	beq.n	8003a8e <TIM_Base_SetConfig+0x86>
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	4a29      	ldr	r2, [pc, #164]	; (8003b30 <TIM_Base_SetConfig+0x128>)
 8003a8a:	4293      	cmp	r3, r2
 8003a8c:	d108      	bne.n	8003aa0 <TIM_Base_SetConfig+0x98>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	4a28      	ldr	r2, [pc, #160]	; (8003b34 <TIM_Base_SetConfig+0x12c>)
 8003a92:	4013      	ands	r3, r2
 8003a94:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003a96:	683b      	ldr	r3, [r7, #0]
 8003a98:	68db      	ldr	r3, [r3, #12]
 8003a9a:	68fa      	ldr	r2, [r7, #12]
 8003a9c:	4313      	orrs	r3, r2
 8003a9e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	2280      	movs	r2, #128	; 0x80
 8003aa4:	4393      	bics	r3, r2
 8003aa6:	001a      	movs	r2, r3
 8003aa8:	683b      	ldr	r3, [r7, #0]
 8003aaa:	695b      	ldr	r3, [r3, #20]
 8003aac:	4313      	orrs	r3, r2
 8003aae:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	68fa      	ldr	r2, [r7, #12]
 8003ab4:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003ab6:	683b      	ldr	r3, [r7, #0]
 8003ab8:	689a      	ldr	r2, [r3, #8]
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003abe:	683b      	ldr	r3, [r7, #0]
 8003ac0:	681a      	ldr	r2, [r3, #0]
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	4a13      	ldr	r2, [pc, #76]	; (8003b18 <TIM_Base_SetConfig+0x110>)
 8003aca:	4293      	cmp	r3, r2
 8003acc:	d00b      	beq.n	8003ae6 <TIM_Base_SetConfig+0xde>
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	4a15      	ldr	r2, [pc, #84]	; (8003b28 <TIM_Base_SetConfig+0x120>)
 8003ad2:	4293      	cmp	r3, r2
 8003ad4:	d007      	beq.n	8003ae6 <TIM_Base_SetConfig+0xde>
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	4a14      	ldr	r2, [pc, #80]	; (8003b2c <TIM_Base_SetConfig+0x124>)
 8003ada:	4293      	cmp	r3, r2
 8003adc:	d003      	beq.n	8003ae6 <TIM_Base_SetConfig+0xde>
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	4a13      	ldr	r2, [pc, #76]	; (8003b30 <TIM_Base_SetConfig+0x128>)
 8003ae2:	4293      	cmp	r3, r2
 8003ae4:	d103      	bne.n	8003aee <TIM_Base_SetConfig+0xe6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003ae6:	683b      	ldr	r3, [r7, #0]
 8003ae8:	691a      	ldr	r2, [r3, #16]
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	2201      	movs	r2, #1
 8003af2:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	691b      	ldr	r3, [r3, #16]
 8003af8:	2201      	movs	r2, #1
 8003afa:	4013      	ands	r3, r2
 8003afc:	2b01      	cmp	r3, #1
 8003afe:	d106      	bne.n	8003b0e <TIM_Base_SetConfig+0x106>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	691b      	ldr	r3, [r3, #16]
 8003b04:	2201      	movs	r2, #1
 8003b06:	4393      	bics	r3, r2
 8003b08:	001a      	movs	r2, r3
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	611a      	str	r2, [r3, #16]
  }
}
 8003b0e:	46c0      	nop			; (mov r8, r8)
 8003b10:	46bd      	mov	sp, r7
 8003b12:	b004      	add	sp, #16
 8003b14:	bd80      	pop	{r7, pc}
 8003b16:	46c0      	nop			; (mov r8, r8)
 8003b18:	40012c00 	.word	0x40012c00
 8003b1c:	40000400 	.word	0x40000400
 8003b20:	40000800 	.word	0x40000800
 8003b24:	40002000 	.word	0x40002000
 8003b28:	40014000 	.word	0x40014000
 8003b2c:	40014400 	.word	0x40014400
 8003b30:	40014800 	.word	0x40014800
 8003b34:	fffffcff 	.word	0xfffffcff

08003b38 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003b38:	b580      	push	{r7, lr}
 8003b3a:	b082      	sub	sp, #8
 8003b3c:	af00      	add	r7, sp, #0
 8003b3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003b40:	46c0      	nop			; (mov r8, r8)
 8003b42:	46bd      	mov	sp, r7
 8003b44:	b002      	add	sp, #8
 8003b46:	bd80      	pop	{r7, pc}

08003b48 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003b48:	b580      	push	{r7, lr}
 8003b4a:	b082      	sub	sp, #8
 8003b4c:	af00      	add	r7, sp, #0
 8003b4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003b50:	46c0      	nop			; (mov r8, r8)
 8003b52:	46bd      	mov	sp, r7
 8003b54:	b002      	add	sp, #8
 8003b56:	bd80      	pop	{r7, pc}

08003b58 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8003b58:	b580      	push	{r7, lr}
 8003b5a:	b082      	sub	sp, #8
 8003b5c:	af00      	add	r7, sp, #0
 8003b5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8003b60:	46c0      	nop			; (mov r8, r8)
 8003b62:	46bd      	mov	sp, r7
 8003b64:	b002      	add	sp, #8
 8003b66:	bd80      	pop	{r7, pc}

08003b68 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003b68:	b580      	push	{r7, lr}
 8003b6a:	b082      	sub	sp, #8
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d101      	bne.n	8003b7a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003b76:	2301      	movs	r3, #1
 8003b78:	e046      	b.n	8003c08 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	2288      	movs	r2, #136	; 0x88
 8003b7e:	589b      	ldr	r3, [r3, r2]
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d107      	bne.n	8003b94 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	2284      	movs	r2, #132	; 0x84
 8003b88:	2100      	movs	r1, #0
 8003b8a:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	0018      	movs	r0, r3
 8003b90:	f7fd f8bc 	bl	8000d0c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	2288      	movs	r2, #136	; 0x88
 8003b98:	2124      	movs	r1, #36	; 0x24
 8003b9a:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	681a      	ldr	r2, [r3, #0]
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	2101      	movs	r1, #1
 8003ba8:	438a      	bics	r2, r1
 8003baa:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d003      	beq.n	8003bbc <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	0018      	movs	r0, r3
 8003bb8:	f000 fc26 	bl	8004408 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	0018      	movs	r0, r3
 8003bc0:	f000 f8cc 	bl	8003d5c <UART_SetConfig>
 8003bc4:	0003      	movs	r3, r0
 8003bc6:	2b01      	cmp	r3, #1
 8003bc8:	d101      	bne.n	8003bce <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 8003bca:	2301      	movs	r3, #1
 8003bcc:	e01c      	b.n	8003c08 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	685a      	ldr	r2, [r3, #4]
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	490d      	ldr	r1, [pc, #52]	; (8003c10 <HAL_UART_Init+0xa8>)
 8003bda:	400a      	ands	r2, r1
 8003bdc:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	689a      	ldr	r2, [r3, #8]
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	212a      	movs	r1, #42	; 0x2a
 8003bea:	438a      	bics	r2, r1
 8003bec:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	681a      	ldr	r2, [r3, #0]
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	2101      	movs	r1, #1
 8003bfa:	430a      	orrs	r2, r1
 8003bfc:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	0018      	movs	r0, r3
 8003c02:	f000 fcb5 	bl	8004570 <UART_CheckIdleState>
 8003c06:	0003      	movs	r3, r0
}
 8003c08:	0018      	movs	r0, r3
 8003c0a:	46bd      	mov	sp, r7
 8003c0c:	b002      	add	sp, #8
 8003c0e:	bd80      	pop	{r7, pc}
 8003c10:	ffffb7ff 	.word	0xffffb7ff

08003c14 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003c14:	b580      	push	{r7, lr}
 8003c16:	b08a      	sub	sp, #40	; 0x28
 8003c18:	af02      	add	r7, sp, #8
 8003c1a:	60f8      	str	r0, [r7, #12]
 8003c1c:	60b9      	str	r1, [r7, #8]
 8003c1e:	603b      	str	r3, [r7, #0]
 8003c20:	1dbb      	adds	r3, r7, #6
 8003c22:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	2288      	movs	r2, #136	; 0x88
 8003c28:	589b      	ldr	r3, [r3, r2]
 8003c2a:	2b20      	cmp	r3, #32
 8003c2c:	d000      	beq.n	8003c30 <HAL_UART_Transmit+0x1c>
 8003c2e:	e090      	b.n	8003d52 <HAL_UART_Transmit+0x13e>
  {
    if ((pData == NULL) || (Size == 0U))
 8003c30:	68bb      	ldr	r3, [r7, #8]
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d003      	beq.n	8003c3e <HAL_UART_Transmit+0x2a>
 8003c36:	1dbb      	adds	r3, r7, #6
 8003c38:	881b      	ldrh	r3, [r3, #0]
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d101      	bne.n	8003c42 <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 8003c3e:	2301      	movs	r3, #1
 8003c40:	e088      	b.n	8003d54 <HAL_UART_Transmit+0x140>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	689a      	ldr	r2, [r3, #8]
 8003c46:	2380      	movs	r3, #128	; 0x80
 8003c48:	015b      	lsls	r3, r3, #5
 8003c4a:	429a      	cmp	r2, r3
 8003c4c:	d109      	bne.n	8003c62 <HAL_UART_Transmit+0x4e>
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	691b      	ldr	r3, [r3, #16]
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d105      	bne.n	8003c62 <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8003c56:	68bb      	ldr	r3, [r7, #8]
 8003c58:	2201      	movs	r2, #1
 8003c5a:	4013      	ands	r3, r2
 8003c5c:	d001      	beq.n	8003c62 <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 8003c5e:	2301      	movs	r3, #1
 8003c60:	e078      	b.n	8003d54 <HAL_UART_Transmit+0x140>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	2290      	movs	r2, #144	; 0x90
 8003c66:	2100      	movs	r1, #0
 8003c68:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	2288      	movs	r2, #136	; 0x88
 8003c6e:	2121      	movs	r1, #33	; 0x21
 8003c70:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003c72:	f7fd f9b1 	bl	8000fd8 <HAL_GetTick>
 8003c76:	0003      	movs	r3, r0
 8003c78:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	1dba      	adds	r2, r7, #6
 8003c7e:	2154      	movs	r1, #84	; 0x54
 8003c80:	8812      	ldrh	r2, [r2, #0]
 8003c82:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	1dba      	adds	r2, r7, #6
 8003c88:	2156      	movs	r1, #86	; 0x56
 8003c8a:	8812      	ldrh	r2, [r2, #0]
 8003c8c:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	689a      	ldr	r2, [r3, #8]
 8003c92:	2380      	movs	r3, #128	; 0x80
 8003c94:	015b      	lsls	r3, r3, #5
 8003c96:	429a      	cmp	r2, r3
 8003c98:	d108      	bne.n	8003cac <HAL_UART_Transmit+0x98>
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	691b      	ldr	r3, [r3, #16]
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d104      	bne.n	8003cac <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 8003ca2:	2300      	movs	r3, #0
 8003ca4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003ca6:	68bb      	ldr	r3, [r7, #8]
 8003ca8:	61bb      	str	r3, [r7, #24]
 8003caa:	e003      	b.n	8003cb4 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 8003cac:	68bb      	ldr	r3, [r7, #8]
 8003cae:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003cb0:	2300      	movs	r3, #0
 8003cb2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003cb4:	e030      	b.n	8003d18 <HAL_UART_Transmit+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003cb6:	697a      	ldr	r2, [r7, #20]
 8003cb8:	68f8      	ldr	r0, [r7, #12]
 8003cba:	683b      	ldr	r3, [r7, #0]
 8003cbc:	9300      	str	r3, [sp, #0]
 8003cbe:	0013      	movs	r3, r2
 8003cc0:	2200      	movs	r2, #0
 8003cc2:	2180      	movs	r1, #128	; 0x80
 8003cc4:	f000 fcfe 	bl	80046c4 <UART_WaitOnFlagUntilTimeout>
 8003cc8:	1e03      	subs	r3, r0, #0
 8003cca:	d005      	beq.n	8003cd8 <HAL_UART_Transmit+0xc4>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	2288      	movs	r2, #136	; 0x88
 8003cd0:	2120      	movs	r1, #32
 8003cd2:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003cd4:	2303      	movs	r3, #3
 8003cd6:	e03d      	b.n	8003d54 <HAL_UART_Transmit+0x140>
      }
      if (pdata8bits == NULL)
 8003cd8:	69fb      	ldr	r3, [r7, #28]
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d10b      	bne.n	8003cf6 <HAL_UART_Transmit+0xe2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003cde:	69bb      	ldr	r3, [r7, #24]
 8003ce0:	881b      	ldrh	r3, [r3, #0]
 8003ce2:	001a      	movs	r2, r3
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	05d2      	lsls	r2, r2, #23
 8003cea:	0dd2      	lsrs	r2, r2, #23
 8003cec:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003cee:	69bb      	ldr	r3, [r7, #24]
 8003cf0:	3302      	adds	r3, #2
 8003cf2:	61bb      	str	r3, [r7, #24]
 8003cf4:	e007      	b.n	8003d06 <HAL_UART_Transmit+0xf2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003cf6:	69fb      	ldr	r3, [r7, #28]
 8003cf8:	781a      	ldrb	r2, [r3, #0]
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003d00:	69fb      	ldr	r3, [r7, #28]
 8003d02:	3301      	adds	r3, #1
 8003d04:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	2256      	movs	r2, #86	; 0x56
 8003d0a:	5a9b      	ldrh	r3, [r3, r2]
 8003d0c:	b29b      	uxth	r3, r3
 8003d0e:	3b01      	subs	r3, #1
 8003d10:	b299      	uxth	r1, r3
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	2256      	movs	r2, #86	; 0x56
 8003d16:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	2256      	movs	r2, #86	; 0x56
 8003d1c:	5a9b      	ldrh	r3, [r3, r2]
 8003d1e:	b29b      	uxth	r3, r3
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d1c8      	bne.n	8003cb6 <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003d24:	697a      	ldr	r2, [r7, #20]
 8003d26:	68f8      	ldr	r0, [r7, #12]
 8003d28:	683b      	ldr	r3, [r7, #0]
 8003d2a:	9300      	str	r3, [sp, #0]
 8003d2c:	0013      	movs	r3, r2
 8003d2e:	2200      	movs	r2, #0
 8003d30:	2140      	movs	r1, #64	; 0x40
 8003d32:	f000 fcc7 	bl	80046c4 <UART_WaitOnFlagUntilTimeout>
 8003d36:	1e03      	subs	r3, r0, #0
 8003d38:	d005      	beq.n	8003d46 <HAL_UART_Transmit+0x132>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	2288      	movs	r2, #136	; 0x88
 8003d3e:	2120      	movs	r1, #32
 8003d40:	5099      	str	r1, [r3, r2]

      return HAL_TIMEOUT;
 8003d42:	2303      	movs	r3, #3
 8003d44:	e006      	b.n	8003d54 <HAL_UART_Transmit+0x140>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	2288      	movs	r2, #136	; 0x88
 8003d4a:	2120      	movs	r1, #32
 8003d4c:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8003d4e:	2300      	movs	r3, #0
 8003d50:	e000      	b.n	8003d54 <HAL_UART_Transmit+0x140>
  }
  else
  {
    return HAL_BUSY;
 8003d52:	2302      	movs	r3, #2
  }
}
 8003d54:	0018      	movs	r0, r3
 8003d56:	46bd      	mov	sp, r7
 8003d58:	b008      	add	sp, #32
 8003d5a:	bd80      	pop	{r7, pc}

08003d5c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003d5c:	b5b0      	push	{r4, r5, r7, lr}
 8003d5e:	b090      	sub	sp, #64	; 0x40
 8003d60:	af00      	add	r7, sp, #0
 8003d62:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003d64:	231a      	movs	r3, #26
 8003d66:	2220      	movs	r2, #32
 8003d68:	189b      	adds	r3, r3, r2
 8003d6a:	19db      	adds	r3, r3, r7
 8003d6c:	2200      	movs	r2, #0
 8003d6e:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003d70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d72:	689a      	ldr	r2, [r3, #8]
 8003d74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d76:	691b      	ldr	r3, [r3, #16]
 8003d78:	431a      	orrs	r2, r3
 8003d7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d7c:	695b      	ldr	r3, [r3, #20]
 8003d7e:	431a      	orrs	r2, r3
 8003d80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d82:	69db      	ldr	r3, [r3, #28]
 8003d84:	4313      	orrs	r3, r2
 8003d86:	63fb      	str	r3, [r7, #60]	; 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003d88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	4ac1      	ldr	r2, [pc, #772]	; (8004094 <UART_SetConfig+0x338>)
 8003d90:	4013      	ands	r3, r2
 8003d92:	0019      	movs	r1, r3
 8003d94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d96:	681a      	ldr	r2, [r3, #0]
 8003d98:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003d9a:	430b      	orrs	r3, r1
 8003d9c:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003d9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	685b      	ldr	r3, [r3, #4]
 8003da4:	4abc      	ldr	r2, [pc, #752]	; (8004098 <UART_SetConfig+0x33c>)
 8003da6:	4013      	ands	r3, r2
 8003da8:	0018      	movs	r0, r3
 8003daa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dac:	68d9      	ldr	r1, [r3, #12]
 8003dae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003db0:	681a      	ldr	r2, [r3, #0]
 8003db2:	0003      	movs	r3, r0
 8003db4:	430b      	orrs	r3, r1
 8003db6:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003db8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dba:	699b      	ldr	r3, [r3, #24]
 8003dbc:	63fb      	str	r3, [r7, #60]	; 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003dbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	4ab6      	ldr	r2, [pc, #728]	; (800409c <UART_SetConfig+0x340>)
 8003dc4:	4293      	cmp	r3, r2
 8003dc6:	d009      	beq.n	8003ddc <UART_SetConfig+0x80>
 8003dc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	4ab4      	ldr	r2, [pc, #720]	; (80040a0 <UART_SetConfig+0x344>)
 8003dce:	4293      	cmp	r3, r2
 8003dd0:	d004      	beq.n	8003ddc <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003dd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dd4:	6a1b      	ldr	r3, [r3, #32]
 8003dd6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003dd8:	4313      	orrs	r3, r2
 8003dda:	63fb      	str	r3, [r7, #60]	; 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003ddc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	689b      	ldr	r3, [r3, #8]
 8003de2:	4ab0      	ldr	r2, [pc, #704]	; (80040a4 <UART_SetConfig+0x348>)
 8003de4:	4013      	ands	r3, r2
 8003de6:	0019      	movs	r1, r3
 8003de8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dea:	681a      	ldr	r2, [r3, #0]
 8003dec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003dee:	430b      	orrs	r3, r1
 8003df0:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8003df2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003df8:	220f      	movs	r2, #15
 8003dfa:	4393      	bics	r3, r2
 8003dfc:	0018      	movs	r0, r3
 8003dfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e00:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8003e02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e04:	681a      	ldr	r2, [r3, #0]
 8003e06:	0003      	movs	r3, r0
 8003e08:	430b      	orrs	r3, r1
 8003e0a:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003e0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	4aa5      	ldr	r2, [pc, #660]	; (80040a8 <UART_SetConfig+0x34c>)
 8003e12:	4293      	cmp	r3, r2
 8003e14:	d131      	bne.n	8003e7a <UART_SetConfig+0x11e>
 8003e16:	4ba5      	ldr	r3, [pc, #660]	; (80040ac <UART_SetConfig+0x350>)
 8003e18:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e1a:	2203      	movs	r2, #3
 8003e1c:	4013      	ands	r3, r2
 8003e1e:	2b03      	cmp	r3, #3
 8003e20:	d01d      	beq.n	8003e5e <UART_SetConfig+0x102>
 8003e22:	d823      	bhi.n	8003e6c <UART_SetConfig+0x110>
 8003e24:	2b02      	cmp	r3, #2
 8003e26:	d00c      	beq.n	8003e42 <UART_SetConfig+0xe6>
 8003e28:	d820      	bhi.n	8003e6c <UART_SetConfig+0x110>
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d002      	beq.n	8003e34 <UART_SetConfig+0xd8>
 8003e2e:	2b01      	cmp	r3, #1
 8003e30:	d00e      	beq.n	8003e50 <UART_SetConfig+0xf4>
 8003e32:	e01b      	b.n	8003e6c <UART_SetConfig+0x110>
 8003e34:	231b      	movs	r3, #27
 8003e36:	2220      	movs	r2, #32
 8003e38:	189b      	adds	r3, r3, r2
 8003e3a:	19db      	adds	r3, r3, r7
 8003e3c:	2200      	movs	r2, #0
 8003e3e:	701a      	strb	r2, [r3, #0]
 8003e40:	e154      	b.n	80040ec <UART_SetConfig+0x390>
 8003e42:	231b      	movs	r3, #27
 8003e44:	2220      	movs	r2, #32
 8003e46:	189b      	adds	r3, r3, r2
 8003e48:	19db      	adds	r3, r3, r7
 8003e4a:	2202      	movs	r2, #2
 8003e4c:	701a      	strb	r2, [r3, #0]
 8003e4e:	e14d      	b.n	80040ec <UART_SetConfig+0x390>
 8003e50:	231b      	movs	r3, #27
 8003e52:	2220      	movs	r2, #32
 8003e54:	189b      	adds	r3, r3, r2
 8003e56:	19db      	adds	r3, r3, r7
 8003e58:	2204      	movs	r2, #4
 8003e5a:	701a      	strb	r2, [r3, #0]
 8003e5c:	e146      	b.n	80040ec <UART_SetConfig+0x390>
 8003e5e:	231b      	movs	r3, #27
 8003e60:	2220      	movs	r2, #32
 8003e62:	189b      	adds	r3, r3, r2
 8003e64:	19db      	adds	r3, r3, r7
 8003e66:	2208      	movs	r2, #8
 8003e68:	701a      	strb	r2, [r3, #0]
 8003e6a:	e13f      	b.n	80040ec <UART_SetConfig+0x390>
 8003e6c:	231b      	movs	r3, #27
 8003e6e:	2220      	movs	r2, #32
 8003e70:	189b      	adds	r3, r3, r2
 8003e72:	19db      	adds	r3, r3, r7
 8003e74:	2210      	movs	r2, #16
 8003e76:	701a      	strb	r2, [r3, #0]
 8003e78:	e138      	b.n	80040ec <UART_SetConfig+0x390>
 8003e7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	4a8c      	ldr	r2, [pc, #560]	; (80040b0 <UART_SetConfig+0x354>)
 8003e80:	4293      	cmp	r3, r2
 8003e82:	d131      	bne.n	8003ee8 <UART_SetConfig+0x18c>
 8003e84:	4b89      	ldr	r3, [pc, #548]	; (80040ac <UART_SetConfig+0x350>)
 8003e86:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e88:	220c      	movs	r2, #12
 8003e8a:	4013      	ands	r3, r2
 8003e8c:	2b0c      	cmp	r3, #12
 8003e8e:	d01d      	beq.n	8003ecc <UART_SetConfig+0x170>
 8003e90:	d823      	bhi.n	8003eda <UART_SetConfig+0x17e>
 8003e92:	2b08      	cmp	r3, #8
 8003e94:	d00c      	beq.n	8003eb0 <UART_SetConfig+0x154>
 8003e96:	d820      	bhi.n	8003eda <UART_SetConfig+0x17e>
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d002      	beq.n	8003ea2 <UART_SetConfig+0x146>
 8003e9c:	2b04      	cmp	r3, #4
 8003e9e:	d00e      	beq.n	8003ebe <UART_SetConfig+0x162>
 8003ea0:	e01b      	b.n	8003eda <UART_SetConfig+0x17e>
 8003ea2:	231b      	movs	r3, #27
 8003ea4:	2220      	movs	r2, #32
 8003ea6:	189b      	adds	r3, r3, r2
 8003ea8:	19db      	adds	r3, r3, r7
 8003eaa:	2200      	movs	r2, #0
 8003eac:	701a      	strb	r2, [r3, #0]
 8003eae:	e11d      	b.n	80040ec <UART_SetConfig+0x390>
 8003eb0:	231b      	movs	r3, #27
 8003eb2:	2220      	movs	r2, #32
 8003eb4:	189b      	adds	r3, r3, r2
 8003eb6:	19db      	adds	r3, r3, r7
 8003eb8:	2202      	movs	r2, #2
 8003eba:	701a      	strb	r2, [r3, #0]
 8003ebc:	e116      	b.n	80040ec <UART_SetConfig+0x390>
 8003ebe:	231b      	movs	r3, #27
 8003ec0:	2220      	movs	r2, #32
 8003ec2:	189b      	adds	r3, r3, r2
 8003ec4:	19db      	adds	r3, r3, r7
 8003ec6:	2204      	movs	r2, #4
 8003ec8:	701a      	strb	r2, [r3, #0]
 8003eca:	e10f      	b.n	80040ec <UART_SetConfig+0x390>
 8003ecc:	231b      	movs	r3, #27
 8003ece:	2220      	movs	r2, #32
 8003ed0:	189b      	adds	r3, r3, r2
 8003ed2:	19db      	adds	r3, r3, r7
 8003ed4:	2208      	movs	r2, #8
 8003ed6:	701a      	strb	r2, [r3, #0]
 8003ed8:	e108      	b.n	80040ec <UART_SetConfig+0x390>
 8003eda:	231b      	movs	r3, #27
 8003edc:	2220      	movs	r2, #32
 8003ede:	189b      	adds	r3, r3, r2
 8003ee0:	19db      	adds	r3, r3, r7
 8003ee2:	2210      	movs	r2, #16
 8003ee4:	701a      	strb	r2, [r3, #0]
 8003ee6:	e101      	b.n	80040ec <UART_SetConfig+0x390>
 8003ee8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	4a71      	ldr	r2, [pc, #452]	; (80040b4 <UART_SetConfig+0x358>)
 8003eee:	4293      	cmp	r3, r2
 8003ef0:	d131      	bne.n	8003f56 <UART_SetConfig+0x1fa>
 8003ef2:	4b6e      	ldr	r3, [pc, #440]	; (80040ac <UART_SetConfig+0x350>)
 8003ef4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ef6:	2230      	movs	r2, #48	; 0x30
 8003ef8:	4013      	ands	r3, r2
 8003efa:	2b30      	cmp	r3, #48	; 0x30
 8003efc:	d01d      	beq.n	8003f3a <UART_SetConfig+0x1de>
 8003efe:	d823      	bhi.n	8003f48 <UART_SetConfig+0x1ec>
 8003f00:	2b20      	cmp	r3, #32
 8003f02:	d00c      	beq.n	8003f1e <UART_SetConfig+0x1c2>
 8003f04:	d820      	bhi.n	8003f48 <UART_SetConfig+0x1ec>
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d002      	beq.n	8003f10 <UART_SetConfig+0x1b4>
 8003f0a:	2b10      	cmp	r3, #16
 8003f0c:	d00e      	beq.n	8003f2c <UART_SetConfig+0x1d0>
 8003f0e:	e01b      	b.n	8003f48 <UART_SetConfig+0x1ec>
 8003f10:	231b      	movs	r3, #27
 8003f12:	2220      	movs	r2, #32
 8003f14:	189b      	adds	r3, r3, r2
 8003f16:	19db      	adds	r3, r3, r7
 8003f18:	2200      	movs	r2, #0
 8003f1a:	701a      	strb	r2, [r3, #0]
 8003f1c:	e0e6      	b.n	80040ec <UART_SetConfig+0x390>
 8003f1e:	231b      	movs	r3, #27
 8003f20:	2220      	movs	r2, #32
 8003f22:	189b      	adds	r3, r3, r2
 8003f24:	19db      	adds	r3, r3, r7
 8003f26:	2202      	movs	r2, #2
 8003f28:	701a      	strb	r2, [r3, #0]
 8003f2a:	e0df      	b.n	80040ec <UART_SetConfig+0x390>
 8003f2c:	231b      	movs	r3, #27
 8003f2e:	2220      	movs	r2, #32
 8003f30:	189b      	adds	r3, r3, r2
 8003f32:	19db      	adds	r3, r3, r7
 8003f34:	2204      	movs	r2, #4
 8003f36:	701a      	strb	r2, [r3, #0]
 8003f38:	e0d8      	b.n	80040ec <UART_SetConfig+0x390>
 8003f3a:	231b      	movs	r3, #27
 8003f3c:	2220      	movs	r2, #32
 8003f3e:	189b      	adds	r3, r3, r2
 8003f40:	19db      	adds	r3, r3, r7
 8003f42:	2208      	movs	r2, #8
 8003f44:	701a      	strb	r2, [r3, #0]
 8003f46:	e0d1      	b.n	80040ec <UART_SetConfig+0x390>
 8003f48:	231b      	movs	r3, #27
 8003f4a:	2220      	movs	r2, #32
 8003f4c:	189b      	adds	r3, r3, r2
 8003f4e:	19db      	adds	r3, r3, r7
 8003f50:	2210      	movs	r2, #16
 8003f52:	701a      	strb	r2, [r3, #0]
 8003f54:	e0ca      	b.n	80040ec <UART_SetConfig+0x390>
 8003f56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	4a57      	ldr	r2, [pc, #348]	; (80040b8 <UART_SetConfig+0x35c>)
 8003f5c:	4293      	cmp	r3, r2
 8003f5e:	d106      	bne.n	8003f6e <UART_SetConfig+0x212>
 8003f60:	231b      	movs	r3, #27
 8003f62:	2220      	movs	r2, #32
 8003f64:	189b      	adds	r3, r3, r2
 8003f66:	19db      	adds	r3, r3, r7
 8003f68:	2200      	movs	r2, #0
 8003f6a:	701a      	strb	r2, [r3, #0]
 8003f6c:	e0be      	b.n	80040ec <UART_SetConfig+0x390>
 8003f6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	4a52      	ldr	r2, [pc, #328]	; (80040bc <UART_SetConfig+0x360>)
 8003f74:	4293      	cmp	r3, r2
 8003f76:	d106      	bne.n	8003f86 <UART_SetConfig+0x22a>
 8003f78:	231b      	movs	r3, #27
 8003f7a:	2220      	movs	r2, #32
 8003f7c:	189b      	adds	r3, r3, r2
 8003f7e:	19db      	adds	r3, r3, r7
 8003f80:	2200      	movs	r2, #0
 8003f82:	701a      	strb	r2, [r3, #0]
 8003f84:	e0b2      	b.n	80040ec <UART_SetConfig+0x390>
 8003f86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	4a4d      	ldr	r2, [pc, #308]	; (80040c0 <UART_SetConfig+0x364>)
 8003f8c:	4293      	cmp	r3, r2
 8003f8e:	d106      	bne.n	8003f9e <UART_SetConfig+0x242>
 8003f90:	231b      	movs	r3, #27
 8003f92:	2220      	movs	r2, #32
 8003f94:	189b      	adds	r3, r3, r2
 8003f96:	19db      	adds	r3, r3, r7
 8003f98:	2200      	movs	r2, #0
 8003f9a:	701a      	strb	r2, [r3, #0]
 8003f9c:	e0a6      	b.n	80040ec <UART_SetConfig+0x390>
 8003f9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	4a3e      	ldr	r2, [pc, #248]	; (800409c <UART_SetConfig+0x340>)
 8003fa4:	4293      	cmp	r3, r2
 8003fa6:	d13e      	bne.n	8004026 <UART_SetConfig+0x2ca>
 8003fa8:	4b40      	ldr	r3, [pc, #256]	; (80040ac <UART_SetConfig+0x350>)
 8003faa:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003fac:	23c0      	movs	r3, #192	; 0xc0
 8003fae:	011b      	lsls	r3, r3, #4
 8003fb0:	4013      	ands	r3, r2
 8003fb2:	22c0      	movs	r2, #192	; 0xc0
 8003fb4:	0112      	lsls	r2, r2, #4
 8003fb6:	4293      	cmp	r3, r2
 8003fb8:	d027      	beq.n	800400a <UART_SetConfig+0x2ae>
 8003fba:	22c0      	movs	r2, #192	; 0xc0
 8003fbc:	0112      	lsls	r2, r2, #4
 8003fbe:	4293      	cmp	r3, r2
 8003fc0:	d82a      	bhi.n	8004018 <UART_SetConfig+0x2bc>
 8003fc2:	2280      	movs	r2, #128	; 0x80
 8003fc4:	0112      	lsls	r2, r2, #4
 8003fc6:	4293      	cmp	r3, r2
 8003fc8:	d011      	beq.n	8003fee <UART_SetConfig+0x292>
 8003fca:	2280      	movs	r2, #128	; 0x80
 8003fcc:	0112      	lsls	r2, r2, #4
 8003fce:	4293      	cmp	r3, r2
 8003fd0:	d822      	bhi.n	8004018 <UART_SetConfig+0x2bc>
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d004      	beq.n	8003fe0 <UART_SetConfig+0x284>
 8003fd6:	2280      	movs	r2, #128	; 0x80
 8003fd8:	00d2      	lsls	r2, r2, #3
 8003fda:	4293      	cmp	r3, r2
 8003fdc:	d00e      	beq.n	8003ffc <UART_SetConfig+0x2a0>
 8003fde:	e01b      	b.n	8004018 <UART_SetConfig+0x2bc>
 8003fe0:	231b      	movs	r3, #27
 8003fe2:	2220      	movs	r2, #32
 8003fe4:	189b      	adds	r3, r3, r2
 8003fe6:	19db      	adds	r3, r3, r7
 8003fe8:	2200      	movs	r2, #0
 8003fea:	701a      	strb	r2, [r3, #0]
 8003fec:	e07e      	b.n	80040ec <UART_SetConfig+0x390>
 8003fee:	231b      	movs	r3, #27
 8003ff0:	2220      	movs	r2, #32
 8003ff2:	189b      	adds	r3, r3, r2
 8003ff4:	19db      	adds	r3, r3, r7
 8003ff6:	2202      	movs	r2, #2
 8003ff8:	701a      	strb	r2, [r3, #0]
 8003ffa:	e077      	b.n	80040ec <UART_SetConfig+0x390>
 8003ffc:	231b      	movs	r3, #27
 8003ffe:	2220      	movs	r2, #32
 8004000:	189b      	adds	r3, r3, r2
 8004002:	19db      	adds	r3, r3, r7
 8004004:	2204      	movs	r2, #4
 8004006:	701a      	strb	r2, [r3, #0]
 8004008:	e070      	b.n	80040ec <UART_SetConfig+0x390>
 800400a:	231b      	movs	r3, #27
 800400c:	2220      	movs	r2, #32
 800400e:	189b      	adds	r3, r3, r2
 8004010:	19db      	adds	r3, r3, r7
 8004012:	2208      	movs	r2, #8
 8004014:	701a      	strb	r2, [r3, #0]
 8004016:	e069      	b.n	80040ec <UART_SetConfig+0x390>
 8004018:	231b      	movs	r3, #27
 800401a:	2220      	movs	r2, #32
 800401c:	189b      	adds	r3, r3, r2
 800401e:	19db      	adds	r3, r3, r7
 8004020:	2210      	movs	r2, #16
 8004022:	701a      	strb	r2, [r3, #0]
 8004024:	e062      	b.n	80040ec <UART_SetConfig+0x390>
 8004026:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	4a1d      	ldr	r2, [pc, #116]	; (80040a0 <UART_SetConfig+0x344>)
 800402c:	4293      	cmp	r3, r2
 800402e:	d157      	bne.n	80040e0 <UART_SetConfig+0x384>
 8004030:	4b1e      	ldr	r3, [pc, #120]	; (80040ac <UART_SetConfig+0x350>)
 8004032:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004034:	23c0      	movs	r3, #192	; 0xc0
 8004036:	009b      	lsls	r3, r3, #2
 8004038:	4013      	ands	r3, r2
 800403a:	22c0      	movs	r2, #192	; 0xc0
 800403c:	0092      	lsls	r2, r2, #2
 800403e:	4293      	cmp	r3, r2
 8004040:	d040      	beq.n	80040c4 <UART_SetConfig+0x368>
 8004042:	22c0      	movs	r2, #192	; 0xc0
 8004044:	0092      	lsls	r2, r2, #2
 8004046:	4293      	cmp	r3, r2
 8004048:	d843      	bhi.n	80040d2 <UART_SetConfig+0x376>
 800404a:	2280      	movs	r2, #128	; 0x80
 800404c:	0092      	lsls	r2, r2, #2
 800404e:	4293      	cmp	r3, r2
 8004050:	d011      	beq.n	8004076 <UART_SetConfig+0x31a>
 8004052:	2280      	movs	r2, #128	; 0x80
 8004054:	0092      	lsls	r2, r2, #2
 8004056:	4293      	cmp	r3, r2
 8004058:	d83b      	bhi.n	80040d2 <UART_SetConfig+0x376>
 800405a:	2b00      	cmp	r3, #0
 800405c:	d004      	beq.n	8004068 <UART_SetConfig+0x30c>
 800405e:	2280      	movs	r2, #128	; 0x80
 8004060:	0052      	lsls	r2, r2, #1
 8004062:	4293      	cmp	r3, r2
 8004064:	d00e      	beq.n	8004084 <UART_SetConfig+0x328>
 8004066:	e034      	b.n	80040d2 <UART_SetConfig+0x376>
 8004068:	231b      	movs	r3, #27
 800406a:	2220      	movs	r2, #32
 800406c:	189b      	adds	r3, r3, r2
 800406e:	19db      	adds	r3, r3, r7
 8004070:	2200      	movs	r2, #0
 8004072:	701a      	strb	r2, [r3, #0]
 8004074:	e03a      	b.n	80040ec <UART_SetConfig+0x390>
 8004076:	231b      	movs	r3, #27
 8004078:	2220      	movs	r2, #32
 800407a:	189b      	adds	r3, r3, r2
 800407c:	19db      	adds	r3, r3, r7
 800407e:	2202      	movs	r2, #2
 8004080:	701a      	strb	r2, [r3, #0]
 8004082:	e033      	b.n	80040ec <UART_SetConfig+0x390>
 8004084:	231b      	movs	r3, #27
 8004086:	2220      	movs	r2, #32
 8004088:	189b      	adds	r3, r3, r2
 800408a:	19db      	adds	r3, r3, r7
 800408c:	2204      	movs	r2, #4
 800408e:	701a      	strb	r2, [r3, #0]
 8004090:	e02c      	b.n	80040ec <UART_SetConfig+0x390>
 8004092:	46c0      	nop			; (mov r8, r8)
 8004094:	cfff69f3 	.word	0xcfff69f3
 8004098:	ffffcfff 	.word	0xffffcfff
 800409c:	40008000 	.word	0x40008000
 80040a0:	40008400 	.word	0x40008400
 80040a4:	11fff4ff 	.word	0x11fff4ff
 80040a8:	40013800 	.word	0x40013800
 80040ac:	40021000 	.word	0x40021000
 80040b0:	40004400 	.word	0x40004400
 80040b4:	40004800 	.word	0x40004800
 80040b8:	40004c00 	.word	0x40004c00
 80040bc:	40005000 	.word	0x40005000
 80040c0:	40013c00 	.word	0x40013c00
 80040c4:	231b      	movs	r3, #27
 80040c6:	2220      	movs	r2, #32
 80040c8:	189b      	adds	r3, r3, r2
 80040ca:	19db      	adds	r3, r3, r7
 80040cc:	2208      	movs	r2, #8
 80040ce:	701a      	strb	r2, [r3, #0]
 80040d0:	e00c      	b.n	80040ec <UART_SetConfig+0x390>
 80040d2:	231b      	movs	r3, #27
 80040d4:	2220      	movs	r2, #32
 80040d6:	189b      	adds	r3, r3, r2
 80040d8:	19db      	adds	r3, r3, r7
 80040da:	2210      	movs	r2, #16
 80040dc:	701a      	strb	r2, [r3, #0]
 80040de:	e005      	b.n	80040ec <UART_SetConfig+0x390>
 80040e0:	231b      	movs	r3, #27
 80040e2:	2220      	movs	r2, #32
 80040e4:	189b      	adds	r3, r3, r2
 80040e6:	19db      	adds	r3, r3, r7
 80040e8:	2210      	movs	r2, #16
 80040ea:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80040ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	4ac1      	ldr	r2, [pc, #772]	; (80043f8 <UART_SetConfig+0x69c>)
 80040f2:	4293      	cmp	r3, r2
 80040f4:	d005      	beq.n	8004102 <UART_SetConfig+0x3a6>
 80040f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	4ac0      	ldr	r2, [pc, #768]	; (80043fc <UART_SetConfig+0x6a0>)
 80040fc:	4293      	cmp	r3, r2
 80040fe:	d000      	beq.n	8004102 <UART_SetConfig+0x3a6>
 8004100:	e093      	b.n	800422a <UART_SetConfig+0x4ce>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004102:	231b      	movs	r3, #27
 8004104:	2220      	movs	r2, #32
 8004106:	189b      	adds	r3, r3, r2
 8004108:	19db      	adds	r3, r3, r7
 800410a:	781b      	ldrb	r3, [r3, #0]
 800410c:	2b08      	cmp	r3, #8
 800410e:	d015      	beq.n	800413c <UART_SetConfig+0x3e0>
 8004110:	dc18      	bgt.n	8004144 <UART_SetConfig+0x3e8>
 8004112:	2b04      	cmp	r3, #4
 8004114:	d00d      	beq.n	8004132 <UART_SetConfig+0x3d6>
 8004116:	dc15      	bgt.n	8004144 <UART_SetConfig+0x3e8>
 8004118:	2b00      	cmp	r3, #0
 800411a:	d002      	beq.n	8004122 <UART_SetConfig+0x3c6>
 800411c:	2b02      	cmp	r3, #2
 800411e:	d005      	beq.n	800412c <UART_SetConfig+0x3d0>
 8004120:	e010      	b.n	8004144 <UART_SetConfig+0x3e8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004122:	f7ff f80b 	bl	800313c <HAL_RCC_GetPCLK1Freq>
 8004126:	0003      	movs	r3, r0
 8004128:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800412a:	e014      	b.n	8004156 <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800412c:	4bb4      	ldr	r3, [pc, #720]	; (8004400 <UART_SetConfig+0x6a4>)
 800412e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8004130:	e011      	b.n	8004156 <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004132:	f7fe ff77 	bl	8003024 <HAL_RCC_GetSysClockFreq>
 8004136:	0003      	movs	r3, r0
 8004138:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800413a:	e00c      	b.n	8004156 <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800413c:	2380      	movs	r3, #128	; 0x80
 800413e:	021b      	lsls	r3, r3, #8
 8004140:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8004142:	e008      	b.n	8004156 <UART_SetConfig+0x3fa>
      default:
        pclk = 0U;
 8004144:	2300      	movs	r3, #0
 8004146:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8004148:	231a      	movs	r3, #26
 800414a:	2220      	movs	r2, #32
 800414c:	189b      	adds	r3, r3, r2
 800414e:	19db      	adds	r3, r3, r7
 8004150:	2201      	movs	r2, #1
 8004152:	701a      	strb	r2, [r3, #0]
        break;
 8004154:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004156:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004158:	2b00      	cmp	r3, #0
 800415a:	d100      	bne.n	800415e <UART_SetConfig+0x402>
 800415c:	e135      	b.n	80043ca <UART_SetConfig+0x66e>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800415e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004160:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004162:	4ba8      	ldr	r3, [pc, #672]	; (8004404 <UART_SetConfig+0x6a8>)
 8004164:	0052      	lsls	r2, r2, #1
 8004166:	5ad3      	ldrh	r3, [r2, r3]
 8004168:	0019      	movs	r1, r3
 800416a:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800416c:	f7fb ffcc 	bl	8000108 <__udivsi3>
 8004170:	0003      	movs	r3, r0
 8004172:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004174:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004176:	685a      	ldr	r2, [r3, #4]
 8004178:	0013      	movs	r3, r2
 800417a:	005b      	lsls	r3, r3, #1
 800417c:	189b      	adds	r3, r3, r2
 800417e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004180:	429a      	cmp	r2, r3
 8004182:	d305      	bcc.n	8004190 <UART_SetConfig+0x434>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8004184:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004186:	685b      	ldr	r3, [r3, #4]
 8004188:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800418a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800418c:	429a      	cmp	r2, r3
 800418e:	d906      	bls.n	800419e <UART_SetConfig+0x442>
      {
        ret = HAL_ERROR;
 8004190:	231a      	movs	r3, #26
 8004192:	2220      	movs	r2, #32
 8004194:	189b      	adds	r3, r3, r2
 8004196:	19db      	adds	r3, r3, r7
 8004198:	2201      	movs	r2, #1
 800419a:	701a      	strb	r2, [r3, #0]
 800419c:	e044      	b.n	8004228 <UART_SetConfig+0x4cc>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800419e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80041a0:	61bb      	str	r3, [r7, #24]
 80041a2:	2300      	movs	r3, #0
 80041a4:	61fb      	str	r3, [r7, #28]
 80041a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041a8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80041aa:	4b96      	ldr	r3, [pc, #600]	; (8004404 <UART_SetConfig+0x6a8>)
 80041ac:	0052      	lsls	r2, r2, #1
 80041ae:	5ad3      	ldrh	r3, [r2, r3]
 80041b0:	613b      	str	r3, [r7, #16]
 80041b2:	2300      	movs	r3, #0
 80041b4:	617b      	str	r3, [r7, #20]
 80041b6:	693a      	ldr	r2, [r7, #16]
 80041b8:	697b      	ldr	r3, [r7, #20]
 80041ba:	69b8      	ldr	r0, [r7, #24]
 80041bc:	69f9      	ldr	r1, [r7, #28]
 80041be:	f7fc f919 	bl	80003f4 <__aeabi_uldivmod>
 80041c2:	0002      	movs	r2, r0
 80041c4:	000b      	movs	r3, r1
 80041c6:	0e11      	lsrs	r1, r2, #24
 80041c8:	021d      	lsls	r5, r3, #8
 80041ca:	430d      	orrs	r5, r1
 80041cc:	0214      	lsls	r4, r2, #8
 80041ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041d0:	685b      	ldr	r3, [r3, #4]
 80041d2:	085b      	lsrs	r3, r3, #1
 80041d4:	60bb      	str	r3, [r7, #8]
 80041d6:	2300      	movs	r3, #0
 80041d8:	60fb      	str	r3, [r7, #12]
 80041da:	68b8      	ldr	r0, [r7, #8]
 80041dc:	68f9      	ldr	r1, [r7, #12]
 80041de:	1900      	adds	r0, r0, r4
 80041e0:	4169      	adcs	r1, r5
 80041e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041e4:	685b      	ldr	r3, [r3, #4]
 80041e6:	603b      	str	r3, [r7, #0]
 80041e8:	2300      	movs	r3, #0
 80041ea:	607b      	str	r3, [r7, #4]
 80041ec:	683a      	ldr	r2, [r7, #0]
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	f7fc f900 	bl	80003f4 <__aeabi_uldivmod>
 80041f4:	0002      	movs	r2, r0
 80041f6:	000b      	movs	r3, r1
 80041f8:	0013      	movs	r3, r2
 80041fa:	633b      	str	r3, [r7, #48]	; 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80041fc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80041fe:	23c0      	movs	r3, #192	; 0xc0
 8004200:	009b      	lsls	r3, r3, #2
 8004202:	429a      	cmp	r2, r3
 8004204:	d309      	bcc.n	800421a <UART_SetConfig+0x4be>
 8004206:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004208:	2380      	movs	r3, #128	; 0x80
 800420a:	035b      	lsls	r3, r3, #13
 800420c:	429a      	cmp	r2, r3
 800420e:	d204      	bcs.n	800421a <UART_SetConfig+0x4be>
        {
          huart->Instance->BRR = usartdiv;
 8004210:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004216:	60da      	str	r2, [r3, #12]
 8004218:	e006      	b.n	8004228 <UART_SetConfig+0x4cc>
        }
        else
        {
          ret = HAL_ERROR;
 800421a:	231a      	movs	r3, #26
 800421c:	2220      	movs	r2, #32
 800421e:	189b      	adds	r3, r3, r2
 8004220:	19db      	adds	r3, r3, r7
 8004222:	2201      	movs	r2, #1
 8004224:	701a      	strb	r2, [r3, #0]
    if (pclk != 0U)
 8004226:	e0d0      	b.n	80043ca <UART_SetConfig+0x66e>
 8004228:	e0cf      	b.n	80043ca <UART_SetConfig+0x66e>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800422a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800422c:	69da      	ldr	r2, [r3, #28]
 800422e:	2380      	movs	r3, #128	; 0x80
 8004230:	021b      	lsls	r3, r3, #8
 8004232:	429a      	cmp	r2, r3
 8004234:	d000      	beq.n	8004238 <UART_SetConfig+0x4dc>
 8004236:	e070      	b.n	800431a <UART_SetConfig+0x5be>
  {
    switch (clocksource)
 8004238:	231b      	movs	r3, #27
 800423a:	2220      	movs	r2, #32
 800423c:	189b      	adds	r3, r3, r2
 800423e:	19db      	adds	r3, r3, r7
 8004240:	781b      	ldrb	r3, [r3, #0]
 8004242:	2b08      	cmp	r3, #8
 8004244:	d015      	beq.n	8004272 <UART_SetConfig+0x516>
 8004246:	dc18      	bgt.n	800427a <UART_SetConfig+0x51e>
 8004248:	2b04      	cmp	r3, #4
 800424a:	d00d      	beq.n	8004268 <UART_SetConfig+0x50c>
 800424c:	dc15      	bgt.n	800427a <UART_SetConfig+0x51e>
 800424e:	2b00      	cmp	r3, #0
 8004250:	d002      	beq.n	8004258 <UART_SetConfig+0x4fc>
 8004252:	2b02      	cmp	r3, #2
 8004254:	d005      	beq.n	8004262 <UART_SetConfig+0x506>
 8004256:	e010      	b.n	800427a <UART_SetConfig+0x51e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004258:	f7fe ff70 	bl	800313c <HAL_RCC_GetPCLK1Freq>
 800425c:	0003      	movs	r3, r0
 800425e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8004260:	e014      	b.n	800428c <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004262:	4b67      	ldr	r3, [pc, #412]	; (8004400 <UART_SetConfig+0x6a4>)
 8004264:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8004266:	e011      	b.n	800428c <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004268:	f7fe fedc 	bl	8003024 <HAL_RCC_GetSysClockFreq>
 800426c:	0003      	movs	r3, r0
 800426e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8004270:	e00c      	b.n	800428c <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004272:	2380      	movs	r3, #128	; 0x80
 8004274:	021b      	lsls	r3, r3, #8
 8004276:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8004278:	e008      	b.n	800428c <UART_SetConfig+0x530>
      default:
        pclk = 0U;
 800427a:	2300      	movs	r3, #0
 800427c:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 800427e:	231a      	movs	r3, #26
 8004280:	2220      	movs	r2, #32
 8004282:	189b      	adds	r3, r3, r2
 8004284:	19db      	adds	r3, r3, r7
 8004286:	2201      	movs	r2, #1
 8004288:	701a      	strb	r2, [r3, #0]
        break;
 800428a:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800428c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800428e:	2b00      	cmp	r3, #0
 8004290:	d100      	bne.n	8004294 <UART_SetConfig+0x538>
 8004292:	e09a      	b.n	80043ca <UART_SetConfig+0x66e>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004294:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004296:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004298:	4b5a      	ldr	r3, [pc, #360]	; (8004404 <UART_SetConfig+0x6a8>)
 800429a:	0052      	lsls	r2, r2, #1
 800429c:	5ad3      	ldrh	r3, [r2, r3]
 800429e:	0019      	movs	r1, r3
 80042a0:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80042a2:	f7fb ff31 	bl	8000108 <__udivsi3>
 80042a6:	0003      	movs	r3, r0
 80042a8:	005a      	lsls	r2, r3, #1
 80042aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042ac:	685b      	ldr	r3, [r3, #4]
 80042ae:	085b      	lsrs	r3, r3, #1
 80042b0:	18d2      	adds	r2, r2, r3
 80042b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042b4:	685b      	ldr	r3, [r3, #4]
 80042b6:	0019      	movs	r1, r3
 80042b8:	0010      	movs	r0, r2
 80042ba:	f7fb ff25 	bl	8000108 <__udivsi3>
 80042be:	0003      	movs	r3, r0
 80042c0:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80042c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80042c4:	2b0f      	cmp	r3, #15
 80042c6:	d921      	bls.n	800430c <UART_SetConfig+0x5b0>
 80042c8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80042ca:	2380      	movs	r3, #128	; 0x80
 80042cc:	025b      	lsls	r3, r3, #9
 80042ce:	429a      	cmp	r2, r3
 80042d0:	d21c      	bcs.n	800430c <UART_SetConfig+0x5b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80042d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80042d4:	b29a      	uxth	r2, r3
 80042d6:	200e      	movs	r0, #14
 80042d8:	2420      	movs	r4, #32
 80042da:	1903      	adds	r3, r0, r4
 80042dc:	19db      	adds	r3, r3, r7
 80042de:	210f      	movs	r1, #15
 80042e0:	438a      	bics	r2, r1
 80042e2:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80042e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80042e6:	085b      	lsrs	r3, r3, #1
 80042e8:	b29b      	uxth	r3, r3
 80042ea:	2207      	movs	r2, #7
 80042ec:	4013      	ands	r3, r2
 80042ee:	b299      	uxth	r1, r3
 80042f0:	1903      	adds	r3, r0, r4
 80042f2:	19db      	adds	r3, r3, r7
 80042f4:	1902      	adds	r2, r0, r4
 80042f6:	19d2      	adds	r2, r2, r7
 80042f8:	8812      	ldrh	r2, [r2, #0]
 80042fa:	430a      	orrs	r2, r1
 80042fc:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80042fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	1902      	adds	r2, r0, r4
 8004304:	19d2      	adds	r2, r2, r7
 8004306:	8812      	ldrh	r2, [r2, #0]
 8004308:	60da      	str	r2, [r3, #12]
 800430a:	e05e      	b.n	80043ca <UART_SetConfig+0x66e>
      }
      else
      {
        ret = HAL_ERROR;
 800430c:	231a      	movs	r3, #26
 800430e:	2220      	movs	r2, #32
 8004310:	189b      	adds	r3, r3, r2
 8004312:	19db      	adds	r3, r3, r7
 8004314:	2201      	movs	r2, #1
 8004316:	701a      	strb	r2, [r3, #0]
 8004318:	e057      	b.n	80043ca <UART_SetConfig+0x66e>
      }
    }
  }
  else
  {
    switch (clocksource)
 800431a:	231b      	movs	r3, #27
 800431c:	2220      	movs	r2, #32
 800431e:	189b      	adds	r3, r3, r2
 8004320:	19db      	adds	r3, r3, r7
 8004322:	781b      	ldrb	r3, [r3, #0]
 8004324:	2b08      	cmp	r3, #8
 8004326:	d015      	beq.n	8004354 <UART_SetConfig+0x5f8>
 8004328:	dc18      	bgt.n	800435c <UART_SetConfig+0x600>
 800432a:	2b04      	cmp	r3, #4
 800432c:	d00d      	beq.n	800434a <UART_SetConfig+0x5ee>
 800432e:	dc15      	bgt.n	800435c <UART_SetConfig+0x600>
 8004330:	2b00      	cmp	r3, #0
 8004332:	d002      	beq.n	800433a <UART_SetConfig+0x5de>
 8004334:	2b02      	cmp	r3, #2
 8004336:	d005      	beq.n	8004344 <UART_SetConfig+0x5e8>
 8004338:	e010      	b.n	800435c <UART_SetConfig+0x600>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800433a:	f7fe feff 	bl	800313c <HAL_RCC_GetPCLK1Freq>
 800433e:	0003      	movs	r3, r0
 8004340:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8004342:	e014      	b.n	800436e <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004344:	4b2e      	ldr	r3, [pc, #184]	; (8004400 <UART_SetConfig+0x6a4>)
 8004346:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8004348:	e011      	b.n	800436e <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800434a:	f7fe fe6b 	bl	8003024 <HAL_RCC_GetSysClockFreq>
 800434e:	0003      	movs	r3, r0
 8004350:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8004352:	e00c      	b.n	800436e <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004354:	2380      	movs	r3, #128	; 0x80
 8004356:	021b      	lsls	r3, r3, #8
 8004358:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800435a:	e008      	b.n	800436e <UART_SetConfig+0x612>
      default:
        pclk = 0U;
 800435c:	2300      	movs	r3, #0
 800435e:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8004360:	231a      	movs	r3, #26
 8004362:	2220      	movs	r2, #32
 8004364:	189b      	adds	r3, r3, r2
 8004366:	19db      	adds	r3, r3, r7
 8004368:	2201      	movs	r2, #1
 800436a:	701a      	strb	r2, [r3, #0]
        break;
 800436c:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 800436e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004370:	2b00      	cmp	r3, #0
 8004372:	d02a      	beq.n	80043ca <UART_SetConfig+0x66e>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004374:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004376:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004378:	4b22      	ldr	r3, [pc, #136]	; (8004404 <UART_SetConfig+0x6a8>)
 800437a:	0052      	lsls	r2, r2, #1
 800437c:	5ad3      	ldrh	r3, [r2, r3]
 800437e:	0019      	movs	r1, r3
 8004380:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8004382:	f7fb fec1 	bl	8000108 <__udivsi3>
 8004386:	0003      	movs	r3, r0
 8004388:	001a      	movs	r2, r3
 800438a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800438c:	685b      	ldr	r3, [r3, #4]
 800438e:	085b      	lsrs	r3, r3, #1
 8004390:	18d2      	adds	r2, r2, r3
 8004392:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004394:	685b      	ldr	r3, [r3, #4]
 8004396:	0019      	movs	r1, r3
 8004398:	0010      	movs	r0, r2
 800439a:	f7fb feb5 	bl	8000108 <__udivsi3>
 800439e:	0003      	movs	r3, r0
 80043a0:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80043a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043a4:	2b0f      	cmp	r3, #15
 80043a6:	d90a      	bls.n	80043be <UART_SetConfig+0x662>
 80043a8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80043aa:	2380      	movs	r3, #128	; 0x80
 80043ac:	025b      	lsls	r3, r3, #9
 80043ae:	429a      	cmp	r2, r3
 80043b0:	d205      	bcs.n	80043be <UART_SetConfig+0x662>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80043b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043b4:	b29a      	uxth	r2, r3
 80043b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	60da      	str	r2, [r3, #12]
 80043bc:	e005      	b.n	80043ca <UART_SetConfig+0x66e>
      }
      else
      {
        ret = HAL_ERROR;
 80043be:	231a      	movs	r3, #26
 80043c0:	2220      	movs	r2, #32
 80043c2:	189b      	adds	r3, r3, r2
 80043c4:	19db      	adds	r3, r3, r7
 80043c6:	2201      	movs	r2, #1
 80043c8:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80043ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043cc:	226a      	movs	r2, #106	; 0x6a
 80043ce:	2101      	movs	r1, #1
 80043d0:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 80043d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043d4:	2268      	movs	r2, #104	; 0x68
 80043d6:	2101      	movs	r1, #1
 80043d8:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80043da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043dc:	2200      	movs	r2, #0
 80043de:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 80043e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043e2:	2200      	movs	r2, #0
 80043e4:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 80043e6:	231a      	movs	r3, #26
 80043e8:	2220      	movs	r2, #32
 80043ea:	189b      	adds	r3, r3, r2
 80043ec:	19db      	adds	r3, r3, r7
 80043ee:	781b      	ldrb	r3, [r3, #0]
}
 80043f0:	0018      	movs	r0, r3
 80043f2:	46bd      	mov	sp, r7
 80043f4:	b010      	add	sp, #64	; 0x40
 80043f6:	bdb0      	pop	{r4, r5, r7, pc}
 80043f8:	40008000 	.word	0x40008000
 80043fc:	40008400 	.word	0x40008400
 8004400:	00f42400 	.word	0x00f42400
 8004404:	08007360 	.word	0x08007360

08004408 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004408:	b580      	push	{r7, lr}
 800440a:	b082      	sub	sp, #8
 800440c:	af00      	add	r7, sp, #0
 800440e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004414:	2208      	movs	r2, #8
 8004416:	4013      	ands	r3, r2
 8004418:	d00b      	beq.n	8004432 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	685b      	ldr	r3, [r3, #4]
 8004420:	4a4a      	ldr	r2, [pc, #296]	; (800454c <UART_AdvFeatureConfig+0x144>)
 8004422:	4013      	ands	r3, r2
 8004424:	0019      	movs	r1, r3
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	430a      	orrs	r2, r1
 8004430:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004436:	2201      	movs	r2, #1
 8004438:	4013      	ands	r3, r2
 800443a:	d00b      	beq.n	8004454 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	685b      	ldr	r3, [r3, #4]
 8004442:	4a43      	ldr	r2, [pc, #268]	; (8004550 <UART_AdvFeatureConfig+0x148>)
 8004444:	4013      	ands	r3, r2
 8004446:	0019      	movs	r1, r3
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	430a      	orrs	r2, r1
 8004452:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004458:	2202      	movs	r2, #2
 800445a:	4013      	ands	r3, r2
 800445c:	d00b      	beq.n	8004476 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	685b      	ldr	r3, [r3, #4]
 8004464:	4a3b      	ldr	r2, [pc, #236]	; (8004554 <UART_AdvFeatureConfig+0x14c>)
 8004466:	4013      	ands	r3, r2
 8004468:	0019      	movs	r1, r3
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	430a      	orrs	r2, r1
 8004474:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800447a:	2204      	movs	r2, #4
 800447c:	4013      	ands	r3, r2
 800447e:	d00b      	beq.n	8004498 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	685b      	ldr	r3, [r3, #4]
 8004486:	4a34      	ldr	r2, [pc, #208]	; (8004558 <UART_AdvFeatureConfig+0x150>)
 8004488:	4013      	ands	r3, r2
 800448a:	0019      	movs	r1, r3
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	430a      	orrs	r2, r1
 8004496:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800449c:	2210      	movs	r2, #16
 800449e:	4013      	ands	r3, r2
 80044a0:	d00b      	beq.n	80044ba <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	689b      	ldr	r3, [r3, #8]
 80044a8:	4a2c      	ldr	r2, [pc, #176]	; (800455c <UART_AdvFeatureConfig+0x154>)
 80044aa:	4013      	ands	r3, r2
 80044ac:	0019      	movs	r1, r3
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	430a      	orrs	r2, r1
 80044b8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044be:	2220      	movs	r2, #32
 80044c0:	4013      	ands	r3, r2
 80044c2:	d00b      	beq.n	80044dc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	689b      	ldr	r3, [r3, #8]
 80044ca:	4a25      	ldr	r2, [pc, #148]	; (8004560 <UART_AdvFeatureConfig+0x158>)
 80044cc:	4013      	ands	r3, r2
 80044ce:	0019      	movs	r1, r3
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	430a      	orrs	r2, r1
 80044da:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044e0:	2240      	movs	r2, #64	; 0x40
 80044e2:	4013      	ands	r3, r2
 80044e4:	d01d      	beq.n	8004522 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	685b      	ldr	r3, [r3, #4]
 80044ec:	4a1d      	ldr	r2, [pc, #116]	; (8004564 <UART_AdvFeatureConfig+0x15c>)
 80044ee:	4013      	ands	r3, r2
 80044f0:	0019      	movs	r1, r3
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	430a      	orrs	r2, r1
 80044fc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004502:	2380      	movs	r3, #128	; 0x80
 8004504:	035b      	lsls	r3, r3, #13
 8004506:	429a      	cmp	r2, r3
 8004508:	d10b      	bne.n	8004522 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	685b      	ldr	r3, [r3, #4]
 8004510:	4a15      	ldr	r2, [pc, #84]	; (8004568 <UART_AdvFeatureConfig+0x160>)
 8004512:	4013      	ands	r3, r2
 8004514:	0019      	movs	r1, r3
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	430a      	orrs	r2, r1
 8004520:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004526:	2280      	movs	r2, #128	; 0x80
 8004528:	4013      	ands	r3, r2
 800452a:	d00b      	beq.n	8004544 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	685b      	ldr	r3, [r3, #4]
 8004532:	4a0e      	ldr	r2, [pc, #56]	; (800456c <UART_AdvFeatureConfig+0x164>)
 8004534:	4013      	ands	r3, r2
 8004536:	0019      	movs	r1, r3
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	430a      	orrs	r2, r1
 8004542:	605a      	str	r2, [r3, #4]
  }
}
 8004544:	46c0      	nop			; (mov r8, r8)
 8004546:	46bd      	mov	sp, r7
 8004548:	b002      	add	sp, #8
 800454a:	bd80      	pop	{r7, pc}
 800454c:	ffff7fff 	.word	0xffff7fff
 8004550:	fffdffff 	.word	0xfffdffff
 8004554:	fffeffff 	.word	0xfffeffff
 8004558:	fffbffff 	.word	0xfffbffff
 800455c:	ffffefff 	.word	0xffffefff
 8004560:	ffffdfff 	.word	0xffffdfff
 8004564:	ffefffff 	.word	0xffefffff
 8004568:	ff9fffff 	.word	0xff9fffff
 800456c:	fff7ffff 	.word	0xfff7ffff

08004570 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004570:	b580      	push	{r7, lr}
 8004572:	b092      	sub	sp, #72	; 0x48
 8004574:	af02      	add	r7, sp, #8
 8004576:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	2290      	movs	r2, #144	; 0x90
 800457c:	2100      	movs	r1, #0
 800457e:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004580:	f7fc fd2a 	bl	8000fd8 <HAL_GetTick>
 8004584:	0003      	movs	r3, r0
 8004586:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	2208      	movs	r2, #8
 8004590:	4013      	ands	r3, r2
 8004592:	2b08      	cmp	r3, #8
 8004594:	d12d      	bne.n	80045f2 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004596:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004598:	2280      	movs	r2, #128	; 0x80
 800459a:	0391      	lsls	r1, r2, #14
 800459c:	6878      	ldr	r0, [r7, #4]
 800459e:	4a47      	ldr	r2, [pc, #284]	; (80046bc <UART_CheckIdleState+0x14c>)
 80045a0:	9200      	str	r2, [sp, #0]
 80045a2:	2200      	movs	r2, #0
 80045a4:	f000 f88e 	bl	80046c4 <UART_WaitOnFlagUntilTimeout>
 80045a8:	1e03      	subs	r3, r0, #0
 80045aa:	d022      	beq.n	80045f2 <UART_CheckIdleState+0x82>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80045ac:	f3ef 8310 	mrs	r3, PRIMASK
 80045b0:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80045b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80045b4:	63bb      	str	r3, [r7, #56]	; 0x38
 80045b6:	2301      	movs	r3, #1
 80045b8:	62bb      	str	r3, [r7, #40]	; 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80045ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045bc:	f383 8810 	msr	PRIMASK, r3
}
 80045c0:	46c0      	nop			; (mov r8, r8)
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	681a      	ldr	r2, [r3, #0]
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	2180      	movs	r1, #128	; 0x80
 80045ce:	438a      	bics	r2, r1
 80045d0:	601a      	str	r2, [r3, #0]
 80045d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80045d4:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80045d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80045d8:	f383 8810 	msr	PRIMASK, r3
}
 80045dc:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	2288      	movs	r2, #136	; 0x88
 80045e2:	2120      	movs	r1, #32
 80045e4:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	2284      	movs	r2, #132	; 0x84
 80045ea:	2100      	movs	r1, #0
 80045ec:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80045ee:	2303      	movs	r3, #3
 80045f0:	e060      	b.n	80046b4 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	2204      	movs	r2, #4
 80045fa:	4013      	ands	r3, r2
 80045fc:	2b04      	cmp	r3, #4
 80045fe:	d146      	bne.n	800468e <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004600:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004602:	2280      	movs	r2, #128	; 0x80
 8004604:	03d1      	lsls	r1, r2, #15
 8004606:	6878      	ldr	r0, [r7, #4]
 8004608:	4a2c      	ldr	r2, [pc, #176]	; (80046bc <UART_CheckIdleState+0x14c>)
 800460a:	9200      	str	r2, [sp, #0]
 800460c:	2200      	movs	r2, #0
 800460e:	f000 f859 	bl	80046c4 <UART_WaitOnFlagUntilTimeout>
 8004612:	1e03      	subs	r3, r0, #0
 8004614:	d03b      	beq.n	800468e <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004616:	f3ef 8310 	mrs	r3, PRIMASK
 800461a:	60fb      	str	r3, [r7, #12]
  return(result);
 800461c:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800461e:	637b      	str	r3, [r7, #52]	; 0x34
 8004620:	2301      	movs	r3, #1
 8004622:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004624:	693b      	ldr	r3, [r7, #16]
 8004626:	f383 8810 	msr	PRIMASK, r3
}
 800462a:	46c0      	nop			; (mov r8, r8)
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	681a      	ldr	r2, [r3, #0]
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	4922      	ldr	r1, [pc, #136]	; (80046c0 <UART_CheckIdleState+0x150>)
 8004638:	400a      	ands	r2, r1
 800463a:	601a      	str	r2, [r3, #0]
 800463c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800463e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004640:	697b      	ldr	r3, [r7, #20]
 8004642:	f383 8810 	msr	PRIMASK, r3
}
 8004646:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004648:	f3ef 8310 	mrs	r3, PRIMASK
 800464c:	61bb      	str	r3, [r7, #24]
  return(result);
 800464e:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004650:	633b      	str	r3, [r7, #48]	; 0x30
 8004652:	2301      	movs	r3, #1
 8004654:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004656:	69fb      	ldr	r3, [r7, #28]
 8004658:	f383 8810 	msr	PRIMASK, r3
}
 800465c:	46c0      	nop			; (mov r8, r8)
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	689a      	ldr	r2, [r3, #8]
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	2101      	movs	r1, #1
 800466a:	438a      	bics	r2, r1
 800466c:	609a      	str	r2, [r3, #8]
 800466e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004670:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004672:	6a3b      	ldr	r3, [r7, #32]
 8004674:	f383 8810 	msr	PRIMASK, r3
}
 8004678:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	228c      	movs	r2, #140	; 0x8c
 800467e:	2120      	movs	r1, #32
 8004680:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	2284      	movs	r2, #132	; 0x84
 8004686:	2100      	movs	r1, #0
 8004688:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800468a:	2303      	movs	r3, #3
 800468c:	e012      	b.n	80046b4 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	2288      	movs	r2, #136	; 0x88
 8004692:	2120      	movs	r1, #32
 8004694:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	228c      	movs	r2, #140	; 0x8c
 800469a:	2120      	movs	r1, #32
 800469c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	2200      	movs	r2, #0
 80046a2:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	2200      	movs	r2, #0
 80046a8:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	2284      	movs	r2, #132	; 0x84
 80046ae:	2100      	movs	r1, #0
 80046b0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80046b2:	2300      	movs	r3, #0
}
 80046b4:	0018      	movs	r0, r3
 80046b6:	46bd      	mov	sp, r7
 80046b8:	b010      	add	sp, #64	; 0x40
 80046ba:	bd80      	pop	{r7, pc}
 80046bc:	01ffffff 	.word	0x01ffffff
 80046c0:	fffffedf 	.word	0xfffffedf

080046c4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80046c4:	b580      	push	{r7, lr}
 80046c6:	b084      	sub	sp, #16
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	60f8      	str	r0, [r7, #12]
 80046cc:	60b9      	str	r1, [r7, #8]
 80046ce:	603b      	str	r3, [r7, #0]
 80046d0:	1dfb      	adds	r3, r7, #7
 80046d2:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80046d4:	e051      	b.n	800477a <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80046d6:	69bb      	ldr	r3, [r7, #24]
 80046d8:	3301      	adds	r3, #1
 80046da:	d04e      	beq.n	800477a <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80046dc:	f7fc fc7c 	bl	8000fd8 <HAL_GetTick>
 80046e0:	0002      	movs	r2, r0
 80046e2:	683b      	ldr	r3, [r7, #0]
 80046e4:	1ad3      	subs	r3, r2, r3
 80046e6:	69ba      	ldr	r2, [r7, #24]
 80046e8:	429a      	cmp	r2, r3
 80046ea:	d302      	bcc.n	80046f2 <UART_WaitOnFlagUntilTimeout+0x2e>
 80046ec:	69bb      	ldr	r3, [r7, #24]
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d101      	bne.n	80046f6 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 80046f2:	2303      	movs	r3, #3
 80046f4:	e051      	b.n	800479a <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	2204      	movs	r2, #4
 80046fe:	4013      	ands	r3, r2
 8004700:	d03b      	beq.n	800477a <UART_WaitOnFlagUntilTimeout+0xb6>
 8004702:	68bb      	ldr	r3, [r7, #8]
 8004704:	2b80      	cmp	r3, #128	; 0x80
 8004706:	d038      	beq.n	800477a <UART_WaitOnFlagUntilTimeout+0xb6>
 8004708:	68bb      	ldr	r3, [r7, #8]
 800470a:	2b40      	cmp	r3, #64	; 0x40
 800470c:	d035      	beq.n	800477a <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	69db      	ldr	r3, [r3, #28]
 8004714:	2208      	movs	r2, #8
 8004716:	4013      	ands	r3, r2
 8004718:	2b08      	cmp	r3, #8
 800471a:	d111      	bne.n	8004740 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	2208      	movs	r2, #8
 8004722:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	0018      	movs	r0, r3
 8004728:	f000 f83c 	bl	80047a4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	2290      	movs	r2, #144	; 0x90
 8004730:	2108      	movs	r1, #8
 8004732:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	2284      	movs	r2, #132	; 0x84
 8004738:	2100      	movs	r1, #0
 800473a:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 800473c:	2301      	movs	r3, #1
 800473e:	e02c      	b.n	800479a <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	69da      	ldr	r2, [r3, #28]
 8004746:	2380      	movs	r3, #128	; 0x80
 8004748:	011b      	lsls	r3, r3, #4
 800474a:	401a      	ands	r2, r3
 800474c:	2380      	movs	r3, #128	; 0x80
 800474e:	011b      	lsls	r3, r3, #4
 8004750:	429a      	cmp	r2, r3
 8004752:	d112      	bne.n	800477a <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	2280      	movs	r2, #128	; 0x80
 800475a:	0112      	lsls	r2, r2, #4
 800475c:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	0018      	movs	r0, r3
 8004762:	f000 f81f 	bl	80047a4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	2290      	movs	r2, #144	; 0x90
 800476a:	2120      	movs	r1, #32
 800476c:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	2284      	movs	r2, #132	; 0x84
 8004772:	2100      	movs	r1, #0
 8004774:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8004776:	2303      	movs	r3, #3
 8004778:	e00f      	b.n	800479a <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	69db      	ldr	r3, [r3, #28]
 8004780:	68ba      	ldr	r2, [r7, #8]
 8004782:	4013      	ands	r3, r2
 8004784:	68ba      	ldr	r2, [r7, #8]
 8004786:	1ad3      	subs	r3, r2, r3
 8004788:	425a      	negs	r2, r3
 800478a:	4153      	adcs	r3, r2
 800478c:	b2db      	uxtb	r3, r3
 800478e:	001a      	movs	r2, r3
 8004790:	1dfb      	adds	r3, r7, #7
 8004792:	781b      	ldrb	r3, [r3, #0]
 8004794:	429a      	cmp	r2, r3
 8004796:	d09e      	beq.n	80046d6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004798:	2300      	movs	r3, #0
}
 800479a:	0018      	movs	r0, r3
 800479c:	46bd      	mov	sp, r7
 800479e:	b004      	add	sp, #16
 80047a0:	bd80      	pop	{r7, pc}
	...

080047a4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80047a4:	b580      	push	{r7, lr}
 80047a6:	b08e      	sub	sp, #56	; 0x38
 80047a8:	af00      	add	r7, sp, #0
 80047aa:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80047ac:	f3ef 8310 	mrs	r3, PRIMASK
 80047b0:	617b      	str	r3, [r7, #20]
  return(result);
 80047b2:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80047b4:	637b      	str	r3, [r7, #52]	; 0x34
 80047b6:	2301      	movs	r3, #1
 80047b8:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80047ba:	69bb      	ldr	r3, [r7, #24]
 80047bc:	f383 8810 	msr	PRIMASK, r3
}
 80047c0:	46c0      	nop			; (mov r8, r8)
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	681a      	ldr	r2, [r3, #0]
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	4926      	ldr	r1, [pc, #152]	; (8004868 <UART_EndRxTransfer+0xc4>)
 80047ce:	400a      	ands	r2, r1
 80047d0:	601a      	str	r2, [r3, #0]
 80047d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80047d4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80047d6:	69fb      	ldr	r3, [r7, #28]
 80047d8:	f383 8810 	msr	PRIMASK, r3
}
 80047dc:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80047de:	f3ef 8310 	mrs	r3, PRIMASK
 80047e2:	623b      	str	r3, [r7, #32]
  return(result);
 80047e4:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80047e6:	633b      	str	r3, [r7, #48]	; 0x30
 80047e8:	2301      	movs	r3, #1
 80047ea:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80047ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047ee:	f383 8810 	msr	PRIMASK, r3
}
 80047f2:	46c0      	nop			; (mov r8, r8)
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	689a      	ldr	r2, [r3, #8]
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	491b      	ldr	r1, [pc, #108]	; (800486c <UART_EndRxTransfer+0xc8>)
 8004800:	400a      	ands	r2, r1
 8004802:	609a      	str	r2, [r3, #8]
 8004804:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004806:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004808:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800480a:	f383 8810 	msr	PRIMASK, r3
}
 800480e:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004814:	2b01      	cmp	r3, #1
 8004816:	d118      	bne.n	800484a <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004818:	f3ef 8310 	mrs	r3, PRIMASK
 800481c:	60bb      	str	r3, [r7, #8]
  return(result);
 800481e:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004820:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004822:	2301      	movs	r3, #1
 8004824:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	f383 8810 	msr	PRIMASK, r3
}
 800482c:	46c0      	nop			; (mov r8, r8)
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	681a      	ldr	r2, [r3, #0]
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	2110      	movs	r1, #16
 800483a:	438a      	bics	r2, r1
 800483c:	601a      	str	r2, [r3, #0]
 800483e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004840:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004842:	693b      	ldr	r3, [r7, #16]
 8004844:	f383 8810 	msr	PRIMASK, r3
}
 8004848:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	228c      	movs	r2, #140	; 0x8c
 800484e:	2120      	movs	r1, #32
 8004850:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	2200      	movs	r2, #0
 8004856:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	2200      	movs	r2, #0
 800485c:	675a      	str	r2, [r3, #116]	; 0x74
}
 800485e:	46c0      	nop			; (mov r8, r8)
 8004860:	46bd      	mov	sp, r7
 8004862:	b00e      	add	sp, #56	; 0x38
 8004864:	bd80      	pop	{r7, pc}
 8004866:	46c0      	nop			; (mov r8, r8)
 8004868:	fffffedf 	.word	0xfffffedf
 800486c:	effffffe 	.word	0xeffffffe

08004870 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8004870:	b580      	push	{r7, lr}
 8004872:	b084      	sub	sp, #16
 8004874:	af00      	add	r7, sp, #0
 8004876:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	2284      	movs	r2, #132	; 0x84
 800487c:	5c9b      	ldrb	r3, [r3, r2]
 800487e:	2b01      	cmp	r3, #1
 8004880:	d101      	bne.n	8004886 <HAL_UARTEx_DisableFifoMode+0x16>
 8004882:	2302      	movs	r3, #2
 8004884:	e027      	b.n	80048d6 <HAL_UARTEx_DisableFifoMode+0x66>
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	2284      	movs	r2, #132	; 0x84
 800488a:	2101      	movs	r1, #1
 800488c:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	2288      	movs	r2, #136	; 0x88
 8004892:	2124      	movs	r1, #36	; 0x24
 8004894:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	681a      	ldr	r2, [r3, #0]
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	2101      	movs	r1, #1
 80048aa:	438a      	bics	r2, r1
 80048ac:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	4a0b      	ldr	r2, [pc, #44]	; (80048e0 <HAL_UARTEx_DisableFifoMode+0x70>)
 80048b2:	4013      	ands	r3, r2
 80048b4:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	2200      	movs	r2, #0
 80048ba:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	68fa      	ldr	r2, [r7, #12]
 80048c2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	2288      	movs	r2, #136	; 0x88
 80048c8:	2120      	movs	r1, #32
 80048ca:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	2284      	movs	r2, #132	; 0x84
 80048d0:	2100      	movs	r1, #0
 80048d2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80048d4:	2300      	movs	r3, #0
}
 80048d6:	0018      	movs	r0, r3
 80048d8:	46bd      	mov	sp, r7
 80048da:	b004      	add	sp, #16
 80048dc:	bd80      	pop	{r7, pc}
 80048de:	46c0      	nop			; (mov r8, r8)
 80048e0:	dfffffff 	.word	0xdfffffff

080048e4 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80048e4:	b580      	push	{r7, lr}
 80048e6:	b084      	sub	sp, #16
 80048e8:	af00      	add	r7, sp, #0
 80048ea:	6078      	str	r0, [r7, #4]
 80048ec:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	2284      	movs	r2, #132	; 0x84
 80048f2:	5c9b      	ldrb	r3, [r3, r2]
 80048f4:	2b01      	cmp	r3, #1
 80048f6:	d101      	bne.n	80048fc <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80048f8:	2302      	movs	r3, #2
 80048fa:	e02e      	b.n	800495a <HAL_UARTEx_SetTxFifoThreshold+0x76>
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	2284      	movs	r2, #132	; 0x84
 8004900:	2101      	movs	r1, #1
 8004902:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	2288      	movs	r2, #136	; 0x88
 8004908:	2124      	movs	r1, #36	; 0x24
 800490a:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	681a      	ldr	r2, [r3, #0]
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	2101      	movs	r1, #1
 8004920:	438a      	bics	r2, r1
 8004922:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	689b      	ldr	r3, [r3, #8]
 800492a:	00db      	lsls	r3, r3, #3
 800492c:	08d9      	lsrs	r1, r3, #3
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	683a      	ldr	r2, [r7, #0]
 8004934:	430a      	orrs	r2, r1
 8004936:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	0018      	movs	r0, r3
 800493c:	f000 f854 	bl	80049e8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	68fa      	ldr	r2, [r7, #12]
 8004946:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	2288      	movs	r2, #136	; 0x88
 800494c:	2120      	movs	r1, #32
 800494e:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	2284      	movs	r2, #132	; 0x84
 8004954:	2100      	movs	r1, #0
 8004956:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004958:	2300      	movs	r3, #0
}
 800495a:	0018      	movs	r0, r3
 800495c:	46bd      	mov	sp, r7
 800495e:	b004      	add	sp, #16
 8004960:	bd80      	pop	{r7, pc}
	...

08004964 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004964:	b580      	push	{r7, lr}
 8004966:	b084      	sub	sp, #16
 8004968:	af00      	add	r7, sp, #0
 800496a:	6078      	str	r0, [r7, #4]
 800496c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	2284      	movs	r2, #132	; 0x84
 8004972:	5c9b      	ldrb	r3, [r3, r2]
 8004974:	2b01      	cmp	r3, #1
 8004976:	d101      	bne.n	800497c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8004978:	2302      	movs	r3, #2
 800497a:	e02f      	b.n	80049dc <HAL_UARTEx_SetRxFifoThreshold+0x78>
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	2284      	movs	r2, #132	; 0x84
 8004980:	2101      	movs	r1, #1
 8004982:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	2288      	movs	r2, #136	; 0x88
 8004988:	2124      	movs	r1, #36	; 0x24
 800498a:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	681a      	ldr	r2, [r3, #0]
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	2101      	movs	r1, #1
 80049a0:	438a      	bics	r2, r1
 80049a2:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	689b      	ldr	r3, [r3, #8]
 80049aa:	4a0e      	ldr	r2, [pc, #56]	; (80049e4 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 80049ac:	4013      	ands	r3, r2
 80049ae:	0019      	movs	r1, r3
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	683a      	ldr	r2, [r7, #0]
 80049b6:	430a      	orrs	r2, r1
 80049b8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	0018      	movs	r0, r3
 80049be:	f000 f813 	bl	80049e8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	68fa      	ldr	r2, [r7, #12]
 80049c8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	2288      	movs	r2, #136	; 0x88
 80049ce:	2120      	movs	r1, #32
 80049d0:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	2284      	movs	r2, #132	; 0x84
 80049d6:	2100      	movs	r1, #0
 80049d8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80049da:	2300      	movs	r3, #0
}
 80049dc:	0018      	movs	r0, r3
 80049de:	46bd      	mov	sp, r7
 80049e0:	b004      	add	sp, #16
 80049e2:	bd80      	pop	{r7, pc}
 80049e4:	f1ffffff 	.word	0xf1ffffff

080049e8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80049e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80049ea:	b085      	sub	sp, #20
 80049ec:	af00      	add	r7, sp, #0
 80049ee:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d108      	bne.n	8004a0a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	226a      	movs	r2, #106	; 0x6a
 80049fc:	2101      	movs	r1, #1
 80049fe:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	2268      	movs	r2, #104	; 0x68
 8004a04:	2101      	movs	r1, #1
 8004a06:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8004a08:	e043      	b.n	8004a92 <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8004a0a:	260f      	movs	r6, #15
 8004a0c:	19bb      	adds	r3, r7, r6
 8004a0e:	2208      	movs	r2, #8
 8004a10:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8004a12:	200e      	movs	r0, #14
 8004a14:	183b      	adds	r3, r7, r0
 8004a16:	2208      	movs	r2, #8
 8004a18:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	689b      	ldr	r3, [r3, #8]
 8004a20:	0e5b      	lsrs	r3, r3, #25
 8004a22:	b2da      	uxtb	r2, r3
 8004a24:	240d      	movs	r4, #13
 8004a26:	193b      	adds	r3, r7, r4
 8004a28:	2107      	movs	r1, #7
 8004a2a:	400a      	ands	r2, r1
 8004a2c:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	689b      	ldr	r3, [r3, #8]
 8004a34:	0f5b      	lsrs	r3, r3, #29
 8004a36:	b2da      	uxtb	r2, r3
 8004a38:	250c      	movs	r5, #12
 8004a3a:	197b      	adds	r3, r7, r5
 8004a3c:	2107      	movs	r1, #7
 8004a3e:	400a      	ands	r2, r1
 8004a40:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004a42:	183b      	adds	r3, r7, r0
 8004a44:	781b      	ldrb	r3, [r3, #0]
 8004a46:	197a      	adds	r2, r7, r5
 8004a48:	7812      	ldrb	r2, [r2, #0]
 8004a4a:	4914      	ldr	r1, [pc, #80]	; (8004a9c <UARTEx_SetNbDataToProcess+0xb4>)
 8004a4c:	5c8a      	ldrb	r2, [r1, r2]
 8004a4e:	435a      	muls	r2, r3
 8004a50:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 8004a52:	197b      	adds	r3, r7, r5
 8004a54:	781b      	ldrb	r3, [r3, #0]
 8004a56:	4a12      	ldr	r2, [pc, #72]	; (8004aa0 <UARTEx_SetNbDataToProcess+0xb8>)
 8004a58:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004a5a:	0019      	movs	r1, r3
 8004a5c:	f7fb fbde 	bl	800021c <__divsi3>
 8004a60:	0003      	movs	r3, r0
 8004a62:	b299      	uxth	r1, r3
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	226a      	movs	r2, #106	; 0x6a
 8004a68:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004a6a:	19bb      	adds	r3, r7, r6
 8004a6c:	781b      	ldrb	r3, [r3, #0]
 8004a6e:	193a      	adds	r2, r7, r4
 8004a70:	7812      	ldrb	r2, [r2, #0]
 8004a72:	490a      	ldr	r1, [pc, #40]	; (8004a9c <UARTEx_SetNbDataToProcess+0xb4>)
 8004a74:	5c8a      	ldrb	r2, [r1, r2]
 8004a76:	435a      	muls	r2, r3
 8004a78:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8004a7a:	193b      	adds	r3, r7, r4
 8004a7c:	781b      	ldrb	r3, [r3, #0]
 8004a7e:	4a08      	ldr	r2, [pc, #32]	; (8004aa0 <UARTEx_SetNbDataToProcess+0xb8>)
 8004a80:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004a82:	0019      	movs	r1, r3
 8004a84:	f7fb fbca 	bl	800021c <__divsi3>
 8004a88:	0003      	movs	r3, r0
 8004a8a:	b299      	uxth	r1, r3
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	2268      	movs	r2, #104	; 0x68
 8004a90:	5299      	strh	r1, [r3, r2]
}
 8004a92:	46c0      	nop			; (mov r8, r8)
 8004a94:	46bd      	mov	sp, r7
 8004a96:	b005      	add	sp, #20
 8004a98:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004a9a:	46c0      	nop			; (mov r8, r8)
 8004a9c:	08007378 	.word	0x08007378
 8004aa0:	08007380 	.word	0x08007380

08004aa4 <__NVIC_SetPriority>:
{
 8004aa4:	b590      	push	{r4, r7, lr}
 8004aa6:	b083      	sub	sp, #12
 8004aa8:	af00      	add	r7, sp, #0
 8004aaa:	0002      	movs	r2, r0
 8004aac:	6039      	str	r1, [r7, #0]
 8004aae:	1dfb      	adds	r3, r7, #7
 8004ab0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8004ab2:	1dfb      	adds	r3, r7, #7
 8004ab4:	781b      	ldrb	r3, [r3, #0]
 8004ab6:	2b7f      	cmp	r3, #127	; 0x7f
 8004ab8:	d828      	bhi.n	8004b0c <__NVIC_SetPriority+0x68>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004aba:	4a2f      	ldr	r2, [pc, #188]	; (8004b78 <__NVIC_SetPriority+0xd4>)
 8004abc:	1dfb      	adds	r3, r7, #7
 8004abe:	781b      	ldrb	r3, [r3, #0]
 8004ac0:	b25b      	sxtb	r3, r3
 8004ac2:	089b      	lsrs	r3, r3, #2
 8004ac4:	33c0      	adds	r3, #192	; 0xc0
 8004ac6:	009b      	lsls	r3, r3, #2
 8004ac8:	589b      	ldr	r3, [r3, r2]
 8004aca:	1dfa      	adds	r2, r7, #7
 8004acc:	7812      	ldrb	r2, [r2, #0]
 8004ace:	0011      	movs	r1, r2
 8004ad0:	2203      	movs	r2, #3
 8004ad2:	400a      	ands	r2, r1
 8004ad4:	00d2      	lsls	r2, r2, #3
 8004ad6:	21ff      	movs	r1, #255	; 0xff
 8004ad8:	4091      	lsls	r1, r2
 8004ada:	000a      	movs	r2, r1
 8004adc:	43d2      	mvns	r2, r2
 8004ade:	401a      	ands	r2, r3
 8004ae0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8004ae2:	683b      	ldr	r3, [r7, #0]
 8004ae4:	019b      	lsls	r3, r3, #6
 8004ae6:	22ff      	movs	r2, #255	; 0xff
 8004ae8:	401a      	ands	r2, r3
 8004aea:	1dfb      	adds	r3, r7, #7
 8004aec:	781b      	ldrb	r3, [r3, #0]
 8004aee:	0018      	movs	r0, r3
 8004af0:	2303      	movs	r3, #3
 8004af2:	4003      	ands	r3, r0
 8004af4:	00db      	lsls	r3, r3, #3
 8004af6:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004af8:	481f      	ldr	r0, [pc, #124]	; (8004b78 <__NVIC_SetPriority+0xd4>)
 8004afa:	1dfb      	adds	r3, r7, #7
 8004afc:	781b      	ldrb	r3, [r3, #0]
 8004afe:	b25b      	sxtb	r3, r3
 8004b00:	089b      	lsrs	r3, r3, #2
 8004b02:	430a      	orrs	r2, r1
 8004b04:	33c0      	adds	r3, #192	; 0xc0
 8004b06:	009b      	lsls	r3, r3, #2
 8004b08:	501a      	str	r2, [r3, r0]
}
 8004b0a:	e031      	b.n	8004b70 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004b0c:	4a1b      	ldr	r2, [pc, #108]	; (8004b7c <__NVIC_SetPriority+0xd8>)
 8004b0e:	1dfb      	adds	r3, r7, #7
 8004b10:	781b      	ldrb	r3, [r3, #0]
 8004b12:	0019      	movs	r1, r3
 8004b14:	230f      	movs	r3, #15
 8004b16:	400b      	ands	r3, r1
 8004b18:	3b08      	subs	r3, #8
 8004b1a:	089b      	lsrs	r3, r3, #2
 8004b1c:	3306      	adds	r3, #6
 8004b1e:	009b      	lsls	r3, r3, #2
 8004b20:	18d3      	adds	r3, r2, r3
 8004b22:	3304      	adds	r3, #4
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	1dfa      	adds	r2, r7, #7
 8004b28:	7812      	ldrb	r2, [r2, #0]
 8004b2a:	0011      	movs	r1, r2
 8004b2c:	2203      	movs	r2, #3
 8004b2e:	400a      	ands	r2, r1
 8004b30:	00d2      	lsls	r2, r2, #3
 8004b32:	21ff      	movs	r1, #255	; 0xff
 8004b34:	4091      	lsls	r1, r2
 8004b36:	000a      	movs	r2, r1
 8004b38:	43d2      	mvns	r2, r2
 8004b3a:	401a      	ands	r2, r3
 8004b3c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8004b3e:	683b      	ldr	r3, [r7, #0]
 8004b40:	019b      	lsls	r3, r3, #6
 8004b42:	22ff      	movs	r2, #255	; 0xff
 8004b44:	401a      	ands	r2, r3
 8004b46:	1dfb      	adds	r3, r7, #7
 8004b48:	781b      	ldrb	r3, [r3, #0]
 8004b4a:	0018      	movs	r0, r3
 8004b4c:	2303      	movs	r3, #3
 8004b4e:	4003      	ands	r3, r0
 8004b50:	00db      	lsls	r3, r3, #3
 8004b52:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004b54:	4809      	ldr	r0, [pc, #36]	; (8004b7c <__NVIC_SetPriority+0xd8>)
 8004b56:	1dfb      	adds	r3, r7, #7
 8004b58:	781b      	ldrb	r3, [r3, #0]
 8004b5a:	001c      	movs	r4, r3
 8004b5c:	230f      	movs	r3, #15
 8004b5e:	4023      	ands	r3, r4
 8004b60:	3b08      	subs	r3, #8
 8004b62:	089b      	lsrs	r3, r3, #2
 8004b64:	430a      	orrs	r2, r1
 8004b66:	3306      	adds	r3, #6
 8004b68:	009b      	lsls	r3, r3, #2
 8004b6a:	18c3      	adds	r3, r0, r3
 8004b6c:	3304      	adds	r3, #4
 8004b6e:	601a      	str	r2, [r3, #0]
}
 8004b70:	46c0      	nop			; (mov r8, r8)
 8004b72:	46bd      	mov	sp, r7
 8004b74:	b003      	add	sp, #12
 8004b76:	bd90      	pop	{r4, r7, pc}
 8004b78:	e000e100 	.word	0xe000e100
 8004b7c:	e000ed00 	.word	0xe000ed00

08004b80 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8004b80:	b580      	push	{r7, lr}
 8004b82:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8004b84:	4b05      	ldr	r3, [pc, #20]	; (8004b9c <SysTick_Handler+0x1c>)
 8004b86:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8004b88:	f001 fbbe 	bl	8006308 <xTaskGetSchedulerState>
 8004b8c:	0003      	movs	r3, r0
 8004b8e:	2b01      	cmp	r3, #1
 8004b90:	d001      	beq.n	8004b96 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8004b92:	f002 f891 	bl	8006cb8 <xPortSysTickHandler>
  }
}
 8004b96:	46c0      	nop			; (mov r8, r8)
 8004b98:	46bd      	mov	sp, r7
 8004b9a:	bd80      	pop	{r7, pc}
 8004b9c:	e000e010 	.word	0xe000e010

08004ba0 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8004ba0:	b580      	push	{r7, lr}
 8004ba2:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8004ba4:	2305      	movs	r3, #5
 8004ba6:	425b      	negs	r3, r3
 8004ba8:	2100      	movs	r1, #0
 8004baa:	0018      	movs	r0, r3
 8004bac:	f7ff ff7a 	bl	8004aa4 <__NVIC_SetPriority>
#endif
}
 8004bb0:	46c0      	nop			; (mov r8, r8)
 8004bb2:	46bd      	mov	sp, r7
 8004bb4:	bd80      	pop	{r7, pc}
	...

08004bb8 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8004bb8:	b580      	push	{r7, lr}
 8004bba:	b082      	sub	sp, #8
 8004bbc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004bbe:	f3ef 8305 	mrs	r3, IPSR
 8004bc2:	603b      	str	r3, [r7, #0]
  return(result);
 8004bc4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d003      	beq.n	8004bd2 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8004bca:	2306      	movs	r3, #6
 8004bcc:	425b      	negs	r3, r3
 8004bce:	607b      	str	r3, [r7, #4]
 8004bd0:	e00c      	b.n	8004bec <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8004bd2:	4b09      	ldr	r3, [pc, #36]	; (8004bf8 <osKernelInitialize+0x40>)
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d105      	bne.n	8004be6 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8004bda:	4b07      	ldr	r3, [pc, #28]	; (8004bf8 <osKernelInitialize+0x40>)
 8004bdc:	2201      	movs	r2, #1
 8004bde:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8004be0:	2300      	movs	r3, #0
 8004be2:	607b      	str	r3, [r7, #4]
 8004be4:	e002      	b.n	8004bec <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8004be6:	2301      	movs	r3, #1
 8004be8:	425b      	negs	r3, r3
 8004bea:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004bec:	687b      	ldr	r3, [r7, #4]
}
 8004bee:	0018      	movs	r0, r3
 8004bf0:	46bd      	mov	sp, r7
 8004bf2:	b002      	add	sp, #8
 8004bf4:	bd80      	pop	{r7, pc}
 8004bf6:	46c0      	nop			; (mov r8, r8)
 8004bf8:	20000248 	.word	0x20000248

08004bfc <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8004bfc:	b580      	push	{r7, lr}
 8004bfe:	b082      	sub	sp, #8
 8004c00:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004c02:	f3ef 8305 	mrs	r3, IPSR
 8004c06:	603b      	str	r3, [r7, #0]
  return(result);
 8004c08:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d003      	beq.n	8004c16 <osKernelStart+0x1a>
    stat = osErrorISR;
 8004c0e:	2306      	movs	r3, #6
 8004c10:	425b      	negs	r3, r3
 8004c12:	607b      	str	r3, [r7, #4]
 8004c14:	e010      	b.n	8004c38 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8004c16:	4b0b      	ldr	r3, [pc, #44]	; (8004c44 <osKernelStart+0x48>)
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	2b01      	cmp	r3, #1
 8004c1c:	d109      	bne.n	8004c32 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8004c1e:	f7ff ffbf 	bl	8004ba0 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8004c22:	4b08      	ldr	r3, [pc, #32]	; (8004c44 <osKernelStart+0x48>)
 8004c24:	2202      	movs	r2, #2
 8004c26:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8004c28:	f000 ff84 	bl	8005b34 <vTaskStartScheduler>
      stat = osOK;
 8004c2c:	2300      	movs	r3, #0
 8004c2e:	607b      	str	r3, [r7, #4]
 8004c30:	e002      	b.n	8004c38 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8004c32:	2301      	movs	r3, #1
 8004c34:	425b      	negs	r3, r3
 8004c36:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004c38:	687b      	ldr	r3, [r7, #4]
}
 8004c3a:	0018      	movs	r0, r3
 8004c3c:	46bd      	mov	sp, r7
 8004c3e:	b002      	add	sp, #8
 8004c40:	bd80      	pop	{r7, pc}
 8004c42:	46c0      	nop			; (mov r8, r8)
 8004c44:	20000248 	.word	0x20000248

08004c48 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8004c48:	b5b0      	push	{r4, r5, r7, lr}
 8004c4a:	b08e      	sub	sp, #56	; 0x38
 8004c4c:	af04      	add	r7, sp, #16
 8004c4e:	60f8      	str	r0, [r7, #12]
 8004c50:	60b9      	str	r1, [r7, #8]
 8004c52:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8004c54:	2300      	movs	r3, #0
 8004c56:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004c58:	f3ef 8305 	mrs	r3, IPSR
 8004c5c:	617b      	str	r3, [r7, #20]
  return(result);
 8004c5e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d000      	beq.n	8004c66 <osThreadNew+0x1e>
 8004c64:	e081      	b.n	8004d6a <osThreadNew+0x122>
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d100      	bne.n	8004c6e <osThreadNew+0x26>
 8004c6c:	e07d      	b.n	8004d6a <osThreadNew+0x122>
    stack = configMINIMAL_STACK_SIZE;
 8004c6e:	2380      	movs	r3, #128	; 0x80
 8004c70:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8004c72:	2318      	movs	r3, #24
 8004c74:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8004c76:	2300      	movs	r3, #0
 8004c78:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8004c7a:	2301      	movs	r3, #1
 8004c7c:	425b      	negs	r3, r3
 8004c7e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d044      	beq.n	8004d10 <osThreadNew+0xc8>
      if (attr->name != NULL) {
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d002      	beq.n	8004c94 <osThreadNew+0x4c>
        name = attr->name;
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	699b      	ldr	r3, [r3, #24]
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d002      	beq.n	8004ca2 <osThreadNew+0x5a>
        prio = (UBaseType_t)attr->priority;
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	699b      	ldr	r3, [r3, #24]
 8004ca0:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8004ca2:	69fb      	ldr	r3, [r7, #28]
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d007      	beq.n	8004cb8 <osThreadNew+0x70>
 8004ca8:	69fb      	ldr	r3, [r7, #28]
 8004caa:	2b38      	cmp	r3, #56	; 0x38
 8004cac:	d804      	bhi.n	8004cb8 <osThreadNew+0x70>
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	685b      	ldr	r3, [r3, #4]
 8004cb2:	2201      	movs	r2, #1
 8004cb4:	4013      	ands	r3, r2
 8004cb6:	d001      	beq.n	8004cbc <osThreadNew+0x74>
        return (NULL);
 8004cb8:	2300      	movs	r3, #0
 8004cba:	e057      	b.n	8004d6c <osThreadNew+0x124>
      }

      if (attr->stack_size > 0U) {
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	695b      	ldr	r3, [r3, #20]
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d003      	beq.n	8004ccc <osThreadNew+0x84>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	695b      	ldr	r3, [r3, #20]
 8004cc8:	089b      	lsrs	r3, r3, #2
 8004cca:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	689b      	ldr	r3, [r3, #8]
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d00e      	beq.n	8004cf2 <osThreadNew+0xaa>
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	68db      	ldr	r3, [r3, #12]
 8004cd8:	2ba7      	cmp	r3, #167	; 0xa7
 8004cda:	d90a      	bls.n	8004cf2 <osThreadNew+0xaa>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d006      	beq.n	8004cf2 <osThreadNew+0xaa>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	695b      	ldr	r3, [r3, #20]
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d002      	beq.n	8004cf2 <osThreadNew+0xaa>
        mem = 1;
 8004cec:	2301      	movs	r3, #1
 8004cee:	61bb      	str	r3, [r7, #24]
 8004cf0:	e010      	b.n	8004d14 <osThreadNew+0xcc>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	689b      	ldr	r3, [r3, #8]
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d10c      	bne.n	8004d14 <osThreadNew+0xcc>
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	68db      	ldr	r3, [r3, #12]
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d108      	bne.n	8004d14 <osThreadNew+0xcc>
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	691b      	ldr	r3, [r3, #16]
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d104      	bne.n	8004d14 <osThreadNew+0xcc>
          mem = 0;
 8004d0a:	2300      	movs	r3, #0
 8004d0c:	61bb      	str	r3, [r7, #24]
 8004d0e:	e001      	b.n	8004d14 <osThreadNew+0xcc>
        }
      }
    }
    else {
      mem = 0;
 8004d10:	2300      	movs	r3, #0
 8004d12:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8004d14:	69bb      	ldr	r3, [r7, #24]
 8004d16:	2b01      	cmp	r3, #1
 8004d18:	d112      	bne.n	8004d40 <osThreadNew+0xf8>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	691a      	ldr	r2, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	689b      	ldr	r3, [r3, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004d22:	68bd      	ldr	r5, [r7, #8]
 8004d24:	6a3c      	ldr	r4, [r7, #32]
 8004d26:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004d28:	68f8      	ldr	r0, [r7, #12]
 8004d2a:	9302      	str	r3, [sp, #8]
 8004d2c:	9201      	str	r2, [sp, #4]
 8004d2e:	69fb      	ldr	r3, [r7, #28]
 8004d30:	9300      	str	r3, [sp, #0]
 8004d32:	002b      	movs	r3, r5
 8004d34:	0022      	movs	r2, r4
 8004d36:	f000 fd3e 	bl	80057b6 <xTaskCreateStatic>
 8004d3a:	0003      	movs	r3, r0
 8004d3c:	613b      	str	r3, [r7, #16]
 8004d3e:	e014      	b.n	8004d6a <osThreadNew+0x122>
      #endif
    }
    else {
      if (mem == 0) {
 8004d40:	69bb      	ldr	r3, [r7, #24]
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d111      	bne.n	8004d6a <osThreadNew+0x122>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8004d46:	6a3b      	ldr	r3, [r7, #32]
 8004d48:	b29a      	uxth	r2, r3
 8004d4a:	68bc      	ldr	r4, [r7, #8]
 8004d4c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004d4e:	68f8      	ldr	r0, [r7, #12]
 8004d50:	2310      	movs	r3, #16
 8004d52:	18fb      	adds	r3, r7, r3
 8004d54:	9301      	str	r3, [sp, #4]
 8004d56:	69fb      	ldr	r3, [r7, #28]
 8004d58:	9300      	str	r3, [sp, #0]
 8004d5a:	0023      	movs	r3, r4
 8004d5c:	f000 fd6f 	bl	800583e <xTaskCreate>
 8004d60:	0003      	movs	r3, r0
 8004d62:	2b01      	cmp	r3, #1
 8004d64:	d001      	beq.n	8004d6a <osThreadNew+0x122>
            hTask = NULL;
 8004d66:	2300      	movs	r3, #0
 8004d68:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8004d6a:	693b      	ldr	r3, [r7, #16]
}
 8004d6c:	0018      	movs	r0, r3
 8004d6e:	46bd      	mov	sp, r7
 8004d70:	b00a      	add	sp, #40	; 0x28
 8004d72:	bdb0      	pop	{r4, r5, r7, pc}

08004d74 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8004d74:	b580      	push	{r7, lr}
 8004d76:	b084      	sub	sp, #16
 8004d78:	af00      	add	r7, sp, #0
 8004d7a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004d7c:	f3ef 8305 	mrs	r3, IPSR
 8004d80:	60bb      	str	r3, [r7, #8]
  return(result);
 8004d82:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d003      	beq.n	8004d90 <osDelay+0x1c>
    stat = osErrorISR;
 8004d88:	2306      	movs	r3, #6
 8004d8a:	425b      	negs	r3, r3
 8004d8c:	60fb      	str	r3, [r7, #12]
 8004d8e:	e008      	b.n	8004da2 <osDelay+0x2e>
  }
  else {
    stat = osOK;
 8004d90:	2300      	movs	r3, #0
 8004d92:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d003      	beq.n	8004da2 <osDelay+0x2e>
      vTaskDelay(ticks);
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	0018      	movs	r0, r3
 8004d9e:	f000 fea3 	bl	8005ae8 <vTaskDelay>
    }
  }

  return (stat);
 8004da2:	68fb      	ldr	r3, [r7, #12]
}
 8004da4:	0018      	movs	r0, r3
 8004da6:	46bd      	mov	sp, r7
 8004da8:	b004      	add	sp, #16
 8004daa:	bd80      	pop	{r7, pc}

08004dac <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8004dac:	b580      	push	{r7, lr}
 8004dae:	b084      	sub	sp, #16
 8004db0:	af00      	add	r7, sp, #0
 8004db2:	60f8      	str	r0, [r7, #12]
 8004db4:	60b9      	str	r1, [r7, #8]
 8004db6:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	4a06      	ldr	r2, [pc, #24]	; (8004dd4 <vApplicationGetIdleTaskMemory+0x28>)
 8004dbc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8004dbe:	68bb      	ldr	r3, [r7, #8]
 8004dc0:	4a05      	ldr	r2, [pc, #20]	; (8004dd8 <vApplicationGetIdleTaskMemory+0x2c>)
 8004dc2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	2280      	movs	r2, #128	; 0x80
 8004dc8:	601a      	str	r2, [r3, #0]
}
 8004dca:	46c0      	nop			; (mov r8, r8)
 8004dcc:	46bd      	mov	sp, r7
 8004dce:	b004      	add	sp, #16
 8004dd0:	bd80      	pop	{r7, pc}
 8004dd2:	46c0      	nop			; (mov r8, r8)
 8004dd4:	2000024c 	.word	0x2000024c
 8004dd8:	200002f4 	.word	0x200002f4

08004ddc <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8004ddc:	b580      	push	{r7, lr}
 8004dde:	b084      	sub	sp, #16
 8004de0:	af00      	add	r7, sp, #0
 8004de2:	60f8      	str	r0, [r7, #12]
 8004de4:	60b9      	str	r1, [r7, #8]
 8004de6:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	4a06      	ldr	r2, [pc, #24]	; (8004e04 <vApplicationGetTimerTaskMemory+0x28>)
 8004dec:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8004dee:	68bb      	ldr	r3, [r7, #8]
 8004df0:	4a05      	ldr	r2, [pc, #20]	; (8004e08 <vApplicationGetTimerTaskMemory+0x2c>)
 8004df2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	2280      	movs	r2, #128	; 0x80
 8004df8:	0052      	lsls	r2, r2, #1
 8004dfa:	601a      	str	r2, [r3, #0]
}
 8004dfc:	46c0      	nop			; (mov r8, r8)
 8004dfe:	46bd      	mov	sp, r7
 8004e00:	b004      	add	sp, #16
 8004e02:	bd80      	pop	{r7, pc}
 8004e04:	200004f4 	.word	0x200004f4
 8004e08:	2000059c 	.word	0x2000059c

08004e0c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004e0c:	b580      	push	{r7, lr}
 8004e0e:	b082      	sub	sp, #8
 8004e10:	af00      	add	r7, sp, #0
 8004e12:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	3308      	adds	r3, #8
 8004e18:	001a      	movs	r2, r3
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	2201      	movs	r2, #1
 8004e22:	4252      	negs	r2, r2
 8004e24:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	3308      	adds	r3, #8
 8004e2a:	001a      	movs	r2, r3
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	3308      	adds	r3, #8
 8004e34:	001a      	movs	r2, r3
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	2200      	movs	r2, #0
 8004e3e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004e40:	46c0      	nop			; (mov r8, r8)
 8004e42:	46bd      	mov	sp, r7
 8004e44:	b002      	add	sp, #8
 8004e46:	bd80      	pop	{r7, pc}

08004e48 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004e48:	b580      	push	{r7, lr}
 8004e4a:	b082      	sub	sp, #8
 8004e4c:	af00      	add	r7, sp, #0
 8004e4e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	2200      	movs	r2, #0
 8004e54:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004e56:	46c0      	nop			; (mov r8, r8)
 8004e58:	46bd      	mov	sp, r7
 8004e5a:	b002      	add	sp, #8
 8004e5c:	bd80      	pop	{r7, pc}

08004e5e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004e5e:	b580      	push	{r7, lr}
 8004e60:	b084      	sub	sp, #16
 8004e62:	af00      	add	r7, sp, #0
 8004e64:	6078      	str	r0, [r7, #4]
 8004e66:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	685b      	ldr	r3, [r3, #4]
 8004e6c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004e6e:	683b      	ldr	r3, [r7, #0]
 8004e70:	68fa      	ldr	r2, [r7, #12]
 8004e72:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	689a      	ldr	r2, [r3, #8]
 8004e78:	683b      	ldr	r3, [r7, #0]
 8004e7a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	689b      	ldr	r3, [r3, #8]
 8004e80:	683a      	ldr	r2, [r7, #0]
 8004e82:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	683a      	ldr	r2, [r7, #0]
 8004e88:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004e8a:	683b      	ldr	r3, [r7, #0]
 8004e8c:	687a      	ldr	r2, [r7, #4]
 8004e8e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	1c5a      	adds	r2, r3, #1
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	601a      	str	r2, [r3, #0]
}
 8004e9a:	46c0      	nop			; (mov r8, r8)
 8004e9c:	46bd      	mov	sp, r7
 8004e9e:	b004      	add	sp, #16
 8004ea0:	bd80      	pop	{r7, pc}

08004ea2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004ea2:	b580      	push	{r7, lr}
 8004ea4:	b084      	sub	sp, #16
 8004ea6:	af00      	add	r7, sp, #0
 8004ea8:	6078      	str	r0, [r7, #4]
 8004eaa:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004eac:	683b      	ldr	r3, [r7, #0]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004eb2:	68bb      	ldr	r3, [r7, #8]
 8004eb4:	3301      	adds	r3, #1
 8004eb6:	d103      	bne.n	8004ec0 <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	691b      	ldr	r3, [r3, #16]
 8004ebc:	60fb      	str	r3, [r7, #12]
 8004ebe:	e00c      	b.n	8004eda <vListInsert+0x38>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	3308      	adds	r3, #8
 8004ec4:	60fb      	str	r3, [r7, #12]
 8004ec6:	e002      	b.n	8004ece <vListInsert+0x2c>
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	685b      	ldr	r3, [r3, #4]
 8004ecc:	60fb      	str	r3, [r7, #12]
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	685b      	ldr	r3, [r3, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	68ba      	ldr	r2, [r7, #8]
 8004ed6:	429a      	cmp	r2, r3
 8004ed8:	d2f6      	bcs.n	8004ec8 <vListInsert+0x26>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	685a      	ldr	r2, [r3, #4]
 8004ede:	683b      	ldr	r3, [r7, #0]
 8004ee0:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004ee2:	683b      	ldr	r3, [r7, #0]
 8004ee4:	685b      	ldr	r3, [r3, #4]
 8004ee6:	683a      	ldr	r2, [r7, #0]
 8004ee8:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004eea:	683b      	ldr	r3, [r7, #0]
 8004eec:	68fa      	ldr	r2, [r7, #12]
 8004eee:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	683a      	ldr	r2, [r7, #0]
 8004ef4:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004ef6:	683b      	ldr	r3, [r7, #0]
 8004ef8:	687a      	ldr	r2, [r7, #4]
 8004efa:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	1c5a      	adds	r2, r3, #1
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	601a      	str	r2, [r3, #0]
}
 8004f06:	46c0      	nop			; (mov r8, r8)
 8004f08:	46bd      	mov	sp, r7
 8004f0a:	b004      	add	sp, #16
 8004f0c:	bd80      	pop	{r7, pc}

08004f0e <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004f0e:	b580      	push	{r7, lr}
 8004f10:	b084      	sub	sp, #16
 8004f12:	af00      	add	r7, sp, #0
 8004f14:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	691b      	ldr	r3, [r3, #16]
 8004f1a:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	685b      	ldr	r3, [r3, #4]
 8004f20:	687a      	ldr	r2, [r7, #4]
 8004f22:	6892      	ldr	r2, [r2, #8]
 8004f24:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	689b      	ldr	r3, [r3, #8]
 8004f2a:	687a      	ldr	r2, [r7, #4]
 8004f2c:	6852      	ldr	r2, [r2, #4]
 8004f2e:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	685b      	ldr	r3, [r3, #4]
 8004f34:	687a      	ldr	r2, [r7, #4]
 8004f36:	429a      	cmp	r2, r3
 8004f38:	d103      	bne.n	8004f42 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	689a      	ldr	r2, [r3, #8]
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	2200      	movs	r2, #0
 8004f46:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	1e5a      	subs	r2, r3, #1
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	681b      	ldr	r3, [r3, #0]
}
 8004f56:	0018      	movs	r0, r3
 8004f58:	46bd      	mov	sp, r7
 8004f5a:	b004      	add	sp, #16
 8004f5c:	bd80      	pop	{r7, pc}

08004f5e <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004f5e:	b580      	push	{r7, lr}
 8004f60:	b084      	sub	sp, #16
 8004f62:	af00      	add	r7, sp, #0
 8004f64:	6078      	str	r0, [r7, #4]
 8004f66:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d101      	bne.n	8004f76 <xQueueGenericReset+0x18>
 8004f72:	b672      	cpsid	i
 8004f74:	e7fe      	b.n	8004f74 <xQueueGenericReset+0x16>

	taskENTER_CRITICAL();
 8004f76:	f001 fe43 	bl	8006c00 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	681a      	ldr	r2, [r3, #0]
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f86:	434b      	muls	r3, r1
 8004f88:	18d2      	adds	r2, r2, r3
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	2200      	movs	r2, #0
 8004f92:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	681a      	ldr	r2, [r3, #0]
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	681a      	ldr	r2, [r3, #0]
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004fa4:	1e59      	subs	r1, r3, #1
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004faa:	434b      	muls	r3, r1
 8004fac:	18d2      	adds	r2, r2, r3
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	2244      	movs	r2, #68	; 0x44
 8004fb6:	21ff      	movs	r1, #255	; 0xff
 8004fb8:	5499      	strb	r1, [r3, r2]
		pxQueue->cTxLock = queueUNLOCKED;
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	2245      	movs	r2, #69	; 0x45
 8004fbe:	21ff      	movs	r1, #255	; 0xff
 8004fc0:	5499      	strb	r1, [r3, r2]

		if( xNewQueue == pdFALSE )
 8004fc2:	683b      	ldr	r3, [r7, #0]
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d10d      	bne.n	8004fe4 <xQueueGenericReset+0x86>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	691b      	ldr	r3, [r3, #16]
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d013      	beq.n	8004ff8 <xQueueGenericReset+0x9a>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	3310      	adds	r3, #16
 8004fd4:	0018      	movs	r0, r3
 8004fd6:	f000 ffff 	bl	8005fd8 <xTaskRemoveFromEventList>
 8004fda:	1e03      	subs	r3, r0, #0
 8004fdc:	d00c      	beq.n	8004ff8 <xQueueGenericReset+0x9a>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004fde:	f001 fdff 	bl	8006be0 <vPortYield>
 8004fe2:	e009      	b.n	8004ff8 <xQueueGenericReset+0x9a>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	3310      	adds	r3, #16
 8004fe8:	0018      	movs	r0, r3
 8004fea:	f7ff ff0f 	bl	8004e0c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	3324      	adds	r3, #36	; 0x24
 8004ff2:	0018      	movs	r0, r3
 8004ff4:	f7ff ff0a 	bl	8004e0c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004ff8:	f001 fe14 	bl	8006c24 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004ffc:	2301      	movs	r3, #1
}
 8004ffe:	0018      	movs	r0, r3
 8005000:	46bd      	mov	sp, r7
 8005002:	b004      	add	sp, #16
 8005004:	bd80      	pop	{r7, pc}

08005006 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8005006:	b590      	push	{r4, r7, lr}
 8005008:	b089      	sub	sp, #36	; 0x24
 800500a:	af02      	add	r7, sp, #8
 800500c:	60f8      	str	r0, [r7, #12]
 800500e:	60b9      	str	r1, [r7, #8]
 8005010:	607a      	str	r2, [r7, #4]
 8005012:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	2b00      	cmp	r3, #0
 8005018:	d101      	bne.n	800501e <xQueueGenericCreateStatic+0x18>
 800501a:	b672      	cpsid	i
 800501c:	e7fe      	b.n	800501c <xQueueGenericCreateStatic+0x16>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800501e:	683b      	ldr	r3, [r7, #0]
 8005020:	2b00      	cmp	r3, #0
 8005022:	d101      	bne.n	8005028 <xQueueGenericCreateStatic+0x22>
 8005024:	b672      	cpsid	i
 8005026:	e7fe      	b.n	8005026 <xQueueGenericCreateStatic+0x20>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	2b00      	cmp	r3, #0
 800502c:	d002      	beq.n	8005034 <xQueueGenericCreateStatic+0x2e>
 800502e:	68bb      	ldr	r3, [r7, #8]
 8005030:	2b00      	cmp	r3, #0
 8005032:	d001      	beq.n	8005038 <xQueueGenericCreateStatic+0x32>
 8005034:	2301      	movs	r3, #1
 8005036:	e000      	b.n	800503a <xQueueGenericCreateStatic+0x34>
 8005038:	2300      	movs	r3, #0
 800503a:	2b00      	cmp	r3, #0
 800503c:	d101      	bne.n	8005042 <xQueueGenericCreateStatic+0x3c>
 800503e:	b672      	cpsid	i
 8005040:	e7fe      	b.n	8005040 <xQueueGenericCreateStatic+0x3a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	2b00      	cmp	r3, #0
 8005046:	d102      	bne.n	800504e <xQueueGenericCreateStatic+0x48>
 8005048:	68bb      	ldr	r3, [r7, #8]
 800504a:	2b00      	cmp	r3, #0
 800504c:	d101      	bne.n	8005052 <xQueueGenericCreateStatic+0x4c>
 800504e:	2301      	movs	r3, #1
 8005050:	e000      	b.n	8005054 <xQueueGenericCreateStatic+0x4e>
 8005052:	2300      	movs	r3, #0
 8005054:	2b00      	cmp	r3, #0
 8005056:	d101      	bne.n	800505c <xQueueGenericCreateStatic+0x56>
 8005058:	b672      	cpsid	i
 800505a:	e7fe      	b.n	800505a <xQueueGenericCreateStatic+0x54>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800505c:	2350      	movs	r3, #80	; 0x50
 800505e:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Queue_t ) );
 8005060:	693b      	ldr	r3, [r7, #16]
 8005062:	2b50      	cmp	r3, #80	; 0x50
 8005064:	d001      	beq.n	800506a <xQueueGenericCreateStatic+0x64>
 8005066:	b672      	cpsid	i
 8005068:	e7fe      	b.n	8005068 <xQueueGenericCreateStatic+0x62>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800506a:	693b      	ldr	r3, [r7, #16]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800506c:	683b      	ldr	r3, [r7, #0]
 800506e:	617b      	str	r3, [r7, #20]

		if( pxNewQueue != NULL )
 8005070:	697b      	ldr	r3, [r7, #20]
 8005072:	2b00      	cmp	r3, #0
 8005074:	d00e      	beq.n	8005094 <xQueueGenericCreateStatic+0x8e>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8005076:	697b      	ldr	r3, [r7, #20]
 8005078:	2246      	movs	r2, #70	; 0x46
 800507a:	2101      	movs	r1, #1
 800507c:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800507e:	2328      	movs	r3, #40	; 0x28
 8005080:	18fb      	adds	r3, r7, r3
 8005082:	781c      	ldrb	r4, [r3, #0]
 8005084:	687a      	ldr	r2, [r7, #4]
 8005086:	68b9      	ldr	r1, [r7, #8]
 8005088:	68f8      	ldr	r0, [r7, #12]
 800508a:	697b      	ldr	r3, [r7, #20]
 800508c:	9300      	str	r3, [sp, #0]
 800508e:	0023      	movs	r3, r4
 8005090:	f000 f805 	bl	800509e <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005094:	697b      	ldr	r3, [r7, #20]
	}
 8005096:	0018      	movs	r0, r3
 8005098:	46bd      	mov	sp, r7
 800509a:	b007      	add	sp, #28
 800509c:	bd90      	pop	{r4, r7, pc}

0800509e <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800509e:	b580      	push	{r7, lr}
 80050a0:	b084      	sub	sp, #16
 80050a2:	af00      	add	r7, sp, #0
 80050a4:	60f8      	str	r0, [r7, #12]
 80050a6:	60b9      	str	r1, [r7, #8]
 80050a8:	607a      	str	r2, [r7, #4]
 80050aa:	001a      	movs	r2, r3
 80050ac:	1cfb      	adds	r3, r7, #3
 80050ae:	701a      	strb	r2, [r3, #0]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80050b0:	68bb      	ldr	r3, [r7, #8]
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d103      	bne.n	80050be <prvInitialiseNewQueue+0x20>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80050b6:	69bb      	ldr	r3, [r7, #24]
 80050b8:	69ba      	ldr	r2, [r7, #24]
 80050ba:	601a      	str	r2, [r3, #0]
 80050bc:	e002      	b.n	80050c4 <prvInitialiseNewQueue+0x26>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80050be:	69bb      	ldr	r3, [r7, #24]
 80050c0:	687a      	ldr	r2, [r7, #4]
 80050c2:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80050c4:	69bb      	ldr	r3, [r7, #24]
 80050c6:	68fa      	ldr	r2, [r7, #12]
 80050c8:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80050ca:	69bb      	ldr	r3, [r7, #24]
 80050cc:	68ba      	ldr	r2, [r7, #8]
 80050ce:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80050d0:	69bb      	ldr	r3, [r7, #24]
 80050d2:	2101      	movs	r1, #1
 80050d4:	0018      	movs	r0, r3
 80050d6:	f7ff ff42 	bl	8004f5e <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80050da:	69bb      	ldr	r3, [r7, #24]
 80050dc:	1cfa      	adds	r2, r7, #3
 80050de:	214c      	movs	r1, #76	; 0x4c
 80050e0:	7812      	ldrb	r2, [r2, #0]
 80050e2:	545a      	strb	r2, [r3, r1]
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80050e4:	46c0      	nop			; (mov r8, r8)
 80050e6:	46bd      	mov	sp, r7
 80050e8:	b004      	add	sp, #16
 80050ea:	bd80      	pop	{r7, pc}

080050ec <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80050ec:	b580      	push	{r7, lr}
 80050ee:	b08a      	sub	sp, #40	; 0x28
 80050f0:	af00      	add	r7, sp, #0
 80050f2:	60f8      	str	r0, [r7, #12]
 80050f4:	60b9      	str	r1, [r7, #8]
 80050f6:	607a      	str	r2, [r7, #4]
 80050f8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80050fa:	2300      	movs	r3, #0
 80050fc:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 8005102:	6a3b      	ldr	r3, [r7, #32]
 8005104:	2b00      	cmp	r3, #0
 8005106:	d101      	bne.n	800510c <xQueueGenericSend+0x20>
 8005108:	b672      	cpsid	i
 800510a:	e7fe      	b.n	800510a <xQueueGenericSend+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800510c:	68bb      	ldr	r3, [r7, #8]
 800510e:	2b00      	cmp	r3, #0
 8005110:	d103      	bne.n	800511a <xQueueGenericSend+0x2e>
 8005112:	6a3b      	ldr	r3, [r7, #32]
 8005114:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005116:	2b00      	cmp	r3, #0
 8005118:	d101      	bne.n	800511e <xQueueGenericSend+0x32>
 800511a:	2301      	movs	r3, #1
 800511c:	e000      	b.n	8005120 <xQueueGenericSend+0x34>
 800511e:	2300      	movs	r3, #0
 8005120:	2b00      	cmp	r3, #0
 8005122:	d101      	bne.n	8005128 <xQueueGenericSend+0x3c>
 8005124:	b672      	cpsid	i
 8005126:	e7fe      	b.n	8005126 <xQueueGenericSend+0x3a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005128:	683b      	ldr	r3, [r7, #0]
 800512a:	2b02      	cmp	r3, #2
 800512c:	d103      	bne.n	8005136 <xQueueGenericSend+0x4a>
 800512e:	6a3b      	ldr	r3, [r7, #32]
 8005130:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005132:	2b01      	cmp	r3, #1
 8005134:	d101      	bne.n	800513a <xQueueGenericSend+0x4e>
 8005136:	2301      	movs	r3, #1
 8005138:	e000      	b.n	800513c <xQueueGenericSend+0x50>
 800513a:	2300      	movs	r3, #0
 800513c:	2b00      	cmp	r3, #0
 800513e:	d101      	bne.n	8005144 <xQueueGenericSend+0x58>
 8005140:	b672      	cpsid	i
 8005142:	e7fe      	b.n	8005142 <xQueueGenericSend+0x56>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005144:	f001 f8e0 	bl	8006308 <xTaskGetSchedulerState>
 8005148:	1e03      	subs	r3, r0, #0
 800514a:	d102      	bne.n	8005152 <xQueueGenericSend+0x66>
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	2b00      	cmp	r3, #0
 8005150:	d101      	bne.n	8005156 <xQueueGenericSend+0x6a>
 8005152:	2301      	movs	r3, #1
 8005154:	e000      	b.n	8005158 <xQueueGenericSend+0x6c>
 8005156:	2300      	movs	r3, #0
 8005158:	2b00      	cmp	r3, #0
 800515a:	d101      	bne.n	8005160 <xQueueGenericSend+0x74>
 800515c:	b672      	cpsid	i
 800515e:	e7fe      	b.n	800515e <xQueueGenericSend+0x72>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005160:	f001 fd4e 	bl	8006c00 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005164:	6a3b      	ldr	r3, [r7, #32]
 8005166:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005168:	6a3b      	ldr	r3, [r7, #32]
 800516a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800516c:	429a      	cmp	r2, r3
 800516e:	d302      	bcc.n	8005176 <xQueueGenericSend+0x8a>
 8005170:	683b      	ldr	r3, [r7, #0]
 8005172:	2b02      	cmp	r3, #2
 8005174:	d11e      	bne.n	80051b4 <xQueueGenericSend+0xc8>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005176:	683a      	ldr	r2, [r7, #0]
 8005178:	68b9      	ldr	r1, [r7, #8]
 800517a:	6a3b      	ldr	r3, [r7, #32]
 800517c:	0018      	movs	r0, r3
 800517e:	f000 f9a2 	bl	80054c6 <prvCopyDataToQueue>
 8005182:	0003      	movs	r3, r0
 8005184:	61fb      	str	r3, [r7, #28]

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005186:	6a3b      	ldr	r3, [r7, #32]
 8005188:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800518a:	2b00      	cmp	r3, #0
 800518c:	d009      	beq.n	80051a2 <xQueueGenericSend+0xb6>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800518e:	6a3b      	ldr	r3, [r7, #32]
 8005190:	3324      	adds	r3, #36	; 0x24
 8005192:	0018      	movs	r0, r3
 8005194:	f000 ff20 	bl	8005fd8 <xTaskRemoveFromEventList>
 8005198:	1e03      	subs	r3, r0, #0
 800519a:	d007      	beq.n	80051ac <xQueueGenericSend+0xc0>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800519c:	f001 fd20 	bl	8006be0 <vPortYield>
 80051a0:	e004      	b.n	80051ac <xQueueGenericSend+0xc0>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80051a2:	69fb      	ldr	r3, [r7, #28]
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d001      	beq.n	80051ac <xQueueGenericSend+0xc0>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80051a8:	f001 fd1a 	bl	8006be0 <vPortYield>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80051ac:	f001 fd3a 	bl	8006c24 <vPortExitCritical>
				return pdPASS;
 80051b0:	2301      	movs	r3, #1
 80051b2:	e05b      	b.n	800526c <xQueueGenericSend+0x180>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d103      	bne.n	80051c2 <xQueueGenericSend+0xd6>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80051ba:	f001 fd33 	bl	8006c24 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80051be:	2300      	movs	r3, #0
 80051c0:	e054      	b.n	800526c <xQueueGenericSend+0x180>
				}
				else if( xEntryTimeSet == pdFALSE )
 80051c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d106      	bne.n	80051d6 <xQueueGenericSend+0xea>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80051c8:	2314      	movs	r3, #20
 80051ca:	18fb      	adds	r3, r7, r3
 80051cc:	0018      	movs	r0, r3
 80051ce:	f000 ff5f 	bl	8006090 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80051d2:	2301      	movs	r3, #1
 80051d4:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80051d6:	f001 fd25 	bl	8006c24 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80051da:	f000 fd09 	bl	8005bf0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80051de:	f001 fd0f 	bl	8006c00 <vPortEnterCritical>
 80051e2:	6a3b      	ldr	r3, [r7, #32]
 80051e4:	2244      	movs	r2, #68	; 0x44
 80051e6:	5c9b      	ldrb	r3, [r3, r2]
 80051e8:	b25b      	sxtb	r3, r3
 80051ea:	3301      	adds	r3, #1
 80051ec:	d103      	bne.n	80051f6 <xQueueGenericSend+0x10a>
 80051ee:	6a3b      	ldr	r3, [r7, #32]
 80051f0:	2244      	movs	r2, #68	; 0x44
 80051f2:	2100      	movs	r1, #0
 80051f4:	5499      	strb	r1, [r3, r2]
 80051f6:	6a3b      	ldr	r3, [r7, #32]
 80051f8:	2245      	movs	r2, #69	; 0x45
 80051fa:	5c9b      	ldrb	r3, [r3, r2]
 80051fc:	b25b      	sxtb	r3, r3
 80051fe:	3301      	adds	r3, #1
 8005200:	d103      	bne.n	800520a <xQueueGenericSend+0x11e>
 8005202:	6a3b      	ldr	r3, [r7, #32]
 8005204:	2245      	movs	r2, #69	; 0x45
 8005206:	2100      	movs	r1, #0
 8005208:	5499      	strb	r1, [r3, r2]
 800520a:	f001 fd0b 	bl	8006c24 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800520e:	1d3a      	adds	r2, r7, #4
 8005210:	2314      	movs	r3, #20
 8005212:	18fb      	adds	r3, r7, r3
 8005214:	0011      	movs	r1, r2
 8005216:	0018      	movs	r0, r3
 8005218:	f000 ff4e 	bl	80060b8 <xTaskCheckForTimeOut>
 800521c:	1e03      	subs	r3, r0, #0
 800521e:	d11e      	bne.n	800525e <xQueueGenericSend+0x172>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8005220:	6a3b      	ldr	r3, [r7, #32]
 8005222:	0018      	movs	r0, r3
 8005224:	f000 fa54 	bl	80056d0 <prvIsQueueFull>
 8005228:	1e03      	subs	r3, r0, #0
 800522a:	d011      	beq.n	8005250 <xQueueGenericSend+0x164>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800522c:	6a3b      	ldr	r3, [r7, #32]
 800522e:	3310      	adds	r3, #16
 8005230:	687a      	ldr	r2, [r7, #4]
 8005232:	0011      	movs	r1, r2
 8005234:	0018      	movs	r0, r3
 8005236:	f000 fe8b 	bl	8005f50 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800523a:	6a3b      	ldr	r3, [r7, #32]
 800523c:	0018      	movs	r0, r3
 800523e:	f000 f9d3 	bl	80055e8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8005242:	f000 fce1 	bl	8005c08 <xTaskResumeAll>
 8005246:	1e03      	subs	r3, r0, #0
 8005248:	d18a      	bne.n	8005160 <xQueueGenericSend+0x74>
				{
					portYIELD_WITHIN_API();
 800524a:	f001 fcc9 	bl	8006be0 <vPortYield>
 800524e:	e787      	b.n	8005160 <xQueueGenericSend+0x74>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8005250:	6a3b      	ldr	r3, [r7, #32]
 8005252:	0018      	movs	r0, r3
 8005254:	f000 f9c8 	bl	80055e8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005258:	f000 fcd6 	bl	8005c08 <xTaskResumeAll>
 800525c:	e780      	b.n	8005160 <xQueueGenericSend+0x74>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800525e:	6a3b      	ldr	r3, [r7, #32]
 8005260:	0018      	movs	r0, r3
 8005262:	f000 f9c1 	bl	80055e8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005266:	f000 fccf 	bl	8005c08 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800526a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800526c:	0018      	movs	r0, r3
 800526e:	46bd      	mov	sp, r7
 8005270:	b00a      	add	sp, #40	; 0x28
 8005272:	bd80      	pop	{r7, pc}

08005274 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8005274:	b590      	push	{r4, r7, lr}
 8005276:	b08b      	sub	sp, #44	; 0x2c
 8005278:	af00      	add	r7, sp, #0
 800527a:	60f8      	str	r0, [r7, #12]
 800527c:	60b9      	str	r1, [r7, #8]
 800527e:	607a      	str	r2, [r7, #4]
 8005280:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 8005286:	6a3b      	ldr	r3, [r7, #32]
 8005288:	2b00      	cmp	r3, #0
 800528a:	d101      	bne.n	8005290 <xQueueGenericSendFromISR+0x1c>
 800528c:	b672      	cpsid	i
 800528e:	e7fe      	b.n	800528e <xQueueGenericSendFromISR+0x1a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005290:	68bb      	ldr	r3, [r7, #8]
 8005292:	2b00      	cmp	r3, #0
 8005294:	d103      	bne.n	800529e <xQueueGenericSendFromISR+0x2a>
 8005296:	6a3b      	ldr	r3, [r7, #32]
 8005298:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800529a:	2b00      	cmp	r3, #0
 800529c:	d101      	bne.n	80052a2 <xQueueGenericSendFromISR+0x2e>
 800529e:	2301      	movs	r3, #1
 80052a0:	e000      	b.n	80052a4 <xQueueGenericSendFromISR+0x30>
 80052a2:	2300      	movs	r3, #0
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d101      	bne.n	80052ac <xQueueGenericSendFromISR+0x38>
 80052a8:	b672      	cpsid	i
 80052aa:	e7fe      	b.n	80052aa <xQueueGenericSendFromISR+0x36>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80052ac:	683b      	ldr	r3, [r7, #0]
 80052ae:	2b02      	cmp	r3, #2
 80052b0:	d103      	bne.n	80052ba <xQueueGenericSendFromISR+0x46>
 80052b2:	6a3b      	ldr	r3, [r7, #32]
 80052b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80052b6:	2b01      	cmp	r3, #1
 80052b8:	d101      	bne.n	80052be <xQueueGenericSendFromISR+0x4a>
 80052ba:	2301      	movs	r3, #1
 80052bc:	e000      	b.n	80052c0 <xQueueGenericSendFromISR+0x4c>
 80052be:	2300      	movs	r3, #0
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d101      	bne.n	80052c8 <xQueueGenericSendFromISR+0x54>
 80052c4:	b672      	cpsid	i
 80052c6:	e7fe      	b.n	80052c6 <xQueueGenericSendFromISR+0x52>
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80052c8:	f001 fcc4 	bl	8006c54 <ulSetInterruptMaskFromISR>
 80052cc:	0003      	movs	r3, r0
 80052ce:	61fb      	str	r3, [r7, #28]
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80052d0:	6a3b      	ldr	r3, [r7, #32]
 80052d2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80052d4:	6a3b      	ldr	r3, [r7, #32]
 80052d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80052d8:	429a      	cmp	r2, r3
 80052da:	d302      	bcc.n	80052e2 <xQueueGenericSendFromISR+0x6e>
 80052dc:	683b      	ldr	r3, [r7, #0]
 80052de:	2b02      	cmp	r3, #2
 80052e0:	d131      	bne.n	8005346 <xQueueGenericSendFromISR+0xd2>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80052e2:	241b      	movs	r4, #27
 80052e4:	193b      	adds	r3, r7, r4
 80052e6:	6a3a      	ldr	r2, [r7, #32]
 80052e8:	2145      	movs	r1, #69	; 0x45
 80052ea:	5c52      	ldrb	r2, [r2, r1]
 80052ec:	701a      	strb	r2, [r3, #0]
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80052ee:	6a3b      	ldr	r3, [r7, #32]
 80052f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052f2:	617b      	str	r3, [r7, #20]
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80052f4:	683a      	ldr	r2, [r7, #0]
 80052f6:	68b9      	ldr	r1, [r7, #8]
 80052f8:	6a3b      	ldr	r3, [r7, #32]
 80052fa:	0018      	movs	r0, r3
 80052fc:	f000 f8e3 	bl	80054c6 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005300:	193b      	adds	r3, r7, r4
 8005302:	781b      	ldrb	r3, [r3, #0]
 8005304:	b25b      	sxtb	r3, r3
 8005306:	3301      	adds	r3, #1
 8005308:	d111      	bne.n	800532e <xQueueGenericSendFromISR+0xba>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800530a:	6a3b      	ldr	r3, [r7, #32]
 800530c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800530e:	2b00      	cmp	r3, #0
 8005310:	d016      	beq.n	8005340 <xQueueGenericSendFromISR+0xcc>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005312:	6a3b      	ldr	r3, [r7, #32]
 8005314:	3324      	adds	r3, #36	; 0x24
 8005316:	0018      	movs	r0, r3
 8005318:	f000 fe5e 	bl	8005fd8 <xTaskRemoveFromEventList>
 800531c:	1e03      	subs	r3, r0, #0
 800531e:	d00f      	beq.n	8005340 <xQueueGenericSendFromISR+0xcc>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	2b00      	cmp	r3, #0
 8005324:	d00c      	beq.n	8005340 <xQueueGenericSendFromISR+0xcc>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	2201      	movs	r2, #1
 800532a:	601a      	str	r2, [r3, #0]
 800532c:	e008      	b.n	8005340 <xQueueGenericSendFromISR+0xcc>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800532e:	231b      	movs	r3, #27
 8005330:	18fb      	adds	r3, r7, r3
 8005332:	781b      	ldrb	r3, [r3, #0]
 8005334:	3301      	adds	r3, #1
 8005336:	b2db      	uxtb	r3, r3
 8005338:	b259      	sxtb	r1, r3
 800533a:	6a3b      	ldr	r3, [r7, #32]
 800533c:	2245      	movs	r2, #69	; 0x45
 800533e:	5499      	strb	r1, [r3, r2]
			}

			xReturn = pdPASS;
 8005340:	2301      	movs	r3, #1
 8005342:	627b      	str	r3, [r7, #36]	; 0x24
		{
 8005344:	e001      	b.n	800534a <xQueueGenericSendFromISR+0xd6>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8005346:	2300      	movs	r3, #0
 8005348:	627b      	str	r3, [r7, #36]	; 0x24
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 800534a:	69fb      	ldr	r3, [r7, #28]
 800534c:	0018      	movs	r0, r3
 800534e:	f001 fc87 	bl	8006c60 <vClearInterruptMaskFromISR>

	return xReturn;
 8005352:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8005354:	0018      	movs	r0, r3
 8005356:	46bd      	mov	sp, r7
 8005358:	b00b      	add	sp, #44	; 0x2c
 800535a:	bd90      	pop	{r4, r7, pc}

0800535c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800535c:	b580      	push	{r7, lr}
 800535e:	b08a      	sub	sp, #40	; 0x28
 8005360:	af00      	add	r7, sp, #0
 8005362:	60f8      	str	r0, [r7, #12]
 8005364:	60b9      	str	r1, [r7, #8]
 8005366:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8005368:	2300      	movs	r3, #0
 800536a:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	623b      	str	r3, [r7, #32]

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005370:	6a3b      	ldr	r3, [r7, #32]
 8005372:	2b00      	cmp	r3, #0
 8005374:	d101      	bne.n	800537a <xQueueReceive+0x1e>
 8005376:	b672      	cpsid	i
 8005378:	e7fe      	b.n	8005378 <xQueueReceive+0x1c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800537a:	68bb      	ldr	r3, [r7, #8]
 800537c:	2b00      	cmp	r3, #0
 800537e:	d103      	bne.n	8005388 <xQueueReceive+0x2c>
 8005380:	6a3b      	ldr	r3, [r7, #32]
 8005382:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005384:	2b00      	cmp	r3, #0
 8005386:	d101      	bne.n	800538c <xQueueReceive+0x30>
 8005388:	2301      	movs	r3, #1
 800538a:	e000      	b.n	800538e <xQueueReceive+0x32>
 800538c:	2300      	movs	r3, #0
 800538e:	2b00      	cmp	r3, #0
 8005390:	d101      	bne.n	8005396 <xQueueReceive+0x3a>
 8005392:	b672      	cpsid	i
 8005394:	e7fe      	b.n	8005394 <xQueueReceive+0x38>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005396:	f000 ffb7 	bl	8006308 <xTaskGetSchedulerState>
 800539a:	1e03      	subs	r3, r0, #0
 800539c:	d102      	bne.n	80053a4 <xQueueReceive+0x48>
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d101      	bne.n	80053a8 <xQueueReceive+0x4c>
 80053a4:	2301      	movs	r3, #1
 80053a6:	e000      	b.n	80053aa <xQueueReceive+0x4e>
 80053a8:	2300      	movs	r3, #0
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d101      	bne.n	80053b2 <xQueueReceive+0x56>
 80053ae:	b672      	cpsid	i
 80053b0:	e7fe      	b.n	80053b0 <xQueueReceive+0x54>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80053b2:	f001 fc25 	bl	8006c00 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80053b6:	6a3b      	ldr	r3, [r7, #32]
 80053b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053ba:	61fb      	str	r3, [r7, #28]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80053bc:	69fb      	ldr	r3, [r7, #28]
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d01a      	beq.n	80053f8 <xQueueReceive+0x9c>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80053c2:	68ba      	ldr	r2, [r7, #8]
 80053c4:	6a3b      	ldr	r3, [r7, #32]
 80053c6:	0011      	movs	r1, r2
 80053c8:	0018      	movs	r0, r3
 80053ca:	f000 f8e7 	bl	800559c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80053ce:	69fb      	ldr	r3, [r7, #28]
 80053d0:	1e5a      	subs	r2, r3, #1
 80053d2:	6a3b      	ldr	r3, [r7, #32]
 80053d4:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80053d6:	6a3b      	ldr	r3, [r7, #32]
 80053d8:	691b      	ldr	r3, [r3, #16]
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d008      	beq.n	80053f0 <xQueueReceive+0x94>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80053de:	6a3b      	ldr	r3, [r7, #32]
 80053e0:	3310      	adds	r3, #16
 80053e2:	0018      	movs	r0, r3
 80053e4:	f000 fdf8 	bl	8005fd8 <xTaskRemoveFromEventList>
 80053e8:	1e03      	subs	r3, r0, #0
 80053ea:	d001      	beq.n	80053f0 <xQueueReceive+0x94>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80053ec:	f001 fbf8 	bl	8006be0 <vPortYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80053f0:	f001 fc18 	bl	8006c24 <vPortExitCritical>
				return pdPASS;
 80053f4:	2301      	movs	r3, #1
 80053f6:	e062      	b.n	80054be <xQueueReceive+0x162>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d103      	bne.n	8005406 <xQueueReceive+0xaa>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80053fe:	f001 fc11 	bl	8006c24 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005402:	2300      	movs	r3, #0
 8005404:	e05b      	b.n	80054be <xQueueReceive+0x162>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005406:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005408:	2b00      	cmp	r3, #0
 800540a:	d106      	bne.n	800541a <xQueueReceive+0xbe>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800540c:	2314      	movs	r3, #20
 800540e:	18fb      	adds	r3, r7, r3
 8005410:	0018      	movs	r0, r3
 8005412:	f000 fe3d 	bl	8006090 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005416:	2301      	movs	r3, #1
 8005418:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800541a:	f001 fc03 	bl	8006c24 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800541e:	f000 fbe7 	bl	8005bf0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005422:	f001 fbed 	bl	8006c00 <vPortEnterCritical>
 8005426:	6a3b      	ldr	r3, [r7, #32]
 8005428:	2244      	movs	r2, #68	; 0x44
 800542a:	5c9b      	ldrb	r3, [r3, r2]
 800542c:	b25b      	sxtb	r3, r3
 800542e:	3301      	adds	r3, #1
 8005430:	d103      	bne.n	800543a <xQueueReceive+0xde>
 8005432:	6a3b      	ldr	r3, [r7, #32]
 8005434:	2244      	movs	r2, #68	; 0x44
 8005436:	2100      	movs	r1, #0
 8005438:	5499      	strb	r1, [r3, r2]
 800543a:	6a3b      	ldr	r3, [r7, #32]
 800543c:	2245      	movs	r2, #69	; 0x45
 800543e:	5c9b      	ldrb	r3, [r3, r2]
 8005440:	b25b      	sxtb	r3, r3
 8005442:	3301      	adds	r3, #1
 8005444:	d103      	bne.n	800544e <xQueueReceive+0xf2>
 8005446:	6a3b      	ldr	r3, [r7, #32]
 8005448:	2245      	movs	r2, #69	; 0x45
 800544a:	2100      	movs	r1, #0
 800544c:	5499      	strb	r1, [r3, r2]
 800544e:	f001 fbe9 	bl	8006c24 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005452:	1d3a      	adds	r2, r7, #4
 8005454:	2314      	movs	r3, #20
 8005456:	18fb      	adds	r3, r7, r3
 8005458:	0011      	movs	r1, r2
 800545a:	0018      	movs	r0, r3
 800545c:	f000 fe2c 	bl	80060b8 <xTaskCheckForTimeOut>
 8005460:	1e03      	subs	r3, r0, #0
 8005462:	d11e      	bne.n	80054a2 <xQueueReceive+0x146>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005464:	6a3b      	ldr	r3, [r7, #32]
 8005466:	0018      	movs	r0, r3
 8005468:	f000 f91c 	bl	80056a4 <prvIsQueueEmpty>
 800546c:	1e03      	subs	r3, r0, #0
 800546e:	d011      	beq.n	8005494 <xQueueReceive+0x138>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005470:	6a3b      	ldr	r3, [r7, #32]
 8005472:	3324      	adds	r3, #36	; 0x24
 8005474:	687a      	ldr	r2, [r7, #4]
 8005476:	0011      	movs	r1, r2
 8005478:	0018      	movs	r0, r3
 800547a:	f000 fd69 	bl	8005f50 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800547e:	6a3b      	ldr	r3, [r7, #32]
 8005480:	0018      	movs	r0, r3
 8005482:	f000 f8b1 	bl	80055e8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005486:	f000 fbbf 	bl	8005c08 <xTaskResumeAll>
 800548a:	1e03      	subs	r3, r0, #0
 800548c:	d191      	bne.n	80053b2 <xQueueReceive+0x56>
				{
					portYIELD_WITHIN_API();
 800548e:	f001 fba7 	bl	8006be0 <vPortYield>
 8005492:	e78e      	b.n	80053b2 <xQueueReceive+0x56>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8005494:	6a3b      	ldr	r3, [r7, #32]
 8005496:	0018      	movs	r0, r3
 8005498:	f000 f8a6 	bl	80055e8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800549c:	f000 fbb4 	bl	8005c08 <xTaskResumeAll>
 80054a0:	e787      	b.n	80053b2 <xQueueReceive+0x56>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80054a2:	6a3b      	ldr	r3, [r7, #32]
 80054a4:	0018      	movs	r0, r3
 80054a6:	f000 f89f 	bl	80055e8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80054aa:	f000 fbad 	bl	8005c08 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80054ae:	6a3b      	ldr	r3, [r7, #32]
 80054b0:	0018      	movs	r0, r3
 80054b2:	f000 f8f7 	bl	80056a4 <prvIsQueueEmpty>
 80054b6:	1e03      	subs	r3, r0, #0
 80054b8:	d100      	bne.n	80054bc <xQueueReceive+0x160>
 80054ba:	e77a      	b.n	80053b2 <xQueueReceive+0x56>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80054bc:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80054be:	0018      	movs	r0, r3
 80054c0:	46bd      	mov	sp, r7
 80054c2:	b00a      	add	sp, #40	; 0x28
 80054c4:	bd80      	pop	{r7, pc}

080054c6 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80054c6:	b580      	push	{r7, lr}
 80054c8:	b086      	sub	sp, #24
 80054ca:	af00      	add	r7, sp, #0
 80054cc:	60f8      	str	r0, [r7, #12]
 80054ce:	60b9      	str	r1, [r7, #8]
 80054d0:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80054d2:	2300      	movs	r3, #0
 80054d4:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054da:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d10e      	bne.n	8005502 <prvCopyDataToQueue+0x3c>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d14e      	bne.n	800558a <prvCopyDataToQueue+0xc4>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	689b      	ldr	r3, [r3, #8]
 80054f0:	0018      	movs	r0, r3
 80054f2:	f000 ff25 	bl	8006340 <xTaskPriorityDisinherit>
 80054f6:	0003      	movs	r3, r0
 80054f8:	617b      	str	r3, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	2200      	movs	r2, #0
 80054fe:	609a      	str	r2, [r3, #8]
 8005500:	e043      	b.n	800558a <prvCopyDataToQueue+0xc4>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	2b00      	cmp	r3, #0
 8005506:	d119      	bne.n	800553c <prvCopyDataToQueue+0x76>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	6858      	ldr	r0, [r3, #4]
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005510:	68bb      	ldr	r3, [r7, #8]
 8005512:	0019      	movs	r1, r3
 8005514:	f001 fe4a 	bl	80071ac <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	685a      	ldr	r2, [r3, #4]
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005520:	18d2      	adds	r2, r2, r3
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	685a      	ldr	r2, [r3, #4]
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	689b      	ldr	r3, [r3, #8]
 800552e:	429a      	cmp	r2, r3
 8005530:	d32b      	bcc.n	800558a <prvCopyDataToQueue+0xc4>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	681a      	ldr	r2, [r3, #0]
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	605a      	str	r2, [r3, #4]
 800553a:	e026      	b.n	800558a <prvCopyDataToQueue+0xc4>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	68d8      	ldr	r0, [r3, #12]
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005544:	68bb      	ldr	r3, [r7, #8]
 8005546:	0019      	movs	r1, r3
 8005548:	f001 fe30 	bl	80071ac <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	68da      	ldr	r2, [r3, #12]
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005554:	425b      	negs	r3, r3
 8005556:	18d2      	adds	r2, r2, r3
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	68da      	ldr	r2, [r3, #12]
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	429a      	cmp	r2, r3
 8005566:	d207      	bcs.n	8005578 <prvCopyDataToQueue+0xb2>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	689a      	ldr	r2, [r3, #8]
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005570:	425b      	negs	r3, r3
 8005572:	18d2      	adds	r2, r2, r3
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	2b02      	cmp	r3, #2
 800557c:	d105      	bne.n	800558a <prvCopyDataToQueue+0xc4>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800557e:	693b      	ldr	r3, [r7, #16]
 8005580:	2b00      	cmp	r3, #0
 8005582:	d002      	beq.n	800558a <prvCopyDataToQueue+0xc4>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8005584:	693b      	ldr	r3, [r7, #16]
 8005586:	3b01      	subs	r3, #1
 8005588:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800558a:	693b      	ldr	r3, [r7, #16]
 800558c:	1c5a      	adds	r2, r3, #1
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8005592:	697b      	ldr	r3, [r7, #20]
}
 8005594:	0018      	movs	r0, r3
 8005596:	46bd      	mov	sp, r7
 8005598:	b006      	add	sp, #24
 800559a:	bd80      	pop	{r7, pc}

0800559c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800559c:	b580      	push	{r7, lr}
 800559e:	b082      	sub	sp, #8
 80055a0:	af00      	add	r7, sp, #0
 80055a2:	6078      	str	r0, [r7, #4]
 80055a4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d018      	beq.n	80055e0 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	68da      	ldr	r2, [r3, #12]
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055b6:	18d2      	adds	r2, r2, r3
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	68da      	ldr	r2, [r3, #12]
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	689b      	ldr	r3, [r3, #8]
 80055c4:	429a      	cmp	r2, r3
 80055c6:	d303      	bcc.n	80055d0 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681a      	ldr	r2, [r3, #0]
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	68d9      	ldr	r1, [r3, #12]
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80055d8:	683b      	ldr	r3, [r7, #0]
 80055da:	0018      	movs	r0, r3
 80055dc:	f001 fde6 	bl	80071ac <memcpy>
	}
}
 80055e0:	46c0      	nop			; (mov r8, r8)
 80055e2:	46bd      	mov	sp, r7
 80055e4:	b002      	add	sp, #8
 80055e6:	bd80      	pop	{r7, pc}

080055e8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80055e8:	b580      	push	{r7, lr}
 80055ea:	b084      	sub	sp, #16
 80055ec:	af00      	add	r7, sp, #0
 80055ee:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80055f0:	f001 fb06 	bl	8006c00 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80055f4:	230f      	movs	r3, #15
 80055f6:	18fb      	adds	r3, r7, r3
 80055f8:	687a      	ldr	r2, [r7, #4]
 80055fa:	2145      	movs	r1, #69	; 0x45
 80055fc:	5c52      	ldrb	r2, [r2, r1]
 80055fe:	701a      	strb	r2, [r3, #0]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005600:	e013      	b.n	800562a <prvUnlockQueue+0x42>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005606:	2b00      	cmp	r3, #0
 8005608:	d016      	beq.n	8005638 <prvUnlockQueue+0x50>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	3324      	adds	r3, #36	; 0x24
 800560e:	0018      	movs	r0, r3
 8005610:	f000 fce2 	bl	8005fd8 <xTaskRemoveFromEventList>
 8005614:	1e03      	subs	r3, r0, #0
 8005616:	d001      	beq.n	800561c <prvUnlockQueue+0x34>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8005618:	f000 fd9e 	bl	8006158 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800561c:	210f      	movs	r1, #15
 800561e:	187b      	adds	r3, r7, r1
 8005620:	781b      	ldrb	r3, [r3, #0]
 8005622:	3b01      	subs	r3, #1
 8005624:	b2da      	uxtb	r2, r3
 8005626:	187b      	adds	r3, r7, r1
 8005628:	701a      	strb	r2, [r3, #0]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800562a:	230f      	movs	r3, #15
 800562c:	18fb      	adds	r3, r7, r3
 800562e:	781b      	ldrb	r3, [r3, #0]
 8005630:	b25b      	sxtb	r3, r3
 8005632:	2b00      	cmp	r3, #0
 8005634:	dce5      	bgt.n	8005602 <prvUnlockQueue+0x1a>
 8005636:	e000      	b.n	800563a <prvUnlockQueue+0x52>
					break;
 8005638:	46c0      	nop			; (mov r8, r8)
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	2245      	movs	r2, #69	; 0x45
 800563e:	21ff      	movs	r1, #255	; 0xff
 8005640:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 8005642:	f001 faef 	bl	8006c24 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8005646:	f001 fadb 	bl	8006c00 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800564a:	230e      	movs	r3, #14
 800564c:	18fb      	adds	r3, r7, r3
 800564e:	687a      	ldr	r2, [r7, #4]
 8005650:	2144      	movs	r1, #68	; 0x44
 8005652:	5c52      	ldrb	r2, [r2, r1]
 8005654:	701a      	strb	r2, [r3, #0]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005656:	e013      	b.n	8005680 <prvUnlockQueue+0x98>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	691b      	ldr	r3, [r3, #16]
 800565c:	2b00      	cmp	r3, #0
 800565e:	d016      	beq.n	800568e <prvUnlockQueue+0xa6>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	3310      	adds	r3, #16
 8005664:	0018      	movs	r0, r3
 8005666:	f000 fcb7 	bl	8005fd8 <xTaskRemoveFromEventList>
 800566a:	1e03      	subs	r3, r0, #0
 800566c:	d001      	beq.n	8005672 <prvUnlockQueue+0x8a>
				{
					vTaskMissedYield();
 800566e:	f000 fd73 	bl	8006158 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8005672:	210e      	movs	r1, #14
 8005674:	187b      	adds	r3, r7, r1
 8005676:	781b      	ldrb	r3, [r3, #0]
 8005678:	3b01      	subs	r3, #1
 800567a:	b2da      	uxtb	r2, r3
 800567c:	187b      	adds	r3, r7, r1
 800567e:	701a      	strb	r2, [r3, #0]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005680:	230e      	movs	r3, #14
 8005682:	18fb      	adds	r3, r7, r3
 8005684:	781b      	ldrb	r3, [r3, #0]
 8005686:	b25b      	sxtb	r3, r3
 8005688:	2b00      	cmp	r3, #0
 800568a:	dce5      	bgt.n	8005658 <prvUnlockQueue+0x70>
 800568c:	e000      	b.n	8005690 <prvUnlockQueue+0xa8>
			}
			else
			{
				break;
 800568e:	46c0      	nop			; (mov r8, r8)
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	2244      	movs	r2, #68	; 0x44
 8005694:	21ff      	movs	r1, #255	; 0xff
 8005696:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 8005698:	f001 fac4 	bl	8006c24 <vPortExitCritical>
}
 800569c:	46c0      	nop			; (mov r8, r8)
 800569e:	46bd      	mov	sp, r7
 80056a0:	b004      	add	sp, #16
 80056a2:	bd80      	pop	{r7, pc}

080056a4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80056a4:	b580      	push	{r7, lr}
 80056a6:	b084      	sub	sp, #16
 80056a8:	af00      	add	r7, sp, #0
 80056aa:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80056ac:	f001 faa8 	bl	8006c00 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d102      	bne.n	80056be <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80056b8:	2301      	movs	r3, #1
 80056ba:	60fb      	str	r3, [r7, #12]
 80056bc:	e001      	b.n	80056c2 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80056be:	2300      	movs	r3, #0
 80056c0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80056c2:	f001 faaf 	bl	8006c24 <vPortExitCritical>

	return xReturn;
 80056c6:	68fb      	ldr	r3, [r7, #12]
}
 80056c8:	0018      	movs	r0, r3
 80056ca:	46bd      	mov	sp, r7
 80056cc:	b004      	add	sp, #16
 80056ce:	bd80      	pop	{r7, pc}

080056d0 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80056d0:	b580      	push	{r7, lr}
 80056d2:	b084      	sub	sp, #16
 80056d4:	af00      	add	r7, sp, #0
 80056d6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80056d8:	f001 fa92 	bl	8006c00 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80056e4:	429a      	cmp	r2, r3
 80056e6:	d102      	bne.n	80056ee <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80056e8:	2301      	movs	r3, #1
 80056ea:	60fb      	str	r3, [r7, #12]
 80056ec:	e001      	b.n	80056f2 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80056ee:	2300      	movs	r3, #0
 80056f0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80056f2:	f001 fa97 	bl	8006c24 <vPortExitCritical>

	return xReturn;
 80056f6:	68fb      	ldr	r3, [r7, #12]
}
 80056f8:	0018      	movs	r0, r3
 80056fa:	46bd      	mov	sp, r7
 80056fc:	b004      	add	sp, #16
 80056fe:	bd80      	pop	{r7, pc}

08005700 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8005700:	b580      	push	{r7, lr}
 8005702:	b084      	sub	sp, #16
 8005704:	af00      	add	r7, sp, #0
 8005706:	6078      	str	r0, [r7, #4]
 8005708:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800570a:	2300      	movs	r3, #0
 800570c:	60fb      	str	r3, [r7, #12]
 800570e:	e015      	b.n	800573c <vQueueAddToRegistry+0x3c>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8005710:	4b0e      	ldr	r3, [pc, #56]	; (800574c <vQueueAddToRegistry+0x4c>)
 8005712:	68fa      	ldr	r2, [r7, #12]
 8005714:	00d2      	lsls	r2, r2, #3
 8005716:	58d3      	ldr	r3, [r2, r3]
 8005718:	2b00      	cmp	r3, #0
 800571a:	d10c      	bne.n	8005736 <vQueueAddToRegistry+0x36>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800571c:	4b0b      	ldr	r3, [pc, #44]	; (800574c <vQueueAddToRegistry+0x4c>)
 800571e:	68fa      	ldr	r2, [r7, #12]
 8005720:	00d2      	lsls	r2, r2, #3
 8005722:	6839      	ldr	r1, [r7, #0]
 8005724:	50d1      	str	r1, [r2, r3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8005726:	4a09      	ldr	r2, [pc, #36]	; (800574c <vQueueAddToRegistry+0x4c>)
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	00db      	lsls	r3, r3, #3
 800572c:	18d3      	adds	r3, r2, r3
 800572e:	3304      	adds	r3, #4
 8005730:	687a      	ldr	r2, [r7, #4]
 8005732:	601a      	str	r2, [r3, #0]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8005734:	e006      	b.n	8005744 <vQueueAddToRegistry+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	3301      	adds	r3, #1
 800573a:	60fb      	str	r3, [r7, #12]
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	2b07      	cmp	r3, #7
 8005740:	d9e6      	bls.n	8005710 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8005742:	46c0      	nop			; (mov r8, r8)
 8005744:	46c0      	nop			; (mov r8, r8)
 8005746:	46bd      	mov	sp, r7
 8005748:	b004      	add	sp, #16
 800574a:	bd80      	pop	{r7, pc}
 800574c:	2000099c 	.word	0x2000099c

08005750 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005750:	b580      	push	{r7, lr}
 8005752:	b086      	sub	sp, #24
 8005754:	af00      	add	r7, sp, #0
 8005756:	60f8      	str	r0, [r7, #12]
 8005758:	60b9      	str	r1, [r7, #8]
 800575a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8005760:	f001 fa4e 	bl	8006c00 <vPortEnterCritical>
 8005764:	697b      	ldr	r3, [r7, #20]
 8005766:	2244      	movs	r2, #68	; 0x44
 8005768:	5c9b      	ldrb	r3, [r3, r2]
 800576a:	b25b      	sxtb	r3, r3
 800576c:	3301      	adds	r3, #1
 800576e:	d103      	bne.n	8005778 <vQueueWaitForMessageRestricted+0x28>
 8005770:	697b      	ldr	r3, [r7, #20]
 8005772:	2244      	movs	r2, #68	; 0x44
 8005774:	2100      	movs	r1, #0
 8005776:	5499      	strb	r1, [r3, r2]
 8005778:	697b      	ldr	r3, [r7, #20]
 800577a:	2245      	movs	r2, #69	; 0x45
 800577c:	5c9b      	ldrb	r3, [r3, r2]
 800577e:	b25b      	sxtb	r3, r3
 8005780:	3301      	adds	r3, #1
 8005782:	d103      	bne.n	800578c <vQueueWaitForMessageRestricted+0x3c>
 8005784:	697b      	ldr	r3, [r7, #20]
 8005786:	2245      	movs	r2, #69	; 0x45
 8005788:	2100      	movs	r1, #0
 800578a:	5499      	strb	r1, [r3, r2]
 800578c:	f001 fa4a 	bl	8006c24 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8005790:	697b      	ldr	r3, [r7, #20]
 8005792:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005794:	2b00      	cmp	r3, #0
 8005796:	d106      	bne.n	80057a6 <vQueueWaitForMessageRestricted+0x56>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8005798:	697b      	ldr	r3, [r7, #20]
 800579a:	3324      	adds	r3, #36	; 0x24
 800579c:	687a      	ldr	r2, [r7, #4]
 800579e:	68b9      	ldr	r1, [r7, #8]
 80057a0:	0018      	movs	r0, r3
 80057a2:	f000 fbf3 	bl	8005f8c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80057a6:	697b      	ldr	r3, [r7, #20]
 80057a8:	0018      	movs	r0, r3
 80057aa:	f7ff ff1d 	bl	80055e8 <prvUnlockQueue>
	}
 80057ae:	46c0      	nop			; (mov r8, r8)
 80057b0:	46bd      	mov	sp, r7
 80057b2:	b006      	add	sp, #24
 80057b4:	bd80      	pop	{r7, pc}

080057b6 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80057b6:	b590      	push	{r4, r7, lr}
 80057b8:	b08d      	sub	sp, #52	; 0x34
 80057ba:	af04      	add	r7, sp, #16
 80057bc:	60f8      	str	r0, [r7, #12]
 80057be:	60b9      	str	r1, [r7, #8]
 80057c0:	607a      	str	r2, [r7, #4]
 80057c2:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80057c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d101      	bne.n	80057ce <xTaskCreateStatic+0x18>
 80057ca:	b672      	cpsid	i
 80057cc:	e7fe      	b.n	80057cc <xTaskCreateStatic+0x16>
		configASSERT( pxTaskBuffer != NULL );
 80057ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d101      	bne.n	80057d8 <xTaskCreateStatic+0x22>
 80057d4:	b672      	cpsid	i
 80057d6:	e7fe      	b.n	80057d6 <xTaskCreateStatic+0x20>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80057d8:	23a8      	movs	r3, #168	; 0xa8
 80057da:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( TCB_t ) );
 80057dc:	697b      	ldr	r3, [r7, #20]
 80057de:	2ba8      	cmp	r3, #168	; 0xa8
 80057e0:	d001      	beq.n	80057e6 <xTaskCreateStatic+0x30>
 80057e2:	b672      	cpsid	i
 80057e4:	e7fe      	b.n	80057e4 <xTaskCreateStatic+0x2e>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80057e6:	697b      	ldr	r3, [r7, #20]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80057e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d020      	beq.n	8005830 <xTaskCreateStatic+0x7a>
 80057ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d01d      	beq.n	8005830 <xTaskCreateStatic+0x7a>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80057f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80057f6:	61fb      	str	r3, [r7, #28]
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80057f8:	69fb      	ldr	r3, [r7, #28]
 80057fa:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80057fc:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80057fe:	69fb      	ldr	r3, [r7, #28]
 8005800:	22a5      	movs	r2, #165	; 0xa5
 8005802:	2102      	movs	r1, #2
 8005804:	5499      	strb	r1, [r3, r2]
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005806:	683c      	ldr	r4, [r7, #0]
 8005808:	687a      	ldr	r2, [r7, #4]
 800580a:	68b9      	ldr	r1, [r7, #8]
 800580c:	68f8      	ldr	r0, [r7, #12]
 800580e:	2300      	movs	r3, #0
 8005810:	9303      	str	r3, [sp, #12]
 8005812:	69fb      	ldr	r3, [r7, #28]
 8005814:	9302      	str	r3, [sp, #8]
 8005816:	2318      	movs	r3, #24
 8005818:	18fb      	adds	r3, r7, r3
 800581a:	9301      	str	r3, [sp, #4]
 800581c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800581e:	9300      	str	r3, [sp, #0]
 8005820:	0023      	movs	r3, r4
 8005822:	f000 f859 	bl	80058d8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005826:	69fb      	ldr	r3, [r7, #28]
 8005828:	0018      	movs	r0, r3
 800582a:	f000 f8f5 	bl	8005a18 <prvAddNewTaskToReadyList>
 800582e:	e001      	b.n	8005834 <xTaskCreateStatic+0x7e>
		}
		else
		{
			xReturn = NULL;
 8005830:	2300      	movs	r3, #0
 8005832:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005834:	69bb      	ldr	r3, [r7, #24]
	}
 8005836:	0018      	movs	r0, r3
 8005838:	46bd      	mov	sp, r7
 800583a:	b009      	add	sp, #36	; 0x24
 800583c:	bd90      	pop	{r4, r7, pc}

0800583e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800583e:	b590      	push	{r4, r7, lr}
 8005840:	b08d      	sub	sp, #52	; 0x34
 8005842:	af04      	add	r7, sp, #16
 8005844:	60f8      	str	r0, [r7, #12]
 8005846:	60b9      	str	r1, [r7, #8]
 8005848:	603b      	str	r3, [r7, #0]
 800584a:	1dbb      	adds	r3, r7, #6
 800584c:	801a      	strh	r2, [r3, #0]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800584e:	1dbb      	adds	r3, r7, #6
 8005850:	881b      	ldrh	r3, [r3, #0]
 8005852:	009b      	lsls	r3, r3, #2
 8005854:	0018      	movs	r0, r3
 8005856:	f001 fa6b 	bl	8006d30 <pvPortMalloc>
 800585a:	0003      	movs	r3, r0
 800585c:	617b      	str	r3, [r7, #20]

			if( pxStack != NULL )
 800585e:	697b      	ldr	r3, [r7, #20]
 8005860:	2b00      	cmp	r3, #0
 8005862:	d010      	beq.n	8005886 <xTaskCreate+0x48>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005864:	20a8      	movs	r0, #168	; 0xa8
 8005866:	f001 fa63 	bl	8006d30 <pvPortMalloc>
 800586a:	0003      	movs	r3, r0
 800586c:	61fb      	str	r3, [r7, #28]

				if( pxNewTCB != NULL )
 800586e:	69fb      	ldr	r3, [r7, #28]
 8005870:	2b00      	cmp	r3, #0
 8005872:	d003      	beq.n	800587c <xTaskCreate+0x3e>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005874:	69fb      	ldr	r3, [r7, #28]
 8005876:	697a      	ldr	r2, [r7, #20]
 8005878:	631a      	str	r2, [r3, #48]	; 0x30
 800587a:	e006      	b.n	800588a <xTaskCreate+0x4c>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800587c:	697b      	ldr	r3, [r7, #20]
 800587e:	0018      	movs	r0, r3
 8005880:	f001 fb02 	bl	8006e88 <vPortFree>
 8005884:	e001      	b.n	800588a <xTaskCreate+0x4c>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005886:	2300      	movs	r3, #0
 8005888:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800588a:	69fb      	ldr	r3, [r7, #28]
 800588c:	2b00      	cmp	r3, #0
 800588e:	d01a      	beq.n	80058c6 <xTaskCreate+0x88>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005890:	69fb      	ldr	r3, [r7, #28]
 8005892:	22a5      	movs	r2, #165	; 0xa5
 8005894:	2100      	movs	r1, #0
 8005896:	5499      	strb	r1, [r3, r2]
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005898:	1dbb      	adds	r3, r7, #6
 800589a:	881a      	ldrh	r2, [r3, #0]
 800589c:	683c      	ldr	r4, [r7, #0]
 800589e:	68b9      	ldr	r1, [r7, #8]
 80058a0:	68f8      	ldr	r0, [r7, #12]
 80058a2:	2300      	movs	r3, #0
 80058a4:	9303      	str	r3, [sp, #12]
 80058a6:	69fb      	ldr	r3, [r7, #28]
 80058a8:	9302      	str	r3, [sp, #8]
 80058aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80058ac:	9301      	str	r3, [sp, #4]
 80058ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80058b0:	9300      	str	r3, [sp, #0]
 80058b2:	0023      	movs	r3, r4
 80058b4:	f000 f810 	bl	80058d8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80058b8:	69fb      	ldr	r3, [r7, #28]
 80058ba:	0018      	movs	r0, r3
 80058bc:	f000 f8ac 	bl	8005a18 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80058c0:	2301      	movs	r3, #1
 80058c2:	61bb      	str	r3, [r7, #24]
 80058c4:	e002      	b.n	80058cc <xTaskCreate+0x8e>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80058c6:	2301      	movs	r3, #1
 80058c8:	425b      	negs	r3, r3
 80058ca:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80058cc:	69bb      	ldr	r3, [r7, #24]
	}
 80058ce:	0018      	movs	r0, r3
 80058d0:	46bd      	mov	sp, r7
 80058d2:	b009      	add	sp, #36	; 0x24
 80058d4:	bd90      	pop	{r4, r7, pc}
	...

080058d8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80058d8:	b580      	push	{r7, lr}
 80058da:	b086      	sub	sp, #24
 80058dc:	af00      	add	r7, sp, #0
 80058de:	60f8      	str	r0, [r7, #12]
 80058e0:	60b9      	str	r1, [r7, #8]
 80058e2:	607a      	str	r2, [r7, #4]
 80058e4:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80058e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058e8:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	009b      	lsls	r3, r3, #2
 80058ee:	001a      	movs	r2, r3
 80058f0:	21a5      	movs	r1, #165	; 0xa5
 80058f2:	f001 fbcf 	bl	8007094 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80058f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058f8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	4942      	ldr	r1, [pc, #264]	; (8005a08 <prvInitialiseNewTask+0x130>)
 80058fe:	468c      	mov	ip, r1
 8005900:	4463      	add	r3, ip
 8005902:	009b      	lsls	r3, r3, #2
 8005904:	18d3      	adds	r3, r2, r3
 8005906:	613b      	str	r3, [r7, #16]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005908:	693b      	ldr	r3, [r7, #16]
 800590a:	2207      	movs	r2, #7
 800590c:	4393      	bics	r3, r2
 800590e:	613b      	str	r3, [r7, #16]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005910:	693b      	ldr	r3, [r7, #16]
 8005912:	2207      	movs	r2, #7
 8005914:	4013      	ands	r3, r2
 8005916:	d001      	beq.n	800591c <prvInitialiseNewTask+0x44>
 8005918:	b672      	cpsid	i
 800591a:	e7fe      	b.n	800591a <prvInitialiseNewTask+0x42>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800591c:	68bb      	ldr	r3, [r7, #8]
 800591e:	2b00      	cmp	r3, #0
 8005920:	d020      	beq.n	8005964 <prvInitialiseNewTask+0x8c>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005922:	2300      	movs	r3, #0
 8005924:	617b      	str	r3, [r7, #20]
 8005926:	e013      	b.n	8005950 <prvInitialiseNewTask+0x78>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005928:	68ba      	ldr	r2, [r7, #8]
 800592a:	697b      	ldr	r3, [r7, #20]
 800592c:	18d3      	adds	r3, r2, r3
 800592e:	7818      	ldrb	r0, [r3, #0]
 8005930:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005932:	2134      	movs	r1, #52	; 0x34
 8005934:	697b      	ldr	r3, [r7, #20]
 8005936:	18d3      	adds	r3, r2, r3
 8005938:	185b      	adds	r3, r3, r1
 800593a:	1c02      	adds	r2, r0, #0
 800593c:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800593e:	68ba      	ldr	r2, [r7, #8]
 8005940:	697b      	ldr	r3, [r7, #20]
 8005942:	18d3      	adds	r3, r2, r3
 8005944:	781b      	ldrb	r3, [r3, #0]
 8005946:	2b00      	cmp	r3, #0
 8005948:	d006      	beq.n	8005958 <prvInitialiseNewTask+0x80>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800594a:	697b      	ldr	r3, [r7, #20]
 800594c:	3301      	adds	r3, #1
 800594e:	617b      	str	r3, [r7, #20]
 8005950:	697b      	ldr	r3, [r7, #20]
 8005952:	2b0f      	cmp	r3, #15
 8005954:	d9e8      	bls.n	8005928 <prvInitialiseNewTask+0x50>
 8005956:	e000      	b.n	800595a <prvInitialiseNewTask+0x82>
			{
				break;
 8005958:	46c0      	nop			; (mov r8, r8)
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800595a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800595c:	2243      	movs	r2, #67	; 0x43
 800595e:	2100      	movs	r1, #0
 8005960:	5499      	strb	r1, [r3, r2]
 8005962:	e003      	b.n	800596c <prvInitialiseNewTask+0x94>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8005964:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005966:	2234      	movs	r2, #52	; 0x34
 8005968:	2100      	movs	r1, #0
 800596a:	5499      	strb	r1, [r3, r2]
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800596c:	6a3b      	ldr	r3, [r7, #32]
 800596e:	2b37      	cmp	r3, #55	; 0x37
 8005970:	d901      	bls.n	8005976 <prvInitialiseNewTask+0x9e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005972:	2337      	movs	r3, #55	; 0x37
 8005974:	623b      	str	r3, [r7, #32]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005976:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005978:	6a3a      	ldr	r2, [r7, #32]
 800597a:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800597c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800597e:	6a3a      	ldr	r2, [r7, #32]
 8005980:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8005982:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005984:	2200      	movs	r2, #0
 8005986:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005988:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800598a:	3304      	adds	r3, #4
 800598c:	0018      	movs	r0, r3
 800598e:	f7ff fa5b 	bl	8004e48 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005992:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005994:	3318      	adds	r3, #24
 8005996:	0018      	movs	r0, r3
 8005998:	f7ff fa56 	bl	8004e48 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800599c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800599e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80059a0:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80059a2:	6a3b      	ldr	r3, [r7, #32]
 80059a4:	2238      	movs	r2, #56	; 0x38
 80059a6:	1ad2      	subs	r2, r2, r3
 80059a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059aa:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80059ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059ae:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80059b0:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80059b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059b4:	22a0      	movs	r2, #160	; 0xa0
 80059b6:	2100      	movs	r1, #0
 80059b8:	5099      	str	r1, [r3, r2]
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80059ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059bc:	22a4      	movs	r2, #164	; 0xa4
 80059be:	2100      	movs	r1, #0
 80059c0:	5499      	strb	r1, [r3, r2]
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80059c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059c4:	3354      	adds	r3, #84	; 0x54
 80059c6:	224c      	movs	r2, #76	; 0x4c
 80059c8:	2100      	movs	r1, #0
 80059ca:	0018      	movs	r0, r3
 80059cc:	f001 fb62 	bl	8007094 <memset>
 80059d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059d2:	4a0e      	ldr	r2, [pc, #56]	; (8005a0c <prvInitialiseNewTask+0x134>)
 80059d4:	659a      	str	r2, [r3, #88]	; 0x58
 80059d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059d8:	4a0d      	ldr	r2, [pc, #52]	; (8005a10 <prvInitialiseNewTask+0x138>)
 80059da:	65da      	str	r2, [r3, #92]	; 0x5c
 80059dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059de:	4a0d      	ldr	r2, [pc, #52]	; (8005a14 <prvInitialiseNewTask+0x13c>)
 80059e0:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80059e2:	683a      	ldr	r2, [r7, #0]
 80059e4:	68f9      	ldr	r1, [r7, #12]
 80059e6:	693b      	ldr	r3, [r7, #16]
 80059e8:	0018      	movs	r0, r3
 80059ea:	f001 f86b 	bl	8006ac4 <pxPortInitialiseStack>
 80059ee:	0002      	movs	r2, r0
 80059f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059f2:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80059f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d002      	beq.n	8005a00 <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80059fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059fc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80059fe:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005a00:	46c0      	nop			; (mov r8, r8)
 8005a02:	46bd      	mov	sp, r7
 8005a04:	b006      	add	sp, #24
 8005a06:	bd80      	pop	{r7, pc}
 8005a08:	3fffffff 	.word	0x3fffffff
 8005a0c:	20001c28 	.word	0x20001c28
 8005a10:	20001c90 	.word	0x20001c90
 8005a14:	20001cf8 	.word	0x20001cf8

08005a18 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005a18:	b580      	push	{r7, lr}
 8005a1a:	b082      	sub	sp, #8
 8005a1c:	af00      	add	r7, sp, #0
 8005a1e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005a20:	f001 f8ee 	bl	8006c00 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005a24:	4b2a      	ldr	r3, [pc, #168]	; (8005ad0 <prvAddNewTaskToReadyList+0xb8>)
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	1c5a      	adds	r2, r3, #1
 8005a2a:	4b29      	ldr	r3, [pc, #164]	; (8005ad0 <prvAddNewTaskToReadyList+0xb8>)
 8005a2c:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 8005a2e:	4b29      	ldr	r3, [pc, #164]	; (8005ad4 <prvAddNewTaskToReadyList+0xbc>)
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d109      	bne.n	8005a4a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005a36:	4b27      	ldr	r3, [pc, #156]	; (8005ad4 <prvAddNewTaskToReadyList+0xbc>)
 8005a38:	687a      	ldr	r2, [r7, #4]
 8005a3a:	601a      	str	r2, [r3, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005a3c:	4b24      	ldr	r3, [pc, #144]	; (8005ad0 <prvAddNewTaskToReadyList+0xb8>)
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	2b01      	cmp	r3, #1
 8005a42:	d110      	bne.n	8005a66 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005a44:	f000 fba2 	bl	800618c <prvInitialiseTaskLists>
 8005a48:	e00d      	b.n	8005a66 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005a4a:	4b23      	ldr	r3, [pc, #140]	; (8005ad8 <prvAddNewTaskToReadyList+0xc0>)
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d109      	bne.n	8005a66 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005a52:	4b20      	ldr	r3, [pc, #128]	; (8005ad4 <prvAddNewTaskToReadyList+0xbc>)
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a5c:	429a      	cmp	r2, r3
 8005a5e:	d802      	bhi.n	8005a66 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005a60:	4b1c      	ldr	r3, [pc, #112]	; (8005ad4 <prvAddNewTaskToReadyList+0xbc>)
 8005a62:	687a      	ldr	r2, [r7, #4]
 8005a64:	601a      	str	r2, [r3, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005a66:	4b1d      	ldr	r3, [pc, #116]	; (8005adc <prvAddNewTaskToReadyList+0xc4>)
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	1c5a      	adds	r2, r3, #1
 8005a6c:	4b1b      	ldr	r3, [pc, #108]	; (8005adc <prvAddNewTaskToReadyList+0xc4>)
 8005a6e:	601a      	str	r2, [r3, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8005a70:	4b1a      	ldr	r3, [pc, #104]	; (8005adc <prvAddNewTaskToReadyList+0xc4>)
 8005a72:	681a      	ldr	r2, [r3, #0]
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005a7c:	4b18      	ldr	r3, [pc, #96]	; (8005ae0 <prvAddNewTaskToReadyList+0xc8>)
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	429a      	cmp	r2, r3
 8005a82:	d903      	bls.n	8005a8c <prvAddNewTaskToReadyList+0x74>
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005a88:	4b15      	ldr	r3, [pc, #84]	; (8005ae0 <prvAddNewTaskToReadyList+0xc8>)
 8005a8a:	601a      	str	r2, [r3, #0]
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005a90:	0013      	movs	r3, r2
 8005a92:	009b      	lsls	r3, r3, #2
 8005a94:	189b      	adds	r3, r3, r2
 8005a96:	009b      	lsls	r3, r3, #2
 8005a98:	4a12      	ldr	r2, [pc, #72]	; (8005ae4 <prvAddNewTaskToReadyList+0xcc>)
 8005a9a:	189a      	adds	r2, r3, r2
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	3304      	adds	r3, #4
 8005aa0:	0019      	movs	r1, r3
 8005aa2:	0010      	movs	r0, r2
 8005aa4:	f7ff f9db 	bl	8004e5e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005aa8:	f001 f8bc 	bl	8006c24 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005aac:	4b0a      	ldr	r3, [pc, #40]	; (8005ad8 <prvAddNewTaskToReadyList+0xc0>)
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d008      	beq.n	8005ac6 <prvAddNewTaskToReadyList+0xae>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005ab4:	4b07      	ldr	r3, [pc, #28]	; (8005ad4 <prvAddNewTaskToReadyList+0xbc>)
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005abe:	429a      	cmp	r2, r3
 8005ac0:	d201      	bcs.n	8005ac6 <prvAddNewTaskToReadyList+0xae>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005ac2:	f001 f88d 	bl	8006be0 <vPortYield>
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005ac6:	46c0      	nop			; (mov r8, r8)
 8005ac8:	46bd      	mov	sp, r7
 8005aca:	b002      	add	sp, #8
 8005acc:	bd80      	pop	{r7, pc}
 8005ace:	46c0      	nop			; (mov r8, r8)
 8005ad0:	20000eb0 	.word	0x20000eb0
 8005ad4:	200009dc 	.word	0x200009dc
 8005ad8:	20000ebc 	.word	0x20000ebc
 8005adc:	20000ecc 	.word	0x20000ecc
 8005ae0:	20000eb8 	.word	0x20000eb8
 8005ae4:	200009e0 	.word	0x200009e0

08005ae8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005ae8:	b580      	push	{r7, lr}
 8005aea:	b084      	sub	sp, #16
 8005aec:	af00      	add	r7, sp, #0
 8005aee:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005af0:	2300      	movs	r3, #0
 8005af2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d010      	beq.n	8005b1c <vTaskDelay+0x34>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005afa:	4b0d      	ldr	r3, [pc, #52]	; (8005b30 <vTaskDelay+0x48>)
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d001      	beq.n	8005b06 <vTaskDelay+0x1e>
 8005b02:	b672      	cpsid	i
 8005b04:	e7fe      	b.n	8005b04 <vTaskDelay+0x1c>
			vTaskSuspendAll();
 8005b06:	f000 f873 	bl	8005bf0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	2100      	movs	r1, #0
 8005b0e:	0018      	movs	r0, r3
 8005b10:	f000 fc72 	bl	80063f8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005b14:	f000 f878 	bl	8005c08 <xTaskResumeAll>
 8005b18:	0003      	movs	r3, r0
 8005b1a:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d101      	bne.n	8005b26 <vTaskDelay+0x3e>
		{
			portYIELD_WITHIN_API();
 8005b22:	f001 f85d 	bl	8006be0 <vPortYield>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005b26:	46c0      	nop			; (mov r8, r8)
 8005b28:	46bd      	mov	sp, r7
 8005b2a:	b004      	add	sp, #16
 8005b2c:	bd80      	pop	{r7, pc}
 8005b2e:	46c0      	nop			; (mov r8, r8)
 8005b30:	20000ed8 	.word	0x20000ed8

08005b34 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005b34:	b590      	push	{r4, r7, lr}
 8005b36:	b089      	sub	sp, #36	; 0x24
 8005b38:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005b3a:	2300      	movs	r3, #0
 8005b3c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005b3e:	2300      	movs	r3, #0
 8005b40:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005b42:	003a      	movs	r2, r7
 8005b44:	1d39      	adds	r1, r7, #4
 8005b46:	2308      	movs	r3, #8
 8005b48:	18fb      	adds	r3, r7, r3
 8005b4a:	0018      	movs	r0, r3
 8005b4c:	f7ff f92e 	bl	8004dac <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005b50:	683c      	ldr	r4, [r7, #0]
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	68ba      	ldr	r2, [r7, #8]
 8005b56:	491e      	ldr	r1, [pc, #120]	; (8005bd0 <vTaskStartScheduler+0x9c>)
 8005b58:	481e      	ldr	r0, [pc, #120]	; (8005bd4 <vTaskStartScheduler+0xa0>)
 8005b5a:	9202      	str	r2, [sp, #8]
 8005b5c:	9301      	str	r3, [sp, #4]
 8005b5e:	2300      	movs	r3, #0
 8005b60:	9300      	str	r3, [sp, #0]
 8005b62:	2300      	movs	r3, #0
 8005b64:	0022      	movs	r2, r4
 8005b66:	f7ff fe26 	bl	80057b6 <xTaskCreateStatic>
 8005b6a:	0002      	movs	r2, r0
 8005b6c:	4b1a      	ldr	r3, [pc, #104]	; (8005bd8 <vTaskStartScheduler+0xa4>)
 8005b6e:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005b70:	4b19      	ldr	r3, [pc, #100]	; (8005bd8 <vTaskStartScheduler+0xa4>)
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d002      	beq.n	8005b7e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005b78:	2301      	movs	r3, #1
 8005b7a:	60fb      	str	r3, [r7, #12]
 8005b7c:	e001      	b.n	8005b82 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005b7e:	2300      	movs	r3, #0
 8005b80:	60fb      	str	r3, [r7, #12]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	2b01      	cmp	r3, #1
 8005b86:	d103      	bne.n	8005b90 <vTaskStartScheduler+0x5c>
		{
			xReturn = xTimerCreateTimerTask();
 8005b88:	f000 fc8a 	bl	80064a0 <xTimerCreateTimerTask>
 8005b8c:	0003      	movs	r3, r0
 8005b8e:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	2b01      	cmp	r3, #1
 8005b94:	d113      	bne.n	8005bbe <vTaskStartScheduler+0x8a>
		/* Interrupts are turned off here, to ensure a tick does not occur
		before or during the call to xPortStartScheduler().  The stacks of
		the created tasks contain a status word with interrupts switched on
		so interrupts will automatically get re-enabled when the first task
		starts to run. */
		portDISABLE_INTERRUPTS();
 8005b96:	b672      	cpsid	i
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005b98:	4b10      	ldr	r3, [pc, #64]	; (8005bdc <vTaskStartScheduler+0xa8>)
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	3354      	adds	r3, #84	; 0x54
 8005b9e:	001a      	movs	r2, r3
 8005ba0:	4b0f      	ldr	r3, [pc, #60]	; (8005be0 <vTaskStartScheduler+0xac>)
 8005ba2:	601a      	str	r2, [r3, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005ba4:	4b0f      	ldr	r3, [pc, #60]	; (8005be4 <vTaskStartScheduler+0xb0>)
 8005ba6:	2201      	movs	r2, #1
 8005ba8:	4252      	negs	r2, r2
 8005baa:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005bac:	4b0e      	ldr	r3, [pc, #56]	; (8005be8 <vTaskStartScheduler+0xb4>)
 8005bae:	2201      	movs	r2, #1
 8005bb0:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005bb2:	4b0e      	ldr	r3, [pc, #56]	; (8005bec <vTaskStartScheduler+0xb8>)
 8005bb4:	2200      	movs	r2, #0
 8005bb6:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005bb8:	f000 ffee 	bl	8006b98 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005bbc:	e004      	b.n	8005bc8 <vTaskStartScheduler+0x94>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	3301      	adds	r3, #1
 8005bc2:	d101      	bne.n	8005bc8 <vTaskStartScheduler+0x94>
 8005bc4:	b672      	cpsid	i
 8005bc6:	e7fe      	b.n	8005bc6 <vTaskStartScheduler+0x92>
}
 8005bc8:	46c0      	nop			; (mov r8, r8)
 8005bca:	46bd      	mov	sp, r7
 8005bcc:	b005      	add	sp, #20
 8005bce:	bd90      	pop	{r4, r7, pc}
 8005bd0:	080072a0 	.word	0x080072a0
 8005bd4:	0800616d 	.word	0x0800616d
 8005bd8:	20000ed4 	.word	0x20000ed4
 8005bdc:	200009dc 	.word	0x200009dc
 8005be0:	20000070 	.word	0x20000070
 8005be4:	20000ed0 	.word	0x20000ed0
 8005be8:	20000ebc 	.word	0x20000ebc
 8005bec:	20000eb4 	.word	0x20000eb4

08005bf0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005bf0:	b580      	push	{r7, lr}
 8005bf2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005bf4:	4b03      	ldr	r3, [pc, #12]	; (8005c04 <vTaskSuspendAll+0x14>)
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	1c5a      	adds	r2, r3, #1
 8005bfa:	4b02      	ldr	r3, [pc, #8]	; (8005c04 <vTaskSuspendAll+0x14>)
 8005bfc:	601a      	str	r2, [r3, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8005bfe:	46c0      	nop			; (mov r8, r8)
 8005c00:	46bd      	mov	sp, r7
 8005c02:	bd80      	pop	{r7, pc}
 8005c04:	20000ed8 	.word	0x20000ed8

08005c08 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005c08:	b580      	push	{r7, lr}
 8005c0a:	b084      	sub	sp, #16
 8005c0c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005c0e:	2300      	movs	r3, #0
 8005c10:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005c12:	2300      	movs	r3, #0
 8005c14:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005c16:	4b3a      	ldr	r3, [pc, #232]	; (8005d00 <xTaskResumeAll+0xf8>)
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d101      	bne.n	8005c22 <xTaskResumeAll+0x1a>
 8005c1e:	b672      	cpsid	i
 8005c20:	e7fe      	b.n	8005c20 <xTaskResumeAll+0x18>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005c22:	f000 ffed 	bl	8006c00 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005c26:	4b36      	ldr	r3, [pc, #216]	; (8005d00 <xTaskResumeAll+0xf8>)
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	1e5a      	subs	r2, r3, #1
 8005c2c:	4b34      	ldr	r3, [pc, #208]	; (8005d00 <xTaskResumeAll+0xf8>)
 8005c2e:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005c30:	4b33      	ldr	r3, [pc, #204]	; (8005d00 <xTaskResumeAll+0xf8>)
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d15b      	bne.n	8005cf0 <xTaskResumeAll+0xe8>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005c38:	4b32      	ldr	r3, [pc, #200]	; (8005d04 <xTaskResumeAll+0xfc>)
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d057      	beq.n	8005cf0 <xTaskResumeAll+0xe8>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005c40:	e02f      	b.n	8005ca2 <xTaskResumeAll+0x9a>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005c42:	4b31      	ldr	r3, [pc, #196]	; (8005d08 <xTaskResumeAll+0x100>)
 8005c44:	68db      	ldr	r3, [r3, #12]
 8005c46:	68db      	ldr	r3, [r3, #12]
 8005c48:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	3318      	adds	r3, #24
 8005c4e:	0018      	movs	r0, r3
 8005c50:	f7ff f95d 	bl	8004f0e <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	3304      	adds	r3, #4
 8005c58:	0018      	movs	r0, r3
 8005c5a:	f7ff f958 	bl	8004f0e <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005c62:	4b2a      	ldr	r3, [pc, #168]	; (8005d0c <xTaskResumeAll+0x104>)
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	429a      	cmp	r2, r3
 8005c68:	d903      	bls.n	8005c72 <xTaskResumeAll+0x6a>
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005c6e:	4b27      	ldr	r3, [pc, #156]	; (8005d0c <xTaskResumeAll+0x104>)
 8005c70:	601a      	str	r2, [r3, #0]
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005c76:	0013      	movs	r3, r2
 8005c78:	009b      	lsls	r3, r3, #2
 8005c7a:	189b      	adds	r3, r3, r2
 8005c7c:	009b      	lsls	r3, r3, #2
 8005c7e:	4a24      	ldr	r2, [pc, #144]	; (8005d10 <xTaskResumeAll+0x108>)
 8005c80:	189a      	adds	r2, r3, r2
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	3304      	adds	r3, #4
 8005c86:	0019      	movs	r1, r3
 8005c88:	0010      	movs	r0, r2
 8005c8a:	f7ff f8e8 	bl	8004e5e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005c92:	4b20      	ldr	r3, [pc, #128]	; (8005d14 <xTaskResumeAll+0x10c>)
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c98:	429a      	cmp	r2, r3
 8005c9a:	d302      	bcc.n	8005ca2 <xTaskResumeAll+0x9a>
					{
						xYieldPending = pdTRUE;
 8005c9c:	4b1e      	ldr	r3, [pc, #120]	; (8005d18 <xTaskResumeAll+0x110>)
 8005c9e:	2201      	movs	r2, #1
 8005ca0:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005ca2:	4b19      	ldr	r3, [pc, #100]	; (8005d08 <xTaskResumeAll+0x100>)
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d1cb      	bne.n	8005c42 <xTaskResumeAll+0x3a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d001      	beq.n	8005cb4 <xTaskResumeAll+0xac>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005cb0:	f000 fb0c 	bl	80062cc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005cb4:	4b19      	ldr	r3, [pc, #100]	; (8005d1c <xTaskResumeAll+0x114>)
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d00f      	beq.n	8005ce0 <xTaskResumeAll+0xd8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005cc0:	f000 f83c 	bl	8005d3c <xTaskIncrementTick>
 8005cc4:	1e03      	subs	r3, r0, #0
 8005cc6:	d002      	beq.n	8005cce <xTaskResumeAll+0xc6>
							{
								xYieldPending = pdTRUE;
 8005cc8:	4b13      	ldr	r3, [pc, #76]	; (8005d18 <xTaskResumeAll+0x110>)
 8005cca:	2201      	movs	r2, #1
 8005ccc:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	3b01      	subs	r3, #1
 8005cd2:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d1f2      	bne.n	8005cc0 <xTaskResumeAll+0xb8>

						xPendedTicks = 0;
 8005cda:	4b10      	ldr	r3, [pc, #64]	; (8005d1c <xTaskResumeAll+0x114>)
 8005cdc:	2200      	movs	r2, #0
 8005cde:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005ce0:	4b0d      	ldr	r3, [pc, #52]	; (8005d18 <xTaskResumeAll+0x110>)
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d003      	beq.n	8005cf0 <xTaskResumeAll+0xe8>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005ce8:	2301      	movs	r3, #1
 8005cea:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005cec:	f000 ff78 	bl	8006be0 <vPortYield>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005cf0:	f000 ff98 	bl	8006c24 <vPortExitCritical>

	return xAlreadyYielded;
 8005cf4:	68bb      	ldr	r3, [r7, #8]
}
 8005cf6:	0018      	movs	r0, r3
 8005cf8:	46bd      	mov	sp, r7
 8005cfa:	b004      	add	sp, #16
 8005cfc:	bd80      	pop	{r7, pc}
 8005cfe:	46c0      	nop			; (mov r8, r8)
 8005d00:	20000ed8 	.word	0x20000ed8
 8005d04:	20000eb0 	.word	0x20000eb0
 8005d08:	20000e70 	.word	0x20000e70
 8005d0c:	20000eb8 	.word	0x20000eb8
 8005d10:	200009e0 	.word	0x200009e0
 8005d14:	200009dc 	.word	0x200009dc
 8005d18:	20000ec4 	.word	0x20000ec4
 8005d1c:	20000ec0 	.word	0x20000ec0

08005d20 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8005d20:	b580      	push	{r7, lr}
 8005d22:	b082      	sub	sp, #8
 8005d24:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8005d26:	4b04      	ldr	r3, [pc, #16]	; (8005d38 <xTaskGetTickCount+0x18>)
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8005d2c:	687b      	ldr	r3, [r7, #4]
}
 8005d2e:	0018      	movs	r0, r3
 8005d30:	46bd      	mov	sp, r7
 8005d32:	b002      	add	sp, #8
 8005d34:	bd80      	pop	{r7, pc}
 8005d36:	46c0      	nop			; (mov r8, r8)
 8005d38:	20000eb4 	.word	0x20000eb4

08005d3c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005d3c:	b580      	push	{r7, lr}
 8005d3e:	b086      	sub	sp, #24
 8005d40:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005d42:	2300      	movs	r3, #0
 8005d44:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005d46:	4b4a      	ldr	r3, [pc, #296]	; (8005e70 <xTaskIncrementTick+0x134>)
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d000      	beq.n	8005d50 <xTaskIncrementTick+0x14>
 8005d4e:	e084      	b.n	8005e5a <xTaskIncrementTick+0x11e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005d50:	4b48      	ldr	r3, [pc, #288]	; (8005e74 <xTaskIncrementTick+0x138>)
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	3301      	adds	r3, #1
 8005d56:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005d58:	4b46      	ldr	r3, [pc, #280]	; (8005e74 <xTaskIncrementTick+0x138>)
 8005d5a:	693a      	ldr	r2, [r7, #16]
 8005d5c:	601a      	str	r2, [r3, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005d5e:	693b      	ldr	r3, [r7, #16]
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d117      	bne.n	8005d94 <xTaskIncrementTick+0x58>
		{
			taskSWITCH_DELAYED_LISTS();
 8005d64:	4b44      	ldr	r3, [pc, #272]	; (8005e78 <xTaskIncrementTick+0x13c>)
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d001      	beq.n	8005d72 <xTaskIncrementTick+0x36>
 8005d6e:	b672      	cpsid	i
 8005d70:	e7fe      	b.n	8005d70 <xTaskIncrementTick+0x34>
 8005d72:	4b41      	ldr	r3, [pc, #260]	; (8005e78 <xTaskIncrementTick+0x13c>)
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	60fb      	str	r3, [r7, #12]
 8005d78:	4b40      	ldr	r3, [pc, #256]	; (8005e7c <xTaskIncrementTick+0x140>)
 8005d7a:	681a      	ldr	r2, [r3, #0]
 8005d7c:	4b3e      	ldr	r3, [pc, #248]	; (8005e78 <xTaskIncrementTick+0x13c>)
 8005d7e:	601a      	str	r2, [r3, #0]
 8005d80:	4b3e      	ldr	r3, [pc, #248]	; (8005e7c <xTaskIncrementTick+0x140>)
 8005d82:	68fa      	ldr	r2, [r7, #12]
 8005d84:	601a      	str	r2, [r3, #0]
 8005d86:	4b3e      	ldr	r3, [pc, #248]	; (8005e80 <xTaskIncrementTick+0x144>)
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	1c5a      	adds	r2, r3, #1
 8005d8c:	4b3c      	ldr	r3, [pc, #240]	; (8005e80 <xTaskIncrementTick+0x144>)
 8005d8e:	601a      	str	r2, [r3, #0]
 8005d90:	f000 fa9c 	bl	80062cc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005d94:	4b3b      	ldr	r3, [pc, #236]	; (8005e84 <xTaskIncrementTick+0x148>)
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	693a      	ldr	r2, [r7, #16]
 8005d9a:	429a      	cmp	r2, r3
 8005d9c:	d349      	bcc.n	8005e32 <xTaskIncrementTick+0xf6>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005d9e:	4b36      	ldr	r3, [pc, #216]	; (8005e78 <xTaskIncrementTick+0x13c>)
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d104      	bne.n	8005db2 <xTaskIncrementTick+0x76>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005da8:	4b36      	ldr	r3, [pc, #216]	; (8005e84 <xTaskIncrementTick+0x148>)
 8005daa:	2201      	movs	r2, #1
 8005dac:	4252      	negs	r2, r2
 8005dae:	601a      	str	r2, [r3, #0]
					break;
 8005db0:	e03f      	b.n	8005e32 <xTaskIncrementTick+0xf6>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005db2:	4b31      	ldr	r3, [pc, #196]	; (8005e78 <xTaskIncrementTick+0x13c>)
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	68db      	ldr	r3, [r3, #12]
 8005db8:	68db      	ldr	r3, [r3, #12]
 8005dba:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005dbc:	68bb      	ldr	r3, [r7, #8]
 8005dbe:	685b      	ldr	r3, [r3, #4]
 8005dc0:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005dc2:	693a      	ldr	r2, [r7, #16]
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	429a      	cmp	r2, r3
 8005dc8:	d203      	bcs.n	8005dd2 <xTaskIncrementTick+0x96>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005dca:	4b2e      	ldr	r3, [pc, #184]	; (8005e84 <xTaskIncrementTick+0x148>)
 8005dcc:	687a      	ldr	r2, [r7, #4]
 8005dce:	601a      	str	r2, [r3, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005dd0:	e02f      	b.n	8005e32 <xTaskIncrementTick+0xf6>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005dd2:	68bb      	ldr	r3, [r7, #8]
 8005dd4:	3304      	adds	r3, #4
 8005dd6:	0018      	movs	r0, r3
 8005dd8:	f7ff f899 	bl	8004f0e <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005ddc:	68bb      	ldr	r3, [r7, #8]
 8005dde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d004      	beq.n	8005dee <xTaskIncrementTick+0xb2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005de4:	68bb      	ldr	r3, [r7, #8]
 8005de6:	3318      	adds	r3, #24
 8005de8:	0018      	movs	r0, r3
 8005dea:	f7ff f890 	bl	8004f0e <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005dee:	68bb      	ldr	r3, [r7, #8]
 8005df0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005df2:	4b25      	ldr	r3, [pc, #148]	; (8005e88 <xTaskIncrementTick+0x14c>)
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	429a      	cmp	r2, r3
 8005df8:	d903      	bls.n	8005e02 <xTaskIncrementTick+0xc6>
 8005dfa:	68bb      	ldr	r3, [r7, #8]
 8005dfc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005dfe:	4b22      	ldr	r3, [pc, #136]	; (8005e88 <xTaskIncrementTick+0x14c>)
 8005e00:	601a      	str	r2, [r3, #0]
 8005e02:	68bb      	ldr	r3, [r7, #8]
 8005e04:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005e06:	0013      	movs	r3, r2
 8005e08:	009b      	lsls	r3, r3, #2
 8005e0a:	189b      	adds	r3, r3, r2
 8005e0c:	009b      	lsls	r3, r3, #2
 8005e0e:	4a1f      	ldr	r2, [pc, #124]	; (8005e8c <xTaskIncrementTick+0x150>)
 8005e10:	189a      	adds	r2, r3, r2
 8005e12:	68bb      	ldr	r3, [r7, #8]
 8005e14:	3304      	adds	r3, #4
 8005e16:	0019      	movs	r1, r3
 8005e18:	0010      	movs	r0, r2
 8005e1a:	f7ff f820 	bl	8004e5e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005e1e:	68bb      	ldr	r3, [r7, #8]
 8005e20:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005e22:	4b1b      	ldr	r3, [pc, #108]	; (8005e90 <xTaskIncrementTick+0x154>)
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e28:	429a      	cmp	r2, r3
 8005e2a:	d3b8      	bcc.n	8005d9e <xTaskIncrementTick+0x62>
						{
							xSwitchRequired = pdTRUE;
 8005e2c:	2301      	movs	r3, #1
 8005e2e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005e30:	e7b5      	b.n	8005d9e <xTaskIncrementTick+0x62>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005e32:	4b17      	ldr	r3, [pc, #92]	; (8005e90 <xTaskIncrementTick+0x154>)
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005e38:	4914      	ldr	r1, [pc, #80]	; (8005e8c <xTaskIncrementTick+0x150>)
 8005e3a:	0013      	movs	r3, r2
 8005e3c:	009b      	lsls	r3, r3, #2
 8005e3e:	189b      	adds	r3, r3, r2
 8005e40:	009b      	lsls	r3, r3, #2
 8005e42:	585b      	ldr	r3, [r3, r1]
 8005e44:	2b01      	cmp	r3, #1
 8005e46:	d901      	bls.n	8005e4c <xTaskIncrementTick+0x110>
			{
				xSwitchRequired = pdTRUE;
 8005e48:	2301      	movs	r3, #1
 8005e4a:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8005e4c:	4b11      	ldr	r3, [pc, #68]	; (8005e94 <xTaskIncrementTick+0x158>)
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d007      	beq.n	8005e64 <xTaskIncrementTick+0x128>
			{
				xSwitchRequired = pdTRUE;
 8005e54:	2301      	movs	r3, #1
 8005e56:	617b      	str	r3, [r7, #20]
 8005e58:	e004      	b.n	8005e64 <xTaskIncrementTick+0x128>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8005e5a:	4b0f      	ldr	r3, [pc, #60]	; (8005e98 <xTaskIncrementTick+0x15c>)
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	1c5a      	adds	r2, r3, #1
 8005e60:	4b0d      	ldr	r3, [pc, #52]	; (8005e98 <xTaskIncrementTick+0x15c>)
 8005e62:	601a      	str	r2, [r3, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8005e64:	697b      	ldr	r3, [r7, #20]
}
 8005e66:	0018      	movs	r0, r3
 8005e68:	46bd      	mov	sp, r7
 8005e6a:	b006      	add	sp, #24
 8005e6c:	bd80      	pop	{r7, pc}
 8005e6e:	46c0      	nop			; (mov r8, r8)
 8005e70:	20000ed8 	.word	0x20000ed8
 8005e74:	20000eb4 	.word	0x20000eb4
 8005e78:	20000e68 	.word	0x20000e68
 8005e7c:	20000e6c 	.word	0x20000e6c
 8005e80:	20000ec8 	.word	0x20000ec8
 8005e84:	20000ed0 	.word	0x20000ed0
 8005e88:	20000eb8 	.word	0x20000eb8
 8005e8c:	200009e0 	.word	0x200009e0
 8005e90:	200009dc 	.word	0x200009dc
 8005e94:	20000ec4 	.word	0x20000ec4
 8005e98:	20000ec0 	.word	0x20000ec0

08005e9c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005e9c:	b580      	push	{r7, lr}
 8005e9e:	b082      	sub	sp, #8
 8005ea0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005ea2:	4b25      	ldr	r3, [pc, #148]	; (8005f38 <vTaskSwitchContext+0x9c>)
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d003      	beq.n	8005eb2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005eaa:	4b24      	ldr	r3, [pc, #144]	; (8005f3c <vTaskSwitchContext+0xa0>)
 8005eac:	2201      	movs	r2, #1
 8005eae:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005eb0:	e03d      	b.n	8005f2e <vTaskSwitchContext+0x92>
		xYieldPending = pdFALSE;
 8005eb2:	4b22      	ldr	r3, [pc, #136]	; (8005f3c <vTaskSwitchContext+0xa0>)
 8005eb4:	2200      	movs	r2, #0
 8005eb6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005eb8:	4b21      	ldr	r3, [pc, #132]	; (8005f40 <vTaskSwitchContext+0xa4>)
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	607b      	str	r3, [r7, #4]
 8005ebe:	e007      	b.n	8005ed0 <vTaskSwitchContext+0x34>
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d101      	bne.n	8005eca <vTaskSwitchContext+0x2e>
 8005ec6:	b672      	cpsid	i
 8005ec8:	e7fe      	b.n	8005ec8 <vTaskSwitchContext+0x2c>
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	3b01      	subs	r3, #1
 8005ece:	607b      	str	r3, [r7, #4]
 8005ed0:	491c      	ldr	r1, [pc, #112]	; (8005f44 <vTaskSwitchContext+0xa8>)
 8005ed2:	687a      	ldr	r2, [r7, #4]
 8005ed4:	0013      	movs	r3, r2
 8005ed6:	009b      	lsls	r3, r3, #2
 8005ed8:	189b      	adds	r3, r3, r2
 8005eda:	009b      	lsls	r3, r3, #2
 8005edc:	585b      	ldr	r3, [r3, r1]
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d0ee      	beq.n	8005ec0 <vTaskSwitchContext+0x24>
 8005ee2:	687a      	ldr	r2, [r7, #4]
 8005ee4:	0013      	movs	r3, r2
 8005ee6:	009b      	lsls	r3, r3, #2
 8005ee8:	189b      	adds	r3, r3, r2
 8005eea:	009b      	lsls	r3, r3, #2
 8005eec:	4a15      	ldr	r2, [pc, #84]	; (8005f44 <vTaskSwitchContext+0xa8>)
 8005eee:	189b      	adds	r3, r3, r2
 8005ef0:	603b      	str	r3, [r7, #0]
 8005ef2:	683b      	ldr	r3, [r7, #0]
 8005ef4:	685b      	ldr	r3, [r3, #4]
 8005ef6:	685a      	ldr	r2, [r3, #4]
 8005ef8:	683b      	ldr	r3, [r7, #0]
 8005efa:	605a      	str	r2, [r3, #4]
 8005efc:	683b      	ldr	r3, [r7, #0]
 8005efe:	685a      	ldr	r2, [r3, #4]
 8005f00:	683b      	ldr	r3, [r7, #0]
 8005f02:	3308      	adds	r3, #8
 8005f04:	429a      	cmp	r2, r3
 8005f06:	d104      	bne.n	8005f12 <vTaskSwitchContext+0x76>
 8005f08:	683b      	ldr	r3, [r7, #0]
 8005f0a:	685b      	ldr	r3, [r3, #4]
 8005f0c:	685a      	ldr	r2, [r3, #4]
 8005f0e:	683b      	ldr	r3, [r7, #0]
 8005f10:	605a      	str	r2, [r3, #4]
 8005f12:	683b      	ldr	r3, [r7, #0]
 8005f14:	685b      	ldr	r3, [r3, #4]
 8005f16:	68da      	ldr	r2, [r3, #12]
 8005f18:	4b0b      	ldr	r3, [pc, #44]	; (8005f48 <vTaskSwitchContext+0xac>)
 8005f1a:	601a      	str	r2, [r3, #0]
 8005f1c:	4b08      	ldr	r3, [pc, #32]	; (8005f40 <vTaskSwitchContext+0xa4>)
 8005f1e:	687a      	ldr	r2, [r7, #4]
 8005f20:	601a      	str	r2, [r3, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005f22:	4b09      	ldr	r3, [pc, #36]	; (8005f48 <vTaskSwitchContext+0xac>)
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	3354      	adds	r3, #84	; 0x54
 8005f28:	001a      	movs	r2, r3
 8005f2a:	4b08      	ldr	r3, [pc, #32]	; (8005f4c <vTaskSwitchContext+0xb0>)
 8005f2c:	601a      	str	r2, [r3, #0]
}
 8005f2e:	46c0      	nop			; (mov r8, r8)
 8005f30:	46bd      	mov	sp, r7
 8005f32:	b002      	add	sp, #8
 8005f34:	bd80      	pop	{r7, pc}
 8005f36:	46c0      	nop			; (mov r8, r8)
 8005f38:	20000ed8 	.word	0x20000ed8
 8005f3c:	20000ec4 	.word	0x20000ec4
 8005f40:	20000eb8 	.word	0x20000eb8
 8005f44:	200009e0 	.word	0x200009e0
 8005f48:	200009dc 	.word	0x200009dc
 8005f4c:	20000070 	.word	0x20000070

08005f50 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8005f50:	b580      	push	{r7, lr}
 8005f52:	b082      	sub	sp, #8
 8005f54:	af00      	add	r7, sp, #0
 8005f56:	6078      	str	r0, [r7, #4]
 8005f58:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d101      	bne.n	8005f64 <vTaskPlaceOnEventList+0x14>
 8005f60:	b672      	cpsid	i
 8005f62:	e7fe      	b.n	8005f62 <vTaskPlaceOnEventList+0x12>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005f64:	4b08      	ldr	r3, [pc, #32]	; (8005f88 <vTaskPlaceOnEventList+0x38>)
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	3318      	adds	r3, #24
 8005f6a:	001a      	movs	r2, r3
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	0011      	movs	r1, r2
 8005f70:	0018      	movs	r0, r3
 8005f72:	f7fe ff96 	bl	8004ea2 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005f76:	683b      	ldr	r3, [r7, #0]
 8005f78:	2101      	movs	r1, #1
 8005f7a:	0018      	movs	r0, r3
 8005f7c:	f000 fa3c 	bl	80063f8 <prvAddCurrentTaskToDelayedList>
}
 8005f80:	46c0      	nop			; (mov r8, r8)
 8005f82:	46bd      	mov	sp, r7
 8005f84:	b002      	add	sp, #8
 8005f86:	bd80      	pop	{r7, pc}
 8005f88:	200009dc 	.word	0x200009dc

08005f8c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005f8c:	b580      	push	{r7, lr}
 8005f8e:	b084      	sub	sp, #16
 8005f90:	af00      	add	r7, sp, #0
 8005f92:	60f8      	str	r0, [r7, #12]
 8005f94:	60b9      	str	r1, [r7, #8]
 8005f96:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d101      	bne.n	8005fa2 <vTaskPlaceOnEventListRestricted+0x16>
 8005f9e:	b672      	cpsid	i
 8005fa0:	e7fe      	b.n	8005fa0 <vTaskPlaceOnEventListRestricted+0x14>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005fa2:	4b0c      	ldr	r3, [pc, #48]	; (8005fd4 <vTaskPlaceOnEventListRestricted+0x48>)
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	3318      	adds	r3, #24
 8005fa8:	001a      	movs	r2, r3
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	0011      	movs	r1, r2
 8005fae:	0018      	movs	r0, r3
 8005fb0:	f7fe ff55 	bl	8004e5e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d002      	beq.n	8005fc0 <vTaskPlaceOnEventListRestricted+0x34>
		{
			xTicksToWait = portMAX_DELAY;
 8005fba:	2301      	movs	r3, #1
 8005fbc:	425b      	negs	r3, r3
 8005fbe:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8005fc0:	687a      	ldr	r2, [r7, #4]
 8005fc2:	68bb      	ldr	r3, [r7, #8]
 8005fc4:	0011      	movs	r1, r2
 8005fc6:	0018      	movs	r0, r3
 8005fc8:	f000 fa16 	bl	80063f8 <prvAddCurrentTaskToDelayedList>
	}
 8005fcc:	46c0      	nop			; (mov r8, r8)
 8005fce:	46bd      	mov	sp, r7
 8005fd0:	b004      	add	sp, #16
 8005fd2:	bd80      	pop	{r7, pc}
 8005fd4:	200009dc 	.word	0x200009dc

08005fd8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005fd8:	b580      	push	{r7, lr}
 8005fda:	b084      	sub	sp, #16
 8005fdc:	af00      	add	r7, sp, #0
 8005fde:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	68db      	ldr	r3, [r3, #12]
 8005fe4:	68db      	ldr	r3, [r3, #12]
 8005fe6:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
 8005fe8:	68bb      	ldr	r3, [r7, #8]
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d101      	bne.n	8005ff2 <xTaskRemoveFromEventList+0x1a>
 8005fee:	b672      	cpsid	i
 8005ff0:	e7fe      	b.n	8005ff0 <xTaskRemoveFromEventList+0x18>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005ff2:	68bb      	ldr	r3, [r7, #8]
 8005ff4:	3318      	adds	r3, #24
 8005ff6:	0018      	movs	r0, r3
 8005ff8:	f7fe ff89 	bl	8004f0e <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005ffc:	4b1e      	ldr	r3, [pc, #120]	; (8006078 <xTaskRemoveFromEventList+0xa0>)
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	2b00      	cmp	r3, #0
 8006002:	d11d      	bne.n	8006040 <xTaskRemoveFromEventList+0x68>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006004:	68bb      	ldr	r3, [r7, #8]
 8006006:	3304      	adds	r3, #4
 8006008:	0018      	movs	r0, r3
 800600a:	f7fe ff80 	bl	8004f0e <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800600e:	68bb      	ldr	r3, [r7, #8]
 8006010:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006012:	4b1a      	ldr	r3, [pc, #104]	; (800607c <xTaskRemoveFromEventList+0xa4>)
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	429a      	cmp	r2, r3
 8006018:	d903      	bls.n	8006022 <xTaskRemoveFromEventList+0x4a>
 800601a:	68bb      	ldr	r3, [r7, #8]
 800601c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800601e:	4b17      	ldr	r3, [pc, #92]	; (800607c <xTaskRemoveFromEventList+0xa4>)
 8006020:	601a      	str	r2, [r3, #0]
 8006022:	68bb      	ldr	r3, [r7, #8]
 8006024:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006026:	0013      	movs	r3, r2
 8006028:	009b      	lsls	r3, r3, #2
 800602a:	189b      	adds	r3, r3, r2
 800602c:	009b      	lsls	r3, r3, #2
 800602e:	4a14      	ldr	r2, [pc, #80]	; (8006080 <xTaskRemoveFromEventList+0xa8>)
 8006030:	189a      	adds	r2, r3, r2
 8006032:	68bb      	ldr	r3, [r7, #8]
 8006034:	3304      	adds	r3, #4
 8006036:	0019      	movs	r1, r3
 8006038:	0010      	movs	r0, r2
 800603a:	f7fe ff10 	bl	8004e5e <vListInsertEnd>
 800603e:	e007      	b.n	8006050 <xTaskRemoveFromEventList+0x78>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006040:	68bb      	ldr	r3, [r7, #8]
 8006042:	3318      	adds	r3, #24
 8006044:	001a      	movs	r2, r3
 8006046:	4b0f      	ldr	r3, [pc, #60]	; (8006084 <xTaskRemoveFromEventList+0xac>)
 8006048:	0011      	movs	r1, r2
 800604a:	0018      	movs	r0, r3
 800604c:	f7fe ff07 	bl	8004e5e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006050:	68bb      	ldr	r3, [r7, #8]
 8006052:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006054:	4b0c      	ldr	r3, [pc, #48]	; (8006088 <xTaskRemoveFromEventList+0xb0>)
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800605a:	429a      	cmp	r2, r3
 800605c:	d905      	bls.n	800606a <xTaskRemoveFromEventList+0x92>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800605e:	2301      	movs	r3, #1
 8006060:	60fb      	str	r3, [r7, #12]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8006062:	4b0a      	ldr	r3, [pc, #40]	; (800608c <xTaskRemoveFromEventList+0xb4>)
 8006064:	2201      	movs	r2, #1
 8006066:	601a      	str	r2, [r3, #0]
 8006068:	e001      	b.n	800606e <xTaskRemoveFromEventList+0x96>
	}
	else
	{
		xReturn = pdFALSE;
 800606a:	2300      	movs	r3, #0
 800606c:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
 800606e:	68fb      	ldr	r3, [r7, #12]
}
 8006070:	0018      	movs	r0, r3
 8006072:	46bd      	mov	sp, r7
 8006074:	b004      	add	sp, #16
 8006076:	bd80      	pop	{r7, pc}
 8006078:	20000ed8 	.word	0x20000ed8
 800607c:	20000eb8 	.word	0x20000eb8
 8006080:	200009e0 	.word	0x200009e0
 8006084:	20000e70 	.word	0x20000e70
 8006088:	200009dc 	.word	0x200009dc
 800608c:	20000ec4 	.word	0x20000ec4

08006090 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006090:	b580      	push	{r7, lr}
 8006092:	b082      	sub	sp, #8
 8006094:	af00      	add	r7, sp, #0
 8006096:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006098:	4b05      	ldr	r3, [pc, #20]	; (80060b0 <vTaskInternalSetTimeOutState+0x20>)
 800609a:	681a      	ldr	r2, [r3, #0]
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80060a0:	4b04      	ldr	r3, [pc, #16]	; (80060b4 <vTaskInternalSetTimeOutState+0x24>)
 80060a2:	681a      	ldr	r2, [r3, #0]
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	605a      	str	r2, [r3, #4]
}
 80060a8:	46c0      	nop			; (mov r8, r8)
 80060aa:	46bd      	mov	sp, r7
 80060ac:	b002      	add	sp, #8
 80060ae:	bd80      	pop	{r7, pc}
 80060b0:	20000ec8 	.word	0x20000ec8
 80060b4:	20000eb4 	.word	0x20000eb4

080060b8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80060b8:	b580      	push	{r7, lr}
 80060ba:	b086      	sub	sp, #24
 80060bc:	af00      	add	r7, sp, #0
 80060be:	6078      	str	r0, [r7, #4]
 80060c0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d101      	bne.n	80060cc <xTaskCheckForTimeOut+0x14>
 80060c8:	b672      	cpsid	i
 80060ca:	e7fe      	b.n	80060ca <xTaskCheckForTimeOut+0x12>
	configASSERT( pxTicksToWait );
 80060cc:	683b      	ldr	r3, [r7, #0]
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d101      	bne.n	80060d6 <xTaskCheckForTimeOut+0x1e>
 80060d2:	b672      	cpsid	i
 80060d4:	e7fe      	b.n	80060d4 <xTaskCheckForTimeOut+0x1c>

	taskENTER_CRITICAL();
 80060d6:	f000 fd93 	bl	8006c00 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80060da:	4b1d      	ldr	r3, [pc, #116]	; (8006150 <xTaskCheckForTimeOut+0x98>)
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	613b      	str	r3, [r7, #16]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	685b      	ldr	r3, [r3, #4]
 80060e4:	693a      	ldr	r2, [r7, #16]
 80060e6:	1ad3      	subs	r3, r2, r3
 80060e8:	60fb      	str	r3, [r7, #12]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80060ea:	683b      	ldr	r3, [r7, #0]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	3301      	adds	r3, #1
 80060f0:	d102      	bne.n	80060f8 <xTaskCheckForTimeOut+0x40>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80060f2:	2300      	movs	r3, #0
 80060f4:	617b      	str	r3, [r7, #20]
 80060f6:	e024      	b.n	8006142 <xTaskCheckForTimeOut+0x8a>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681a      	ldr	r2, [r3, #0]
 80060fc:	4b15      	ldr	r3, [pc, #84]	; (8006154 <xTaskCheckForTimeOut+0x9c>)
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	429a      	cmp	r2, r3
 8006102:	d007      	beq.n	8006114 <xTaskCheckForTimeOut+0x5c>
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	685b      	ldr	r3, [r3, #4]
 8006108:	693a      	ldr	r2, [r7, #16]
 800610a:	429a      	cmp	r2, r3
 800610c:	d302      	bcc.n	8006114 <xTaskCheckForTimeOut+0x5c>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800610e:	2301      	movs	r3, #1
 8006110:	617b      	str	r3, [r7, #20]
 8006112:	e016      	b.n	8006142 <xTaskCheckForTimeOut+0x8a>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8006114:	683b      	ldr	r3, [r7, #0]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	68fa      	ldr	r2, [r7, #12]
 800611a:	429a      	cmp	r2, r3
 800611c:	d20c      	bcs.n	8006138 <xTaskCheckForTimeOut+0x80>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800611e:	683b      	ldr	r3, [r7, #0]
 8006120:	681a      	ldr	r2, [r3, #0]
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	1ad2      	subs	r2, r2, r3
 8006126:	683b      	ldr	r3, [r7, #0]
 8006128:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	0018      	movs	r0, r3
 800612e:	f7ff ffaf 	bl	8006090 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8006132:	2300      	movs	r3, #0
 8006134:	617b      	str	r3, [r7, #20]
 8006136:	e004      	b.n	8006142 <xTaskCheckForTimeOut+0x8a>
		}
		else
		{
			*pxTicksToWait = 0;
 8006138:	683b      	ldr	r3, [r7, #0]
 800613a:	2200      	movs	r2, #0
 800613c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800613e:	2301      	movs	r3, #1
 8006140:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 8006142:	f000 fd6f 	bl	8006c24 <vPortExitCritical>

	return xReturn;
 8006146:	697b      	ldr	r3, [r7, #20]
}
 8006148:	0018      	movs	r0, r3
 800614a:	46bd      	mov	sp, r7
 800614c:	b006      	add	sp, #24
 800614e:	bd80      	pop	{r7, pc}
 8006150:	20000eb4 	.word	0x20000eb4
 8006154:	20000ec8 	.word	0x20000ec8

08006158 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8006158:	b580      	push	{r7, lr}
 800615a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800615c:	4b02      	ldr	r3, [pc, #8]	; (8006168 <vTaskMissedYield+0x10>)
 800615e:	2201      	movs	r2, #1
 8006160:	601a      	str	r2, [r3, #0]
}
 8006162:	46c0      	nop			; (mov r8, r8)
 8006164:	46bd      	mov	sp, r7
 8006166:	bd80      	pop	{r7, pc}
 8006168:	20000ec4 	.word	0x20000ec4

0800616c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800616c:	b580      	push	{r7, lr}
 800616e:	b082      	sub	sp, #8
 8006170:	af00      	add	r7, sp, #0
 8006172:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006174:	f000 f84e 	bl	8006214 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006178:	4b03      	ldr	r3, [pc, #12]	; (8006188 <prvIdleTask+0x1c>)
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	2b01      	cmp	r3, #1
 800617e:	d9f9      	bls.n	8006174 <prvIdleTask+0x8>
			{
				taskYIELD();
 8006180:	f000 fd2e 	bl	8006be0 <vPortYield>
		prvCheckTasksWaitingTermination();
 8006184:	e7f6      	b.n	8006174 <prvIdleTask+0x8>
 8006186:	46c0      	nop			; (mov r8, r8)
 8006188:	200009e0 	.word	0x200009e0

0800618c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800618c:	b580      	push	{r7, lr}
 800618e:	b082      	sub	sp, #8
 8006190:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006192:	2300      	movs	r3, #0
 8006194:	607b      	str	r3, [r7, #4]
 8006196:	e00c      	b.n	80061b2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006198:	687a      	ldr	r2, [r7, #4]
 800619a:	0013      	movs	r3, r2
 800619c:	009b      	lsls	r3, r3, #2
 800619e:	189b      	adds	r3, r3, r2
 80061a0:	009b      	lsls	r3, r3, #2
 80061a2:	4a14      	ldr	r2, [pc, #80]	; (80061f4 <prvInitialiseTaskLists+0x68>)
 80061a4:	189b      	adds	r3, r3, r2
 80061a6:	0018      	movs	r0, r3
 80061a8:	f7fe fe30 	bl	8004e0c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	3301      	adds	r3, #1
 80061b0:	607b      	str	r3, [r7, #4]
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	2b37      	cmp	r3, #55	; 0x37
 80061b6:	d9ef      	bls.n	8006198 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80061b8:	4b0f      	ldr	r3, [pc, #60]	; (80061f8 <prvInitialiseTaskLists+0x6c>)
 80061ba:	0018      	movs	r0, r3
 80061bc:	f7fe fe26 	bl	8004e0c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80061c0:	4b0e      	ldr	r3, [pc, #56]	; (80061fc <prvInitialiseTaskLists+0x70>)
 80061c2:	0018      	movs	r0, r3
 80061c4:	f7fe fe22 	bl	8004e0c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80061c8:	4b0d      	ldr	r3, [pc, #52]	; (8006200 <prvInitialiseTaskLists+0x74>)
 80061ca:	0018      	movs	r0, r3
 80061cc:	f7fe fe1e 	bl	8004e0c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80061d0:	4b0c      	ldr	r3, [pc, #48]	; (8006204 <prvInitialiseTaskLists+0x78>)
 80061d2:	0018      	movs	r0, r3
 80061d4:	f7fe fe1a 	bl	8004e0c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80061d8:	4b0b      	ldr	r3, [pc, #44]	; (8006208 <prvInitialiseTaskLists+0x7c>)
 80061da:	0018      	movs	r0, r3
 80061dc:	f7fe fe16 	bl	8004e0c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80061e0:	4b0a      	ldr	r3, [pc, #40]	; (800620c <prvInitialiseTaskLists+0x80>)
 80061e2:	4a05      	ldr	r2, [pc, #20]	; (80061f8 <prvInitialiseTaskLists+0x6c>)
 80061e4:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80061e6:	4b0a      	ldr	r3, [pc, #40]	; (8006210 <prvInitialiseTaskLists+0x84>)
 80061e8:	4a04      	ldr	r2, [pc, #16]	; (80061fc <prvInitialiseTaskLists+0x70>)
 80061ea:	601a      	str	r2, [r3, #0]
}
 80061ec:	46c0      	nop			; (mov r8, r8)
 80061ee:	46bd      	mov	sp, r7
 80061f0:	b002      	add	sp, #8
 80061f2:	bd80      	pop	{r7, pc}
 80061f4:	200009e0 	.word	0x200009e0
 80061f8:	20000e40 	.word	0x20000e40
 80061fc:	20000e54 	.word	0x20000e54
 8006200:	20000e70 	.word	0x20000e70
 8006204:	20000e84 	.word	0x20000e84
 8006208:	20000e9c 	.word	0x20000e9c
 800620c:	20000e68 	.word	0x20000e68
 8006210:	20000e6c 	.word	0x20000e6c

08006214 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006214:	b580      	push	{r7, lr}
 8006216:	b082      	sub	sp, #8
 8006218:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800621a:	e01a      	b.n	8006252 <prvCheckTasksWaitingTermination+0x3e>
		{
			taskENTER_CRITICAL();
 800621c:	f000 fcf0 	bl	8006c00 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006220:	4b10      	ldr	r3, [pc, #64]	; (8006264 <prvCheckTasksWaitingTermination+0x50>)
 8006222:	68db      	ldr	r3, [r3, #12]
 8006224:	68db      	ldr	r3, [r3, #12]
 8006226:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	3304      	adds	r3, #4
 800622c:	0018      	movs	r0, r3
 800622e:	f7fe fe6e 	bl	8004f0e <uxListRemove>
				--uxCurrentNumberOfTasks;
 8006232:	4b0d      	ldr	r3, [pc, #52]	; (8006268 <prvCheckTasksWaitingTermination+0x54>)
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	1e5a      	subs	r2, r3, #1
 8006238:	4b0b      	ldr	r3, [pc, #44]	; (8006268 <prvCheckTasksWaitingTermination+0x54>)
 800623a:	601a      	str	r2, [r3, #0]
				--uxDeletedTasksWaitingCleanUp;
 800623c:	4b0b      	ldr	r3, [pc, #44]	; (800626c <prvCheckTasksWaitingTermination+0x58>)
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	1e5a      	subs	r2, r3, #1
 8006242:	4b0a      	ldr	r3, [pc, #40]	; (800626c <prvCheckTasksWaitingTermination+0x58>)
 8006244:	601a      	str	r2, [r3, #0]
			}
			taskEXIT_CRITICAL();
 8006246:	f000 fced 	bl	8006c24 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	0018      	movs	r0, r3
 800624e:	f000 f80f 	bl	8006270 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006252:	4b06      	ldr	r3, [pc, #24]	; (800626c <prvCheckTasksWaitingTermination+0x58>)
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	2b00      	cmp	r3, #0
 8006258:	d1e0      	bne.n	800621c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800625a:	46c0      	nop			; (mov r8, r8)
 800625c:	46c0      	nop			; (mov r8, r8)
 800625e:	46bd      	mov	sp, r7
 8006260:	b002      	add	sp, #8
 8006262:	bd80      	pop	{r7, pc}
 8006264:	20000e84 	.word	0x20000e84
 8006268:	20000eb0 	.word	0x20000eb0
 800626c:	20000e98 	.word	0x20000e98

08006270 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006270:	b580      	push	{r7, lr}
 8006272:	b082      	sub	sp, #8
 8006274:	af00      	add	r7, sp, #0
 8006276:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	3354      	adds	r3, #84	; 0x54
 800627c:	0018      	movs	r0, r3
 800627e:	f000 ff11 	bl	80070a4 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	22a5      	movs	r2, #165	; 0xa5
 8006286:	5c9b      	ldrb	r3, [r3, r2]
 8006288:	2b00      	cmp	r3, #0
 800628a:	d109      	bne.n	80062a0 <prvDeleteTCB+0x30>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006290:	0018      	movs	r0, r3
 8006292:	f000 fdf9 	bl	8006e88 <vPortFree>
				vPortFree( pxTCB );
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	0018      	movs	r0, r3
 800629a:	f000 fdf5 	bl	8006e88 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800629e:	e010      	b.n	80062c2 <prvDeleteTCB+0x52>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	22a5      	movs	r2, #165	; 0xa5
 80062a4:	5c9b      	ldrb	r3, [r3, r2]
 80062a6:	2b01      	cmp	r3, #1
 80062a8:	d104      	bne.n	80062b4 <prvDeleteTCB+0x44>
				vPortFree( pxTCB );
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	0018      	movs	r0, r3
 80062ae:	f000 fdeb 	bl	8006e88 <vPortFree>
	}
 80062b2:	e006      	b.n	80062c2 <prvDeleteTCB+0x52>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	22a5      	movs	r2, #165	; 0xa5
 80062b8:	5c9b      	ldrb	r3, [r3, r2]
 80062ba:	2b02      	cmp	r3, #2
 80062bc:	d001      	beq.n	80062c2 <prvDeleteTCB+0x52>
 80062be:	b672      	cpsid	i
 80062c0:	e7fe      	b.n	80062c0 <prvDeleteTCB+0x50>
	}
 80062c2:	46c0      	nop			; (mov r8, r8)
 80062c4:	46bd      	mov	sp, r7
 80062c6:	b002      	add	sp, #8
 80062c8:	bd80      	pop	{r7, pc}
	...

080062cc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80062cc:	b580      	push	{r7, lr}
 80062ce:	b082      	sub	sp, #8
 80062d0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80062d2:	4b0b      	ldr	r3, [pc, #44]	; (8006300 <prvResetNextTaskUnblockTime+0x34>)
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d104      	bne.n	80062e6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80062dc:	4b09      	ldr	r3, [pc, #36]	; (8006304 <prvResetNextTaskUnblockTime+0x38>)
 80062de:	2201      	movs	r2, #1
 80062e0:	4252      	negs	r2, r2
 80062e2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80062e4:	e008      	b.n	80062f8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80062e6:	4b06      	ldr	r3, [pc, #24]	; (8006300 <prvResetNextTaskUnblockTime+0x34>)
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	68db      	ldr	r3, [r3, #12]
 80062ec:	68db      	ldr	r3, [r3, #12]
 80062ee:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	685a      	ldr	r2, [r3, #4]
 80062f4:	4b03      	ldr	r3, [pc, #12]	; (8006304 <prvResetNextTaskUnblockTime+0x38>)
 80062f6:	601a      	str	r2, [r3, #0]
}
 80062f8:	46c0      	nop			; (mov r8, r8)
 80062fa:	46bd      	mov	sp, r7
 80062fc:	b002      	add	sp, #8
 80062fe:	bd80      	pop	{r7, pc}
 8006300:	20000e68 	.word	0x20000e68
 8006304:	20000ed0 	.word	0x20000ed0

08006308 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8006308:	b580      	push	{r7, lr}
 800630a:	b082      	sub	sp, #8
 800630c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800630e:	4b0a      	ldr	r3, [pc, #40]	; (8006338 <xTaskGetSchedulerState+0x30>)
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	2b00      	cmp	r3, #0
 8006314:	d102      	bne.n	800631c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8006316:	2301      	movs	r3, #1
 8006318:	607b      	str	r3, [r7, #4]
 800631a:	e008      	b.n	800632e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800631c:	4b07      	ldr	r3, [pc, #28]	; (800633c <xTaskGetSchedulerState+0x34>)
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	2b00      	cmp	r3, #0
 8006322:	d102      	bne.n	800632a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8006324:	2302      	movs	r3, #2
 8006326:	607b      	str	r3, [r7, #4]
 8006328:	e001      	b.n	800632e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800632a:	2300      	movs	r3, #0
 800632c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800632e:	687b      	ldr	r3, [r7, #4]
	}
 8006330:	0018      	movs	r0, r3
 8006332:	46bd      	mov	sp, r7
 8006334:	b002      	add	sp, #8
 8006336:	bd80      	pop	{r7, pc}
 8006338:	20000ebc 	.word	0x20000ebc
 800633c:	20000ed8 	.word	0x20000ed8

08006340 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8006340:	b580      	push	{r7, lr}
 8006342:	b084      	sub	sp, #16
 8006344:	af00      	add	r7, sp, #0
 8006346:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800634c:	2300      	movs	r3, #0
 800634e:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	2b00      	cmp	r3, #0
 8006354:	d044      	beq.n	80063e0 <xTaskPriorityDisinherit+0xa0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8006356:	4b25      	ldr	r3, [pc, #148]	; (80063ec <xTaskPriorityDisinherit+0xac>)
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	68ba      	ldr	r2, [r7, #8]
 800635c:	429a      	cmp	r2, r3
 800635e:	d001      	beq.n	8006364 <xTaskPriorityDisinherit+0x24>
 8006360:	b672      	cpsid	i
 8006362:	e7fe      	b.n	8006362 <xTaskPriorityDisinherit+0x22>
			configASSERT( pxTCB->uxMutexesHeld );
 8006364:	68bb      	ldr	r3, [r7, #8]
 8006366:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006368:	2b00      	cmp	r3, #0
 800636a:	d101      	bne.n	8006370 <xTaskPriorityDisinherit+0x30>
 800636c:	b672      	cpsid	i
 800636e:	e7fe      	b.n	800636e <xTaskPriorityDisinherit+0x2e>
			( pxTCB->uxMutexesHeld )--;
 8006370:	68bb      	ldr	r3, [r7, #8]
 8006372:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006374:	1e5a      	subs	r2, r3, #1
 8006376:	68bb      	ldr	r3, [r7, #8]
 8006378:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800637a:	68bb      	ldr	r3, [r7, #8]
 800637c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800637e:	68bb      	ldr	r3, [r7, #8]
 8006380:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006382:	429a      	cmp	r2, r3
 8006384:	d02c      	beq.n	80063e0 <xTaskPriorityDisinherit+0xa0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8006386:	68bb      	ldr	r3, [r7, #8]
 8006388:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800638a:	2b00      	cmp	r3, #0
 800638c:	d128      	bne.n	80063e0 <xTaskPriorityDisinherit+0xa0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800638e:	68bb      	ldr	r3, [r7, #8]
 8006390:	3304      	adds	r3, #4
 8006392:	0018      	movs	r0, r3
 8006394:	f7fe fdbb 	bl	8004f0e <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006398:	68bb      	ldr	r3, [r7, #8]
 800639a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800639c:	68bb      	ldr	r3, [r7, #8]
 800639e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80063a0:	68bb      	ldr	r3, [r7, #8]
 80063a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063a4:	2238      	movs	r2, #56	; 0x38
 80063a6:	1ad2      	subs	r2, r2, r3
 80063a8:	68bb      	ldr	r3, [r7, #8]
 80063aa:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80063ac:	68bb      	ldr	r3, [r7, #8]
 80063ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80063b0:	4b0f      	ldr	r3, [pc, #60]	; (80063f0 <xTaskPriorityDisinherit+0xb0>)
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	429a      	cmp	r2, r3
 80063b6:	d903      	bls.n	80063c0 <xTaskPriorityDisinherit+0x80>
 80063b8:	68bb      	ldr	r3, [r7, #8]
 80063ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80063bc:	4b0c      	ldr	r3, [pc, #48]	; (80063f0 <xTaskPriorityDisinherit+0xb0>)
 80063be:	601a      	str	r2, [r3, #0]
 80063c0:	68bb      	ldr	r3, [r7, #8]
 80063c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80063c4:	0013      	movs	r3, r2
 80063c6:	009b      	lsls	r3, r3, #2
 80063c8:	189b      	adds	r3, r3, r2
 80063ca:	009b      	lsls	r3, r3, #2
 80063cc:	4a09      	ldr	r2, [pc, #36]	; (80063f4 <xTaskPriorityDisinherit+0xb4>)
 80063ce:	189a      	adds	r2, r3, r2
 80063d0:	68bb      	ldr	r3, [r7, #8]
 80063d2:	3304      	adds	r3, #4
 80063d4:	0019      	movs	r1, r3
 80063d6:	0010      	movs	r0, r2
 80063d8:	f7fe fd41 	bl	8004e5e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80063dc:	2301      	movs	r3, #1
 80063de:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80063e0:	68fb      	ldr	r3, [r7, #12]
	}
 80063e2:	0018      	movs	r0, r3
 80063e4:	46bd      	mov	sp, r7
 80063e6:	b004      	add	sp, #16
 80063e8:	bd80      	pop	{r7, pc}
 80063ea:	46c0      	nop			; (mov r8, r8)
 80063ec:	200009dc 	.word	0x200009dc
 80063f0:	20000eb8 	.word	0x20000eb8
 80063f4:	200009e0 	.word	0x200009e0

080063f8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80063f8:	b580      	push	{r7, lr}
 80063fa:	b084      	sub	sp, #16
 80063fc:	af00      	add	r7, sp, #0
 80063fe:	6078      	str	r0, [r7, #4]
 8006400:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8006402:	4b21      	ldr	r3, [pc, #132]	; (8006488 <prvAddCurrentTaskToDelayedList+0x90>)
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006408:	4b20      	ldr	r3, [pc, #128]	; (800648c <prvAddCurrentTaskToDelayedList+0x94>)
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	3304      	adds	r3, #4
 800640e:	0018      	movs	r0, r3
 8006410:	f7fe fd7d 	bl	8004f0e <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	3301      	adds	r3, #1
 8006418:	d10b      	bne.n	8006432 <prvAddCurrentTaskToDelayedList+0x3a>
 800641a:	683b      	ldr	r3, [r7, #0]
 800641c:	2b00      	cmp	r3, #0
 800641e:	d008      	beq.n	8006432 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006420:	4b1a      	ldr	r3, [pc, #104]	; (800648c <prvAddCurrentTaskToDelayedList+0x94>)
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	1d1a      	adds	r2, r3, #4
 8006426:	4b1a      	ldr	r3, [pc, #104]	; (8006490 <prvAddCurrentTaskToDelayedList+0x98>)
 8006428:	0011      	movs	r1, r2
 800642a:	0018      	movs	r0, r3
 800642c:	f7fe fd17 	bl	8004e5e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006430:	e026      	b.n	8006480 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006432:	68fa      	ldr	r2, [r7, #12]
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	18d3      	adds	r3, r2, r3
 8006438:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800643a:	4b14      	ldr	r3, [pc, #80]	; (800648c <prvAddCurrentTaskToDelayedList+0x94>)
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	68ba      	ldr	r2, [r7, #8]
 8006440:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006442:	68ba      	ldr	r2, [r7, #8]
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	429a      	cmp	r2, r3
 8006448:	d209      	bcs.n	800645e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800644a:	4b12      	ldr	r3, [pc, #72]	; (8006494 <prvAddCurrentTaskToDelayedList+0x9c>)
 800644c:	681a      	ldr	r2, [r3, #0]
 800644e:	4b0f      	ldr	r3, [pc, #60]	; (800648c <prvAddCurrentTaskToDelayedList+0x94>)
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	3304      	adds	r3, #4
 8006454:	0019      	movs	r1, r3
 8006456:	0010      	movs	r0, r2
 8006458:	f7fe fd23 	bl	8004ea2 <vListInsert>
}
 800645c:	e010      	b.n	8006480 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800645e:	4b0e      	ldr	r3, [pc, #56]	; (8006498 <prvAddCurrentTaskToDelayedList+0xa0>)
 8006460:	681a      	ldr	r2, [r3, #0]
 8006462:	4b0a      	ldr	r3, [pc, #40]	; (800648c <prvAddCurrentTaskToDelayedList+0x94>)
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	3304      	adds	r3, #4
 8006468:	0019      	movs	r1, r3
 800646a:	0010      	movs	r0, r2
 800646c:	f7fe fd19 	bl	8004ea2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006470:	4b0a      	ldr	r3, [pc, #40]	; (800649c <prvAddCurrentTaskToDelayedList+0xa4>)
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	68ba      	ldr	r2, [r7, #8]
 8006476:	429a      	cmp	r2, r3
 8006478:	d202      	bcs.n	8006480 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800647a:	4b08      	ldr	r3, [pc, #32]	; (800649c <prvAddCurrentTaskToDelayedList+0xa4>)
 800647c:	68ba      	ldr	r2, [r7, #8]
 800647e:	601a      	str	r2, [r3, #0]
}
 8006480:	46c0      	nop			; (mov r8, r8)
 8006482:	46bd      	mov	sp, r7
 8006484:	b004      	add	sp, #16
 8006486:	bd80      	pop	{r7, pc}
 8006488:	20000eb4 	.word	0x20000eb4
 800648c:	200009dc 	.word	0x200009dc
 8006490:	20000e9c 	.word	0x20000e9c
 8006494:	20000e6c 	.word	0x20000e6c
 8006498:	20000e68 	.word	0x20000e68
 800649c:	20000ed0 	.word	0x20000ed0

080064a0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80064a0:	b590      	push	{r4, r7, lr}
 80064a2:	b089      	sub	sp, #36	; 0x24
 80064a4:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80064a6:	2300      	movs	r3, #0
 80064a8:	60fb      	str	r3, [r7, #12]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80064aa:	f000 fac9 	bl	8006a40 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80064ae:	4b17      	ldr	r3, [pc, #92]	; (800650c <xTimerCreateTimerTask+0x6c>)
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d020      	beq.n	80064f8 <xTimerCreateTimerTask+0x58>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80064b6:	2300      	movs	r3, #0
 80064b8:	60bb      	str	r3, [r7, #8]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80064ba:	2300      	movs	r3, #0
 80064bc:	607b      	str	r3, [r7, #4]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80064be:	003a      	movs	r2, r7
 80064c0:	1d39      	adds	r1, r7, #4
 80064c2:	2308      	movs	r3, #8
 80064c4:	18fb      	adds	r3, r7, r3
 80064c6:	0018      	movs	r0, r3
 80064c8:	f7fe fc88 	bl	8004ddc <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80064cc:	683c      	ldr	r4, [r7, #0]
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	68ba      	ldr	r2, [r7, #8]
 80064d2:	490f      	ldr	r1, [pc, #60]	; (8006510 <xTimerCreateTimerTask+0x70>)
 80064d4:	480f      	ldr	r0, [pc, #60]	; (8006514 <xTimerCreateTimerTask+0x74>)
 80064d6:	9202      	str	r2, [sp, #8]
 80064d8:	9301      	str	r3, [sp, #4]
 80064da:	2302      	movs	r3, #2
 80064dc:	9300      	str	r3, [sp, #0]
 80064de:	2300      	movs	r3, #0
 80064e0:	0022      	movs	r2, r4
 80064e2:	f7ff f968 	bl	80057b6 <xTaskCreateStatic>
 80064e6:	0002      	movs	r2, r0
 80064e8:	4b0b      	ldr	r3, [pc, #44]	; (8006518 <xTimerCreateTimerTask+0x78>)
 80064ea:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80064ec:	4b0a      	ldr	r3, [pc, #40]	; (8006518 <xTimerCreateTimerTask+0x78>)
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d001      	beq.n	80064f8 <xTimerCreateTimerTask+0x58>
			{
				xReturn = pdPASS;
 80064f4:	2301      	movs	r3, #1
 80064f6:	60fb      	str	r3, [r7, #12]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d101      	bne.n	8006502 <xTimerCreateTimerTask+0x62>
 80064fe:	b672      	cpsid	i
 8006500:	e7fe      	b.n	8006500 <xTimerCreateTimerTask+0x60>
	return xReturn;
 8006502:	68fb      	ldr	r3, [r7, #12]
}
 8006504:	0018      	movs	r0, r3
 8006506:	46bd      	mov	sp, r7
 8006508:	b005      	add	sp, #20
 800650a:	bd90      	pop	{r4, r7, pc}
 800650c:	20000f0c 	.word	0x20000f0c
 8006510:	080072a8 	.word	0x080072a8
 8006514:	08006639 	.word	0x08006639
 8006518:	20000f10 	.word	0x20000f10

0800651c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800651c:	b590      	push	{r4, r7, lr}
 800651e:	b08b      	sub	sp, #44	; 0x2c
 8006520:	af00      	add	r7, sp, #0
 8006522:	60f8      	str	r0, [r7, #12]
 8006524:	60b9      	str	r1, [r7, #8]
 8006526:	607a      	str	r2, [r7, #4]
 8006528:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800652a:	2300      	movs	r3, #0
 800652c:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	2b00      	cmp	r3, #0
 8006532:	d101      	bne.n	8006538 <xTimerGenericCommand+0x1c>
 8006534:	b672      	cpsid	i
 8006536:	e7fe      	b.n	8006536 <xTimerGenericCommand+0x1a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8006538:	4b1c      	ldr	r3, [pc, #112]	; (80065ac <xTimerGenericCommand+0x90>)
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	2b00      	cmp	r3, #0
 800653e:	d030      	beq.n	80065a2 <xTimerGenericCommand+0x86>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8006540:	2414      	movs	r4, #20
 8006542:	193b      	adds	r3, r7, r4
 8006544:	68ba      	ldr	r2, [r7, #8]
 8006546:	601a      	str	r2, [r3, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8006548:	193b      	adds	r3, r7, r4
 800654a:	687a      	ldr	r2, [r7, #4]
 800654c:	605a      	str	r2, [r3, #4]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800654e:	193b      	adds	r3, r7, r4
 8006550:	68fa      	ldr	r2, [r7, #12]
 8006552:	609a      	str	r2, [r3, #8]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8006554:	68bb      	ldr	r3, [r7, #8]
 8006556:	2b05      	cmp	r3, #5
 8006558:	dc19      	bgt.n	800658e <xTimerGenericCommand+0x72>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800655a:	f7ff fed5 	bl	8006308 <xTaskGetSchedulerState>
 800655e:	0003      	movs	r3, r0
 8006560:	2b02      	cmp	r3, #2
 8006562:	d109      	bne.n	8006578 <xTimerGenericCommand+0x5c>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8006564:	4b11      	ldr	r3, [pc, #68]	; (80065ac <xTimerGenericCommand+0x90>)
 8006566:	6818      	ldr	r0, [r3, #0]
 8006568:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800656a:	1939      	adds	r1, r7, r4
 800656c:	2300      	movs	r3, #0
 800656e:	f7fe fdbd 	bl	80050ec <xQueueGenericSend>
 8006572:	0003      	movs	r3, r0
 8006574:	627b      	str	r3, [r7, #36]	; 0x24
 8006576:	e014      	b.n	80065a2 <xTimerGenericCommand+0x86>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8006578:	4b0c      	ldr	r3, [pc, #48]	; (80065ac <xTimerGenericCommand+0x90>)
 800657a:	6818      	ldr	r0, [r3, #0]
 800657c:	2314      	movs	r3, #20
 800657e:	18f9      	adds	r1, r7, r3
 8006580:	2300      	movs	r3, #0
 8006582:	2200      	movs	r2, #0
 8006584:	f7fe fdb2 	bl	80050ec <xQueueGenericSend>
 8006588:	0003      	movs	r3, r0
 800658a:	627b      	str	r3, [r7, #36]	; 0x24
 800658c:	e009      	b.n	80065a2 <xTimerGenericCommand+0x86>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800658e:	4b07      	ldr	r3, [pc, #28]	; (80065ac <xTimerGenericCommand+0x90>)
 8006590:	6818      	ldr	r0, [r3, #0]
 8006592:	683a      	ldr	r2, [r7, #0]
 8006594:	2314      	movs	r3, #20
 8006596:	18f9      	adds	r1, r7, r3
 8006598:	2300      	movs	r3, #0
 800659a:	f7fe fe6b 	bl	8005274 <xQueueGenericSendFromISR>
 800659e:	0003      	movs	r3, r0
 80065a0:	627b      	str	r3, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80065a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80065a4:	0018      	movs	r0, r3
 80065a6:	46bd      	mov	sp, r7
 80065a8:	b00b      	add	sp, #44	; 0x2c
 80065aa:	bd90      	pop	{r4, r7, pc}
 80065ac:	20000f0c 	.word	0x20000f0c

080065b0 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80065b0:	b580      	push	{r7, lr}
 80065b2:	b086      	sub	sp, #24
 80065b4:	af02      	add	r7, sp, #8
 80065b6:	6078      	str	r0, [r7, #4]
 80065b8:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80065ba:	4b1e      	ldr	r3, [pc, #120]	; (8006634 <prvProcessExpiredTimer+0x84>)
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	68db      	ldr	r3, [r3, #12]
 80065c0:	68db      	ldr	r3, [r3, #12]
 80065c2:	60fb      	str	r3, [r7, #12]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	3304      	adds	r3, #4
 80065c8:	0018      	movs	r0, r3
 80065ca:	f7fe fca0 	bl	8004f0e <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	2228      	movs	r2, #40	; 0x28
 80065d2:	5c9b      	ldrb	r3, [r3, r2]
 80065d4:	001a      	movs	r2, r3
 80065d6:	2304      	movs	r3, #4
 80065d8:	4013      	ands	r3, r2
 80065da:	d019      	beq.n	8006610 <prvProcessExpiredTimer+0x60>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	699a      	ldr	r2, [r3, #24]
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	18d1      	adds	r1, r2, r3
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	683a      	ldr	r2, [r7, #0]
 80065e8:	68f8      	ldr	r0, [r7, #12]
 80065ea:	f000 f8c3 	bl	8006774 <prvInsertTimerInActiveList>
 80065ee:	1e03      	subs	r3, r0, #0
 80065f0:	d017      	beq.n	8006622 <prvProcessExpiredTimer+0x72>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80065f2:	687a      	ldr	r2, [r7, #4]
 80065f4:	68f8      	ldr	r0, [r7, #12]
 80065f6:	2300      	movs	r3, #0
 80065f8:	9300      	str	r3, [sp, #0]
 80065fa:	2300      	movs	r3, #0
 80065fc:	2100      	movs	r1, #0
 80065fe:	f7ff ff8d 	bl	800651c <xTimerGenericCommand>
 8006602:	0003      	movs	r3, r0
 8006604:	60bb      	str	r3, [r7, #8]
			configASSERT( xResult );
 8006606:	68bb      	ldr	r3, [r7, #8]
 8006608:	2b00      	cmp	r3, #0
 800660a:	d10a      	bne.n	8006622 <prvProcessExpiredTimer+0x72>
 800660c:	b672      	cpsid	i
 800660e:	e7fe      	b.n	800660e <prvProcessExpiredTimer+0x5e>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	2228      	movs	r2, #40	; 0x28
 8006614:	5c9b      	ldrb	r3, [r3, r2]
 8006616:	2201      	movs	r2, #1
 8006618:	4393      	bics	r3, r2
 800661a:	b2d9      	uxtb	r1, r3
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	2228      	movs	r2, #40	; 0x28
 8006620:	5499      	strb	r1, [r3, r2]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	6a1b      	ldr	r3, [r3, #32]
 8006626:	68fa      	ldr	r2, [r7, #12]
 8006628:	0010      	movs	r0, r2
 800662a:	4798      	blx	r3
}
 800662c:	46c0      	nop			; (mov r8, r8)
 800662e:	46bd      	mov	sp, r7
 8006630:	b004      	add	sp, #16
 8006632:	bd80      	pop	{r7, pc}
 8006634:	20000f04 	.word	0x20000f04

08006638 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8006638:	b580      	push	{r7, lr}
 800663a:	b084      	sub	sp, #16
 800663c:	af00      	add	r7, sp, #0
 800663e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006640:	2308      	movs	r3, #8
 8006642:	18fb      	adds	r3, r7, r3
 8006644:	0018      	movs	r0, r3
 8006646:	f000 f853 	bl	80066f0 <prvGetNextExpireTime>
 800664a:	0003      	movs	r3, r0
 800664c:	60fb      	str	r3, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800664e:	68ba      	ldr	r2, [r7, #8]
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	0011      	movs	r1, r2
 8006654:	0018      	movs	r0, r3
 8006656:	f000 f803 	bl	8006660 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800665a:	f000 f8cd 	bl	80067f8 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800665e:	e7ef      	b.n	8006640 <prvTimerTask+0x8>

08006660 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8006660:	b580      	push	{r7, lr}
 8006662:	b084      	sub	sp, #16
 8006664:	af00      	add	r7, sp, #0
 8006666:	6078      	str	r0, [r7, #4]
 8006668:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800666a:	f7ff fac1 	bl	8005bf0 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800666e:	2308      	movs	r3, #8
 8006670:	18fb      	adds	r3, r7, r3
 8006672:	0018      	movs	r0, r3
 8006674:	f000 f85e 	bl	8006734 <prvSampleTimeNow>
 8006678:	0003      	movs	r3, r0
 800667a:	60fb      	str	r3, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800667c:	68bb      	ldr	r3, [r7, #8]
 800667e:	2b00      	cmp	r3, #0
 8006680:	d12b      	bne.n	80066da <prvProcessTimerOrBlockTask+0x7a>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8006682:	683b      	ldr	r3, [r7, #0]
 8006684:	2b00      	cmp	r3, #0
 8006686:	d10c      	bne.n	80066a2 <prvProcessTimerOrBlockTask+0x42>
 8006688:	687a      	ldr	r2, [r7, #4]
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	429a      	cmp	r2, r3
 800668e:	d808      	bhi.n	80066a2 <prvProcessTimerOrBlockTask+0x42>
			{
				( void ) xTaskResumeAll();
 8006690:	f7ff faba 	bl	8005c08 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8006694:	68fa      	ldr	r2, [r7, #12]
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	0011      	movs	r1, r2
 800669a:	0018      	movs	r0, r3
 800669c:	f7ff ff88 	bl	80065b0 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80066a0:	e01d      	b.n	80066de <prvProcessTimerOrBlockTask+0x7e>
				if( xListWasEmpty != pdFALSE )
 80066a2:	683b      	ldr	r3, [r7, #0]
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	d008      	beq.n	80066ba <prvProcessTimerOrBlockTask+0x5a>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80066a8:	4b0f      	ldr	r3, [pc, #60]	; (80066e8 <prvProcessTimerOrBlockTask+0x88>)
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d101      	bne.n	80066b6 <prvProcessTimerOrBlockTask+0x56>
 80066b2:	2301      	movs	r3, #1
 80066b4:	e000      	b.n	80066b8 <prvProcessTimerOrBlockTask+0x58>
 80066b6:	2300      	movs	r3, #0
 80066b8:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80066ba:	4b0c      	ldr	r3, [pc, #48]	; (80066ec <prvProcessTimerOrBlockTask+0x8c>)
 80066bc:	6818      	ldr	r0, [r3, #0]
 80066be:	687a      	ldr	r2, [r7, #4]
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	1ad3      	subs	r3, r2, r3
 80066c4:	683a      	ldr	r2, [r7, #0]
 80066c6:	0019      	movs	r1, r3
 80066c8:	f7ff f842 	bl	8005750 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80066cc:	f7ff fa9c 	bl	8005c08 <xTaskResumeAll>
 80066d0:	1e03      	subs	r3, r0, #0
 80066d2:	d104      	bne.n	80066de <prvProcessTimerOrBlockTask+0x7e>
					portYIELD_WITHIN_API();
 80066d4:	f000 fa84 	bl	8006be0 <vPortYield>
}
 80066d8:	e001      	b.n	80066de <prvProcessTimerOrBlockTask+0x7e>
			( void ) xTaskResumeAll();
 80066da:	f7ff fa95 	bl	8005c08 <xTaskResumeAll>
}
 80066de:	46c0      	nop			; (mov r8, r8)
 80066e0:	46bd      	mov	sp, r7
 80066e2:	b004      	add	sp, #16
 80066e4:	bd80      	pop	{r7, pc}
 80066e6:	46c0      	nop			; (mov r8, r8)
 80066e8:	20000f08 	.word	0x20000f08
 80066ec:	20000f0c 	.word	0x20000f0c

080066f0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80066f0:	b580      	push	{r7, lr}
 80066f2:	b084      	sub	sp, #16
 80066f4:	af00      	add	r7, sp, #0
 80066f6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80066f8:	4b0d      	ldr	r3, [pc, #52]	; (8006730 <prvGetNextExpireTime+0x40>)
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d101      	bne.n	8006706 <prvGetNextExpireTime+0x16>
 8006702:	2201      	movs	r2, #1
 8006704:	e000      	b.n	8006708 <prvGetNextExpireTime+0x18>
 8006706:	2200      	movs	r2, #0
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	2b00      	cmp	r3, #0
 8006712:	d105      	bne.n	8006720 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006714:	4b06      	ldr	r3, [pc, #24]	; (8006730 <prvGetNextExpireTime+0x40>)
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	68db      	ldr	r3, [r3, #12]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	60fb      	str	r3, [r7, #12]
 800671e:	e001      	b.n	8006724 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8006720:	2300      	movs	r3, #0
 8006722:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8006724:	68fb      	ldr	r3, [r7, #12]
}
 8006726:	0018      	movs	r0, r3
 8006728:	46bd      	mov	sp, r7
 800672a:	b004      	add	sp, #16
 800672c:	bd80      	pop	{r7, pc}
 800672e:	46c0      	nop			; (mov r8, r8)
 8006730:	20000f04 	.word	0x20000f04

08006734 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8006734:	b580      	push	{r7, lr}
 8006736:	b084      	sub	sp, #16
 8006738:	af00      	add	r7, sp, #0
 800673a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800673c:	f7ff faf0 	bl	8005d20 <xTaskGetTickCount>
 8006740:	0003      	movs	r3, r0
 8006742:	60fb      	str	r3, [r7, #12]

	if( xTimeNow < xLastTime )
 8006744:	4b0a      	ldr	r3, [pc, #40]	; (8006770 <prvSampleTimeNow+0x3c>)
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	68fa      	ldr	r2, [r7, #12]
 800674a:	429a      	cmp	r2, r3
 800674c:	d205      	bcs.n	800675a <prvSampleTimeNow+0x26>
	{
		prvSwitchTimerLists();
 800674e:	f000 f919 	bl	8006984 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	2201      	movs	r2, #1
 8006756:	601a      	str	r2, [r3, #0]
 8006758:	e002      	b.n	8006760 <prvSampleTimeNow+0x2c>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	2200      	movs	r2, #0
 800675e:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8006760:	4b03      	ldr	r3, [pc, #12]	; (8006770 <prvSampleTimeNow+0x3c>)
 8006762:	68fa      	ldr	r2, [r7, #12]
 8006764:	601a      	str	r2, [r3, #0]

	return xTimeNow;
 8006766:	68fb      	ldr	r3, [r7, #12]
}
 8006768:	0018      	movs	r0, r3
 800676a:	46bd      	mov	sp, r7
 800676c:	b004      	add	sp, #16
 800676e:	bd80      	pop	{r7, pc}
 8006770:	20000f14 	.word	0x20000f14

08006774 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8006774:	b580      	push	{r7, lr}
 8006776:	b086      	sub	sp, #24
 8006778:	af00      	add	r7, sp, #0
 800677a:	60f8      	str	r0, [r7, #12]
 800677c:	60b9      	str	r1, [r7, #8]
 800677e:	607a      	str	r2, [r7, #4]
 8006780:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8006782:	2300      	movs	r3, #0
 8006784:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	68ba      	ldr	r2, [r7, #8]
 800678a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	68fa      	ldr	r2, [r7, #12]
 8006790:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8006792:	68ba      	ldr	r2, [r7, #8]
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	429a      	cmp	r2, r3
 8006798:	d812      	bhi.n	80067c0 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800679a:	687a      	ldr	r2, [r7, #4]
 800679c:	683b      	ldr	r3, [r7, #0]
 800679e:	1ad2      	subs	r2, r2, r3
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	699b      	ldr	r3, [r3, #24]
 80067a4:	429a      	cmp	r2, r3
 80067a6:	d302      	bcc.n	80067ae <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80067a8:	2301      	movs	r3, #1
 80067aa:	617b      	str	r3, [r7, #20]
 80067ac:	e01b      	b.n	80067e6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80067ae:	4b10      	ldr	r3, [pc, #64]	; (80067f0 <prvInsertTimerInActiveList+0x7c>)
 80067b0:	681a      	ldr	r2, [r3, #0]
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	3304      	adds	r3, #4
 80067b6:	0019      	movs	r1, r3
 80067b8:	0010      	movs	r0, r2
 80067ba:	f7fe fb72 	bl	8004ea2 <vListInsert>
 80067be:	e012      	b.n	80067e6 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80067c0:	687a      	ldr	r2, [r7, #4]
 80067c2:	683b      	ldr	r3, [r7, #0]
 80067c4:	429a      	cmp	r2, r3
 80067c6:	d206      	bcs.n	80067d6 <prvInsertTimerInActiveList+0x62>
 80067c8:	68ba      	ldr	r2, [r7, #8]
 80067ca:	683b      	ldr	r3, [r7, #0]
 80067cc:	429a      	cmp	r2, r3
 80067ce:	d302      	bcc.n	80067d6 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80067d0:	2301      	movs	r3, #1
 80067d2:	617b      	str	r3, [r7, #20]
 80067d4:	e007      	b.n	80067e6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80067d6:	4b07      	ldr	r3, [pc, #28]	; (80067f4 <prvInsertTimerInActiveList+0x80>)
 80067d8:	681a      	ldr	r2, [r3, #0]
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	3304      	adds	r3, #4
 80067de:	0019      	movs	r1, r3
 80067e0:	0010      	movs	r0, r2
 80067e2:	f7fe fb5e 	bl	8004ea2 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80067e6:	697b      	ldr	r3, [r7, #20]
}
 80067e8:	0018      	movs	r0, r3
 80067ea:	46bd      	mov	sp, r7
 80067ec:	b006      	add	sp, #24
 80067ee:	bd80      	pop	{r7, pc}
 80067f0:	20000f08 	.word	0x20000f08
 80067f4:	20000f04 	.word	0x20000f04

080067f8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80067f8:	b590      	push	{r4, r7, lr}
 80067fa:	b08d      	sub	sp, #52	; 0x34
 80067fc:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80067fe:	e0ac      	b.n	800695a <prvProcessReceivedCommands+0x162>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8006800:	2208      	movs	r2, #8
 8006802:	18bb      	adds	r3, r7, r2
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	2b00      	cmp	r3, #0
 8006808:	da0f      	bge.n	800682a <prvProcessReceivedCommands+0x32>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800680a:	18bb      	adds	r3, r7, r2
 800680c:	3304      	adds	r3, #4
 800680e:	627b      	str	r3, [r7, #36]	; 0x24

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8006810:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006812:	2b00      	cmp	r3, #0
 8006814:	d101      	bne.n	800681a <prvProcessReceivedCommands+0x22>
 8006816:	b672      	cpsid	i
 8006818:	e7fe      	b.n	8006818 <prvProcessReceivedCommands+0x20>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800681a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800681c:	681a      	ldr	r2, [r3, #0]
 800681e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006820:	6858      	ldr	r0, [r3, #4]
 8006822:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006824:	689b      	ldr	r3, [r3, #8]
 8006826:	0019      	movs	r1, r3
 8006828:	4790      	blx	r2
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800682a:	2208      	movs	r2, #8
 800682c:	18bb      	adds	r3, r7, r2
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	2b00      	cmp	r3, #0
 8006832:	da00      	bge.n	8006836 <prvProcessReceivedCommands+0x3e>
 8006834:	e091      	b.n	800695a <prvProcessReceivedCommands+0x162>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8006836:	18bb      	adds	r3, r7, r2
 8006838:	689b      	ldr	r3, [r3, #8]
 800683a:	623b      	str	r3, [r7, #32]

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800683c:	6a3b      	ldr	r3, [r7, #32]
 800683e:	695b      	ldr	r3, [r3, #20]
 8006840:	2b00      	cmp	r3, #0
 8006842:	d004      	beq.n	800684e <prvProcessReceivedCommands+0x56>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006844:	6a3b      	ldr	r3, [r7, #32]
 8006846:	3304      	adds	r3, #4
 8006848:	0018      	movs	r0, r3
 800684a:	f7fe fb60 	bl	8004f0e <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800684e:	1d3b      	adds	r3, r7, #4
 8006850:	0018      	movs	r0, r3
 8006852:	f7ff ff6f 	bl	8006734 <prvSampleTimeNow>
 8006856:	0003      	movs	r3, r0
 8006858:	61fb      	str	r3, [r7, #28]

			switch( xMessage.xMessageID )
 800685a:	2308      	movs	r3, #8
 800685c:	18fb      	adds	r3, r7, r3
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	2b09      	cmp	r3, #9
 8006862:	d900      	bls.n	8006866 <prvProcessReceivedCommands+0x6e>
 8006864:	e078      	b.n	8006958 <prvProcessReceivedCommands+0x160>
 8006866:	009a      	lsls	r2, r3, #2
 8006868:	4b44      	ldr	r3, [pc, #272]	; (800697c <prvProcessReceivedCommands+0x184>)
 800686a:	18d3      	adds	r3, r2, r3
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	469f      	mov	pc, r3
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006870:	6a3b      	ldr	r3, [r7, #32]
 8006872:	2228      	movs	r2, #40	; 0x28
 8006874:	5c9b      	ldrb	r3, [r3, r2]
 8006876:	2201      	movs	r2, #1
 8006878:	4313      	orrs	r3, r2
 800687a:	b2d9      	uxtb	r1, r3
 800687c:	6a3b      	ldr	r3, [r7, #32]
 800687e:	2228      	movs	r2, #40	; 0x28
 8006880:	5499      	strb	r1, [r3, r2]
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8006882:	2408      	movs	r4, #8
 8006884:	193b      	adds	r3, r7, r4
 8006886:	685a      	ldr	r2, [r3, #4]
 8006888:	6a3b      	ldr	r3, [r7, #32]
 800688a:	699b      	ldr	r3, [r3, #24]
 800688c:	18d1      	adds	r1, r2, r3
 800688e:	193b      	adds	r3, r7, r4
 8006890:	685b      	ldr	r3, [r3, #4]
 8006892:	69fa      	ldr	r2, [r7, #28]
 8006894:	6a38      	ldr	r0, [r7, #32]
 8006896:	f7ff ff6d 	bl	8006774 <prvInsertTimerInActiveList>
 800689a:	1e03      	subs	r3, r0, #0
 800689c:	d05d      	beq.n	800695a <prvProcessReceivedCommands+0x162>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800689e:	6a3b      	ldr	r3, [r7, #32]
 80068a0:	6a1b      	ldr	r3, [r3, #32]
 80068a2:	6a3a      	ldr	r2, [r7, #32]
 80068a4:	0010      	movs	r0, r2
 80068a6:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80068a8:	6a3b      	ldr	r3, [r7, #32]
 80068aa:	2228      	movs	r2, #40	; 0x28
 80068ac:	5c9b      	ldrb	r3, [r3, r2]
 80068ae:	001a      	movs	r2, r3
 80068b0:	2304      	movs	r3, #4
 80068b2:	4013      	ands	r3, r2
 80068b4:	d051      	beq.n	800695a <prvProcessReceivedCommands+0x162>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80068b6:	193b      	adds	r3, r7, r4
 80068b8:	685a      	ldr	r2, [r3, #4]
 80068ba:	6a3b      	ldr	r3, [r7, #32]
 80068bc:	699b      	ldr	r3, [r3, #24]
 80068be:	18d2      	adds	r2, r2, r3
 80068c0:	6a38      	ldr	r0, [r7, #32]
 80068c2:	2300      	movs	r3, #0
 80068c4:	9300      	str	r3, [sp, #0]
 80068c6:	2300      	movs	r3, #0
 80068c8:	2100      	movs	r1, #0
 80068ca:	f7ff fe27 	bl	800651c <xTimerGenericCommand>
 80068ce:	0003      	movs	r3, r0
 80068d0:	61bb      	str	r3, [r7, #24]
							configASSERT( xResult );
 80068d2:	69bb      	ldr	r3, [r7, #24]
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	d140      	bne.n	800695a <prvProcessReceivedCommands+0x162>
 80068d8:	b672      	cpsid	i
 80068da:	e7fe      	b.n	80068da <prvProcessReceivedCommands+0xe2>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80068dc:	6a3b      	ldr	r3, [r7, #32]
 80068de:	2228      	movs	r2, #40	; 0x28
 80068e0:	5c9b      	ldrb	r3, [r3, r2]
 80068e2:	2201      	movs	r2, #1
 80068e4:	4393      	bics	r3, r2
 80068e6:	b2d9      	uxtb	r1, r3
 80068e8:	6a3b      	ldr	r3, [r7, #32]
 80068ea:	2228      	movs	r2, #40	; 0x28
 80068ec:	5499      	strb	r1, [r3, r2]
					break;
 80068ee:	e034      	b.n	800695a <prvProcessReceivedCommands+0x162>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80068f0:	6a3b      	ldr	r3, [r7, #32]
 80068f2:	2228      	movs	r2, #40	; 0x28
 80068f4:	5c9b      	ldrb	r3, [r3, r2]
 80068f6:	2201      	movs	r2, #1
 80068f8:	4313      	orrs	r3, r2
 80068fa:	b2d9      	uxtb	r1, r3
 80068fc:	6a3b      	ldr	r3, [r7, #32]
 80068fe:	2228      	movs	r2, #40	; 0x28
 8006900:	5499      	strb	r1, [r3, r2]
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8006902:	2308      	movs	r3, #8
 8006904:	18fb      	adds	r3, r7, r3
 8006906:	685a      	ldr	r2, [r3, #4]
 8006908:	6a3b      	ldr	r3, [r7, #32]
 800690a:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800690c:	6a3b      	ldr	r3, [r7, #32]
 800690e:	699b      	ldr	r3, [r3, #24]
 8006910:	2b00      	cmp	r3, #0
 8006912:	d101      	bne.n	8006918 <prvProcessReceivedCommands+0x120>
 8006914:	b672      	cpsid	i
 8006916:	e7fe      	b.n	8006916 <prvProcessReceivedCommands+0x11e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8006918:	6a3b      	ldr	r3, [r7, #32]
 800691a:	699a      	ldr	r2, [r3, #24]
 800691c:	69fb      	ldr	r3, [r7, #28]
 800691e:	18d1      	adds	r1, r2, r3
 8006920:	69fb      	ldr	r3, [r7, #28]
 8006922:	69fa      	ldr	r2, [r7, #28]
 8006924:	6a38      	ldr	r0, [r7, #32]
 8006926:	f7ff ff25 	bl	8006774 <prvInsertTimerInActiveList>
					break;
 800692a:	e016      	b.n	800695a <prvProcessReceivedCommands+0x162>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800692c:	6a3b      	ldr	r3, [r7, #32]
 800692e:	2228      	movs	r2, #40	; 0x28
 8006930:	5c9b      	ldrb	r3, [r3, r2]
 8006932:	001a      	movs	r2, r3
 8006934:	2302      	movs	r3, #2
 8006936:	4013      	ands	r3, r2
 8006938:	d104      	bne.n	8006944 <prvProcessReceivedCommands+0x14c>
						{
							vPortFree( pxTimer );
 800693a:	6a3b      	ldr	r3, [r7, #32]
 800693c:	0018      	movs	r0, r3
 800693e:	f000 faa3 	bl	8006e88 <vPortFree>
 8006942:	e00a      	b.n	800695a <prvProcessReceivedCommands+0x162>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006944:	6a3b      	ldr	r3, [r7, #32]
 8006946:	2228      	movs	r2, #40	; 0x28
 8006948:	5c9b      	ldrb	r3, [r3, r2]
 800694a:	2201      	movs	r2, #1
 800694c:	4393      	bics	r3, r2
 800694e:	b2d9      	uxtb	r1, r3
 8006950:	6a3b      	ldr	r3, [r7, #32]
 8006952:	2228      	movs	r2, #40	; 0x28
 8006954:	5499      	strb	r1, [r3, r2]
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8006956:	e000      	b.n	800695a <prvProcessReceivedCommands+0x162>

				default	:
					/* Don't expect to get here. */
					break;
 8006958:	46c0      	nop			; (mov r8, r8)
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800695a:	4b09      	ldr	r3, [pc, #36]	; (8006980 <prvProcessReceivedCommands+0x188>)
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	2208      	movs	r2, #8
 8006960:	18b9      	adds	r1, r7, r2
 8006962:	2200      	movs	r2, #0
 8006964:	0018      	movs	r0, r3
 8006966:	f7fe fcf9 	bl	800535c <xQueueReceive>
 800696a:	1e03      	subs	r3, r0, #0
 800696c:	d000      	beq.n	8006970 <prvProcessReceivedCommands+0x178>
 800696e:	e747      	b.n	8006800 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8006970:	46c0      	nop			; (mov r8, r8)
 8006972:	46c0      	nop			; (mov r8, r8)
 8006974:	46bd      	mov	sp, r7
 8006976:	b00b      	add	sp, #44	; 0x2c
 8006978:	bd90      	pop	{r4, r7, pc}
 800697a:	46c0      	nop			; (mov r8, r8)
 800697c:	08007388 	.word	0x08007388
 8006980:	20000f0c 	.word	0x20000f0c

08006984 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8006984:	b580      	push	{r7, lr}
 8006986:	b088      	sub	sp, #32
 8006988:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800698a:	e041      	b.n	8006a10 <prvSwitchTimerLists+0x8c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800698c:	4b2a      	ldr	r3, [pc, #168]	; (8006a38 <prvSwitchTimerLists+0xb4>)
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	68db      	ldr	r3, [r3, #12]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006996:	4b28      	ldr	r3, [pc, #160]	; (8006a38 <prvSwitchTimerLists+0xb4>)
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	68db      	ldr	r3, [r3, #12]
 800699c:	68db      	ldr	r3, [r3, #12]
 800699e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	3304      	adds	r3, #4
 80069a4:	0018      	movs	r0, r3
 80069a6:	f7fe fab2 	bl	8004f0e <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	6a1b      	ldr	r3, [r3, #32]
 80069ae:	68fa      	ldr	r2, [r7, #12]
 80069b0:	0010      	movs	r0, r2
 80069b2:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	2228      	movs	r2, #40	; 0x28
 80069b8:	5c9b      	ldrb	r3, [r3, r2]
 80069ba:	001a      	movs	r2, r3
 80069bc:	2304      	movs	r3, #4
 80069be:	4013      	ands	r3, r2
 80069c0:	d026      	beq.n	8006a10 <prvSwitchTimerLists+0x8c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	699b      	ldr	r3, [r3, #24]
 80069c6:	693a      	ldr	r2, [r7, #16]
 80069c8:	18d3      	adds	r3, r2, r3
 80069ca:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80069cc:	68ba      	ldr	r2, [r7, #8]
 80069ce:	693b      	ldr	r3, [r7, #16]
 80069d0:	429a      	cmp	r2, r3
 80069d2:	d90e      	bls.n	80069f2 <prvSwitchTimerLists+0x6e>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	68ba      	ldr	r2, [r7, #8]
 80069d8:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	68fa      	ldr	r2, [r7, #12]
 80069de:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80069e0:	4b15      	ldr	r3, [pc, #84]	; (8006a38 <prvSwitchTimerLists+0xb4>)
 80069e2:	681a      	ldr	r2, [r3, #0]
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	3304      	adds	r3, #4
 80069e8:	0019      	movs	r1, r3
 80069ea:	0010      	movs	r0, r2
 80069ec:	f7fe fa59 	bl	8004ea2 <vListInsert>
 80069f0:	e00e      	b.n	8006a10 <prvSwitchTimerLists+0x8c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80069f2:	693a      	ldr	r2, [r7, #16]
 80069f4:	68f8      	ldr	r0, [r7, #12]
 80069f6:	2300      	movs	r3, #0
 80069f8:	9300      	str	r3, [sp, #0]
 80069fa:	2300      	movs	r3, #0
 80069fc:	2100      	movs	r1, #0
 80069fe:	f7ff fd8d 	bl	800651c <xTimerGenericCommand>
 8006a02:	0003      	movs	r3, r0
 8006a04:	607b      	str	r3, [r7, #4]
				configASSERT( xResult );
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d101      	bne.n	8006a10 <prvSwitchTimerLists+0x8c>
 8006a0c:	b672      	cpsid	i
 8006a0e:	e7fe      	b.n	8006a0e <prvSwitchTimerLists+0x8a>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006a10:	4b09      	ldr	r3, [pc, #36]	; (8006a38 <prvSwitchTimerLists+0xb4>)
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	d1b8      	bne.n	800698c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8006a1a:	4b07      	ldr	r3, [pc, #28]	; (8006a38 <prvSwitchTimerLists+0xb4>)
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8006a20:	4b06      	ldr	r3, [pc, #24]	; (8006a3c <prvSwitchTimerLists+0xb8>)
 8006a22:	681a      	ldr	r2, [r3, #0]
 8006a24:	4b04      	ldr	r3, [pc, #16]	; (8006a38 <prvSwitchTimerLists+0xb4>)
 8006a26:	601a      	str	r2, [r3, #0]
	pxOverflowTimerList = pxTemp;
 8006a28:	4b04      	ldr	r3, [pc, #16]	; (8006a3c <prvSwitchTimerLists+0xb8>)
 8006a2a:	697a      	ldr	r2, [r7, #20]
 8006a2c:	601a      	str	r2, [r3, #0]
}
 8006a2e:	46c0      	nop			; (mov r8, r8)
 8006a30:	46bd      	mov	sp, r7
 8006a32:	b006      	add	sp, #24
 8006a34:	bd80      	pop	{r7, pc}
 8006a36:	46c0      	nop			; (mov r8, r8)
 8006a38:	20000f04 	.word	0x20000f04
 8006a3c:	20000f08 	.word	0x20000f08

08006a40 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8006a40:	b580      	push	{r7, lr}
 8006a42:	b082      	sub	sp, #8
 8006a44:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8006a46:	f000 f8db 	bl	8006c00 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8006a4a:	4b16      	ldr	r3, [pc, #88]	; (8006aa4 <prvCheckForValidListAndQueue+0x64>)
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d123      	bne.n	8006a9a <prvCheckForValidListAndQueue+0x5a>
		{
			vListInitialise( &xActiveTimerList1 );
 8006a52:	4b15      	ldr	r3, [pc, #84]	; (8006aa8 <prvCheckForValidListAndQueue+0x68>)
 8006a54:	0018      	movs	r0, r3
 8006a56:	f7fe f9d9 	bl	8004e0c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8006a5a:	4b14      	ldr	r3, [pc, #80]	; (8006aac <prvCheckForValidListAndQueue+0x6c>)
 8006a5c:	0018      	movs	r0, r3
 8006a5e:	f7fe f9d5 	bl	8004e0c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8006a62:	4b13      	ldr	r3, [pc, #76]	; (8006ab0 <prvCheckForValidListAndQueue+0x70>)
 8006a64:	4a10      	ldr	r2, [pc, #64]	; (8006aa8 <prvCheckForValidListAndQueue+0x68>)
 8006a66:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8006a68:	4b12      	ldr	r3, [pc, #72]	; (8006ab4 <prvCheckForValidListAndQueue+0x74>)
 8006a6a:	4a10      	ldr	r2, [pc, #64]	; (8006aac <prvCheckForValidListAndQueue+0x6c>)
 8006a6c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8006a6e:	4b12      	ldr	r3, [pc, #72]	; (8006ab8 <prvCheckForValidListAndQueue+0x78>)
 8006a70:	4a12      	ldr	r2, [pc, #72]	; (8006abc <prvCheckForValidListAndQueue+0x7c>)
 8006a72:	2100      	movs	r1, #0
 8006a74:	9100      	str	r1, [sp, #0]
 8006a76:	2110      	movs	r1, #16
 8006a78:	200a      	movs	r0, #10
 8006a7a:	f7fe fac4 	bl	8005006 <xQueueGenericCreateStatic>
 8006a7e:	0002      	movs	r2, r0
 8006a80:	4b08      	ldr	r3, [pc, #32]	; (8006aa4 <prvCheckForValidListAndQueue+0x64>)
 8006a82:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8006a84:	4b07      	ldr	r3, [pc, #28]	; (8006aa4 <prvCheckForValidListAndQueue+0x64>)
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d006      	beq.n	8006a9a <prvCheckForValidListAndQueue+0x5a>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8006a8c:	4b05      	ldr	r3, [pc, #20]	; (8006aa4 <prvCheckForValidListAndQueue+0x64>)
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	4a0b      	ldr	r2, [pc, #44]	; (8006ac0 <prvCheckForValidListAndQueue+0x80>)
 8006a92:	0011      	movs	r1, r2
 8006a94:	0018      	movs	r0, r3
 8006a96:	f7fe fe33 	bl	8005700 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006a9a:	f000 f8c3 	bl	8006c24 <vPortExitCritical>
}
 8006a9e:	46c0      	nop			; (mov r8, r8)
 8006aa0:	46bd      	mov	sp, r7
 8006aa2:	bd80      	pop	{r7, pc}
 8006aa4:	20000f0c 	.word	0x20000f0c
 8006aa8:	20000edc 	.word	0x20000edc
 8006aac:	20000ef0 	.word	0x20000ef0
 8006ab0:	20000f04 	.word	0x20000f04
 8006ab4:	20000f08 	.word	0x20000f08
 8006ab8:	20000fb8 	.word	0x20000fb8
 8006abc:	20000f18 	.word	0x20000f18
 8006ac0:	080072b0 	.word	0x080072b0

08006ac4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006ac4:	b580      	push	{r7, lr}
 8006ac6:	b084      	sub	sp, #16
 8006ac8:	af00      	add	r7, sp, #0
 8006aca:	60f8      	str	r0, [r7, #12]
 8006acc:	60b9      	str	r1, [r7, #8]
 8006ace:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	3b04      	subs	r3, #4
 8006ad4:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	2280      	movs	r2, #128	; 0x80
 8006ada:	0452      	lsls	r2, r2, #17
 8006adc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	3b04      	subs	r3, #4
 8006ae2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
 8006ae4:	68ba      	ldr	r2, [r7, #8]
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	3b04      	subs	r3, #4
 8006aee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006af0:	4a08      	ldr	r2, [pc, #32]	; (8006b14 <pxPortInitialiseStack+0x50>)
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	3b14      	subs	r3, #20
 8006afa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006afc:	687a      	ldr	r2, [r7, #4]
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8; /* R11..R4. */
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	3b20      	subs	r3, #32
 8006b06:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006b08:	68fb      	ldr	r3, [r7, #12]
}
 8006b0a:	0018      	movs	r0, r3
 8006b0c:	46bd      	mov	sp, r7
 8006b0e:	b004      	add	sp, #16
 8006b10:	bd80      	pop	{r7, pc}
 8006b12:	46c0      	nop			; (mov r8, r8)
 8006b14:	08006b19 	.word	0x08006b19

08006b18 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006b18:	b580      	push	{r7, lr}
 8006b1a:	b082      	sub	sp, #8
 8006b1c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8006b1e:	2300      	movs	r3, #0
 8006b20:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006b22:	4b08      	ldr	r3, [pc, #32]	; (8006b44 <prvTaskExitError+0x2c>)
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	3301      	adds	r3, #1
 8006b28:	d001      	beq.n	8006b2e <prvTaskExitError+0x16>
 8006b2a:	b672      	cpsid	i
 8006b2c:	e7fe      	b.n	8006b2c <prvTaskExitError+0x14>
	portDISABLE_INTERRUPTS();
 8006b2e:	b672      	cpsid	i
	while( ulDummy == 0 )
 8006b30:	46c0      	nop			; (mov r8, r8)
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	d0fc      	beq.n	8006b32 <prvTaskExitError+0x1a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006b38:	46c0      	nop			; (mov r8, r8)
 8006b3a:	46c0      	nop			; (mov r8, r8)
 8006b3c:	46bd      	mov	sp, r7
 8006b3e:	b002      	add	sp, #8
 8006b40:	bd80      	pop	{r7, pc}
 8006b42:	46c0      	nop			; (mov r8, r8)
 8006b44:	20000020 	.word	0x20000020

08006b48 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
 8006b48:	b580      	push	{r7, lr}
 8006b4a:	af00      	add	r7, sp, #0
	/* This function is no longer used, but retained for backward
	compatibility. */
}
 8006b4c:	46c0      	nop			; (mov r8, r8)
 8006b4e:	46bd      	mov	sp, r7
 8006b50:	bd80      	pop	{r7, pc}
	...

08006b60 <vPortStartFirstTask>:
void vPortStartFirstTask( void )
{
	/* The MSP stack is not reset as, unlike on M3/4 parts, there is no vector
	table offset register that can be used to locate the initial stack value.
	Not all M0 parts have the application vector table at address 0. */
	__asm volatile(
 8006b60:	4a0b      	ldr	r2, [pc, #44]	; (8006b90 <pxCurrentTCBConst2>)
 8006b62:	6813      	ldr	r3, [r2, #0]
 8006b64:	6818      	ldr	r0, [r3, #0]
 8006b66:	3020      	adds	r0, #32
 8006b68:	f380 8809 	msr	PSP, r0
 8006b6c:	2002      	movs	r0, #2
 8006b6e:	f380 8814 	msr	CONTROL, r0
 8006b72:	f3bf 8f6f 	isb	sy
 8006b76:	bc3f      	pop	{r0, r1, r2, r3, r4, r5}
 8006b78:	46ae      	mov	lr, r5
 8006b7a:	bc08      	pop	{r3}
 8006b7c:	bc04      	pop	{r2}
 8006b7e:	b662      	cpsie	i
 8006b80:	4718      	bx	r3
 8006b82:	46c0      	nop			; (mov r8, r8)
 8006b84:	46c0      	nop			; (mov r8, r8)
 8006b86:	46c0      	nop			; (mov r8, r8)
 8006b88:	46c0      	nop			; (mov r8, r8)
 8006b8a:	46c0      	nop			; (mov r8, r8)
 8006b8c:	46c0      	nop			; (mov r8, r8)
 8006b8e:	46c0      	nop			; (mov r8, r8)

08006b90 <pxCurrentTCBConst2>:
 8006b90:	200009dc 	.word	0x200009dc
	"	bx   r3						\n" /* Finally, jump to the user defined task code. */
	"								\n"
	"	.align 4					\n"
	"pxCurrentTCBConst2: .word pxCurrentTCB	  "
				  );
}
 8006b94:	46c0      	nop			; (mov r8, r8)
 8006b96:	46c0      	nop			; (mov r8, r8)

08006b98 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006b98:	b580      	push	{r7, lr}
 8006b9a:	af00      	add	r7, sp, #0
	/* Make PendSV, CallSV and SysTick the same priority as the kernel. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006b9c:	4b0e      	ldr	r3, [pc, #56]	; (8006bd8 <xPortStartScheduler+0x40>)
 8006b9e:	681a      	ldr	r2, [r3, #0]
 8006ba0:	4b0d      	ldr	r3, [pc, #52]	; (8006bd8 <xPortStartScheduler+0x40>)
 8006ba2:	21ff      	movs	r1, #255	; 0xff
 8006ba4:	0409      	lsls	r1, r1, #16
 8006ba6:	430a      	orrs	r2, r1
 8006ba8:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006baa:	4b0b      	ldr	r3, [pc, #44]	; (8006bd8 <xPortStartScheduler+0x40>)
 8006bac:	681a      	ldr	r2, [r3, #0]
 8006bae:	4b0a      	ldr	r3, [pc, #40]	; (8006bd8 <xPortStartScheduler+0x40>)
 8006bb0:	21ff      	movs	r1, #255	; 0xff
 8006bb2:	0609      	lsls	r1, r1, #24
 8006bb4:	430a      	orrs	r2, r1
 8006bb6:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006bb8:	f000 f898 	bl	8006cec <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006bbc:	4b07      	ldr	r3, [pc, #28]	; (8006bdc <xPortStartScheduler+0x44>)
 8006bbe:	2200      	movs	r2, #0
 8006bc0:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	vPortStartFirstTask();
 8006bc2:	f7ff ffcd 	bl	8006b60 <vPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006bc6:	f7ff f969 	bl	8005e9c <vTaskSwitchContext>
	prvTaskExitError();
 8006bca:	f7ff ffa5 	bl	8006b18 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8006bce:	2300      	movs	r3, #0
}
 8006bd0:	0018      	movs	r0, r3
 8006bd2:	46bd      	mov	sp, r7
 8006bd4:	bd80      	pop	{r7, pc}
 8006bd6:	46c0      	nop			; (mov r8, r8)
 8006bd8:	e000ed20 	.word	0xe000ed20
 8006bdc:	20000020 	.word	0x20000020

08006be0 <vPortYield>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortYield( void )
{
 8006be0:	b580      	push	{r7, lr}
 8006be2:	af00      	add	r7, sp, #0
	/* Set a PendSV to request a context switch. */
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8006be4:	4b05      	ldr	r3, [pc, #20]	; (8006bfc <vPortYield+0x1c>)
 8006be6:	2280      	movs	r2, #128	; 0x80
 8006be8:	0552      	lsls	r2, r2, #21
 8006bea:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is completely
	within the specified behaviour for the architecture. */
	__asm volatile( "dsb" ::: "memory" );
 8006bec:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8006bf0:	f3bf 8f6f 	isb	sy
}
 8006bf4:	46c0      	nop			; (mov r8, r8)
 8006bf6:	46bd      	mov	sp, r7
 8006bf8:	bd80      	pop	{r7, pc}
 8006bfa:	46c0      	nop			; (mov r8, r8)
 8006bfc:	e000ed04 	.word	0xe000ed04

08006c00 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006c00:	b580      	push	{r7, lr}
 8006c02:	af00      	add	r7, sp, #0
	portDISABLE_INTERRUPTS();
 8006c04:	b672      	cpsid	i
	uxCriticalNesting++;
 8006c06:	4b06      	ldr	r3, [pc, #24]	; (8006c20 <vPortEnterCritical+0x20>)
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	1c5a      	adds	r2, r3, #1
 8006c0c:	4b04      	ldr	r3, [pc, #16]	; (8006c20 <vPortEnterCritical+0x20>)
 8006c0e:	601a      	str	r2, [r3, #0]
	__asm volatile( "dsb" ::: "memory" );
 8006c10:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8006c14:	f3bf 8f6f 	isb	sy
}
 8006c18:	46c0      	nop			; (mov r8, r8)
 8006c1a:	46bd      	mov	sp, r7
 8006c1c:	bd80      	pop	{r7, pc}
 8006c1e:	46c0      	nop			; (mov r8, r8)
 8006c20:	20000020 	.word	0x20000020

08006c24 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006c24:	b580      	push	{r7, lr}
 8006c26:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006c28:	4b09      	ldr	r3, [pc, #36]	; (8006c50 <vPortExitCritical+0x2c>)
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	d101      	bne.n	8006c34 <vPortExitCritical+0x10>
 8006c30:	b672      	cpsid	i
 8006c32:	e7fe      	b.n	8006c32 <vPortExitCritical+0xe>
	uxCriticalNesting--;
 8006c34:	4b06      	ldr	r3, [pc, #24]	; (8006c50 <vPortExitCritical+0x2c>)
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	1e5a      	subs	r2, r3, #1
 8006c3a:	4b05      	ldr	r3, [pc, #20]	; (8006c50 <vPortExitCritical+0x2c>)
 8006c3c:	601a      	str	r2, [r3, #0]
	if( uxCriticalNesting == 0 )
 8006c3e:	4b04      	ldr	r3, [pc, #16]	; (8006c50 <vPortExitCritical+0x2c>)
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d100      	bne.n	8006c48 <vPortExitCritical+0x24>
	{
		portENABLE_INTERRUPTS();
 8006c46:	b662      	cpsie	i
	}
}
 8006c48:	46c0      	nop			; (mov r8, r8)
 8006c4a:	46bd      	mov	sp, r7
 8006c4c:	bd80      	pop	{r7, pc}
 8006c4e:	46c0      	nop			; (mov r8, r8)
 8006c50:	20000020 	.word	0x20000020

08006c54 <ulSetInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMaskFromISR( void )
{
	__asm volatile(
 8006c54:	f3ef 8010 	mrs	r0, PRIMASK
 8006c58:	b672      	cpsid	i
 8006c5a:	4770      	bx	lr
					" mrs r0, PRIMASK	\n"
					" cpsid i			\n"
					" bx lr				  "
					::: "memory"
				  );
}
 8006c5c:	46c0      	nop			; (mov r8, r8)
 8006c5e:	0018      	movs	r0, r3

08006c60 <vClearInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

void vClearInterruptMaskFromISR( __attribute__( ( unused ) ) uint32_t ulMask )
{
	__asm volatile(
 8006c60:	f380 8810 	msr	PRIMASK, r0
 8006c64:	4770      	bx	lr
					" msr PRIMASK, r0	\n"
					" bx lr				  "
					::: "memory"
				  );
}
 8006c66:	46c0      	nop			; (mov r8, r8)
	...

08006c70 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006c70:	f3ef 8009 	mrs	r0, PSP
 8006c74:	4b0e      	ldr	r3, [pc, #56]	; (8006cb0 <pxCurrentTCBConst>)
 8006c76:	681a      	ldr	r2, [r3, #0]
 8006c78:	3820      	subs	r0, #32
 8006c7a:	6010      	str	r0, [r2, #0]
 8006c7c:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 8006c7e:	4644      	mov	r4, r8
 8006c80:	464d      	mov	r5, r9
 8006c82:	4656      	mov	r6, sl
 8006c84:	465f      	mov	r7, fp
 8006c86:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 8006c88:	b508      	push	{r3, lr}
 8006c8a:	b672      	cpsid	i
 8006c8c:	f7ff f906 	bl	8005e9c <vTaskSwitchContext>
 8006c90:	b662      	cpsie	i
 8006c92:	bc0c      	pop	{r2, r3}
 8006c94:	6811      	ldr	r1, [r2, #0]
 8006c96:	6808      	ldr	r0, [r1, #0]
 8006c98:	3010      	adds	r0, #16
 8006c9a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 8006c9c:	46a0      	mov	r8, r4
 8006c9e:	46a9      	mov	r9, r5
 8006ca0:	46b2      	mov	sl, r6
 8006ca2:	46bb      	mov	fp, r7
 8006ca4:	f380 8809 	msr	PSP, r0
 8006ca8:	3820      	subs	r0, #32
 8006caa:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 8006cac:	4718      	bx	r3
 8006cae:	46c0      	nop			; (mov r8, r8)

08006cb0 <pxCurrentTCBConst>:
 8006cb0:	200009dc 	.word	0x200009dc
	"	bx r3								\n"
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	  "
	);
}
 8006cb4:	46c0      	nop			; (mov r8, r8)
 8006cb6:	46c0      	nop			; (mov r8, r8)

08006cb8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006cb8:	b580      	push	{r7, lr}
 8006cba:	b082      	sub	sp, #8
 8006cbc:	af00      	add	r7, sp, #0
uint32_t ulPreviousMask;

	ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 8006cbe:	f7ff ffc9 	bl	8006c54 <ulSetInterruptMaskFromISR>
 8006cc2:	0003      	movs	r3, r0
 8006cc4:	607b      	str	r3, [r7, #4]
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006cc6:	f7ff f839 	bl	8005d3c <xTaskIncrementTick>
 8006cca:	1e03      	subs	r3, r0, #0
 8006ccc:	d003      	beq.n	8006cd6 <xPortSysTickHandler+0x1e>
		{
			/* Pend a context switch. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8006cce:	4b06      	ldr	r3, [pc, #24]	; (8006ce8 <xPortSysTickHandler+0x30>)
 8006cd0:	2280      	movs	r2, #128	; 0x80
 8006cd2:	0552      	lsls	r2, r2, #21
 8006cd4:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	0018      	movs	r0, r3
 8006cda:	f7ff ffc1 	bl	8006c60 <vClearInterruptMaskFromISR>
}
 8006cde:	46c0      	nop			; (mov r8, r8)
 8006ce0:	46bd      	mov	sp, r7
 8006ce2:	b002      	add	sp, #8
 8006ce4:	bd80      	pop	{r7, pc}
 8006ce6:	46c0      	nop			; (mov r8, r8)
 8006ce8:	e000ed04 	.word	0xe000ed04

08006cec <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8006cec:	b580      	push	{r7, lr}
 8006cee:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR;
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and reset the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006cf0:	4b0b      	ldr	r3, [pc, #44]	; (8006d20 <vPortSetupTimerInterrupt+0x34>)
 8006cf2:	2200      	movs	r2, #0
 8006cf4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006cf6:	4b0b      	ldr	r3, [pc, #44]	; (8006d24 <vPortSetupTimerInterrupt+0x38>)
 8006cf8:	2200      	movs	r2, #0
 8006cfa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8006cfc:	4b0a      	ldr	r3, [pc, #40]	; (8006d28 <vPortSetupTimerInterrupt+0x3c>)
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	22fa      	movs	r2, #250	; 0xfa
 8006d02:	0091      	lsls	r1, r2, #2
 8006d04:	0018      	movs	r0, r3
 8006d06:	f7f9 f9ff 	bl	8000108 <__udivsi3>
 8006d0a:	0003      	movs	r3, r0
 8006d0c:	001a      	movs	r2, r3
 8006d0e:	4b07      	ldr	r3, [pc, #28]	; (8006d2c <vPortSetupTimerInterrupt+0x40>)
 8006d10:	3a01      	subs	r2, #1
 8006d12:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
 8006d14:	4b02      	ldr	r3, [pc, #8]	; (8006d20 <vPortSetupTimerInterrupt+0x34>)
 8006d16:	2207      	movs	r2, #7
 8006d18:	601a      	str	r2, [r3, #0]
}
 8006d1a:	46c0      	nop			; (mov r8, r8)
 8006d1c:	46bd      	mov	sp, r7
 8006d1e:	bd80      	pop	{r7, pc}
 8006d20:	e000e010 	.word	0xe000e010
 8006d24:	e000e018 	.word	0xe000e018
 8006d28:	20000014 	.word	0x20000014
 8006d2c:	e000e014 	.word	0xe000e014

08006d30 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006d30:	b580      	push	{r7, lr}
 8006d32:	b086      	sub	sp, #24
 8006d34:	af00      	add	r7, sp, #0
 8006d36:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006d38:	2300      	movs	r3, #0
 8006d3a:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
 8006d3c:	f7fe ff58 	bl	8005bf0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006d40:	4b4b      	ldr	r3, [pc, #300]	; (8006e70 <pvPortMalloc+0x140>)
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	d101      	bne.n	8006d4c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006d48:	f000 f8ec 	bl	8006f24 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006d4c:	4b49      	ldr	r3, [pc, #292]	; (8006e74 <pvPortMalloc+0x144>)
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	687a      	ldr	r2, [r7, #4]
 8006d52:	4013      	ands	r3, r2
 8006d54:	d000      	beq.n	8006d58 <pvPortMalloc+0x28>
 8006d56:	e07e      	b.n	8006e56 <pvPortMalloc+0x126>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	d012      	beq.n	8006d84 <pvPortMalloc+0x54>
			{
				xWantedSize += xHeapStructSize;
 8006d5e:	2208      	movs	r2, #8
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	189b      	adds	r3, r3, r2
 8006d64:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	2207      	movs	r2, #7
 8006d6a:	4013      	ands	r3, r2
 8006d6c:	d00a      	beq.n	8006d84 <pvPortMalloc+0x54>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	2207      	movs	r2, #7
 8006d72:	4393      	bics	r3, r2
 8006d74:	3308      	adds	r3, #8
 8006d76:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	2207      	movs	r2, #7
 8006d7c:	4013      	ands	r3, r2
 8006d7e:	d001      	beq.n	8006d84 <pvPortMalloc+0x54>
 8006d80:	b672      	cpsid	i
 8006d82:	e7fe      	b.n	8006d82 <pvPortMalloc+0x52>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d065      	beq.n	8006e56 <pvPortMalloc+0x126>
 8006d8a:	4b3b      	ldr	r3, [pc, #236]	; (8006e78 <pvPortMalloc+0x148>)
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	687a      	ldr	r2, [r7, #4]
 8006d90:	429a      	cmp	r2, r3
 8006d92:	d860      	bhi.n	8006e56 <pvPortMalloc+0x126>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8006d94:	4b39      	ldr	r3, [pc, #228]	; (8006e7c <pvPortMalloc+0x14c>)
 8006d96:	613b      	str	r3, [r7, #16]
				pxBlock = xStart.pxNextFreeBlock;
 8006d98:	4b38      	ldr	r3, [pc, #224]	; (8006e7c <pvPortMalloc+0x14c>)
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006d9e:	e004      	b.n	8006daa <pvPortMalloc+0x7a>
				{
					pxPreviousBlock = pxBlock;
 8006da0:	697b      	ldr	r3, [r7, #20]
 8006da2:	613b      	str	r3, [r7, #16]
					pxBlock = pxBlock->pxNextFreeBlock;
 8006da4:	697b      	ldr	r3, [r7, #20]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006daa:	697b      	ldr	r3, [r7, #20]
 8006dac:	685b      	ldr	r3, [r3, #4]
 8006dae:	687a      	ldr	r2, [r7, #4]
 8006db0:	429a      	cmp	r2, r3
 8006db2:	d903      	bls.n	8006dbc <pvPortMalloc+0x8c>
 8006db4:	697b      	ldr	r3, [r7, #20]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d1f1      	bne.n	8006da0 <pvPortMalloc+0x70>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006dbc:	4b2c      	ldr	r3, [pc, #176]	; (8006e70 <pvPortMalloc+0x140>)
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	697a      	ldr	r2, [r7, #20]
 8006dc2:	429a      	cmp	r2, r3
 8006dc4:	d047      	beq.n	8006e56 <pvPortMalloc+0x126>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006dc6:	693b      	ldr	r3, [r7, #16]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	2208      	movs	r2, #8
 8006dcc:	189b      	adds	r3, r3, r2
 8006dce:	60fb      	str	r3, [r7, #12]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006dd0:	697b      	ldr	r3, [r7, #20]
 8006dd2:	681a      	ldr	r2, [r3, #0]
 8006dd4:	693b      	ldr	r3, [r7, #16]
 8006dd6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006dd8:	697b      	ldr	r3, [r7, #20]
 8006dda:	685a      	ldr	r2, [r3, #4]
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	1ad2      	subs	r2, r2, r3
 8006de0:	2308      	movs	r3, #8
 8006de2:	005b      	lsls	r3, r3, #1
 8006de4:	429a      	cmp	r2, r3
 8006de6:	d916      	bls.n	8006e16 <pvPortMalloc+0xe6>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006de8:	697a      	ldr	r2, [r7, #20]
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	18d3      	adds	r3, r2, r3
 8006dee:	60bb      	str	r3, [r7, #8]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006df0:	68bb      	ldr	r3, [r7, #8]
 8006df2:	2207      	movs	r2, #7
 8006df4:	4013      	ands	r3, r2
 8006df6:	d001      	beq.n	8006dfc <pvPortMalloc+0xcc>
 8006df8:	b672      	cpsid	i
 8006dfa:	e7fe      	b.n	8006dfa <pvPortMalloc+0xca>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006dfc:	697b      	ldr	r3, [r7, #20]
 8006dfe:	685a      	ldr	r2, [r3, #4]
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	1ad2      	subs	r2, r2, r3
 8006e04:	68bb      	ldr	r3, [r7, #8]
 8006e06:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006e08:	697b      	ldr	r3, [r7, #20]
 8006e0a:	687a      	ldr	r2, [r7, #4]
 8006e0c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006e0e:	68bb      	ldr	r3, [r7, #8]
 8006e10:	0018      	movs	r0, r3
 8006e12:	f000 f8e7 	bl	8006fe4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006e16:	4b18      	ldr	r3, [pc, #96]	; (8006e78 <pvPortMalloc+0x148>)
 8006e18:	681a      	ldr	r2, [r3, #0]
 8006e1a:	697b      	ldr	r3, [r7, #20]
 8006e1c:	685b      	ldr	r3, [r3, #4]
 8006e1e:	1ad2      	subs	r2, r2, r3
 8006e20:	4b15      	ldr	r3, [pc, #84]	; (8006e78 <pvPortMalloc+0x148>)
 8006e22:	601a      	str	r2, [r3, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006e24:	4b14      	ldr	r3, [pc, #80]	; (8006e78 <pvPortMalloc+0x148>)
 8006e26:	681a      	ldr	r2, [r3, #0]
 8006e28:	4b15      	ldr	r3, [pc, #84]	; (8006e80 <pvPortMalloc+0x150>)
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	429a      	cmp	r2, r3
 8006e2e:	d203      	bcs.n	8006e38 <pvPortMalloc+0x108>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006e30:	4b11      	ldr	r3, [pc, #68]	; (8006e78 <pvPortMalloc+0x148>)
 8006e32:	681a      	ldr	r2, [r3, #0]
 8006e34:	4b12      	ldr	r3, [pc, #72]	; (8006e80 <pvPortMalloc+0x150>)
 8006e36:	601a      	str	r2, [r3, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006e38:	697b      	ldr	r3, [r7, #20]
 8006e3a:	685a      	ldr	r2, [r3, #4]
 8006e3c:	4b0d      	ldr	r3, [pc, #52]	; (8006e74 <pvPortMalloc+0x144>)
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	431a      	orrs	r2, r3
 8006e42:	697b      	ldr	r3, [r7, #20]
 8006e44:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006e46:	697b      	ldr	r3, [r7, #20]
 8006e48:	2200      	movs	r2, #0
 8006e4a:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8006e4c:	4b0d      	ldr	r3, [pc, #52]	; (8006e84 <pvPortMalloc+0x154>)
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	1c5a      	adds	r2, r3, #1
 8006e52:	4b0c      	ldr	r3, [pc, #48]	; (8006e84 <pvPortMalloc+0x154>)
 8006e54:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006e56:	f7fe fed7 	bl	8005c08 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	2207      	movs	r2, #7
 8006e5e:	4013      	ands	r3, r2
 8006e60:	d001      	beq.n	8006e66 <pvPortMalloc+0x136>
 8006e62:	b672      	cpsid	i
 8006e64:	e7fe      	b.n	8006e64 <pvPortMalloc+0x134>
	return pvReturn;
 8006e66:	68fb      	ldr	r3, [r7, #12]
}
 8006e68:	0018      	movs	r0, r3
 8006e6a:	46bd      	mov	sp, r7
 8006e6c:	b006      	add	sp, #24
 8006e6e:	bd80      	pop	{r7, pc}
 8006e70:	20001c10 	.word	0x20001c10
 8006e74:	20001c24 	.word	0x20001c24
 8006e78:	20001c14 	.word	0x20001c14
 8006e7c:	20001c08 	.word	0x20001c08
 8006e80:	20001c18 	.word	0x20001c18
 8006e84:	20001c1c 	.word	0x20001c1c

08006e88 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006e88:	b580      	push	{r7, lr}
 8006e8a:	b084      	sub	sp, #16
 8006e8c:	af00      	add	r7, sp, #0
 8006e8e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	60fb      	str	r3, [r7, #12]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d03a      	beq.n	8006f10 <vPortFree+0x88>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006e9a:	2308      	movs	r3, #8
 8006e9c:	425b      	negs	r3, r3
 8006e9e:	68fa      	ldr	r2, [r7, #12]
 8006ea0:	18d3      	adds	r3, r2, r3
 8006ea2:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	60bb      	str	r3, [r7, #8]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006ea8:	68bb      	ldr	r3, [r7, #8]
 8006eaa:	685a      	ldr	r2, [r3, #4]
 8006eac:	4b1a      	ldr	r3, [pc, #104]	; (8006f18 <vPortFree+0x90>)
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	4013      	ands	r3, r2
 8006eb2:	d101      	bne.n	8006eb8 <vPortFree+0x30>
 8006eb4:	b672      	cpsid	i
 8006eb6:	e7fe      	b.n	8006eb6 <vPortFree+0x2e>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006eb8:	68bb      	ldr	r3, [r7, #8]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d001      	beq.n	8006ec4 <vPortFree+0x3c>
 8006ec0:	b672      	cpsid	i
 8006ec2:	e7fe      	b.n	8006ec2 <vPortFree+0x3a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006ec4:	68bb      	ldr	r3, [r7, #8]
 8006ec6:	685a      	ldr	r2, [r3, #4]
 8006ec8:	4b13      	ldr	r3, [pc, #76]	; (8006f18 <vPortFree+0x90>)
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	4013      	ands	r3, r2
 8006ece:	d01f      	beq.n	8006f10 <vPortFree+0x88>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006ed0:	68bb      	ldr	r3, [r7, #8]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d11b      	bne.n	8006f10 <vPortFree+0x88>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006ed8:	68bb      	ldr	r3, [r7, #8]
 8006eda:	685a      	ldr	r2, [r3, #4]
 8006edc:	4b0e      	ldr	r3, [pc, #56]	; (8006f18 <vPortFree+0x90>)
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	43db      	mvns	r3, r3
 8006ee2:	401a      	ands	r2, r3
 8006ee4:	68bb      	ldr	r3, [r7, #8]
 8006ee6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006ee8:	f7fe fe82 	bl	8005bf0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006eec:	68bb      	ldr	r3, [r7, #8]
 8006eee:	685a      	ldr	r2, [r3, #4]
 8006ef0:	4b0a      	ldr	r3, [pc, #40]	; (8006f1c <vPortFree+0x94>)
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	18d2      	adds	r2, r2, r3
 8006ef6:	4b09      	ldr	r3, [pc, #36]	; (8006f1c <vPortFree+0x94>)
 8006ef8:	601a      	str	r2, [r3, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006efa:	68bb      	ldr	r3, [r7, #8]
 8006efc:	0018      	movs	r0, r3
 8006efe:	f000 f871 	bl	8006fe4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8006f02:	4b07      	ldr	r3, [pc, #28]	; (8006f20 <vPortFree+0x98>)
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	1c5a      	adds	r2, r3, #1
 8006f08:	4b05      	ldr	r3, [pc, #20]	; (8006f20 <vPortFree+0x98>)
 8006f0a:	601a      	str	r2, [r3, #0]
				}
				( void ) xTaskResumeAll();
 8006f0c:	f7fe fe7c 	bl	8005c08 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006f10:	46c0      	nop			; (mov r8, r8)
 8006f12:	46bd      	mov	sp, r7
 8006f14:	b004      	add	sp, #16
 8006f16:	bd80      	pop	{r7, pc}
 8006f18:	20001c24 	.word	0x20001c24
 8006f1c:	20001c14 	.word	0x20001c14
 8006f20:	20001c20 	.word	0x20001c20

08006f24 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006f24:	b580      	push	{r7, lr}
 8006f26:	b084      	sub	sp, #16
 8006f28:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006f2a:	23c0      	movs	r3, #192	; 0xc0
 8006f2c:	011b      	lsls	r3, r3, #4
 8006f2e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006f30:	4b26      	ldr	r3, [pc, #152]	; (8006fcc <prvHeapInit+0xa8>)
 8006f32:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	2207      	movs	r2, #7
 8006f38:	4013      	ands	r3, r2
 8006f3a:	d00c      	beq.n	8006f56 <prvHeapInit+0x32>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	3307      	adds	r3, #7
 8006f40:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	2207      	movs	r2, #7
 8006f46:	4393      	bics	r3, r2
 8006f48:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006f4a:	68ba      	ldr	r2, [r7, #8]
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	1ad2      	subs	r2, r2, r3
 8006f50:	4b1e      	ldr	r3, [pc, #120]	; (8006fcc <prvHeapInit+0xa8>)
 8006f52:	18d3      	adds	r3, r2, r3
 8006f54:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006f5a:	4b1d      	ldr	r3, [pc, #116]	; (8006fd0 <prvHeapInit+0xac>)
 8006f5c:	687a      	ldr	r2, [r7, #4]
 8006f5e:	601a      	str	r2, [r3, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006f60:	4b1b      	ldr	r3, [pc, #108]	; (8006fd0 <prvHeapInit+0xac>)
 8006f62:	2200      	movs	r2, #0
 8006f64:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	68ba      	ldr	r2, [r7, #8]
 8006f6a:	18d3      	adds	r3, r2, r3
 8006f6c:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006f6e:	2208      	movs	r2, #8
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	1a9b      	subs	r3, r3, r2
 8006f74:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	2207      	movs	r2, #7
 8006f7a:	4393      	bics	r3, r2
 8006f7c:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006f7e:	68fa      	ldr	r2, [r7, #12]
 8006f80:	4b14      	ldr	r3, [pc, #80]	; (8006fd4 <prvHeapInit+0xb0>)
 8006f82:	601a      	str	r2, [r3, #0]
	pxEnd->xBlockSize = 0;
 8006f84:	4b13      	ldr	r3, [pc, #76]	; (8006fd4 <prvHeapInit+0xb0>)
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	2200      	movs	r2, #0
 8006f8a:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8006f8c:	4b11      	ldr	r3, [pc, #68]	; (8006fd4 <prvHeapInit+0xb0>)
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	2200      	movs	r2, #0
 8006f92:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006f98:	683b      	ldr	r3, [r7, #0]
 8006f9a:	68fa      	ldr	r2, [r7, #12]
 8006f9c:	1ad2      	subs	r2, r2, r3
 8006f9e:	683b      	ldr	r3, [r7, #0]
 8006fa0:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006fa2:	4b0c      	ldr	r3, [pc, #48]	; (8006fd4 <prvHeapInit+0xb0>)
 8006fa4:	681a      	ldr	r2, [r3, #0]
 8006fa6:	683b      	ldr	r3, [r7, #0]
 8006fa8:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006faa:	683b      	ldr	r3, [r7, #0]
 8006fac:	685a      	ldr	r2, [r3, #4]
 8006fae:	4b0a      	ldr	r3, [pc, #40]	; (8006fd8 <prvHeapInit+0xb4>)
 8006fb0:	601a      	str	r2, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006fb2:	683b      	ldr	r3, [r7, #0]
 8006fb4:	685a      	ldr	r2, [r3, #4]
 8006fb6:	4b09      	ldr	r3, [pc, #36]	; (8006fdc <prvHeapInit+0xb8>)
 8006fb8:	601a      	str	r2, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006fba:	4b09      	ldr	r3, [pc, #36]	; (8006fe0 <prvHeapInit+0xbc>)
 8006fbc:	2280      	movs	r2, #128	; 0x80
 8006fbe:	0612      	lsls	r2, r2, #24
 8006fc0:	601a      	str	r2, [r3, #0]
}
 8006fc2:	46c0      	nop			; (mov r8, r8)
 8006fc4:	46bd      	mov	sp, r7
 8006fc6:	b004      	add	sp, #16
 8006fc8:	bd80      	pop	{r7, pc}
 8006fca:	46c0      	nop			; (mov r8, r8)
 8006fcc:	20001008 	.word	0x20001008
 8006fd0:	20001c08 	.word	0x20001c08
 8006fd4:	20001c10 	.word	0x20001c10
 8006fd8:	20001c18 	.word	0x20001c18
 8006fdc:	20001c14 	.word	0x20001c14
 8006fe0:	20001c24 	.word	0x20001c24

08006fe4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006fe4:	b580      	push	{r7, lr}
 8006fe6:	b084      	sub	sp, #16
 8006fe8:	af00      	add	r7, sp, #0
 8006fea:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006fec:	4b27      	ldr	r3, [pc, #156]	; (800708c <prvInsertBlockIntoFreeList+0xa8>)
 8006fee:	60fb      	str	r3, [r7, #12]
 8006ff0:	e002      	b.n	8006ff8 <prvInsertBlockIntoFreeList+0x14>
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	60fb      	str	r3, [r7, #12]
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	687a      	ldr	r2, [r7, #4]
 8006ffe:	429a      	cmp	r2, r3
 8007000:	d8f7      	bhi.n	8006ff2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	685b      	ldr	r3, [r3, #4]
 800700a:	68ba      	ldr	r2, [r7, #8]
 800700c:	18d3      	adds	r3, r2, r3
 800700e:	687a      	ldr	r2, [r7, #4]
 8007010:	429a      	cmp	r2, r3
 8007012:	d108      	bne.n	8007026 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	685a      	ldr	r2, [r3, #4]
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	685b      	ldr	r3, [r3, #4]
 800701c:	18d2      	adds	r2, r2, r3
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	685b      	ldr	r3, [r3, #4]
 800702e:	68ba      	ldr	r2, [r7, #8]
 8007030:	18d2      	adds	r2, r2, r3
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	429a      	cmp	r2, r3
 8007038:	d118      	bne.n	800706c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	681a      	ldr	r2, [r3, #0]
 800703e:	4b14      	ldr	r3, [pc, #80]	; (8007090 <prvInsertBlockIntoFreeList+0xac>)
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	429a      	cmp	r2, r3
 8007044:	d00d      	beq.n	8007062 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	685a      	ldr	r2, [r3, #4]
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	685b      	ldr	r3, [r3, #4]
 8007050:	18d2      	adds	r2, r2, r3
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	681a      	ldr	r2, [r3, #0]
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	601a      	str	r2, [r3, #0]
 8007060:	e008      	b.n	8007074 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007062:	4b0b      	ldr	r3, [pc, #44]	; (8007090 <prvInsertBlockIntoFreeList+0xac>)
 8007064:	681a      	ldr	r2, [r3, #0]
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	601a      	str	r2, [r3, #0]
 800706a:	e003      	b.n	8007074 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	681a      	ldr	r2, [r3, #0]
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007074:	68fa      	ldr	r2, [r7, #12]
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	429a      	cmp	r2, r3
 800707a:	d002      	beq.n	8007082 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	687a      	ldr	r2, [r7, #4]
 8007080:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007082:	46c0      	nop			; (mov r8, r8)
 8007084:	46bd      	mov	sp, r7
 8007086:	b004      	add	sp, #16
 8007088:	bd80      	pop	{r7, pc}
 800708a:	46c0      	nop			; (mov r8, r8)
 800708c:	20001c08 	.word	0x20001c08
 8007090:	20001c10 	.word	0x20001c10

08007094 <memset>:
 8007094:	0003      	movs	r3, r0
 8007096:	1882      	adds	r2, r0, r2
 8007098:	4293      	cmp	r3, r2
 800709a:	d100      	bne.n	800709e <memset+0xa>
 800709c:	4770      	bx	lr
 800709e:	7019      	strb	r1, [r3, #0]
 80070a0:	3301      	adds	r3, #1
 80070a2:	e7f9      	b.n	8007098 <memset+0x4>

080070a4 <_reclaim_reent>:
 80070a4:	4b2d      	ldr	r3, [pc, #180]	; (800715c <_reclaim_reent+0xb8>)
 80070a6:	b570      	push	{r4, r5, r6, lr}
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	0004      	movs	r4, r0
 80070ac:	4283      	cmp	r3, r0
 80070ae:	d042      	beq.n	8007136 <_reclaim_reent+0x92>
 80070b0:	69c3      	ldr	r3, [r0, #28]
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d00a      	beq.n	80070cc <_reclaim_reent+0x28>
 80070b6:	2500      	movs	r5, #0
 80070b8:	68db      	ldr	r3, [r3, #12]
 80070ba:	42ab      	cmp	r3, r5
 80070bc:	d140      	bne.n	8007140 <_reclaim_reent+0x9c>
 80070be:	69e3      	ldr	r3, [r4, #28]
 80070c0:	6819      	ldr	r1, [r3, #0]
 80070c2:	2900      	cmp	r1, #0
 80070c4:	d002      	beq.n	80070cc <_reclaim_reent+0x28>
 80070c6:	0020      	movs	r0, r4
 80070c8:	f000 f87a 	bl	80071c0 <_free_r>
 80070cc:	6961      	ldr	r1, [r4, #20]
 80070ce:	2900      	cmp	r1, #0
 80070d0:	d002      	beq.n	80070d8 <_reclaim_reent+0x34>
 80070d2:	0020      	movs	r0, r4
 80070d4:	f000 f874 	bl	80071c0 <_free_r>
 80070d8:	69e1      	ldr	r1, [r4, #28]
 80070da:	2900      	cmp	r1, #0
 80070dc:	d002      	beq.n	80070e4 <_reclaim_reent+0x40>
 80070de:	0020      	movs	r0, r4
 80070e0:	f000 f86e 	bl	80071c0 <_free_r>
 80070e4:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80070e6:	2900      	cmp	r1, #0
 80070e8:	d002      	beq.n	80070f0 <_reclaim_reent+0x4c>
 80070ea:	0020      	movs	r0, r4
 80070ec:	f000 f868 	bl	80071c0 <_free_r>
 80070f0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80070f2:	2900      	cmp	r1, #0
 80070f4:	d002      	beq.n	80070fc <_reclaim_reent+0x58>
 80070f6:	0020      	movs	r0, r4
 80070f8:	f000 f862 	bl	80071c0 <_free_r>
 80070fc:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80070fe:	2900      	cmp	r1, #0
 8007100:	d002      	beq.n	8007108 <_reclaim_reent+0x64>
 8007102:	0020      	movs	r0, r4
 8007104:	f000 f85c 	bl	80071c0 <_free_r>
 8007108:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800710a:	2900      	cmp	r1, #0
 800710c:	d002      	beq.n	8007114 <_reclaim_reent+0x70>
 800710e:	0020      	movs	r0, r4
 8007110:	f000 f856 	bl	80071c0 <_free_r>
 8007114:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8007116:	2900      	cmp	r1, #0
 8007118:	d002      	beq.n	8007120 <_reclaim_reent+0x7c>
 800711a:	0020      	movs	r0, r4
 800711c:	f000 f850 	bl	80071c0 <_free_r>
 8007120:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8007122:	2900      	cmp	r1, #0
 8007124:	d002      	beq.n	800712c <_reclaim_reent+0x88>
 8007126:	0020      	movs	r0, r4
 8007128:	f000 f84a 	bl	80071c0 <_free_r>
 800712c:	6a23      	ldr	r3, [r4, #32]
 800712e:	2b00      	cmp	r3, #0
 8007130:	d001      	beq.n	8007136 <_reclaim_reent+0x92>
 8007132:	0020      	movs	r0, r4
 8007134:	4798      	blx	r3
 8007136:	bd70      	pop	{r4, r5, r6, pc}
 8007138:	5949      	ldr	r1, [r1, r5]
 800713a:	2900      	cmp	r1, #0
 800713c:	d108      	bne.n	8007150 <_reclaim_reent+0xac>
 800713e:	3504      	adds	r5, #4
 8007140:	69e3      	ldr	r3, [r4, #28]
 8007142:	68d9      	ldr	r1, [r3, #12]
 8007144:	2d80      	cmp	r5, #128	; 0x80
 8007146:	d1f7      	bne.n	8007138 <_reclaim_reent+0x94>
 8007148:	0020      	movs	r0, r4
 800714a:	f000 f839 	bl	80071c0 <_free_r>
 800714e:	e7b6      	b.n	80070be <_reclaim_reent+0x1a>
 8007150:	680e      	ldr	r6, [r1, #0]
 8007152:	0020      	movs	r0, r4
 8007154:	f000 f834 	bl	80071c0 <_free_r>
 8007158:	0031      	movs	r1, r6
 800715a:	e7ee      	b.n	800713a <_reclaim_reent+0x96>
 800715c:	20000070 	.word	0x20000070

08007160 <__libc_init_array>:
 8007160:	b570      	push	{r4, r5, r6, lr}
 8007162:	2600      	movs	r6, #0
 8007164:	4c0c      	ldr	r4, [pc, #48]	; (8007198 <__libc_init_array+0x38>)
 8007166:	4d0d      	ldr	r5, [pc, #52]	; (800719c <__libc_init_array+0x3c>)
 8007168:	1b64      	subs	r4, r4, r5
 800716a:	10a4      	asrs	r4, r4, #2
 800716c:	42a6      	cmp	r6, r4
 800716e:	d109      	bne.n	8007184 <__libc_init_array+0x24>
 8007170:	2600      	movs	r6, #0
 8007172:	f000 f87f 	bl	8007274 <_init>
 8007176:	4c0a      	ldr	r4, [pc, #40]	; (80071a0 <__libc_init_array+0x40>)
 8007178:	4d0a      	ldr	r5, [pc, #40]	; (80071a4 <__libc_init_array+0x44>)
 800717a:	1b64      	subs	r4, r4, r5
 800717c:	10a4      	asrs	r4, r4, #2
 800717e:	42a6      	cmp	r6, r4
 8007180:	d105      	bne.n	800718e <__libc_init_array+0x2e>
 8007182:	bd70      	pop	{r4, r5, r6, pc}
 8007184:	00b3      	lsls	r3, r6, #2
 8007186:	58eb      	ldr	r3, [r5, r3]
 8007188:	4798      	blx	r3
 800718a:	3601      	adds	r6, #1
 800718c:	e7ee      	b.n	800716c <__libc_init_array+0xc>
 800718e:	00b3      	lsls	r3, r6, #2
 8007190:	58eb      	ldr	r3, [r5, r3]
 8007192:	4798      	blx	r3
 8007194:	3601      	adds	r6, #1
 8007196:	e7f2      	b.n	800717e <__libc_init_array+0x1e>
 8007198:	080073b8 	.word	0x080073b8
 800719c:	080073b8 	.word	0x080073b8
 80071a0:	080073bc 	.word	0x080073bc
 80071a4:	080073b8 	.word	0x080073b8

080071a8 <__retarget_lock_acquire_recursive>:
 80071a8:	4770      	bx	lr

080071aa <__retarget_lock_release_recursive>:
 80071aa:	4770      	bx	lr

080071ac <memcpy>:
 80071ac:	2300      	movs	r3, #0
 80071ae:	b510      	push	{r4, lr}
 80071b0:	429a      	cmp	r2, r3
 80071b2:	d100      	bne.n	80071b6 <memcpy+0xa>
 80071b4:	bd10      	pop	{r4, pc}
 80071b6:	5ccc      	ldrb	r4, [r1, r3]
 80071b8:	54c4      	strb	r4, [r0, r3]
 80071ba:	3301      	adds	r3, #1
 80071bc:	e7f8      	b.n	80071b0 <memcpy+0x4>
	...

080071c0 <_free_r>:
 80071c0:	b570      	push	{r4, r5, r6, lr}
 80071c2:	0005      	movs	r5, r0
 80071c4:	2900      	cmp	r1, #0
 80071c6:	d010      	beq.n	80071ea <_free_r+0x2a>
 80071c8:	1f0c      	subs	r4, r1, #4
 80071ca:	6823      	ldr	r3, [r4, #0]
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	da00      	bge.n	80071d2 <_free_r+0x12>
 80071d0:	18e4      	adds	r4, r4, r3
 80071d2:	0028      	movs	r0, r5
 80071d4:	f000 f83e 	bl	8007254 <__malloc_lock>
 80071d8:	4a1d      	ldr	r2, [pc, #116]	; (8007250 <_free_r+0x90>)
 80071da:	6813      	ldr	r3, [r2, #0]
 80071dc:	2b00      	cmp	r3, #0
 80071de:	d105      	bne.n	80071ec <_free_r+0x2c>
 80071e0:	6063      	str	r3, [r4, #4]
 80071e2:	6014      	str	r4, [r2, #0]
 80071e4:	0028      	movs	r0, r5
 80071e6:	f000 f83d 	bl	8007264 <__malloc_unlock>
 80071ea:	bd70      	pop	{r4, r5, r6, pc}
 80071ec:	42a3      	cmp	r3, r4
 80071ee:	d908      	bls.n	8007202 <_free_r+0x42>
 80071f0:	6820      	ldr	r0, [r4, #0]
 80071f2:	1821      	adds	r1, r4, r0
 80071f4:	428b      	cmp	r3, r1
 80071f6:	d1f3      	bne.n	80071e0 <_free_r+0x20>
 80071f8:	6819      	ldr	r1, [r3, #0]
 80071fa:	685b      	ldr	r3, [r3, #4]
 80071fc:	1809      	adds	r1, r1, r0
 80071fe:	6021      	str	r1, [r4, #0]
 8007200:	e7ee      	b.n	80071e0 <_free_r+0x20>
 8007202:	001a      	movs	r2, r3
 8007204:	685b      	ldr	r3, [r3, #4]
 8007206:	2b00      	cmp	r3, #0
 8007208:	d001      	beq.n	800720e <_free_r+0x4e>
 800720a:	42a3      	cmp	r3, r4
 800720c:	d9f9      	bls.n	8007202 <_free_r+0x42>
 800720e:	6811      	ldr	r1, [r2, #0]
 8007210:	1850      	adds	r0, r2, r1
 8007212:	42a0      	cmp	r0, r4
 8007214:	d10b      	bne.n	800722e <_free_r+0x6e>
 8007216:	6820      	ldr	r0, [r4, #0]
 8007218:	1809      	adds	r1, r1, r0
 800721a:	1850      	adds	r0, r2, r1
 800721c:	6011      	str	r1, [r2, #0]
 800721e:	4283      	cmp	r3, r0
 8007220:	d1e0      	bne.n	80071e4 <_free_r+0x24>
 8007222:	6818      	ldr	r0, [r3, #0]
 8007224:	685b      	ldr	r3, [r3, #4]
 8007226:	1841      	adds	r1, r0, r1
 8007228:	6011      	str	r1, [r2, #0]
 800722a:	6053      	str	r3, [r2, #4]
 800722c:	e7da      	b.n	80071e4 <_free_r+0x24>
 800722e:	42a0      	cmp	r0, r4
 8007230:	d902      	bls.n	8007238 <_free_r+0x78>
 8007232:	230c      	movs	r3, #12
 8007234:	602b      	str	r3, [r5, #0]
 8007236:	e7d5      	b.n	80071e4 <_free_r+0x24>
 8007238:	6820      	ldr	r0, [r4, #0]
 800723a:	1821      	adds	r1, r4, r0
 800723c:	428b      	cmp	r3, r1
 800723e:	d103      	bne.n	8007248 <_free_r+0x88>
 8007240:	6819      	ldr	r1, [r3, #0]
 8007242:	685b      	ldr	r3, [r3, #4]
 8007244:	1809      	adds	r1, r1, r0
 8007246:	6021      	str	r1, [r4, #0]
 8007248:	6063      	str	r3, [r4, #4]
 800724a:	6054      	str	r4, [r2, #4]
 800724c:	e7ca      	b.n	80071e4 <_free_r+0x24>
 800724e:	46c0      	nop			; (mov r8, r8)
 8007250:	20001d64 	.word	0x20001d64

08007254 <__malloc_lock>:
 8007254:	b510      	push	{r4, lr}
 8007256:	4802      	ldr	r0, [pc, #8]	; (8007260 <__malloc_lock+0xc>)
 8007258:	f7ff ffa6 	bl	80071a8 <__retarget_lock_acquire_recursive>
 800725c:	bd10      	pop	{r4, pc}
 800725e:	46c0      	nop			; (mov r8, r8)
 8007260:	20001d60 	.word	0x20001d60

08007264 <__malloc_unlock>:
 8007264:	b510      	push	{r4, lr}
 8007266:	4802      	ldr	r0, [pc, #8]	; (8007270 <__malloc_unlock+0xc>)
 8007268:	f7ff ff9f 	bl	80071aa <__retarget_lock_release_recursive>
 800726c:	bd10      	pop	{r4, pc}
 800726e:	46c0      	nop			; (mov r8, r8)
 8007270:	20001d60 	.word	0x20001d60

08007274 <_init>:
 8007274:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007276:	46c0      	nop			; (mov r8, r8)
 8007278:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800727a:	bc08      	pop	{r3}
 800727c:	469e      	mov	lr, r3
 800727e:	4770      	bx	lr

08007280 <_fini>:
 8007280:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007282:	46c0      	nop			; (mov r8, r8)
 8007284:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007286:	bc08      	pop	{r3}
 8007288:	469e      	mov	lr, r3
 800728a:	4770      	bx	lr
