<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab4Final.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TinyCpuTest_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1449012049" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1449012049">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1449012157" xil_pn:in_ck="2199738065079922679" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1449012157">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="Adder.v"/>
      <outfile xil_pn:name="BusSplit.v"/>
      <outfile xil_pn:name="Comparator.v"/>
      <outfile xil_pn:name="InstructionDecoder.v"/>
      <outfile xil_pn:name="Mux2to1.v"/>
      <outfile xil_pn:name="Mux8to1.v"/>
      <outfile xil_pn:name="Register8bit.v"/>
      <outfile xil_pn:name="ShiftLeft.v"/>
      <outfile xil_pn:name="ShiftRight.v"/>
      <outfile xil_pn:name="TinyCpu.v"/>
      <outfile xil_pn:name="TinyCpuTest.v"/>
    </transform>
    <transform xil_pn:end_ts="1449012052" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="8368072435884576099" xil_pn:start_ts="1449012052">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1449012052" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-4737774599333280767" xil_pn:start_ts="1449012052">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1449012161" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="1736279714670026431" xil_pn:start_ts="1449012161">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1449012161" xil_pn:in_ck="2199738065079922679" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1449012161">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="Adder.v"/>
      <outfile xil_pn:name="BusSplit.v"/>
      <outfile xil_pn:name="Comparator.v"/>
      <outfile xil_pn:name="InstructionDecoder.v"/>
      <outfile xil_pn:name="Mux2to1.v"/>
      <outfile xil_pn:name="Mux8to1.v"/>
      <outfile xil_pn:name="Register8bit.v"/>
      <outfile xil_pn:name="ShiftLeft.v"/>
      <outfile xil_pn:name="ShiftRight.v"/>
      <outfile xil_pn:name="TinyCpu.v"/>
      <outfile xil_pn:name="TinyCpuTest.v"/>
    </transform>
    <transform xil_pn:end_ts="1449012163" xil_pn:in_ck="2199738065079922679" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="2572760697421809813" xil_pn:start_ts="1449012161">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
