// Seed: 1756379321
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  assign module_1.id_2 = 0;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  logic id_11;
endmodule
module module_1 #(
    parameter id_0  = 32'd61,
    parameter id_1  = 32'd83,
    parameter id_10 = 32'd51,
    parameter id_11 = 32'd12,
    parameter id_4  = 32'd0,
    parameter id_9  = 32'd6
) (
    output tri1  _id_0,
    input  tri0  _id_1,
    input  wor   id_2,
    output uwire id_3,
    input  wand  _id_4,
    input  tri1  id_5,
    output wire  id_6,
    output wor   id_7
);
  wor _id_9 = 1;
  wire _id_10;
  logic [{  1  } : id_4  !==  1  ==  id_9]
      _id_11[(  id_10  ) : {  ~  id_0  &  id_4  {  -1  }  }] = 1;
  logic id_12;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12
  );
  logic [id_1  &  id_11 : -1] id_13 = 1'h0;
endmodule
