
---------- Begin Simulation Statistics ----------
final_tick                               133782692102000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  85016                       # Simulator instruction rate (inst/s)
host_mem_usage                                 796176                       # Number of bytes of host memory used
host_op_rate                                   151284                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   117.63                       # Real time elapsed on the host
host_tick_rate                               22823450                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000009                       # Number of instructions simulated
sim_ops                                      17794903                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002685                       # Number of seconds simulated
sim_ticks                                  2684629500                       # Number of ticks simulated
system.cpu.Branches                                 3                       # Number of branches fetched
system.cpu.committedInsts                           9                       # Number of instructions committed
system.cpu.committedOps                            20                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           1                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           5                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          10                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               21                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         21                       # Number of busy cycles
system.cpu.num_cc_register_reads                    5                       # number of times the CC registers were read
system.cpu.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      1                       # Number of float alu accesses
system.cpu.num_fp_insts                             1                       # number of float instructions
system.cpu.num_fp_register_reads                    1                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    20                       # Number of integer alu accesses
system.cpu.num_int_insts                           20                       # number of integer instructions
system.cpu.num_int_register_reads                  40                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 12                       # number of times the integer registers were written
system.cpu.num_load_insts                           1                       # Number of load instructions
system.cpu.num_mem_refs                             6                       # number of memory refs
system.cpu.num_store_insts                          5                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        13     65.00%     65.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       1      5.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::MemRead                        1      5.00%     75.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       5     25.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         20                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.l2.prefetcher.num_hwpf_issued             1931                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified                1931                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                     5                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          395                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          4659                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       625270                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        30871                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       876620                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       488985                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       625270                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       136285                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          994002                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           58237                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          253                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           4663317                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          3460349                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        30873                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             915063                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1504527                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      2961040                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       17794883                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples      4984265                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     3.570212                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.287652                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      1131133     22.69%     22.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1127012     22.61%     45.31% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       247846      4.97%     50.28% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       322187      6.46%     56.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       318315      6.39%     63.13% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       175145      3.51%     66.64% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        86283      1.73%     68.37% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        71817      1.44%     69.81% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1504527     30.19%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      4984265                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            8792734                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        56948                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          10970465                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               2258934                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass         1643      0.01%      0.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      9447535     53.09%     53.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     53.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     53.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       796801      4.48%     57.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     57.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     57.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     57.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     57.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     57.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     57.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     57.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     57.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     57.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      1377836      7.74%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       399696      2.25%     67.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     67.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     67.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     67.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     67.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     67.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     67.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      1425744      8.01%     75.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     75.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     75.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       685988      3.85%     79.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        56948      0.32%     79.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     79.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult       658816      3.70%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       860976      4.84%     88.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       512637      2.88%     91.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      1397958      7.86%     99.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite       172305      0.97%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     17794883                       # Class of committed instruction
system.switch_cpus.commit.refs                2943876                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              17794883                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.536924                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.536924                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       1119009                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       21040875                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1119560                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2780499                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          30881                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        315882                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             2481964                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                    75                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              689477                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     3                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              994002                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1391950                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles               3920035                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          9414                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               12043879                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles           13                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           61762                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.185129                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1414912                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       547222                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                2.243126                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples      5365842                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.974354                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.594951                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          2031355     37.86%     37.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           201829      3.76%     41.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2             7962      0.15%     41.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           388041      7.23%     49.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           298912      5.57%     54.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           130372      2.43%     57.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            50873      0.95%     57.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           260851      4.86%     62.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1995647     37.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      5365842                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          15787828                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          8940867                       # number of floating regfile writes
system.switch_cpus.idleCycles                    3396                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        30993                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           919617                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             3.580355                       # Inst execution rate
system.switch_cpus.iew.exec_refs              3164332                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             689477                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          679213                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       2650149                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            5                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       692184                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     20756023                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       2474855                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        38893                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      19223777                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           4380                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          30881                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles          5419                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            4                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        58182                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       391205                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores         7242                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents            9                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        15902                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        15091                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          24862357                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              19205239                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.593780                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          14762764                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               3.576902                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               19215551                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         16502358                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         8321583                       # number of integer regfile writes
system.switch_cpus.ipc                       1.862462                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.862462                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass         2015      0.01%      0.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      10124788     52.56%     52.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     52.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     52.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      1018729      5.29%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1562227      8.11%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       454824      2.36%     68.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     68.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     68.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     68.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     68.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     68.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     68.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      1459808      7.58%     75.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     75.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     75.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       713912      3.71%     79.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        56948      0.30%     79.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult       702653      3.65%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       868799      4.51%     88.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       516267      2.68%     90.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      1607938      8.35%     99.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       173766      0.90%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       19262674                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         9746660                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     19490915                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      9702655                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     12801039                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                3820                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.000198                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            1161     30.39%     30.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     30.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     30.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     30.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     30.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     30.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     30.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     30.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     30.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     30.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     30.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     30.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     30.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            954     24.97%     55.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     55.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     55.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc          1450     37.96%     93.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     93.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     93.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     93.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     93.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     93.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     93.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd           19      0.50%     93.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     93.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     93.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     93.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     93.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     93.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult          235      6.15%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead              0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            1      0.03%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        9517819                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     24404621                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      9502584                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     10916033                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           20756023                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          19262674                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      2961040                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued          530                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined      3965371                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      5365842                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     3.589870                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.491590                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       964665     17.98%     17.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       338129      6.30%     24.28% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       579670     10.80%     35.08% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       686812     12.80%     47.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       763322     14.23%     62.11% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       736037     13.72%     75.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       541853     10.10%     85.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       322654      6.01%     91.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       432700      8.06%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      5365842                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   3.587599                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1391952                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     8                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       114116                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores            0                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      2650149                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       692184                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         6334302                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                  5369238                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          709513                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      19223235                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         339509                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1250565                       # Number of cycles rename is idle
system.switch_cpus.rename.ROBFullEvents           872                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      47601251                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       20904011                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     22737313                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2965036                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents           1487                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          30881                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles        409836                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          3513961                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     18094061                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     17965923                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           1192080                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             24235661                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            41893532                       # The number of ROB writes
system.switch_cpus.timesIdled                      37                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         3617                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          212                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         8317                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            212                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 133782692102000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4212                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          297                       # Transaction distribution
system.membus.trans_dist::CleanEvict               98                       # Transaction distribution
system.membus.trans_dist::ReadExReq                52                       # Transaction distribution
system.membus.trans_dist::ReadExResp               52                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4212                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         8923                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         8923                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   8923                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       291904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       291904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  291904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4264                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4264    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                4264                       # Request fanout histogram
system.membus.reqLayer2.occupancy             6507500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           22039500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   2684629500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 133782692102000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 133782692102000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 133782692102000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              4577                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         3236                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             969                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq             3378                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              123                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             123                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            59                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         4518                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          118                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        12899                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 13017                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         3776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       485120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 488896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            3966                       # Total snoops (count)
system.tol2bus.snoopTraffic                     19008                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             8666                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.024463                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.154492                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   8454     97.55%     97.55% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    212      2.45%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               8666                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            7095000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           6958500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             84000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 133782692102000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data         2367                       # number of demand (read+write) hits
system.l2.demand_hits::total                     2367                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data         2367                       # number of overall hits
system.l2.overall_hits::total                    2367                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           56                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         2272                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2333                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 3                       # number of overall misses
system.l2.overall_misses::.cpu.data                 2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           56                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         2272                       # number of overall misses
system.l2.overall_misses::total                  2333                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      4559500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    186373500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        190933000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      4559500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    186373500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       190933000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           56                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data         4639                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 4700                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           56                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data         4639                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                4700                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.489761                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.496383                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.489761                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.496383                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 81419.642857                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 82030.589789                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81840.120017                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 81419.642857                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 82030.589789                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81840.120017                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 297                       # number of writebacks
system.l2.writebacks::total                       297                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           56                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         2272                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2328                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher         1931                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           56                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         2272                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4259                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      3999500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    163653500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    167653000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher    123093053                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      3999500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    163653500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    290746053                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.489761                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.495319                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.489761                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.906170                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 71419.642857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 72030.589789                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72015.893471                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 63745.755049                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 71419.642857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 72030.589789                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68266.272130                       # average overall mshr miss latency
system.l2.replacements                            588                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         2939                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             2939                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         2939                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         2939                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           19                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            19                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher         1931                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total           1931                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher    123093053                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total    123093053                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 63745.755049                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 63745.755049                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data           71                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    71                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data           51                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  52                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data      4820000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       4820000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data          122                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               123                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.418033                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.422764                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 94509.803922                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92692.307692                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data           51                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             51                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data      4310000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      4310000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.418033                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.414634                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 84509.803922                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84509.803922                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            3                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           56                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               59                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      4559500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      4559500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            3                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           56                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             59                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 81419.642857                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77279.661017                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           56                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           56                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      3999500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      3999500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.949153                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 71419.642857                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71419.642857                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         2296                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              2296                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data         2221                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2222                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    181553500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    181553500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data         4517                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          4518                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.491698                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.491811                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 81744.034219                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81707.245725                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         2221                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2221                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    159343500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    159343500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.491698                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.491589                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 71744.034219                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71744.034219                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 133782692102000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 133782692102000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2142.338672                       # Cycle average of tags in use
system.l2.tags.total_refs                        1250                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       588                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.125850                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              133780007473000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst         2.630748                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         1.999997                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher   938.973721                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    43.862701                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1154.871507                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000642                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000488                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.229242                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.010709                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.281951                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.523032                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          1767                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          1909                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           72                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          648                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3         1039                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           70                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          698                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1135                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.431396                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.466064                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     37532                       # Number of tag accesses
system.l2.tags.data_accesses                    37532                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 133782692102000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher       123584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       145408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             272896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          3776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        19008                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           19008                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher         1931                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           56                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data         2272                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                4264                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          297                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                297                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             71518                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             47679                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher     46033913                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      1335007                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     54163154                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             101651271                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        71518                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      1335007                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1406526                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        7080307                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              7080307                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        7080307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            71518                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            47679                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher     46033913                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      1335007                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     54163154                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            108731577                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       297.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples      1931.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        56.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      2272.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001524160750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           14                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           14                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                9464                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                256                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        4259                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        297                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4259                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      297                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               401                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              393                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              408                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                49                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                99                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                91                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               22                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       9.44                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     54797250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   21295000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               134653500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12866.22                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31616.22                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     3555                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     238                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.47                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                80.13                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  4259                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  297                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2220                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     557                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     512                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     489                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     481                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          735                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    393.665306                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   247.083884                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   304.690904                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          261     35.51%     35.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           35      4.76%     40.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           52      7.07%     47.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           29      3.95%     51.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          170     23.13%     74.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           78     10.61%     85.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           33      4.49%     89.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           62      8.44%     97.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           15      2.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          735                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           14                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     303.214286                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     65.840133                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    796.544767                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            10     71.43%     71.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      7.14%     78.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            2     14.29%     92.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      7.14%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            14                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           14                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      19.285714                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     19.226897                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.589803                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                7     50.00%     50.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2     14.29%     64.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      7.14%     71.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2     14.29%     85.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2     14.29%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            14                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 272576                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   17280                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  272576                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                19008                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       101.53                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         6.44                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    101.53                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      7.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.84                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.79                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    2681642000                       # Total gap between requests
system.mem_ctrls.avgGap                     588595.70                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.l2.prefetcher       123584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         3584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       145408                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        17280                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.l2.prefetcher 46033912.687020681798                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 1335007.307339802384                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 54163153.612071976066                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 6436642.374674046412                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.l2.prefetcher         1931                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           56                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data         2272                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          297                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher     62612500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      1701000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data     70340000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  24215352250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     32424.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     30375.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     30959.51                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  81533172.56                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    83.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              3020220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              1601490                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            17150280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy             151380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     211436160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        757844640                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        392685120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1383889290                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        515.486137                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1014153000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     89440000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1581026000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              2234820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1187835                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            13258980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            1258020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     211436160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        630178890                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        500193600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1359748305                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        506.493840                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1294759750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     89440000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1300419250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 133780007472500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     2684619000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 133782692102000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            7                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1391887                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1391894                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            7                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1391887                       # number of overall hits
system.cpu.icache.overall_hits::total         1391894                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            3                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           63                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             66                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            3                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           63                       # number of overall misses
system.cpu.icache.overall_misses::total            66                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      5316000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      5316000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      5316000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      5316000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           10                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1391950                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1391960                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           10                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1391950                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1391960                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.300000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000045                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000047                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.300000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000045                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000047                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 84380.952381                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 80545.454545                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 84380.952381                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 80545.454545                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst            7                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst            7                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           56                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           56                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      4643500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      4643500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      4643500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      4643500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000040                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000040                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000040                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000040                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 82919.642857                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 82919.642857                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 82919.642857                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 82919.642857                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            7                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1391887                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1391894                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            3                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           63                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            66                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      5316000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      5316000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           10                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1391950                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1391960                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.300000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000045                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000047                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 84380.952381                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 80545.454545                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst            7                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           56                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      4643500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      4643500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000040                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000040                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 82919.642857                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 82919.642857                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 133782692102000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.001095                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      133780007473000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000060                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.001035                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000002                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000002                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           59                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           58                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.115234                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2783979                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2783979                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 133782692102000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 133782692102000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 133782692102000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 133782692102000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 133782692102000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 133782692102000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 133782692102000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            4                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      3103638                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3103642                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            4                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3103638                       # number of overall hits
system.cpu.dcache.overall_hits::total         3103642                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data         5084                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           5086                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data         5084                       # number of overall misses
system.cpu.dcache.overall_misses::total          5086                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data    244755500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    244755500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data    244755500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    244755500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      3108722                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3108728                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3108722                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3108728                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.333333                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.001635                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001636                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.333333                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.001635                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001636                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 48142.309205                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48123.377900                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 48142.309205                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48123.377900                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          217                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    36.166667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2939                       # number of writebacks
system.cpu.dcache.writebacks::total              2939                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data          445                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          445                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data          445                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          445                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data         4639                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4639                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data         4639                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4639                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    218793500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    218793500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    218793500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    218793500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.001492                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001492                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.001492                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001492                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 47163.936193                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 47163.936193                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 47163.936193                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 47163.936193                       # average overall mshr miss latency
system.cpu.dcache.replacements                   3617                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2418818                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2418818                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data         4962                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4963                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    238773000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    238773000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            1                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      2423780                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2423781                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.002047                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002048                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 48120.314389                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48110.618577                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data          445                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          445                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         4517                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4517                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    212933000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    212933000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.001864                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001864                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 47140.358645                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 47140.358645                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            4                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       684820                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         684824                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          122                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          123                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data      5982500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      5982500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            5                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       684942                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       684947                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.200000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000178                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000180                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 49036.885246                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 48638.211382                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          122                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          122                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data      5860500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      5860500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000178                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000178                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 48036.885246                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48036.885246                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 133782692102000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.018635                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              956756                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              3617                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            264.516450                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      133780007476500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000025                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.018610                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000018                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000018                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          137                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          677                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          195                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6222097                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6222097                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               133790739811500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  19592                       # Simulator instruction rate (inst/s)
host_mem_usage                                 796832                       # Number of bytes of host memory used
host_op_rate                                    34864                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2041.62                       # Real time elapsed on the host
host_tick_rate                                3941830                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000009                       # Number of instructions simulated
sim_ops                                      71179863                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008048                       # Number of seconds simulated
sim_ticks                                  8047709500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.l2.prefetcher.num_hwpf_issued             5789                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified                5789                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                    43                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        11415                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         23354                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      2002999                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        93786                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      2636140                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1480707                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      2002999                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       522292                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         2990164                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          176067                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           53                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          13991054                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         10374690                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        93786                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2747871                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4508312                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      8996518                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       53384960                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     14930999                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     3.575445                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.286335                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      3359903     22.50%     22.50% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      3396399     22.75%     45.25% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       742314      4.97%     50.22% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       965148      6.46%     56.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       956137      6.40%     63.09% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       518897      3.48%     66.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       264263      1.77%     68.33% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       219626      1.47%     69.81% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4508312     30.19%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     14930999                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           26377100                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls       170881                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          32910805                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               6776024                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass         4928      0.01%      0.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     28341328     53.09%     53.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     53.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     53.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd      2389727      4.48%     57.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     57.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     57.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     57.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     57.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     57.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     57.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     57.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     57.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     57.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      4132954      7.74%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc      1198299      2.24%     67.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     67.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     67.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     67.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     67.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     67.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     67.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      4280260      8.02%     75.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     75.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     75.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      2057635      3.85%     79.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv       170881      0.32%     79.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     79.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      1977874      3.70%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      2583474      4.84%     88.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1538026      2.88%     91.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      4192550      7.85%     99.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite       517024      0.97%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     53384960                       # Class of committed instruction
system.switch_cpus.commit.refs                8831074                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              53384960                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.536514                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.536514                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       3311152                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       63247711                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          3372631                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           8379694                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          93813                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        933238                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             7454128                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                   183                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             2068403                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     4                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             2990164                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           4189053                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              11740540                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         27561                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               36197441                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles          187626                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.185777                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      4256175                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1656774                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                2.248928                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     16090528                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.983722                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.594004                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          6065906     37.70%     37.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           611172      3.80%     41.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            23290      0.14%     41.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          1164607      7.24%     48.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           896551      5.57%     54.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           391198      2.43%     56.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           153280      0.95%     57.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           789441      4.91%     62.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          5995083     37.26%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     16090528                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          47400969                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         26847983                       # number of floating regfile writes
system.switch_cpus.idleCycles                    4891                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        93844                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2761042                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             3.586422                       # Inst execution rate
system.switch_cpus.iew.exec_refs              9501167                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            2068403                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         2059322                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       7971777                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      2076279                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     62381468                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       7432764                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       116222                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      57724962                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          13139                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          93813                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles         15889                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       174069                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation           27                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      1195756                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        21229                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents           27                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        46033                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        47811                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          74653885                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              57667424                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.593858                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          44333772                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               3.582847                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               57700346                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         49538275                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        24991494                       # number of integer regfile writes
system.switch_cpus.ipc                       1.863884                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.863884                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass         5534      0.01%      0.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      30400903     52.56%     52.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     52.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     52.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      3062198      5.29%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      4691298      8.11%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc      1364580      2.36%     68.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     68.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     68.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     68.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     68.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     68.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     68.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      4386440      7.58%     75.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     75.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     75.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      2141725      3.70%     79.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv       170881      0.30%     79.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      2107764      3.64%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      2612916      4.52%     88.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1548557      2.68%     90.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      4826967      8.35%     99.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       521425      0.90%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       57841188                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        29265683                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     58523378                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     29132828                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     38508864                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt               12059                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.000208                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            3371     27.95%     27.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     27.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     27.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     27.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     27.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     27.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     27.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     27.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     27.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     27.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     27.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     27.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     27.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu           2865     23.76%     51.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     51.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     51.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc          4373     36.26%     87.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     87.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     87.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     87.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     87.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     87.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     87.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd           18      0.15%     88.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     88.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     88.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     88.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     88.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     88.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult         1432     11.87%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead              0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       28582030                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     73263615                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     28534596                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     32869149                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           62381468                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          57841188                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      8996518                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         2034                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     12083512                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     16090528                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     3.594735                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.490384                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      2881138     17.91%     17.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1010285      6.28%     24.18% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1742564     10.83%     35.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2057164     12.78%     47.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2279057     14.16%     61.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2227918     13.85%     75.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1628537     10.12%     85.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       963677      5.99%     91.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1300188      8.08%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     16090528                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   3.593643                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             4189053                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     2                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       342312                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores            0                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      7971777                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2076279                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        19025224                       # number of misc regfile reads
system.switch_cpus.numCycles                 16095419                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         2109275                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      57660904                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        1000185                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3760066                       # Number of cycles rename is idle
system.switch_cpus.rename.ROBFullEvents           569                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     143098529                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       62832890                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     68332354                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           8924841                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents           3128                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          93813                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       1202533                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         10671472                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     54376136                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     54019080                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           3512930                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             72804165                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           125922473                       # The number of ROB writes
system.switch_cpus.timesIdled                      36                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        12532                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          156                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        25108                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            156                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   8047709500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              11803                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        10519                       # Transaction distribution
system.membus.trans_dist::CleanEvict              896                       # Transaction distribution
system.membus.trans_dist::ReadExReq               136                       # Transaction distribution
system.membus.trans_dist::ReadExResp              136                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         11803                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        35293                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        35293                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  35293                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1437312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1437312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1437312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             11939                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   11939    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               11939                       # Request fanout histogram
system.membus.reqLayer2.occupancy            67325000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy           61861750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   8047709500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED   8047709500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED   8047709500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   8047709500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             12207                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        21630                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            2426                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            10119                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              369                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             369                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            44                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        12163                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           88                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        37596                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 37684                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         2816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      1513152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1515968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           21643                       # Total snoops (count)
system.tol2bus.snoopTraffic                    673216                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            34219                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004559                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.067366                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  34063     99.54%     99.54% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    156      0.46%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              34219                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           23665000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          18798000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             66000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED   8047709500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data         6422                       # number of demand (read+write) hits
system.l2.demand_hits::total                     6422                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data         6422                       # number of overall hits
system.l2.overall_hits::total                    6422                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           44                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         6110                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6154                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           44                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         6110                       # number of overall misses
system.l2.overall_misses::total                  6154                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      3480000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    516642000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        520122000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      3480000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    516642000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       520122000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        12532                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                12576                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        12532                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               12576                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.487552                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.489345                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.487552                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.489345                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 79090.909091                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 84556.792144                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84517.712057                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 79090.909091                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 84556.792144                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84517.712057                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               10519                       # number of writebacks
system.l2.writebacks::total                     10519                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           44                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         6110                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6154                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher         5785                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           44                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         6110                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            11939                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      3040000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    455542000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    458582000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher    390714162                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      3040000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    455542000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    849296162                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.487552                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.489345                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.487552                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.949348                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 69090.909091                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 74556.792144                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74517.712057                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 67539.180985                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 69090.909091                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 74556.792144                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71136.289639                       # average overall mshr miss latency
system.l2.replacements                          11524                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        11111                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            11111                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        11111                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        11111                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           47                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            47                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher         5785                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total           5785                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher    390714162                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total    390714162                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 67539.180985                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 67539.180985                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data          233                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   233                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data          136                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 136                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     12365000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      12365000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data          369                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               369                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.368564                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.368564                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 90919.117647                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 90919.117647                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          136                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            136                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     11005000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     11005000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.368564                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.368564                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 80919.117647                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80919.117647                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst           44                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               44                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      3480000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      3480000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           44                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             44                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 79090.909091                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79090.909091                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           44                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           44                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      3040000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      3040000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 69090.909091                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69090.909091                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         6189                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              6189                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data         5974                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            5974                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    504277000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    504277000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data        12163                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         12163                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.491162                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.491162                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 84411.951791                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84411.951791                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         5974                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         5974                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    444537000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    444537000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.491162                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.491162                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 74411.951791                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74411.951791                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED   8047709500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   8047709500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4083.593015                       # Cycle average of tags in use
system.l2.tags.total_refs                       39825                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     15620                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.549616                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       1.792078                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.009437                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.161916                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher  1982.884274                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    12.301274                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  2086.444036                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000438                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000040                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.484103                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.003003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.509386                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996971                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          1996                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          2100                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          648                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3         1276                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           67                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          683                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1334                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.487305                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.512695                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    112376                       # Number of tag accesses
system.l2.tags.data_accesses                   112376                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   8047709500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.l2.prefetcher       370240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       391040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             764096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          2816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       673216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          673216                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.l2.prefetcher         5785                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           44                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data         6110                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               11939                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        10519                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              10519                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.l2.prefetcher     46005637                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst       349913                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     48590223                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              94945773                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       349913                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           349913                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       83653119                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             83653119                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       83653119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher     46005637                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       349913                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     48590223                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            178598892                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     10519.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples      5785.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        44.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      6110.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000522473500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          551                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          551                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               35559                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               9972                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       11939                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      10519                       # Number of write requests accepted
system.mem_ctrls.readBursts                     11939                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    10519                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               896                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               788                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               640                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               640                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               642                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               640                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               691                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               783                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               772                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              770                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              649                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              640                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              740                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              920                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               643                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               635                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               697                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               646                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               592                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               549                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               595                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               696                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               703                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              666                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              643                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              689                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              714                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.12                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.67                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    191027250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   59695000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               414883500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16000.27                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34750.27                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     9697                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    8978                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                85.35                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 11939                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                10519                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6147                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1456                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1448                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1446                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    1442                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         3781                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    380.225337                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   233.086082                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   327.672420                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1295     34.25%     34.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          412     10.90%     45.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          315      8.33%     53.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          337      8.91%     62.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          584     15.45%     77.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          180      4.76%     82.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          118      3.12%     85.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          185      4.89%     90.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          355      9.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         3781                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          551                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.582577                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.356239                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     13.415188                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23           513     93.10%     93.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31             9      1.63%     94.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39             7      1.27%     96.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47             7      1.27%     97.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55             4      0.73%     98.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63             7      1.27%     99.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             1      0.18%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            1      0.18%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::184-191            1      0.18%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-199            1      0.18%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           551                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          551                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      19.085299                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     19.019444                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.626480                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                2      0.36%      0.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              357     64.79%     65.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               22      3.99%     69.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               27      4.90%     74.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               46      8.35%     82.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               97     17.60%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           551                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 764096                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  673024                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  764096                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               673216                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        94.95                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        83.63                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     94.95                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     83.65                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.40                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.74                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.65                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8047796000                       # Total gap between requests
system.mem_ctrls.avgGap                     358348.74                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.l2.prefetcher       370240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         2816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       391040                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       673024                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.l2.prefetcher 46005636.759130038321                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 349913.226862873242                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 48590223.093912623823                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 83629261.220226705074                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.l2.prefetcher         5785                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           44                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data         6110                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        10519                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher    209229250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      1239750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data    204414500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 189257333000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     36167.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     28176.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     33455.73                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  17991951.04                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    83.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             14108640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              7502715                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            43139880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           28809180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     635537760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       2245645530                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1199250720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4173994425                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        518.656200                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3093403500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    268840000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   4685466000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             12880560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              6846180                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            42104580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           26084340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     635537760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       2186188260                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1249320000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4158961680                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        516.788246                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3224934750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    268840000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4553934750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 133780007472500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    10732328500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 133790739811500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            7                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      5580895                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          5580902                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            7                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      5580895                       # number of overall hits
system.cpu.icache.overall_hits::total         5580902                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            3                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          108                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            111                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            3                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          108                       # number of overall misses
system.cpu.icache.overall_misses::total           111                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      8952500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8952500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      8952500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8952500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           10                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      5581003                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      5581013                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           10                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      5581003                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      5581013                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.300000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000019                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000020                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.300000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000019                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000020                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 82893.518519                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 80653.153153                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 82893.518519                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 80653.153153                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst            8                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst            8                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          100                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          100                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          100                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          100                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      8190500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      8190500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      8190500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      8190500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000018                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000018                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000018                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000018                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst        81905                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        81905                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst        81905                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        81905                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            7                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      5580895                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         5580902                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            3                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          108                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           111                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      8952500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8952500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           10                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      5581003                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      5581013                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.300000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000019                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000020                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 82893.518519                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 80653.153153                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst            8                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          100                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          100                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      8190500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      8190500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000018                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst        81905                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        81905                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 133790739811500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.006296                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             5581005                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               103                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          54184.514563                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      133780007473000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000241                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.006056                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000012                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000012                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          103                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           53                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           50                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.201172                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          11162129                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         11162129                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 133790739811500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 133790739811500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 133790739811500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 133790739811500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 133790739811500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 133790739811500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 133790739811500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            4                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     12425714                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         12425718                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            4                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     12425714                       # number of overall hits
system.cpu.dcache.overall_hits::total        12425718                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        18117                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          18119                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        18117                       # number of overall misses
system.cpu.dcache.overall_misses::total         18119                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data    882508000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    882508000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data    882508000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    882508000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     12443831                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     12443837                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     12443831                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     12443837                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.333333                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.001456                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001456                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.333333                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.001456                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001456                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 48711.596843                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48706.219990                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 48711.596843                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48706.219990                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          217                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    36.166667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        14050                       # number of writebacks
system.cpu.dcache.writebacks::total             14050                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data          946                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          946                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data          946                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          946                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        17171                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        17171                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        17171                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        17171                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    822834500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    822834500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    822834500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    822834500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.001380                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001380                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.001380                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001380                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 47920.010483                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 47920.010483                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 47920.010483                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 47920.010483                       # average overall mshr miss latency
system.cpu.dcache.replacements                  16149                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      9686213                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         9686213                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        17626                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         17627                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    860549000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    860549000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            1                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      9703839                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      9703840                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.001816                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001816                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 48822.705095                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48819.935326                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data          946                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          946                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        16680                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        16680                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    801366500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    801366500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.001719                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001719                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 48043.555156                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 48043.555156                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            4                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2739501                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2739505                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          491                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          492                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     21959000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     21959000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            5                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2739992                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2739997                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.200000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000179                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000180                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 44723.014257                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 44632.113821                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          491                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          491                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     21468000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     21468000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000179                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000179                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 43723.014257                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 43723.014257                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 133790739811500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.080229                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            12442891                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             17173                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            724.561288                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      133780007476500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000085                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.080144                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000078                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000078                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          133                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          672                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           62                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          142                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          24904847                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         24904847                       # Number of data accesses

---------- End Simulation Statistics   ----------
