diff --git a/arch/arm64/boot/dts/qcom/sdm845-db845c.dts b/arch/arm64/boot/dts/qcom/sdm845-db845c.dts
index 96d36b38f269..40efe5d43079 100644
--- a/arch/arm64/boot/dts/qcom/sdm845-db845c.dts
+++ b/arch/arm64/boot/dts/qcom/sdm845-db845c.dts
@@ -473,6 +473,16 @@ &i2c11 {
 	/* On Low speed expansion */
 	label = "LS-I2C1";
 	status = "okay";
+	clock-frequency = <1000000>;
+	nxpnfc@28 {
+		compatible = "nxp,nxpnfc";
+		reg = <0x28>;
+		nxp,nxpnfc-irq = <&tlmm 49 00>;
+		nxp,nxpnfc-ven = <&tlmm 79 00>;
+		nxp,nxpnfc-fw-dwnld = <&tlmm 50 00>;
+		pinctrl-names = "default";
+		pinctrl-0 = <&io_supply_activate>;
+	};
 };
 
 &i2c14 {
@@ -744,6 +754,15 @@ &spi2 {
 	/* On Low speed expansion */
 	label = "LS-SPI0";
 	status = "okay";
+	p61@0 {
+		  compatible = "nxp,p61";
+		  reg = <0>;
+		  spi-max-frequency = <25000000>;
+		  nxp,p61-irq = <&tlmm 81 0>;
+		  nxp,p61-rst = <&tlmm 80 0>;
+		  nxp,trusted-se = <&tlmm 51 0>;
+		  nxp,nfcc = "11-0028";
+	};
 };
 
 &tlmm {
@@ -791,6 +810,14 @@ dsi_sw_sel: dsi-sw-sel {
 		bias-disable;
 		output-high;
 	};
+	io_supply_activate: io_supply_activate {
+		pins = "gpio8";
+		function = "gpio";
+
+		drive-strength = <2>;
+		bias-disable;
+		output-high;
+	};
 
 	lt9611_irq_pin: lt9611-irq {
 		pins = "gpio84";
@@ -1045,7 +1072,12 @@ &wifi {
 
 /* PINCTRL - additions to nodes defined in sdm845.dtsi */
 &qup_spi2_default {
-	drive-strength = <16>;
+	config {
+		pins = "gpio27", "gpio28",
+		       "gpio29", "gpio30";
+		drive-strength = <16>;
+		bias-disable;
+	};
 };
 
 &qup_uart3_default{
diff --git a/arch/arm64/boot/dts/qcom/sdm845.dtsi b/arch/arm64/boot/dts/qcom/sdm845.dtsi
index ea6e3a11e641..25fb9249fc55 100644
--- a/arch/arm64/boot/dts/qcom/sdm845.dtsi
+++ b/arch/arm64/boot/dts/qcom/sdm845.dtsi
@@ -1120,6 +1120,7 @@ qupv3_id_0: geniqup@8c0000 {
 			clock-names = "m-ahb", "s-ahb";
 			clocks = <&gcc GCC_QUPV3_WRAP_0_M_AHB_CLK>,
 				 <&gcc GCC_QUPV3_WRAP_0_S_AHB_CLK>;
+			iommus = <&apps_smmu 0x003 0x0>;
 			#address-cells = <2>;
 			#size-cells = <2>;
 			ranges;
@@ -1460,6 +1461,7 @@ qupv3_id_1: geniqup@ac0000 {
 			clock-names = "m-ahb", "s-ahb";
 			clocks = <&gcc GCC_QUPV3_WRAP_1_M_AHB_CLK>,
 				 <&gcc GCC_QUPV3_WRAP_1_S_AHB_CLK>;
+			iommus = <&apps_smmu 0x6c3 0x0>;
 			#address-cells = <2>;
 			#size-cells = <2>;
 			ranges;
diff --git a/drivers/i2c/busses/i2c-qcom-geni.c b/drivers/i2c/busses/i2c-qcom-geni.c
index 86f028febce3..2df3952838f2 100644
--- a/drivers/i2c/busses/i2c-qcom-geni.c
+++ b/drivers/i2c/busses/i2c-qcom-geni.c
@@ -132,7 +132,7 @@ struct geni_i2c_clk_fld {
 static const struct geni_i2c_clk_fld geni_i2c_clk_map[] = {
 	{KHZ(100), 7, 10, 11, 26},
 	{KHZ(400), 2,  5, 12, 24},
-	{KHZ(1000), 1, 3,  9, 18},
+	{KHZ(1000), 1, 3,  6, 15},
 };
 
 static int geni_i2c_clk_map_idx(struct geni_i2c_dev *gi2c)
diff --git a/drivers/staging/android/ion/heaps/ion_system_heap.c b/drivers/staging/android/ion/heaps/ion_system_heap.c
index fc630492996f..a3f294d5fded 100644
--- a/drivers/staging/android/ion/heaps/ion_system_heap.c
+++ b/drivers/staging/android/ion/heaps/ion_system_heap.c
@@ -22,6 +22,7 @@
 
 static gfp_t high_order_gfp_flags = (GFP_HIGHUSER | __GFP_ZERO | __GFP_NOWARN |
 				     __GFP_NORETRY) & ~__GFP_RECLAIM;
+static gfp_t mid_order_gfp_flags  = GFP_HIGHUSER | __GFP_ZERO | __GFP_NOWARN;
 static gfp_t low_order_gfp_flags  = GFP_HIGHUSER | __GFP_ZERO;
 static const unsigned int orders[] = {8, 4, 0};
 
@@ -238,6 +239,9 @@ static int ion_system_heap_create_pools(struct ion_page_pool **pools)
 		struct ion_page_pool *pool;
 		gfp_t gfp_flags = low_order_gfp_flags;
 
+		if (orders[i] > 1)
+			gfp_flags = mid_order_gfp_flags;
+
 		if (orders[i] > 4)
 			gfp_flags = high_order_gfp_flags;
 
