

================================================================
== Vitis HLS Report for 'node0'
================================================================
* Date:           Sat Oct  5 12:51:04 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_k2mm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.466 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1802|     1802|  6.001 us|  6.001 us|  1802|  1802|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop0_loop1  |     1800|     1800|         2|          1|          1|  1800|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      128|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      270|    -|
|Register             |        -|     -|       37|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       37|      398|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln24_1_fu_616_p2              |         +|   0|  0|  18|          11|           1|
    |add_ln24_fu_628_p2                |         +|   0|  0|  14|           7|           1|
    |add_ln25_fu_692_p2                |         +|   0|  0|  12|           5|           1|
    |add_ln31_1_fu_686_p2              |         +|   0|  0|  17|          11|          11|
    |add_ln31_fu_676_p2                |         +|   0|  0|  17|          11|          11|
    |ap_condition_449                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln24_fu_610_p2               |      icmp|   0|  0|  18|          11|           9|
    |icmp_ln25_fu_634_p2               |      icmp|   0|  0|  12|           5|           5|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |select_ln24_1_fu_648_p3           |    select|   0|  0|   7|           1|           7|
    |select_ln24_fu_640_p3             |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 128|          67|          52|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   11|         22|
    |ap_sig_allocacmp_v2_load              |   9|          2|    7|         14|
    |ap_sig_allocacmp_v3_load              |   9|          2|    5|         10|
    |indvar_flatten_fu_148                 |   9|          2|   11|         22|
    |v2_fu_144                             |   9|          2|    7|         14|
    |v3_fu_140                             |   9|          2|    5|         10|
    |v63_0_0_blk_n                         |   9|          2|    1|          2|
    |v63_0_10_blk_n                        |   9|          2|    1|          2|
    |v63_0_1_blk_n                         |   9|          2|    1|          2|
    |v63_0_2_blk_n                         |   9|          2|    1|          2|
    |v63_0_3_blk_n                         |   9|          2|    1|          2|
    |v63_0_4_blk_n                         |   9|          2|    1|          2|
    |v63_0_5_blk_n                         |   9|          2|    1|          2|
    |v63_0_6_blk_n                         |   9|          2|    1|          2|
    |v63_0_7_blk_n                         |   9|          2|    1|          2|
    |v63_0_8_blk_n                         |   9|          2|    1|          2|
    |v63_0_9_blk_n                         |   9|          2|    1|          2|
    |v63_1_0_blk_n                         |   9|          2|    1|          2|
    |v63_1_10_blk_n                        |   9|          2|    1|          2|
    |v63_1_1_blk_n                         |   9|          2|    1|          2|
    |v63_1_2_blk_n                         |   9|          2|    1|          2|
    |v63_1_3_blk_n                         |   9|          2|    1|          2|
    |v63_1_4_blk_n                         |   9|          2|    1|          2|
    |v63_1_5_blk_n                         |   9|          2|    1|          2|
    |v63_1_6_blk_n                         |   9|          2|    1|          2|
    |v63_1_7_blk_n                         |   9|          2|    1|          2|
    |v63_1_8_blk_n                         |   9|          2|    1|          2|
    |v63_1_9_blk_n                         |   9|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 270|         60|   70|        140|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln31_1_reg_762       |  11|   0|   11|          0|
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |indvar_flatten_fu_148    |  11|   0|   11|          0|
    |v2_fu_144                |   7|   0|    7|          0|
    |v3_fu_140                |   5|   0|    5|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  37|   0|   37|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|         node0|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|         node0|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|         node0|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|         node0|  return value|
|ap_continue              |   in|    1|  ap_ctrl_hs|         node0|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|         node0|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|         node0|  return value|
|v63_0_0_dout             |   in|   32|     ap_fifo|       v63_0_0|       pointer|
|v63_0_0_num_data_valid   |   in|   12|     ap_fifo|       v63_0_0|       pointer|
|v63_0_0_fifo_cap         |   in|   12|     ap_fifo|       v63_0_0|       pointer|
|v63_0_0_empty_n          |   in|    1|     ap_fifo|       v63_0_0|       pointer|
|v63_0_0_read             |  out|    1|     ap_fifo|       v63_0_0|       pointer|
|v63_0_1_dout             |   in|   32|     ap_fifo|       v63_0_1|       pointer|
|v63_0_1_num_data_valid   |   in|   12|     ap_fifo|       v63_0_1|       pointer|
|v63_0_1_fifo_cap         |   in|   12|     ap_fifo|       v63_0_1|       pointer|
|v63_0_1_empty_n          |   in|    1|     ap_fifo|       v63_0_1|       pointer|
|v63_0_1_read             |  out|    1|     ap_fifo|       v63_0_1|       pointer|
|v63_0_2_dout             |   in|   32|     ap_fifo|       v63_0_2|       pointer|
|v63_0_2_num_data_valid   |   in|   12|     ap_fifo|       v63_0_2|       pointer|
|v63_0_2_fifo_cap         |   in|   12|     ap_fifo|       v63_0_2|       pointer|
|v63_0_2_empty_n          |   in|    1|     ap_fifo|       v63_0_2|       pointer|
|v63_0_2_read             |  out|    1|     ap_fifo|       v63_0_2|       pointer|
|v63_0_3_dout             |   in|   32|     ap_fifo|       v63_0_3|       pointer|
|v63_0_3_num_data_valid   |   in|   12|     ap_fifo|       v63_0_3|       pointer|
|v63_0_3_fifo_cap         |   in|   12|     ap_fifo|       v63_0_3|       pointer|
|v63_0_3_empty_n          |   in|    1|     ap_fifo|       v63_0_3|       pointer|
|v63_0_3_read             |  out|    1|     ap_fifo|       v63_0_3|       pointer|
|v63_0_4_dout             |   in|   32|     ap_fifo|       v63_0_4|       pointer|
|v63_0_4_num_data_valid   |   in|   12|     ap_fifo|       v63_0_4|       pointer|
|v63_0_4_fifo_cap         |   in|   12|     ap_fifo|       v63_0_4|       pointer|
|v63_0_4_empty_n          |   in|    1|     ap_fifo|       v63_0_4|       pointer|
|v63_0_4_read             |  out|    1|     ap_fifo|       v63_0_4|       pointer|
|v63_0_5_dout             |   in|   32|     ap_fifo|       v63_0_5|       pointer|
|v63_0_5_num_data_valid   |   in|   12|     ap_fifo|       v63_0_5|       pointer|
|v63_0_5_fifo_cap         |   in|   12|     ap_fifo|       v63_0_5|       pointer|
|v63_0_5_empty_n          |   in|    1|     ap_fifo|       v63_0_5|       pointer|
|v63_0_5_read             |  out|    1|     ap_fifo|       v63_0_5|       pointer|
|v63_0_6_dout             |   in|   32|     ap_fifo|       v63_0_6|       pointer|
|v63_0_6_num_data_valid   |   in|   12|     ap_fifo|       v63_0_6|       pointer|
|v63_0_6_fifo_cap         |   in|   12|     ap_fifo|       v63_0_6|       pointer|
|v63_0_6_empty_n          |   in|    1|     ap_fifo|       v63_0_6|       pointer|
|v63_0_6_read             |  out|    1|     ap_fifo|       v63_0_6|       pointer|
|v63_0_7_dout             |   in|   32|     ap_fifo|       v63_0_7|       pointer|
|v63_0_7_num_data_valid   |   in|   12|     ap_fifo|       v63_0_7|       pointer|
|v63_0_7_fifo_cap         |   in|   12|     ap_fifo|       v63_0_7|       pointer|
|v63_0_7_empty_n          |   in|    1|     ap_fifo|       v63_0_7|       pointer|
|v63_0_7_read             |  out|    1|     ap_fifo|       v63_0_7|       pointer|
|v63_0_8_dout             |   in|   32|     ap_fifo|       v63_0_8|       pointer|
|v63_0_8_num_data_valid   |   in|   12|     ap_fifo|       v63_0_8|       pointer|
|v63_0_8_fifo_cap         |   in|   12|     ap_fifo|       v63_0_8|       pointer|
|v63_0_8_empty_n          |   in|    1|     ap_fifo|       v63_0_8|       pointer|
|v63_0_8_read             |  out|    1|     ap_fifo|       v63_0_8|       pointer|
|v63_0_9_dout             |   in|   32|     ap_fifo|       v63_0_9|       pointer|
|v63_0_9_num_data_valid   |   in|   12|     ap_fifo|       v63_0_9|       pointer|
|v63_0_9_fifo_cap         |   in|   12|     ap_fifo|       v63_0_9|       pointer|
|v63_0_9_empty_n          |   in|    1|     ap_fifo|       v63_0_9|       pointer|
|v63_0_9_read             |  out|    1|     ap_fifo|       v63_0_9|       pointer|
|v63_0_10_dout            |   in|   32|     ap_fifo|      v63_0_10|       pointer|
|v63_0_10_num_data_valid  |   in|   12|     ap_fifo|      v63_0_10|       pointer|
|v63_0_10_fifo_cap        |   in|   12|     ap_fifo|      v63_0_10|       pointer|
|v63_0_10_empty_n         |   in|    1|     ap_fifo|      v63_0_10|       pointer|
|v63_0_10_read            |  out|    1|     ap_fifo|      v63_0_10|       pointer|
|v63_1_0_dout             |   in|   32|     ap_fifo|       v63_1_0|       pointer|
|v63_1_0_num_data_valid   |   in|   12|     ap_fifo|       v63_1_0|       pointer|
|v63_1_0_fifo_cap         |   in|   12|     ap_fifo|       v63_1_0|       pointer|
|v63_1_0_empty_n          |   in|    1|     ap_fifo|       v63_1_0|       pointer|
|v63_1_0_read             |  out|    1|     ap_fifo|       v63_1_0|       pointer|
|v63_1_1_dout             |   in|   32|     ap_fifo|       v63_1_1|       pointer|
|v63_1_1_num_data_valid   |   in|   12|     ap_fifo|       v63_1_1|       pointer|
|v63_1_1_fifo_cap         |   in|   12|     ap_fifo|       v63_1_1|       pointer|
|v63_1_1_empty_n          |   in|    1|     ap_fifo|       v63_1_1|       pointer|
|v63_1_1_read             |  out|    1|     ap_fifo|       v63_1_1|       pointer|
|v63_1_2_dout             |   in|   32|     ap_fifo|       v63_1_2|       pointer|
|v63_1_2_num_data_valid   |   in|   12|     ap_fifo|       v63_1_2|       pointer|
|v63_1_2_fifo_cap         |   in|   12|     ap_fifo|       v63_1_2|       pointer|
|v63_1_2_empty_n          |   in|    1|     ap_fifo|       v63_1_2|       pointer|
|v63_1_2_read             |  out|    1|     ap_fifo|       v63_1_2|       pointer|
|v63_1_3_dout             |   in|   32|     ap_fifo|       v63_1_3|       pointer|
|v63_1_3_num_data_valid   |   in|   12|     ap_fifo|       v63_1_3|       pointer|
|v63_1_3_fifo_cap         |   in|   12|     ap_fifo|       v63_1_3|       pointer|
|v63_1_3_empty_n          |   in|    1|     ap_fifo|       v63_1_3|       pointer|
|v63_1_3_read             |  out|    1|     ap_fifo|       v63_1_3|       pointer|
|v63_1_4_dout             |   in|   32|     ap_fifo|       v63_1_4|       pointer|
|v63_1_4_num_data_valid   |   in|   12|     ap_fifo|       v63_1_4|       pointer|
|v63_1_4_fifo_cap         |   in|   12|     ap_fifo|       v63_1_4|       pointer|
|v63_1_4_empty_n          |   in|    1|     ap_fifo|       v63_1_4|       pointer|
|v63_1_4_read             |  out|    1|     ap_fifo|       v63_1_4|       pointer|
|v63_1_5_dout             |   in|   32|     ap_fifo|       v63_1_5|       pointer|
|v63_1_5_num_data_valid   |   in|   12|     ap_fifo|       v63_1_5|       pointer|
|v63_1_5_fifo_cap         |   in|   12|     ap_fifo|       v63_1_5|       pointer|
|v63_1_5_empty_n          |   in|    1|     ap_fifo|       v63_1_5|       pointer|
|v63_1_5_read             |  out|    1|     ap_fifo|       v63_1_5|       pointer|
|v63_1_6_dout             |   in|   32|     ap_fifo|       v63_1_6|       pointer|
|v63_1_6_num_data_valid   |   in|   12|     ap_fifo|       v63_1_6|       pointer|
|v63_1_6_fifo_cap         |   in|   12|     ap_fifo|       v63_1_6|       pointer|
|v63_1_6_empty_n          |   in|    1|     ap_fifo|       v63_1_6|       pointer|
|v63_1_6_read             |  out|    1|     ap_fifo|       v63_1_6|       pointer|
|v63_1_7_dout             |   in|   32|     ap_fifo|       v63_1_7|       pointer|
|v63_1_7_num_data_valid   |   in|   12|     ap_fifo|       v63_1_7|       pointer|
|v63_1_7_fifo_cap         |   in|   12|     ap_fifo|       v63_1_7|       pointer|
|v63_1_7_empty_n          |   in|    1|     ap_fifo|       v63_1_7|       pointer|
|v63_1_7_read             |  out|    1|     ap_fifo|       v63_1_7|       pointer|
|v63_1_8_dout             |   in|   32|     ap_fifo|       v63_1_8|       pointer|
|v63_1_8_num_data_valid   |   in|   12|     ap_fifo|       v63_1_8|       pointer|
|v63_1_8_fifo_cap         |   in|   12|     ap_fifo|       v63_1_8|       pointer|
|v63_1_8_empty_n          |   in|    1|     ap_fifo|       v63_1_8|       pointer|
|v63_1_8_read             |  out|    1|     ap_fifo|       v63_1_8|       pointer|
|v63_1_9_dout             |   in|   32|     ap_fifo|       v63_1_9|       pointer|
|v63_1_9_num_data_valid   |   in|   12|     ap_fifo|       v63_1_9|       pointer|
|v63_1_9_fifo_cap         |   in|   12|     ap_fifo|       v63_1_9|       pointer|
|v63_1_9_empty_n          |   in|    1|     ap_fifo|       v63_1_9|       pointer|
|v63_1_9_read             |  out|    1|     ap_fifo|       v63_1_9|       pointer|
|v63_1_10_dout            |   in|   32|     ap_fifo|      v63_1_10|       pointer|
|v63_1_10_num_data_valid  |   in|   12|     ap_fifo|      v63_1_10|       pointer|
|v63_1_10_fifo_cap        |   in|   12|     ap_fifo|      v63_1_10|       pointer|
|v63_1_10_empty_n         |   in|    1|     ap_fifo|      v63_1_10|       pointer|
|v63_1_10_read            |  out|    1|     ap_fifo|      v63_1_10|       pointer|
|v62_0_0_address0         |  out|   11|   ap_memory|       v62_0_0|         array|
|v62_0_0_ce0              |  out|    1|   ap_memory|       v62_0_0|         array|
|v62_0_0_we0              |  out|    1|   ap_memory|       v62_0_0|         array|
|v62_0_0_d0               |  out|   32|   ap_memory|       v62_0_0|         array|
|v62_0_1_address0         |  out|   11|   ap_memory|       v62_0_1|         array|
|v62_0_1_ce0              |  out|    1|   ap_memory|       v62_0_1|         array|
|v62_0_1_we0              |  out|    1|   ap_memory|       v62_0_1|         array|
|v62_0_1_d0               |  out|   32|   ap_memory|       v62_0_1|         array|
|v62_0_2_address0         |  out|   11|   ap_memory|       v62_0_2|         array|
|v62_0_2_ce0              |  out|    1|   ap_memory|       v62_0_2|         array|
|v62_0_2_we0              |  out|    1|   ap_memory|       v62_0_2|         array|
|v62_0_2_d0               |  out|   32|   ap_memory|       v62_0_2|         array|
|v62_0_3_address0         |  out|   11|   ap_memory|       v62_0_3|         array|
|v62_0_3_ce0              |  out|    1|   ap_memory|       v62_0_3|         array|
|v62_0_3_we0              |  out|    1|   ap_memory|       v62_0_3|         array|
|v62_0_3_d0               |  out|   32|   ap_memory|       v62_0_3|         array|
|v62_0_4_address0         |  out|   11|   ap_memory|       v62_0_4|         array|
|v62_0_4_ce0              |  out|    1|   ap_memory|       v62_0_4|         array|
|v62_0_4_we0              |  out|    1|   ap_memory|       v62_0_4|         array|
|v62_0_4_d0               |  out|   32|   ap_memory|       v62_0_4|         array|
|v62_0_5_address0         |  out|   11|   ap_memory|       v62_0_5|         array|
|v62_0_5_ce0              |  out|    1|   ap_memory|       v62_0_5|         array|
|v62_0_5_we0              |  out|    1|   ap_memory|       v62_0_5|         array|
|v62_0_5_d0               |  out|   32|   ap_memory|       v62_0_5|         array|
|v62_0_6_address0         |  out|   11|   ap_memory|       v62_0_6|         array|
|v62_0_6_ce0              |  out|    1|   ap_memory|       v62_0_6|         array|
|v62_0_6_we0              |  out|    1|   ap_memory|       v62_0_6|         array|
|v62_0_6_d0               |  out|   32|   ap_memory|       v62_0_6|         array|
|v62_0_7_address0         |  out|   11|   ap_memory|       v62_0_7|         array|
|v62_0_7_ce0              |  out|    1|   ap_memory|       v62_0_7|         array|
|v62_0_7_we0              |  out|    1|   ap_memory|       v62_0_7|         array|
|v62_0_7_d0               |  out|   32|   ap_memory|       v62_0_7|         array|
|v62_0_8_address0         |  out|   11|   ap_memory|       v62_0_8|         array|
|v62_0_8_ce0              |  out|    1|   ap_memory|       v62_0_8|         array|
|v62_0_8_we0              |  out|    1|   ap_memory|       v62_0_8|         array|
|v62_0_8_d0               |  out|   32|   ap_memory|       v62_0_8|         array|
|v62_0_9_address0         |  out|   11|   ap_memory|       v62_0_9|         array|
|v62_0_9_ce0              |  out|    1|   ap_memory|       v62_0_9|         array|
|v62_0_9_we0              |  out|    1|   ap_memory|       v62_0_9|         array|
|v62_0_9_d0               |  out|   32|   ap_memory|       v62_0_9|         array|
|v62_0_10_address0        |  out|   11|   ap_memory|      v62_0_10|         array|
|v62_0_10_ce0             |  out|    1|   ap_memory|      v62_0_10|         array|
|v62_0_10_we0             |  out|    1|   ap_memory|      v62_0_10|         array|
|v62_0_10_d0              |  out|   32|   ap_memory|      v62_0_10|         array|
|v62_1_0_address0         |  out|   11|   ap_memory|       v62_1_0|         array|
|v62_1_0_ce0              |  out|    1|   ap_memory|       v62_1_0|         array|
|v62_1_0_we0              |  out|    1|   ap_memory|       v62_1_0|         array|
|v62_1_0_d0               |  out|   32|   ap_memory|       v62_1_0|         array|
|v62_1_1_address0         |  out|   11|   ap_memory|       v62_1_1|         array|
|v62_1_1_ce0              |  out|    1|   ap_memory|       v62_1_1|         array|
|v62_1_1_we0              |  out|    1|   ap_memory|       v62_1_1|         array|
|v62_1_1_d0               |  out|   32|   ap_memory|       v62_1_1|         array|
|v62_1_2_address0         |  out|   11|   ap_memory|       v62_1_2|         array|
|v62_1_2_ce0              |  out|    1|   ap_memory|       v62_1_2|         array|
|v62_1_2_we0              |  out|    1|   ap_memory|       v62_1_2|         array|
|v62_1_2_d0               |  out|   32|   ap_memory|       v62_1_2|         array|
|v62_1_3_address0         |  out|   11|   ap_memory|       v62_1_3|         array|
|v62_1_3_ce0              |  out|    1|   ap_memory|       v62_1_3|         array|
|v62_1_3_we0              |  out|    1|   ap_memory|       v62_1_3|         array|
|v62_1_3_d0               |  out|   32|   ap_memory|       v62_1_3|         array|
|v62_1_4_address0         |  out|   11|   ap_memory|       v62_1_4|         array|
|v62_1_4_ce0              |  out|    1|   ap_memory|       v62_1_4|         array|
|v62_1_4_we0              |  out|    1|   ap_memory|       v62_1_4|         array|
|v62_1_4_d0               |  out|   32|   ap_memory|       v62_1_4|         array|
|v62_1_5_address0         |  out|   11|   ap_memory|       v62_1_5|         array|
|v62_1_5_ce0              |  out|    1|   ap_memory|       v62_1_5|         array|
|v62_1_5_we0              |  out|    1|   ap_memory|       v62_1_5|         array|
|v62_1_5_d0               |  out|   32|   ap_memory|       v62_1_5|         array|
|v62_1_6_address0         |  out|   11|   ap_memory|       v62_1_6|         array|
|v62_1_6_ce0              |  out|    1|   ap_memory|       v62_1_6|         array|
|v62_1_6_we0              |  out|    1|   ap_memory|       v62_1_6|         array|
|v62_1_6_d0               |  out|   32|   ap_memory|       v62_1_6|         array|
|v62_1_7_address0         |  out|   11|   ap_memory|       v62_1_7|         array|
|v62_1_7_ce0              |  out|    1|   ap_memory|       v62_1_7|         array|
|v62_1_7_we0              |  out|    1|   ap_memory|       v62_1_7|         array|
|v62_1_7_d0               |  out|   32|   ap_memory|       v62_1_7|         array|
|v62_1_8_address0         |  out|   11|   ap_memory|       v62_1_8|         array|
|v62_1_8_ce0              |  out|    1|   ap_memory|       v62_1_8|         array|
|v62_1_8_we0              |  out|    1|   ap_memory|       v62_1_8|         array|
|v62_1_8_d0               |  out|   32|   ap_memory|       v62_1_8|         array|
|v62_1_9_address0         |  out|   11|   ap_memory|       v62_1_9|         array|
|v62_1_9_ce0              |  out|    1|   ap_memory|       v62_1_9|         array|
|v62_1_9_we0              |  out|    1|   ap_memory|       v62_1_9|         array|
|v62_1_9_d0               |  out|   32|   ap_memory|       v62_1_9|         array|
|v62_1_10_address0        |  out|   11|   ap_memory|      v62_1_10|         array|
|v62_1_10_ce0             |  out|    1|   ap_memory|      v62_1_10|         array|
|v62_1_10_we0             |  out|    1|   ap_memory|      v62_1_10|         array|
|v62_1_10_d0              |  out|   32|   ap_memory|      v62_1_10|         array|
+-------------------------+-----+-----+------------+--------------+--------------+

