// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

/***************************** Include Files *********************************/
#include "xcnn_conv_d8x8_k3x3.h"

/************************** Function Implementation *************************/
#ifndef __linux__
int XCnn_conv_d8x8_k3x3_CfgInitialize(XCnn_conv_d8x8_k3x3 *InstancePtr, XCnn_conv_d8x8_k3x3_Config *ConfigPtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(ConfigPtr != NULL);

    InstancePtr->Ctrl_BaseAddress = ConfigPtr->Ctrl_BaseAddress;
    InstancePtr->IsReady = XIL_COMPONENT_IS_READY;

    return XST_SUCCESS;
}
#endif

void XCnn_conv_d8x8_k3x3_Start(XCnn_conv_d8x8_k3x3 *InstancePtr) {
    u32 Data;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XCnn_conv_d8x8_k3x3_ReadReg(InstancePtr->Ctrl_BaseAddress, XCNN_CONV_D8X8_K3X3_CTRL_ADDR_AP_CTRL) & 0x80;
    XCnn_conv_d8x8_k3x3_WriteReg(InstancePtr->Ctrl_BaseAddress, XCNN_CONV_D8X8_K3X3_CTRL_ADDR_AP_CTRL, Data | 0x01);
}

u32 XCnn_conv_d8x8_k3x3_IsDone(XCnn_conv_d8x8_k3x3 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XCnn_conv_d8x8_k3x3_ReadReg(InstancePtr->Ctrl_BaseAddress, XCNN_CONV_D8X8_K3X3_CTRL_ADDR_AP_CTRL);
    return (Data >> 1) & 0x1;
}

u32 XCnn_conv_d8x8_k3x3_IsIdle(XCnn_conv_d8x8_k3x3 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XCnn_conv_d8x8_k3x3_ReadReg(InstancePtr->Ctrl_BaseAddress, XCNN_CONV_D8X8_K3X3_CTRL_ADDR_AP_CTRL);
    return (Data >> 2) & 0x1;
}

u32 XCnn_conv_d8x8_k3x3_IsReady(XCnn_conv_d8x8_k3x3 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XCnn_conv_d8x8_k3x3_ReadReg(InstancePtr->Ctrl_BaseAddress, XCNN_CONV_D8X8_K3X3_CTRL_ADDR_AP_CTRL);
    // check ap_start to see if the pcore is ready for next input
    return !(Data & 0x1);
}

void XCnn_conv_d8x8_k3x3_EnableAutoRestart(XCnn_conv_d8x8_k3x3 *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XCnn_conv_d8x8_k3x3_WriteReg(InstancePtr->Ctrl_BaseAddress, XCNN_CONV_D8X8_K3X3_CTRL_ADDR_AP_CTRL, 0x80);
}

void XCnn_conv_d8x8_k3x3_DisableAutoRestart(XCnn_conv_d8x8_k3x3 *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XCnn_conv_d8x8_k3x3_WriteReg(InstancePtr->Ctrl_BaseAddress, XCNN_CONV_D8X8_K3X3_CTRL_ADDR_AP_CTRL, 0);
}

void XCnn_conv_d8x8_k3x3_Set_ctrl(XCnn_conv_d8x8_k3x3 *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XCnn_conv_d8x8_k3x3_WriteReg(InstancePtr->Ctrl_BaseAddress, XCNN_CONV_D8X8_K3X3_CTRL_ADDR_CTRL_DATA, Data);
}

u32 XCnn_conv_d8x8_k3x3_Get_ctrl(XCnn_conv_d8x8_k3x3 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XCnn_conv_d8x8_k3x3_ReadReg(InstancePtr->Ctrl_BaseAddress, XCNN_CONV_D8X8_K3X3_CTRL_ADDR_CTRL_DATA);
    return Data;
}

void XCnn_conv_d8x8_k3x3_Set_kernel_0(XCnn_conv_d8x8_k3x3 *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XCnn_conv_d8x8_k3x3_WriteReg(InstancePtr->Ctrl_BaseAddress, XCNN_CONV_D8X8_K3X3_CTRL_ADDR_KERNEL_0_DATA, Data);
}

u32 XCnn_conv_d8x8_k3x3_Get_kernel_0(XCnn_conv_d8x8_k3x3 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XCnn_conv_d8x8_k3x3_ReadReg(InstancePtr->Ctrl_BaseAddress, XCNN_CONV_D8X8_K3X3_CTRL_ADDR_KERNEL_0_DATA);
    return Data;
}

void XCnn_conv_d8x8_k3x3_Set_kernel_1(XCnn_conv_d8x8_k3x3 *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XCnn_conv_d8x8_k3x3_WriteReg(InstancePtr->Ctrl_BaseAddress, XCNN_CONV_D8X8_K3X3_CTRL_ADDR_KERNEL_1_DATA, Data);
}

u32 XCnn_conv_d8x8_k3x3_Get_kernel_1(XCnn_conv_d8x8_k3x3 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XCnn_conv_d8x8_k3x3_ReadReg(InstancePtr->Ctrl_BaseAddress, XCNN_CONV_D8X8_K3X3_CTRL_ADDR_KERNEL_1_DATA);
    return Data;
}

void XCnn_conv_d8x8_k3x3_Set_kernel_2(XCnn_conv_d8x8_k3x3 *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XCnn_conv_d8x8_k3x3_WriteReg(InstancePtr->Ctrl_BaseAddress, XCNN_CONV_D8X8_K3X3_CTRL_ADDR_KERNEL_2_DATA, Data);
}

u32 XCnn_conv_d8x8_k3x3_Get_kernel_2(XCnn_conv_d8x8_k3x3 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XCnn_conv_d8x8_k3x3_ReadReg(InstancePtr->Ctrl_BaseAddress, XCNN_CONV_D8X8_K3X3_CTRL_ADDR_KERNEL_2_DATA);
    return Data;
}

void XCnn_conv_d8x8_k3x3_Set_kernel_3(XCnn_conv_d8x8_k3x3 *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XCnn_conv_d8x8_k3x3_WriteReg(InstancePtr->Ctrl_BaseAddress, XCNN_CONV_D8X8_K3X3_CTRL_ADDR_KERNEL_3_DATA, Data);
}

u32 XCnn_conv_d8x8_k3x3_Get_kernel_3(XCnn_conv_d8x8_k3x3 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XCnn_conv_d8x8_k3x3_ReadReg(InstancePtr->Ctrl_BaseAddress, XCNN_CONV_D8X8_K3X3_CTRL_ADDR_KERNEL_3_DATA);
    return Data;
}

void XCnn_conv_d8x8_k3x3_Set_kernel_4(XCnn_conv_d8x8_k3x3 *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XCnn_conv_d8x8_k3x3_WriteReg(InstancePtr->Ctrl_BaseAddress, XCNN_CONV_D8X8_K3X3_CTRL_ADDR_KERNEL_4_DATA, Data);
}

u32 XCnn_conv_d8x8_k3x3_Get_kernel_4(XCnn_conv_d8x8_k3x3 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XCnn_conv_d8x8_k3x3_ReadReg(InstancePtr->Ctrl_BaseAddress, XCNN_CONV_D8X8_K3X3_CTRL_ADDR_KERNEL_4_DATA);
    return Data;
}

void XCnn_conv_d8x8_k3x3_Set_kernel_5(XCnn_conv_d8x8_k3x3 *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XCnn_conv_d8x8_k3x3_WriteReg(InstancePtr->Ctrl_BaseAddress, XCNN_CONV_D8X8_K3X3_CTRL_ADDR_KERNEL_5_DATA, Data);
}

u32 XCnn_conv_d8x8_k3x3_Get_kernel_5(XCnn_conv_d8x8_k3x3 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XCnn_conv_d8x8_k3x3_ReadReg(InstancePtr->Ctrl_BaseAddress, XCNN_CONV_D8X8_K3X3_CTRL_ADDR_KERNEL_5_DATA);
    return Data;
}

void XCnn_conv_d8x8_k3x3_Set_kernel_6(XCnn_conv_d8x8_k3x3 *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XCnn_conv_d8x8_k3x3_WriteReg(InstancePtr->Ctrl_BaseAddress, XCNN_CONV_D8X8_K3X3_CTRL_ADDR_KERNEL_6_DATA, Data);
}

u32 XCnn_conv_d8x8_k3x3_Get_kernel_6(XCnn_conv_d8x8_k3x3 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XCnn_conv_d8x8_k3x3_ReadReg(InstancePtr->Ctrl_BaseAddress, XCNN_CONV_D8X8_K3X3_CTRL_ADDR_KERNEL_6_DATA);
    return Data;
}

void XCnn_conv_d8x8_k3x3_Set_kernel_7(XCnn_conv_d8x8_k3x3 *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XCnn_conv_d8x8_k3x3_WriteReg(InstancePtr->Ctrl_BaseAddress, XCNN_CONV_D8X8_K3X3_CTRL_ADDR_KERNEL_7_DATA, Data);
}

u32 XCnn_conv_d8x8_k3x3_Get_kernel_7(XCnn_conv_d8x8_k3x3 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XCnn_conv_d8x8_k3x3_ReadReg(InstancePtr->Ctrl_BaseAddress, XCNN_CONV_D8X8_K3X3_CTRL_ADDR_KERNEL_7_DATA);
    return Data;
}

void XCnn_conv_d8x8_k3x3_Set_kernel_8(XCnn_conv_d8x8_k3x3 *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XCnn_conv_d8x8_k3x3_WriteReg(InstancePtr->Ctrl_BaseAddress, XCNN_CONV_D8X8_K3X3_CTRL_ADDR_KERNEL_8_DATA, Data);
}

u32 XCnn_conv_d8x8_k3x3_Get_kernel_8(XCnn_conv_d8x8_k3x3 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XCnn_conv_d8x8_k3x3_ReadReg(InstancePtr->Ctrl_BaseAddress, XCNN_CONV_D8X8_K3X3_CTRL_ADDR_KERNEL_8_DATA);
    return Data;
}

void XCnn_conv_d8x8_k3x3_InterruptGlobalEnable(XCnn_conv_d8x8_k3x3 *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XCnn_conv_d8x8_k3x3_WriteReg(InstancePtr->Ctrl_BaseAddress, XCNN_CONV_D8X8_K3X3_CTRL_ADDR_GIE, 1);
}

void XCnn_conv_d8x8_k3x3_InterruptGlobalDisable(XCnn_conv_d8x8_k3x3 *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XCnn_conv_d8x8_k3x3_WriteReg(InstancePtr->Ctrl_BaseAddress, XCNN_CONV_D8X8_K3X3_CTRL_ADDR_GIE, 0);
}

void XCnn_conv_d8x8_k3x3_InterruptEnable(XCnn_conv_d8x8_k3x3 *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XCnn_conv_d8x8_k3x3_ReadReg(InstancePtr->Ctrl_BaseAddress, XCNN_CONV_D8X8_K3X3_CTRL_ADDR_IER);
    XCnn_conv_d8x8_k3x3_WriteReg(InstancePtr->Ctrl_BaseAddress, XCNN_CONV_D8X8_K3X3_CTRL_ADDR_IER, Register | Mask);
}

void XCnn_conv_d8x8_k3x3_InterruptDisable(XCnn_conv_d8x8_k3x3 *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XCnn_conv_d8x8_k3x3_ReadReg(InstancePtr->Ctrl_BaseAddress, XCNN_CONV_D8X8_K3X3_CTRL_ADDR_IER);
    XCnn_conv_d8x8_k3x3_WriteReg(InstancePtr->Ctrl_BaseAddress, XCNN_CONV_D8X8_K3X3_CTRL_ADDR_IER, Register & (~Mask));
}

void XCnn_conv_d8x8_k3x3_InterruptClear(XCnn_conv_d8x8_k3x3 *InstancePtr, u32 Mask) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XCnn_conv_d8x8_k3x3_WriteReg(InstancePtr->Ctrl_BaseAddress, XCNN_CONV_D8X8_K3X3_CTRL_ADDR_ISR, Mask);
}

u32 XCnn_conv_d8x8_k3x3_InterruptGetEnabled(XCnn_conv_d8x8_k3x3 *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XCnn_conv_d8x8_k3x3_ReadReg(InstancePtr->Ctrl_BaseAddress, XCNN_CONV_D8X8_K3X3_CTRL_ADDR_IER);
}

u32 XCnn_conv_d8x8_k3x3_InterruptGetStatus(XCnn_conv_d8x8_k3x3 *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XCnn_conv_d8x8_k3x3_ReadReg(InstancePtr->Ctrl_BaseAddress, XCNN_CONV_D8X8_K3X3_CTRL_ADDR_ISR);
}

