{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1572199070858 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1572199070859 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 28 01:57:50 2019 " "Processing started: Mon Oct 28 01:57:50 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1572199070859 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1572199070859 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hw4 -c hw4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off hw4 -c hw4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1572199070859 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1572199071100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sel_divn.v 1 1 " "Found 1 design units, including 1 entities, in source file sel_divn.v" { { "Info" "ISGN_ENTITY_NAME" "1 sel_DIVN " "Found entity 1: sel_DIVN" {  } { { "sel_DIVN.v" "" { Text "C:/Users/user/Desktop/EE exp3/hw4/sel_DIVN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572199071144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572199071144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "agu.v 1 1 " "Found 1 design units, including 1 entities, in source file agu.v" { { "Info" "ISGN_ENTITY_NAME" "1 AGU " "Found entity 1: AGU" {  } { { "AGU.v" "" { Text "C:/Users/user/Desktop/EE exp3/hw4/AGU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572199071149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572199071149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fdiv50m.v 1 1 " "Found 1 design units, including 1 entities, in source file fdiv50m.v" { { "Info" "ISGN_ENTITY_NAME" "1 fDIV50M " "Found entity 1: fDIV50M" {  } { { "fDIV50M.v" "" { Text "C:/Users/user/Desktop/EE exp3/hw4/fDIV50M.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572199071153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572199071153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fdiv25k.v 1 1 " "Found 1 design units, including 1 entities, in source file fdiv25k.v" { { "Info" "ISGN_ENTITY_NAME" "1 fDIV25K " "Found entity 1: fDIV25K" {  } { { "fDIV25K.v" "" { Text "C:/Users/user/Desktop/EE exp3/hw4/fDIV25K.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572199071156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572199071156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oneshot.v 1 1 " "Found 1 design units, including 1 entities, in source file oneshot.v" { { "Info" "ISGN_ENTITY_NAME" "1 oneshot " "Found entity 1: oneshot" {  } { { "oneshot.v" "" { Text "C:/Users/user/Desktop/EE exp3/hw4/oneshot.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572199071160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572199071160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl " "Found entity 1: ctrl" {  } { { "ctrl.v" "" { Text "C:/Users/user/Desktop/EE exp3/hw4/ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572199071163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572199071163 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SO.v(7) " "Verilog HDL information at SO.v(7): always construct contains both blocking and non-blocking assignments" {  } { { "SO.v" "" { Text "C:/Users/user/Desktop/EE exp3/hw4/SO.v" 7 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1572199071166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "so.v 1 1 " "Found 1 design units, including 1 entities, in source file so.v" { { "Info" "ISGN_ENTITY_NAME" "1 SO " "Found entity 1: SO" {  } { { "SO.v" "" { Text "C:/Users/user/Desktop/EE exp3/hw4/SO.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572199071166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572199071166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led.v 1 1 " "Found 1 design units, including 1 entities, in source file led.v" { { "Info" "ISGN_ENTITY_NAME" "1 LED " "Found entity 1: LED" {  } { { "LED.v" "" { Text "C:/Users/user/Desktop/EE exp3/hw4/LED.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572199071169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572199071169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file hw4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 hw4 " "Found entity 1: hw4" {  } { { "hw4.bdf" "" { Schematic "C:/Users/user/Desktop/EE exp3/hw4/hw4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572199071172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572199071172 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "hw4 " "Elaborating entity \"hw4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1572199071205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fDIV25K fDIV25K:inst4 " "Elaborating entity \"fDIV25K\" for hierarchy \"fDIV25K:inst4\"" {  } { { "hw4.bdf" "inst4" { Schematic "C:/Users/user/Desktop/EE exp3/hw4/hw4.bdf" { { 344 376 512 424 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572199071207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SO SO:inst8 " "Elaborating entity \"SO\" for hierarchy \"SO:inst8\"" {  } { { "hw4.bdf" "inst8" { Schematic "C:/Users/user/Desktop/EE exp3/hw4/hw4.bdf" { { 40 1176 1328 152 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572199071209 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SO.v(17) " "Verilog HDL assignment warning at SO.v(17): truncated value with size 32 to match size of target (4)" {  } { { "SO.v" "" { Text "C:/Users/user/Desktop/EE exp3/hw4/SO.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1572199071210 "|SO"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r SO.v(7) " "Verilog HDL Always Construct warning at SO.v(7): inferring latch(es) for variable \"r\", which holds its previous value in one or more paths through the always construct" {  } { { "SO.v" "" { Text "C:/Users/user/Desktop/EE exp3/hw4/SO.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1572199071210 "|SO"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r SO.v(24) " "Verilog HDL Always Construct warning at SO.v(24): variable \"r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SO.v" "" { Text "C:/Users/user/Desktop/EE exp3/hw4/SO.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1572199071210 "|SO"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r SO.v(25) " "Verilog HDL Always Construct warning at SO.v(25): variable \"r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SO.v" "" { Text "C:/Users/user/Desktop/EE exp3/hw4/SO.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1572199071210 "|SO"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r SO.v(26) " "Verilog HDL Always Construct warning at SO.v(26): variable \"r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SO.v" "" { Text "C:/Users/user/Desktop/EE exp3/hw4/SO.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1572199071210 "|SO"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r SO.v(27) " "Verilog HDL Always Construct warning at SO.v(27): variable \"r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SO.v" "" { Text "C:/Users/user/Desktop/EE exp3/hw4/SO.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1572199071210 "|SO"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r SO.v(28) " "Verilog HDL Always Construct warning at SO.v(28): variable \"r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SO.v" "" { Text "C:/Users/user/Desktop/EE exp3/hw4/SO.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1572199071210 "|SO"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r SO.v(29) " "Verilog HDL Always Construct warning at SO.v(29): variable \"r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SO.v" "" { Text "C:/Users/user/Desktop/EE exp3/hw4/SO.v" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1572199071210 "|SO"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r SO.v(30) " "Verilog HDL Always Construct warning at SO.v(30): variable \"r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SO.v" "" { Text "C:/Users/user/Desktop/EE exp3/hw4/SO.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1572199071210 "|SO"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r SO.v(31) " "Verilog HDL Always Construct warning at SO.v(31): variable \"r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SO.v" "" { Text "C:/Users/user/Desktop/EE exp3/hw4/SO.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1572199071210 "|SO"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r SO.v(32) " "Verilog HDL Always Construct warning at SO.v(32): variable \"r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SO.v" "" { Text "C:/Users/user/Desktop/EE exp3/hw4/SO.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1572199071210 "|SO"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r SO.v(33) " "Verilog HDL Always Construct warning at SO.v(33): variable \"r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SO.v" "" { Text "C:/Users/user/Desktop/EE exp3/hw4/SO.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1572199071211 "|SO"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r SO.v(34) " "Verilog HDL Always Construct warning at SO.v(34): variable \"r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SO.v" "" { Text "C:/Users/user/Desktop/EE exp3/hw4/SO.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1572199071211 "|SO"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r SO.v(35) " "Verilog HDL Always Construct warning at SO.v(35): variable \"r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SO.v" "" { Text "C:/Users/user/Desktop/EE exp3/hw4/SO.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1572199071211 "|SO"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r SO.v(36) " "Verilog HDL Always Construct warning at SO.v(36): variable \"r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SO.v" "" { Text "C:/Users/user/Desktop/EE exp3/hw4/SO.v" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1572199071211 "|SO"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r SO.v(37) " "Verilog HDL Always Construct warning at SO.v(37): variable \"r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SO.v" "" { Text "C:/Users/user/Desktop/EE exp3/hw4/SO.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1572199071211 "|SO"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r SO.v(38) " "Verilog HDL Always Construct warning at SO.v(38): variable \"r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SO.v" "" { Text "C:/Users/user/Desktop/EE exp3/hw4/SO.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1572199071211 "|SO"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r SO.v(39) " "Verilog HDL Always Construct warning at SO.v(39): variable \"r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SO.v" "" { Text "C:/Users/user/Desktop/EE exp3/hw4/SO.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1572199071211 "|SO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[0\] SO.v(7) " "Inferred latch for \"r\[0\]\" at SO.v(7)" {  } { { "SO.v" "" { Text "C:/Users/user/Desktop/EE exp3/hw4/SO.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1572199071211 "|SO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[1\] SO.v(7) " "Inferred latch for \"r\[1\]\" at SO.v(7)" {  } { { "SO.v" "" { Text "C:/Users/user/Desktop/EE exp3/hw4/SO.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1572199071211 "|SO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[2\] SO.v(7) " "Inferred latch for \"r\[2\]\" at SO.v(7)" {  } { { "SO.v" "" { Text "C:/Users/user/Desktop/EE exp3/hw4/SO.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1572199071211 "|SO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[3\] SO.v(7) " "Inferred latch for \"r\[3\]\" at SO.v(7)" {  } { { "SO.v" "" { Text "C:/Users/user/Desktop/EE exp3/hw4/SO.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1572199071211 "|SO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[4\] SO.v(7) " "Inferred latch for \"r\[4\]\" at SO.v(7)" {  } { { "SO.v" "" { Text "C:/Users/user/Desktop/EE exp3/hw4/SO.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1572199071211 "|SO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[5\] SO.v(7) " "Inferred latch for \"r\[5\]\" at SO.v(7)" {  } { { "SO.v" "" { Text "C:/Users/user/Desktop/EE exp3/hw4/SO.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1572199071211 "|SO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[6\] SO.v(7) " "Inferred latch for \"r\[6\]\" at SO.v(7)" {  } { { "SO.v" "" { Text "C:/Users/user/Desktop/EE exp3/hw4/SO.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1572199071211 "|SO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[7\] SO.v(7) " "Inferred latch for \"r\[7\]\" at SO.v(7)" {  } { { "SO.v" "" { Text "C:/Users/user/Desktop/EE exp3/hw4/SO.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1572199071211 "|SO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[8\] SO.v(7) " "Inferred latch for \"r\[8\]\" at SO.v(7)" {  } { { "SO.v" "" { Text "C:/Users/user/Desktop/EE exp3/hw4/SO.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1572199071211 "|SO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[9\] SO.v(7) " "Inferred latch for \"r\[9\]\" at SO.v(7)" {  } { { "SO.v" "" { Text "C:/Users/user/Desktop/EE exp3/hw4/SO.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1572199071211 "|SO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[10\] SO.v(7) " "Inferred latch for \"r\[10\]\" at SO.v(7)" {  } { { "SO.v" "" { Text "C:/Users/user/Desktop/EE exp3/hw4/SO.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1572199071211 "|SO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[11\] SO.v(7) " "Inferred latch for \"r\[11\]\" at SO.v(7)" {  } { { "SO.v" "" { Text "C:/Users/user/Desktop/EE exp3/hw4/SO.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1572199071211 "|SO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[12\] SO.v(7) " "Inferred latch for \"r\[12\]\" at SO.v(7)" {  } { { "SO.v" "" { Text "C:/Users/user/Desktop/EE exp3/hw4/SO.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1572199071211 "|SO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[13\] SO.v(7) " "Inferred latch for \"r\[13\]\" at SO.v(7)" {  } { { "SO.v" "" { Text "C:/Users/user/Desktop/EE exp3/hw4/SO.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1572199071211 "|SO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[14\] SO.v(7) " "Inferred latch for \"r\[14\]\" at SO.v(7)" {  } { { "SO.v" "" { Text "C:/Users/user/Desktop/EE exp3/hw4/SO.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1572199071211 "|SO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[15\] SO.v(7) " "Inferred latch for \"r\[15\]\" at SO.v(7)" {  } { { "SO.v" "" { Text "C:/Users/user/Desktop/EE exp3/hw4/SO.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1572199071211 "|SO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl ctrl:inst7 " "Elaborating entity \"ctrl\" for hierarchy \"ctrl:inst7\"" {  } { { "hw4.bdf" "inst7" { Schematic "C:/Users/user/Desktop/EE exp3/hw4/hw4.bdf" { { 328 856 984 408 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572199071213 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ctrl.v(21) " "Verilog HDL assignment warning at ctrl.v(21): truncated value with size 32 to match size of target (4)" {  } { { "ctrl.v" "" { Text "C:/Users/user/Desktop/EE exp3/hw4/ctrl.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1572199071213 "|ctrl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "start ctrl.v(27) " "Verilog HDL Always Construct warning at ctrl.v(27): variable \"start\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ctrl.v" "" { Text "C:/Users/user/Desktop/EE exp3/hw4/ctrl.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1572199071213 "|ctrl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count ctrl.v(29) " "Verilog HDL Always Construct warning at ctrl.v(29): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ctrl.v" "" { Text "C:/Users/user/Desktop/EE exp3/hw4/ctrl.v" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1572199071213 "|ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneshot oneshot:inst6 " "Elaborating entity \"oneshot\" for hierarchy \"oneshot:inst6\"" {  } { { "hw4.bdf" "inst6" { Schematic "C:/Users/user/Desktop/EE exp3/hw4/hw4.bdf" { { 328 656 784 408 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572199071215 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clki oneshot.v(20) " "Verilog HDL Always Construct warning at oneshot.v(20): variable \"clki\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "oneshot.v" "" { Text "C:/Users/user/Desktop/EE exp3/hw4/oneshot.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1572199071215 "|oneshot"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clki oneshot.v(22) " "Verilog HDL Always Construct warning at oneshot.v(22): variable \"clki\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "oneshot.v" "" { Text "C:/Users/user/Desktop/EE exp3/hw4/oneshot.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1572199071215 "|oneshot"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fDIV50M fDIV50M:inst3 " "Elaborating entity \"fDIV50M\" for hierarchy \"fDIV50M:inst3\"" {  } { { "hw4.bdf" "inst3" { Schematic "C:/Users/user/Desktop/EE exp3/hw4/hw4.bdf" { { 216 392 560 328 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572199071216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sel_DIVN sel_DIVN:inst " "Elaborating entity \"sel_DIVN\" for hierarchy \"sel_DIVN:inst\"" {  } { { "hw4.bdf" "inst" { Schematic "C:/Users/user/Desktop/EE exp3/hw4/hw4.bdf" { { 104 112 288 184 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572199071218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED LED:inst1 " "Elaborating entity \"LED\" for hierarchy \"LED:inst1\"" {  } { { "hw4.bdf" "inst1" { Schematic "C:/Users/user/Desktop/EE exp3/hw4/hw4.bdf" { { 56 896 1112 184 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572199071220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LED:inst1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"LED:inst1\|altsyncram:altsyncram_component\"" {  } { { "LED.v" "altsyncram_component" { Text "C:/Users/user/Desktop/EE exp3/hw4/LED.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572199071246 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LED:inst1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"LED:inst1\|altsyncram:altsyncram_component\"" {  } { { "LED.v" "" { Text "C:/Users/user/Desktop/EE exp3/hw4/LED.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572199071248 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LED:inst1\|altsyncram:altsyncram_component " "Instantiated megafunction \"LED:inst1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572199071248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572199071248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../\[????4\]LED????/\[????4\]LED????/mem.mif " "Parameter \"init_file\" = \"../../\[????4\]LED????/\[????4\]LED????/mem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572199071248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572199071248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572199071248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572199071248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572199071248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572199071248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572199071248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572199071248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572199071248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572199071248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572199071248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572199071248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572199071248 ""}  } { { "LED.v" "" { Text "C:/Users/user/Desktop/EE exp3/hw4/LED.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1572199071248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3nj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3nj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3nj1 " "Found entity 1: altsyncram_3nj1" {  } { { "db/altsyncram_3nj1.tdf" "" { Text "C:/Users/user/Desktop/EE exp3/hw4/db/altsyncram_3nj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572199071312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572199071312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3nj1 LED:inst1\|altsyncram:altsyncram_component\|altsyncram_3nj1:auto_generated " "Elaborating entity \"altsyncram_3nj1\" for hierarchy \"LED:inst1\|altsyncram:altsyncram_component\|altsyncram_3nj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572199071313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AGU AGU:inst5 " "Elaborating entity \"AGU\" for hierarchy \"AGU:inst5\"" {  } { { "hw4.bdf" "inst5" { Schematic "C:/Users/user/Desktop/EE exp3/hw4/hw4.bdf" { { 176 648 816 256 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572199071318 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1572199071955 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1572199072105 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/user/Desktop/EE exp3/hw4/output_files/hw4.map.smsg " "Generated suppressed messages file C:/Users/user/Desktop/EE exp3/hw4/output_files/hw4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1572199072171 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1572199072283 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572199072283 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "168 " "Implemented 168 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1572199072349 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1572199072349 ""} { "Info" "ICUT_CUT_TM_LCELLS" "144 " "Implemented 144 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1572199072349 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1572199072349 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1572199072349 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4663 " "Peak virtual memory: 4663 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1572199072392 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 28 01:57:52 2019 " "Processing ended: Mon Oct 28 01:57:52 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1572199072392 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1572199072392 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1572199072392 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1572199072392 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1572199073289 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1572199073290 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 28 01:57:53 2019 " "Processing started: Mon Oct 28 01:57:53 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1572199073290 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1572199073290 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off hw4 -c hw4 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off hw4 -c hw4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1572199073290 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1572199073335 ""}
{ "Info" "0" "" "Project  = hw4" {  } {  } 0 0 "Project  = hw4" 0 0 "Fitter" 0 0 1572199073336 ""}
{ "Info" "0" "" "Revision = hw4" {  } {  } 0 0 "Revision = hw4" 0 0 "Fitter" 0 0 1572199073336 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1572199073410 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "hw4 EP4CGX15BF14C6 " "Automatically selected device EP4CGX15BF14C6 for design hw4" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1572199073508 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1572199073557 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1572199073557 ""}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "LED:inst1\|altsyncram:altsyncram_component\|altsyncram_3nj1:auto_generated\|ram_block1a9 " "Atom \"LED:inst1\|altsyncram:altsyncram_component\|altsyncram_3nj1:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1572199073616 "|hw4|LED:inst1|altsyncram:altsyncram_component|altsyncram_3nj1:auto_generated|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "LED:inst1\|altsyncram:altsyncram_component\|altsyncram_3nj1:auto_generated\|ram_block1a5 " "Atom \"LED:inst1\|altsyncram:altsyncram_component\|altsyncram_3nj1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1572199073616 "|hw4|LED:inst1|altsyncram:altsyncram_component|altsyncram_3nj1:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "LED:inst1\|altsyncram:altsyncram_component\|altsyncram_3nj1:auto_generated\|ram_block1a13 " "Atom \"LED:inst1\|altsyncram:altsyncram_component\|altsyncram_3nj1:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1572199073616 "|hw4|LED:inst1|altsyncram:altsyncram_component|altsyncram_3nj1:auto_generated|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "LED:inst1\|altsyncram:altsyncram_component\|altsyncram_3nj1:auto_generated\|ram_block1a1 " "Atom \"LED:inst1\|altsyncram:altsyncram_component\|altsyncram_3nj1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1572199073616 "|hw4|LED:inst1|altsyncram:altsyncram_component|altsyncram_3nj1:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "LED:inst1\|altsyncram:altsyncram_component\|altsyncram_3nj1:auto_generated\|ram_block1a6 " "Atom \"LED:inst1\|altsyncram:altsyncram_component\|altsyncram_3nj1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1572199073616 "|hw4|LED:inst1|altsyncram:altsyncram_component|altsyncram_3nj1:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "LED:inst1\|altsyncram:altsyncram_component\|altsyncram_3nj1:auto_generated\|ram_block1a10 " "Atom \"LED:inst1\|altsyncram:altsyncram_component\|altsyncram_3nj1:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1572199073616 "|hw4|LED:inst1|altsyncram:altsyncram_component|altsyncram_3nj1:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "LED:inst1\|altsyncram:altsyncram_component\|altsyncram_3nj1:auto_generated\|ram_block1a14 " "Atom \"LED:inst1\|altsyncram:altsyncram_component\|altsyncram_3nj1:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1572199073616 "|hw4|LED:inst1|altsyncram:altsyncram_component|altsyncram_3nj1:auto_generated|ram_block1a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "LED:inst1\|altsyncram:altsyncram_component\|altsyncram_3nj1:auto_generated\|ram_block1a2 " "Atom \"LED:inst1\|altsyncram:altsyncram_component\|altsyncram_3nj1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1572199073616 "|hw4|LED:inst1|altsyncram:altsyncram_component|altsyncram_3nj1:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "LED:inst1\|altsyncram:altsyncram_component\|altsyncram_3nj1:auto_generated\|ram_block1a7 " "Atom \"LED:inst1\|altsyncram:altsyncram_component\|altsyncram_3nj1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1572199073616 "|hw4|LED:inst1|altsyncram:altsyncram_component|altsyncram_3nj1:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "LED:inst1\|altsyncram:altsyncram_component\|altsyncram_3nj1:auto_generated\|ram_block1a11 " "Atom \"LED:inst1\|altsyncram:altsyncram_component\|altsyncram_3nj1:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1572199073616 "|hw4|LED:inst1|altsyncram:altsyncram_component|altsyncram_3nj1:auto_generated|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "LED:inst1\|altsyncram:altsyncram_component\|altsyncram_3nj1:auto_generated\|ram_block1a15 " "Atom \"LED:inst1\|altsyncram:altsyncram_component\|altsyncram_3nj1:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1572199073616 "|hw4|LED:inst1|altsyncram:altsyncram_component|altsyncram_3nj1:auto_generated|ram_block1a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "LED:inst1\|altsyncram:altsyncram_component\|altsyncram_3nj1:auto_generated\|ram_block1a3 " "Atom \"LED:inst1\|altsyncram:altsyncram_component\|altsyncram_3nj1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1572199073616 "|hw4|LED:inst1|altsyncram:altsyncram_component|altsyncram_3nj1:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "LED:inst1\|altsyncram:altsyncram_component\|altsyncram_3nj1:auto_generated\|ram_block1a8 " "Atom \"LED:inst1\|altsyncram:altsyncram_component\|altsyncram_3nj1:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1572199073616 "|hw4|LED:inst1|altsyncram:altsyncram_component|altsyncram_3nj1:auto_generated|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "LED:inst1\|altsyncram:altsyncram_component\|altsyncram_3nj1:auto_generated\|ram_block1a4 " "Atom \"LED:inst1\|altsyncram:altsyncram_component\|altsyncram_3nj1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1572199073616 "|hw4|LED:inst1|altsyncram:altsyncram_component|altsyncram_3nj1:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "LED:inst1\|altsyncram:altsyncram_component\|altsyncram_3nj1:auto_generated\|ram_block1a12 " "Atom \"LED:inst1\|altsyncram:altsyncram_component\|altsyncram_3nj1:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1572199073616 "|hw4|LED:inst1|altsyncram:altsyncram_component|altsyncram_3nj1:auto_generated|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "LED:inst1\|altsyncram:altsyncram_component\|altsyncram_3nj1:auto_generated\|ram_block1a0 " "Atom \"LED:inst1\|altsyncram:altsyncram_component\|altsyncram_3nj1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1572199073616 "|hw4|LED:inst1|altsyncram:altsyncram_component|altsyncram_3nj1:auto_generated|ram_block1a0"}  } {  } 0 119042 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "Fitter" 0 -1 1572199073616 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1572199073637 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1572199073645 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX30BF14C6 " "Device EP4CGX30BF14C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1572199073773 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX22BF14C6 " "Device EP4CGX22BF14C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1572199073773 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1572199073773 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ N5 " "Pin ~ALTERA_NCEO~ is reserved at location N5" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/EE exp3/hw4/" { { 0 { 0 ""} 0 534 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1572199073775 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A5 " "Pin ~ALTERA_DATA0~ is reserved at location A5" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/EE exp3/hw4/" { { 0 { 0 ""} 0 536 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1572199073775 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO~ B5 " "Pin ~ALTERA_ASDO~ is reserved at location B5" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO~ } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/EE exp3/hw4/" { { 0 { 0 ""} 0 538 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1572199073775 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ C5 " "Pin ~ALTERA_NCSO~ is reserved at location C5" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/EE exp3/hw4/" { { 0 { 0 ""} 0 540 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1572199073775 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ A4 " "Pin ~ALTERA_DCLK~ is reserved at location A4" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/EE exp3/hw4/" { { 0 { 0 ""} 0 542 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1572199073775 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1572199073775 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1572199073775 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1572199073776 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "8 8 " "No exact pin location assignment(s) for 8 pins of 8 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CP " "Pin CP not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { CP } } } { "hw4.bdf" "" { Schematic "C:/Users/user/Desktop/EE exp3/hw4/hw4.bdf" { { 240 1120 1296 256 "CP" "" } } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/EE exp3/hw4/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1572199074043 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D " "Pin D not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { D } } } { "hw4.bdf" "" { Schematic "C:/Users/user/Desktop/EE exp3/hw4/hw4.bdf" { { 64 1360 1536 80 "D" "" } } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/EE exp3/hw4/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1572199074043 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "str " "Pin str not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { str } } } { "hw4.bdf" "" { Schematic "C:/Users/user/Desktop/EE exp3/hw4/hw4.bdf" { { 368 1088 1264 384 "str" "" } } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { str } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/EE exp3/hw4/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1572199074043 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { reset } } } { "hw4.bdf" "" { Schematic "C:/Users/user/Desktop/EE exp3/hw4/hw4.bdf" { { 240 56 224 256 "reset" "" } } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/EE exp3/hw4/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1572199074043 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fin " "Pin fin not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { fin } } } { "hw4.bdf" "" { Schematic "C:/Users/user/Desktop/EE exp3/hw4/hw4.bdf" { { 368 64 232 384 "fin" "" } } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fin } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/EE exp3/hw4/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1572199074043 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "select " "Pin select not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { select } } } { "hw4.bdf" "" { Schematic "C:/Users/user/Desktop/EE exp3/hw4/hw4.bdf" { { 136 464 632 152 "select" "" } } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { select } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/EE exp3/hw4/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1572199074043 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIPSW\[1\] " "Pin DIPSW\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { DIPSW[1] } } } { "hw4.bdf" "" { Schematic "C:/Users/user/Desktop/EE exp3/hw4/hw4.bdf" { { 120 -144 24 136 "DIPSW" "" } } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DIPSW[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/EE exp3/hw4/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1572199074043 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIPSW\[0\] " "Pin DIPSW\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { DIPSW[0] } } } { "hw4.bdf" "" { Schematic "C:/Users/user/Desktop/EE exp3/hw4/hw4.bdf" { { 120 -144 24 136 "DIPSW" "" } } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DIPSW[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/EE exp3/hw4/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1572199074043 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1572199074043 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1572199074217 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "hw4.sdc " "Synopsys Design Constraints File file not found: 'hw4.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1572199074218 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1572199074218 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1572199074221 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1572199074221 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1572199074222 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fin~input (placed in PIN J7 (CLK13, DIFFCLK_7n, REFCLK0n)) " "Automatically promoted node fin~input (placed in PIN J7 (CLK13, DIFFCLK_7n, REFCLK0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1572199074237 ""}  } { { "hw4.bdf" "" { Schematic "C:/Users/user/Desktop/EE exp3/hw4/hw4.bdf" { { 368 64 232 384 "fin" "" } } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fin~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/EE exp3/hw4/" { { 0 { 0 ""} 0 528 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1572199074237 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "oneshot:inst6\|cs.01  " "Automatically promoted node oneshot:inst6\|cs.01 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1572199074238 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "oneshot:inst6\|Selector0~0 " "Destination node oneshot:inst6\|Selector0~0" {  } { { "oneshot.v" "" { Text "C:/Users/user/Desktop/EE exp3/hw4/oneshot.v" 19 -1 0 } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { oneshot:inst6|Selector0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/EE exp3/hw4/" { { 0 { 0 ""} 0 290 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1572199074238 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrl:inst7\|ns.01~0 " "Destination node ctrl:inst7\|ns.01~0" {  } { { "ctrl.v" "" { Text "C:/Users/user/Desktop/EE exp3/hw4/ctrl.v" 4 -1 0 } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ctrl:inst7|ns.01~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/EE exp3/hw4/" { { 0 { 0 ""} 0 309 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1572199074238 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrl:inst7\|Selector0~0 " "Destination node ctrl:inst7\|Selector0~0" {  } { { "ctrl.v" "" { Text "C:/Users/user/Desktop/EE exp3/hw4/ctrl.v" 26 -1 0 } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ctrl:inst7|Selector0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/EE exp3/hw4/" { { 0 { 0 ""} 0 376 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1572199074238 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1572199074238 ""}  } { { "oneshot.v" "" { Text "C:/Users/user/Desktop/EE exp3/hw4/oneshot.v" 5 -1 0 } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { oneshot:inst6|cs.01 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/EE exp3/hw4/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1572199074238 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fDIV25K:inst4\|fout  " "Automatically promoted node fDIV25K:inst4\|fout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1572199074238 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CP~output " "Destination node CP~output" {  } { { "hw4.bdf" "" { Schematic "C:/Users/user/Desktop/EE exp3/hw4/hw4.bdf" { { 240 1120 1296 256 "CP" "" } } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CP~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/EE exp3/hw4/" { { 0 { 0 ""} 0 524 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1572199074238 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1572199074238 ""}  } { { "fDIV25K.v" "" { Text "C:/Users/user/Desktop/EE exp3/hw4/fDIV25K.v" 3 -1 0 } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fDIV25K:inst4|fout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/EE exp3/hw4/" { { 0 { 0 ""} 0 175 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1572199074238 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fDIV50M:inst3\|fout  " "Automatically promoted node fDIV50M:inst3\|fout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1572199074238 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "oneshot:inst6\|ns.01~0 " "Destination node oneshot:inst6\|ns.01~0" {  } { { "oneshot.v" "" { Text "C:/Users/user/Desktop/EE exp3/hw4/oneshot.v" 5 -1 0 } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { oneshot:inst6|ns.01~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/EE exp3/hw4/" { { 0 { 0 ""} 0 215 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1572199074238 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "oneshot:inst6\|Selector0~0 " "Destination node oneshot:inst6\|Selector0~0" {  } { { "oneshot.v" "" { Text "C:/Users/user/Desktop/EE exp3/hw4/oneshot.v" 19 -1 0 } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { oneshot:inst6|Selector0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/EE exp3/hw4/" { { 0 { 0 ""} 0 290 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1572199074238 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1572199074238 ""}  } { { "fDIV50M.v" "" { Text "C:/Users/user/Desktop/EE exp3/hw4/fDIV50M.v" 4 -1 0 } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fDIV50M:inst3|fout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/EE exp3/hw4/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1572199074238 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset~input (placed in PIN J6 (CLK12, DIFFCLK_7p, REFCLK0p)) " "Automatically promoted node reset~input (placed in PIN J6 (CLK12, DIFFCLK_7p, REFCLK0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1572199074239 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fDIV25K:inst4\|fout~0 " "Destination node fDIV25K:inst4\|fout~0" {  } { { "fDIV25K.v" "" { Text "C:/Users/user/Desktop/EE exp3/hw4/fDIV25K.v" 3 -1 0 } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fDIV25K:inst4|fout~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/EE exp3/hw4/" { { 0 { 0 ""} 0 198 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1572199074239 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fDIV50M:inst3\|fout~0 " "Destination node fDIV50M:inst3\|fout~0" {  } { { "fDIV50M.v" "" { Text "C:/Users/user/Desktop/EE exp3/hw4/fDIV50M.v" 4 -1 0 } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fDIV50M:inst3|fout~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/EE exp3/hw4/" { { 0 { 0 ""} 0 289 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1572199074239 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1572199074239 ""}  } { { "hw4.bdf" "" { Schematic "C:/Users/user/Desktop/EE exp3/hw4/hw4.bdf" { { 240 56 224 256 "reset" "" } } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/EE exp3/hw4/" { { 0 { 0 ""} 0 527 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1572199074239 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1572199074583 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1572199074583 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1572199074583 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1572199074584 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1572199074584 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1572199074585 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1572199074596 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1572199074596 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1572199074596 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "6 unused 2.5V 3 3 0 " "Number of I/O pins in group: 6 (unused VREF, 2.5V VCCIO, 3 input, 3 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1572199074597 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1572199074597 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1572199074597 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1572199074598 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 7 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1572199074598 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 2 0 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1572199074598 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1572199074598 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 12 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1572199074598 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1572199074598 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 14 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1572199074598 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1572199074598 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 5 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1572199074598 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1572199074598 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1572199074598 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1572199074598 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572199074606 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1572199075495 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572199075565 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1572199075572 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1572199075928 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572199075928 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1572199076262 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X11_Y10 X21_Y20 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y10 to location X21_Y20" {  } { { "loc" "" { Generic "C:/Users/user/Desktop/EE exp3/hw4/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y10 to location X21_Y20"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y10 to location X21_Y20"} 11 10 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1572199076752 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1572199076752 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572199077372 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1572199077373 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1572199077373 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.27 " "Total time spent on timing analysis during the Fitter is 0.27 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1572199077383 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1572199077460 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1572199077599 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1572199077687 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1572199077799 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572199078146 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "2 Cyclone IV GX " "2 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "reset 2.5 V J6 " "Pin reset uses I/O standard 2.5 V at J6" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { reset } } } { "hw4.bdf" "" { Schematic "C:/Users/user/Desktop/EE exp3/hw4/hw4.bdf" { { 240 56 224 256 "reset" "" } } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/EE exp3/hw4/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572199078388 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fin 2.5 V J7 " "Pin fin uses I/O standard 2.5 V at J7" {  } { { "d:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin64/pin_planner.ppl" { fin } } } { "hw4.bdf" "" { Schematic "C:/Users/user/Desktop/EE exp3/hw4/hw4.bdf" { { 368 64 232 384 "fin" "" } } } } { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fin } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/EE exp3/hw4/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1572199078388 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1572199078388 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/user/Desktop/EE exp3/hw4/output_files/hw4.fit.smsg " "Generated suppressed messages file C:/Users/user/Desktop/EE exp3/hw4/output_files/hw4.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1572199078457 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4979 " "Peak virtual memory: 4979 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1572199078821 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 28 01:57:58 2019 " "Processing ended: Mon Oct 28 01:57:58 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1572199078821 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1572199078821 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1572199078821 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1572199078821 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1572199079637 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1572199079638 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 28 01:57:59 2019 " "Processing started: Mon Oct 28 01:57:59 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1572199079638 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1572199079638 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off hw4 -c hw4 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off hw4 -c hw4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1572199079638 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1572199080198 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1572199080219 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4612 " "Peak virtual memory: 4612 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1572199080453 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 28 01:58:00 2019 " "Processing ended: Mon Oct 28 01:58:00 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1572199080453 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1572199080453 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1572199080453 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1572199080453 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1572199081064 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1572199081381 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1572199081381 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 28 01:58:01 2019 " "Processing started: Mon Oct 28 01:58:01 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1572199081381 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1572199081381 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta hw4 -c hw4 " "Command: quartus_sta hw4 -c hw4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1572199081381 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1572199081430 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1572199081522 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1572199081567 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1572199081567 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1572199081722 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "hw4.sdc " "Synopsys Design Constraints File file not found: 'hw4.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1572199081827 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1572199081827 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name fin fin " "create_clock -period 1.000 -name fin fin" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1572199081828 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name fDIV50M:inst3\|fout fDIV50M:inst3\|fout " "create_clock -period 1.000 -name fDIV50M:inst3\|fout fDIV50M:inst3\|fout" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1572199081828 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name fDIV25K:inst4\|fout fDIV25K:inst4\|fout " "create_clock -period 1.000 -name fDIV25K:inst4\|fout fDIV25K:inst4\|fout" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1572199081828 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name oneshot:inst6\|cs.01 oneshot:inst6\|cs.01 " "create_clock -period 1.000 -name oneshot:inst6\|cs.01 oneshot:inst6\|cs.01" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1572199081828 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1572199081828 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1572199081896 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1572199081897 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1572199081898 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1572199081908 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1572199081932 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1572199081932 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.913 " "Worst-case setup slack is -2.913" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572199081936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572199081936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.913      -199.677 fin  " "   -2.913      -199.677 fin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572199081936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.149       -30.283 oneshot:inst6\|cs.01  " "   -2.149       -30.283 oneshot:inst6\|cs.01 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572199081936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.368        -1.985 fDIV25K:inst4\|fout  " "   -0.368        -1.985 fDIV25K:inst4\|fout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572199081936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.042        -0.083 fDIV50M:inst3\|fout  " "   -0.042        -0.083 fDIV50M:inst3\|fout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572199081936 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1572199081936 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.512 " "Worst-case hold slack is -0.512" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572199081946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572199081946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.512        -1.595 fDIV25K:inst4\|fout  " "   -0.512        -1.595 fDIV25K:inst4\|fout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572199081946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356         0.000 fDIV50M:inst3\|fout  " "    0.356         0.000 fDIV50M:inst3\|fout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572199081946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.491         0.000 fin  " "    0.491         0.000 fin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572199081946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.454         0.000 oneshot:inst6\|cs.01  " "    1.454         0.000 oneshot:inst6\|cs.01 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572199081946 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1572199081946 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.811 " "Worst-case recovery slack is 0.811" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572199081951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572199081951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.811         0.000 fDIV25K:inst4\|fout  " "    0.811         0.000 fDIV25K:inst4\|fout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572199081951 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1572199081951 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.714 " "Worst-case removal slack is -0.714" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572199081957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572199081957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.714        -2.856 fDIV25K:inst4\|fout  " "   -0.714        -2.856 fDIV25K:inst4\|fout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572199081957 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1572199081957 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572199081961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572199081961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -110.132 fin  " "   -3.000      -110.132 fin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572199081961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -15.000 fDIV25K:inst4\|fout  " "   -1.000       -15.000 fDIV25K:inst4\|fout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572199081961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -4.000 fDIV50M:inst3\|fout  " "   -1.000        -4.000 fDIV50M:inst3\|fout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572199081961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.472         0.000 oneshot:inst6\|cs.01  " "    0.472         0.000 oneshot:inst6\|cs.01 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572199081961 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1572199081961 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1572199082154 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1572199082176 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1572199082361 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1572199082399 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1572199082409 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1572199082409 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.543 " "Worst-case setup slack is -2.543" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572199082418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572199082418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.543      -172.790 fin  " "   -2.543      -172.790 fin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572199082418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.906       -26.894 oneshot:inst6\|cs.01  " "   -1.906       -26.894 oneshot:inst6\|cs.01 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572199082418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.212        -0.746 fDIV25K:inst4\|fout  " "   -0.212        -0.746 fDIV25K:inst4\|fout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572199082418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.069         0.000 fDIV50M:inst3\|fout  " "    0.069         0.000 fDIV50M:inst3\|fout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572199082418 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1572199082418 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.431 " "Worst-case hold slack is -0.431" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572199082434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572199082434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.431        -1.295 fDIV25K:inst4\|fout  " "   -0.431        -1.295 fDIV25K:inst4\|fout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572199082434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.310         0.000 fDIV50M:inst3\|fout  " "    0.310         0.000 fDIV50M:inst3\|fout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572199082434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.435         0.000 fin  " "    0.435         0.000 fin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572199082434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.390         0.000 oneshot:inst6\|cs.01  " "    1.390         0.000 oneshot:inst6\|cs.01 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572199082434 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1572199082434 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.808 " "Worst-case recovery slack is 0.808" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572199082450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572199082450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.808         0.000 fDIV25K:inst4\|fout  " "    0.808         0.000 fDIV25K:inst4\|fout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572199082450 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1572199082450 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.674 " "Worst-case removal slack is -0.674" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572199082460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572199082460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.674        -2.696 fDIV25K:inst4\|fout  " "   -0.674        -2.696 fDIV25K:inst4\|fout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572199082460 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1572199082460 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572199082468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572199082468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -110.132 fin  " "   -3.000      -110.132 fin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572199082468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -15.000 fDIV25K:inst4\|fout  " "   -1.000       -15.000 fDIV25K:inst4\|fout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572199082468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -4.000 fDIV50M:inst3\|fout  " "   -1.000        -4.000 fDIV50M:inst3\|fout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572199082468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454         0.000 oneshot:inst6\|cs.01  " "    0.454         0.000 oneshot:inst6\|cs.01 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572199082468 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1572199082468 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1572199082695 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1572199082846 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1572199082847 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1572199082847 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.141 " "Worst-case setup slack is -1.141" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572199082857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572199082857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.141       -68.706 fin  " "   -1.141       -68.706 fin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572199082857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.015       -13.861 oneshot:inst6\|cs.01  " "   -1.015       -13.861 oneshot:inst6\|cs.01 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572199082857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.233         0.000 fDIV25K:inst4\|fout  " "    0.233         0.000 fDIV25K:inst4\|fout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572199082857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.412         0.000 fDIV50M:inst3\|fout  " "    0.412         0.000 fDIV50M:inst3\|fout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572199082857 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1572199082857 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.376 " "Worst-case hold slack is -0.376" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572199082868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572199082868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.376        -1.241 fDIV25K:inst4\|fout  " "   -0.376        -1.241 fDIV25K:inst4\|fout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572199082868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185         0.000 fDIV50M:inst3\|fout  " "    0.185         0.000 fDIV50M:inst3\|fout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572199082868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.262         0.000 fin  " "    0.262         0.000 fin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572199082868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.980         0.000 oneshot:inst6\|cs.01  " "    0.980         0.000 oneshot:inst6\|cs.01 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572199082868 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1572199082868 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.638 " "Worst-case recovery slack is 0.638" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572199082878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572199082878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.638         0.000 fDIV25K:inst4\|fout  " "    0.638         0.000 fDIV25K:inst4\|fout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572199082878 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1572199082878 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.408 " "Worst-case removal slack is -0.408" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572199082887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572199082887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.408        -1.632 fDIV25K:inst4\|fout  " "   -0.408        -1.632 fDIV25K:inst4\|fout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572199082887 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1572199082887 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572199082897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572199082897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -92.823 fin  " "   -3.000       -92.823 fin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572199082897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -15.000 fDIV25K:inst4\|fout  " "   -1.000       -15.000 fDIV25K:inst4\|fout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572199082897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -4.000 fDIV50M:inst3\|fout  " "   -1.000        -4.000 fDIV50M:inst3\|fout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572199082897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.448         0.000 oneshot:inst6\|cs.01  " "    0.448         0.000 oneshot:inst6\|cs.01 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572199082897 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1572199082897 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1572199083470 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1572199083470 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4623 " "Peak virtual memory: 4623 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1572199083577 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 28 01:58:03 2019 " "Processing ended: Mon Oct 28 01:58:03 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1572199083577 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1572199083577 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1572199083577 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1572199083577 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1572199084424 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1572199084424 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 28 01:58:04 2019 " "Processing started: Mon Oct 28 01:58:04 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1572199084424 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1572199084424 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off hw4 -c hw4 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off hw4 -c hw4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1572199084424 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "hw4.vo C:/Users/user/Desktop/EE exp3/hw4/simulation/modelsim/ simulation " "Generated file hw4.vo in folder \"C:/Users/user/Desktop/EE exp3/hw4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1572199084726 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4580 " "Peak virtual memory: 4580 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1572199084772 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 28 01:58:04 2019 " "Processing ended: Mon Oct 28 01:58:04 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1572199084772 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1572199084772 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1572199084772 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1572199084772 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 37 s " "Quartus II Full Compilation was successful. 0 errors, 37 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1572199085355 ""}
