#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Feb  4 23:38:53 2018
# Process ID: 30299
# Current directory: /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/vga_out/vga_out.runs/synth_1
# Command line: vivado -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/vga_out/vga_out.runs/synth_1/design_1_wrapper.vds
# Journal file: /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/vga_out/vga_out.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 30310 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1239.816 ; gain = 76.996 ; free physical = 1058 ; free virtual = 8127
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/vga_out/vga_out.srcs/sources_1/imports/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/vga_out/vga_out.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0' [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/vga_out/vga_out.runs/synth_1/.Xil/Vivado-30299-luigilinux/realtime/design_1_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_0' (1#1) [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/vga_out/vga_out.runs/synth_1/.Xil/Vivado-30299-luigilinux/realtime/design_1_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tc_0_0' [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/vga_out/vga_out.runs/synth_1/.Xil/Vivado-30299-luigilinux/realtime/design_1_v_tc_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tc_0_0' (2#1) [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/vga_out/vga_out.runs/synth_1/.Xil/Vivado-30299-luigilinux/realtime/design_1_v_tc_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'v_tc_0' of module 'design_1_v_tc_0_0' requires 8 connections, but only 7 given [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/vga_out/vga_out.srcs/sources_1/bd/design_1/synth/design_1.v:43]
INFO: [Synth 8-256] done synthesizing module 'design_1' (3#1) [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/vga_out/vga_out.srcs/sources_1/bd/design_1/synth/design_1.v:13]
WARNING: [Synth 8-6014] Unused sequential element rgb_reg_reg was removed.  [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/vga_out/vga_out.srcs/sources_1/imports/hdl/design_1_wrapper.v:55]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (4#1) [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/vga_out/vga_out.srcs/sources_1/imports/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1281.355 ; gain = 118.535 ; free physical = 1072 ; free virtual = 8141
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1281.355 ; gain = 118.535 ; free physical = 1073 ; free virtual = 8141
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/vga_out/vga_out.runs/synth_1/.Xil/Vivado-30299-luigilinux/dcp2/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/vga_out/vga_out.runs/synth_1/.Xil/Vivado-30299-luigilinux/dcp2/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Parsing XDC File [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/vga_out/vga_out.runs/synth_1/.Xil/Vivado-30299-luigilinux/dcp3/design_1_v_tc_0_0_in_context.xdc] for cell 'design_1_i/v_tc_0'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/vga_out/vga_out.runs/synth_1/.Xil/Vivado-30299-luigilinux/dcp3/design_1_v_tc_0_0_in_context.xdc] for cell 'design_1_i/v_tc_0'
Parsing XDC File [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/vga_out/vga_out.srcs/constrs_1/imports/Basys3/Basys3_Master.xdc]
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/vga_out/vga_out.srcs/constrs_1/imports/Basys3/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/vga_out/vga_out.srcs/constrs_1/imports/Basys3/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/vga_out/vga_out.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/vga_out/vga_out.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1578.570 ; gain = 0.004 ; free physical = 812 ; free virtual = 7855
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:01:22 . Memory (MB): peak = 1578.570 ; gain = 415.750 ; free physical = 934 ; free virtual = 7977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:01:22 . Memory (MB): peak = 1578.570 ; gain = 415.750 ; free physical = 934 ; free virtual = 7977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/vga_out/vga_out.runs/synth_1/.Xil/Vivado-30299-luigilinux/dcp2/design_1_clk_wiz_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/vga_out/vga_out.runs/synth_1/.Xil/Vivado-30299-luigilinux/dcp2/design_1_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/v_tc_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:01:22 . Memory (MB): peak = 1578.570 ; gain = 415.750 ; free physical = 936 ; free virtual = 7979
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:01:22 . Memory (MB): peak = 1578.570 ; gain = 415.750 ; free physical = 928 ; free virtual = 7971
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module design_1_wrapper 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:01:23 . Memory (MB): peak = 1578.570 ; gain = 415.750 ; free physical = 908 ; free virtual = 7951
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_out1' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:01:41 . Memory (MB): peak = 1578.570 ; gain = 415.750 ; free physical = 778 ; free virtual = 7829
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:01:41 . Memory (MB): peak = 1578.570 ; gain = 415.750 ; free physical = 778 ; free virtual = 7829
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:01:41 . Memory (MB): peak = 1583.566 ; gain = 420.746 ; free physical = 776 ; free virtual = 7828
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:01:42 . Memory (MB): peak = 1583.570 ; gain = 420.750 ; free physical = 777 ; free virtual = 7828
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:01:42 . Memory (MB): peak = 1583.570 ; gain = 420.750 ; free physical = 777 ; free virtual = 7828
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:01:42 . Memory (MB): peak = 1583.570 ; gain = 420.750 ; free physical = 777 ; free virtual = 7828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:01:42 . Memory (MB): peak = 1583.570 ; gain = 420.750 ; free physical = 777 ; free virtual = 7828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:01:42 . Memory (MB): peak = 1583.570 ; gain = 420.750 ; free physical = 777 ; free virtual = 7828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:01:42 . Memory (MB): peak = 1583.570 ; gain = 420.750 ; free physical = 777 ; free virtual = 7828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------+----------+
|      |BlackBox name        |Instances |
+------+---------------------+----------+
|1     |design_1_clk_wiz_0_0 |         1|
|2     |design_1_v_tc_0_0    |         1|
+------+---------------------+----------+

Report Cell Usage: 
+------+---------------------+------+
|      |Cell                 |Count |
+------+---------------------+------+
|1     |design_1_clk_wiz_0_0 |     1|
|2     |design_1_v_tc_0_0    |     1|
|3     |LUT2                 |    12|
|4     |IBUF                 |    13|
|5     |OBUF                 |    14|
+------+---------------------+------+

Report Instance Areas: 
+------+-------------+---------+------+
|      |Instance     |Module   |Cells |
+------+-------------+---------+------+
|1     |top          |         |    45|
|2     |  design_1_i |design_1 |     6|
+------+-------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:01:42 . Memory (MB): peak = 1583.570 ; gain = 420.750 ; free physical = 777 ; free virtual = 7828
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:41 . Memory (MB): peak = 1583.570 ; gain = 123.535 ; free physical = 832 ; free virtual = 7883
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:01:42 . Memory (MB): peak = 1583.574 ; gain = 420.750 ; free physical = 832 ; free virtual = 7883
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:01:45 . Memory (MB): peak = 1620.582 ; gain = 471.133 ; free physical = 828 ; free virtual = 7880
INFO: [Common 17-1381] The checkpoint '/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/vga_out/vga_out.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1644.602 ; gain = 0.000 ; free physical = 828 ; free virtual = 7879
INFO: [Common 17-206] Exiting Vivado at Sun Feb  4 23:40:48 2018...
