<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="List of all items in this crate"><title>List of all items in this crate</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2" crossorigin href="../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../static.files/rustdoc-916cea96.css"><meta name="rustdoc-vars" data-root-path="../" data-static-root-path="../static.files/" data-current-crate="atsamd_hal" data-themes="" data-resource-suffix="" data-rustdoc-version="1.87.0 (17067e9ac 2025-05-09)" data-channel="1.87.0" data-search-js="search-e7298875.js" data-settings-js="settings-d72f25bb.js" ><script src="../static.files/storage-82c7156e.js"></script><script defer src="../static.files/main-fb8c74a8.js"></script><noscript><link rel="stylesheet" href="../static.files/noscript-893ab5e7.css"></noscript><link rel="alternate icon" type="image/png" href="../static.files/favicon-32x32-6580c154.png"><link rel="icon" type="image/svg+xml" href="../static.files/favicon-044be391.svg"></head><body class="rustdoc mod sys"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle" title="show sidebar"></button></nav><nav class="sidebar"><div class="sidebar-crate"><h2><a href="../atsamd_hal/index.html">atsamd_<wbr>hal</a><span class="version">0.22.1</span></h2></div><div class="sidebar-elems"><section id="rustdoc-toc"><h3><a href="#macros">Crate Items</a></h3><ul class="block"><li><a href="#macros" title="Macros">Macros</a></li><li><a href="#structs" title="Structs">Structs</a></li><li><a href="#enums" title="Enums">Enums</a></li><li><a href="#constants" title="Constants">Constants</a></li><li><a href="#statics" title="Statics">Statics</a></li><li><a href="#traits" title="Traits">Traits</a></li><li><a href="#functions" title="Functions">Functions</a></li><li><a href="#types" title="Type Aliases">Type Aliases</a></li><li><a href="#unions" title="Unions">Unions</a></li></ul></section><div id="rustdoc-modnav"></div></div></nav><div class="sidebar-resizer"></div><main><div class="width-limiter"><rustdoc-search></rustdoc-search><section id="main-content" class="content"><h1>List of all items</h1><h3 id="structs">Structs</h3><ul class="all-items"><li><a href="adc/struct.Adc.html">adc::Adc</a></li><li><a href="adc/struct.Adc0.html">adc::Adc0</a></li><li><a href="adc/struct.Adc1.html">adc::Adc1</a></li><li><a href="adc/struct.AdcBuilder.html">adc::AdcBuilder</a></li><li><a href="adc/struct.Flags.html">adc::Flags</a></li><li><a href="adc/struct.FutureAdc.html">adc::FutureAdc</a></li><li><a href="adc/struct.InterruptHandler.html">adc::InterruptHandler</a></li><li><a href="aes/struct.Aes.html">aes::Aes</a></li><li><a href="aes/struct.CtrlaConf.html">aes::CtrlaConf</a></li><li><a href="aes/struct.Ctype.html">aes::Ctype</a></li><li><a href="clock/struct.AcClock.html">clock::AcClock</a></li><li><a href="clock/struct.Adc0Clock.html">clock::Adc0Clock</a></li><li><a href="clock/struct.Adc1Clock.html">clock::Adc1Clock</a></li><li><a href="clock/struct.CclClock.html">clock::CclClock</a></li><li><a href="clock/struct.Cm4TraceClock.html">clock::Cm4TraceClock</a></li><li><a href="clock/struct.DacClock.html">clock::DacClock</a></li><li><a href="clock/struct.EicClock.html">clock::EicClock</a></li><li><a href="clock/struct.Evsys0Clock.html">clock::Evsys0Clock</a></li><li><a href="clock/struct.Evsys10Clock.html">clock::Evsys10Clock</a></li><li><a href="clock/struct.Evsys11Clock.html">clock::Evsys11Clock</a></li><li><a href="clock/struct.Evsys1Clock.html">clock::Evsys1Clock</a></li><li><a href="clock/struct.Evsys2Clock.html">clock::Evsys2Clock</a></li><li><a href="clock/struct.Evsys3Clock.html">clock::Evsys3Clock</a></li><li><a href="clock/struct.Evsys4Clock.html">clock::Evsys4Clock</a></li><li><a href="clock/struct.Evsys5Clock.html">clock::Evsys5Clock</a></li><li><a href="clock/struct.Evsys6Clock.html">clock::Evsys6Clock</a></li><li><a href="clock/struct.Evsys7Clock.html">clock::Evsys7Clock</a></li><li><a href="clock/struct.Evsys8Clock.html">clock::Evsys8Clock</a></li><li><a href="clock/struct.Evsys9Clock.html">clock::Evsys9Clock</a></li><li><a href="clock/struct.FreqmMsrClock.html">clock::FreqmMsrClock</a></li><li><a href="clock/struct.FreqmRefClock.html">clock::FreqmRefClock</a></li><li><a href="clock/struct.GClock.html">clock::GClock</a></li><li><a href="clock/struct.GenericClockController.html">clock::GenericClockController</a></li><li><a href="clock/struct.I2S0Clock.html">clock::I2S0Clock</a></li><li><a href="clock/struct.I2S1Clock.html">clock::I2S1Clock</a></li><li><a href="clock/struct.PdecClock.html">clock::PdecClock</a></li><li><a href="clock/struct.Sdhc0Clock.html">clock::Sdhc0Clock</a></li><li><a href="clock/struct.Sdhc1Clock.html">clock::Sdhc1Clock</a></li><li><a href="clock/struct.Sercom0CoreClock.html">clock::Sercom0CoreClock</a></li><li><a href="clock/struct.Sercom1CoreClock.html">clock::Sercom1CoreClock</a></li><li><a href="clock/struct.Sercom2CoreClock.html">clock::Sercom2CoreClock</a></li><li><a href="clock/struct.Sercom3CoreClock.html">clock::Sercom3CoreClock</a></li><li><a href="clock/struct.Sercom4CoreClock.html">clock::Sercom4CoreClock</a></li><li><a href="clock/struct.Sercom5CoreClock.html">clock::Sercom5CoreClock</a></li><li><a href="clock/struct.Sercom6CoreClock.html">clock::Sercom6CoreClock</a></li><li><a href="clock/struct.Sercom7CoreClock.html">clock::Sercom7CoreClock</a></li><li><a href="clock/struct.Tc0Tc1Clock.html">clock::Tc0Tc1Clock</a></li><li><a href="clock/struct.Tc2Tc3Clock.html">clock::Tc2Tc3Clock</a></li><li><a href="clock/struct.Tc4Tc5Clock.html">clock::Tc4Tc5Clock</a></li><li><a href="clock/struct.Tc6Tc7Clock.html">clock::Tc6Tc7Clock</a></li><li><a href="clock/struct.Tcc0Tcc1Clock.html">clock::Tcc0Tcc1Clock</a></li><li><a href="clock/struct.Tcc2Tcc3Clock.html">clock::Tcc2Tcc3Clock</a></li><li><a href="clock/struct.Tcc4Clock.html">clock::Tcc4Clock</a></li><li><a href="clock/struct.UsbClock.html">clock::UsbClock</a></li><li><a href="clock/v1/struct.AcClock.html">clock::v1::AcClock</a></li><li><a href="clock/v1/struct.Adc0Clock.html">clock::v1::Adc0Clock</a></li><li><a href="clock/v1/struct.Adc1Clock.html">clock::v1::Adc1Clock</a></li><li><a href="clock/v1/struct.CclClock.html">clock::v1::CclClock</a></li><li><a href="clock/v1/struct.Cm4TraceClock.html">clock::v1::Cm4TraceClock</a></li><li><a href="clock/v1/struct.DacClock.html">clock::v1::DacClock</a></li><li><a href="clock/v1/struct.EicClock.html">clock::v1::EicClock</a></li><li><a href="clock/v1/struct.Evsys0Clock.html">clock::v1::Evsys0Clock</a></li><li><a href="clock/v1/struct.Evsys10Clock.html">clock::v1::Evsys10Clock</a></li><li><a href="clock/v1/struct.Evsys11Clock.html">clock::v1::Evsys11Clock</a></li><li><a href="clock/v1/struct.Evsys1Clock.html">clock::v1::Evsys1Clock</a></li><li><a href="clock/v1/struct.Evsys2Clock.html">clock::v1::Evsys2Clock</a></li><li><a href="clock/v1/struct.Evsys3Clock.html">clock::v1::Evsys3Clock</a></li><li><a href="clock/v1/struct.Evsys4Clock.html">clock::v1::Evsys4Clock</a></li><li><a href="clock/v1/struct.Evsys5Clock.html">clock::v1::Evsys5Clock</a></li><li><a href="clock/v1/struct.Evsys6Clock.html">clock::v1::Evsys6Clock</a></li><li><a href="clock/v1/struct.Evsys7Clock.html">clock::v1::Evsys7Clock</a></li><li><a href="clock/v1/struct.Evsys8Clock.html">clock::v1::Evsys8Clock</a></li><li><a href="clock/v1/struct.Evsys9Clock.html">clock::v1::Evsys9Clock</a></li><li><a href="clock/v1/struct.FreqmMsrClock.html">clock::v1::FreqmMsrClock</a></li><li><a href="clock/v1/struct.FreqmRefClock.html">clock::v1::FreqmRefClock</a></li><li><a href="clock/v1/struct.GClock.html">clock::v1::GClock</a></li><li><a href="clock/v1/struct.GenericClockController.html">clock::v1::GenericClockController</a></li><li><a href="clock/v1/struct.I2S0Clock.html">clock::v1::I2S0Clock</a></li><li><a href="clock/v1/struct.I2S1Clock.html">clock::v1::I2S1Clock</a></li><li><a href="clock/v1/struct.PdecClock.html">clock::v1::PdecClock</a></li><li><a href="clock/v1/struct.Sdhc0Clock.html">clock::v1::Sdhc0Clock</a></li><li><a href="clock/v1/struct.Sdhc1Clock.html">clock::v1::Sdhc1Clock</a></li><li><a href="clock/v1/struct.Sercom0CoreClock.html">clock::v1::Sercom0CoreClock</a></li><li><a href="clock/v1/struct.Sercom1CoreClock.html">clock::v1::Sercom1CoreClock</a></li><li><a href="clock/v1/struct.Sercom2CoreClock.html">clock::v1::Sercom2CoreClock</a></li><li><a href="clock/v1/struct.Sercom3CoreClock.html">clock::v1::Sercom3CoreClock</a></li><li><a href="clock/v1/struct.Sercom4CoreClock.html">clock::v1::Sercom4CoreClock</a></li><li><a href="clock/v1/struct.Sercom5CoreClock.html">clock::v1::Sercom5CoreClock</a></li><li><a href="clock/v1/struct.Sercom6CoreClock.html">clock::v1::Sercom6CoreClock</a></li><li><a href="clock/v1/struct.Sercom7CoreClock.html">clock::v1::Sercom7CoreClock</a></li><li><a href="clock/v1/struct.Tc0Tc1Clock.html">clock::v1::Tc0Tc1Clock</a></li><li><a href="clock/v1/struct.Tc2Tc3Clock.html">clock::v1::Tc2Tc3Clock</a></li><li><a href="clock/v1/struct.Tc4Tc5Clock.html">clock::v1::Tc4Tc5Clock</a></li><li><a href="clock/v1/struct.Tc6Tc7Clock.html">clock::v1::Tc6Tc7Clock</a></li><li><a href="clock/v1/struct.Tcc0Tcc1Clock.html">clock::v1::Tcc0Tcc1Clock</a></li><li><a href="clock/v1/struct.Tcc2Tcc3Clock.html">clock::v1::Tcc2Tcc3Clock</a></li><li><a href="clock/v1/struct.Tcc4Clock.html">clock::v1::Tcc4Clock</a></li><li><a href="clock/v1/struct.UsbClock.html">clock::v1::UsbClock</a></li><li><a href="clock/v2/struct.Buses.html">clock::v2::Buses</a></li><li><a href="clock/v2/struct.Clocks.html">clock::v2::Clocks</a></li><li><a href="clock/v2/struct.Enabled.html">clock::v2::Enabled</a></li><li><a href="clock/v2/struct.Pac.html">clock::v2::Pac</a></li><li><a href="clock/v2/struct.Tokens.html">clock::v2::Tokens</a></li><li><a href="clock/v2/ahb/struct.Ahb.html">clock::v2::ahb::Ahb</a></li><li><a href="clock/v2/ahb/struct.AhbClk.html">clock::v2::ahb::AhbClk</a></li><li><a href="clock/v2/ahb/struct.AhbClks.html">clock::v2::ahb::AhbClks</a></li><li><a href="clock/v2/ahb/struct.AhbToken.html">clock::v2::ahb::AhbToken</a></li><li><a href="clock/v2/apb/struct.Apb.html">clock::v2::apb::Apb</a></li><li><a href="clock/v2/apb/struct.ApbClk.html">clock::v2::apb::ApbClk</a></li><li><a href="clock/v2/apb/struct.ApbClks.html">clock::v2::apb::ApbClks</a></li><li><a href="clock/v2/apb/struct.ApbToken.html">clock::v2::apb::ApbToken</a></li><li><a href="clock/v2/apb/struct.ApbTokens.html">clock::v2::apb::ApbTokens</a></li><li><a href="clock/v2/dfll/struct.Dfll.html">clock::v2::dfll::Dfll</a></li><li><a href="clock/v2/dfll/struct.DfllToken.html">clock::v2::dfll::DfllToken</a></li><li><a href="clock/v2/dfll/struct.FromPclk.html">clock::v2::dfll::FromPclk</a></li><li><a href="clock/v2/dfll/struct.FromUsb.html">clock::v2::dfll::FromUsb</a></li><li><a href="clock/v2/dfll/struct.OpenLoop.html">clock::v2::dfll::OpenLoop</a></li><li><a href="clock/v2/dpll/struct.Dpll.html">clock::v2::dpll::Dpll</a></li><li><a href="clock/v2/dpll/struct.DpllToken.html">clock::v2::dpll::DpllToken</a></li><li><a href="clock/v2/gclk/struct.Gclk.html">clock::v2::gclk::Gclk</a></li><li><a href="clock/v2/gclk/struct.GclkOut.html">clock::v2::gclk::GclkOut</a></li><li><a href="clock/v2/gclk/struct.GclkToken.html">clock::v2::gclk::GclkToken</a></li><li><a href="clock/v2/gclk/struct.GclkTokens.html">clock::v2::gclk::GclkTokens</a></li><li><a href="clock/v2/osculp32k/struct.OscUlp1k.html">clock::v2::osculp32k::OscUlp1k</a></li><li><a href="clock/v2/osculp32k/struct.OscUlp1kToken.html">clock::v2::osculp32k::OscUlp1kToken</a></li><li><a href="clock/v2/osculp32k/struct.OscUlp32k.html">clock::v2::osculp32k::OscUlp32k</a></li><li><a href="clock/v2/osculp32k/struct.OscUlp32kBase.html">clock::v2::osculp32k::OscUlp32kBase</a></li><li><a href="clock/v2/osculp32k/struct.OscUlp32kToken.html">clock::v2::osculp32k::OscUlp32kToken</a></li><li><a href="clock/v2/osculp32k/struct.OscUlp32kTokens.html">clock::v2::osculp32k::OscUlp32kTokens</a></li><li><a href="clock/v2/pclk/struct.Pclk.html">clock::v2::pclk::Pclk</a></li><li><a href="clock/v2/pclk/struct.PclkToken.html">clock::v2::pclk::PclkToken</a></li><li><a href="clock/v2/pclk/struct.PclkTokens.html">clock::v2::pclk::PclkTokens</a></li><li><a href="clock/v2/rtcosc/struct.RtcOsc.html">clock::v2::rtcosc::RtcOsc</a></li><li><a href="clock/v2/rtcosc/struct.RtcOscToken.html">clock::v2::rtcosc::RtcOscToken</a></li><li><a href="clock/v2/xosc32k/struct.Xosc1k.html">clock::v2::xosc32k::Xosc1k</a></li><li><a href="clock/v2/xosc32k/struct.Xosc1kToken.html">clock::v2::xosc32k::Xosc1kToken</a></li><li><a href="clock/v2/xosc32k/struct.Xosc32k.html">clock::v2::xosc32k::Xosc32k</a></li><li><a href="clock/v2/xosc32k/struct.Xosc32kBase.html">clock::v2::xosc32k::Xosc32kBase</a></li><li><a href="clock/v2/xosc32k/struct.Xosc32kBaseToken.html">clock::v2::xosc32k::Xosc32kBaseToken</a></li><li><a href="clock/v2/xosc32k/struct.Xosc32kCfd.html">clock::v2::xosc32k::Xosc32kCfd</a></li><li><a href="clock/v2/xosc32k/struct.Xosc32kCfdToken.html">clock::v2::xosc32k::Xosc32kCfdToken</a></li><li><a href="clock/v2/xosc32k/struct.Xosc32kToken.html">clock::v2::xosc32k::Xosc32kToken</a></li><li><a href="clock/v2/xosc32k/struct.Xosc32kTokens.html">clock::v2::xosc32k::Xosc32kTokens</a></li><li><a href="clock/v2/xosc/struct.Xosc.html">clock::v2::xosc::Xosc</a></li><li><a href="clock/v2/xosc/struct.XoscToken.html">clock::v2::xosc::XoscToken</a></li><li><a href="delay/struct.Delay.html">delay::Delay</a></li><li><a href="dmac/async_api/struct.InterruptHandler.html">dmac::async_api::InterruptHandler</a></li><li><a href="dmac/channel/struct.Channel.html">dmac::channel::Channel</a></li><li><a href="dmac/channel/struct.InterruptFlags.html">dmac::channel::InterruptFlags</a></li><li><a href="dmac/dma_controller/struct.Channels.html">dmac::dma_controller::Channels</a></li><li><a href="dmac/dma_controller/struct.DmaController.html">dmac::dma_controller::DmaController</a></li><li><a href="dmac/dma_controller/struct.FutureChannels.html">dmac::dma_controller::FutureChannels</a></li><li><a href="dmac/dma_controller/struct.PriorityLevelMask.html">dmac::dma_controller::PriorityLevelMask</a></li><li><a href="dmac/dma_controller/struct.RoundRobinMask.html">dmac::dma_controller::RoundRobinMask</a></li><li><a href="dmac/transfer/struct.BufferPair.html">dmac::transfer::BufferPair</a></li><li><a href="dmac/transfer/struct.Transfer.html">dmac::transfer::Transfer</a></li><li><a href="dsu/struct.Dsu.html">dsu::Dsu</a></li><li><a href="eic/struct.Channel.html">eic::Channel</a></li><li><a href="eic/struct.Channels.html">eic::Channels</a></li><li><a href="eic/struct.Eic.html">eic::Eic</a></li><li><a href="eic/struct.ExtInt.html">eic::ExtInt</a></li><li><a href="eic/struct.FutureChannels.html">eic::FutureChannels</a></li><li><a href="eic/struct.InterruptHandler.html">eic::InterruptHandler</a></li><li><a href="gpio/dynpin/struct.DynPin.html">gpio::dynpin::DynPin</a></li><li><a href="gpio/dynpin/struct.DynPinId.html">gpio::dynpin::DynPinId</a></li><li><a href="gpio/pin/struct.Alternate.html">gpio::pin::Alternate</a></li><li><a href="gpio/pin/struct.Disabled.html">gpio::pin::Disabled</a></li><li><a href="gpio/pin/struct.Input.html">gpio::pin::Input</a></li><li><a href="gpio/pin/struct.Interrupt.html">gpio::pin::Interrupt</a></li><li><a href="gpio/pin/struct.Output.html">gpio::pin::Output</a></li><li><a href="gpio/pin/struct.Pin.html">gpio::pin::Pin</a></li><li><a href="gpio/pin/struct.Pins.html">gpio::pin::Pins</a></li><li><a href="icm/struct.HashArea.html">icm::HashArea</a></li><li><a href="icm/struct.Icm.html">icm::Icm</a></li><li><a href="icm/struct.Interrupt.html">icm::Interrupt</a></li><li><a href="icm/struct.MainRegionDesc.html">icm::MainRegionDesc</a></li><li><a href="icm/struct.Region.html">icm::Region</a></li><li><a href="icm/struct.RegionAddress.html">icm::RegionAddress</a></li><li><a href="icm/struct.RegionBusError.html">icm::RegionBusError</a></li><li><a href="icm/struct.RegionConfiguration.html">icm::RegionConfiguration</a></li><li><a href="icm/struct.RegionControl.html">icm::RegionControl</a></li><li><a href="icm/struct.RegionDigestMismatch.html">icm::RegionDigestMismatch</a></li><li><a href="icm/struct.RegionEndConditionDetected.html">icm::RegionEndConditionDetected</a></li><li><a href="icm/struct.RegionHashCompleted.html">icm::RegionHashCompleted</a></li><li><a href="icm/struct.RegionInterrupt.html">icm::RegionInterrupt</a></li><li><a href="icm/struct.RegionNext.html">icm::RegionNext</a></li><li><a href="icm/struct.RegionStatusUpdatedDetected.html">icm::RegionStatusUpdatedDetected</a></li><li><a href="icm/struct.RegionWrapConditionDetected.html">icm::RegionWrapConditionDetected</a></li><li><a href="icm/struct.Regions.html">icm::Regions</a></li><li><a href="icm/struct.SecondaryRegionDesc.html">icm::SecondaryRegionDesc</a></li><li><a href="nvm/struct.CalibrationArea.html">nvm::CalibrationArea</a></li><li><a href="nvm/struct.Nvm.html">nvm::Nvm</a></li><li><a href="nvm/struct.RawUserpage.html">nvm::RawUserpage</a></li><li><a href="nvm/struct.TemperaturesCalibrationArea.html">nvm::TemperaturesCalibrationArea</a></li><li><a href="nvm/smart_eeprom/struct.SmartEeprom.html">nvm::smart_eeprom::SmartEeprom</a></li><li><a href="nvm/smart_eeprom/struct.SmartEepromIter.html">nvm::smart_eeprom::SmartEepromIter</a></li><li><a href="nvm/smart_eeprom/struct.SmartEepromIterMut.html">nvm::smart_eeprom::SmartEepromIterMut</a></li><li><a href="pukcc/struct.Pukcc.html">pukcc::Pukcc</a></li><li><a href="pukcc/struct.SelfTestFailure.html">pukcc::SelfTestFailure</a></li><li><a href="pukcc/c_abi/struct.CRT.html">pukcc::c_abi::CRT</a></li><li><a href="pukcc/c_abi/struct.ClearFlags.html">pukcc::c_abi::ClearFlags</a></li><li><a href="pukcc/c_abi/struct.Comp.html">pukcc::c_abi::Comp</a></li><li><a href="pukcc/c_abi/struct.CondCopy.html">pukcc::c_abi::CondCopy</a></li><li><a href="pukcc/c_abi/struct.CryptoRam.html">pukcc::c_abi::CryptoRam</a></li><li><a href="pukcc/c_abi/struct.Div.html">pukcc::c_abi::Div</a></li><li><a href="pukcc/c_abi/struct.ExpMod.html">pukcc::c_abi::ExpMod</a></li><li><a href="pukcc/c_abi/struct.FastCopy.html">pukcc::c_abi::FastCopy</a></li><li><a href="pukcc/c_abi/struct.Fill.html">pukcc::c_abi::Fill</a></li><li><a href="pukcc/c_abi/struct.Fmult.html">pukcc::c_abi::Fmult</a></li><li><a href="pukcc/c_abi/struct.GCD.html">pukcc::c_abi::GCD</a></li><li><a href="pukcc/c_abi/struct.GF2NEcConvAffineToProjective.html">pukcc::c_abi::GF2NEcConvAffineToProjective</a></li><li><a href="pukcc/c_abi/struct.GF2NEcConvProjToAffine.html">pukcc::c_abi::GF2NEcConvProjToAffine</a></li><li><a href="pukcc/c_abi/struct.GF2NEcDsaGenerateFast.html">pukcc::c_abi::GF2NEcDsaGenerateFast</a></li><li><a href="pukcc/c_abi/struct.GF2NEcDsaVerifyFast.html">pukcc::c_abi::GF2NEcDsaVerifyFast</a></li><li><a href="pukcc/c_abi/struct.GF2NEcPointIsOnCurve.html">pukcc::c_abi::GF2NEcPointIsOnCurve</a></li><li><a href="pukcc/c_abi/struct.GF2NEcRandomiseCoordinate.html">pukcc::c_abi::GF2NEcRandomiseCoordinate</a></li><li><a href="pukcc/c_abi/struct.GF2NEccAddFast.html">pukcc::c_abi::GF2NEccAddFast</a></li><li><a href="pukcc/c_abi/struct.GF2NEccDblFast.html">pukcc::c_abi::GF2NEccDblFast</a></li><li><a href="pukcc/c_abi/struct.GF2NEccMulFast.html">pukcc::c_abi::GF2NEccMulFast</a></li><li><a href="pukcc/c_abi/struct.PrimeGen.html">pukcc::c_abi::PrimeGen</a></li><li><a href="pukcc/c_abi/struct.PukclHeader.html">pukcc::c_abi::PukclHeader</a></li><li><a href="pukcc/c_abi/struct.PukclParams.html">pukcc::c_abi::PukclParams</a></li><li><a href="pukcc/c_abi/struct.PukclReturnCode.html">pukcc::c_abi::PukclReturnCode</a></li><li><a href="pukcc/c_abi/struct.PukclStatus.html">pukcc::c_abi::PukclStatus</a></li><li><a href="pukcc/c_abi/struct.RedMod.html">pukcc::c_abi::RedMod</a></li><li><a href="pukcc/c_abi/struct.Rng.html">pukcc::c_abi::Rng</a></li><li><a href="pukcc/c_abi/struct.SelfTest.html">pukcc::c_abi::SelfTest</a></li><li><a href="pukcc/c_abi/struct.Smult.html">pukcc::c_abi::Smult</a></li><li><a href="pukcc/c_abi/struct.Square.html">pukcc::c_abi::Square</a></li><li><a href="pukcc/c_abi/struct.Swap.html">pukcc::c_abi::Swap</a></li><li><a href="pukcc/c_abi/struct.ZpEcConvAffineToProjective.html">pukcc::c_abi::ZpEcConvAffineToProjective</a></li><li><a href="pukcc/c_abi/struct.ZpEcConvProjToAffine.html">pukcc::c_abi::ZpEcConvProjToAffine</a></li><li><a href="pukcc/c_abi/struct.ZpEcDsaGenerateFast.html">pukcc::c_abi::ZpEcDsaGenerateFast</a></li><li><a href="pukcc/c_abi/struct.ZpEcDsaQuickVerify.html">pukcc::c_abi::ZpEcDsaQuickVerify</a></li><li><a href="pukcc/c_abi/struct.ZpEcDsaVerifyFast.html">pukcc::c_abi::ZpEcDsaVerifyFast</a></li><li><a href="pukcc/c_abi/struct.ZpEcPointIsOnCurve.html">pukcc::c_abi::ZpEcPointIsOnCurve</a></li><li><a href="pukcc/c_abi/struct.ZpEcRandomiseCoordinate.html">pukcc::c_abi::ZpEcRandomiseCoordinate</a></li><li><a href="pukcc/c_abi/struct.ZpEccAddFast.html">pukcc::c_abi::ZpEccAddFast</a></li><li><a href="pukcc/c_abi/struct.ZpEccAddSubFast.html">pukcc::c_abi::ZpEccAddSubFast</a></li><li><a href="pukcc/c_abi/struct.ZpEccDblFast.html">pukcc::c_abi::ZpEccDblFast</a></li><li><a href="pukcc/c_abi/struct.ZpEccMulFast.html">pukcc::c_abi::ZpEccMulFast</a></li><li><a href="pukcc/c_abi/struct.ZpEccQuickDualMulFast.html">pukcc::c_abi::ZpEccQuickDualMulFast</a></li><li><a href="pwm/struct.Pwm0.html">pwm::Pwm0</a></li><li><a href="pwm/struct.Pwm1.html">pwm::Pwm1</a></li><li><a href="pwm/struct.Pwm2.html">pwm::Pwm2</a></li><li><a href="pwm/struct.Pwm3.html">pwm::Pwm3</a></li><li><a href="pwm/struct.Pwm4.html">pwm::Pwm4</a></li><li><a href="pwm/struct.Pwm5.html">pwm::Pwm5</a></li><li><a href="pwm/struct.Pwm6.html">pwm::Pwm6</a></li><li><a href="pwm/struct.Pwm7.html">pwm::Pwm7</a></li><li><a href="pwm/struct.TC0Pinout.html">pwm::TC0Pinout</a></li><li><a href="pwm/struct.TC1Pinout.html">pwm::TC1Pinout</a></li><li><a href="pwm/struct.TC2Pinout.html">pwm::TC2Pinout</a></li><li><a href="pwm/struct.TC3Pinout.html">pwm::TC3Pinout</a></li><li><a href="pwm/struct.TC4Pinout.html">pwm::TC4Pinout</a></li><li><a href="pwm/struct.TC5Pinout.html">pwm::TC5Pinout</a></li><li><a href="pwm/struct.TC6Pinout.html">pwm::TC6Pinout</a></li><li><a href="pwm/struct.TC7Pinout.html">pwm::TC7Pinout</a></li><li><a href="pwm/struct.TCC0Pinout.html">pwm::TCC0Pinout</a></li><li><a href="pwm/struct.TCC1Pinout.html">pwm::TCC1Pinout</a></li><li><a href="pwm/struct.TCC2Pinout.html">pwm::TCC2Pinout</a></li><li><a href="pwm/struct.TCC3Pinout.html">pwm::TCC3Pinout</a></li><li><a href="pwm/struct.TCC4Pinout.html">pwm::TCC4Pinout</a></li><li><a href="pwm/struct.Tcc0Pwm.html">pwm::Tcc0Pwm</a></li><li><a href="pwm/struct.Tcc1Pwm.html">pwm::Tcc1Pwm</a></li><li><a href="pwm/struct.Tcc2Pwm.html">pwm::Tcc2Pwm</a></li><li><a href="pwm/struct.Tcc3Pwm.html">pwm::Tcc3Pwm</a></li><li><a href="pwm/struct.Tcc4Pwm.html">pwm::Tcc4Pwm</a></li><li><a href="qspi/struct.OneShot.html">qspi::OneShot</a></li><li><a href="qspi/struct.Qspi.html">qspi::Qspi</a></li><li><a href="qspi/struct.XIP.html">qspi::XIP</a></li><li><a href="rtc/struct.Datetime.html">rtc::Datetime</a></li><li><a href="rtc/struct.Rtc.html">rtc::Rtc</a></li><li><a href="rtc/struct.TimerParams.html">rtc::TimerParams</a></li><li><a href="sercom/i2c/struct.Config.html">sercom::i2c::Config</a></li><li><a href="sercom/i2c/struct.Flags.html">sercom::i2c::Flags</a></li><li><a href="sercom/i2c/struct.I2c.html">sercom::i2c::I2c</a></li><li><a href="sercom/i2c/struct.I2cFuture.html">sercom::i2c::I2cFuture</a></li><li><a href="sercom/i2c/struct.InterruptHandler.html">sercom::i2c::InterruptHandler</a></li><li><a href="sercom/i2c/struct.Pads.html">sercom::i2c::Pads</a></li><li><a href="sercom/i2c/struct.Status.html">sercom::i2c::Status</a></li><li><a href="sercom/spi/struct.Config.html">sercom::spi::Config</a></li><li><a href="sercom/spi/struct.Duplex.html">sercom::spi::Duplex</a></li><li><a href="sercom/spi/struct.Flags.html">sercom::spi::Flags</a></li><li><a href="sercom/spi/struct.InterruptHandler.html">sercom::spi::InterruptHandler</a></li><li><a href="sercom/spi/struct.PanicOnRead.html">sercom::spi::PanicOnRead</a></li><li><a href="sercom/spi/struct.PanicOnWrite.html">sercom::spi::PanicOnWrite</a></li><li><a href="sercom/spi/struct.Rx.html">sercom::spi::Rx</a></li><li><a href="sercom/spi/struct.Spi.html">sercom::spi::Spi</a></li><li><a href="sercom/spi/struct.SpiFuture.html">sercom::spi::SpiFuture</a></li><li><a href="sercom/spi/struct.Status.html">sercom::spi::Status</a></li><li><a href="sercom/spi/struct.Tx.html">sercom::spi::Tx</a></li><li><a href="sercom/spi/pads/struct.Pads.html">sercom::spi::pads::Pads</a></li><li><a href="sercom/uart/struct.Config.html">sercom::uart::Config</a></li><li><a href="sercom/uart/struct.Flags.html">sercom::uart::Flags</a></li><li><a href="sercom/uart/struct.InterruptHandler.html">sercom::uart::InterruptHandler</a></li><li><a href="sercom/uart/struct.Pads.html">sercom::uart::Pads</a></li><li><a href="sercom/uart/struct.Status.html">sercom::uart::Status</a></li><li><a href="sercom/uart/struct.Uart.html">sercom::uart::Uart</a></li><li><a href="sercom/uart/struct.UartFuture.html">sercom::uart::UartFuture</a></li><li><a href="sleeping_delay/struct.SleepingDelay.html">sleeping_delay::SleepingDelay</a></li><li><a href="timer/struct.InterruptHandler.html">timer::InterruptHandler</a></li><li><a href="timer/struct.TimerCounter.html">timer::TimerCounter</a></li><li><a href="timer/struct.TimerFuture.html">timer::TimerFuture</a></li><li><a href="timer_params/struct.TimerParams.html">timer_params::TimerParams</a></li><li><a href="trng/struct.Trng.html">trng::Trng</a></li><li><a href="typelevel/struct.NoneT.html">typelevel::NoneT</a></li><li><a href="usb/struct.UsbBus.html">usb::UsbBus</a></li><li><a href="watchdog/struct.Watchdog.html">watchdog::Watchdog</a></li></ul><h3 id="enums">Enums</h3><ul class="all-items"><li><a href="enum.ResetCause.html">ResetCause</a></li><li><a href="adc/enum.Accumulation.html">adc::Accumulation</a></li><li><a href="adc/enum.AdcResolution.html">adc::AdcResolution</a></li><li><a href="adc/enum.BuilderError.html">adc::BuilderError</a></li><li><a href="adc/enum.CpuVoltageSource.html">adc::CpuVoltageSource</a></li><li><a href="adc/enum.Error.html">adc::Error</a></li><li><a href="adc/enum.Prescaler.html">adc::Prescaler</a></li><li><a href="adc/enum.Reference.html">adc::Reference</a></li><li><a href="adc/enum.Resolution.html">adc::Resolution</a></li><li><a href="adc/enum.SampleCount.html">adc::SampleCount</a></li><li><a href="aes/enum.Aesmodeselect.html">aes::Aesmodeselect</a></li><li><a href="aes/enum.Cfbsselect.html">aes::Cfbsselect</a></li><li><a href="aes/enum.Cipherselect.html">aes::Cipherselect</a></li><li><a href="aes/enum.Keysizeselect.html">aes::Keysizeselect</a></li><li><a href="aes/enum.Lodselect.html">aes::Lodselect</a></li><li><a href="aes/enum.Startmodeselect.html">aes::Startmodeselect</a></li><li><a href="aes/enum.Xorkeyselect.html">aes::Xorkeyselect</a></li><li><a href="async_hal/interrupts/enum.ADC0.html">async_hal::interrupts::ADC0</a></li><li><a href="async_hal/interrupts/enum.ADC1.html">async_hal::interrupts::ADC1</a></li><li><a href="async_hal/interrupts/enum.DMAC.html">async_hal::interrupts::DMAC</a></li><li><a href="async_hal/interrupts/enum.EIC_EXTINT_0.html">async_hal::interrupts::EIC_EXTINT_0</a></li><li><a href="async_hal/interrupts/enum.EIC_EXTINT_1.html">async_hal::interrupts::EIC_EXTINT_1</a></li><li><a href="async_hal/interrupts/enum.EIC_EXTINT_10.html">async_hal::interrupts::EIC_EXTINT_10</a></li><li><a href="async_hal/interrupts/enum.EIC_EXTINT_11.html">async_hal::interrupts::EIC_EXTINT_11</a></li><li><a href="async_hal/interrupts/enum.EIC_EXTINT_12.html">async_hal::interrupts::EIC_EXTINT_12</a></li><li><a href="async_hal/interrupts/enum.EIC_EXTINT_13.html">async_hal::interrupts::EIC_EXTINT_13</a></li><li><a href="async_hal/interrupts/enum.EIC_EXTINT_14.html">async_hal::interrupts::EIC_EXTINT_14</a></li><li><a href="async_hal/interrupts/enum.EIC_EXTINT_15.html">async_hal::interrupts::EIC_EXTINT_15</a></li><li><a href="async_hal/interrupts/enum.EIC_EXTINT_2.html">async_hal::interrupts::EIC_EXTINT_2</a></li><li><a href="async_hal/interrupts/enum.EIC_EXTINT_3.html">async_hal::interrupts::EIC_EXTINT_3</a></li><li><a href="async_hal/interrupts/enum.EIC_EXTINT_4.html">async_hal::interrupts::EIC_EXTINT_4</a></li><li><a href="async_hal/interrupts/enum.EIC_EXTINT_5.html">async_hal::interrupts::EIC_EXTINT_5</a></li><li><a href="async_hal/interrupts/enum.EIC_EXTINT_6.html">async_hal::interrupts::EIC_EXTINT_6</a></li><li><a href="async_hal/interrupts/enum.EIC_EXTINT_7.html">async_hal::interrupts::EIC_EXTINT_7</a></li><li><a href="async_hal/interrupts/enum.EIC_EXTINT_8.html">async_hal::interrupts::EIC_EXTINT_8</a></li><li><a href="async_hal/interrupts/enum.EIC_EXTINT_9.html">async_hal::interrupts::EIC_EXTINT_9</a></li><li><a href="async_hal/interrupts/enum.SERCOM0.html">async_hal::interrupts::SERCOM0</a></li><li><a href="async_hal/interrupts/enum.SERCOM1.html">async_hal::interrupts::SERCOM1</a></li><li><a href="async_hal/interrupts/enum.SERCOM2.html">async_hal::interrupts::SERCOM2</a></li><li><a href="async_hal/interrupts/enum.SERCOM3.html">async_hal::interrupts::SERCOM3</a></li><li><a href="async_hal/interrupts/enum.SERCOM4.html">async_hal::interrupts::SERCOM4</a></li><li><a href="async_hal/interrupts/enum.SERCOM5.html">async_hal::interrupts::SERCOM5</a></li><li><a href="async_hal/interrupts/enum.SERCOM6.html">async_hal::interrupts::SERCOM6</a></li><li><a href="async_hal/interrupts/enum.SERCOM7.html">async_hal::interrupts::SERCOM7</a></li><li><a href="async_hal/interrupts/enum.TC0.html">async_hal::interrupts::TC0</a></li><li><a href="async_hal/interrupts/enum.TC1.html">async_hal::interrupts::TC1</a></li><li><a href="async_hal/interrupts/enum.TC2.html">async_hal::interrupts::TC2</a></li><li><a href="async_hal/interrupts/enum.TC3.html">async_hal::interrupts::TC3</a></li><li><a href="async_hal/interrupts/enum.TC4.html">async_hal::interrupts::TC4</a></li><li><a href="async_hal/interrupts/enum.TC5.html">async_hal::interrupts::TC5</a></li><li><a href="async_hal/interrupts/enum.TC6.html">async_hal::interrupts::TC6</a></li><li><a href="async_hal/interrupts/enum.TC7.html">async_hal::interrupts::TC7</a></li><li><a href="clock/enum.ClockId.html">clock::ClockId</a></li><li><a href="clock/v1/enum.ClockId.html">clock::v1::ClockId</a></li><li><a href="clock/v2/ahb/enum.DynAhbId.html">clock::v2::ahb::DynAhbId</a></li><li><a href="clock/v2/apb/enum.DynApbId.html">clock::v2::apb::DynApbId</a></li><li><a href="clock/v2/dfll/enum.DfllId.html">clock::v2::dfll::DfllId</a></li><li><a href="clock/v2/dfll/enum.DynMode.html">clock::v2::dfll::DynMode</a></li><li><a href="clock/v2/dfll/enum.DynReference.html">clock::v2::dfll::DynReference</a></li><li><a href="clock/v2/dpll/enum.DcoFilter.html">clock::v2::dpll::DcoFilter</a></li><li><a href="clock/v2/dpll/enum.Dpll0Id.html">clock::v2::dpll::Dpll0Id</a></li><li><a href="clock/v2/dpll/enum.Dpll1Id.html">clock::v2::dpll::Dpll1Id</a></li><li><a href="clock/v2/dpll/enum.DynDpllId.html">clock::v2::dpll::DynDpllId</a></li><li><a href="clock/v2/dpll/enum.DynDpllSourceId.html">clock::v2::dpll::DynDpllSourceId</a></li><li><a href="clock/v2/dpll/enum.PiFilter.html">clock::v2::dpll::PiFilter</a></li><li><a href="clock/v2/gclk/enum.DynGclkId.html">clock::v2::gclk::DynGclkId</a></li><li><a href="clock/v2/gclk/enum.DynGclkSourceId.html">clock::v2::gclk::DynGclkSourceId</a></li><li><a href="clock/v2/gclk/enum.Gclk0Id.html">clock::v2::gclk::Gclk0Id</a></li><li><a href="clock/v2/gclk/enum.Gclk10Id.html">clock::v2::gclk::Gclk10Id</a></li><li><a href="clock/v2/gclk/enum.Gclk11Id.html">clock::v2::gclk::Gclk11Id</a></li><li><a href="clock/v2/gclk/enum.Gclk1Id.html">clock::v2::gclk::Gclk1Id</a></li><li><a href="clock/v2/gclk/enum.Gclk2Id.html">clock::v2::gclk::Gclk2Id</a></li><li><a href="clock/v2/gclk/enum.Gclk3Id.html">clock::v2::gclk::Gclk3Id</a></li><li><a href="clock/v2/gclk/enum.Gclk4Id.html">clock::v2::gclk::Gclk4Id</a></li><li><a href="clock/v2/gclk/enum.Gclk5Id.html">clock::v2::gclk::Gclk5Id</a></li><li><a href="clock/v2/gclk/enum.Gclk6Id.html">clock::v2::gclk::Gclk6Id</a></li><li><a href="clock/v2/gclk/enum.Gclk7Id.html">clock::v2::gclk::Gclk7Id</a></li><li><a href="clock/v2/gclk/enum.Gclk8Id.html">clock::v2::gclk::Gclk8Id</a></li><li><a href="clock/v2/gclk/enum.Gclk9Id.html">clock::v2::gclk::Gclk9Id</a></li><li><a href="clock/v2/gclk/enum.GclkDiv16.html">clock::v2::gclk::GclkDiv16</a></li><li><a href="clock/v2/gclk/enum.GclkDiv8.html">clock::v2::gclk::GclkDiv8</a></li><li><a href="clock/v2/osculp32k/enum.OscUlp1kId.html">clock::v2::osculp32k::OscUlp1kId</a></li><li><a href="clock/v2/osculp32k/enum.OscUlp32kId.html">clock::v2::osculp32k::OscUlp32kId</a></li><li><a href="clock/v2/pclk/enum.DynPclkId.html">clock::v2::pclk::DynPclkId</a></li><li><a href="clock/v2/pclk/ids/enum.Ac.html">clock::v2::pclk::ids::Ac</a></li><li><a href="clock/v2/pclk/ids/enum.Adc0.html">clock::v2::pclk::ids::Adc0</a></li><li><a href="clock/v2/pclk/ids/enum.Adc1.html">clock::v2::pclk::ids::Adc1</a></li><li><a href="clock/v2/pclk/ids/enum.CM4Trace.html">clock::v2::pclk::ids::CM4Trace</a></li><li><a href="clock/v2/pclk/ids/enum.Ccl.html">clock::v2::pclk::ids::Ccl</a></li><li><a href="clock/v2/pclk/ids/enum.Dac.html">clock::v2::pclk::ids::Dac</a></li><li><a href="clock/v2/pclk/ids/enum.DfllId.html">clock::v2::pclk::ids::DfllId</a></li><li><a href="clock/v2/pclk/ids/enum.Dpll0Id.html">clock::v2::pclk::ids::Dpll0Id</a></li><li><a href="clock/v2/pclk/ids/enum.Dpll1Id.html">clock::v2::pclk::ids::Dpll1Id</a></li><li><a href="clock/v2/pclk/ids/enum.Eic.html">clock::v2::pclk::ids::Eic</a></li><li><a href="clock/v2/pclk/ids/enum.EvSys0.html">clock::v2::pclk::ids::EvSys0</a></li><li><a href="clock/v2/pclk/ids/enum.EvSys1.html">clock::v2::pclk::ids::EvSys1</a></li><li><a href="clock/v2/pclk/ids/enum.EvSys10.html">clock::v2::pclk::ids::EvSys10</a></li><li><a href="clock/v2/pclk/ids/enum.EvSys11.html">clock::v2::pclk::ids::EvSys11</a></li><li><a href="clock/v2/pclk/ids/enum.EvSys2.html">clock::v2::pclk::ids::EvSys2</a></li><li><a href="clock/v2/pclk/ids/enum.EvSys3.html">clock::v2::pclk::ids::EvSys3</a></li><li><a href="clock/v2/pclk/ids/enum.EvSys4.html">clock::v2::pclk::ids::EvSys4</a></li><li><a href="clock/v2/pclk/ids/enum.EvSys5.html">clock::v2::pclk::ids::EvSys5</a></li><li><a href="clock/v2/pclk/ids/enum.EvSys6.html">clock::v2::pclk::ids::EvSys6</a></li><li><a href="clock/v2/pclk/ids/enum.EvSys7.html">clock::v2::pclk::ids::EvSys7</a></li><li><a href="clock/v2/pclk/ids/enum.EvSys8.html">clock::v2::pclk::ids::EvSys8</a></li><li><a href="clock/v2/pclk/ids/enum.EvSys9.html">clock::v2::pclk::ids::EvSys9</a></li><li><a href="clock/v2/pclk/ids/enum.FreqMMeasure.html">clock::v2::pclk::ids::FreqMMeasure</a></li><li><a href="clock/v2/pclk/ids/enum.FreqMReference.html">clock::v2::pclk::ids::FreqMReference</a></li><li><a href="clock/v2/pclk/ids/enum.I2S0.html">clock::v2::pclk::ids::I2S0</a></li><li><a href="clock/v2/pclk/ids/enum.I2S1.html">clock::v2::pclk::ids::I2S1</a></li><li><a href="clock/v2/pclk/ids/enum.PDec.html">clock::v2::pclk::ids::PDec</a></li><li><a href="clock/v2/pclk/ids/enum.Sdhc0.html">clock::v2::pclk::ids::Sdhc0</a></li><li><a href="clock/v2/pclk/ids/enum.Sdhc1.html">clock::v2::pclk::ids::Sdhc1</a></li><li><a href="clock/v2/pclk/ids/enum.SlowClk.html">clock::v2::pclk::ids::SlowClk</a></li><li><a href="clock/v2/pclk/ids/enum.Tc0Tc1.html">clock::v2::pclk::ids::Tc0Tc1</a></li><li><a href="clock/v2/pclk/ids/enum.Tc2Tc3.html">clock::v2::pclk::ids::Tc2Tc3</a></li><li><a href="clock/v2/pclk/ids/enum.Tc4Tc5.html">clock::v2::pclk::ids::Tc4Tc5</a></li><li><a href="clock/v2/pclk/ids/enum.Tc6Tc7.html">clock::v2::pclk::ids::Tc6Tc7</a></li><li><a href="clock/v2/pclk/ids/enum.Tcc0Tcc1.html">clock::v2::pclk::ids::Tcc0Tcc1</a></li><li><a href="clock/v2/pclk/ids/enum.Tcc2Tcc3.html">clock::v2::pclk::ids::Tcc2Tcc3</a></li><li><a href="clock/v2/pclk/ids/enum.Tcc4.html">clock::v2::pclk::ids::Tcc4</a></li><li><a href="clock/v2/pclk/ids/enum.Usb.html">clock::v2::pclk::ids::Usb</a></li><li><a href="clock/v2/rtcosc/enum.DynRtcSourceId.html">clock::v2::rtcosc::DynRtcSourceId</a></li><li><a href="clock/v2/types/enum.Ac.html">clock::v2::types::Ac</a></li><li><a href="clock/v2/types/enum.Adc0.html">clock::v2::types::Adc0</a></li><li><a href="clock/v2/types/enum.Adc1.html">clock::v2::types::Adc1</a></li><li><a href="clock/v2/types/enum.Aes.html">clock::v2::types::Aes</a></li><li><a href="clock/v2/types/enum.CM4Trace.html">clock::v2::types::CM4Trace</a></li><li><a href="clock/v2/types/enum.Ccl.html">clock::v2::types::Ccl</a></li><li><a href="clock/v2/types/enum.Cmcc.html">clock::v2::types::Cmcc</a></li><li><a href="clock/v2/types/enum.Dac.html">clock::v2::types::Dac</a></li><li><a href="clock/v2/types/enum.Dmac.html">clock::v2::types::Dmac</a></li><li><a href="clock/v2/types/enum.Dsu.html">clock::v2::types::Dsu</a></li><li><a href="clock/v2/types/enum.Eic.html">clock::v2::types::Eic</a></li><li><a href="clock/v2/types/enum.EvSys.html">clock::v2::types::EvSys</a></li><li><a href="clock/v2/types/enum.EvSys0.html">clock::v2::types::EvSys0</a></li><li><a href="clock/v2/types/enum.EvSys1.html">clock::v2::types::EvSys1</a></li><li><a href="clock/v2/types/enum.EvSys10.html">clock::v2::types::EvSys10</a></li><li><a href="clock/v2/types/enum.EvSys11.html">clock::v2::types::EvSys11</a></li><li><a href="clock/v2/types/enum.EvSys2.html">clock::v2::types::EvSys2</a></li><li><a href="clock/v2/types/enum.EvSys3.html">clock::v2::types::EvSys3</a></li><li><a href="clock/v2/types/enum.EvSys4.html">clock::v2::types::EvSys4</a></li><li><a href="clock/v2/types/enum.EvSys5.html">clock::v2::types::EvSys5</a></li><li><a href="clock/v2/types/enum.EvSys6.html">clock::v2::types::EvSys6</a></li><li><a href="clock/v2/types/enum.EvSys7.html">clock::v2::types::EvSys7</a></li><li><a href="clock/v2/types/enum.EvSys8.html">clock::v2::types::EvSys8</a></li><li><a href="clock/v2/types/enum.EvSys9.html">clock::v2::types::EvSys9</a></li><li><a href="clock/v2/types/enum.FreqM.html">clock::v2::types::FreqM</a></li><li><a href="clock/v2/types/enum.FreqMMeasure.html">clock::v2::types::FreqMMeasure</a></li><li><a href="clock/v2/types/enum.FreqMReference.html">clock::v2::types::FreqMReference</a></li><li><a href="clock/v2/types/enum.Gclk.html">clock::v2::types::Gclk</a></li><li><a href="clock/v2/types/enum.Hpb0.html">clock::v2::types::Hpb0</a></li><li><a href="clock/v2/types/enum.Hpb1.html">clock::v2::types::Hpb1</a></li><li><a href="clock/v2/types/enum.Hpb2.html">clock::v2::types::Hpb2</a></li><li><a href="clock/v2/types/enum.Hpb3.html">clock::v2::types::Hpb3</a></li><li><a href="clock/v2/types/enum.I2S.html">clock::v2::types::I2S</a></li><li><a href="clock/v2/types/enum.I2S0.html">clock::v2::types::I2S0</a></li><li><a href="clock/v2/types/enum.I2S1.html">clock::v2::types::I2S1</a></li><li><a href="clock/v2/types/enum.Icm.html">clock::v2::types::Icm</a></li><li><a href="clock/v2/types/enum.Mclk.html">clock::v2::types::Mclk</a></li><li><a href="clock/v2/types/enum.NvmCtrl.html">clock::v2::types::NvmCtrl</a></li><li><a href="clock/v2/types/enum.NvmCtrlCache.html">clock::v2::types::NvmCtrlCache</a></li><li><a href="clock/v2/types/enum.NvmCtrlSmeeProm.html">clock::v2::types::NvmCtrlSmeeProm</a></li><li><a href="clock/v2/types/enum.Osc32kCtrl.html">clock::v2::types::Osc32kCtrl</a></li><li><a href="clock/v2/types/enum.OscCtrl.html">clock::v2::types::OscCtrl</a></li><li><a href="clock/v2/types/enum.PDec.html">clock::v2::types::PDec</a></li><li><a href="clock/v2/types/enum.Pac.html">clock::v2::types::Pac</a></li><li><a href="clock/v2/types/enum.Pcc.html">clock::v2::types::Pcc</a></li><li><a href="clock/v2/types/enum.Pm.html">clock::v2::types::Pm</a></li><li><a href="clock/v2/types/enum.Port.html">clock::v2::types::Port</a></li><li><a href="clock/v2/types/enum.Pukcc.html">clock::v2::types::Pukcc</a></li><li><a href="clock/v2/types/enum.Qspi.html">clock::v2::types::Qspi</a></li><li><a href="clock/v2/types/enum.Qspi2x.html">clock::v2::types::Qspi2x</a></li><li><a href="clock/v2/types/enum.RamEcc.html">clock::v2::types::RamEcc</a></li><li><a href="clock/v2/types/enum.RstC.html">clock::v2::types::RstC</a></li><li><a href="clock/v2/types/enum.Rtc.html">clock::v2::types::Rtc</a></li><li><a href="clock/v2/types/enum.Sdhc0.html">clock::v2::types::Sdhc0</a></li><li><a href="clock/v2/types/enum.Sdhc1.html">clock::v2::types::Sdhc1</a></li><li><a href="clock/v2/types/enum.SlowClk.html">clock::v2::types::SlowClk</a></li><li><a href="clock/v2/types/enum.SupC.html">clock::v2::types::SupC</a></li><li><a href="clock/v2/types/enum.Tc0.html">clock::v2::types::Tc0</a></li><li><a href="clock/v2/types/enum.Tc0Tc1.html">clock::v2::types::Tc0Tc1</a></li><li><a href="clock/v2/types/enum.Tc1.html">clock::v2::types::Tc1</a></li><li><a href="clock/v2/types/enum.Tc2.html">clock::v2::types::Tc2</a></li><li><a href="clock/v2/types/enum.Tc2Tc3.html">clock::v2::types::Tc2Tc3</a></li><li><a href="clock/v2/types/enum.Tc3.html">clock::v2::types::Tc3</a></li><li><a href="clock/v2/types/enum.Tc4.html">clock::v2::types::Tc4</a></li><li><a href="clock/v2/types/enum.Tc4Tc5.html">clock::v2::types::Tc4Tc5</a></li><li><a href="clock/v2/types/enum.Tc5.html">clock::v2::types::Tc5</a></li><li><a href="clock/v2/types/enum.Tc6.html">clock::v2::types::Tc6</a></li><li><a href="clock/v2/types/enum.Tc6Tc7.html">clock::v2::types::Tc6Tc7</a></li><li><a href="clock/v2/types/enum.Tc7.html">clock::v2::types::Tc7</a></li><li><a href="clock/v2/types/enum.Tcc0.html">clock::v2::types::Tcc0</a></li><li><a href="clock/v2/types/enum.Tcc0Tcc1.html">clock::v2::types::Tcc0Tcc1</a></li><li><a href="clock/v2/types/enum.Tcc1.html">clock::v2::types::Tcc1</a></li><li><a href="clock/v2/types/enum.Tcc2.html">clock::v2::types::Tcc2</a></li><li><a href="clock/v2/types/enum.Tcc2Tcc3.html">clock::v2::types::Tcc2Tcc3</a></li><li><a href="clock/v2/types/enum.Tcc3.html">clock::v2::types::Tcc3</a></li><li><a href="clock/v2/types/enum.Tcc4.html">clock::v2::types::Tcc4</a></li><li><a href="clock/v2/types/enum.Trng.html">clock::v2::types::Trng</a></li><li><a href="clock/v2/types/enum.Usb.html">clock::v2::types::Usb</a></li><li><a href="clock/v2/types/enum.Wdt.html">clock::v2::types::Wdt</a></li><li><a href="clock/v2/xosc32k/enum.ClockMode.html">clock::v2::xosc32k::ClockMode</a></li><li><a href="clock/v2/xosc32k/enum.ControlGainMode.html">clock::v2::xosc32k::ControlGainMode</a></li><li><a href="clock/v2/xosc32k/enum.CrystalMode.html">clock::v2::xosc32k::CrystalMode</a></li><li><a href="clock/v2/xosc32k/enum.DynMode.html">clock::v2::xosc32k::DynMode</a></li><li><a href="clock/v2/xosc32k/enum.SafeClockDiv.html">clock::v2::xosc32k::SafeClockDiv</a></li><li><a href="clock/v2/xosc32k/enum.StartUpDelay.html">clock::v2::xosc32k::StartUpDelay</a></li><li><a href="clock/v2/xosc32k/enum.Xosc1kId.html">clock::v2::xosc32k::Xosc1kId</a></li><li><a href="clock/v2/xosc32k/enum.Xosc32kId.html">clock::v2::xosc32k::Xosc32kId</a></li><li><a href="clock/v2/xosc/enum.ClockMode.html">clock::v2::xosc::ClockMode</a></li><li><a href="clock/v2/xosc/enum.CrystalCurrent.html">clock::v2::xosc::CrystalCurrent</a></li><li><a href="clock/v2/xosc/enum.CrystalMode.html">clock::v2::xosc::CrystalMode</a></li><li><a href="clock/v2/xosc/enum.DynMode.html">clock::v2::xosc::DynMode</a></li><li><a href="clock/v2/xosc/enum.SafeClockDiv.html">clock::v2::xosc::SafeClockDiv</a></li><li><a href="clock/v2/xosc/enum.StartUpDelay.html">clock::v2::xosc::StartUpDelay</a></li><li><a href="clock/v2/xosc/enum.Xosc0Id.html">clock::v2::xosc::Xosc0Id</a></li><li><a href="clock/v2/xosc/enum.Xosc1Id.html">clock::v2::xosc::Xosc1Id</a></li><li><a href="dmac/enum.Error.html">dmac::Error</a></li><li><a href="dmac/channel/enum.Busy.html">dmac::channel::Busy</a></li><li><a href="dmac/channel/enum.Ready.html">dmac::channel::Ready</a></li><li><a href="dmac/channel/enum.ReadyFuture.html">dmac::channel::ReadyFuture</a></li><li><a href="dmac/channel/enum.Uninitialized.html">dmac::channel::Uninitialized</a></li><li><a href="dmac/channel/enum.UninitializedFuture.html">dmac::channel::UninitializedFuture</a></li><li><a href="dmac/dma_controller/enum.BurstLength.html">dmac::dma_controller::BurstLength</a></li><li><a href="dmac/dma_controller/enum.Ch0.html">dmac::dma_controller::Ch0</a></li><li><a href="dmac/dma_controller/enum.Ch1.html">dmac::dma_controller::Ch1</a></li><li><a href="dmac/dma_controller/enum.Ch10.html">dmac::dma_controller::Ch10</a></li><li><a href="dmac/dma_controller/enum.Ch11.html">dmac::dma_controller::Ch11</a></li><li><a href="dmac/dma_controller/enum.Ch12.html">dmac::dma_controller::Ch12</a></li><li><a href="dmac/dma_controller/enum.Ch13.html">dmac::dma_controller::Ch13</a></li><li><a href="dmac/dma_controller/enum.Ch14.html">dmac::dma_controller::Ch14</a></li><li><a href="dmac/dma_controller/enum.Ch15.html">dmac::dma_controller::Ch15</a></li><li><a href="dmac/dma_controller/enum.Ch2.html">dmac::dma_controller::Ch2</a></li><li><a href="dmac/dma_controller/enum.Ch3.html">dmac::dma_controller::Ch3</a></li><li><a href="dmac/dma_controller/enum.Ch4.html">dmac::dma_controller::Ch4</a></li><li><a href="dmac/dma_controller/enum.Ch5.html">dmac::dma_controller::Ch5</a></li><li><a href="dmac/dma_controller/enum.Ch6.html">dmac::dma_controller::Ch6</a></li><li><a href="dmac/dma_controller/enum.Ch7.html">dmac::dma_controller::Ch7</a></li><li><a href="dmac/dma_controller/enum.Ch8.html">dmac::dma_controller::Ch8</a></li><li><a href="dmac/dma_controller/enum.Ch9.html">dmac::dma_controller::Ch9</a></li><li><a href="dmac/dma_controller/enum.FifoThreshold.html">dmac::dma_controller::FifoThreshold</a></li><li><a href="dmac/dma_controller/enum.PriorityLevel.html">dmac::dma_controller::PriorityLevel</a></li><li><a href="dmac/dma_controller/enum.TriggerAction.html">dmac::dma_controller::TriggerAction</a></li><li><a href="dmac/dma_controller/enum.TriggerSource.html">dmac::dma_controller::TriggerSource</a></li><li><a href="dmac/transfer/enum.BeatSize.html">dmac::transfer::BeatSize</a></li><li><a href="dsu/enum.Error.html">dsu::Error</a></li><li><a href="dsu/enum.PeripheralError.html">dsu::PeripheralError</a></li><li><a href="eic/enum.Ch0.html">eic::Ch0</a></li><li><a href="eic/enum.Ch1.html">eic::Ch1</a></li><li><a href="eic/enum.Ch10.html">eic::Ch10</a></li><li><a href="eic/enum.Ch11.html">eic::Ch11</a></li><li><a href="eic/enum.Ch12.html">eic::Ch12</a></li><li><a href="eic/enum.Ch13.html">eic::Ch13</a></li><li><a href="eic/enum.Ch14.html">eic::Ch14</a></li><li><a href="eic/enum.Ch15.html">eic::Ch15</a></li><li><a href="eic/enum.Ch2.html">eic::Ch2</a></li><li><a href="eic/enum.Ch3.html">eic::Ch3</a></li><li><a href="eic/enum.Ch4.html">eic::Ch4</a></li><li><a href="eic/enum.Ch5.html">eic::Ch5</a></li><li><a href="eic/enum.Ch6.html">eic::Ch6</a></li><li><a href="eic/enum.Ch7.html">eic::Ch7</a></li><li><a href="eic/enum.Ch8.html">eic::Ch8</a></li><li><a href="eic/enum.Ch9.html">eic::Ch9</a></li><li><a href="eic/enum.EicFuture.html">eic::EicFuture</a></li><li><a href="gpio/dynpin/enum.DynAlternate.html">gpio::dynpin::DynAlternate</a></li><li><a href="gpio/dynpin/enum.DynDisabled.html">gpio::dynpin::DynDisabled</a></li><li><a href="gpio/dynpin/enum.DynGroup.html">gpio::dynpin::DynGroup</a></li><li><a href="gpio/dynpin/enum.DynInput.html">gpio::dynpin::DynInput</a></li><li><a href="gpio/dynpin/enum.DynInterrupt.html">gpio::dynpin::DynInterrupt</a></li><li><a href="gpio/dynpin/enum.DynOutput.html">gpio::dynpin::DynOutput</a></li><li><a href="gpio/dynpin/enum.DynPinMode.html">gpio::dynpin::DynPinMode</a></li><li><a href="gpio/dynpin/enum.Error.html">gpio::dynpin::Error</a></li><li><a href="gpio/pin/enum.B.html">gpio::pin::B</a></li><li><a href="gpio/pin/enum.C.html">gpio::pin::C</a></li><li><a href="gpio/pin/enum.D.html">gpio::pin::D</a></li><li><a href="gpio/pin/enum.E.html">gpio::pin::E</a></li><li><a href="gpio/pin/enum.F.html">gpio::pin::F</a></li><li><a href="gpio/pin/enum.Floating.html">gpio::pin::Floating</a></li><li><a href="gpio/pin/enum.G.html">gpio::pin::G</a></li><li><a href="gpio/pin/enum.H.html">gpio::pin::H</a></li><li><a href="gpio/pin/enum.I.html">gpio::pin::I</a></li><li><a href="gpio/pin/enum.J.html">gpio::pin::J</a></li><li><a href="gpio/pin/enum.K.html">gpio::pin::K</a></li><li><a href="gpio/pin/enum.L.html">gpio::pin::L</a></li><li><a href="gpio/pin/enum.M.html">gpio::pin::M</a></li><li><a href="gpio/pin/enum.N.html">gpio::pin::N</a></li><li><a href="gpio/pin/enum.PA00.html">gpio::pin::PA00</a></li><li><a href="gpio/pin/enum.PA01.html">gpio::pin::PA01</a></li><li><a href="gpio/pin/enum.PA02.html">gpio::pin::PA02</a></li><li><a href="gpio/pin/enum.PA03.html">gpio::pin::PA03</a></li><li><a href="gpio/pin/enum.PA04.html">gpio::pin::PA04</a></li><li><a href="gpio/pin/enum.PA05.html">gpio::pin::PA05</a></li><li><a href="gpio/pin/enum.PA06.html">gpio::pin::PA06</a></li><li><a href="gpio/pin/enum.PA07.html">gpio::pin::PA07</a></li><li><a href="gpio/pin/enum.PA08.html">gpio::pin::PA08</a></li><li><a href="gpio/pin/enum.PA09.html">gpio::pin::PA09</a></li><li><a href="gpio/pin/enum.PA10.html">gpio::pin::PA10</a></li><li><a href="gpio/pin/enum.PA11.html">gpio::pin::PA11</a></li><li><a href="gpio/pin/enum.PA12.html">gpio::pin::PA12</a></li><li><a href="gpio/pin/enum.PA13.html">gpio::pin::PA13</a></li><li><a href="gpio/pin/enum.PA14.html">gpio::pin::PA14</a></li><li><a href="gpio/pin/enum.PA15.html">gpio::pin::PA15</a></li><li><a href="gpio/pin/enum.PA16.html">gpio::pin::PA16</a></li><li><a href="gpio/pin/enum.PA17.html">gpio::pin::PA17</a></li><li><a href="gpio/pin/enum.PA18.html">gpio::pin::PA18</a></li><li><a href="gpio/pin/enum.PA19.html">gpio::pin::PA19</a></li><li><a href="gpio/pin/enum.PA20.html">gpio::pin::PA20</a></li><li><a href="gpio/pin/enum.PA21.html">gpio::pin::PA21</a></li><li><a href="gpio/pin/enum.PA22.html">gpio::pin::PA22</a></li><li><a href="gpio/pin/enum.PA23.html">gpio::pin::PA23</a></li><li><a href="gpio/pin/enum.PA24.html">gpio::pin::PA24</a></li><li><a href="gpio/pin/enum.PA25.html">gpio::pin::PA25</a></li><li><a href="gpio/pin/enum.PA27.html">gpio::pin::PA27</a></li><li><a href="gpio/pin/enum.PA30.html">gpio::pin::PA30</a></li><li><a href="gpio/pin/enum.PA31.html">gpio::pin::PA31</a></li><li><a href="gpio/pin/enum.PB00.html">gpio::pin::PB00</a></li><li><a href="gpio/pin/enum.PB01.html">gpio::pin::PB01</a></li><li><a href="gpio/pin/enum.PB02.html">gpio::pin::PB02</a></li><li><a href="gpio/pin/enum.PB03.html">gpio::pin::PB03</a></li><li><a href="gpio/pin/enum.PB04.html">gpio::pin::PB04</a></li><li><a href="gpio/pin/enum.PB05.html">gpio::pin::PB05</a></li><li><a href="gpio/pin/enum.PB06.html">gpio::pin::PB06</a></li><li><a href="gpio/pin/enum.PB07.html">gpio::pin::PB07</a></li><li><a href="gpio/pin/enum.PB08.html">gpio::pin::PB08</a></li><li><a href="gpio/pin/enum.PB09.html">gpio::pin::PB09</a></li><li><a href="gpio/pin/enum.PB10.html">gpio::pin::PB10</a></li><li><a href="gpio/pin/enum.PB11.html">gpio::pin::PB11</a></li><li><a href="gpio/pin/enum.PB12.html">gpio::pin::PB12</a></li><li><a href="gpio/pin/enum.PB13.html">gpio::pin::PB13</a></li><li><a href="gpio/pin/enum.PB14.html">gpio::pin::PB14</a></li><li><a href="gpio/pin/enum.PB15.html">gpio::pin::PB15</a></li><li><a href="gpio/pin/enum.PB16.html">gpio::pin::PB16</a></li><li><a href="gpio/pin/enum.PB17.html">gpio::pin::PB17</a></li><li><a href="gpio/pin/enum.PB18.html">gpio::pin::PB18</a></li><li><a href="gpio/pin/enum.PB19.html">gpio::pin::PB19</a></li><li><a href="gpio/pin/enum.PB20.html">gpio::pin::PB20</a></li><li><a href="gpio/pin/enum.PB21.html">gpio::pin::PB21</a></li><li><a href="gpio/pin/enum.PB22.html">gpio::pin::PB22</a></li><li><a href="gpio/pin/enum.PB23.html">gpio::pin::PB23</a></li><li><a href="gpio/pin/enum.PB24.html">gpio::pin::PB24</a></li><li><a href="gpio/pin/enum.PB25.html">gpio::pin::PB25</a></li><li><a href="gpio/pin/enum.PB30.html">gpio::pin::PB30</a></li><li><a href="gpio/pin/enum.PB31.html">gpio::pin::PB31</a></li><li><a href="gpio/pin/enum.PC00.html">gpio::pin::PC00</a></li><li><a href="gpio/pin/enum.PC01.html">gpio::pin::PC01</a></li><li><a href="gpio/pin/enum.PC02.html">gpio::pin::PC02</a></li><li><a href="gpio/pin/enum.PC03.html">gpio::pin::PC03</a></li><li><a href="gpio/pin/enum.PC05.html">gpio::pin::PC05</a></li><li><a href="gpio/pin/enum.PC06.html">gpio::pin::PC06</a></li><li><a href="gpio/pin/enum.PC07.html">gpio::pin::PC07</a></li><li><a href="gpio/pin/enum.PC10.html">gpio::pin::PC10</a></li><li><a href="gpio/pin/enum.PC11.html">gpio::pin::PC11</a></li><li><a href="gpio/pin/enum.PC12.html">gpio::pin::PC12</a></li><li><a href="gpio/pin/enum.PC13.html">gpio::pin::PC13</a></li><li><a href="gpio/pin/enum.PC14.html">gpio::pin::PC14</a></li><li><a href="gpio/pin/enum.PC15.html">gpio::pin::PC15</a></li><li><a href="gpio/pin/enum.PC16.html">gpio::pin::PC16</a></li><li><a href="gpio/pin/enum.PC17.html">gpio::pin::PC17</a></li><li><a href="gpio/pin/enum.PC18.html">gpio::pin::PC18</a></li><li><a href="gpio/pin/enum.PC19.html">gpio::pin::PC19</a></li><li><a href="gpio/pin/enum.PC20.html">gpio::pin::PC20</a></li><li><a href="gpio/pin/enum.PC21.html">gpio::pin::PC21</a></li><li><a href="gpio/pin/enum.PC24.html">gpio::pin::PC24</a></li><li><a href="gpio/pin/enum.PC25.html">gpio::pin::PC25</a></li><li><a href="gpio/pin/enum.PC26.html">gpio::pin::PC26</a></li><li><a href="gpio/pin/enum.PC27.html">gpio::pin::PC27</a></li><li><a href="gpio/pin/enum.PC28.html">gpio::pin::PC28</a></li><li><a href="gpio/pin/enum.PullDown.html">gpio::pin::PullDown</a></li><li><a href="gpio/pin/enum.PullUp.html">gpio::pin::PullUp</a></li><li><a href="gpio/pin/enum.PushPull.html">gpio::pin::PushPull</a></li><li><a href="gpio/pin/enum.Readable.html">gpio::pin::Readable</a></li><li><a href="icm/enum.ProcessingDelay.html">icm::ProcessingDelay</a></li><li><a href="icm/enum.Region0.html">icm::Region0</a></li><li><a href="icm/enum.Region1.html">icm::Region1</a></li><li><a href="icm/enum.Region2.html">icm::Region2</a></li><li><a href="icm/enum.Region3.html">icm::Region3</a></li><li><a href="icm/enum.icm_algorithm.html">icm::icm_algorithm</a></li><li><a href="interrupt/enum.Priority.html">interrupt::Priority</a></li><li><a href="nvm/enum.Bank.html">nvm::Bank</a></li><li><a href="nvm/enum.Error.html">nvm::Error</a></li><li><a href="nvm/enum.PeripheralError.html">nvm::PeripheralError</a></li><li><a href="nvm/enum.PhysicalBank.html">nvm::PhysicalBank</a></li><li><a href="nvm/enum.Prmselect.html">nvm::Prmselect</a></li><li><a href="nvm/enum.UserpageStatus.html">nvm::UserpageStatus</a></li><li><a href="nvm/enum.WriteGranularity.html">nvm::WriteGranularity</a></li><li><a href="nvm/smart_eeprom/enum.Locked.html">nvm::smart_eeprom::Locked</a></li><li><a href="nvm/smart_eeprom/enum.SmartEepromMode.html">nvm::smart_eeprom::SmartEepromMode</a></li><li><a href="nvm/smart_eeprom/enum.SmartEepromRetrievalFailure.html">nvm::smart_eeprom::SmartEepromRetrievalFailure</a></li><li><a href="nvm/smart_eeprom/enum.Unlocked.html">nvm::smart_eeprom::Unlocked</a></li><li><a href="pukcc/enum.CalculateCnsFailure.html">pukcc::CalculateCnsFailure</a></li><li><a href="pukcc/enum.EcdsaSignFailure.html">pukcc::EcdsaSignFailure</a></li><li><a href="pukcc/enum.EcdsaSignatureVerificationFailure.html">pukcc::EcdsaSignatureVerificationFailure</a></li><li><a href="pukcc/enum.ExpModFailure.html">pukcc::ExpModFailure</a></li><li><a href="pukcc/enum.ExpModMode.html">pukcc::ExpModMode</a></li><li><a href="pukcc/enum.ExpModWindowSize.html">pukcc::ExpModWindowSize</a></li><li><a href="pukcc/enum.ExpectedLengthError.html">pukcc::ExpectedLengthError</a></li><li><a href="pukcc/enum.PukclReturnCode.html">pukcc::PukclReturnCode</a></li><li><a href="pukcc/enum.PukclReturnCodeInfo.html">pukcc::PukclReturnCodeInfo</a></li><li><a href="pukcc/enum.PukclReturnCodeSevere.html">pukcc::PukclReturnCodeSevere</a></li><li><a href="pukcc/enum.PukclReturnCodeWarning.html">pukcc::PukclReturnCodeWarning</a></li><li><a href="pukcc/curves/enum.CurveVerificationFailure.html">pukcc::curves::CurveVerificationFailure</a></li><li><a href="pukcc/curves/enum.Nist256p.html">pukcc::curves::Nist256p</a></li><li><a href="pwm/enum.Channel.html">pwm::Channel</a></li><li><a href="qspi/enum.Command.html">qspi::Command</a></li><li><a href="qspi/enum.Error.html">qspi::Error</a></li><li><a href="rtc/enum.ClockMode.html">rtc::ClockMode</a></li><li><a href="rtc/enum.Count32Mode.html">rtc::Count32Mode</a></li><li><a href="sercom/i2c/enum.BusState.html">sercom::i2c::BusState</a></li><li><a href="sercom/i2c/enum.Error.html">sercom::i2c::Error</a></li><li><a href="sercom/i2c/enum.InactiveTimeout.html">sercom::i2c::InactiveTimeout</a></li><li><a href="sercom/pad/enum.IoSet1.html">sercom::pad::IoSet1</a></li><li><a href="sercom/pad/enum.IoSet2.html">sercom::pad::IoSet2</a></li><li><a href="sercom/pad/enum.IoSet3.html">sercom::pad::IoSet3</a></li><li><a href="sercom/pad/enum.IoSet4.html">sercom::pad::IoSet4</a></li><li><a href="sercom/pad/enum.IoSet5.html">sercom::pad::IoSet5</a></li><li><a href="sercom/pad/enum.IoSet6.html">sercom::pad::IoSet6</a></li><li><a href="sercom/pad/enum.Pad0.html">sercom::pad::Pad0</a></li><li><a href="sercom/pad/enum.Pad1.html">sercom::pad::Pad1</a></li><li><a href="sercom/pad/enum.Pad2.html">sercom::pad::Pad2</a></li><li><a href="sercom/pad/enum.Pad3.html">sercom::pad::Pad3</a></li><li><a href="sercom/pad/enum.UndocIoSet1.html">sercom::pad::UndocIoSet1</a></li><li><a href="sercom/pad/enum.UndocIoSet2.html">sercom::pad::UndocIoSet2</a></li><li><a href="sercom/spi/enum.BitOrder.html">sercom::spi::BitOrder</a></li><li><a href="sercom/spi/enum.EightBit.html">sercom::spi::EightBit</a></li><li><a href="sercom/spi/enum.Error.html">sercom::spi::Error</a></li><li><a href="sercom/spi/enum.Master.html">sercom::spi::Master</a></li><li><a href="sercom/spi/enum.MasterHWSS.html">sercom::spi::MasterHWSS</a></li><li><a href="sercom/spi/enum.NineBit.html">sercom::spi::NineBit</a></li><li><a href="sercom/spi/enum.Phase.html">sercom::spi::Phase</a></li><li><a href="sercom/spi/enum.Polarity.html">sercom::spi::Polarity</a></li><li><a href="sercom/spi/enum.Slave.html">sercom::spi::Slave</a></li><li><a href="sercom/uart/enum.BaudMode.html">sercom::uart::BaudMode</a></li><li><a href="sercom/uart/enum.BitOrder.html">sercom::uart::BitOrder</a></li><li><a href="sercom/uart/enum.CharSizeEnum.html">sercom::uart::CharSizeEnum</a></li><li><a href="sercom/uart/enum.Duplex.html">sercom::uart::Duplex</a></li><li><a href="sercom/uart/enum.DynCharSize.html">sercom::uart::DynCharSize</a></li><li><a href="sercom/uart/enum.EightBit.html">sercom::uart::EightBit</a></li><li><a href="sercom/uart/enum.Error.html">sercom::uart::Error</a></li><li><a href="sercom/uart/enum.FiveBit.html">sercom::uart::FiveBit</a></li><li><a href="sercom/uart/enum.NineBit.html">sercom::uart::NineBit</a></li><li><a href="sercom/uart/enum.Oversampling.html">sercom::uart::Oversampling</a></li><li><a href="sercom/uart/enum.Parity.html">sercom::uart::Parity</a></li><li><a href="sercom/uart/enum.Rx.html">sercom::uart::Rx</a></li><li><a href="sercom/uart/enum.RxDuplex.html">sercom::uart::RxDuplex</a></li><li><a href="sercom/uart/enum.SevenBit.html">sercom::uart::SevenBit</a></li><li><a href="sercom/uart/enum.SixBit.html">sercom::uart::SixBit</a></li><li><a href="sercom/uart/enum.StopBits.html">sercom::uart::StopBits</a></li><li><a href="sercom/uart/enum.Tx.html">sercom::uart::Tx</a></li><li><a href="sercom/uart/enum.TxDuplex.html">sercom::uart::TxDuplex</a></li><li><a href="watchdog/enum.WatchdogTimeout.html">watchdog::WatchdogTimeout</a></li></ul><h3 id="unions">Unions</h3><ul class="all-items"><li><a href="pukcc/c_abi/union.PukclParamsUnion.html">pukcc::c_abi::PukclParamsUnion</a></li></ul><h3 id="traits">Traits</h3><ul class="all-items"><li><a href="adc/trait.AdcInstance.html">adc::AdcInstance</a></li><li><a href="adc/trait.AdcPin.html">adc::AdcPin</a></li><li><a href="adc/trait.PrimaryAdc.html">adc::PrimaryAdc</a></li><li><a href="async_hal/interrupts/trait.Binding.html">async_hal::interrupts::Binding</a></li><li><a href="async_hal/interrupts/trait.Handler.html">async_hal::interrupts::Handler</a></li><li><a href="async_hal/interrupts/trait.Interrupt.html">async_hal::interrupts::Interrupt</a></li><li><a href="async_hal/interrupts/trait.InterruptSource.html">async_hal::interrupts::InterruptSource</a></li><li><a href="async_hal/interrupts/trait.MultipleInterruptSources.html">async_hal::interrupts::MultipleInterruptSources</a></li><li><a href="async_hal/interrupts/trait.SingleInterruptSource.html">async_hal::interrupts::SingleInterruptSource</a></li><li><a href="clock/v2/trait.Source.html">clock::v2::Source</a></li><li><a href="clock/v2/ahb/trait.AhbId.html">clock::v2::ahb::AhbId</a></li><li><a href="clock/v2/apb/trait.ApbId.html">clock::v2::apb::ApbId</a></li><li><a href="clock/v2/dfll/trait.Mode.html">clock::v2::dfll::Mode</a></li><li><a href="clock/v2/dfll/trait.Reference.html">clock::v2::dfll::Reference</a></li><li><a href="clock/v2/dpll/trait.DpllId.html">clock::v2::dpll::DpllId</a></li><li><a href="clock/v2/dpll/trait.DpllSourceId.html">clock::v2::dpll::DpllSourceId</a></li><li><a href="clock/v2/gclk/trait.Gclk0Io.html">clock::v2::gclk::Gclk0Io</a></li><li><a href="clock/v2/gclk/trait.GclkDivider.html">clock::v2::gclk::GclkDivider</a></li><li><a href="clock/v2/gclk/trait.GclkId.html">clock::v2::gclk::GclkId</a></li><li><a href="clock/v2/gclk/trait.GclkIo.html">clock::v2::gclk::GclkIo</a></li><li><a href="clock/v2/gclk/trait.GclkSourceId.html">clock::v2::gclk::GclkSourceId</a></li><li><a href="clock/v2/gclk/trait.NotGclkIo.html">clock::v2::gclk::NotGclkIo</a></li><li><a href="clock/v2/pclk/trait.PclkId.html">clock::v2::pclk::PclkId</a></li><li><a href="clock/v2/pclk/trait.PclkSourceId.html">clock::v2::pclk::PclkSourceId</a></li><li><a href="clock/v2/rtcosc/trait.RtcSourceId.html">clock::v2::rtcosc::RtcSourceId</a></li><li><a href="clock/v2/xosc32k/trait.Mode.html">clock::v2::xosc32k::Mode</a></li><li><a href="clock/v2/xosc/trait.Mode.html">clock::v2::xosc::Mode</a></li><li><a href="clock/v2/xosc/trait.XoscId.html">clock::v2::xosc::XoscId</a></li><li><a href="dmac/channel/trait.AnyChannel.html">dmac::channel::AnyChannel</a></li><li><a href="dmac/channel/trait.ReadyChannel.html">dmac::channel::ReadyChannel</a></li><li><a href="dmac/channel/trait.Status.html">dmac::channel::Status</a></li><li><a href="dmac/dma_controller/trait.ChId.html">dmac::dma_controller::ChId</a></li><li><a href="dmac/transfer/trait.AnyBufferPair.html">dmac::transfer::AnyBufferPair</a></li><li><a href="dmac/transfer/trait.Beat.html">dmac::transfer::Beat</a></li><li><a href="dmac/transfer/trait.Buffer.html">dmac::transfer::Buffer</a></li><li><a href="eic/trait.ChId.html">eic::ChId</a></li><li><a href="eic/trait.EicPin.html">eic::EicPin</a></li><li><a href="gpio/pin/trait.AlternateConfig.html">gpio::pin::AlternateConfig</a></li><li><a href="gpio/pin/trait.AnyPin.html">gpio::pin::AnyPin</a></li><li><a href="gpio/pin/trait.DisabledConfig.html">gpio::pin::DisabledConfig</a></li><li><a href="gpio/pin/trait.InputConfig.html">gpio::pin::InputConfig</a></li><li><a href="gpio/pin/trait.InterruptConfig.html">gpio::pin::InterruptConfig</a></li><li><a href="gpio/pin/trait.OptionalPin.html">gpio::pin::OptionalPin</a></li><li><a href="gpio/pin/trait.OptionalPinId.html">gpio::pin::OptionalPinId</a></li><li><a href="gpio/pin/trait.OutputConfig.html">gpio::pin::OutputConfig</a></li><li><a href="gpio/pin/trait.PinId.html">gpio::pin::PinId</a></li><li><a href="gpio/pin/trait.PinMode.html">gpio::pin::PinMode</a></li><li><a href="gpio/pin/trait.SomePin.html">gpio::pin::SomePin</a></li><li><a href="gpio/pin/trait.SomePinId.html">gpio::pin::SomePinId</a></li><li><a href="icm/trait.RegionDesc.html">icm::RegionDesc</a></li><li><a href="icm/trait.RegionNum.html">icm::RegionNum</a></li><li><a href="interrupt/trait.InterruptExt.html">interrupt::InterruptExt</a></li><li><a href="nvm/smart_eeprom/trait.SmartEepromPointableSize.html">nvm::smart_eeprom::SmartEepromPointableSize</a></li><li><a href="nvm/smart_eeprom/trait.SmartEepromState.html">nvm::smart_eeprom::SmartEepromState</a></li><li><a href="prelude/trait.EicPin.html">prelude::EicPin</a></li><li><a href="prelude/trait._atsamd_hal_embedded_hal_digital_v2_InputPin.html">prelude::_atsamd_hal_embedded_hal_digital_v2_InputPin</a></li><li><a href="prelude/trait._atsamd_hal_embedded_hal_digital_v2_OutputPin.html">prelude::_atsamd_hal_embedded_hal_digital_v2_OutputPin</a></li><li><a href="prelude/trait._atsamd_hal_embedded_hal_digital_v2_ToggleableOutputPin.html">prelude::_atsamd_hal_embedded_hal_digital_v2_ToggleableOutputPin</a></li><li><a href="prelude/trait._embedded_hal_Capture.html">prelude::_embedded_hal_Capture</a></li><li><a href="prelude/trait._embedded_hal_Pwm.html">prelude::_embedded_hal_Pwm</a></li><li><a href="prelude/trait._embedded_hal_PwmPin.html">prelude::_embedded_hal_PwmPin</a></li><li><a href="prelude/trait._embedded_hal_Qei.html">prelude::_embedded_hal_Qei</a></li><li><a href="prelude/trait._embedded_hal_adc_OneShot.html">prelude::_embedded_hal_adc_OneShot</a></li><li><a href="prelude/trait._embedded_hal_blocking_delay_DelayMs.html">prelude::_embedded_hal_blocking_delay_DelayMs</a></li><li><a href="prelude/trait._embedded_hal_blocking_delay_DelayUs.html">prelude::_embedded_hal_blocking_delay_DelayUs</a></li><li><a href="prelude/trait._embedded_hal_blocking_i2c_Read.html">prelude::_embedded_hal_blocking_i2c_Read</a></li><li><a href="prelude/trait._embedded_hal_blocking_i2c_Write.html">prelude::_embedded_hal_blocking_i2c_Write</a></li><li><a href="prelude/trait._embedded_hal_blocking_i2c_WriteRead.html">prelude::_embedded_hal_blocking_i2c_WriteRead</a></li><li><a href="prelude/trait._embedded_hal_blocking_rng_Read.html">prelude::_embedded_hal_blocking_rng_Read</a></li><li><a href="prelude/trait._embedded_hal_blocking_serial_Write.html">prelude::_embedded_hal_blocking_serial_Write</a></li><li><a href="prelude/trait._embedded_hal_blocking_spi_Transfer.html">prelude::_embedded_hal_blocking_spi_Transfer</a></li><li><a href="prelude/trait._embedded_hal_blocking_spi_Write.html">prelude::_embedded_hal_blocking_spi_Write</a></li><li><a href="prelude/trait._embedded_hal_digital_InputPin.html">prelude::_embedded_hal_digital_InputPin</a></li><li><a href="prelude/trait._embedded_hal_digital_OutputPin.html">prelude::_embedded_hal_digital_OutputPin</a></li><li><a href="prelude/trait._embedded_hal_digital_ToggleableOutputPin.html">prelude::_embedded_hal_digital_ToggleableOutputPin</a></li><li><a href="prelude/trait._embedded_hal_serial_Read.html">prelude::_embedded_hal_serial_Read</a></li><li><a href="prelude/trait._embedded_hal_serial_Write.html">prelude::_embedded_hal_serial_Write</a></li><li><a href="prelude/trait._embedded_hal_spi_FullDuplex.html">prelude::_embedded_hal_spi_FullDuplex</a></li><li><a href="prelude/trait._embedded_hal_timer_CountDown.html">prelude::_embedded_hal_timer_CountDown</a></li><li><a href="prelude/trait._embedded_hal_watchdog_Watchdog.html">prelude::_embedded_hal_watchdog_Watchdog</a></li><li><a href="prelude/trait._embedded_hal_watchdog_WatchdogDisable.html">prelude::_embedded_hal_watchdog_WatchdogDisable</a></li><li><a href="prelude/trait._embedded_hal_watchdog_WatchdogEnable.html">prelude::_embedded_hal_watchdog_WatchdogEnable</a></li><li><a href="pukcc/c_abi/trait.CryptoRamSlice.html">pukcc::c_abi::CryptoRamSlice</a></li><li><a href="pukcc/c_abi/trait.Service.html">pukcc::c_abi::Service</a></li><li><a href="pukcc/curves/trait.Curve.html">pukcc::curves::Curve</a></li><li><a href="rtc/trait.RtcMode.html">rtc::RtcMode</a></li><li><a href="sercom/trait.Sercom.html">sercom::Sercom</a></li><li><a href="sercom/i2c/trait.AnyConfig.html">sercom::i2c::AnyConfig</a></li><li><a href="sercom/i2c/trait.PadSet.html">sercom::i2c::PadSet</a></li><li><a href="sercom/pad/trait.CommonIoSets.html">sercom::pad::CommonIoSets</a></li><li><a href="sercom/pad/trait.GetOptionalPad.html">sercom::pad::GetOptionalPad</a></li><li><a href="sercom/pad/trait.GetPad.html">sercom::pad::GetPad</a></li><li><a href="sercom/pad/trait.InIoSet.html">sercom::pad::InIoSet</a></li><li><a href="sercom/pad/trait.IoSet.html">sercom::pad::IoSet</a></li><li><a href="sercom/pad/trait.IoSets.html">sercom::pad::IoSets</a></li><li><a href="sercom/pad/trait.IsI2cPad.html">sercom::pad::IsI2cPad</a></li><li><a href="sercom/pad/trait.IsPad.html">sercom::pad::IsPad</a></li><li><a href="sercom/pad/trait.OptionalPad.html">sercom::pad::OptionalPad</a></li><li><a href="sercom/pad/trait.OptionalPadNum.html">sercom::pad::OptionalPadNum</a></li><li><a href="sercom/pad/trait.PadNum.html">sercom::pad::PadNum</a></li><li><a href="sercom/pad/trait.ShareIoSet.html">sercom::pad::ShareIoSet</a></li><li><a href="sercom/pad/trait.SomePad.html">sercom::pad::SomePad</a></li><li><a href="sercom/spi/trait.AnyConfig.html">sercom::spi::AnyConfig</a></li><li><a href="sercom/spi/trait.AnySpi.html">sercom::spi::AnySpi</a></li><li><a href="sercom/spi/trait.AtomicSize.html">sercom::spi::AtomicSize</a></li><li><a href="sercom/spi/trait.Capability.html">sercom::spi::Capability</a></li><li><a href="sercom/spi/trait.CharSize.html">sercom::spi::CharSize</a></li><li><a href="sercom/spi/trait.MasterMode.html">sercom::spi::MasterMode</a></li><li><a href="sercom/spi/trait.OpMode.html">sercom::spi::OpMode</a></li><li><a href="sercom/spi/trait.Receive.html">sercom::spi::Receive</a></li><li><a href="sercom/spi/trait.Size.html">sercom::spi::Size</a></li><li><a href="sercom/spi/trait.Transmit.html">sercom::spi::Transmit</a></li><li><a href="sercom/spi/trait.ValidConfig.html">sercom::spi::ValidConfig</a></li><li><a href="sercom/spi/pads/trait.Dipo.html">sercom::spi::pads::Dipo</a></li><li><a href="sercom/spi/pads/trait.DipoDopo.html">sercom::spi::pads::DipoDopo</a></li><li><a href="sercom/spi/pads/trait.Dopo.html">sercom::spi::pads::Dopo</a></li><li><a href="sercom/spi/pads/trait.PadSet.html">sercom::spi::pads::PadSet</a></li><li><a href="sercom/spi/pads/trait.ValidPads.html">sercom::spi::pads::ValidPads</a></li><li><a href="sercom/spi/size/trait.GreaterThan4.html">sercom::spi::size::GreaterThan4</a></li><li><a href="sercom/spi/size/trait.Length.html">sercom::spi::size::Length</a></li><li><a href="sercom/spi/size/trait.StaticLength.html">sercom::spi::size::StaticLength</a></li><li><a href="sercom/uart/trait.AnyConfig.html">sercom::uart::AnyConfig</a></li><li><a href="sercom/uart/trait.Capability.html">sercom::uart::Capability</a></li><li><a href="sercom/uart/trait.CharSize.html">sercom::uart::CharSize</a></li><li><a href="sercom/uart/trait.FixedCharSize.html">sercom::uart::FixedCharSize</a></li><li><a href="sercom/uart/trait.PadSet.html">sercom::uart::PadSet</a></li><li><a href="sercom/uart/trait.Receive.html">sercom::uart::Receive</a></li><li><a href="sercom/uart/trait.RxpoTxpo.html">sercom::uart::RxpoTxpo</a></li><li><a href="sercom/uart/trait.Simplex.html">sercom::uart::Simplex</a></li><li><a href="sercom/uart/trait.SingleOwner.html">sercom::uart::SingleOwner</a></li><li><a href="sercom/uart/trait.Transmit.html">sercom::uart::Transmit</a></li><li><a href="sercom/uart/trait.ValidConfig.html">sercom::uart::ValidConfig</a></li><li><a href="sercom/uart/trait.ValidPads.html">sercom::uart::ValidPads</a></li><li><a href="timer/trait.AsyncCount16.html">timer::AsyncCount16</a></li><li><a href="timer/trait.Count16.html">timer::Count16</a></li><li><a href="timer_traits/trait.InterruptDrivenTimer.html">timer_traits::InterruptDrivenTimer</a></li><li><a href="typelevel/trait.Decrement.html">typelevel::Decrement</a></li><li><a href="typelevel/trait.Increment.html">typelevel::Increment</a></li><li><a href="typelevel/trait.Is.html">typelevel::Is</a></li></ul><h3 id="macros">Macros</h3><ul class="all-items"><li><a href="macro.bind_interrupts.html">bind_interrupts</a></li><li><a href="macro.bind_multiple_interrupts.html">bind_multiple_interrupts</a></li><li><a href="macro.bsp_peripherals.html">bsp_peripherals</a></li><li><a href="macro.bsp_pins.html">bsp_pins</a></li><li><a href="macro.dbgprint.html">dbgprint</a></li><li><a href="macro.with_num_channels.html">with_num_channels</a></li></ul><h3 id="functions">Functions</h3><ul class="all-items"><li><a href="calibration/fn.adc0_biascomp_scale_cal.html">calibration::adc0_biascomp_scale_cal</a></li><li><a href="calibration/fn.adc0_biasr2r_scale_cal.html">calibration::adc0_biasr2r_scale_cal</a></li><li><a href="calibration/fn.adc0_biasref_scale_cal.html">calibration::adc0_biasref_scale_cal</a></li><li><a href="calibration/fn.adc1_biascomp_scale_cal.html">calibration::adc1_biascomp_scale_cal</a></li><li><a href="calibration/fn.adc1_biasr2r_scale_cal.html">calibration::adc1_biasr2r_scale_cal</a></li><li><a href="calibration/fn.adc1_biasref_scale_cal.html">calibration::adc1_biasref_scale_cal</a></li><li><a href="calibration/fn.th.html">calibration::th</a></li><li><a href="calibration/fn.thd.html">calibration::thd</a></li><li><a href="calibration/fn.thi.html">calibration::thi</a></li><li><a href="calibration/fn.tl.html">calibration::tl</a></li><li><a href="calibration/fn.tld.html">calibration::tld</a></li><li><a href="calibration/fn.tli.html">calibration::tli</a></li><li><a href="calibration/fn.usb_transn_cal.html">calibration::usb_transn_cal</a></li><li><a href="calibration/fn.usb_transp_cal.html">calibration::usb_transp_cal</a></li><li><a href="calibration/fn.usb_trim_cal.html">calibration::usb_trim_cal</a></li><li><a href="calibration/fn.vch.html">calibration::vch</a></li><li><a href="calibration/fn.vcl.html">calibration::vcl</a></li><li><a href="calibration/fn.vph.html">calibration::vph</a></li><li><a href="calibration/fn.vpl.html">calibration::vpl</a></li><li><a href="clock/v2/fn.clock_system_at_reset.html">clock::v2::clock_system_at_reset</a></li><li><a href="nvm/fn.retrieve_bank_size.html">nvm::retrieve_bank_size</a></li><li><a href="nvm/fn.retrieve_flash_size.html">nvm::retrieve_flash_size</a></li><li><a href="pukcc/c_abi/fn.wait_for_crypto_ram_clear_process.html">pukcc::c_abi::wait_for_crypto_ram_clear_process</a></li><li><a href="fn.reset_cause.html">reset_cause</a></li><li><a href="fn.serial_number.html">serial_number</a></li><li><a href="fn.split_serial_number.html">split_serial_number</a></li></ul><h3 id="types">Type Aliases</h3><ul class="all-items"><li><a href="clock/type.ClockGenId.html">clock::ClockGenId</a></li><li><a href="clock/type.ClockSource.html">clock::ClockSource</a></li><li><a href="clock/v1/type.ClockGenId.html">clock::v1::ClockGenId</a></li><li><a href="clock/v1/type.ClockSource.html">clock::v1::ClockSource</a></li><li><a href="clock/v2/dfll/type.EnabledDfll.html">clock::v2::dfll::EnabledDfll</a></li><li><a href="clock/v2/dpll/type.Dpll0.html">clock::v2::dpll::Dpll0</a></li><li><a href="clock/v2/dpll/type.Dpll1.html">clock::v2::dpll::Dpll1</a></li><li><a href="clock/v2/dpll/type.EnabledDpll.html">clock::v2::dpll::EnabledDpll</a></li><li><a href="clock/v2/dpll/type.EnabledDpll0.html">clock::v2::dpll::EnabledDpll0</a></li><li><a href="clock/v2/dpll/type.EnabledDpll1.html">clock::v2::dpll::EnabledDpll1</a></li><li><a href="clock/v2/gclk/type.EnabledGclk.html">clock::v2::gclk::EnabledGclk</a></li><li><a href="clock/v2/gclk/type.EnabledGclk0.html">clock::v2::gclk::EnabledGclk0</a></li><li><a href="clock/v2/gclk/type.EnabledGclk1.html">clock::v2::gclk::EnabledGclk1</a></li><li><a href="clock/v2/gclk/type.EnabledGclk10.html">clock::v2::gclk::EnabledGclk10</a></li><li><a href="clock/v2/gclk/type.EnabledGclk11.html">clock::v2::gclk::EnabledGclk11</a></li><li><a href="clock/v2/gclk/type.EnabledGclk2.html">clock::v2::gclk::EnabledGclk2</a></li><li><a href="clock/v2/gclk/type.EnabledGclk3.html">clock::v2::gclk::EnabledGclk3</a></li><li><a href="clock/v2/gclk/type.EnabledGclk4.html">clock::v2::gclk::EnabledGclk4</a></li><li><a href="clock/v2/gclk/type.EnabledGclk5.html">clock::v2::gclk::EnabledGclk5</a></li><li><a href="clock/v2/gclk/type.EnabledGclk6.html">clock::v2::gclk::EnabledGclk6</a></li><li><a href="clock/v2/gclk/type.EnabledGclk7.html">clock::v2::gclk::EnabledGclk7</a></li><li><a href="clock/v2/gclk/type.EnabledGclk8.html">clock::v2::gclk::EnabledGclk8</a></li><li><a href="clock/v2/gclk/type.EnabledGclk9.html">clock::v2::gclk::EnabledGclk9</a></li><li><a href="clock/v2/gclk/type.Gclk0.html">clock::v2::gclk::Gclk0</a></li><li><a href="clock/v2/gclk/type.Gclk1.html">clock::v2::gclk::Gclk1</a></li><li><a href="clock/v2/gclk/type.Gclk10.html">clock::v2::gclk::Gclk10</a></li><li><a href="clock/v2/gclk/type.Gclk11.html">clock::v2::gclk::Gclk11</a></li><li><a href="clock/v2/gclk/type.Gclk2.html">clock::v2::gclk::Gclk2</a></li><li><a href="clock/v2/gclk/type.Gclk3.html">clock::v2::gclk::Gclk3</a></li><li><a href="clock/v2/gclk/type.Gclk4.html">clock::v2::gclk::Gclk4</a></li><li><a href="clock/v2/gclk/type.Gclk5.html">clock::v2::gclk::Gclk5</a></li><li><a href="clock/v2/gclk/type.Gclk6.html">clock::v2::gclk::Gclk6</a></li><li><a href="clock/v2/gclk/type.Gclk7.html">clock::v2::gclk::Gclk7</a></li><li><a href="clock/v2/gclk/type.Gclk8.html">clock::v2::gclk::Gclk8</a></li><li><a href="clock/v2/gclk/type.Gclk9.html">clock::v2::gclk::Gclk9</a></li><li><a href="clock/v2/osculp32k/type.EnabledOscUlp1k.html">clock::v2::osculp32k::EnabledOscUlp1k</a></li><li><a href="clock/v2/osculp32k/type.EnabledOscUlp32k.html">clock::v2::osculp32k::EnabledOscUlp32k</a></li><li><a href="clock/v2/osculp32k/type.EnabledOscUlp32kBase.html">clock::v2::osculp32k::EnabledOscUlp32kBase</a></li><li><a href="clock/v2/pclk/type.DynPclkSourceId.html">clock::v2::pclk::DynPclkSourceId</a></li><li><a href="clock/v2/xosc32k/type.EnabledXosc1k.html">clock::v2::xosc32k::EnabledXosc1k</a></li><li><a href="clock/v2/xosc32k/type.EnabledXosc32k.html">clock::v2::xosc32k::EnabledXosc32k</a></li><li><a href="clock/v2/xosc32k/type.EnabledXosc32kBase.html">clock::v2::xosc32k::EnabledXosc32kBase</a></li><li><a href="clock/v2/xosc32k/type.XIn32.html">clock::v2::xosc32k::XIn32</a></li><li><a href="clock/v2/xosc32k/type.XOut32.html">clock::v2::xosc32k::XOut32</a></li><li><a href="clock/v2/xosc/type.EnabledXosc.html">clock::v2::xosc::EnabledXosc</a></li><li><a href="clock/v2/xosc/type.EnabledXosc0.html">clock::v2::xosc::EnabledXosc0</a></li><li><a href="clock/v2/xosc/type.EnabledXosc1.html">clock::v2::xosc::EnabledXosc1</a></li><li><a href="clock/v2/xosc/type.XIn.html">clock::v2::xosc::XIn</a></li><li><a href="clock/v2/xosc/type.XOut.html">clock::v2::xosc::XOut</a></li><li><a href="clock/v2/xosc/type.Xosc0.html">clock::v2::xosc::Xosc0</a></li><li><a href="clock/v2/xosc/type.Xosc1.html">clock::v2::xosc::Xosc1</a></li><li><a href="dmac/type.Result.html">dmac::Result</a></li><li><a href="dmac/channel/type.ChannelId.html">dmac::channel::ChannelId</a></li><li><a href="dmac/channel/type.ChannelStatus.html">dmac::channel::ChannelStatus</a></li><li><a href="dmac/channel/type.SpecificChannel.html">dmac::channel::SpecificChannel</a></li><li><a href="dmac/transfer/type.BufferPairBeat.html">dmac::transfer::BufferPairBeat</a></li><li><a href="dmac/transfer/type.BufferPairDst.html">dmac::transfer::BufferPairDst</a></li><li><a href="dmac/transfer/type.BufferPairSrc.html">dmac::transfer::BufferPairSrc</a></li><li><a href="dmac/transfer/type.SpecificBufferPair.html">dmac::transfer::SpecificBufferPair</a></li><li><a href="dsu/type.Result.html">dsu::Result</a></li><li><a href="eic/type.Sense.html">eic::Sense</a></li><li><a href="gpio/pin/type.AlternateB.html">gpio::pin::AlternateB</a></li><li><a href="gpio/pin/type.AlternateC.html">gpio::pin::AlternateC</a></li><li><a href="gpio/pin/type.AlternateD.html">gpio::pin::AlternateD</a></li><li><a href="gpio/pin/type.AlternateE.html">gpio::pin::AlternateE</a></li><li><a href="gpio/pin/type.AlternateF.html">gpio::pin::AlternateF</a></li><li><a href="gpio/pin/type.AlternateG.html">gpio::pin::AlternateG</a></li><li><a href="gpio/pin/type.AlternateH.html">gpio::pin::AlternateH</a></li><li><a href="gpio/pin/type.AlternateI.html">gpio::pin::AlternateI</a></li><li><a href="gpio/pin/type.AlternateJ.html">gpio::pin::AlternateJ</a></li><li><a href="gpio/pin/type.AlternateK.html">gpio::pin::AlternateK</a></li><li><a href="gpio/pin/type.AlternateL.html">gpio::pin::AlternateL</a></li><li><a href="gpio/pin/type.AlternateM.html">gpio::pin::AlternateM</a></li><li><a href="gpio/pin/type.AlternateN.html">gpio::pin::AlternateN</a></li><li><a href="gpio/pin/type.FloatingDisabled.html">gpio::pin::FloatingDisabled</a></li><li><a href="gpio/pin/type.FloatingInput.html">gpio::pin::FloatingInput</a></li><li><a href="gpio/pin/type.FloatingInterrupt.html">gpio::pin::FloatingInterrupt</a></li><li><a href="gpio/pin/type.PullDownDisabled.html">gpio::pin::PullDownDisabled</a></li><li><a href="gpio/pin/type.PullDownInput.html">gpio::pin::PullDownInput</a></li><li><a href="gpio/pin/type.PullDownInterrupt.html">gpio::pin::PullDownInterrupt</a></li><li><a href="gpio/pin/type.PullUpDisabled.html">gpio::pin::PullUpDisabled</a></li><li><a href="gpio/pin/type.PullUpInput.html">gpio::pin::PullUpInput</a></li><li><a href="gpio/pin/type.PullUpInterrupt.html">gpio::pin::PullUpInterrupt</a></li><li><a href="gpio/pin/type.PushPullOutput.html">gpio::pin::PushPullOutput</a></li><li><a href="gpio/pin/type.ReadableOutput.html">gpio::pin::ReadableOutput</a></li><li><a href="gpio/pin/type.Reset.html">gpio::pin::Reset</a></li><li><a href="gpio/pin/type.SpecificPin.html">gpio::pin::SpecificPin</a></li><li><a href="nvm/type.Result.html">nvm::Result</a></li><li><a href="nvm/type.Userpage.html">nvm::Userpage</a></li><li><a href="nvm/smart_eeprom/type.Result.html">nvm::smart_eeprom::Result</a></li><li><a href="pukcc/c_abi/type.nu1.html">pukcc::c_abi::nu1</a></li><li><a href="pukcc/c_abi/type.pfu1.html">pukcc::c_abi::pfu1</a></li><li><a href="pukcc/c_abi/type.pu1.html">pukcc::c_abi::pu1</a></li><li><a href="pukcc/c_abi/type.u1.html">pukcc::c_abi::u1</a></li><li><a href="pukcc/c_abi/type.u2.html">pukcc::c_abi::u2</a></li><li><a href="pukcc/c_abi/type.u4.html">pukcc::c_abi::u4</a></li><li><a href="sercom/type.Sercom0.html">sercom::Sercom0</a></li><li><a href="sercom/type.Sercom1.html">sercom::Sercom1</a></li><li><a href="sercom/type.Sercom2.html">sercom::Sercom2</a></li><li><a href="sercom/type.Sercom3.html">sercom::Sercom3</a></li><li><a href="sercom/type.Sercom4.html">sercom::Sercom4</a></li><li><a href="sercom/type.Sercom5.html">sercom::Sercom5</a></li><li><a href="sercom/type.Sercom6.html">sercom::Sercom6</a></li><li><a href="sercom/type.Sercom7.html">sercom::Sercom7</a></li><li><a href="sercom/i2c/type.ConfigSercom.html">sercom::i2c::ConfigSercom</a></li><li><a href="sercom/i2c/type.I2cFutureDma.html">sercom::i2c::I2cFutureDma</a></li><li><a href="sercom/i2c/type.PadsFromIds.html">sercom::i2c::PadsFromIds</a></li><li><a href="sercom/i2c/type.SpecificConfig.html">sercom::i2c::SpecificConfig</a></li><li><a href="sercom/i2c/type.Word.html">sercom::i2c::Word</a></li><li><a href="sercom/pad/type.Pad.html">sercom::pad::Pad</a></li><li><a href="sercom/pad/type.PadMode.html">sercom::pad::PadMode</a></li><li><a href="sercom/spi/type.DataWidth.html">sercom::spi::DataWidth</a></li><li><a href="sercom/spi/type.DefaultSize.html">sercom::spi::DefaultSize</a></li><li><a href="sercom/spi/type.SpecificConfig.html">sercom::spi::SpecificConfig</a></li><li><a href="sercom/spi/type.SpecificSpi.html">sercom::spi::SpecificSpi</a></li><li><a href="sercom/spi/type.SpiFutureDuplex.html">sercom::spi::SpiFutureDuplex</a></li><li><a href="sercom/spi/type.SpiFutureDuplexDma.html">sercom::spi::SpiFutureDuplexDma</a></li><li><a href="sercom/spi/type.SpiFutureRx.html">sercom::spi::SpiFutureRx</a></li><li><a href="sercom/spi/type.SpiFutureRxDma.html">sercom::spi::SpiFutureRxDma</a></li><li><a href="sercom/spi/type.SpiFutureTx.html">sercom::spi::SpiFutureTx</a></li><li><a href="sercom/spi/type.SpiFutureTxDma.html">sercom::spi::SpiFutureTxDma</a></li><li><a href="sercom/spi/lengths/type.U1.html">sercom::spi::lengths::U1</a></li><li><a href="sercom/spi/lengths/type.U10.html">sercom::spi::lengths::U10</a></li><li><a href="sercom/spi/lengths/type.U100.html">sercom::spi::lengths::U100</a></li><li><a href="sercom/spi/lengths/type.U101.html">sercom::spi::lengths::U101</a></li><li><a href="sercom/spi/lengths/type.U102.html">sercom::spi::lengths::U102</a></li><li><a href="sercom/spi/lengths/type.U103.html">sercom::spi::lengths::U103</a></li><li><a href="sercom/spi/lengths/type.U104.html">sercom::spi::lengths::U104</a></li><li><a href="sercom/spi/lengths/type.U105.html">sercom::spi::lengths::U105</a></li><li><a href="sercom/spi/lengths/type.U106.html">sercom::spi::lengths::U106</a></li><li><a href="sercom/spi/lengths/type.U107.html">sercom::spi::lengths::U107</a></li><li><a href="sercom/spi/lengths/type.U108.html">sercom::spi::lengths::U108</a></li><li><a href="sercom/spi/lengths/type.U109.html">sercom::spi::lengths::U109</a></li><li><a href="sercom/spi/lengths/type.U11.html">sercom::spi::lengths::U11</a></li><li><a href="sercom/spi/lengths/type.U110.html">sercom::spi::lengths::U110</a></li><li><a href="sercom/spi/lengths/type.U111.html">sercom::spi::lengths::U111</a></li><li><a href="sercom/spi/lengths/type.U112.html">sercom::spi::lengths::U112</a></li><li><a href="sercom/spi/lengths/type.U113.html">sercom::spi::lengths::U113</a></li><li><a href="sercom/spi/lengths/type.U114.html">sercom::spi::lengths::U114</a></li><li><a href="sercom/spi/lengths/type.U115.html">sercom::spi::lengths::U115</a></li><li><a href="sercom/spi/lengths/type.U116.html">sercom::spi::lengths::U116</a></li><li><a href="sercom/spi/lengths/type.U117.html">sercom::spi::lengths::U117</a></li><li><a href="sercom/spi/lengths/type.U118.html">sercom::spi::lengths::U118</a></li><li><a href="sercom/spi/lengths/type.U119.html">sercom::spi::lengths::U119</a></li><li><a href="sercom/spi/lengths/type.U12.html">sercom::spi::lengths::U12</a></li><li><a href="sercom/spi/lengths/type.U120.html">sercom::spi::lengths::U120</a></li><li><a href="sercom/spi/lengths/type.U121.html">sercom::spi::lengths::U121</a></li><li><a href="sercom/spi/lengths/type.U122.html">sercom::spi::lengths::U122</a></li><li><a href="sercom/spi/lengths/type.U123.html">sercom::spi::lengths::U123</a></li><li><a href="sercom/spi/lengths/type.U124.html">sercom::spi::lengths::U124</a></li><li><a href="sercom/spi/lengths/type.U125.html">sercom::spi::lengths::U125</a></li><li><a href="sercom/spi/lengths/type.U126.html">sercom::spi::lengths::U126</a></li><li><a href="sercom/spi/lengths/type.U127.html">sercom::spi::lengths::U127</a></li><li><a href="sercom/spi/lengths/type.U128.html">sercom::spi::lengths::U128</a></li><li><a href="sercom/spi/lengths/type.U129.html">sercom::spi::lengths::U129</a></li><li><a href="sercom/spi/lengths/type.U13.html">sercom::spi::lengths::U13</a></li><li><a href="sercom/spi/lengths/type.U130.html">sercom::spi::lengths::U130</a></li><li><a href="sercom/spi/lengths/type.U131.html">sercom::spi::lengths::U131</a></li><li><a href="sercom/spi/lengths/type.U132.html">sercom::spi::lengths::U132</a></li><li><a href="sercom/spi/lengths/type.U133.html">sercom::spi::lengths::U133</a></li><li><a href="sercom/spi/lengths/type.U134.html">sercom::spi::lengths::U134</a></li><li><a href="sercom/spi/lengths/type.U135.html">sercom::spi::lengths::U135</a></li><li><a href="sercom/spi/lengths/type.U136.html">sercom::spi::lengths::U136</a></li><li><a href="sercom/spi/lengths/type.U137.html">sercom::spi::lengths::U137</a></li><li><a href="sercom/spi/lengths/type.U138.html">sercom::spi::lengths::U138</a></li><li><a href="sercom/spi/lengths/type.U139.html">sercom::spi::lengths::U139</a></li><li><a href="sercom/spi/lengths/type.U14.html">sercom::spi::lengths::U14</a></li><li><a href="sercom/spi/lengths/type.U140.html">sercom::spi::lengths::U140</a></li><li><a href="sercom/spi/lengths/type.U141.html">sercom::spi::lengths::U141</a></li><li><a href="sercom/spi/lengths/type.U142.html">sercom::spi::lengths::U142</a></li><li><a href="sercom/spi/lengths/type.U143.html">sercom::spi::lengths::U143</a></li><li><a href="sercom/spi/lengths/type.U144.html">sercom::spi::lengths::U144</a></li><li><a href="sercom/spi/lengths/type.U145.html">sercom::spi::lengths::U145</a></li><li><a href="sercom/spi/lengths/type.U146.html">sercom::spi::lengths::U146</a></li><li><a href="sercom/spi/lengths/type.U147.html">sercom::spi::lengths::U147</a></li><li><a href="sercom/spi/lengths/type.U148.html">sercom::spi::lengths::U148</a></li><li><a href="sercom/spi/lengths/type.U149.html">sercom::spi::lengths::U149</a></li><li><a href="sercom/spi/lengths/type.U15.html">sercom::spi::lengths::U15</a></li><li><a href="sercom/spi/lengths/type.U150.html">sercom::spi::lengths::U150</a></li><li><a href="sercom/spi/lengths/type.U151.html">sercom::spi::lengths::U151</a></li><li><a href="sercom/spi/lengths/type.U152.html">sercom::spi::lengths::U152</a></li><li><a href="sercom/spi/lengths/type.U153.html">sercom::spi::lengths::U153</a></li><li><a href="sercom/spi/lengths/type.U154.html">sercom::spi::lengths::U154</a></li><li><a href="sercom/spi/lengths/type.U155.html">sercom::spi::lengths::U155</a></li><li><a href="sercom/spi/lengths/type.U156.html">sercom::spi::lengths::U156</a></li><li><a href="sercom/spi/lengths/type.U157.html">sercom::spi::lengths::U157</a></li><li><a href="sercom/spi/lengths/type.U158.html">sercom::spi::lengths::U158</a></li><li><a href="sercom/spi/lengths/type.U159.html">sercom::spi::lengths::U159</a></li><li><a href="sercom/spi/lengths/type.U16.html">sercom::spi::lengths::U16</a></li><li><a href="sercom/spi/lengths/type.U160.html">sercom::spi::lengths::U160</a></li><li><a href="sercom/spi/lengths/type.U161.html">sercom::spi::lengths::U161</a></li><li><a href="sercom/spi/lengths/type.U162.html">sercom::spi::lengths::U162</a></li><li><a href="sercom/spi/lengths/type.U163.html">sercom::spi::lengths::U163</a></li><li><a href="sercom/spi/lengths/type.U164.html">sercom::spi::lengths::U164</a></li><li><a href="sercom/spi/lengths/type.U165.html">sercom::spi::lengths::U165</a></li><li><a href="sercom/spi/lengths/type.U166.html">sercom::spi::lengths::U166</a></li><li><a href="sercom/spi/lengths/type.U167.html">sercom::spi::lengths::U167</a></li><li><a href="sercom/spi/lengths/type.U168.html">sercom::spi::lengths::U168</a></li><li><a href="sercom/spi/lengths/type.U169.html">sercom::spi::lengths::U169</a></li><li><a href="sercom/spi/lengths/type.U17.html">sercom::spi::lengths::U17</a></li><li><a href="sercom/spi/lengths/type.U170.html">sercom::spi::lengths::U170</a></li><li><a href="sercom/spi/lengths/type.U171.html">sercom::spi::lengths::U171</a></li><li><a href="sercom/spi/lengths/type.U172.html">sercom::spi::lengths::U172</a></li><li><a href="sercom/spi/lengths/type.U173.html">sercom::spi::lengths::U173</a></li><li><a href="sercom/spi/lengths/type.U174.html">sercom::spi::lengths::U174</a></li><li><a href="sercom/spi/lengths/type.U175.html">sercom::spi::lengths::U175</a></li><li><a href="sercom/spi/lengths/type.U176.html">sercom::spi::lengths::U176</a></li><li><a href="sercom/spi/lengths/type.U177.html">sercom::spi::lengths::U177</a></li><li><a href="sercom/spi/lengths/type.U178.html">sercom::spi::lengths::U178</a></li><li><a href="sercom/spi/lengths/type.U179.html">sercom::spi::lengths::U179</a></li><li><a href="sercom/spi/lengths/type.U18.html">sercom::spi::lengths::U18</a></li><li><a href="sercom/spi/lengths/type.U180.html">sercom::spi::lengths::U180</a></li><li><a href="sercom/spi/lengths/type.U181.html">sercom::spi::lengths::U181</a></li><li><a href="sercom/spi/lengths/type.U182.html">sercom::spi::lengths::U182</a></li><li><a href="sercom/spi/lengths/type.U183.html">sercom::spi::lengths::U183</a></li><li><a href="sercom/spi/lengths/type.U184.html">sercom::spi::lengths::U184</a></li><li><a href="sercom/spi/lengths/type.U185.html">sercom::spi::lengths::U185</a></li><li><a href="sercom/spi/lengths/type.U186.html">sercom::spi::lengths::U186</a></li><li><a href="sercom/spi/lengths/type.U187.html">sercom::spi::lengths::U187</a></li><li><a href="sercom/spi/lengths/type.U188.html">sercom::spi::lengths::U188</a></li><li><a href="sercom/spi/lengths/type.U189.html">sercom::spi::lengths::U189</a></li><li><a href="sercom/spi/lengths/type.U19.html">sercom::spi::lengths::U19</a></li><li><a href="sercom/spi/lengths/type.U190.html">sercom::spi::lengths::U190</a></li><li><a href="sercom/spi/lengths/type.U191.html">sercom::spi::lengths::U191</a></li><li><a href="sercom/spi/lengths/type.U192.html">sercom::spi::lengths::U192</a></li><li><a href="sercom/spi/lengths/type.U193.html">sercom::spi::lengths::U193</a></li><li><a href="sercom/spi/lengths/type.U194.html">sercom::spi::lengths::U194</a></li><li><a href="sercom/spi/lengths/type.U195.html">sercom::spi::lengths::U195</a></li><li><a href="sercom/spi/lengths/type.U196.html">sercom::spi::lengths::U196</a></li><li><a href="sercom/spi/lengths/type.U197.html">sercom::spi::lengths::U197</a></li><li><a href="sercom/spi/lengths/type.U198.html">sercom::spi::lengths::U198</a></li><li><a href="sercom/spi/lengths/type.U199.html">sercom::spi::lengths::U199</a></li><li><a href="sercom/spi/lengths/type.U2.html">sercom::spi::lengths::U2</a></li><li><a href="sercom/spi/lengths/type.U20.html">sercom::spi::lengths::U20</a></li><li><a href="sercom/spi/lengths/type.U200.html">sercom::spi::lengths::U200</a></li><li><a href="sercom/spi/lengths/type.U201.html">sercom::spi::lengths::U201</a></li><li><a href="sercom/spi/lengths/type.U202.html">sercom::spi::lengths::U202</a></li><li><a href="sercom/spi/lengths/type.U203.html">sercom::spi::lengths::U203</a></li><li><a href="sercom/spi/lengths/type.U204.html">sercom::spi::lengths::U204</a></li><li><a href="sercom/spi/lengths/type.U205.html">sercom::spi::lengths::U205</a></li><li><a href="sercom/spi/lengths/type.U206.html">sercom::spi::lengths::U206</a></li><li><a href="sercom/spi/lengths/type.U207.html">sercom::spi::lengths::U207</a></li><li><a href="sercom/spi/lengths/type.U208.html">sercom::spi::lengths::U208</a></li><li><a href="sercom/spi/lengths/type.U209.html">sercom::spi::lengths::U209</a></li><li><a href="sercom/spi/lengths/type.U21.html">sercom::spi::lengths::U21</a></li><li><a href="sercom/spi/lengths/type.U210.html">sercom::spi::lengths::U210</a></li><li><a href="sercom/spi/lengths/type.U211.html">sercom::spi::lengths::U211</a></li><li><a href="sercom/spi/lengths/type.U212.html">sercom::spi::lengths::U212</a></li><li><a href="sercom/spi/lengths/type.U213.html">sercom::spi::lengths::U213</a></li><li><a href="sercom/spi/lengths/type.U214.html">sercom::spi::lengths::U214</a></li><li><a href="sercom/spi/lengths/type.U215.html">sercom::spi::lengths::U215</a></li><li><a href="sercom/spi/lengths/type.U216.html">sercom::spi::lengths::U216</a></li><li><a href="sercom/spi/lengths/type.U217.html">sercom::spi::lengths::U217</a></li><li><a href="sercom/spi/lengths/type.U218.html">sercom::spi::lengths::U218</a></li><li><a href="sercom/spi/lengths/type.U219.html">sercom::spi::lengths::U219</a></li><li><a href="sercom/spi/lengths/type.U22.html">sercom::spi::lengths::U22</a></li><li><a href="sercom/spi/lengths/type.U220.html">sercom::spi::lengths::U220</a></li><li><a href="sercom/spi/lengths/type.U221.html">sercom::spi::lengths::U221</a></li><li><a href="sercom/spi/lengths/type.U222.html">sercom::spi::lengths::U222</a></li><li><a href="sercom/spi/lengths/type.U223.html">sercom::spi::lengths::U223</a></li><li><a href="sercom/spi/lengths/type.U224.html">sercom::spi::lengths::U224</a></li><li><a href="sercom/spi/lengths/type.U225.html">sercom::spi::lengths::U225</a></li><li><a href="sercom/spi/lengths/type.U226.html">sercom::spi::lengths::U226</a></li><li><a href="sercom/spi/lengths/type.U227.html">sercom::spi::lengths::U227</a></li><li><a href="sercom/spi/lengths/type.U228.html">sercom::spi::lengths::U228</a></li><li><a href="sercom/spi/lengths/type.U229.html">sercom::spi::lengths::U229</a></li><li><a href="sercom/spi/lengths/type.U23.html">sercom::spi::lengths::U23</a></li><li><a href="sercom/spi/lengths/type.U230.html">sercom::spi::lengths::U230</a></li><li><a href="sercom/spi/lengths/type.U231.html">sercom::spi::lengths::U231</a></li><li><a href="sercom/spi/lengths/type.U232.html">sercom::spi::lengths::U232</a></li><li><a href="sercom/spi/lengths/type.U233.html">sercom::spi::lengths::U233</a></li><li><a href="sercom/spi/lengths/type.U234.html">sercom::spi::lengths::U234</a></li><li><a href="sercom/spi/lengths/type.U235.html">sercom::spi::lengths::U235</a></li><li><a href="sercom/spi/lengths/type.U236.html">sercom::spi::lengths::U236</a></li><li><a href="sercom/spi/lengths/type.U237.html">sercom::spi::lengths::U237</a></li><li><a href="sercom/spi/lengths/type.U238.html">sercom::spi::lengths::U238</a></li><li><a href="sercom/spi/lengths/type.U239.html">sercom::spi::lengths::U239</a></li><li><a href="sercom/spi/lengths/type.U24.html">sercom::spi::lengths::U24</a></li><li><a href="sercom/spi/lengths/type.U240.html">sercom::spi::lengths::U240</a></li><li><a href="sercom/spi/lengths/type.U241.html">sercom::spi::lengths::U241</a></li><li><a href="sercom/spi/lengths/type.U242.html">sercom::spi::lengths::U242</a></li><li><a href="sercom/spi/lengths/type.U243.html">sercom::spi::lengths::U243</a></li><li><a href="sercom/spi/lengths/type.U244.html">sercom::spi::lengths::U244</a></li><li><a href="sercom/spi/lengths/type.U245.html">sercom::spi::lengths::U245</a></li><li><a href="sercom/spi/lengths/type.U246.html">sercom::spi::lengths::U246</a></li><li><a href="sercom/spi/lengths/type.U247.html">sercom::spi::lengths::U247</a></li><li><a href="sercom/spi/lengths/type.U248.html">sercom::spi::lengths::U248</a></li><li><a href="sercom/spi/lengths/type.U249.html">sercom::spi::lengths::U249</a></li><li><a href="sercom/spi/lengths/type.U25.html">sercom::spi::lengths::U25</a></li><li><a href="sercom/spi/lengths/type.U250.html">sercom::spi::lengths::U250</a></li><li><a href="sercom/spi/lengths/type.U251.html">sercom::spi::lengths::U251</a></li><li><a href="sercom/spi/lengths/type.U252.html">sercom::spi::lengths::U252</a></li><li><a href="sercom/spi/lengths/type.U253.html">sercom::spi::lengths::U253</a></li><li><a href="sercom/spi/lengths/type.U254.html">sercom::spi::lengths::U254</a></li><li><a href="sercom/spi/lengths/type.U255.html">sercom::spi::lengths::U255</a></li><li><a href="sercom/spi/lengths/type.U26.html">sercom::spi::lengths::U26</a></li><li><a href="sercom/spi/lengths/type.U27.html">sercom::spi::lengths::U27</a></li><li><a href="sercom/spi/lengths/type.U28.html">sercom::spi::lengths::U28</a></li><li><a href="sercom/spi/lengths/type.U29.html">sercom::spi::lengths::U29</a></li><li><a href="sercom/spi/lengths/type.U3.html">sercom::spi::lengths::U3</a></li><li><a href="sercom/spi/lengths/type.U30.html">sercom::spi::lengths::U30</a></li><li><a href="sercom/spi/lengths/type.U31.html">sercom::spi::lengths::U31</a></li><li><a href="sercom/spi/lengths/type.U32.html">sercom::spi::lengths::U32</a></li><li><a href="sercom/spi/lengths/type.U33.html">sercom::spi::lengths::U33</a></li><li><a href="sercom/spi/lengths/type.U34.html">sercom::spi::lengths::U34</a></li><li><a href="sercom/spi/lengths/type.U35.html">sercom::spi::lengths::U35</a></li><li><a href="sercom/spi/lengths/type.U36.html">sercom::spi::lengths::U36</a></li><li><a href="sercom/spi/lengths/type.U37.html">sercom::spi::lengths::U37</a></li><li><a href="sercom/spi/lengths/type.U38.html">sercom::spi::lengths::U38</a></li><li><a href="sercom/spi/lengths/type.U39.html">sercom::spi::lengths::U39</a></li><li><a href="sercom/spi/lengths/type.U4.html">sercom::spi::lengths::U4</a></li><li><a href="sercom/spi/lengths/type.U40.html">sercom::spi::lengths::U40</a></li><li><a href="sercom/spi/lengths/type.U41.html">sercom::spi::lengths::U41</a></li><li><a href="sercom/spi/lengths/type.U42.html">sercom::spi::lengths::U42</a></li><li><a href="sercom/spi/lengths/type.U43.html">sercom::spi::lengths::U43</a></li><li><a href="sercom/spi/lengths/type.U44.html">sercom::spi::lengths::U44</a></li><li><a href="sercom/spi/lengths/type.U45.html">sercom::spi::lengths::U45</a></li><li><a href="sercom/spi/lengths/type.U46.html">sercom::spi::lengths::U46</a></li><li><a href="sercom/spi/lengths/type.U47.html">sercom::spi::lengths::U47</a></li><li><a href="sercom/spi/lengths/type.U48.html">sercom::spi::lengths::U48</a></li><li><a href="sercom/spi/lengths/type.U49.html">sercom::spi::lengths::U49</a></li><li><a href="sercom/spi/lengths/type.U5.html">sercom::spi::lengths::U5</a></li><li><a href="sercom/spi/lengths/type.U50.html">sercom::spi::lengths::U50</a></li><li><a href="sercom/spi/lengths/type.U51.html">sercom::spi::lengths::U51</a></li><li><a href="sercom/spi/lengths/type.U52.html">sercom::spi::lengths::U52</a></li><li><a href="sercom/spi/lengths/type.U53.html">sercom::spi::lengths::U53</a></li><li><a href="sercom/spi/lengths/type.U54.html">sercom::spi::lengths::U54</a></li><li><a href="sercom/spi/lengths/type.U55.html">sercom::spi::lengths::U55</a></li><li><a href="sercom/spi/lengths/type.U56.html">sercom::spi::lengths::U56</a></li><li><a href="sercom/spi/lengths/type.U57.html">sercom::spi::lengths::U57</a></li><li><a href="sercom/spi/lengths/type.U58.html">sercom::spi::lengths::U58</a></li><li><a href="sercom/spi/lengths/type.U59.html">sercom::spi::lengths::U59</a></li><li><a href="sercom/spi/lengths/type.U6.html">sercom::spi::lengths::U6</a></li><li><a href="sercom/spi/lengths/type.U60.html">sercom::spi::lengths::U60</a></li><li><a href="sercom/spi/lengths/type.U61.html">sercom::spi::lengths::U61</a></li><li><a href="sercom/spi/lengths/type.U62.html">sercom::spi::lengths::U62</a></li><li><a href="sercom/spi/lengths/type.U63.html">sercom::spi::lengths::U63</a></li><li><a href="sercom/spi/lengths/type.U64.html">sercom::spi::lengths::U64</a></li><li><a href="sercom/spi/lengths/type.U65.html">sercom::spi::lengths::U65</a></li><li><a href="sercom/spi/lengths/type.U66.html">sercom::spi::lengths::U66</a></li><li><a href="sercom/spi/lengths/type.U67.html">sercom::spi::lengths::U67</a></li><li><a href="sercom/spi/lengths/type.U68.html">sercom::spi::lengths::U68</a></li><li><a href="sercom/spi/lengths/type.U69.html">sercom::spi::lengths::U69</a></li><li><a href="sercom/spi/lengths/type.U7.html">sercom::spi::lengths::U7</a></li><li><a href="sercom/spi/lengths/type.U70.html">sercom::spi::lengths::U70</a></li><li><a href="sercom/spi/lengths/type.U71.html">sercom::spi::lengths::U71</a></li><li><a href="sercom/spi/lengths/type.U72.html">sercom::spi::lengths::U72</a></li><li><a href="sercom/spi/lengths/type.U73.html">sercom::spi::lengths::U73</a></li><li><a href="sercom/spi/lengths/type.U74.html">sercom::spi::lengths::U74</a></li><li><a href="sercom/spi/lengths/type.U75.html">sercom::spi::lengths::U75</a></li><li><a href="sercom/spi/lengths/type.U76.html">sercom::spi::lengths::U76</a></li><li><a href="sercom/spi/lengths/type.U77.html">sercom::spi::lengths::U77</a></li><li><a href="sercom/spi/lengths/type.U78.html">sercom::spi::lengths::U78</a></li><li><a href="sercom/spi/lengths/type.U79.html">sercom::spi::lengths::U79</a></li><li><a href="sercom/spi/lengths/type.U8.html">sercom::spi::lengths::U8</a></li><li><a href="sercom/spi/lengths/type.U80.html">sercom::spi::lengths::U80</a></li><li><a href="sercom/spi/lengths/type.U81.html">sercom::spi::lengths::U81</a></li><li><a href="sercom/spi/lengths/type.U82.html">sercom::spi::lengths::U82</a></li><li><a href="sercom/spi/lengths/type.U83.html">sercom::spi::lengths::U83</a></li><li><a href="sercom/spi/lengths/type.U84.html">sercom::spi::lengths::U84</a></li><li><a href="sercom/spi/lengths/type.U85.html">sercom::spi::lengths::U85</a></li><li><a href="sercom/spi/lengths/type.U86.html">sercom::spi::lengths::U86</a></li><li><a href="sercom/spi/lengths/type.U87.html">sercom::spi::lengths::U87</a></li><li><a href="sercom/spi/lengths/type.U88.html">sercom::spi::lengths::U88</a></li><li><a href="sercom/spi/lengths/type.U89.html">sercom::spi::lengths::U89</a></li><li><a href="sercom/spi/lengths/type.U9.html">sercom::spi::lengths::U9</a></li><li><a href="sercom/spi/lengths/type.U90.html">sercom::spi::lengths::U90</a></li><li><a href="sercom/spi/lengths/type.U91.html">sercom::spi::lengths::U91</a></li><li><a href="sercom/spi/lengths/type.U92.html">sercom::spi::lengths::U92</a></li><li><a href="sercom/spi/lengths/type.U93.html">sercom::spi::lengths::U93</a></li><li><a href="sercom/spi/lengths/type.U94.html">sercom::spi::lengths::U94</a></li><li><a href="sercom/spi/lengths/type.U95.html">sercom::spi::lengths::U95</a></li><li><a href="sercom/spi/lengths/type.U96.html">sercom::spi::lengths::U96</a></li><li><a href="sercom/spi/lengths/type.U97.html">sercom::spi::lengths::U97</a></li><li><a href="sercom/spi/lengths/type.U98.html">sercom::spi::lengths::U98</a></li><li><a href="sercom/spi/lengths/type.U99.html">sercom::spi::lengths::U99</a></li><li><a href="sercom/spi/pads/type.PadsFromIds.html">sercom::spi::pads::PadsFromIds</a></li><li><a href="sercom/spi/size/type.DynLength.html">sercom::spi::size::DynLength</a></li><li><a href="sercom/spi/size/type.Word.html">sercom::spi::size::Word</a></li><li><a href="sercom/uart/type.Clock.html">sercom::uart::Clock</a></li><li><a href="sercom/uart/type.ConfigSercom.html">sercom::uart::ConfigSercom</a></li><li><a href="sercom/uart/type.DataReg.html">sercom::uart::DataReg</a></li><li><a href="sercom/uart/type.PadsFromIds.html">sercom::uart::PadsFromIds</a></li><li><a href="sercom/uart/type.SpecificConfig.html">sercom::uart::SpecificConfig</a></li><li><a href="sercom/uart/type.UartFutureDuplex.html">sercom::uart::UartFutureDuplex</a></li><li><a href="sercom/uart/type.UartFutureDuplexDma.html">sercom::uart::UartFutureDuplexDma</a></li><li><a href="sercom/uart/type.UartFutureRx.html">sercom::uart::UartFutureRx</a></li><li><a href="sercom/uart/type.UartFutureRxDma.html">sercom::uart::UartFutureRxDma</a></li><li><a href="sercom/uart/type.UartFutureRxDuplex.html">sercom::uart::UartFutureRxDuplex</a></li><li><a href="sercom/uart/type.UartFutureRxDuplexDma.html">sercom::uart::UartFutureRxDuplexDma</a></li><li><a href="sercom/uart/type.UartFutureTx.html">sercom::uart::UartFutureTx</a></li><li><a href="sercom/uart/type.UartFutureTxDma.html">sercom::uart::UartFutureTxDma</a></li><li><a href="sercom/uart/type.UartFutureTxDuplex.html">sercom::uart::UartFutureTxDuplex</a></li><li><a href="sercom/uart/type.UartFutureTxDuplexDma.html">sercom::uart::UartFutureTxDuplexDma</a></li><li><a href="sercom/uart/type.Word.html">sercom::uart::Word</a></li><li><a href="time/type.Hertz.html">time::Hertz</a></li><li><a href="time/type.KiloHertz.html">time::KiloHertz</a></li><li><a href="time/type.MegaHertz.html">time::MegaHertz</a></li><li><a href="time/type.Microseconds.html">time::Microseconds</a></li><li><a href="time/type.Milliseconds.html">time::Milliseconds</a></li><li><a href="time/type.Nanoseconds.html">time::Nanoseconds</a></li><li><a href="time/type.Seconds.html">time::Seconds</a></li><li><a href="timer/type.TimerCounter2.html">timer::TimerCounter2</a></li><li><a href="timer/type.TimerCounter3.html">timer::TimerCounter3</a></li><li><a href="timer/type.TimerCounter4.html">timer::TimerCounter4</a></li><li><a href="timer/type.TimerCounter5.html">timer::TimerCounter5</a></li><li><a href="timer/type.TimerCounter6.html">timer::TimerCounter6</a></li><li><a href="timer/type.TimerCounter7.html">timer::TimerCounter7</a></li><li><a href="typelevel/type.IsType.html">typelevel::IsType</a></li><li><a href="usb/type.DmPad.html">usb::DmPad</a></li><li><a href="usb/type.DpPad.html">usb::DpPad</a></li><li><a href="usb/type.SofPad.html">usb::SofPad</a></li></ul><h3 id="statics">Statics</h3><ul class="all-items"><li><a href="adc/static.ADC_WAKERS.html">adc::ADC_WAKERS</a></li></ul><h3 id="constants">Constants</h3><ul class="all-items"><li><a href="clock/constant.OSC120M_FREQ.html">clock::OSC120M_FREQ</a></li><li><a href="clock/constant.OSC32K_FREQ.html">clock::OSC32K_FREQ</a></li><li><a href="clock/constant.OSC48M_FREQ.html">clock::OSC48M_FREQ</a></li><li><a href="clock/v1/constant.OSC120M_FREQ.html">clock::v1::OSC120M_FREQ</a></li><li><a href="clock/v1/constant.OSC32K_FREQ.html">clock::v1::OSC32K_FREQ</a></li><li><a href="clock/v1/constant.OSC48M_FREQ.html">clock::v1::OSC48M_FREQ</a></li><li><a href="dmac/constant.NUM_CHANNELS.html">dmac::NUM_CHANNELS</a></li><li><a href="eic/constant.NUM_CHANNELS.html">eic::NUM_CHANNELS</a></li><li><a href="gpio/dynpin/constant.DYN_ALTERNATE_B.html">gpio::dynpin::DYN_ALTERNATE_B</a></li><li><a href="gpio/dynpin/constant.DYN_ALTERNATE_C.html">gpio::dynpin::DYN_ALTERNATE_C</a></li><li><a href="gpio/dynpin/constant.DYN_ALTERNATE_D.html">gpio::dynpin::DYN_ALTERNATE_D</a></li><li><a href="gpio/dynpin/constant.DYN_ALTERNATE_E.html">gpio::dynpin::DYN_ALTERNATE_E</a></li><li><a href="gpio/dynpin/constant.DYN_ALTERNATE_F.html">gpio::dynpin::DYN_ALTERNATE_F</a></li><li><a href="gpio/dynpin/constant.DYN_ALTERNATE_G.html">gpio::dynpin::DYN_ALTERNATE_G</a></li><li><a href="gpio/dynpin/constant.DYN_ALTERNATE_H.html">gpio::dynpin::DYN_ALTERNATE_H</a></li><li><a href="gpio/dynpin/constant.DYN_ALTERNATE_I.html">gpio::dynpin::DYN_ALTERNATE_I</a></li><li><a href="gpio/dynpin/constant.DYN_ALTERNATE_J.html">gpio::dynpin::DYN_ALTERNATE_J</a></li><li><a href="gpio/dynpin/constant.DYN_ALTERNATE_K.html">gpio::dynpin::DYN_ALTERNATE_K</a></li><li><a href="gpio/dynpin/constant.DYN_ALTERNATE_L.html">gpio::dynpin::DYN_ALTERNATE_L</a></li><li><a href="gpio/dynpin/constant.DYN_ALTERNATE_M.html">gpio::dynpin::DYN_ALTERNATE_M</a></li><li><a href="gpio/dynpin/constant.DYN_ALTERNATE_N.html">gpio::dynpin::DYN_ALTERNATE_N</a></li><li><a href="gpio/dynpin/constant.DYN_FLOATING_DISABLED.html">gpio::dynpin::DYN_FLOATING_DISABLED</a></li><li><a href="gpio/dynpin/constant.DYN_FLOATING_INPUT.html">gpio::dynpin::DYN_FLOATING_INPUT</a></li><li><a href="gpio/dynpin/constant.DYN_FLOATING_INTERRUPT.html">gpio::dynpin::DYN_FLOATING_INTERRUPT</a></li><li><a href="gpio/dynpin/constant.DYN_PULL_DOWN_DISABLED.html">gpio::dynpin::DYN_PULL_DOWN_DISABLED</a></li><li><a href="gpio/dynpin/constant.DYN_PULL_DOWN_INPUT.html">gpio::dynpin::DYN_PULL_DOWN_INPUT</a></li><li><a href="gpio/dynpin/constant.DYN_PULL_DOWN_INTERRUPT.html">gpio::dynpin::DYN_PULL_DOWN_INTERRUPT</a></li><li><a href="gpio/dynpin/constant.DYN_PULL_UP_DISABLED.html">gpio::dynpin::DYN_PULL_UP_DISABLED</a></li><li><a href="gpio/dynpin/constant.DYN_PULL_UP_INPUT.html">gpio::dynpin::DYN_PULL_UP_INPUT</a></li><li><a href="gpio/dynpin/constant.DYN_PULL_UP_INTERRUPT.html">gpio::dynpin::DYN_PULL_UP_INTERRUPT</a></li><li><a href="gpio/dynpin/constant.DYN_PUSH_PULL_OUTPUT.html">gpio::dynpin::DYN_PUSH_PULL_OUTPUT</a></li><li><a href="gpio/dynpin/constant.DYN_READABLE_OUTPUT.html">gpio::dynpin::DYN_READABLE_OUTPUT</a></li><li><a href="interrupt/constant.NVIC_PRIO_BITS.html">interrupt::NVIC_PRIO_BITS</a></li><li><a href="nvm/constant.BLOCKSIZE.html">nvm::BLOCKSIZE</a></li><li><a href="nvm/constant.PAGESIZE.html">nvm::PAGESIZE</a></li><li><a href="nvm/constant.QUADWORDSIZE.html">nvm::QUADWORDSIZE</a></li><li><a href="sercom/spi/constant.MODE_0.html">sercom::spi::MODE_0</a></li><li><a href="sercom/spi/constant.MODE_1.html">sercom::spi::MODE_1</a></li><li><a href="sercom/spi/constant.MODE_2.html">sercom::spi::MODE_2</a></li><li><a href="sercom/spi/constant.MODE_3.html">sercom::spi::MODE_3</a></li><li><a href="sercom/spi/constant.RX_FLAG_MASK.html">sercom::spi::RX_FLAG_MASK</a></li><li><a href="sercom/spi/constant.TX_FLAG_MASK.html">sercom::spi::TX_FLAG_MASK</a></li><li><a href="sercom/uart/constant.DUPLEX_FLAG_MASK.html">sercom::uart::DUPLEX_FLAG_MASK</a></li><li><a href="sercom/uart/constant.DUPLEX_STATUS_MASK.html">sercom::uart::DUPLEX_STATUS_MASK</a></li><li><a href="sercom/uart/constant.RX_FLAG_MASK.html">sercom::uart::RX_FLAG_MASK</a></li><li><a href="sercom/uart/constant.RX_STATUS_MASK.html">sercom::uart::RX_STATUS_MASK</a></li><li><a href="sercom/uart/constant.TX_FLAG_MASK.html">sercom::uart::TX_FLAG_MASK</a></li></ul></section></div></main></body></html>