git clone --depth 1 --no-tags https://github.com/DouglasWWolf/tb_udptool.git f:/verilog_sva_gh_scraper/data/full_repos/727920107
git clone --depth 1 --no-tags https://github.com/Arjun0369/Hardware-Description-Language.git f:/verilog_sva_gh_scraper/data/full_repos/727341542
git clone --depth 1 --no-tags https://github.com/hw-user0/caravel-filters.git f:/verilog_sva_gh_scraper/data/full_repos/728771866
git clone --depth 1 --no-tags https://github.com/namnguyen269/DFFRAM_test_build.git f:/verilog_sva_gh_scraper/data/full_repos/729195799
git clone --depth 1 --no-tags https://github.com/ObitoUchiha-K/Basic-mathematical-operations-on-32-bit-floating-point-numbers.git f:/verilog_sva_gh_scraper/data/full_repos/727111919
git clone --depth 1 --no-tags https://github.com/lild4d4/caravel_walkthrough.git f:/verilog_sva_gh_scraper/data/full_repos/728455315
git clone --depth 1 --no-tags https://github.com/hw-user0/caravel-efabless.git f:/verilog_sva_gh_scraper/data/full_repos/729953196
git clone --depth 1 --no-tags https://github.com/huankai0731/soc_lab6.git f:/verilog_sva_gh_scraper/data/full_repos/726360182
git clone --depth 1 --no-tags https://github.com/xrotile/hdlbits.git f:/verilog_sva_gh_scraper/data/full_repos/727778598
git clone --depth 1 --no-tags https://github.com/David-Simonetti-ND/project_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/728323037
git clone --depth 1 --no-tags https://github.com/northsurapee/HW_Project.git f:/verilog_sva_gh_scraper/data/full_repos/728573690
git clone --depth 1 --no-tags https://github.com/ohgabrieldias/sixth-ead-activity-TPAS-VLSI.git f:/verilog_sva_gh_scraper/data/full_repos/726884720
git clone --depth 1 --no-tags https://github.com/abrahamparoya/single-cycle-processor.git f:/verilog_sva_gh_scraper/data/full_repos/732244032
git clone --depth 1 --no-tags https://github.com/unitem/ECE3700JFa22_23_Public.git f:/verilog_sva_gh_scraper/data/full_repos/732377451
git clone --depth 1 --no-tags https://github.com/BillsonZhou/ECE287FP.git f:/verilog_sva_gh_scraper/data/full_repos/728943807
git clone --depth 1 --no-tags https://github.com/isikkusgoz/research_caravel.git f:/verilog_sva_gh_scraper/data/full_repos/732445090
git clone --depth 1 --no-tags https://github.com/AntonioMMNeto/PROCESSADOR.git f:/verilog_sva_gh_scraper/data/full_repos/724719381
git clone --depth 1 --no-tags https://github.com/matheusbarret0/Pratica_laboratorial_5.git f:/verilog_sva_gh_scraper/data/full_repos/731730168
git clone --depth 1 --no-tags https://github.com/janemxq/08_counter_myBoard.git f:/verilog_sva_gh_scraper/data/full_repos/727638883
git clone --depth 1 --no-tags https://github.com/cornell-c2s2/Cocotb_Wb_Full_Chip_Demo.git f:/verilog_sva_gh_scraper/data/full_repos/728029093
git clone --depth 1 --no-tags https://github.com/jfrabut2/digital-integrated-circuits-project.git f:/verilog_sva_gh_scraper/data/full_repos/730271138
git clone --depth 1 --no-tags https://github.com/ghayoor-awan/BasicCalculator.git f:/verilog_sva_gh_scraper/data/full_repos/730598182
git clone --depth 1 --no-tags https://github.com/Yupabal/matbi_watch_btn_plus1.git f:/verilog_sva_gh_scraper/data/full_repos/730258309
git clone --depth 1 --no-tags https://github.com/msp5382/hw-syn-lab-final-project.git f:/verilog_sva_gh_scraper/data/full_repos/726767238
git clone --depth 1 --no-tags https://github.com/CalvinSalsali04/ComboLockFSM.git f:/verilog_sva_gh_scraper/data/full_repos/730882853
git clone --depth 1 --no-tags https://github.com/wrs225/257-final-project.git f:/verilog_sva_gh_scraper/data/full_repos/727472252
git clone --depth 1 --no-tags https://github.com/loren-mv/Vivado_Breakout.git f:/verilog_sva_gh_scraper/data/full_repos/727320058
git clone --depth 1 --no-tags https://github.com/josedelarosados/ESCA.git f:/verilog_sva_gh_scraper/data/full_repos/731488268
git clone --depth 1 --no-tags https://github.com/LinCY0202/Booth_multiplication.git f:/verilog_sva_gh_scraper/data/full_repos/731508790
git clone --depth 1 --no-tags https://github.com/kevkrist/ca_p3.git f:/verilog_sva_gh_scraper/data/full_repos/730859286
git clone --depth 1 --no-tags https://github.com/PaavanMekala/100-days-of-RTL.git f:/verilog_sva_gh_scraper/data/full_repos/724212993
git clone --depth 1 --no-tags https://github.com/Robin329/VerilogThings.git f:/verilog_sva_gh_scraper/data/full_repos/732059674
git clone --depth 1 --no-tags https://github.com/VSOPwsy/RISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/728662587
git clone --depth 1 --no-tags https://github.com/ZenderMario/VerilogModule.git f:/verilog_sva_gh_scraper/data/full_repos/730815739
git clone --depth 1 --no-tags https://github.com/gakssultang/HDLBits.git f:/verilog_sva_gh_scraper/data/full_repos/730997442
git clone --depth 1 --no-tags https://github.com/alinja/alpus_riscv_cpu.git f:/verilog_sva_gh_scraper/data/full_repos/731764555
git clone --depth 1 --no-tags https://github.com/aoblepia/efabless_vlsi_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/728855195
git clone --depth 1 --no-tags https://github.com/ZcCarvell/HDLbits.git f:/verilog_sva_gh_scraper/data/full_repos/731508401
git clone --depth 1 --no-tags https://github.com/JJTomson123/sigmoid_function_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/727625871
git clone --depth 1 --no-tags https://github.com/zrj-wang/Digital_logic_project.git f:/verilog_sva_gh_scraper/data/full_repos/726316870
git clone --depth 1 --no-tags https://github.com/Mohamed-Fadel222/EDA_ATM_PROJECT_VERILOG.git f:/verilog_sva_gh_scraper/data/full_repos/729625321
git clone --depth 1 --no-tags https://github.com/dragoslazea/MultiStreamCUSUM-AnomalyDetector-Int.git f:/verilog_sva_gh_scraper/data/full_repos/730547455
git clone --depth 1 --no-tags https://github.com/JigyasaSrivastava/100daysofrtl.git f:/verilog_sva_gh_scraper/data/full_repos/730530450
git clone --depth 1 --no-tags https://github.com/omerdeligoz/CSE3215-Digital_Logic_Design.git f:/verilog_sva_gh_scraper/data/full_repos/724013157
git clone --depth 1 --no-tags https://github.com/LICH250/MyNote.git f:/verilog_sva_gh_scraper/data/full_repos/723909267
git clone --depth 1 --no-tags https://github.com/Tiobilito/Projecto-mips.git f:/verilog_sva_gh_scraper/data/full_repos/725400490
git clone --depth 1 --no-tags https://github.com/DeepikaMannem/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/729698656
git clone --depth 1 --no-tags https://github.com/MoAdelEzz/VLSI-Project.git f:/verilog_sva_gh_scraper/data/full_repos/727615756
git clone --depth 1 --no-tags https://github.com/FreddyAmgad/Digital-design-one.git f:/verilog_sva_gh_scraper/data/full_repos/729678360
git clone --depth 1 --no-tags https://github.com/wuu11/CPU-miniRV.git f:/verilog_sva_gh_scraper/data/full_repos/725115949
git clone --depth 1 --no-tags https://github.com/Toms-jiji/FFT_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/726172314
git clone --depth 1 --no-tags https://github.com/jorgeav55/Risc_V_FinalProject.git f:/verilog_sva_gh_scraper/data/full_repos/724355734
git clone --depth 1 --no-tags https://github.com/alokerdas/gf180mpw1.git f:/verilog_sva_gh_scraper/data/full_repos/726342015
git clone --depth 1 --no-tags https://github.com/veri9ood100/AXI_Lite_Interface.git f:/verilog_sva_gh_scraper/data/full_repos/725851978
git clone --depth 1 --no-tags https://github.com/turuturu/core-template.git f:/verilog_sva_gh_scraper/data/full_repos/726992149
git clone --depth 1 --no-tags https://github.com/JayDao-itivnu/my_projects.git f:/verilog_sva_gh_scraper/data/full_repos/727132750
git clone --depth 1 --no-tags https://github.com/chenmufeng0119/hybrid.git f:/verilog_sva_gh_scraper/data/full_repos/728305120
git clone --depth 1 --no-tags https://github.com/amraliraqi/Chapter-4-Exercises-Solutions-for-Digital-Design-and-Computer-Architecture-RISC-V-Edition-.git f:/verilog_sva_gh_scraper/data/full_repos/731698361
git clone --depth 1 --no-tags https://github.com/krishnak1808/hdl_system_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/725526008
git clone --depth 1 --no-tags https://github.com/ray13542/112-1_CA_final_project.git f:/verilog_sva_gh_scraper/data/full_repos/726524738
git clone --depth 1 --no-tags https://github.com/Nagar203/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/726201513
git clone --depth 1 --no-tags https://github.com/Codingminyen/Verilog_UART.git f:/verilog_sva_gh_scraper/data/full_repos/726790217
git clone --depth 1 --no-tags https://github.com/Josephood7/Lab6.git f:/verilog_sva_gh_scraper/data/full_repos/726544419
git clone --depth 1 --no-tags https://github.com/xchinmaydh/asic_gpu.git f:/verilog_sva_gh_scraper/data/full_repos/728922126
git clone --depth 1 --no-tags https://github.com/beilingly/RTL_PhasesyncPLL.git f:/verilog_sva_gh_scraper/data/full_repos/729041949
git clone --depth 1 --no-tags https://github.com/RyanMPrice/AMDemodulator.git f:/verilog_sva_gh_scraper/data/full_repos/729261242
git clone --depth 1 --no-tags https://github.com/Thomas717/DFF-based_PUF.git f:/verilog_sva_gh_scraper/data/full_repos/729277617
git clone --depth 1 --no-tags https://github.com/Priyanshu-1012/async-fifo.git f:/verilog_sva_gh_scraper/data/full_repos/724506578
git clone --depth 1 --no-tags https://github.com/bmscesscs23/VeriVerse.git f:/verilog_sva_gh_scraper/data/full_repos/729810483
git clone --depth 1 --no-tags https://github.com/landonr7/Systems-Synthesis-and-Modeling.git f:/verilog_sva_gh_scraper/data/full_repos/729637309
git clone --depth 1 --no-tags https://github.com/neesaaa/CSE311-Computer-Architecture-Project-Interrupt-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/724787483
git clone --depth 1 --no-tags https://github.com/diy-ic/lincoln-gfmpw.git f:/verilog_sva_gh_scraper/data/full_repos/726215306
git clone --depth 1 --no-tags https://github.com/AliMaher15/LFSR.git f:/verilog_sva_gh_scraper/data/full_repos/730897979
git clone --depth 1 --no-tags https://github.com/KingsleyHng/4bit-Carry-Look-Ahead-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/731229854
git clone --depth 1 --no-tags https://github.com/jsajda19/EC311_Project.git f:/verilog_sva_gh_scraper/data/full_repos/727467357
git clone --depth 1 --no-tags https://github.com/matheusbarret0/Pratica_laboratorial_1.git f:/verilog_sva_gh_scraper/data/full_repos/731730228
git clone --depth 1 --no-tags https://github.com/goushaa/Adder-Mania.git f:/verilog_sva_gh_scraper/data/full_repos/731190541
git clone --depth 1 --no-tags https://github.com/ff08435/DLD-Final-Project-Piano-Tiles.git f:/verilog_sva_gh_scraper/data/full_repos/731895129
git clone --depth 1 --no-tags https://github.com/EDS2222/ECE287-FINAL.git f:/verilog_sva_gh_scraper/data/full_repos/731865962
git clone --depth 1 --no-tags https://github.com/ChipUSM/Campamento-ChipUSM-2023.git f:/verilog_sva_gh_scraper/data/full_repos/732098664
git clone --depth 1 --no-tags https://github.com/ARUL2708x/Jenkins.git f:/verilog_sva_gh_scraper/data/full_repos/728530304
git clone --depth 1 --no-tags https://github.com/GaryZhous/Pong.git f:/verilog_sva_gh_scraper/data/full_repos/725316898
git clone --depth 1 --no-tags https://github.com/assertion-gptprompts/sva-gptprompts.git f:/verilog_sva_gh_scraper/data/full_repos/730029810
git clone --depth 1 --no-tags https://github.com/BlackRanger4/LOGI-CKTS-DIG-SYS-.git f:/verilog_sva_gh_scraper/data/full_repos/732466640
git clone --depth 1 --no-tags https://github.com/Jason910803/computer-architecture.git f:/verilog_sva_gh_scraper/data/full_repos/729440220
git clone --depth 1 --no-tags https://github.com/HassanKhaled11/Washing_Machine.git f:/verilog_sva_gh_scraper/data/full_repos/730925579
git clone --depth 1 --no-tags https://github.com/peter-noerlund/tinytapeout-test.git f:/verilog_sva_gh_scraper/data/full_repos/731790816
git clone --depth 1 --no-tags https://github.com/anlit75/ADPLL.git f:/verilog_sva_gh_scraper/data/full_repos/729451432
git clone --depth 1 --no-tags https://github.com/alissonpef/Cronometro-em-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/728845570
git clone --depth 1 --no-tags https://github.com/Sameersinghere/RISC-Vproject.git f:/verilog_sva_gh_scraper/data/full_repos/725105483
git clone --depth 1 --no-tags https://github.com/Ammar-Bin-Amir/AXI4.git f:/verilog_sva_gh_scraper/data/full_repos/727577845
git clone --depth 1 --no-tags https://github.com/FarhanAli24/Programming-Custom-Servo-IP.git f:/verilog_sva_gh_scraper/data/full_repos/725760097
git clone --depth 1 --no-tags https://github.com/uday-b-n/RISC-V--pipeline-processor.git f:/verilog_sva_gh_scraper/data/full_repos/727267962
git clone --depth 1 --no-tags https://github.com/donalmonahan/buttonCleanUp.git f:/verilog_sva_gh_scraper/data/full_repos/727201107
git clone --depth 1 --no-tags https://github.com/oleg-sin/tangnano9k_ws2812b.git f:/verilog_sva_gh_scraper/data/full_repos/727353206
git clone --depth 1 --no-tags https://github.com/peplxx/keyboard-driver-vhdl.git f:/verilog_sva_gh_scraper/data/full_repos/725782044
git clone --depth 1 --no-tags https://github.com/AbdulMoizSheikh1/Conv_Acc.git f:/verilog_sva_gh_scraper/data/full_repos/725970256
git clone --depth 1 --no-tags https://github.com/hsoeta/module_design.git f:/verilog_sva_gh_scraper/data/full_repos/726041428
git clone --depth 1 --no-tags https://github.com/TharunSaiBesthaGaddam/Quick_Sort.git f:/verilog_sva_gh_scraper/data/full_repos/726087236
git clone --depth 1 --no-tags https://github.com/TharunSaiBesthaGaddam/SystolicArray.git f:/verilog_sva_gh_scraper/data/full_repos/726085332
