// Seed: 837448028
module module_0 (
    input logic id_0,
    input id_1,
    output id_2,
    inout logic id_3,
    output id_4,
    output reg id_5
);
  logic id_6;
  always @(negedge id_6) begin
    id_5 <= id_1;
  end
endmodule
`timescale 1ps / 1ps `resetall
