{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650090092218 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650090092219 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 16 11:51:32 2022 " "Processing started: Sat Apr 16 11:51:32 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650090092219 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090092219 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off iitb-risc -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off iitb-risc -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090092219 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1650090092465 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1650090092465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extender_10.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sign_extender_10.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extender_10_component-working " "Found design unit 1: sign_extender_10_component-working" {  } { { "sign_extender_10.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/sign_extender_10.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650090105239 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_extender_10_component " "Found entity 1: sign_extender_10_component" {  } { { "sign_extender_10.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/sign_extender_10.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650090105239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extender_7.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sign_extender_7.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extender_7_component-working " "Found design unit 1: sign_extender_7_component-working" {  } { { "sign_extender_7.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/sign_extender_7.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650090105240 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_extender_7_component " "Found entity 1: sign_extender_7_component" {  } { { "sign_extender_7.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/sign_extender_7.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650090105240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter_7.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file shifter_7.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter_7-working " "Found design unit 1: shifter_7-working" {  } { { "shifter_7.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/shifter_7.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650090105241 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifter_7 " "Found entity 1: shifter_7" {  } { { "shifter_7.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/shifter_7.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650090105241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter_1.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file shifter_1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter_1-working " "Found design unit 1: shifter_1-working" {  } { { "shifter_1.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/shifter_1.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650090105242 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifter_1 " "Found entity 1: shifter_1" {  } { { "shifter_1.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/shifter_1.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650090105242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-working " "Found design unit 1: pc-working" {  } { { "pc.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/pc.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650090105242 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/pc.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650090105242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ins_inter.vhd 4 2 " "Found 4 design units, including 2 entities, in source file ins_inter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ins_setter-working " "Found design unit 1: ins_setter-working" {  } { { "ins_inter.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ins_inter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650090105243 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ins_decoder-working " "Found design unit 2: ins_decoder-working" {  } { { "ins_inter.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ins_inter.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650090105243 ""} { "Info" "ISGN_ENTITY_NAME" "1 ins_setter " "Found entity 1: ins_setter" {  } { { "ins_inter.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ins_inter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650090105243 ""} { "Info" "ISGN_ENTITY_NAME" "2 ins_decoder " "Found entity 2: ins_decoder" {  } { { "ins_inter.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ins_inter.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650090105243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DUT.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DUT.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/DUT.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650090105245 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/DUT.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650090105245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem-working " "Found design unit 1: mem-working" {  } { { "mem.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/mem.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650090105245 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "mem.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/mem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650090105245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registers-working " "Found design unit 1: registers-working" {  } { { "regs.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/regs.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650090105246 ""} { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "regs.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/regs.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650090105246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-working " "Found design unit 1: alu-working" {  } { { "alu.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/alu.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650090105247 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/alu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650090105247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temps.vhd 6 3 " "Found 6 design units, including 3 entities, in source file temps.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 temp_1-working " "Found design unit 1: temp_1-working" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650090105248 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 temp_2-working2 " "Found design unit 2: temp_2-working2" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650090105248 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 temp_3-working3 " "Found design unit 3: temp_3-working3" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650090105248 ""} { "Info" "ISGN_ENTITY_NAME" "1 temp_1 " "Found entity 1: temp_1" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650090105248 ""} { "Info" "ISGN_ENTITY_NAME" "2 temp_2 " "Found entity 2: temp_2" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650090105248 ""} { "Info" "ISGN_ENTITY_NAME" "3 temp_3 " "Found entity 3: temp_3" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 96 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650090105248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ir-working " "Found design unit 1: ir-working" {  } { { "ir.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ir.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650090105249 ""} { "Info" "ISGN_ENTITY_NAME" "1 ir " "Found entity 1: ir" {  } { { "ir.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ir.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650090105249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105249 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1650090105322 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset DUT.vhd(12) " "VHDL Signal Declaration warning at DUT.vhd(12): used implicit default value for signal \"reset\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DUT.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/DUT.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1650090105327 "|DUT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ins_decoder ins_decoder:stateTrans_instance " "Elaborating entity \"ins_decoder\" for hierarchy \"ins_decoder:stateTrans_instance\"" {  } { { "DUT.vhd" "stateTrans_instance" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/DUT.vhd" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650090105329 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code ins_inter.vhd(48) " "VHDL Process Statement warning at ins_inter.vhd(48): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ins_inter.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ins_inter.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650090105332 "|DUT|ins_decoder:stateTrans_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code ins_inter.vhd(52) " "VHDL Process Statement warning at ins_inter.vhd(52): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ins_inter.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ins_inter.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650090105332 "|DUT|ins_decoder:stateTrans_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code ins_inter.vhd(56) " "VHDL Process Statement warning at ins_inter.vhd(56): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ins_inter.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ins_inter.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650090105332 "|DUT|ins_decoder:stateTrans_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state ins_inter.vhd(44) " "VHDL Process Statement warning at ins_inter.vhd(44): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "ins_inter.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ins_inter.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650090105332 "|DUT|ins_decoder:stateTrans_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[0\] ins_inter.vhd(44) " "Inferred latch for \"next_state\[0\]\" at ins_inter.vhd(44)" {  } { { "ins_inter.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ins_inter.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105333 "|DUT|ins_decoder:stateTrans_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[1\] ins_inter.vhd(44) " "Inferred latch for \"next_state\[1\]\" at ins_inter.vhd(44)" {  } { { "ins_inter.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ins_inter.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105333 "|DUT|ins_decoder:stateTrans_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[2\] ins_inter.vhd(44) " "Inferred latch for \"next_state\[2\]\" at ins_inter.vhd(44)" {  } { { "ins_inter.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ins_inter.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105334 "|DUT|ins_decoder:stateTrans_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[3\] ins_inter.vhd(44) " "Inferred latch for \"next_state\[3\]\" at ins_inter.vhd(44)" {  } { { "ins_inter.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ins_inter.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105334 "|DUT|ins_decoder:stateTrans_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[4\] ins_inter.vhd(44) " "Inferred latch for \"next_state\[4\]\" at ins_inter.vhd(44)" {  } { { "ins_inter.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ins_inter.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105334 "|DUT|ins_decoder:stateTrans_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[5\] ins_inter.vhd(44) " "Inferred latch for \"next_state\[5\]\" at ins_inter.vhd(44)" {  } { { "ins_inter.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ins_inter.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105334 "|DUT|ins_decoder:stateTrans_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ins_setter ins_setter:stateSet_instance " "Elaborating entity \"ins_setter\" for hierarchy \"ins_setter:stateSet_instance\"" {  } { { "DUT.vhd" "stateSet_instance" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/DUT.vhd" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650090105344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ir ir:ir_instance " "Elaborating entity \"ir\" for hierarchy \"ir:ir_instance\"" {  } { { "DUT.vhd" "ir_instance" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/DUT.vhd" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650090105351 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state ir.vhd(32) " "VHDL Process Statement warning at ir.vhd(32): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ir.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ir.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650090105353 "|DUT|ir:ir_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state ir.vhd(35) " "VHDL Process Statement warning at ir.vhd(35): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ir.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ir.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650090105353 "|DUT|ir:ir_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state ir.vhd(38) " "VHDL Process Statement warning at ir.vhd(38): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ir.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ir.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650090105353 "|DUT|ir:ir_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state ir.vhd(40) " "VHDL Process Statement warning at ir.vhd(40): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ir.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ir.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650090105353 "|DUT|ir:ir_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state ir.vhd(42) " "VHDL Process Statement warning at ir.vhd(42): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ir.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ir.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650090105353 "|DUT|ir:ir_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state ir.vhd(44) " "VHDL Process Statement warning at ir.vhd(44): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ir.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ir.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650090105353 "|DUT|ir:ir_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state ir.vhd(46) " "VHDL Process Statement warning at ir.vhd(46): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ir.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ir.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650090105353 "|DUT|ir:ir_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state ir.vhd(48) " "VHDL Process Statement warning at ir.vhd(48): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ir.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ir.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650090105354 "|DUT|ir:ir_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "shift7 ir.vhd(30) " "VHDL Process Statement warning at ir.vhd(30): inferring latch(es) for signal or variable \"shift7\", which holds its previous value in one or more paths through the process" {  } { { "ir.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ir.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650090105354 "|DUT|ir:ir_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg_3 ir.vhd(30) " "VHDL Process Statement warning at ir.vhd(30): inferring latch(es) for signal or variable \"reg_3\", which holds its previous value in one or more paths through the process" {  } { { "ir.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ir.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650090105354 "|DUT|ir:ir_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg_1 ir.vhd(30) " "VHDL Process Statement warning at ir.vhd(30): inferring latch(es) for signal or variable \"reg_1\", which holds its previous value in one or more paths through the process" {  } { { "ir.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ir.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650090105354 "|DUT|ir:ir_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg_2 ir.vhd(30) " "VHDL Process Statement warning at ir.vhd(30): inferring latch(es) for signal or variable \"reg_2\", which holds its previous value in one or more paths through the process" {  } { { "ir.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ir.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650090105354 "|DUT|ir:ir_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sign_ex ir.vhd(30) " "VHDL Process Statement warning at ir.vhd(30): inferring latch(es) for signal or variable \"sign_ex\", which holds its previous value in one or more paths through the process" {  } { { "ir.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ir.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650090105354 "|DUT|ir:ir_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ex\[0\] ir.vhd(30) " "Inferred latch for \"sign_ex\[0\]\" at ir.vhd(30)" {  } { { "ir.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ir.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105354 "|DUT|ir:ir_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ex\[1\] ir.vhd(30) " "Inferred latch for \"sign_ex\[1\]\" at ir.vhd(30)" {  } { { "ir.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ir.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105354 "|DUT|ir:ir_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ex\[2\] ir.vhd(30) " "Inferred latch for \"sign_ex\[2\]\" at ir.vhd(30)" {  } { { "ir.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ir.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105354 "|DUT|ir:ir_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ex\[3\] ir.vhd(30) " "Inferred latch for \"sign_ex\[3\]\" at ir.vhd(30)" {  } { { "ir.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ir.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105354 "|DUT|ir:ir_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ex\[4\] ir.vhd(30) " "Inferred latch for \"sign_ex\[4\]\" at ir.vhd(30)" {  } { { "ir.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ir.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105354 "|DUT|ir:ir_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ex\[5\] ir.vhd(30) " "Inferred latch for \"sign_ex\[5\]\" at ir.vhd(30)" {  } { { "ir.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ir.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105354 "|DUT|ir:ir_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_2\[0\] ir.vhd(30) " "Inferred latch for \"reg_2\[0\]\" at ir.vhd(30)" {  } { { "ir.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ir.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105354 "|DUT|ir:ir_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_2\[1\] ir.vhd(30) " "Inferred latch for \"reg_2\[1\]\" at ir.vhd(30)" {  } { { "ir.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ir.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105354 "|DUT|ir:ir_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_2\[2\] ir.vhd(30) " "Inferred latch for \"reg_2\[2\]\" at ir.vhd(30)" {  } { { "ir.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ir.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105354 "|DUT|ir:ir_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_1\[0\] ir.vhd(30) " "Inferred latch for \"reg_1\[0\]\" at ir.vhd(30)" {  } { { "ir.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ir.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105354 "|DUT|ir:ir_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_1\[1\] ir.vhd(30) " "Inferred latch for \"reg_1\[1\]\" at ir.vhd(30)" {  } { { "ir.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ir.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105354 "|DUT|ir:ir_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_1\[2\] ir.vhd(30) " "Inferred latch for \"reg_1\[2\]\" at ir.vhd(30)" {  } { { "ir.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ir.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105354 "|DUT|ir:ir_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_3\[0\] ir.vhd(30) " "Inferred latch for \"reg_3\[0\]\" at ir.vhd(30)" {  } { { "ir.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ir.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105354 "|DUT|ir:ir_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_3\[1\] ir.vhd(30) " "Inferred latch for \"reg_3\[1\]\" at ir.vhd(30)" {  } { { "ir.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ir.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105354 "|DUT|ir:ir_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_3\[2\] ir.vhd(30) " "Inferred latch for \"reg_3\[2\]\" at ir.vhd(30)" {  } { { "ir.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ir.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105354 "|DUT|ir:ir_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift7\[0\] ir.vhd(30) " "Inferred latch for \"shift7\[0\]\" at ir.vhd(30)" {  } { { "ir.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ir.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105354 "|DUT|ir:ir_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift7\[1\] ir.vhd(30) " "Inferred latch for \"shift7\[1\]\" at ir.vhd(30)" {  } { { "ir.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ir.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105355 "|DUT|ir:ir_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift7\[2\] ir.vhd(30) " "Inferred latch for \"shift7\[2\]\" at ir.vhd(30)" {  } { { "ir.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ir.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105355 "|DUT|ir:ir_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift7\[3\] ir.vhd(30) " "Inferred latch for \"shift7\[3\]\" at ir.vhd(30)" {  } { { "ir.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ir.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105355 "|DUT|ir:ir_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift7\[4\] ir.vhd(30) " "Inferred latch for \"shift7\[4\]\" at ir.vhd(30)" {  } { { "ir.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ir.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105355 "|DUT|ir:ir_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift7\[5\] ir.vhd(30) " "Inferred latch for \"shift7\[5\]\" at ir.vhd(30)" {  } { { "ir.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ir.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105355 "|DUT|ir:ir_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift7\[6\] ir.vhd(30) " "Inferred latch for \"shift7\[6\]\" at ir.vhd(30)" {  } { { "ir.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ir.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105355 "|DUT|ir:ir_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift7\[7\] ir.vhd(30) " "Inferred latch for \"shift7\[7\]\" at ir.vhd(30)" {  } { { "ir.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ir.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105355 "|DUT|ir:ir_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift7\[8\] ir.vhd(30) " "Inferred latch for \"shift7\[8\]\" at ir.vhd(30)" {  } { { "ir.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ir.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105355 "|DUT|ir:ir_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem mem:mem_instance " "Elaborating entity \"mem\" for hierarchy \"mem:mem_instance\"" {  } { { "DUT.vhd" "mem_instance" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/DUT.vhd" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650090105356 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state mem.vhd(43) " "VHDL Process Statement warning at mem.vhd(43): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mem.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/mem.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650090105358 "|DUT|mem:mem_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers registers:reg_instance " "Elaborating entity \"registers\" for hierarchy \"registers:reg_instance\"" {  } { { "DUT.vhd" "reg_instance" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/DUT.vhd" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650090105359 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pc_out regs.vhd(17) " "VHDL Signal Declaration warning at regs.vhd(17): used implicit default value for signal \"pc_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "regs.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/regs.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1650090105362 "|DUT|registers:reg_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state regs.vhd(33) " "VHDL Process Statement warning at regs.vhd(33): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regs.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/regs.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650090105362 "|DUT|registers:reg_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regs regs.vhd(34) " "VHDL Process Statement warning at regs.vhd(34): signal \"regs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regs.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/regs.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650090105362 "|DUT|registers:reg_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regs regs.vhd(35) " "VHDL Process Statement warning at regs.vhd(35): signal \"regs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regs.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/regs.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650090105362 "|DUT|registers:reg_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "t1 regs.vhd(31) " "VHDL Process Statement warning at regs.vhd(31): inferring latch(es) for signal or variable \"t1\", which holds its previous value in one or more paths through the process" {  } { { "regs.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/regs.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650090105362 "|DUT|registers:reg_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "t2 regs.vhd(31) " "VHDL Process Statement warning at regs.vhd(31): inferring latch(es) for signal or variable \"t2\", which holds its previous value in one or more paths through the process" {  } { { "regs.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/regs.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650090105363 "|DUT|registers:reg_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t2\[0\] regs.vhd(31) " "Inferred latch for \"t2\[0\]\" at regs.vhd(31)" {  } { { "regs.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/regs.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105363 "|DUT|registers:reg_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t2\[1\] regs.vhd(31) " "Inferred latch for \"t2\[1\]\" at regs.vhd(31)" {  } { { "regs.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/regs.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105363 "|DUT|registers:reg_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t2\[2\] regs.vhd(31) " "Inferred latch for \"t2\[2\]\" at regs.vhd(31)" {  } { { "regs.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/regs.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105363 "|DUT|registers:reg_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t2\[3\] regs.vhd(31) " "Inferred latch for \"t2\[3\]\" at regs.vhd(31)" {  } { { "regs.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/regs.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105363 "|DUT|registers:reg_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t2\[4\] regs.vhd(31) " "Inferred latch for \"t2\[4\]\" at regs.vhd(31)" {  } { { "regs.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/regs.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105363 "|DUT|registers:reg_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t2\[5\] regs.vhd(31) " "Inferred latch for \"t2\[5\]\" at regs.vhd(31)" {  } { { "regs.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/regs.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105363 "|DUT|registers:reg_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t2\[6\] regs.vhd(31) " "Inferred latch for \"t2\[6\]\" at regs.vhd(31)" {  } { { "regs.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/regs.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105363 "|DUT|registers:reg_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t2\[7\] regs.vhd(31) " "Inferred latch for \"t2\[7\]\" at regs.vhd(31)" {  } { { "regs.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/regs.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105363 "|DUT|registers:reg_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t2\[8\] regs.vhd(31) " "Inferred latch for \"t2\[8\]\" at regs.vhd(31)" {  } { { "regs.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/regs.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105363 "|DUT|registers:reg_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t2\[9\] regs.vhd(31) " "Inferred latch for \"t2\[9\]\" at regs.vhd(31)" {  } { { "regs.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/regs.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105363 "|DUT|registers:reg_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t2\[10\] regs.vhd(31) " "Inferred latch for \"t2\[10\]\" at regs.vhd(31)" {  } { { "regs.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/regs.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105364 "|DUT|registers:reg_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t2\[11\] regs.vhd(31) " "Inferred latch for \"t2\[11\]\" at regs.vhd(31)" {  } { { "regs.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/regs.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105364 "|DUT|registers:reg_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t2\[12\] regs.vhd(31) " "Inferred latch for \"t2\[12\]\" at regs.vhd(31)" {  } { { "regs.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/regs.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105364 "|DUT|registers:reg_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t2\[13\] regs.vhd(31) " "Inferred latch for \"t2\[13\]\" at regs.vhd(31)" {  } { { "regs.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/regs.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105364 "|DUT|registers:reg_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t2\[14\] regs.vhd(31) " "Inferred latch for \"t2\[14\]\" at regs.vhd(31)" {  } { { "regs.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/regs.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105364 "|DUT|registers:reg_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t2\[15\] regs.vhd(31) " "Inferred latch for \"t2\[15\]\" at regs.vhd(31)" {  } { { "regs.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/regs.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105364 "|DUT|registers:reg_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1\[0\] regs.vhd(31) " "Inferred latch for \"t1\[0\]\" at regs.vhd(31)" {  } { { "regs.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/regs.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105364 "|DUT|registers:reg_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1\[1\] regs.vhd(31) " "Inferred latch for \"t1\[1\]\" at regs.vhd(31)" {  } { { "regs.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/regs.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105364 "|DUT|registers:reg_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1\[2\] regs.vhd(31) " "Inferred latch for \"t1\[2\]\" at regs.vhd(31)" {  } { { "regs.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/regs.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105364 "|DUT|registers:reg_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1\[3\] regs.vhd(31) " "Inferred latch for \"t1\[3\]\" at regs.vhd(31)" {  } { { "regs.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/regs.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105365 "|DUT|registers:reg_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1\[4\] regs.vhd(31) " "Inferred latch for \"t1\[4\]\" at regs.vhd(31)" {  } { { "regs.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/regs.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105365 "|DUT|registers:reg_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1\[5\] regs.vhd(31) " "Inferred latch for \"t1\[5\]\" at regs.vhd(31)" {  } { { "regs.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/regs.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105365 "|DUT|registers:reg_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1\[6\] regs.vhd(31) " "Inferred latch for \"t1\[6\]\" at regs.vhd(31)" {  } { { "regs.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/regs.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105365 "|DUT|registers:reg_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1\[7\] regs.vhd(31) " "Inferred latch for \"t1\[7\]\" at regs.vhd(31)" {  } { { "regs.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/regs.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105365 "|DUT|registers:reg_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1\[8\] regs.vhd(31) " "Inferred latch for \"t1\[8\]\" at regs.vhd(31)" {  } { { "regs.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/regs.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105365 "|DUT|registers:reg_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1\[9\] regs.vhd(31) " "Inferred latch for \"t1\[9\]\" at regs.vhd(31)" {  } { { "regs.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/regs.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105365 "|DUT|registers:reg_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1\[10\] regs.vhd(31) " "Inferred latch for \"t1\[10\]\" at regs.vhd(31)" {  } { { "regs.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/regs.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105365 "|DUT|registers:reg_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1\[11\] regs.vhd(31) " "Inferred latch for \"t1\[11\]\" at regs.vhd(31)" {  } { { "regs.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/regs.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105365 "|DUT|registers:reg_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1\[12\] regs.vhd(31) " "Inferred latch for \"t1\[12\]\" at regs.vhd(31)" {  } { { "regs.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/regs.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105365 "|DUT|registers:reg_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1\[13\] regs.vhd(31) " "Inferred latch for \"t1\[13\]\" at regs.vhd(31)" {  } { { "regs.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/regs.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105365 "|DUT|registers:reg_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1\[14\] regs.vhd(31) " "Inferred latch for \"t1\[14\]\" at regs.vhd(31)" {  } { { "regs.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/regs.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105366 "|DUT|registers:reg_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1\[15\] regs.vhd(31) " "Inferred latch for \"t1\[15\]\" at regs.vhd(31)" {  } { { "regs.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/regs.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105366 "|DUT|registers:reg_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "temp_1 temp_1:t1_instance " "Elaborating entity \"temp_1\" for hierarchy \"temp_1:t1_instance\"" {  } { { "DUT.vhd" "t1_instance" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/DUT.vhd" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650090105367 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state temps.vhd(23) " "VHDL Process Statement warning at temps.vhd(23): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650090105369 "|DUT|temp_1:t1_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state temps.vhd(26) " "VHDL Process Statement warning at temps.vhd(26): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650090105370 "|DUT|temp_1:t1_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu temps.vhd(21) " "VHDL Process Statement warning at temps.vhd(21): inferring latch(es) for signal or variable \"alu\", which holds its previous value in one or more paths through the process" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650090105370 "|DUT|temp_1:t1_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_1 temps.vhd(21) " "VHDL Process Statement warning at temps.vhd(21): inferring latch(es) for signal or variable \"data_1\", which holds its previous value in one or more paths through the process" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650090105370 "|DUT|temp_1:t1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[0\] temps.vhd(21) " "Inferred latch for \"data_1\[0\]\" at temps.vhd(21)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105370 "|DUT|temp_1:t1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[1\] temps.vhd(21) " "Inferred latch for \"data_1\[1\]\" at temps.vhd(21)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105370 "|DUT|temp_1:t1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[2\] temps.vhd(21) " "Inferred latch for \"data_1\[2\]\" at temps.vhd(21)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105370 "|DUT|temp_1:t1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[3\] temps.vhd(21) " "Inferred latch for \"data_1\[3\]\" at temps.vhd(21)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105370 "|DUT|temp_1:t1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[4\] temps.vhd(21) " "Inferred latch for \"data_1\[4\]\" at temps.vhd(21)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105370 "|DUT|temp_1:t1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[5\] temps.vhd(21) " "Inferred latch for \"data_1\[5\]\" at temps.vhd(21)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105370 "|DUT|temp_1:t1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[6\] temps.vhd(21) " "Inferred latch for \"data_1\[6\]\" at temps.vhd(21)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105370 "|DUT|temp_1:t1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[7\] temps.vhd(21) " "Inferred latch for \"data_1\[7\]\" at temps.vhd(21)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105370 "|DUT|temp_1:t1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[8\] temps.vhd(21) " "Inferred latch for \"data_1\[8\]\" at temps.vhd(21)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105370 "|DUT|temp_1:t1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[9\] temps.vhd(21) " "Inferred latch for \"data_1\[9\]\" at temps.vhd(21)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105370 "|DUT|temp_1:t1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[10\] temps.vhd(21) " "Inferred latch for \"data_1\[10\]\" at temps.vhd(21)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105370 "|DUT|temp_1:t1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[11\] temps.vhd(21) " "Inferred latch for \"data_1\[11\]\" at temps.vhd(21)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105370 "|DUT|temp_1:t1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[12\] temps.vhd(21) " "Inferred latch for \"data_1\[12\]\" at temps.vhd(21)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105370 "|DUT|temp_1:t1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[13\] temps.vhd(21) " "Inferred latch for \"data_1\[13\]\" at temps.vhd(21)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105370 "|DUT|temp_1:t1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[14\] temps.vhd(21) " "Inferred latch for \"data_1\[14\]\" at temps.vhd(21)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105370 "|DUT|temp_1:t1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[15\] temps.vhd(21) " "Inferred latch for \"data_1\[15\]\" at temps.vhd(21)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105370 "|DUT|temp_1:t1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[0\] temps.vhd(21) " "Inferred latch for \"alu\[0\]\" at temps.vhd(21)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105370 "|DUT|temp_1:t1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[1\] temps.vhd(21) " "Inferred latch for \"alu\[1\]\" at temps.vhd(21)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105370 "|DUT|temp_1:t1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[2\] temps.vhd(21) " "Inferred latch for \"alu\[2\]\" at temps.vhd(21)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105371 "|DUT|temp_1:t1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[3\] temps.vhd(21) " "Inferred latch for \"alu\[3\]\" at temps.vhd(21)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105371 "|DUT|temp_1:t1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[4\] temps.vhd(21) " "Inferred latch for \"alu\[4\]\" at temps.vhd(21)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105371 "|DUT|temp_1:t1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[5\] temps.vhd(21) " "Inferred latch for \"alu\[5\]\" at temps.vhd(21)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105371 "|DUT|temp_1:t1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[6\] temps.vhd(21) " "Inferred latch for \"alu\[6\]\" at temps.vhd(21)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105371 "|DUT|temp_1:t1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[7\] temps.vhd(21) " "Inferred latch for \"alu\[7\]\" at temps.vhd(21)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105371 "|DUT|temp_1:t1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[8\] temps.vhd(21) " "Inferred latch for \"alu\[8\]\" at temps.vhd(21)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105371 "|DUT|temp_1:t1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[9\] temps.vhd(21) " "Inferred latch for \"alu\[9\]\" at temps.vhd(21)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105371 "|DUT|temp_1:t1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[10\] temps.vhd(21) " "Inferred latch for \"alu\[10\]\" at temps.vhd(21)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105371 "|DUT|temp_1:t1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[11\] temps.vhd(21) " "Inferred latch for \"alu\[11\]\" at temps.vhd(21)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105371 "|DUT|temp_1:t1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[12\] temps.vhd(21) " "Inferred latch for \"alu\[12\]\" at temps.vhd(21)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105371 "|DUT|temp_1:t1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[13\] temps.vhd(21) " "Inferred latch for \"alu\[13\]\" at temps.vhd(21)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105371 "|DUT|temp_1:t1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[14\] temps.vhd(21) " "Inferred latch for \"alu\[14\]\" at temps.vhd(21)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105371 "|DUT|temp_1:t1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[15\] temps.vhd(21) " "Inferred latch for \"alu\[15\]\" at temps.vhd(21)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105371 "|DUT|temp_1:t1_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "temp_2 temp_2:t2_instance " "Elaborating entity \"temp_2\" for hierarchy \"temp_2:t2_instance\"" {  } { { "DUT.vhd" "t2_instance" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/DUT.vhd" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650090105372 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "shift1 temps.vhd(57) " "VHDL Signal Declaration warning at temps.vhd(57): used implicit default value for signal \"shift1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1650090105374 "|DUT|temp_2:t2_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state temps.vhd(66) " "VHDL Process Statement warning at temps.vhd(66): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650090105375 "|DUT|temp_2:t2_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state temps.vhd(69) " "VHDL Process Statement warning at temps.vhd(69): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650090105375 "|DUT|temp_2:t2_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state temps.vhd(72) " "VHDL Process Statement warning at temps.vhd(72): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650090105375 "|DUT|temp_2:t2_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu temps.vhd(64) " "VHDL Process Statement warning at temps.vhd(64): inferring latch(es) for signal or variable \"alu\", which holds its previous value in one or more paths through the process" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 64 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650090105375 "|DUT|temp_2:t2_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_1 temps.vhd(64) " "VHDL Process Statement warning at temps.vhd(64): inferring latch(es) for signal or variable \"data_1\", which holds its previous value in one or more paths through the process" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 64 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650090105375 "|DUT|temp_2:t2_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg_out temps.vhd(64) " "VHDL Process Statement warning at temps.vhd(64): inferring latch(es) for signal or variable \"reg_out\", which holds its previous value in one or more paths through the process" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 64 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650090105375 "|DUT|temp_2:t2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_out\[0\] temps.vhd(64) " "Inferred latch for \"reg_out\[0\]\" at temps.vhd(64)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105375 "|DUT|temp_2:t2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_out\[1\] temps.vhd(64) " "Inferred latch for \"reg_out\[1\]\" at temps.vhd(64)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105375 "|DUT|temp_2:t2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_out\[2\] temps.vhd(64) " "Inferred latch for \"reg_out\[2\]\" at temps.vhd(64)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105375 "|DUT|temp_2:t2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_out\[3\] temps.vhd(64) " "Inferred latch for \"reg_out\[3\]\" at temps.vhd(64)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105375 "|DUT|temp_2:t2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_out\[4\] temps.vhd(64) " "Inferred latch for \"reg_out\[4\]\" at temps.vhd(64)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105375 "|DUT|temp_2:t2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_out\[5\] temps.vhd(64) " "Inferred latch for \"reg_out\[5\]\" at temps.vhd(64)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105375 "|DUT|temp_2:t2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_out\[6\] temps.vhd(64) " "Inferred latch for \"reg_out\[6\]\" at temps.vhd(64)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105375 "|DUT|temp_2:t2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_out\[7\] temps.vhd(64) " "Inferred latch for \"reg_out\[7\]\" at temps.vhd(64)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105375 "|DUT|temp_2:t2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_out\[8\] temps.vhd(64) " "Inferred latch for \"reg_out\[8\]\" at temps.vhd(64)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105375 "|DUT|temp_2:t2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_out\[9\] temps.vhd(64) " "Inferred latch for \"reg_out\[9\]\" at temps.vhd(64)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105375 "|DUT|temp_2:t2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_out\[10\] temps.vhd(64) " "Inferred latch for \"reg_out\[10\]\" at temps.vhd(64)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105375 "|DUT|temp_2:t2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_out\[11\] temps.vhd(64) " "Inferred latch for \"reg_out\[11\]\" at temps.vhd(64)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105376 "|DUT|temp_2:t2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_out\[12\] temps.vhd(64) " "Inferred latch for \"reg_out\[12\]\" at temps.vhd(64)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105376 "|DUT|temp_2:t2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_out\[13\] temps.vhd(64) " "Inferred latch for \"reg_out\[13\]\" at temps.vhd(64)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105376 "|DUT|temp_2:t2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_out\[14\] temps.vhd(64) " "Inferred latch for \"reg_out\[14\]\" at temps.vhd(64)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105376 "|DUT|temp_2:t2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_out\[15\] temps.vhd(64) " "Inferred latch for \"reg_out\[15\]\" at temps.vhd(64)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105376 "|DUT|temp_2:t2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[0\] temps.vhd(64) " "Inferred latch for \"data_1\[0\]\" at temps.vhd(64)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105376 "|DUT|temp_2:t2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[1\] temps.vhd(64) " "Inferred latch for \"data_1\[1\]\" at temps.vhd(64)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105376 "|DUT|temp_2:t2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[2\] temps.vhd(64) " "Inferred latch for \"data_1\[2\]\" at temps.vhd(64)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105376 "|DUT|temp_2:t2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[3\] temps.vhd(64) " "Inferred latch for \"data_1\[3\]\" at temps.vhd(64)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105376 "|DUT|temp_2:t2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[4\] temps.vhd(64) " "Inferred latch for \"data_1\[4\]\" at temps.vhd(64)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105376 "|DUT|temp_2:t2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[5\] temps.vhd(64) " "Inferred latch for \"data_1\[5\]\" at temps.vhd(64)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105376 "|DUT|temp_2:t2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[6\] temps.vhd(64) " "Inferred latch for \"data_1\[6\]\" at temps.vhd(64)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105376 "|DUT|temp_2:t2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[7\] temps.vhd(64) " "Inferred latch for \"data_1\[7\]\" at temps.vhd(64)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105376 "|DUT|temp_2:t2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[8\] temps.vhd(64) " "Inferred latch for \"data_1\[8\]\" at temps.vhd(64)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105376 "|DUT|temp_2:t2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[9\] temps.vhd(64) " "Inferred latch for \"data_1\[9\]\" at temps.vhd(64)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105376 "|DUT|temp_2:t2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[10\] temps.vhd(64) " "Inferred latch for \"data_1\[10\]\" at temps.vhd(64)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105376 "|DUT|temp_2:t2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[11\] temps.vhd(64) " "Inferred latch for \"data_1\[11\]\" at temps.vhd(64)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105376 "|DUT|temp_2:t2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[12\] temps.vhd(64) " "Inferred latch for \"data_1\[12\]\" at temps.vhd(64)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105376 "|DUT|temp_2:t2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[13\] temps.vhd(64) " "Inferred latch for \"data_1\[13\]\" at temps.vhd(64)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105376 "|DUT|temp_2:t2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[14\] temps.vhd(64) " "Inferred latch for \"data_1\[14\]\" at temps.vhd(64)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105376 "|DUT|temp_2:t2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[15\] temps.vhd(64) " "Inferred latch for \"data_1\[15\]\" at temps.vhd(64)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105377 "|DUT|temp_2:t2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[0\] temps.vhd(64) " "Inferred latch for \"alu\[0\]\" at temps.vhd(64)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105377 "|DUT|temp_2:t2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[1\] temps.vhd(64) " "Inferred latch for \"alu\[1\]\" at temps.vhd(64)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105377 "|DUT|temp_2:t2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[2\] temps.vhd(64) " "Inferred latch for \"alu\[2\]\" at temps.vhd(64)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105377 "|DUT|temp_2:t2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[3\] temps.vhd(64) " "Inferred latch for \"alu\[3\]\" at temps.vhd(64)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105377 "|DUT|temp_2:t2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[4\] temps.vhd(64) " "Inferred latch for \"alu\[4\]\" at temps.vhd(64)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105377 "|DUT|temp_2:t2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[5\] temps.vhd(64) " "Inferred latch for \"alu\[5\]\" at temps.vhd(64)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105377 "|DUT|temp_2:t2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[6\] temps.vhd(64) " "Inferred latch for \"alu\[6\]\" at temps.vhd(64)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105377 "|DUT|temp_2:t2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[7\] temps.vhd(64) " "Inferred latch for \"alu\[7\]\" at temps.vhd(64)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105377 "|DUT|temp_2:t2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[8\] temps.vhd(64) " "Inferred latch for \"alu\[8\]\" at temps.vhd(64)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105377 "|DUT|temp_2:t2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[9\] temps.vhd(64) " "Inferred latch for \"alu\[9\]\" at temps.vhd(64)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105377 "|DUT|temp_2:t2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[10\] temps.vhd(64) " "Inferred latch for \"alu\[10\]\" at temps.vhd(64)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105377 "|DUT|temp_2:t2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[11\] temps.vhd(64) " "Inferred latch for \"alu\[11\]\" at temps.vhd(64)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105377 "|DUT|temp_2:t2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[12\] temps.vhd(64) " "Inferred latch for \"alu\[12\]\" at temps.vhd(64)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105377 "|DUT|temp_2:t2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[13\] temps.vhd(64) " "Inferred latch for \"alu\[13\]\" at temps.vhd(64)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105377 "|DUT|temp_2:t2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[14\] temps.vhd(64) " "Inferred latch for \"alu\[14\]\" at temps.vhd(64)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105377 "|DUT|temp_2:t2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[15\] temps.vhd(64) " "Inferred latch for \"alu\[15\]\" at temps.vhd(64)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105377 "|DUT|temp_2:t2_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "temp_3 temp_3:t3_instance " "Elaborating entity \"temp_3\" for hierarchy \"temp_3:t3_instance\"" {  } { { "DUT.vhd" "t3_instance" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/DUT.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650090105378 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state temps.vhd(111) " "VHDL Process Statement warning at temps.vhd(111): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650090105380 "|DUT|temp_3:t3_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state temps.vhd(114) " "VHDL Process Statement warning at temps.vhd(114): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650090105380 "|DUT|temp_3:t3_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg temps.vhd(109) " "VHDL Process Statement warning at temps.vhd(109): inferring latch(es) for signal or variable \"reg\", which holds its previous value in one or more paths through the process" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 109 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650090105380 "|DUT|temp_3:t3_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_1 temps.vhd(109) " "VHDL Process Statement warning at temps.vhd(109): inferring latch(es) for signal or variable \"data_1\", which holds its previous value in one or more paths through the process" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 109 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650090105380 "|DUT|temp_3:t3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[0\] temps.vhd(109) " "Inferred latch for \"data_1\[0\]\" at temps.vhd(109)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105380 "|DUT|temp_3:t3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[1\] temps.vhd(109) " "Inferred latch for \"data_1\[1\]\" at temps.vhd(109)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105380 "|DUT|temp_3:t3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[2\] temps.vhd(109) " "Inferred latch for \"data_1\[2\]\" at temps.vhd(109)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105381 "|DUT|temp_3:t3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[3\] temps.vhd(109) " "Inferred latch for \"data_1\[3\]\" at temps.vhd(109)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105381 "|DUT|temp_3:t3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[4\] temps.vhd(109) " "Inferred latch for \"data_1\[4\]\" at temps.vhd(109)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105381 "|DUT|temp_3:t3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[5\] temps.vhd(109) " "Inferred latch for \"data_1\[5\]\" at temps.vhd(109)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105381 "|DUT|temp_3:t3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[6\] temps.vhd(109) " "Inferred latch for \"data_1\[6\]\" at temps.vhd(109)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105381 "|DUT|temp_3:t3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[7\] temps.vhd(109) " "Inferred latch for \"data_1\[7\]\" at temps.vhd(109)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105381 "|DUT|temp_3:t3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[8\] temps.vhd(109) " "Inferred latch for \"data_1\[8\]\" at temps.vhd(109)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105381 "|DUT|temp_3:t3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[9\] temps.vhd(109) " "Inferred latch for \"data_1\[9\]\" at temps.vhd(109)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105381 "|DUT|temp_3:t3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[10\] temps.vhd(109) " "Inferred latch for \"data_1\[10\]\" at temps.vhd(109)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105381 "|DUT|temp_3:t3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[11\] temps.vhd(109) " "Inferred latch for \"data_1\[11\]\" at temps.vhd(109)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105381 "|DUT|temp_3:t3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[12\] temps.vhd(109) " "Inferred latch for \"data_1\[12\]\" at temps.vhd(109)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105381 "|DUT|temp_3:t3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[13\] temps.vhd(109) " "Inferred latch for \"data_1\[13\]\" at temps.vhd(109)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105381 "|DUT|temp_3:t3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[14\] temps.vhd(109) " "Inferred latch for \"data_1\[14\]\" at temps.vhd(109)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105381 "|DUT|temp_3:t3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[15\] temps.vhd(109) " "Inferred latch for \"data_1\[15\]\" at temps.vhd(109)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105381 "|DUT|temp_3:t3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\] temps.vhd(109) " "Inferred latch for \"reg\[0\]\" at temps.vhd(109)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105381 "|DUT|temp_3:t3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[1\] temps.vhd(109) " "Inferred latch for \"reg\[1\]\" at temps.vhd(109)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105381 "|DUT|temp_3:t3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[2\] temps.vhd(109) " "Inferred latch for \"reg\[2\]\" at temps.vhd(109)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105381 "|DUT|temp_3:t3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[3\] temps.vhd(109) " "Inferred latch for \"reg\[3\]\" at temps.vhd(109)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105381 "|DUT|temp_3:t3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[4\] temps.vhd(109) " "Inferred latch for \"reg\[4\]\" at temps.vhd(109)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105381 "|DUT|temp_3:t3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[5\] temps.vhd(109) " "Inferred latch for \"reg\[5\]\" at temps.vhd(109)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105381 "|DUT|temp_3:t3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[6\] temps.vhd(109) " "Inferred latch for \"reg\[6\]\" at temps.vhd(109)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105381 "|DUT|temp_3:t3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[7\] temps.vhd(109) " "Inferred latch for \"reg\[7\]\" at temps.vhd(109)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105381 "|DUT|temp_3:t3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[8\] temps.vhd(109) " "Inferred latch for \"reg\[8\]\" at temps.vhd(109)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105381 "|DUT|temp_3:t3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[9\] temps.vhd(109) " "Inferred latch for \"reg\[9\]\" at temps.vhd(109)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105382 "|DUT|temp_3:t3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[10\] temps.vhd(109) " "Inferred latch for \"reg\[10\]\" at temps.vhd(109)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105382 "|DUT|temp_3:t3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[11\] temps.vhd(109) " "Inferred latch for \"reg\[11\]\" at temps.vhd(109)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105382 "|DUT|temp_3:t3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[12\] temps.vhd(109) " "Inferred latch for \"reg\[12\]\" at temps.vhd(109)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105382 "|DUT|temp_3:t3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[13\] temps.vhd(109) " "Inferred latch for \"reg\[13\]\" at temps.vhd(109)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105382 "|DUT|temp_3:t3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[14\] temps.vhd(109) " "Inferred latch for \"reg\[14\]\" at temps.vhd(109)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105382 "|DUT|temp_3:t3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[15\] temps.vhd(109) " "Inferred latch for \"reg\[15\]\" at temps.vhd(109)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105382 "|DUT|temp_3:t3_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu_instance " "Elaborating entity \"alu\" for hierarchy \"alu:alu_instance\"" {  } { { "DUT.vhd" "alu_instance" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/DUT.vhd" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650090105382 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "t1_out alu.vhd(9) " "VHDL Signal Declaration warning at alu.vhd(9): used implicit default value for signal \"t1_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "alu.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/alu.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1650090105385 "|DUT|alu:alu_instance"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pc_out alu.vhd(16) " "VHDL Signal Declaration warning at alu.vhd(16): used implicit default value for signal \"pc_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "alu.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/alu.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1650090105385 "|DUT|alu:alu_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state alu.vhd(27) " "VHDL Process Statement warning at alu.vhd(27): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/alu.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650090105385 "|DUT|alu:alu_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state alu.vhd(37) " "VHDL Process Statement warning at alu.vhd(37): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/alu.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650090105385 "|DUT|alu:alu_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state alu.vhd(47) " "VHDL Process Statement warning at alu.vhd(47): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/alu.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650090105385 "|DUT|alu:alu_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state alu.vhd(57) " "VHDL Process Statement warning at alu.vhd(57): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/alu.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650090105385 "|DUT|alu:alu_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry alu.vhd(59) " "VHDL Process Statement warning at alu.vhd(59): signal \"carry\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/alu.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650090105385 "|DUT|alu:alu_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state alu.vhd(69) " "VHDL Process Statement warning at alu.vhd(69): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/alu.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650090105385 "|DUT|alu:alu_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zero alu.vhd(71) " "VHDL Process Statement warning at alu.vhd(71): signal \"zero\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/alu.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650090105385 "|DUT|alu:alu_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state alu.vhd(81) " "VHDL Process Statement warning at alu.vhd(81): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/alu.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650090105385 "|DUT|alu:alu_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state alu.vhd(85) " "VHDL Process Statement warning at alu.vhd(85): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/alu.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650090105385 "|DUT|alu:alu_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry alu.vhd(87) " "VHDL Process Statement warning at alu.vhd(87): signal \"carry\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/alu.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650090105385 "|DUT|alu:alu_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state alu.vhd(93) " "VHDL Process Statement warning at alu.vhd(93): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/alu.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650090105385 "|DUT|alu:alu_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zero alu.vhd(93) " "VHDL Process Statement warning at alu.vhd(93): signal \"zero\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/alu.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650090105386 "|DUT|alu:alu_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state alu.vhd(99) " "VHDL Process Statement warning at alu.vhd(99): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/alu.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650090105386 "|DUT|alu:alu_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state alu.vhd(105) " "VHDL Process Statement warning at alu.vhd(105): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/alu.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650090105386 "|DUT|alu:alu_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state alu.vhd(112) " "VHDL Process Statement warning at alu.vhd(112): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/alu.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650090105386 "|DUT|alu:alu_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "carry alu.vhd(24) " "VHDL Process Statement warning at alu.vhd(24): inferring latch(es) for signal or variable \"carry\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/alu.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650090105386 "|DUT|alu:alu_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "t3 alu.vhd(24) " "VHDL Process Statement warning at alu.vhd(24): inferring latch(es) for signal or variable \"t3\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/alu.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650090105386 "|DUT|alu:alu_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "zero alu.vhd(24) " "VHDL Process Statement warning at alu.vhd(24): inferring latch(es) for signal or variable \"zero\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/alu.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650090105386 "|DUT|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero alu.vhd(24) " "Inferred latch for \"zero\" at alu.vhd(24)" {  } { { "alu.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/alu.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105386 "|DUT|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3\[0\] alu.vhd(24) " "Inferred latch for \"t3\[0\]\" at alu.vhd(24)" {  } { { "alu.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/alu.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105386 "|DUT|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3\[1\] alu.vhd(24) " "Inferred latch for \"t3\[1\]\" at alu.vhd(24)" {  } { { "alu.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/alu.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105386 "|DUT|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3\[2\] alu.vhd(24) " "Inferred latch for \"t3\[2\]\" at alu.vhd(24)" {  } { { "alu.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/alu.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105386 "|DUT|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3\[3\] alu.vhd(24) " "Inferred latch for \"t3\[3\]\" at alu.vhd(24)" {  } { { "alu.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/alu.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105386 "|DUT|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3\[4\] alu.vhd(24) " "Inferred latch for \"t3\[4\]\" at alu.vhd(24)" {  } { { "alu.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/alu.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105386 "|DUT|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3\[5\] alu.vhd(24) " "Inferred latch for \"t3\[5\]\" at alu.vhd(24)" {  } { { "alu.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/alu.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105386 "|DUT|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3\[6\] alu.vhd(24) " "Inferred latch for \"t3\[6\]\" at alu.vhd(24)" {  } { { "alu.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/alu.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105386 "|DUT|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3\[7\] alu.vhd(24) " "Inferred latch for \"t3\[7\]\" at alu.vhd(24)" {  } { { "alu.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/alu.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105386 "|DUT|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3\[8\] alu.vhd(24) " "Inferred latch for \"t3\[8\]\" at alu.vhd(24)" {  } { { "alu.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/alu.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105386 "|DUT|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3\[9\] alu.vhd(24) " "Inferred latch for \"t3\[9\]\" at alu.vhd(24)" {  } { { "alu.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/alu.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105386 "|DUT|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3\[10\] alu.vhd(24) " "Inferred latch for \"t3\[10\]\" at alu.vhd(24)" {  } { { "alu.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/alu.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105386 "|DUT|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3\[11\] alu.vhd(24) " "Inferred latch for \"t3\[11\]\" at alu.vhd(24)" {  } { { "alu.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/alu.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105387 "|DUT|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3\[12\] alu.vhd(24) " "Inferred latch for \"t3\[12\]\" at alu.vhd(24)" {  } { { "alu.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/alu.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105387 "|DUT|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3\[13\] alu.vhd(24) " "Inferred latch for \"t3\[13\]\" at alu.vhd(24)" {  } { { "alu.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/alu.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105387 "|DUT|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3\[14\] alu.vhd(24) " "Inferred latch for \"t3\[14\]\" at alu.vhd(24)" {  } { { "alu.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/alu.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105387 "|DUT|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3\[15\] alu.vhd(24) " "Inferred latch for \"t3\[15\]\" at alu.vhd(24)" {  } { { "alu.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/alu.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105387 "|DUT|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry alu.vhd(24) " "Inferred latch for \"carry\" at alu.vhd(24)" {  } { { "alu.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/alu.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105387 "|DUT|alu:alu_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:pc_instance " "Elaborating entity \"pc\" for hierarchy \"pc:pc_instance\"" {  } { { "DUT.vhd" "pc_instance" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/DUT.vhd" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650090105387 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "alu_a pc.vhdl(10) " "VHDL Signal Declaration warning at pc.vhdl(10): used implicit default value for signal \"alu_a\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pc.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/pc.vhdl" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1650090105389 "|DUT|pc:pc_instance"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reg_out pc.vhdl(12) " "VHDL Signal Declaration warning at pc.vhdl(12): used implicit default value for signal \"reg_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pc.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/pc.vhdl" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1650090105389 "|DUT|pc:pc_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pc pc.vhdl(25) " "VHDL Process Statement warning at pc.vhdl(25): signal \"pc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pc.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/pc.vhdl" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650090105389 "|DUT|pc:pc_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_1 pc.vhdl(22) " "VHDL Process Statement warning at pc.vhdl(22): inferring latch(es) for signal or variable \"data_1\", which holds its previous value in one or more paths through the process" {  } { { "pc.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/pc.vhdl" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650090105389 "|DUT|pc:pc_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[0\] pc.vhdl(22) " "Inferred latch for \"data_1\[0\]\" at pc.vhdl(22)" {  } { { "pc.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/pc.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105389 "|DUT|pc:pc_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[1\] pc.vhdl(22) " "Inferred latch for \"data_1\[1\]\" at pc.vhdl(22)" {  } { { "pc.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/pc.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105389 "|DUT|pc:pc_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[2\] pc.vhdl(22) " "Inferred latch for \"data_1\[2\]\" at pc.vhdl(22)" {  } { { "pc.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/pc.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105389 "|DUT|pc:pc_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[3\] pc.vhdl(22) " "Inferred latch for \"data_1\[3\]\" at pc.vhdl(22)" {  } { { "pc.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/pc.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105389 "|DUT|pc:pc_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[4\] pc.vhdl(22) " "Inferred latch for \"data_1\[4\]\" at pc.vhdl(22)" {  } { { "pc.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/pc.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105389 "|DUT|pc:pc_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[5\] pc.vhdl(22) " "Inferred latch for \"data_1\[5\]\" at pc.vhdl(22)" {  } { { "pc.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/pc.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105389 "|DUT|pc:pc_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[6\] pc.vhdl(22) " "Inferred latch for \"data_1\[6\]\" at pc.vhdl(22)" {  } { { "pc.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/pc.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105389 "|DUT|pc:pc_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[7\] pc.vhdl(22) " "Inferred latch for \"data_1\[7\]\" at pc.vhdl(22)" {  } { { "pc.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/pc.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105389 "|DUT|pc:pc_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[8\] pc.vhdl(22) " "Inferred latch for \"data_1\[8\]\" at pc.vhdl(22)" {  } { { "pc.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/pc.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105389 "|DUT|pc:pc_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[9\] pc.vhdl(22) " "Inferred latch for \"data_1\[9\]\" at pc.vhdl(22)" {  } { { "pc.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/pc.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105389 "|DUT|pc:pc_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[10\] pc.vhdl(22) " "Inferred latch for \"data_1\[10\]\" at pc.vhdl(22)" {  } { { "pc.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/pc.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105389 "|DUT|pc:pc_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[11\] pc.vhdl(22) " "Inferred latch for \"data_1\[11\]\" at pc.vhdl(22)" {  } { { "pc.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/pc.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105389 "|DUT|pc:pc_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[12\] pc.vhdl(22) " "Inferred latch for \"data_1\[12\]\" at pc.vhdl(22)" {  } { { "pc.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/pc.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105389 "|DUT|pc:pc_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[13\] pc.vhdl(22) " "Inferred latch for \"data_1\[13\]\" at pc.vhdl(22)" {  } { { "pc.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/pc.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105390 "|DUT|pc:pc_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[14\] pc.vhdl(22) " "Inferred latch for \"data_1\[14\]\" at pc.vhdl(22)" {  } { { "pc.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/pc.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105390 "|DUT|pc:pc_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[15\] pc.vhdl(22) " "Inferred latch for \"data_1\[15\]\" at pc.vhdl(22)" {  } { { "pc.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/pc.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105390 "|DUT|pc:pc_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter_1 shifter_1:shift1_instance " "Elaborating entity \"shifter_1\" for hierarchy \"shifter_1:shift1_instance\"" {  } { { "DUT.vhd" "shift1_instance" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/DUT.vhd" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650090105390 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state shifter_1.vhdl(19) " "VHDL Process Statement warning at shifter_1.vhdl(19): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "shifter_1.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/shifter_1.vhdl" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650090105391 "|DUT|shifter_1:shift1_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_a shifter_1.vhdl(16) " "VHDL Process Statement warning at shifter_1.vhdl(16): inferring latch(es) for signal or variable \"alu_a\", which holds its previous value in one or more paths through the process" {  } { { "shifter_1.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/shifter_1.vhdl" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650090105391 "|DUT|shifter_1:shift1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[0\] shifter_1.vhdl(16) " "Inferred latch for \"alu_a\[0\]\" at shifter_1.vhdl(16)" {  } { { "shifter_1.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/shifter_1.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105391 "|DUT|shifter_1:shift1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[1\] shifter_1.vhdl(16) " "Inferred latch for \"alu_a\[1\]\" at shifter_1.vhdl(16)" {  } { { "shifter_1.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/shifter_1.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105391 "|DUT|shifter_1:shift1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[2\] shifter_1.vhdl(16) " "Inferred latch for \"alu_a\[2\]\" at shifter_1.vhdl(16)" {  } { { "shifter_1.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/shifter_1.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105391 "|DUT|shifter_1:shift1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[3\] shifter_1.vhdl(16) " "Inferred latch for \"alu_a\[3\]\" at shifter_1.vhdl(16)" {  } { { "shifter_1.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/shifter_1.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105392 "|DUT|shifter_1:shift1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[4\] shifter_1.vhdl(16) " "Inferred latch for \"alu_a\[4\]\" at shifter_1.vhdl(16)" {  } { { "shifter_1.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/shifter_1.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105392 "|DUT|shifter_1:shift1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[5\] shifter_1.vhdl(16) " "Inferred latch for \"alu_a\[5\]\" at shifter_1.vhdl(16)" {  } { { "shifter_1.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/shifter_1.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105392 "|DUT|shifter_1:shift1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[6\] shifter_1.vhdl(16) " "Inferred latch for \"alu_a\[6\]\" at shifter_1.vhdl(16)" {  } { { "shifter_1.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/shifter_1.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105392 "|DUT|shifter_1:shift1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[7\] shifter_1.vhdl(16) " "Inferred latch for \"alu_a\[7\]\" at shifter_1.vhdl(16)" {  } { { "shifter_1.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/shifter_1.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105392 "|DUT|shifter_1:shift1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[8\] shifter_1.vhdl(16) " "Inferred latch for \"alu_a\[8\]\" at shifter_1.vhdl(16)" {  } { { "shifter_1.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/shifter_1.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105392 "|DUT|shifter_1:shift1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[9\] shifter_1.vhdl(16) " "Inferred latch for \"alu_a\[9\]\" at shifter_1.vhdl(16)" {  } { { "shifter_1.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/shifter_1.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105392 "|DUT|shifter_1:shift1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[10\] shifter_1.vhdl(16) " "Inferred latch for \"alu_a\[10\]\" at shifter_1.vhdl(16)" {  } { { "shifter_1.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/shifter_1.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105392 "|DUT|shifter_1:shift1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[11\] shifter_1.vhdl(16) " "Inferred latch for \"alu_a\[11\]\" at shifter_1.vhdl(16)" {  } { { "shifter_1.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/shifter_1.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105392 "|DUT|shifter_1:shift1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[12\] shifter_1.vhdl(16) " "Inferred latch for \"alu_a\[12\]\" at shifter_1.vhdl(16)" {  } { { "shifter_1.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/shifter_1.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105392 "|DUT|shifter_1:shift1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[13\] shifter_1.vhdl(16) " "Inferred latch for \"alu_a\[13\]\" at shifter_1.vhdl(16)" {  } { { "shifter_1.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/shifter_1.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105392 "|DUT|shifter_1:shift1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[14\] shifter_1.vhdl(16) " "Inferred latch for \"alu_a\[14\]\" at shifter_1.vhdl(16)" {  } { { "shifter_1.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/shifter_1.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105392 "|DUT|shifter_1:shift1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[15\] shifter_1.vhdl(16) " "Inferred latch for \"alu_a\[15\]\" at shifter_1.vhdl(16)" {  } { { "shifter_1.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/shifter_1.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105392 "|DUT|shifter_1:shift1_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter_7 shifter_7:shift7_instance " "Elaborating entity \"shifter_7\" for hierarchy \"shifter_7:shift7_instance\"" {  } { { "DUT.vhd" "shift7_instance" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/DUT.vhd" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650090105393 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state shifter_7.vhdl(19) " "VHDL Process Statement warning at shifter_7.vhdl(19): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "shifter_7.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/shifter_7.vhdl" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650090105394 "|DUT|shifter_7:shift7_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rf_d3 shifter_7.vhdl(16) " "VHDL Process Statement warning at shifter_7.vhdl(16): inferring latch(es) for signal or variable \"rf_d3\", which holds its previous value in one or more paths through the process" {  } { { "shifter_7.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/shifter_7.vhdl" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650090105394 "|DUT|shifter_7:shift7_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d3\[0\] shifter_7.vhdl(16) " "Inferred latch for \"rf_d3\[0\]\" at shifter_7.vhdl(16)" {  } { { "shifter_7.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/shifter_7.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105394 "|DUT|shifter_7:shift7_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d3\[1\] shifter_7.vhdl(16) " "Inferred latch for \"rf_d3\[1\]\" at shifter_7.vhdl(16)" {  } { { "shifter_7.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/shifter_7.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105394 "|DUT|shifter_7:shift7_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d3\[2\] shifter_7.vhdl(16) " "Inferred latch for \"rf_d3\[2\]\" at shifter_7.vhdl(16)" {  } { { "shifter_7.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/shifter_7.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105394 "|DUT|shifter_7:shift7_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d3\[3\] shifter_7.vhdl(16) " "Inferred latch for \"rf_d3\[3\]\" at shifter_7.vhdl(16)" {  } { { "shifter_7.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/shifter_7.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105394 "|DUT|shifter_7:shift7_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d3\[4\] shifter_7.vhdl(16) " "Inferred latch for \"rf_d3\[4\]\" at shifter_7.vhdl(16)" {  } { { "shifter_7.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/shifter_7.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105394 "|DUT|shifter_7:shift7_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d3\[5\] shifter_7.vhdl(16) " "Inferred latch for \"rf_d3\[5\]\" at shifter_7.vhdl(16)" {  } { { "shifter_7.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/shifter_7.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105394 "|DUT|shifter_7:shift7_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d3\[6\] shifter_7.vhdl(16) " "Inferred latch for \"rf_d3\[6\]\" at shifter_7.vhdl(16)" {  } { { "shifter_7.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/shifter_7.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105394 "|DUT|shifter_7:shift7_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d3\[7\] shifter_7.vhdl(16) " "Inferred latch for \"rf_d3\[7\]\" at shifter_7.vhdl(16)" {  } { { "shifter_7.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/shifter_7.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105394 "|DUT|shifter_7:shift7_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d3\[8\] shifter_7.vhdl(16) " "Inferred latch for \"rf_d3\[8\]\" at shifter_7.vhdl(16)" {  } { { "shifter_7.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/shifter_7.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105394 "|DUT|shifter_7:shift7_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d3\[9\] shifter_7.vhdl(16) " "Inferred latch for \"rf_d3\[9\]\" at shifter_7.vhdl(16)" {  } { { "shifter_7.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/shifter_7.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105394 "|DUT|shifter_7:shift7_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d3\[10\] shifter_7.vhdl(16) " "Inferred latch for \"rf_d3\[10\]\" at shifter_7.vhdl(16)" {  } { { "shifter_7.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/shifter_7.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105394 "|DUT|shifter_7:shift7_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d3\[11\] shifter_7.vhdl(16) " "Inferred latch for \"rf_d3\[11\]\" at shifter_7.vhdl(16)" {  } { { "shifter_7.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/shifter_7.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105394 "|DUT|shifter_7:shift7_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d3\[12\] shifter_7.vhdl(16) " "Inferred latch for \"rf_d3\[12\]\" at shifter_7.vhdl(16)" {  } { { "shifter_7.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/shifter_7.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105394 "|DUT|shifter_7:shift7_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d3\[13\] shifter_7.vhdl(16) " "Inferred latch for \"rf_d3\[13\]\" at shifter_7.vhdl(16)" {  } { { "shifter_7.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/shifter_7.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105394 "|DUT|shifter_7:shift7_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d3\[14\] shifter_7.vhdl(16) " "Inferred latch for \"rf_d3\[14\]\" at shifter_7.vhdl(16)" {  } { { "shifter_7.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/shifter_7.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105394 "|DUT|shifter_7:shift7_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d3\[15\] shifter_7.vhdl(16) " "Inferred latch for \"rf_d3\[15\]\" at shifter_7.vhdl(16)" {  } { { "shifter_7.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/shifter_7.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105394 "|DUT|shifter_7:shift7_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extender_10_component sign_extender_10_component:sign_ex10_instance " "Elaborating entity \"sign_extender_10_component\" for hierarchy \"sign_extender_10_component:sign_ex10_instance\"" {  } { { "DUT.vhd" "sign_ex10_instance" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/DUT.vhd" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650090105395 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state sign_extender_10.vhdl(19) " "VHDL Process Statement warning at sign_extender_10.vhdl(19): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sign_extender_10.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/sign_extender_10.vhdl" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650090105396 "|DUT|sign_extender_10_component:sign_ex10_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu sign_extender_10.vhdl(16) " "VHDL Process Statement warning at sign_extender_10.vhdl(16): inferring latch(es) for signal or variable \"alu\", which holds its previous value in one or more paths through the process" {  } { { "sign_extender_10.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/sign_extender_10.vhdl" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650090105396 "|DUT|sign_extender_10_component:sign_ex10_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[0\] sign_extender_10.vhdl(16) " "Inferred latch for \"alu\[0\]\" at sign_extender_10.vhdl(16)" {  } { { "sign_extender_10.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/sign_extender_10.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105396 "|DUT|sign_extender_10_component:sign_ex10_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[1\] sign_extender_10.vhdl(16) " "Inferred latch for \"alu\[1\]\" at sign_extender_10.vhdl(16)" {  } { { "sign_extender_10.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/sign_extender_10.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105396 "|DUT|sign_extender_10_component:sign_ex10_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[2\] sign_extender_10.vhdl(16) " "Inferred latch for \"alu\[2\]\" at sign_extender_10.vhdl(16)" {  } { { "sign_extender_10.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/sign_extender_10.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105397 "|DUT|sign_extender_10_component:sign_ex10_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[3\] sign_extender_10.vhdl(16) " "Inferred latch for \"alu\[3\]\" at sign_extender_10.vhdl(16)" {  } { { "sign_extender_10.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/sign_extender_10.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105397 "|DUT|sign_extender_10_component:sign_ex10_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[4\] sign_extender_10.vhdl(16) " "Inferred latch for \"alu\[4\]\" at sign_extender_10.vhdl(16)" {  } { { "sign_extender_10.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/sign_extender_10.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105397 "|DUT|sign_extender_10_component:sign_ex10_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[5\] sign_extender_10.vhdl(16) " "Inferred latch for \"alu\[5\]\" at sign_extender_10.vhdl(16)" {  } { { "sign_extender_10.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/sign_extender_10.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105397 "|DUT|sign_extender_10_component:sign_ex10_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[6\] sign_extender_10.vhdl(16) " "Inferred latch for \"alu\[6\]\" at sign_extender_10.vhdl(16)" {  } { { "sign_extender_10.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/sign_extender_10.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105397 "|DUT|sign_extender_10_component:sign_ex10_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[7\] sign_extender_10.vhdl(16) " "Inferred latch for \"alu\[7\]\" at sign_extender_10.vhdl(16)" {  } { { "sign_extender_10.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/sign_extender_10.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105397 "|DUT|sign_extender_10_component:sign_ex10_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[8\] sign_extender_10.vhdl(16) " "Inferred latch for \"alu\[8\]\" at sign_extender_10.vhdl(16)" {  } { { "sign_extender_10.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/sign_extender_10.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105397 "|DUT|sign_extender_10_component:sign_ex10_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[9\] sign_extender_10.vhdl(16) " "Inferred latch for \"alu\[9\]\" at sign_extender_10.vhdl(16)" {  } { { "sign_extender_10.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/sign_extender_10.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105397 "|DUT|sign_extender_10_component:sign_ex10_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[10\] sign_extender_10.vhdl(16) " "Inferred latch for \"alu\[10\]\" at sign_extender_10.vhdl(16)" {  } { { "sign_extender_10.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/sign_extender_10.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105397 "|DUT|sign_extender_10_component:sign_ex10_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[11\] sign_extender_10.vhdl(16) " "Inferred latch for \"alu\[11\]\" at sign_extender_10.vhdl(16)" {  } { { "sign_extender_10.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/sign_extender_10.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105397 "|DUT|sign_extender_10_component:sign_ex10_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[12\] sign_extender_10.vhdl(16) " "Inferred latch for \"alu\[12\]\" at sign_extender_10.vhdl(16)" {  } { { "sign_extender_10.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/sign_extender_10.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105397 "|DUT|sign_extender_10_component:sign_ex10_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[13\] sign_extender_10.vhdl(16) " "Inferred latch for \"alu\[13\]\" at sign_extender_10.vhdl(16)" {  } { { "sign_extender_10.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/sign_extender_10.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105397 "|DUT|sign_extender_10_component:sign_ex10_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[14\] sign_extender_10.vhdl(16) " "Inferred latch for \"alu\[14\]\" at sign_extender_10.vhdl(16)" {  } { { "sign_extender_10.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/sign_extender_10.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105397 "|DUT|sign_extender_10_component:sign_ex10_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[15\] sign_extender_10.vhdl(16) " "Inferred latch for \"alu\[15\]\" at sign_extender_10.vhdl(16)" {  } { { "sign_extender_10.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/sign_extender_10.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105397 "|DUT|sign_extender_10_component:sign_ex10_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extender_7_component sign_extender_7_component:sign_ex7_instance " "Elaborating entity \"sign_extender_7_component\" for hierarchy \"sign_extender_7_component:sign_ex7_instance\"" {  } { { "DUT.vhd" "sign_ex7_instance" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/DUT.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650090105398 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu sign_extender_7.vhdl(16) " "VHDL Process Statement warning at sign_extender_7.vhdl(16): inferring latch(es) for signal or variable \"alu\", which holds its previous value in one or more paths through the process" {  } { { "sign_extender_7.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/sign_extender_7.vhdl" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650090105399 "|DUT|sign_extender_7_component:sign_ex7_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[0\] sign_extender_7.vhdl(16) " "Inferred latch for \"alu\[0\]\" at sign_extender_7.vhdl(16)" {  } { { "sign_extender_7.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/sign_extender_7.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105399 "|DUT|sign_extender_7_component:sign_ex7_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[1\] sign_extender_7.vhdl(16) " "Inferred latch for \"alu\[1\]\" at sign_extender_7.vhdl(16)" {  } { { "sign_extender_7.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/sign_extender_7.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105399 "|DUT|sign_extender_7_component:sign_ex7_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[2\] sign_extender_7.vhdl(16) " "Inferred latch for \"alu\[2\]\" at sign_extender_7.vhdl(16)" {  } { { "sign_extender_7.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/sign_extender_7.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105399 "|DUT|sign_extender_7_component:sign_ex7_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[3\] sign_extender_7.vhdl(16) " "Inferred latch for \"alu\[3\]\" at sign_extender_7.vhdl(16)" {  } { { "sign_extender_7.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/sign_extender_7.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105399 "|DUT|sign_extender_7_component:sign_ex7_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[4\] sign_extender_7.vhdl(16) " "Inferred latch for \"alu\[4\]\" at sign_extender_7.vhdl(16)" {  } { { "sign_extender_7.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/sign_extender_7.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105399 "|DUT|sign_extender_7_component:sign_ex7_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[5\] sign_extender_7.vhdl(16) " "Inferred latch for \"alu\[5\]\" at sign_extender_7.vhdl(16)" {  } { { "sign_extender_7.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/sign_extender_7.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105399 "|DUT|sign_extender_7_component:sign_ex7_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[6\] sign_extender_7.vhdl(16) " "Inferred latch for \"alu\[6\]\" at sign_extender_7.vhdl(16)" {  } { { "sign_extender_7.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/sign_extender_7.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105399 "|DUT|sign_extender_7_component:sign_ex7_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[7\] sign_extender_7.vhdl(16) " "Inferred latch for \"alu\[7\]\" at sign_extender_7.vhdl(16)" {  } { { "sign_extender_7.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/sign_extender_7.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105399 "|DUT|sign_extender_7_component:sign_ex7_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[8\] sign_extender_7.vhdl(16) " "Inferred latch for \"alu\[8\]\" at sign_extender_7.vhdl(16)" {  } { { "sign_extender_7.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/sign_extender_7.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105399 "|DUT|sign_extender_7_component:sign_ex7_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[9\] sign_extender_7.vhdl(16) " "Inferred latch for \"alu\[9\]\" at sign_extender_7.vhdl(16)" {  } { { "sign_extender_7.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/sign_extender_7.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105399 "|DUT|sign_extender_7_component:sign_ex7_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[10\] sign_extender_7.vhdl(16) " "Inferred latch for \"alu\[10\]\" at sign_extender_7.vhdl(16)" {  } { { "sign_extender_7.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/sign_extender_7.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105399 "|DUT|sign_extender_7_component:sign_ex7_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[11\] sign_extender_7.vhdl(16) " "Inferred latch for \"alu\[11\]\" at sign_extender_7.vhdl(16)" {  } { { "sign_extender_7.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/sign_extender_7.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105400 "|DUT|sign_extender_7_component:sign_ex7_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[12\] sign_extender_7.vhdl(16) " "Inferred latch for \"alu\[12\]\" at sign_extender_7.vhdl(16)" {  } { { "sign_extender_7.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/sign_extender_7.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105400 "|DUT|sign_extender_7_component:sign_ex7_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[13\] sign_extender_7.vhdl(16) " "Inferred latch for \"alu\[13\]\" at sign_extender_7.vhdl(16)" {  } { { "sign_extender_7.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/sign_extender_7.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105400 "|DUT|sign_extender_7_component:sign_ex7_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[14\] sign_extender_7.vhdl(16) " "Inferred latch for \"alu\[14\]\" at sign_extender_7.vhdl(16)" {  } { { "sign_extender_7.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/sign_extender_7.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105400 "|DUT|sign_extender_7_component:sign_ex7_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[15\] sign_extender_7.vhdl(16) " "Inferred latch for \"alu\[15\]\" at sign_extender_7.vhdl(16)" {  } { { "sign_extender_7.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/sign_extender_7.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105400 "|DUT|sign_extender_7_component:sign_ex7_instance"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[0\] GND " "Pin \"output_vector\[0\]\" is stuck at GND" {  } { { "DUT.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/DUT.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650090105815 "|DUT|output_vector[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1650090105815 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[0\] " "No output dependent on input pin \"input_vector\[0\]\"" {  } { { "DUT.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/DUT.vhd" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650090105826 "|DUT|input_vector[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1650090105826 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1650090105827 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1650090105827 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1650090105827 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 76 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 76 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "401 " "Peak virtual memory: 401 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650090105909 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 16 11:51:45 2022 " "Processing ended: Sat Apr 16 11:51:45 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650090105909 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650090105909 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650090105909 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1650090105909 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1650090107198 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650090107198 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 16 11:51:46 2022 " "Processing started: Sat Apr 16 11:51:46 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650090107198 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1650090107198 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off iitb-risc -c DUT " "Command: quartus_fit --read_settings_files=off --write_settings_files=off iitb-risc -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1650090107199 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1650090107258 ""}
{ "Info" "0" "" "Project  = iitb-risc" {  } {  } 0 0 "Project  = iitb-risc" 0 0 "Fitter" 0 0 1650090107259 ""}
{ "Info" "0" "" "Revision = DUT" {  } {  } 0 0 "Revision = DUT" 0 0 "Fitter" 0 0 1650090107259 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1650090107342 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1650090107343 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DUT 5M2210ZF324I5 " "Selected device 5M2210ZF324I5 for design \"DUT\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1650090107350 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1650090107460 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1650090107460 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1650090107521 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1650090107530 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M1270ZF324C5 " "Device 5M1270ZF324C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1650090107598 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M1270ZF324I5 " "Device 5M1270ZF324I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1650090107598 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M2210ZF324C5 " "Device 5M2210ZF324C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1650090107598 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1650090107598 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 2 " "No exact pin location assignment(s) for 2 pins of 2 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1650090107614 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DUT.sdc " "Synopsys Design Constraints File file not found: 'DUT.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1650090107666 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1650090107666 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1650090107667 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1650090107668 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1650090107669 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1650090107669 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Fitter" 0 -1 1650090107669 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1650090107669 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1650090107671 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1650090107671 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1650090107684 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1650090107685 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1650090107687 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1650090107695 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1650090107703 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1650090107704 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1650090107704 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1650090107704 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 3.3V 1 1 0 " "Number of I/O pins in group: 2 (unused VREF, 3.3V VCCIO, 1 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1650090107706 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1650090107706 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1650090107706 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 68 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  68 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1650090107707 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 66 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  66 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1650090107707 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 72 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1650090107707 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 65 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1650090107707 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1650090107707 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1650090107707 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650090107714 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1650090107721 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1650090107947 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650090107970 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1650090107973 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1650090108042 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650090108042 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1650090108055 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X11_Y0 X21_Y14 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X21_Y14" {  } { { "loc" "" { Generic "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X21_Y14"} { { 12 { 0 ""} 11 0 11 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1650090108200 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1650090108200 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1650090108216 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1650090108216 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1650090108216 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650090108218 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.02 " "Total time spent on timing analysis during the Fitter is 0.02 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1650090108237 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650090108255 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1650090108271 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/output_files/DUT.fit.smsg " "Generated suppressed messages file /home/winston/Documents/Acads/sem_2/EE309/iitb_risc/output_files/DUT.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1650090108315 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1138 " "Peak virtual memory: 1138 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650090108341 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 16 11:51:48 2022 " "Processing ended: Sat Apr 16 11:51:48 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650090108341 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650090108341 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650090108341 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1650090108341 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1650090109594 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650090109595 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 16 11:51:49 2022 " "Processing started: Sat Apr 16 11:51:49 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650090109595 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1650090109595 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off iitb-risc -c DUT " "Command: quartus_asm --read_settings_files=off --write_settings_files=off iitb-risc -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1650090109595 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1650090109839 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1650090109927 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1650090109937 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "327 " "Peak virtual memory: 327 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650090110071 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 16 11:51:50 2022 " "Processing ended: Sat Apr 16 11:51:50 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650090110071 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650090110071 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650090110071 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1650090110071 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1650090110333 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1650090111292 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650090111293 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 16 11:51:51 2022 " "Processing started: Sat Apr 16 11:51:51 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650090111293 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1650090111293 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta iitb-risc -c DUT " "Command: quartus_sta iitb-risc -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1650090111293 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1650090111378 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1650090111488 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1650090111488 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650090111596 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650090111596 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1650090111727 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1650090111770 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DUT.sdc " "Synopsys Design Constraints File file not found: 'DUT.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1650090111795 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1650090111796 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1650090111797 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1650090111798 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1650090111800 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1650090111805 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650090111808 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1650090111809 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650090111811 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650090111812 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650090111813 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650090111815 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650090111815 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1650090111819 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1650090111826 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1650090111827 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "349 " "Peak virtual memory: 349 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650090111851 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 16 11:51:51 2022 " "Processing ended: Sat Apr 16 11:51:51 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650090111851 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650090111851 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650090111851 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1650090111851 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1650090113019 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650090113020 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 16 11:51:52 2022 " "Processing started: Sat Apr 16 11:51:52 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650090113020 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1650090113020 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off iitb-risc -c DUT " "Command: quartus_eda --read_settings_files=off --write_settings_files=off iitb-risc -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1650090113020 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1650090113373 ""}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "DUT.vho DUT_vhd.sdo /home/winston/Documents/Acads/sem_2/EE309/iitb_risc/simulation/modelsim/ simulation " "Generated files \"DUT.vho\" and \"DUT_vhd.sdo\" in directory \"/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204018 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1650090113474 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "579 " "Peak virtual memory: 579 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650090113496 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 16 11:51:53 2022 " "Processing ended: Sat Apr 16 11:51:53 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650090113496 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650090113496 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650090113496 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1650090113496 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 88 s " "Quartus Prime Full Compilation was successful. 0 errors, 88 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1650090113697 ""}
