<!DOCTYPE html>
<html>
  <head>
    <meta charset="UTF-8" />
    <link rel="stylesheet" type="text/css" href="../../../../../../code.css">
  </head>
  <body>
    third_party/cores/blackparrot/bp_top/src/v/bp_core_complex.v
    <table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><a href="#l-1">  1</a>
<a href="#l-2">  2</a>
<a href="#l-3">  3</a>
<a href="#l-4">  4</a>
<a href="#l-5">  5</a>
<a href="#l-6">  6</a>
<a href="#l-7">  7</a>
<a href="#l-8">  8</a>
<a href="#l-9">  9</a>
<a href="#l-10"> 10</a>
<a href="#l-11"> 11</a>
<a href="#l-12"> 12</a>
<a href="#l-13"> 13</a>
<a href="#l-14"> 14</a>
<a href="#l-15"> 15</a>
<a href="#l-16"> 16</a>
<a href="#l-17"> 17</a>
<a href="#l-18"> 18</a>
<a href="#l-19"> 19</a>
<a href="#l-20"> 20</a>
<a href="#l-21"> 21</a>
<a href="#l-22"> 22</a>
<a href="#l-23"> 23</a>
<a href="#l-24"> 24</a>
<a href="#l-25"> 25</a>
<a href="#l-26"> 26</a>
<a href="#l-27"> 27</a>
<a href="#l-28"> 28</a>
<a href="#l-29"> 29</a>
<a href="#l-30"> 30</a>
<a href="#l-31"> 31</a>
<a href="#l-32"> 32</a>
<a href="#l-33"> 33</a>
<a href="#l-34"> 34</a>
<a href="#l-35"> 35</a>
<a href="#l-36"> 36</a>
<a href="#l-37"> 37</a>
<a href="#l-38"> 38</a>
<a href="#l-39"> 39</a>
<a href="#l-40"> 40</a>
<a href="#l-41"> 41</a>
<a href="#l-42"> 42</a>
<a href="#l-43"> 43</a>
<a href="#l-44"> 44</a>
<a href="#l-45"> 45</a>
<a href="#l-46"> 46</a>
<a href="#l-47"> 47</a>
<a href="#l-48"> 48</a>
<a href="#l-49"> 49</a>
<a href="#l-50"> 50</a>
<a href="#l-51"> 51</a>
<a href="#l-52"> 52</a>
<a href="#l-53"> 53</a>
<a href="#l-54"> 54</a>
<a href="#l-55"> 55</a>
<a href="#l-56"> 56</a>
<a href="#l-57"> 57</a>
<a href="#l-58"> 58</a>
<a href="#l-59"> 59</a>
<a href="#l-60"> 60</a>
<a href="#l-61"> 61</a>
<a href="#l-62"> 62</a>
<a href="#l-63"> 63</a>
<a href="#l-64"> 64</a>
<a href="#l-65"> 65</a>
<a href="#l-66"> 66</a>
<a href="#l-67"> 67</a>
<a href="#l-68"> 68</a>
<a href="#l-69"> 69</a>
<a href="#l-70"> 70</a>
<a href="#l-71"> 71</a>
<a href="#l-72"> 72</a>
<a href="#l-73"> 73</a>
<a href="#l-74"> 74</a>
<a href="#l-75"> 75</a>
<a href="#l-76"> 76</a>
<a href="#l-77"> 77</a>
<a href="#l-78"> 78</a>
<a href="#l-79"> 79</a>
<a href="#l-80"> 80</a>
<a href="#l-81"> 81</a>
<a href="#l-82"> 82</a>
<a href="#l-83"> 83</a>
<a href="#l-84"> 84</a>
<a href="#l-85"> 85</a>
<a href="#l-86"> 86</a>
<a href="#l-87"> 87</a>
<a href="#l-88"> 88</a>
<a href="#l-89"> 89</a>
<a href="#l-90"> 90</a>
<a href="#l-91"> 91</a>
<a href="#l-92"> 92</a>
<a href="#l-93"> 93</a>
<a href="#l-94"> 94</a>
<a href="#l-95"> 95</a>
<a href="#l-96"> 96</a>
<a href="#l-97"> 97</a>
<a href="#l-98"> 98</a>
<a href="#l-99"> 99</a>
<a href="#l-100">100</a>
<a href="#l-101">101</a>
<a href="#l-102">102</a>
<a href="#l-103">103</a>
<a href="#l-104">104</a>
<a href="#l-105">105</a>
<a href="#l-106">106</a>
<a href="#l-107">107</a>
<a href="#l-108">108</a>
<a href="#l-109">109</a>
<a href="#l-110">110</a>
<a href="#l-111">111</a>
<a href="#l-112">112</a>
<a href="#l-113">113</a>
<a href="#l-114">114</a>
<a href="#l-115">115</a>
<a href="#l-116">116</a>
<a href="#l-117">117</a>
<a href="#l-118">118</a>
<a href="#l-119">119</a>
<a href="#l-120">120</a>
<a href="#l-121">121</a>
<a href="#l-122">122</a>
<a href="#l-123">123</a>
<a href="#l-124">124</a>
<a href="#l-125">125</a>
<a href="#l-126">126</a>
<a href="#l-127">127</a>
<a href="#l-128">128</a>
<a href="#l-129">129</a>
<a href="#l-130">130</a>
<a href="#l-131">131</a>
<a href="#l-132">132</a>
<a href="#l-133">133</a>
<a href="#l-134">134</a>
<a href="#l-135">135</a>
<a href="#l-136">136</a>
<a href="#l-137">137</a>
<a href="#l-138">138</a>
<a href="#l-139">139</a>
<a href="#l-140">140</a>
<a href="#l-141">141</a>
<a href="#l-142">142</a>
<a href="#l-143">143</a>
<a href="#l-144">144</a>
<a href="#l-145">145</a>
<a href="#l-146">146</a>
<a href="#l-147">147</a>
<a href="#l-148">148</a>
<a href="#l-149">149</a>
<a href="#l-150">150</a>
<a href="#l-151">151</a>
<a href="#l-152">152</a>
<a href="#l-153">153</a>
<a href="#l-154">154</a>
<a href="#l-155">155</a>
<a href="#l-156">156</a>
<a href="#l-157">157</a>
<a href="#l-158">158</a>
<a href="#l-159">159</a>
<a href="#l-160">160</a>
<a href="#l-161">161</a>
<a href="#l-162">162</a>
<a href="#l-163">163</a>
<a href="#l-164">164</a>
<a href="#l-165">165</a>
<a href="#l-166">166</a>
<a href="#l-167">167</a>
<a href="#l-168">168</a>
<a href="#l-169">169</a>
<a href="#l-170">170</a>
<a href="#l-171">171</a>
<a href="#l-172">172</a>
<a href="#l-173">173</a>
<a href="#l-174">174</a>
<a href="#l-175">175</a>
<a href="#l-176">176</a>
<a href="#l-177">177</a>
<a href="#l-178">178</a>
<a href="#l-179">179</a>
<a href="#l-180">180</a>
<a href="#l-181">181</a>
<a href="#l-182">182</a>
<a href="#l-183">183</a>
<a href="#l-184">184</a>
<a href="#l-185">185</a>
<a href="#l-186">186</a>
<a href="#l-187">187</a>
<a href="#l-188">188</a>
<a href="#l-189">189</a>
<a href="#l-190">190</a>
<a href="#l-191">191</a>
<a href="#l-192">192</a>
<a href="#l-193">193</a>
<a href="#l-194">194</a>
<a href="#l-195">195</a>
<a href="#l-196">196</a>
<a href="#l-197">197</a>
<a href="#l-198">198</a>
<a href="#l-199">199</a>
<a href="#l-200">200</a>
<a href="#l-201">201</a>
<a href="#l-202">202</a>
<a href="#l-203">203</a>
<a href="#l-204">204</a>
<a href="#l-205">205</a>
<a href="#l-206">206</a>
<a href="#l-207">207</a>
<a href="#l-208">208</a>
<a href="#l-209">209</a>
<a href="#l-210">210</a>
<a href="#l-211">211</a>
<a href="#l-212">212</a>
<a href="#l-213">213</a>
<a href="#l-214">214</a>
<a href="#l-215">215</a>
<a href="#l-216">216</a>
<a href="#l-217">217</a>
<a href="#l-218">218</a>
<a href="#l-219">219</a>
<a href="#l-220">220</a>
<a href="#l-221">221</a>
<a href="#l-222">222</a>
<a href="#l-223">223</a>
<a href="#l-224">224</a>
<a href="#l-225">225</a>
<a href="#l-226">226</a>
<a href="#l-227">227</a>
<a href="#l-228">228</a>
<a href="#l-229">229</a>
<a href="#l-230">230</a>
<a href="#l-231">231</a>
<a href="#l-232">232</a>
<a href="#l-233">233</a>
<a href="#l-234">234</a>
<a href="#l-235">235</a>
<a href="#l-236">236</a>
<a href="#l-237">237</a>
<a href="#l-238">238</a>
<a href="#l-239">239</a>
<a href="#l-240">240</a>
<a href="#l-241">241</a>
<a href="#l-242">242</a>
<a href="#l-243">243</a>
<a href="#l-244">244</a>
<a href="#l-245">245</a>
<a href="#l-246">246</a>
<a href="#l-247">247</a>
<a href="#l-248">248</a>
<a href="#l-249">249</a>
<a href="#l-250">250</a>
<a href="#l-251">251</a>
<a href="#l-252">252</a>
<a href="#l-253">253</a>
<a href="#l-254">254</a>
<a href="#l-255">255</a>
<a href="#l-256">256</a>
<a href="#l-257">257</a>
<a href="#l-258">258</a>
<a href="#l-259">259</a>
<a href="#l-260">260</a>
<a href="#l-261">261</a>
<a href="#l-262">262</a></pre></div></td><td class="code"><div class="highlight"><pre><span></span><a name="l-1"></a><span class="cm">/**</span>
<a name="l-2"></a><span class="cm"> *</span>
<a name="l-3"></a><span class="cm"> * bp_core_complex.v</span>
<a name="l-4"></a><span class="cm"> *</span>
<a name="l-5"></a><span class="cm"> */</span>
<a name="l-6"></a> 
<a name="l-7"></a><span class="no">`include</span> <span class="s">&quot;bsg_noc_links.vh&quot;</span>
<a name="l-8"></a>
<a name="l-9"></a><span class="k">module</span> <span class="n">bp_core_complex</span>
<a name="l-10"></a> <span class="kn">import</span> <span class="nn">bp_common_pkg::*</span><span class="p">;</span>
<a name="l-11"></a> <span class="kn">import</span> <span class="nn">bp_common_aviary_pkg::*</span><span class="p">;</span>
<a name="l-12"></a> <span class="kn">import</span> <span class="nn">bp_be_pkg::*</span><span class="p">;</span>
<a name="l-13"></a> <span class="kn">import</span> <span class="nn">bp_common_rv64_pkg::*</span><span class="p">;</span>
<a name="l-14"></a> <span class="kn">import</span> <span class="nn">bp_cce_pkg::*</span><span class="p">;</span>
<a name="l-15"></a> <span class="kn">import</span> <span class="nn">bsg_noc_pkg::*</span><span class="p">;</span>
<a name="l-16"></a> <span class="kn">import</span> <span class="nn">bsg_wormhole_router_pkg::*</span><span class="p">;</span>
<a name="l-17"></a> <span class="kn">import</span> <span class="nn">bp_cfg_link_pkg::*</span><span class="p">;</span>
<a name="l-18"></a> <span class="kn">import</span> <span class="nn">bp_me_pkg::*</span><span class="p">;</span>
<a name="l-19"></a> <span class="p">#(</span><span class="k">parameter</span> <span class="n">bp_cfg_e</span> <span class="n">cfg_p</span> <span class="o">=</span> <span class="n">e_bp_inv_cfg</span>
<a name="l-20"></a>   <span class="no">`declare_bp_proc_params</span><span class="p">(</span><span class="n">cfg_p</span><span class="p">)</span>
<a name="l-21"></a>   <span class="no">`declare_bp_me_if_widths</span><span class="p">(</span><span class="n">paddr_width_p</span><span class="p">,</span> <span class="n">cce_block_width_p</span><span class="p">,</span> <span class="n">num_lce_p</span><span class="p">,</span> <span class="n">lce_assoc_p</span><span class="p">)</span>
<a name="l-22"></a>   <span class="no">`declare_bp_lce_cce_if_widths</span><span class="p">(</span><span class="n">num_cce_p</span><span class="p">,</span> <span class="n">num_lce_p</span><span class="p">,</span> <span class="n">paddr_width_p</span><span class="p">,</span> <span class="n">lce_assoc_p</span><span class="p">,</span> <span class="n">dword_width_p</span><span class="p">,</span> <span class="n">cce_block_width_p</span><span class="p">)</span>
<a name="l-23"></a>
<a name="l-24"></a>   <span class="p">,</span> <span class="k">localparam</span> <span class="n">mem_noc_ral_link_width_lp</span> <span class="o">=</span> <span class="no">`bsg_ready_and_link_sif_width</span><span class="p">(</span><span class="n">mem_noc_flit_width_p</span><span class="p">)</span>
<a name="l-25"></a>   <span class="p">,</span> <span class="k">localparam</span> <span class="n">coh_noc_ral_link_width_lp</span> <span class="o">=</span> <span class="no">`bsg_ready_and_link_sif_width</span><span class="p">(</span><span class="n">coh_noc_flit_width_p</span><span class="p">)</span>
<a name="l-26"></a>   <span class="p">)</span>
<a name="l-27"></a>  <span class="p">(</span><span class="k">input</span>                                                           <span class="n">core_clk_i</span>
<a name="l-28"></a>   <span class="p">,</span> <span class="k">input</span>                                                         <span class="n">core_reset_i</span>
<a name="l-29"></a>
<a name="l-30"></a>   <span class="p">,</span> <span class="k">input</span>                                                         <span class="n">coh_clk_i</span>
<a name="l-31"></a>   <span class="p">,</span> <span class="k">input</span>                                                         <span class="n">coh_reset_i</span>
<a name="l-32"></a>
<a name="l-33"></a>   <span class="p">,</span> <span class="k">input</span>                                                         <span class="n">mem_clk_i</span>
<a name="l-34"></a>   <span class="p">,</span> <span class="k">input</span>                                                         <span class="n">mem_reset_i</span>
<a name="l-35"></a>
<a name="l-36"></a>   <span class="c1">// Memory side connection</span>
<a name="l-37"></a>   <span class="p">,</span> <span class="k">input</span> <span class="p">[</span><span class="n">num_core_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">][</span><span class="n">mem_noc_cord_width_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>              <span class="n">tile_cord_i</span>
<a name="l-38"></a>   <span class="p">,</span> <span class="k">input</span> <span class="p">[</span><span class="n">mem_noc_cord_width_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                              <span class="n">dram_cord_i</span>
<a name="l-39"></a>   <span class="p">,</span> <span class="k">input</span> <span class="p">[</span><span class="n">mem_noc_cord_width_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                              <span class="n">mmio_cord_i</span>
<a name="l-40"></a>   <span class="p">,</span> <span class="k">input</span> <span class="p">[</span><span class="n">mem_noc_cord_width_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                              <span class="n">host_cord_i</span>
<a name="l-41"></a>
<a name="l-42"></a>   <span class="c1">// Config channel</span>
<a name="l-43"></a>   <span class="p">,</span> <span class="k">input</span> <span class="p">[</span><span class="n">num_core_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                                        <span class="n">cfg_w_v_i</span>
<a name="l-44"></a>   <span class="p">,</span> <span class="k">input</span> <span class="p">[</span><span class="n">num_core_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">][</span><span class="n">cfg_addr_width_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                  <span class="n">cfg_addr_i</span>
<a name="l-45"></a>   <span class="p">,</span> <span class="k">input</span> <span class="p">[</span><span class="n">num_core_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">][</span><span class="n">cfg_data_width_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                  <span class="n">cfg_data_i</span>
<a name="l-46"></a>
<a name="l-47"></a>   <span class="c1">// Interrupts</span>
<a name="l-48"></a>   <span class="p">,</span> <span class="k">input</span> <span class="p">[</span><span class="n">num_core_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                                        <span class="n">timer_irq_i</span>
<a name="l-49"></a>   <span class="p">,</span> <span class="k">input</span> <span class="p">[</span><span class="n">num_core_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                                        <span class="n">soft_irq_i</span>
<a name="l-50"></a>   <span class="p">,</span> <span class="k">input</span> <span class="p">[</span><span class="n">num_core_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                                        <span class="n">external_irq_i</span>
<a name="l-51"></a>
<a name="l-52"></a>   <span class="p">,</span> <span class="k">input</span> <span class="p">[</span><span class="n">mem_noc_x_dim_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">][</span><span class="n">mem_noc_ral_link_width_lp</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>    <span class="n">mem_cmd_link_i</span>
<a name="l-53"></a>   <span class="p">,</span> <span class="k">output</span> <span class="p">[</span><span class="n">mem_noc_x_dim_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">][</span><span class="n">mem_noc_ral_link_width_lp</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>   <span class="n">mem_cmd_link_o</span>
<a name="l-54"></a>
<a name="l-55"></a>   <span class="p">,</span> <span class="k">input</span> <span class="p">[</span><span class="n">mem_noc_x_dim_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">][</span><span class="n">mem_noc_ral_link_width_lp</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>    <span class="n">mem_resp_link_i</span>
<a name="l-56"></a>   <span class="p">,</span> <span class="k">output</span> <span class="p">[</span><span class="n">mem_noc_x_dim_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">][</span><span class="n">mem_noc_ral_link_width_lp</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>   <span class="n">mem_resp_link_o</span>
<a name="l-57"></a>   <span class="p">);</span>
<a name="l-58"></a>
<a name="l-59"></a><span class="no">`declare_bp_common_proc_cfg_s</span><span class="p">(</span><span class="n">num_core_p</span><span class="p">,</span> <span class="n">num_cce_p</span><span class="p">,</span> <span class="n">num_lce_p</span><span class="p">)</span>
<a name="l-60"></a><span class="no">`declare_bsg_ready_and_link_sif_s</span><span class="p">(</span><span class="n">coh_noc_flit_width_p</span><span class="p">,</span> <span class="n">coh_noc_ral_link_s</span><span class="p">);</span>
<a name="l-61"></a><span class="no">`declare_bsg_ready_and_link_sif_s</span><span class="p">(</span><span class="n">mem_noc_flit_width_p</span><span class="p">,</span> <span class="n">mem_noc_ral_link_s</span><span class="p">);</span>
<a name="l-62"></a>
<a name="l-63"></a><span class="k">logic</span> <span class="p">[</span><span class="n">coh_noc_y_dim_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">][</span><span class="n">coh_noc_x_dim_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                       <span class="n">cfg_w_v_lo</span><span class="p">;</span>
<a name="l-64"></a><span class="k">logic</span> <span class="p">[</span><span class="n">coh_noc_y_dim_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">][</span><span class="n">coh_noc_x_dim_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">][</span><span class="n">cfg_addr_width_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">cfg_addr_lo</span><span class="p">;</span>
<a name="l-65"></a><span class="k">logic</span> <span class="p">[</span><span class="n">coh_noc_y_dim_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">][</span><span class="n">coh_noc_x_dim_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">][</span><span class="n">cfg_data_width_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">cfg_data_lo</span><span class="p">;</span>
<a name="l-66"></a>
<a name="l-67"></a><span class="k">logic</span> <span class="p">[</span><span class="n">coh_noc_y_dim_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">][</span><span class="n">coh_noc_x_dim_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">timer_irq_lo</span><span class="p">,</span> <span class="n">soft_irq_lo</span><span class="p">,</span> <span class="n">external_irq_lo</span><span class="p">;</span>
<a name="l-68"></a>
<a name="l-69"></a><span class="n">coh_noc_ral_link_s</span> <span class="p">[</span><span class="n">coh_noc_y_dim_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">][</span><span class="n">coh_noc_x_dim_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">][</span><span class="nl">S:</span><span class="no">W</span><span class="p">]</span> <span class="n">lce_req_link_lo</span><span class="p">,</span> <span class="n">lce_req_link_li</span><span class="p">;</span>
<a name="l-70"></a><span class="n">coh_noc_ral_link_s</span> <span class="p">[</span><span class="n">coh_noc_y_dim_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">][</span><span class="n">coh_noc_x_dim_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">][</span><span class="nl">S:</span><span class="no">W</span><span class="p">]</span> <span class="n">lce_cmd_link_lo</span><span class="p">,</span> <span class="n">lce_cmd_link_li</span><span class="p">;</span>
<a name="l-71"></a><span class="n">coh_noc_ral_link_s</span> <span class="p">[</span><span class="n">coh_noc_y_dim_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">][</span><span class="n">coh_noc_x_dim_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">][</span><span class="nl">S:</span><span class="no">W</span><span class="p">]</span> <span class="n">lce_resp_link_lo</span><span class="p">,</span> <span class="n">lce_resp_link_li</span><span class="p">;</span>
<a name="l-72"></a>
<a name="l-73"></a><span class="n">mem_noc_ral_link_s</span> <span class="p">[</span><span class="n">mem_noc_y_dim_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">][</span><span class="n">mem_noc_x_dim_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">][</span><span class="nl">S:</span><span class="no">W</span><span class="p">]</span> <span class="n">mem_cmd_link_lo</span><span class="p">,</span> <span class="n">mem_cmd_link_li</span><span class="p">;</span>
<a name="l-74"></a><span class="n">mem_noc_ral_link_s</span> <span class="p">[</span><span class="n">mem_noc_y_dim_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">][</span><span class="n">mem_noc_x_dim_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">][</span><span class="nl">S:</span><span class="no">W</span><span class="p">]</span> <span class="n">mem_resp_link_lo</span><span class="p">,</span> <span class="n">mem_resp_link_li</span><span class="p">;</span>
<a name="l-75"></a>
<a name="l-76"></a><span class="n">coh_noc_ral_link_s</span> <span class="p">[</span><span class="nl">E:</span><span class="no">W</span><span class="p">][</span><span class="n">mem_noc_y_dim_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">lce_req_hor_link_li</span><span class="p">,</span> <span class="n">lce_req_hor_link_lo</span><span class="p">;</span>
<a name="l-77"></a><span class="n">coh_noc_ral_link_s</span> <span class="p">[</span><span class="nl">S:</span><span class="no">N</span><span class="p">][</span><span class="n">mem_noc_x_dim_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">lce_req_ver_link_li</span><span class="p">,</span> <span class="n">lce_req_ver_link_lo</span><span class="p">;</span>
<a name="l-78"></a><span class="n">coh_noc_ral_link_s</span> <span class="p">[</span><span class="nl">E:</span><span class="no">W</span><span class="p">][</span><span class="n">mem_noc_y_dim_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">lce_cmd_hor_link_li</span><span class="p">,</span> <span class="n">lce_cmd_hor_link_lo</span><span class="p">;</span>
<a name="l-79"></a><span class="n">coh_noc_ral_link_s</span> <span class="p">[</span><span class="nl">S:</span><span class="no">N</span><span class="p">][</span><span class="n">mem_noc_x_dim_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">lce_cmd_ver_link_li</span><span class="p">,</span> <span class="n">lce_cmd_ver_link_lo</span><span class="p">;</span>
<a name="l-80"></a><span class="n">coh_noc_ral_link_s</span> <span class="p">[</span><span class="nl">E:</span><span class="no">W</span><span class="p">][</span><span class="n">mem_noc_y_dim_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">lce_resp_hor_link_li</span><span class="p">,</span> <span class="n">lce_resp_hor_link_lo</span><span class="p">;</span>
<a name="l-81"></a><span class="n">coh_noc_ral_link_s</span> <span class="p">[</span><span class="nl">S:</span><span class="no">N</span><span class="p">][</span><span class="n">mem_noc_x_dim_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">lce_resp_ver_link_li</span><span class="p">,</span> <span class="n">lce_resp_ver_link_lo</span><span class="p">;</span>
<a name="l-82"></a>
<a name="l-83"></a><span class="n">mem_noc_ral_link_s</span> <span class="p">[</span><span class="nl">E:</span><span class="no">W</span><span class="p">][</span><span class="n">mem_noc_y_dim_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">mem_cmd_hor_link_li</span><span class="p">,</span> <span class="n">mem_cmd_hor_link_lo</span><span class="p">;</span>
<a name="l-84"></a><span class="n">mem_noc_ral_link_s</span> <span class="p">[</span><span class="nl">S:</span><span class="no">N</span><span class="p">][</span><span class="n">mem_noc_x_dim_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">mem_cmd_ver_link_li</span><span class="p">,</span> <span class="n">mem_cmd_ver_link_lo</span><span class="p">;</span>
<a name="l-85"></a><span class="n">mem_noc_ral_link_s</span> <span class="p">[</span><span class="nl">E:</span><span class="no">W</span><span class="p">][</span><span class="n">mem_noc_y_dim_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">mem_resp_hor_link_li</span><span class="p">,</span> <span class="n">mem_resp_hor_link_lo</span><span class="p">;</span>
<a name="l-86"></a><span class="n">mem_noc_ral_link_s</span> <span class="p">[</span><span class="nl">S:</span><span class="no">N</span><span class="p">][</span><span class="n">mem_noc_x_dim_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">mem_resp_ver_link_li</span><span class="p">,</span> <span class="n">mem_resp_ver_link_lo</span><span class="p">;</span>
<a name="l-87"></a>
<a name="l-88"></a><span class="k">for</span> <span class="p">(</span><span class="k">genvar</span> <span class="n">j</span> <span class="o">=</span> <span class="mh">0</span><span class="p">;</span> <span class="n">j</span> <span class="o">&lt;</span> <span class="n">mem_noc_y_dim_p</span><span class="p">;</span> <span class="n">j</span><span class="o">++</span><span class="p">)</span>
<a name="l-89"></a>  <span class="k">begin</span> <span class="o">:</span> <span class="n">y</span>
<a name="l-90"></a>    <span class="k">for</span> <span class="p">(</span><span class="k">genvar</span> <span class="n">i</span> <span class="o">=</span> <span class="mh">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">mem_noc_x_dim_p</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> 
<a name="l-91"></a>      <span class="k">begin</span> <span class="o">:</span> <span class="n">x</span>
<a name="l-92"></a>        <span class="k">localparam</span> <span class="n">tile_idx</span> <span class="o">=</span> <span class="n">j</span><span class="o">*</span><span class="n">mem_noc_x_dim_p</span> <span class="o">+</span> <span class="n">i</span><span class="p">;</span>
<a name="l-93"></a>
<a name="l-94"></a>        <span class="n">bp_proc_cfg_s</span> <span class="n">proc_cfg</span><span class="p">;</span>
<a name="l-95"></a>        <span class="k">assign</span> <span class="n">proc_cfg</span><span class="p">.</span><span class="n">core_id</span>   <span class="o">=</span> <span class="n">tile_idx</span><span class="p">;</span>
<a name="l-96"></a>        <span class="k">assign</span> <span class="n">proc_cfg</span><span class="p">.</span><span class="n">cce_id</span>    <span class="o">=</span> <span class="n">tile_idx</span><span class="p">;</span>
<a name="l-97"></a>        <span class="k">assign</span> <span class="n">proc_cfg</span><span class="p">.</span><span class="n">icache_id</span> <span class="o">=</span> <span class="p">(</span><span class="n">tile_idx</span><span class="o">*</span><span class="mh">2</span> <span class="o">+</span> <span class="mh">0</span><span class="p">);</span>
<a name="l-98"></a>        <span class="k">assign</span> <span class="n">proc_cfg</span><span class="p">.</span><span class="n">dcache_id</span> <span class="o">=</span> <span class="p">(</span><span class="n">tile_idx</span><span class="o">*</span><span class="mh">2</span> <span class="o">+</span> <span class="mh">1</span><span class="p">);</span>
<a name="l-99"></a>
<a name="l-100"></a>        <span class="c1">// TODO: Num stages arbitrarily set, should be based on PD</span>
<a name="l-101"></a>        <span class="k">logic</span> <span class="n">cfg_w_v_li</span><span class="p">,</span> <span class="n">timer_irq_li</span><span class="p">,</span> <span class="n">soft_irq_li</span><span class="p">,</span> <span class="n">external_irq_li</span><span class="p">;</span>
<a name="l-102"></a>        <span class="k">logic</span> <span class="p">[</span><span class="n">cfg_addr_width_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">cfg_addr_li</span><span class="p">;</span>
<a name="l-103"></a>        <span class="k">logic</span> <span class="p">[</span><span class="n">cfg_data_width_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">cfg_data_li</span><span class="p">;</span>
<a name="l-104"></a>        <span class="n">bsg_dff_chain</span>
<a name="l-105"></a>         <span class="p">#(.</span><span class="n">width_p</span><span class="p">(</span><span class="mh">3</span><span class="o">+</span><span class="mh">1</span><span class="o">+</span><span class="n">cfg_addr_width_p</span><span class="o">+</span><span class="n">cfg_data_width_p</span><span class="p">),</span> <span class="p">.</span><span class="n">num_stages_p</span><span class="p">(</span><span class="mh">10</span><span class="p">))</span>
<a name="l-106"></a>         <span class="n">slow_pipe</span>
<a name="l-107"></a>          <span class="p">(.</span><span class="n">clk_i</span><span class="p">(</span><span class="n">core_clk_i</span><span class="p">)</span>
<a name="l-108"></a>           <span class="p">,.</span><span class="n">data_i</span><span class="p">({</span><span class="n">cfg_w_v_i</span><span class="p">[</span><span class="n">tile_idx</span><span class="p">]</span>
<a name="l-109"></a>                     <span class="p">,</span><span class="n">cfg_addr_i</span><span class="p">[</span><span class="n">tile_idx</span><span class="p">]</span>
<a name="l-110"></a>                     <span class="p">,</span><span class="n">cfg_data_i</span><span class="p">[</span><span class="n">tile_idx</span><span class="p">]</span>
<a name="l-111"></a>                     <span class="p">,</span><span class="n">timer_irq_i</span><span class="p">[</span><span class="n">tile_idx</span><span class="p">]</span>
<a name="l-112"></a>                     <span class="p">,</span><span class="n">soft_irq_i</span><span class="p">[</span><span class="n">tile_idx</span><span class="p">]</span>
<a name="l-113"></a>                     <span class="p">,</span><span class="n">external_irq_i</span><span class="p">[</span><span class="n">tile_idx</span><span class="p">]</span>
<a name="l-114"></a>                     <span class="p">})</span>
<a name="l-115"></a>           <span class="p">,.</span><span class="n">data_o</span><span class="p">({</span><span class="n">cfg_w_v_li</span>
<a name="l-116"></a>                     <span class="p">,</span><span class="n">cfg_addr_li</span>
<a name="l-117"></a>                     <span class="p">,</span><span class="n">cfg_data_li</span>
<a name="l-118"></a>                     <span class="p">,</span><span class="n">timer_irq_li</span>
<a name="l-119"></a>                     <span class="p">,</span><span class="n">soft_irq_li</span>
<a name="l-120"></a>                     <span class="p">,</span><span class="n">external_irq_li</span><span class="p">})</span>
<a name="l-121"></a>           <span class="p">);</span>
<a name="l-122"></a>    
<a name="l-123"></a>        <span class="n">bp_tile_node</span>
<a name="l-124"></a>         <span class="p">#(.</span><span class="n">cfg_p</span><span class="p">(</span><span class="n">cfg_p</span><span class="p">))</span>
<a name="l-125"></a>         <span class="n">tile_node</span>
<a name="l-126"></a>          <span class="p">(.</span><span class="n">core_clk_i</span><span class="p">(</span><span class="n">core_clk_i</span><span class="p">)</span>
<a name="l-127"></a>           <span class="p">,.</span><span class="n">core_reset_i</span><span class="p">(</span><span class="n">core_reset_i</span><span class="p">)</span>
<a name="l-128"></a>
<a name="l-129"></a>           <span class="p">,.</span><span class="n">coh_clk_i</span><span class="p">(</span><span class="n">coh_clk_i</span><span class="p">)</span>
<a name="l-130"></a>           <span class="p">,.</span><span class="n">coh_reset_i</span><span class="p">(</span><span class="n">coh_reset_i</span><span class="p">)</span>
<a name="l-131"></a>
<a name="l-132"></a>           <span class="p">,.</span><span class="n">mem_clk_i</span><span class="p">(</span><span class="n">mem_clk_i</span><span class="p">)</span>
<a name="l-133"></a>           <span class="p">,.</span><span class="n">mem_reset_i</span><span class="p">(</span><span class="n">mem_reset_i</span><span class="p">)</span>
<a name="l-134"></a>    
<a name="l-135"></a>           <span class="p">,.</span><span class="n">proc_cfg_i</span><span class="p">(</span><span class="n">proc_cfg</span><span class="p">)</span>
<a name="l-136"></a>    
<a name="l-137"></a>           <span class="p">,.</span><span class="n">my_cord_i</span><span class="p">(</span><span class="n">tile_cord_i</span><span class="p">[</span><span class="n">tile_idx</span><span class="p">])</span>
<a name="l-138"></a>           <span class="p">,.</span><span class="n">my_cid_i</span><span class="p">(</span><span class="n">mem_noc_cid_width_p</span><span class="p">&#39;(</span><span class="mh">0</span><span class="p">))</span>
<a name="l-139"></a>           <span class="p">,.</span><span class="n">dram_cord_i</span><span class="p">(</span><span class="n">dram_cord_i</span><span class="p">)</span>
<a name="l-140"></a>           <span class="p">,.</span><span class="n">mmio_cord_i</span><span class="p">(</span><span class="n">mmio_cord_i</span><span class="p">)</span>
<a name="l-141"></a>           <span class="p">,.</span><span class="n">host_cord_i</span><span class="p">(</span><span class="n">host_cord_i</span><span class="p">)</span>
<a name="l-142"></a>    
<a name="l-143"></a>           <span class="p">,.</span><span class="n">cfg_w_v_i</span><span class="p">(</span><span class="n">cfg_w_v_li</span><span class="p">)</span>
<a name="l-144"></a>           <span class="p">,.</span><span class="n">cfg_addr_i</span><span class="p">(</span><span class="n">cfg_addr_li</span><span class="p">)</span>
<a name="l-145"></a>           <span class="p">,.</span><span class="n">cfg_data_i</span><span class="p">(</span><span class="n">cfg_data_li</span><span class="p">)</span>
<a name="l-146"></a>    
<a name="l-147"></a>           <span class="p">,.</span><span class="n">timer_int_i</span><span class="p">(</span><span class="n">timer_irq_li</span><span class="p">)</span>
<a name="l-148"></a>           <span class="p">,.</span><span class="n">software_int_i</span><span class="p">(</span><span class="n">soft_irq_li</span><span class="p">)</span>
<a name="l-149"></a>           <span class="p">,.</span><span class="n">external_int_i</span><span class="p">(</span><span class="n">external_irq_li</span><span class="p">)</span>
<a name="l-150"></a>
<a name="l-151"></a>           <span class="p">,.</span><span class="n">coh_lce_req_link_i</span><span class="p">(</span><span class="n">lce_req_link_li</span><span class="p">[</span><span class="n">j</span><span class="p">][</span><span class="n">i</span><span class="p">])</span>
<a name="l-152"></a>           <span class="p">,.</span><span class="n">coh_lce_resp_link_i</span><span class="p">(</span><span class="n">lce_resp_link_li</span><span class="p">[</span><span class="n">j</span><span class="p">][</span><span class="n">i</span><span class="p">])</span>
<a name="l-153"></a>           <span class="p">,.</span><span class="n">coh_lce_cmd_link_i</span><span class="p">(</span><span class="n">lce_cmd_link_li</span><span class="p">[</span><span class="n">j</span><span class="p">][</span><span class="n">i</span><span class="p">])</span>
<a name="l-154"></a>    
<a name="l-155"></a>           <span class="p">,.</span><span class="n">coh_lce_req_link_o</span><span class="p">(</span><span class="n">lce_req_link_lo</span><span class="p">[</span><span class="n">j</span><span class="p">][</span><span class="n">i</span><span class="p">])</span>
<a name="l-156"></a>           <span class="p">,.</span><span class="n">coh_lce_resp_link_o</span><span class="p">(</span><span class="n">lce_resp_link_lo</span><span class="p">[</span><span class="n">j</span><span class="p">][</span><span class="n">i</span><span class="p">])</span>
<a name="l-157"></a>           <span class="p">,.</span><span class="n">coh_lce_cmd_link_o</span><span class="p">(</span><span class="n">lce_cmd_link_lo</span><span class="p">[</span><span class="n">j</span><span class="p">][</span><span class="n">i</span><span class="p">])</span>
<a name="l-158"></a>    
<a name="l-159"></a>           <span class="p">,.</span><span class="n">mem_cmd_link_i</span><span class="p">(</span><span class="n">mem_cmd_link_li</span><span class="p">[</span><span class="n">j</span><span class="p">][</span><span class="n">i</span><span class="p">])</span>
<a name="l-160"></a>           <span class="p">,.</span><span class="n">mem_resp_link_i</span><span class="p">(</span><span class="n">mem_resp_link_li</span><span class="p">[</span><span class="n">j</span><span class="p">][</span><span class="n">i</span><span class="p">])</span>
<a name="l-161"></a>    
<a name="l-162"></a>           <span class="p">,.</span><span class="n">mem_cmd_link_o</span><span class="p">(</span><span class="n">mem_cmd_link_lo</span><span class="p">[</span><span class="n">j</span><span class="p">][</span><span class="n">i</span><span class="p">])</span>
<a name="l-163"></a>           <span class="p">,.</span><span class="n">mem_resp_link_o</span><span class="p">(</span><span class="n">mem_resp_link_lo</span><span class="p">[</span><span class="n">j</span><span class="p">][</span><span class="n">i</span><span class="p">])</span>
<a name="l-164"></a>           <span class="p">);</span>
<a name="l-165"></a>      <span class="k">end</span>
<a name="l-166"></a>  <span class="k">end</span>
<a name="l-167"></a>
<a name="l-168"></a>  <span class="k">assign</span> <span class="n">lce_req_hor_link_li</span> <span class="o">=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-169"></a>  <span class="k">assign</span> <span class="n">lce_req_ver_link_li</span> <span class="o">=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-170"></a>  <span class="n">bsg_mesh_stitch</span>
<a name="l-171"></a>   <span class="p">#(.</span><span class="n">width_p</span><span class="p">(</span><span class="n">$bits</span><span class="p">(</span><span class="n">coh_noc_ral_link_s</span><span class="p">))</span>
<a name="l-172"></a>     <span class="p">,.</span><span class="n">x_max_p</span><span class="p">(</span><span class="n">coh_noc_x_dim_p</span><span class="p">)</span>
<a name="l-173"></a>     <span class="p">,.</span><span class="n">y_max_p</span><span class="p">(</span><span class="n">coh_noc_y_dim_p</span><span class="p">)</span>
<a name="l-174"></a>     <span class="p">)</span>
<a name="l-175"></a>   <span class="n">coh_req_mesh</span>
<a name="l-176"></a>    <span class="p">(.</span><span class="n">outs_i</span><span class="p">(</span><span class="n">lce_req_link_lo</span><span class="p">)</span>
<a name="l-177"></a>     <span class="p">,.</span><span class="n">ins_o</span><span class="p">(</span><span class="n">lce_req_link_li</span><span class="p">)</span>
<a name="l-178"></a>
<a name="l-179"></a>     <span class="p">,.</span><span class="n">hor_i</span><span class="p">(</span><span class="n">lce_req_hor_link_li</span><span class="p">)</span>
<a name="l-180"></a>     <span class="p">,.</span><span class="n">hor_o</span><span class="p">(</span><span class="n">lce_req_hor_link_lo</span><span class="p">)</span>
<a name="l-181"></a>
<a name="l-182"></a>     <span class="p">,.</span><span class="n">ver_i</span><span class="p">(</span><span class="n">lce_req_ver_link_li</span><span class="p">)</span>
<a name="l-183"></a>     <span class="p">,.</span><span class="n">ver_o</span><span class="p">(</span><span class="n">lce_req_ver_link_lo</span><span class="p">)</span>
<a name="l-184"></a>     <span class="p">);</span>
<a name="l-185"></a>  
<a name="l-186"></a>  <span class="k">assign</span> <span class="n">lce_cmd_hor_link_li</span> <span class="o">=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-187"></a>  <span class="k">assign</span> <span class="n">lce_cmd_ver_link_li</span> <span class="o">=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-188"></a>  <span class="n">bsg_mesh_stitch</span>
<a name="l-189"></a>   <span class="p">#(.</span><span class="n">width_p</span><span class="p">(</span><span class="n">$bits</span><span class="p">(</span><span class="n">coh_noc_ral_link_s</span><span class="p">))</span>
<a name="l-190"></a>     <span class="p">,.</span><span class="n">x_max_p</span><span class="p">(</span><span class="n">coh_noc_x_dim_p</span><span class="p">)</span>
<a name="l-191"></a>     <span class="p">,.</span><span class="n">y_max_p</span><span class="p">(</span><span class="n">coh_noc_y_dim_p</span><span class="p">)</span>
<a name="l-192"></a>     <span class="p">)</span>
<a name="l-193"></a>   <span class="n">coh_cmd_mesh</span>
<a name="l-194"></a>    <span class="p">(.</span><span class="n">outs_i</span><span class="p">(</span><span class="n">lce_cmd_link_lo</span><span class="p">)</span>
<a name="l-195"></a>     <span class="p">,.</span><span class="n">ins_o</span><span class="p">(</span><span class="n">lce_cmd_link_li</span><span class="p">)</span>
<a name="l-196"></a>
<a name="l-197"></a>     <span class="p">,.</span><span class="n">hor_i</span><span class="p">(</span><span class="n">lce_cmd_hor_link_li</span><span class="p">)</span>
<a name="l-198"></a>     <span class="p">,.</span><span class="n">hor_o</span><span class="p">(</span><span class="n">lce_cmd_hor_link_lo</span><span class="p">)</span>
<a name="l-199"></a>
<a name="l-200"></a>     <span class="p">,.</span><span class="n">ver_i</span><span class="p">(</span><span class="n">lce_cmd_ver_link_li</span><span class="p">)</span>
<a name="l-201"></a>     <span class="p">,.</span><span class="n">ver_o</span><span class="p">(</span><span class="n">lce_cmd_ver_link_lo</span><span class="p">)</span>
<a name="l-202"></a>     <span class="p">);</span>
<a name="l-203"></a>  
<a name="l-204"></a>  <span class="k">assign</span> <span class="n">lce_resp_hor_link_li</span> <span class="o">=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-205"></a>  <span class="k">assign</span> <span class="n">lce_resp_ver_link_li</span> <span class="o">=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-206"></a>  <span class="n">bsg_mesh_stitch</span>
<a name="l-207"></a>   <span class="p">#(.</span><span class="n">width_p</span><span class="p">(</span><span class="n">$bits</span><span class="p">(</span><span class="n">coh_noc_ral_link_s</span><span class="p">))</span>
<a name="l-208"></a>     <span class="p">,.</span><span class="n">x_max_p</span><span class="p">(</span><span class="n">coh_noc_x_dim_p</span><span class="p">)</span>
<a name="l-209"></a>     <span class="p">,.</span><span class="n">y_max_p</span><span class="p">(</span><span class="n">coh_noc_y_dim_p</span><span class="p">)</span>
<a name="l-210"></a>     <span class="p">)</span>
<a name="l-211"></a>   <span class="n">coh_resp_mesh</span>
<a name="l-212"></a>    <span class="p">(.</span><span class="n">outs_i</span><span class="p">(</span><span class="n">lce_resp_link_lo</span><span class="p">)</span>
<a name="l-213"></a>     <span class="p">,.</span><span class="n">ins_o</span><span class="p">(</span><span class="n">lce_resp_link_li</span><span class="p">)</span>
<a name="l-214"></a>
<a name="l-215"></a>     <span class="p">,.</span><span class="n">hor_i</span><span class="p">(</span><span class="n">lce_resp_hor_link_li</span><span class="p">)</span>
<a name="l-216"></a>     <span class="p">,.</span><span class="n">hor_o</span><span class="p">(</span><span class="n">lce_resp_hor_link_lo</span><span class="p">)</span>
<a name="l-217"></a>
<a name="l-218"></a>     <span class="p">,.</span><span class="n">ver_i</span><span class="p">(</span><span class="n">lce_resp_ver_link_li</span><span class="p">)</span>
<a name="l-219"></a>     <span class="p">,.</span><span class="n">ver_o</span><span class="p">(</span><span class="n">lce_resp_ver_link_lo</span><span class="p">)</span>
<a name="l-220"></a>     <span class="p">);</span>
<a name="l-221"></a>  
<a name="l-222"></a>  <span class="k">assign</span> <span class="n">mem_cmd_hor_link_li</span>    <span class="o">=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-223"></a>  <span class="k">assign</span> <span class="n">mem_cmd_ver_link_li</span><span class="p">[</span><span class="no">N</span><span class="p">]</span> <span class="o">=</span> <span class="n">mem_cmd_link_i</span><span class="p">;</span>
<a name="l-224"></a>  <span class="k">assign</span> <span class="n">mem_cmd_ver_link_li</span><span class="p">[</span><span class="no">S</span><span class="p">]</span> <span class="o">=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-225"></a>  <span class="n">bsg_mesh_stitch</span>
<a name="l-226"></a>   <span class="p">#(.</span><span class="n">width_p</span><span class="p">(</span><span class="n">$bits</span><span class="p">(</span><span class="n">mem_noc_ral_link_s</span><span class="p">))</span>
<a name="l-227"></a>     <span class="p">,.</span><span class="n">x_max_p</span><span class="p">(</span><span class="n">mem_noc_x_dim_p</span><span class="p">)</span>
<a name="l-228"></a>     <span class="p">,.</span><span class="n">y_max_p</span><span class="p">(</span><span class="n">mem_noc_y_dim_p</span><span class="p">)</span>
<a name="l-229"></a>     <span class="p">)</span>
<a name="l-230"></a>   <span class="n">mem_cmd_mesh</span>
<a name="l-231"></a>    <span class="p">(.</span><span class="n">outs_i</span><span class="p">(</span><span class="n">mem_cmd_link_lo</span><span class="p">)</span>
<a name="l-232"></a>     <span class="p">,.</span><span class="n">ins_o</span><span class="p">(</span><span class="n">mem_cmd_link_li</span><span class="p">)</span>
<a name="l-233"></a>
<a name="l-234"></a>     <span class="p">,.</span><span class="n">hor_i</span><span class="p">(</span><span class="n">mem_cmd_hor_link_li</span><span class="p">)</span>
<a name="l-235"></a>     <span class="p">,.</span><span class="n">hor_o</span><span class="p">(</span><span class="n">mem_cmd_hor_link_lo</span><span class="p">)</span>
<a name="l-236"></a>
<a name="l-237"></a>     <span class="p">,.</span><span class="n">ver_i</span><span class="p">(</span><span class="n">mem_cmd_ver_link_li</span><span class="p">)</span>
<a name="l-238"></a>     <span class="p">,.</span><span class="n">ver_o</span><span class="p">(</span><span class="n">mem_cmd_ver_link_lo</span><span class="p">)</span>
<a name="l-239"></a>     <span class="p">);</span>
<a name="l-240"></a>  <span class="k">assign</span> <span class="n">mem_cmd_link_o</span> <span class="o">=</span> <span class="n">mem_cmd_ver_link_lo</span><span class="p">[</span><span class="no">N</span><span class="p">];</span>
<a name="l-241"></a>
<a name="l-242"></a>  <span class="k">assign</span> <span class="n">mem_resp_hor_link_li</span>    <span class="o">=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-243"></a>  <span class="k">assign</span> <span class="n">mem_resp_ver_link_li</span><span class="p">[</span><span class="no">N</span><span class="p">]</span> <span class="o">=</span> <span class="n">mem_resp_link_i</span><span class="p">;</span>
<a name="l-244"></a>  <span class="k">assign</span> <span class="n">mem_resp_ver_link_li</span><span class="p">[</span><span class="no">S</span><span class="p">]</span> <span class="o">=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-245"></a>  <span class="n">bsg_mesh_stitch</span>
<a name="l-246"></a>   <span class="p">#(.</span><span class="n">width_p</span><span class="p">(</span><span class="n">$bits</span><span class="p">(</span><span class="n">mem_noc_ral_link_s</span><span class="p">))</span>
<a name="l-247"></a>     <span class="p">,.</span><span class="n">x_max_p</span><span class="p">(</span><span class="n">mem_noc_x_dim_p</span><span class="p">)</span>
<a name="l-248"></a>     <span class="p">,.</span><span class="n">y_max_p</span><span class="p">(</span><span class="n">mem_noc_y_dim_p</span><span class="p">)</span>
<a name="l-249"></a>     <span class="p">)</span>
<a name="l-250"></a>   <span class="n">mem_resp_mesh</span>
<a name="l-251"></a>    <span class="p">(.</span><span class="n">outs_i</span><span class="p">(</span><span class="n">mem_resp_link_lo</span><span class="p">)</span>
<a name="l-252"></a>     <span class="p">,.</span><span class="n">ins_o</span><span class="p">(</span><span class="n">mem_resp_link_li</span><span class="p">)</span>
<a name="l-253"></a>
<a name="l-254"></a>     <span class="p">,.</span><span class="n">hor_i</span><span class="p">(</span><span class="n">mem_resp_hor_link_li</span><span class="p">)</span>
<a name="l-255"></a>     <span class="p">,.</span><span class="n">hor_o</span><span class="p">(</span><span class="n">mem_resp_hor_link_lo</span><span class="p">)</span>
<a name="l-256"></a>
<a name="l-257"></a>     <span class="p">,.</span><span class="n">ver_i</span><span class="p">(</span><span class="n">mem_resp_ver_link_li</span><span class="p">)</span>
<a name="l-258"></a>     <span class="p">,.</span><span class="n">ver_o</span><span class="p">(</span><span class="n">mem_resp_ver_link_lo</span><span class="p">)</span>
<a name="l-259"></a>     <span class="p">);</span>
<a name="l-260"></a>  <span class="k">assign</span> <span class="n">mem_resp_link_o</span> <span class="o">=</span> <span class="n">mem_resp_ver_link_lo</span><span class="p">[</span><span class="no">N</span><span class="p">];</span>
<a name="l-261"></a>
<a name="l-262"></a><span class="k">endmodule</span>
</pre></div>
</td></tr></table>
  </body>
</html>