FIELD;BOOT;OCEAN;FFT;LU;RADIX;SHUTDOWN;DESCRIPTION
sim_seconds;4.862062;0.438293;0.109094;0.340907;1.498074;0.024683;Number of seconds simulated 
sim_ticks;4862062050000;438292900000;109093540000;340907230000;1498073510000;24682940000;Number of ticks simulated 
final_tick;4862062050000;5300354950000;5409448490000;5750355720000;7248429230000;7273112170000;Number of ticks from beginning of simulation (restored from checkpoints and never reset) 
sim_freq;1000000000000;1000000000000;1000000000000;1000000000000;1000000000000;1000000000000;Frequency of simulated ticks 
host_inst_rate;1506629;11690633;48624515;18846653;6146497;344342134;Simulator instruction rate (inst/s) 
host_op_rate;1506629;11690616;48624256;18846615;6146494;344334224;Simulator op (including micro ops) rate (op/s) 
host_tick_rate;77539877821;46433941786;46458426793;50641155701;49550055794;45534185150;Simulator tick rate (ticks/s) 
host_mem_usage;453104;455152;455152;455152;455152;455152;Number of bytes of host memory used 
host_seconds;62.70;9.44;2.35;6.73;30.23;0.54;Real time elapsed on the host 
sim_insts;94471680;110348319;114178760;126871822;185830204;186650893;Number of instructions simulated 
sim_ops;94471680;110348319;114178760;126871822;185830204;186650893;Number of ops (including micro ops) simulated 
system.voltage_domain.voltage;1;1;1;1;1;1;Voltage in Volts 
system.clk_domain.clock;1000;1000;1000;1000;1000;1000;Clock period in ticks 
system.mem_ctrls.bytes_read::cpu.inst;101148096;4403392;2813376;2887360;4364224;675584;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu.data;188112960;12892608;2191488;3106432;32897664;1126848;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::tsunami.ide;4032;;;;;;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::total;289265088;17296000;5004864;5993792;37261888;1802432;Number of bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu.inst;101148096;4403392;2813376;2887360;4364224;675584;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::total;101148096;4403392;2813376;2887360;4364224;675584;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_written::writebacks;32508608;7422272;1316416;1777792;21639296;681216;Number of bytes written to this memory 
system.mem_ctrls.bytes_written::tsunami.ide;2832384;847872;737280;704512;700416;;Number of bytes written to this memory 
system.mem_ctrls.bytes_written::total;35340992;8270144;2053696;2482304;22339712;681216;Number of bytes written to this memory 
system.mem_ctrls.num_reads::cpu.inst;1580439;68803;43959;45115;68191;10556;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu.data;2939265;201447;34242;48538;514026;17607;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::tsunami.ide;63;;;;;;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::total;4519767;270250;78201;93653;582217;28163;Number of read requests responded to by this memory 
system.mem_ctrls.num_writes::writebacks;507947;115973;20569;27778;338114;10644;Number of write requests responded to by this memory 
system.mem_ctrls.num_writes::tsunami.ide;44256;13248;11520;11008;10944;;Number of write requests responded to by this memory 
system.mem_ctrls.num_writes::total;552203;129221;32089;38786;349058;10644;Number of write requests responded to by this memory 
system.mem_ctrls.bw_read::cpu.inst;20803539;10046688;25788658;8469636;2913224;27370483;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu.data;38689955;29415507;20088156;9112250;21959980;45652908;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::tsunami.ide;829;;;;;;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::total;59494323;39462195;45876814;17581886;24873204;73023392;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu.inst;20803539;10046688;25788658;8469636;2913224;27370483;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::total;20803539;10046688;25788658;8469636;2913224;27370483;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_write::writebacks;6686177;16934502;12066856;5214885;14444749;27598657;Write bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_write::tsunami.ide;582548;1934487;6758237;2066580;467544;;Write bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_write::total;7268725;18868989;18825093;7281465;14912294;27598657;Write bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_total::writebacks;6686177;16934502;12066856;5214885;14444749;27598657;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu.inst;20803539;10046688;25788658;8469636;2913224;27370483;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu.data;38689955;29415507;20088156;9112250;21959980;45652908;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::tsunami.ide;583377;1934487;6758237;2066580;467544;;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::total;66763048;58331184;64701906;24863351;39785498;100622049;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.readReqs;4519767;270250;78201;93653;582217;28163;Number of read requests accepted 
system.mem_ctrls.writeReqs;552203;129221;32089;38786;349058;10644;Number of write requests accepted 
system.mem_ctrls.readBursts;4519767;270250;78201;93653;582217;28163;Number of DRAM read bursts, including those serviced by the write queue 
system.mem_ctrls.writeBursts;552203;129221;32089;38786;349058;10644;Number of DRAM write bursts, including those merged in the write queue 
system.mem_ctrls.bytesReadDRAM;286697792;16505856;4956032;5892608;36015040;1790720;Total number of bytes read from DRAM 
system.mem_ctrls.bytesReadWrQ;2567296;790144;48832;101184;1246848;11712;Total number of bytes read from write queue 
system.mem_ctrls.bytesWritten;34987712;8073920;2041536;2454400;22144192;680896;Total number of bytes written to DRAM 
system.mem_ctrls.bytesReadSys;289265088;17296000;5004864;5993792;37261888;1802432;Total read bytes from the system interface side 
system.mem_ctrls.bytesWrittenSys;35340992;8270144;2053696;2482304;22339712;681216;Total written bytes from the system interface side 
system.mem_ctrls.servicedByWrQ;40114;12346;763;1581;19482;183;Number of DRAM read bursts serviced by the write queue 
system.mem_ctrls.mergedWrBursts;5493;3077;186;425;3054;7;Number of DRAM write bursts merged with an existing one 
system.mem_ctrls.neitherReadNorWriteReqs;36;1;1;1;1;1;Number of requests that are neither read nor write 
system.mem_ctrls.perBankRdBursts::0;392567;13731;4748;6102;32725;1999;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::1;269693;14362;3359;4545;39893;1620;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::2;264369;21220;6447;7285;36381;2001;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::3;220637;18416;3606;5111;29414;1308;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::4;159621;15027;5007;6436;31938;1275;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::5;253231;14947;4944;4823;35635;1598;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::6;220735;15616;4235;5061;35661;1443;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::7;223784;16032;5003;5270;30263;2461;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::8;321127;16109;4842;5114;31626;2363;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::9;332459;14485;3824;5095;49249;1973;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::10;298449;16512;4623;5971;34443;1658;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::11;377282;18266;5685;6970;36301;2607;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::12;327096;15936;6098;7124;33271;1420;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::13;355852;16281;6122;6434;38409;1707;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::14;270042;15530;4394;5716;35917;1024;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::15;192709;15434;4501;5015;31609;1523;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::0;23659;6909;1700;2285;18667;770;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::1;41307;9629;2511;3371;29473;1013;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::2;62357;10061;2629;2904;21043;616;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::3;23597;9570;2075;2867;18568;513;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::4;20394;7523;2537;3096;19282;436;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::5;19972;6701;1662;1522;22588;562;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::6;24160;8791;2284;2345;21745;432;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::7;36771;7434;2221;2144;17866;1067;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::8;32077;6815;1726;1532;18141;946;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::9;27121;7367;1619;2238;40169;822;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::10;24489;6308;1223;1986;20084;621;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::11;51709;7330;1780;2471;19506;1256;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::12;62627;7642;1672;2453;18790;415;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::13;45022;7498;2030;2123;22302;219;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::14;23882;8269;1796;2465;19766;197;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::15;27539;8308;2434;2548;18013;754;Per bank write bursts 
system.mem_ctrls.numRdRetry;0;0;0;0;0;0;Number of times read queue was full causing retry 
system.mem_ctrls.numWrRetry;18;4;2;4;3;0;Number of times write queue was full causing retry 
system.mem_ctrls.totGap;4862061960000;438292900000;109093540000;340907230000;1498073510000;24682940000;Total gap between requests 
system.mem_ctrls.readPktSize::0;0;0;0;0;0;0;Read request sizes (log2) 
system.mem_ctrls.readPktSize::1;0;0;0;0;0;0;Read request sizes (log2) 
system.mem_ctrls.readPktSize::2;0;0;0;0;0;0;Read request sizes (log2) 
system.mem_ctrls.readPktSize::3;0;0;0;0;0;0;Read request sizes (log2) 
system.mem_ctrls.readPktSize::4;0;0;0;0;0;0;Read request sizes (log2) 
system.mem_ctrls.readPktSize::5;0;0;0;0;0;0;Read request sizes (log2) 
system.mem_ctrls.readPktSize::6;4519767;270250;78201;93653;582217;28163;Read request sizes (log2) 
system.mem_ctrls.writePktSize::0;0;0;0;0;0;0;Write request sizes (log2) 
system.mem_ctrls.writePktSize::1;0;0;0;0;0;0;Write request sizes (log2) 
system.mem_ctrls.writePktSize::2;0;0;0;0;0;0;Write request sizes (log2) 
system.mem_ctrls.writePktSize::3;0;0;0;0;0;0;Write request sizes (log2) 
system.mem_ctrls.writePktSize::4;0;0;0;0;0;0;Write request sizes (log2) 
system.mem_ctrls.writePktSize::5;0;0;0;0;0;0;Write request sizes (log2) 
system.mem_ctrls.writePktSize::6;552203;129221;32089;38786;349058;10644;Write request sizes (log2) 
system.mem_ctrls.rdQLenPdf::0;4479591;257904;77438;92072;562735;27980;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::1;1;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::2;23;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::3;6;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::4;8;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::5;4;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::6;4;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::7;3;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::8;2;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::9;1;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::10;1;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::11;2;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::12;1;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::13;1;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::14;1;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::15;1;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::16;1;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::17;1;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::18;1;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::19;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::20;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::21;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::22;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::23;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::24;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::25;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::26;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::27;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::28;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::29;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::30;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::31;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::0;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::1;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::2;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::3;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::4;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::5;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::6;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::7;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::8;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::9;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::10;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::11;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::12;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::13;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::14;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::15;25904;6071;1169;1544;18427;557;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::16;26959;6251;1303;1678;18608;562;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::17;29158;6580;1358;1745;18884;595;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::18;29328;6621;1408;1777;18946;595;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::19;29450;6668;1447;1822;18984;595;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::20;29839;6788;1565;1909;19074;595;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::21;30022;6845;1588;1977;19089;595;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::22;30680;7091;1790;2143;19251;595;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::23;31054;7229;1894;2267;19361;595;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::24;31867;7505;2120;2486;19551;595;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::25;31729;7434;2076;2443;19496;595;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::26;31586;7378;2038;2395;19448;595;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::27;31271;7276;1968;2320;19422;595;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::28;31371;7304;2020;2349;19455;595;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::29;30568;7057;1822;2146;19247;595;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::30;30310;6960;1732;2067;19175;594;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::31;30002;6867;1640;2009;19120;594;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::32;29931;6851;1620;1999;19091;595;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::33;490;128;130;153;120;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::34;381;80;96;105;89;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::35;319;57;83;89;79;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::36;314;54;70;70;83;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::37;266;42;64;55;75;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::38;224;41;64;46;60;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::39;205;36;54;38;53;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::40;193;44;47;33;47;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::41;180;45;36;28;41;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::42;170;51;34;32;40;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::43;179;52;33;34;48;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::44;196;49;33;36;48;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::45;201;49;34;36;51;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::46;209;62;41;36;54;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::47;203;60;44;42;53;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::48;211;60;41;41;42;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::49;171;46;39;42;41;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::50;150;41;48;46;31;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::51;141;47;37;46;22;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::52;136;39;40;42;27;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::53;127;31;45;38;28;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::54;131;30;39;34;31;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::55;141;33;35;25;33;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::56;141;33;42;29;37;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::57;136;43;39;23;37;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::58;124;32;32;19;31;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::59;99;30;19;21;28;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::60;81;22;9;16;20;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::61;64;14;7;12;14;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::62;42;8;5;8;6;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::63;41;9;5;10;6;0;What write queue length does an incoming req see 
system.mem_ctrls.bytesPerActivate::samples;1521857;161943;37752;45771;620491;12966;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::mean;211.376874;151.771722;185.381649;182.361757;93.731809;190.548820;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::gmean;139.800958;107.746527;123.172949;122.556937;76.533757;124.452748;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::stdev;233.932440;181.873900;219.544598;212.957849;118.459707;221.962652;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::0-127;661080;90621;18899;22971;514957;6681;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::128-255;423133;46896;10760;13001;82619;3283;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::256-383;202273;12285;3423;4337;7897;1134;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::384-511;75197;3561;1277;1576;3079;459;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::512-639;47956;2452;1163;1374;2484;633;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::640-767;27794;1083;410;493;1352;190;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::768-895;10051;716;267;303;1017;100;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::896-1023;6231;567;211;255;968;99;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::1024-1151;68142;3762;1342;1461;6118;387;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::total;1521857;161943;37752;45771;620491;12966;Bytes accessed per row activation 
system.mem_ctrls.rdPerTurnAround::samples;29361;6670;1446;1826;18941;595;Reads before turning the bus around for writes 
system.mem_ctrls.rdPerTurnAround::mean;152.569974;38.672114;53.533195;50.414020;29.709677;47.042017;Reads before turning the bus around for writes 
system.mem_ctrls.rdPerTurnAround::stdev;6024.056788;56.144160;102.165020;103.649877;106.275817;43.075612;Reads before turning the bus around for writes 
system.mem_ctrls.rdPerTurnAround::0-32767;29360;;;;;;Reads before turning the bus around for writes 
system.mem_ctrls.rdPerTurnAround::1.01581e+06-1.04858e+06;1;;;;;;Reads before turning the bus around for writes 
system.mem_ctrls.rdPerTurnAround::total;29361;6670;1446;1826;18941;595;Reads before turning the bus around for writes 
system.mem_ctrls.wrPerTurnAround::samples;29361;6670;1446;1826;18941;595;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::mean;18.619359;18.913793;22.060166;21.002191;18.267409;17.880672;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::gmean;18.265376;18.462137;20.278616;19.706911;18.132354;17.874014;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::stdev;5.733536;6.495225;13.431507;10.857533;3.601629;0.472346;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::16-19;28396;;1203;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::20-23;95;;23;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::24-27;111;;23;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::28-31;196;;59;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::32-35;133;;39;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::36-39;63;;12;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::40-43;50;;9;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::44-47;59;;14;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::48-51;35;;7;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::52-55;21;;3;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::56-59;31;;4;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::60-63;25;;4;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::64-67;29;;12;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::68-71;19;;6;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::72-75;9;;1;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::76-79;12;;5;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::80-83;18;;4;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::84-87;9;;3;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::88-91;12;;1;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::92-95;7;;4;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::96-99;18;;6;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::100-103;4;;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::104-107;2;;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::108-111;1;;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::112-115;1;;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::124-127;1;;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::132-135;1;;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::136-139;2;;1;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::140-143;1;;1;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::total;29361;6670;1446;1826;18941;595;Writes before turning the bus around for reads 
system.mem_ctrls.totQLat;42345392500;3570819250;945419750;1109470500;9481615250;337136500;Total ticks spent queuing 
system.mem_ctrls.totMemAccLat;126338886250;8406519250;2397382250;2835820500;20032896500;861761500;Total ticks spent from burst creation until serviced by the DRAM 
system.mem_ctrls.totBusLat;22398265000;1289520000;387190000;460360000;2813675000;139900000;Total ticks spent in databus transfers 
system.mem_ctrls.avgQLat;9452.83;13845.54;12208.73;12050.03;16849.17;12049.20;Average queueing delay per DRAM burst 
system.mem_ctrls.avgBusLat;5000.00;5000.00;5000.00;5000.00;5000.00;5000.00;Average bus latency per DRAM burst 
system.mem_ctrls.avgMemAccLat;28202.83;32595.54;30958.73;30800.03;35599.17;30799.20;Average memory access latency per DRAM burst 
system.mem_ctrls.avgRdBW;58.97;37.66;45.43;17.29;24.04;72.55;Average DRAM read bandwidth in MiByte/s 
system.mem_ctrls.avgWrBW;7.20;18.42;18.71;7.20;14.78;27.59;Average achieved write bandwidth in MiByte/s 
system.mem_ctrls.avgRdBWSys;59.49;39.46;45.88;17.58;24.87;73.02;Average system read bandwidth in MiByte/s 
system.mem_ctrls.avgWrBWSys;7.27;18.87;18.83;7.28;14.91;27.60;Average system write bandwidth in MiByte/s 
system.mem_ctrls.peakBW;12800.00;12800.00;12800.00;12800.00;12800.00;12800.00;Theoretical peak bandwidth in MiByte/s 
system.mem_ctrls.busUtil;0.52;0.44;0.50;0.19;0.30;0.78;Data bus utilization in percentage 
system.mem_ctrls.busUtilRead;0.46;0.29;0.35;0.14;0.19;0.57;Data bus utilization in percentage for reads 
system.mem_ctrls.busUtilWrite;0.06;0.14;0.15;0.06;0.12;0.22;Data bus utilization in percentage for writes 
system.mem_ctrls.avgRdQLen;1.00;1.00;1.00;1.00;1.00;1.00;Average read queue length when enqueuing 
system.mem_ctrls.avgWrQLen;24.59;24.58;24.20;24.17;24.94;24.87;Average write queue length when enqueuing 
system.mem_ctrls.readRowHits;3151303;130718;46160;54178;166372;17596;Number of row buffer hits during reads 
system.mem_ctrls.writeRowHits;353175;91392;25429;30473;121876;8054;Number of row buffer hits during writes 
system.mem_ctrls.readRowHitRate;70.35;50.68;59.61;58.84;29.56;62.89;Row buffer hit rate for reads 
system.mem_ctrls.writeRowHitRate;64.60;72.45;79.71;79.44;35.22;75.72;Row buffer hit rate for writes 
system.mem_ctrls.avgGap;958614.10;1097183.27;989151.69;2574069.80;1608626.36;636043.50;Average gap between requests 
system.mem_ctrls.pageHitRate;69.72;57.83;65.47;64.90;31.72;66.42;Row buffer hit rate, read and write combined 
system.mem_ctrls.memoryStateTime::IDLE;2552639522750;165099196500;56966308750;250175196250;717361148500;6263786250;Time in different power states 
system.mem_ctrls.memoryStateTime::REF;162354920000;14635400000;3642860000;11383580000;50024000000;824200000;Time in different power states 
system.mem_ctrls.memoryStateTime::PRE_PDN;0;0;0;0;0;0;Time in different power states 
system.mem_ctrls.memoryStateTime::ACT;2147067353500;258553416000;48484382500;79346473750;730689311500;17594273750;Time in different power states 
system.mem_ctrls.memoryStateTime::ACT_PDN;0;0;0;0;0;0;Time in different power states 
system.mem_ctrls.actEnergy::0;4744194840;5362119000;5496051960;5656482720;7938438480;7984683000;Energy for activate commands per rank (pJ) 
system.mem_ctrls.actEnergy::1;6761044080;7367401440;7518881160;7704479160;10113420240;10165213800;Energy for activate commands per rank (pJ) 
system.mem_ctrls.preEnergy::0;2588598375;2925759375;2998837875;3086374500;4331489250;4356721875;Energy for precharge commands per rank (pJ) 
system.mem_ctrls.preEnergy::1;3689061750;4019911500;4102564125;4203832875;5518235250;5546495625;Energy for precharge commands per rank (pJ) 
system.mem_ctrls.readEnergy::0;15636168600;16645098600;16936420800;17284558200;19405464000;19512347400;Energy for read commands per rank (pJ) 
system.mem_ctrls.readEnergy::1;19305109200;20307775800;20620470000;20990478600;23258913600;23370211800;Energy for read commands per rank (pJ) 
system.mem_ctrls.writeEnergy::0;1634366160;2065947120;2180221920;2313282240;3409905600;3444955920;Energy for write commands per rank (pJ) 
system.mem_ctrls.writeEnergy::1;1908139680;2293926480;2386473840;2501921520;3647397600;3681288000;Energy for write commands per rank (pJ) 
system.mem_ctrls.refreshEnergy::0;317566223520;346193065920;353318500080;375584782560;473431726560;475043861760;Energy for refresh commands per rank (pJ) 
system.mem_ctrls.refreshEnergy::1;317566223520;346193065920;353318500080;375584782560;473431726560;475043861760;Energy for refresh commands per rank (pJ) 
system.mem_ctrls.actBackEnergy::0;1087002150120;1223919856260;1250613826650;1293244130925;1668615914655;1677760744140;Energy for active background per rank (pJ) 
system.mem_ctrls.actBackEnergy::1;1211691710385;1338806280645;1366693589070;1412374390560;1802297561220;1811669689890;Energy for active background per rank (pJ) 
system.mem_ctrls.preBackEnergy::0;1963726411500;2106595968000;2148636093750;2315784320250;2885355525750;2892143193000;Energy for precharge background per rank (pJ) 
system.mem_ctrls.preBackEnergy::1;1854349604250;2005818402750;2046811740750;2211284092500;2768090923500;2774679205500;Energy for precharge background per rank (pJ) 
system.mem_ctrls.totalEnergy::0;3392898113115;3703707814275;3780179953035;4012953931395;5062488464295;5080246507095;Total energy per rank (pJ) 
system.mem_ctrls.totalEnergy::1;3415270892865;3724806764535;3801452219025;4034643977775;5086358177970;5104155966375;Total energy per rank (pJ) 
system.mem_ctrls.averagePower::0;697.831139;698.766677;698.811318;697.862756;698.426207;698.497593;Core power per rank (mW) 
system.mem_ctrls.averagePower::1;702.432640;702.747348;702.743750;701.634709;701.719298;701.784973;Core power per rank (mW) 
system.membus.trans_dist::ReadReq;4194338;183374;65048;79455;279970;19133;Transaction distribution 
system.membus.trans_dist::ReadResp;4194338;183374;65048;79455;279970;19133;Transaction distribution 
system.membus.trans_dist::WriteReq;12472;2168;1630;1814;2906;25;Transaction distribution 
system.membus.trans_dist::WriteResp;12472;2168;1630;1814;2906;25;Transaction distribution 
system.membus.trans_dist::Writeback;507947;115973;20569;27778;338114;10644;Transaction distribution 
system.membus.trans_dist::WriteInvalidateReq;44256;13248;11520;11008;10944;;Transaction distribution 
system.membus.trans_dist::WriteInvalidateResp;44256;13248;11520;11008;10944;;Transaction distribution 
system.membus.trans_dist::UpgradeReq;36;1;1;1;1;1;Transaction distribution 
system.membus.trans_dist::UpgradeResp;36;1;1;1;1;1;Transaction distribution 
system.membus.trans_dist::ReadExReq;332912;90623;16424;17459;305105;9031;Transaction distribution 
system.membus.trans_dist::ReadExResp;332912;90623;16424;17459;305105;9031;Transaction distribution 
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port;88785;26530;23068;22044;21917;;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.iocache.mem_side::total;88785;26530;23068;22044;21917;;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port;3160943;137607;87919;90231;136383;21113;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu.icache.mem_side::total;3160943;137607;87919;90231;136383;21113;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave;39486;11760;9744;10092;11468;50;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port;6386549;518869;89055;124856;1366168;45860;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu.dcache.mem_side::total;6426035;530629;98799;134948;1377636;45910;Packet count per connected master and slave (bytes) 
system.membus.pkt_count::total;9675763;694766;209786;247223;1535936;67023;Packet count per connected master and slave (bytes) 
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port;2836416;847872;737280;704512;700416;;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.iocache.mem_side::total;2836416;847872;737280;704512;700416;;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port;101148096;4403392;2813376;2887360;4364224;675584;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu.icache.mem_side::total;101148096;4403392;2813376;2887360;4364224;675584;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave;63711;10325;6883;8552;17646;200;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port;220621568;20314880;3507904;4884224;54536960;1808064;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu.dcache.mem_side::total;220685279;20325205;3514787;4892776;54554606;1808264;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size::total;324669791;25576469;7065443;8484648;59619246;2483848;Cumulative packet size per connected master and slave (bytes) 
system.membus.snoops;212;35;29;29;30;1;Total snoops (count) 
system.membus.snoop_fanout::samples;5072236;399511;110322;132473;931309;38809;Request fanout histogram 
system.membus.snoop_fanout::mean;2;2;2;2;2;2;Request fanout histogram 
system.membus.snoop_fanout::stdev;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::underflows;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::0;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::1;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::2;5072236;399511;110322;132473;931309;38809;Request fanout histogram 
system.membus.snoop_fanout::3;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::overflows;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::min_value;2;2;2;2;2;2;Request fanout histogram 
system.membus.snoop_fanout::max_value;2;2;2;2;2;2;Request fanout histogram 
system.membus.snoop_fanout::total;5072236;399511;110322;132473;931309;38809;Request fanout histogram 
system.membus.reqLayer0.occupancy;32215000;8048000;6502000;6860000;8640000;50000;Layer occupancy (ticks) 
system.membus.reqLayer0.utilization;0.0;0.0;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.reqLayer1.occupancy;9489866250;1433280750;367035250;442761750;3723774250;123961000;Layer occupancy (ticks) 
system.membus.reqLayer1.utilization;0.2;0.3;0.3;0.1;0.2;0.5;Layer utilization (%) 
system.membus.respLayer1.occupancy;46168984;13559746;11775248;11261749;11209247;;Layer occupancy (ticks) 
system.membus.respLayer1.utilization;0.0;0.0;0.0;0.0;0.0;;Layer utilization (%) 
system.membus.respLayer2.occupancy;14780295750;645020000;411557750;422602500;640233250;98905250;Layer occupancy (ticks) 
system.membus.respLayer2.utilization;0.3;0.1;0.4;0.1;0.0;0.4;Layer utilization (%) 
system.membus.respLayer3.occupancy;27408010214;1895221749;328653999;461907999;4858871249;164457249;Layer occupancy (ticks) 
system.membus.respLayer3.utilization;0.6;0.4;0.3;0.1;0.3;0.7;Layer utilization (%) 
system.iocache.tags.replacements;44450;13282;11548;11036;10973;0;number of replacements 
system.iocache.tags.tagsinuse;1.485439;16;16;16;16;16;Cycle average of tags in use 
system.iocache.tags.total_refs;0;0;0;0;0;0;Total number of references to valid blocks. 
system.iocache.tags.sampled_refs;44450;13282;11548;11036;10973;16;Sample count of references to valid blocks. 
system.iocache.tags.avg_refs;0;0;0;0;0;0;Average number of references to valid blocks. 
system.iocache.tags.warmup_cycle;4410668758000;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.iocache.tags.occ_blocks::tsunami.ide;1.485439;16;16;16;16;16;Average occupied blocks per requestor 
system.iocache.tags.occ_percent::tsunami.ide;0.092840;1;1;1;1;1;Average percentage of cache occupancy 
system.iocache.tags.occ_percent::total;0.092840;1;1;1;1;1;Average percentage of cache occupancy 
system.iocache.tags.occ_task_id_blocks::1023;16;16;16;16;16;16;Occupied blocks per task id 
system.iocache.tags.age_task_id_blocks_1023::4;16;16;16;16;16;16;Occupied blocks per task id 
system.iocache.tags.occ_task_id_percent::1023;1;1;1;1;1;1;Percentage of cache occupancy per task id 
system.iocache.tags.tag_accesses;400202;119538;103932;99324;98757;0;Number of tag accesses 
system.iocache.tags.data_accesses;400202;119538;103932;99324;98757;0;Number of data accesses 
system.iocache.WriteInvalidateReq_hits::tsunami.ide;44256;13248;11520;11008;10944;;number of WriteInvalidateReq hits 
system.iocache.WriteInvalidateReq_hits::total;44256;13248;11520;11008;10944;;number of WriteInvalidateReq hits 
system.iocache.ReadReq_misses::tsunami.ide;210;34;28;28;29;;number of ReadReq misses 
system.iocache.ReadReq_misses::total;210;34;28;28;29;;number of ReadReq misses 
system.iocache.WriteInvalidateReq_misses::tsunami.ide;1;;;;;;number of WriteInvalidateReq misses 
system.iocache.WriteInvalidateReq_misses::total;1;;;;;;number of WriteInvalidateReq misses 
system.iocache.demand_misses::tsunami.ide;210;34;28;28;29;;number of demand (read+write) misses 
system.iocache.demand_misses::total;210;34;28;28;29;;number of demand (read+write) misses 
system.iocache.overall_misses::tsunami.ide;210;34;28;28;29;;number of overall misses 
system.iocache.overall_misses::total;210;34;28;28;29;;number of overall misses 
system.iocache.ReadReq_miss_latency::tsunami.ide;33918354;4409979;3635983;3622984;3748982;;number of ReadReq miss cycles 
system.iocache.ReadReq_miss_latency::total;33918354;4409979;3635983;3622984;3748982;;number of ReadReq miss cycles 
system.iocache.demand_miss_latency::tsunami.ide;33918354;4409979;3635983;3622984;3748982;;number of demand (read+write) miss cycles 
system.iocache.demand_miss_latency::total;33918354;4409979;3635983;3622984;3748982;;number of demand (read+write) miss cycles 
system.iocache.overall_miss_latency::tsunami.ide;33918354;4409979;3635983;3622984;3748982;;number of overall miss cycles 
system.iocache.overall_miss_latency::total;33918354;4409979;3635983;3622984;3748982;;number of overall miss cycles 
system.iocache.ReadReq_accesses::tsunami.ide;210;34;28;28;29;;number of ReadReq accesses(hits+misses) 
system.iocache.ReadReq_accesses::total;210;34;28;28;29;;number of ReadReq accesses(hits+misses) 
system.iocache.WriteInvalidateReq_accesses::tsunami.ide;44257;13248;11520;11008;10944;;number of WriteInvalidateReq accesses(hits+misses) 
system.iocache.WriteInvalidateReq_accesses::total;44257;13248;11520;11008;10944;;number of WriteInvalidateReq accesses(hits+misses) 
system.iocache.demand_accesses::tsunami.ide;210;34;28;28;29;;number of demand (read+write) accesses 
system.iocache.demand_accesses::total;210;34;28;28;29;;number of demand (read+write) accesses 
system.iocache.overall_accesses::tsunami.ide;210;34;28;28;29;;number of overall (read+write) accesses 
system.iocache.overall_accesses::total;210;34;28;28;29;;number of overall (read+write) accesses 
system.iocache.ReadReq_miss_rate::tsunami.ide;1;1;1;1;1;;miss rate for ReadReq accesses 
system.iocache.ReadReq_miss_rate::total;1;1;1;1;1;;miss rate for ReadReq accesses 
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide;0.000023;;;;;;miss rate for WriteInvalidateReq accesses 
system.iocache.WriteInvalidateReq_miss_rate::total;0.000023;;;;;;miss rate for WriteInvalidateReq accesses 
system.iocache.demand_miss_rate::tsunami.ide;1;1;1;1;1;;miss rate for demand accesses 
system.iocache.demand_miss_rate::total;1;1;1;1;1;;miss rate for demand accesses 
system.iocache.overall_miss_rate::tsunami.ide;1;1;1;1;1;;miss rate for overall accesses 
system.iocache.overall_miss_rate::total;1;1;1;1;1;;miss rate for overall accesses 
system.iocache.ReadReq_avg_miss_latency::tsunami.ide;161515.971429;129705.264706;129856.535714;129392.285714;129275.241379;;average ReadReq miss latency 
system.iocache.ReadReq_avg_miss_latency::total;161515.971429;129705.264706;129856.535714;129392.285714;129275.241379;;average ReadReq miss latency 
system.iocache.demand_avg_miss_latency::tsunami.ide;161515.971429;129705.264706;129856.535714;129392.285714;129275.241379;;average overall miss latency 
system.iocache.demand_avg_miss_latency::total;161515.971429;129705.264706;129856.535714;129392.285714;129275.241379;;average overall miss latency 
system.iocache.overall_avg_miss_latency::tsunami.ide;161515.971429;129705.264706;129856.535714;129392.285714;129275.241379;;average overall miss latency 
system.iocache.overall_avg_miss_latency::total;161515.971429;129705.264706;129856.535714;129392.285714;129275.241379;;average overall miss latency 
system.iocache.blocked_cycles::no_mshrs;444;0;0;0;0;0;number of cycles access was blocked 
system.iocache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.iocache.blocked::no_mshrs;45;0;0;0;0;0;number of cycles access was blocked 
system.iocache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.iocache.avg_blocked_cycles::no_mshrs;9.866667;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.iocache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.iocache.fast_writes;44256;13248;11520;11008;10944;0;number of fast writes performed 
system.iocache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.iocache.ReadReq_mshr_misses::tsunami.ide;210;34;28;28;29;;number of ReadReq MSHR misses 
system.iocache.ReadReq_mshr_misses::total;210;34;28;28;29;;number of ReadReq MSHR misses 
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide;44256;13248;11520;11008;10944;;number of WriteInvalidateReq MSHR misses 
system.iocache.WriteInvalidateReq_mshr_misses::total;44256;13248;11520;11008;10944;;number of WriteInvalidateReq MSHR misses 
system.iocache.demand_mshr_misses::tsunami.ide;210;34;28;28;29;;number of demand (read+write) MSHR misses 
system.iocache.demand_mshr_misses::total;210;34;28;28;29;;number of demand (read+write) MSHR misses 
system.iocache.overall_mshr_misses::tsunami.ide;210;34;28;28;29;;number of overall MSHR misses 
system.iocache.overall_mshr_misses::total;210;34;28;28;29;;number of overall MSHR misses 
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide;22996854;2641979;2179983;2166984;2240982;;number of ReadReq MSHR miss cycles 
system.iocache.ReadReq_mshr_miss_latency::total;22996854;2641979;2179983;2166984;2240982;;number of ReadReq MSHR miss cycles 
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide;2733784483;816503598;717260312;683792875;680229385;;number of WriteInvalidateReq MSHR miss cycles 
system.iocache.WriteInvalidateReq_mshr_miss_latency::total;2733784483;816503598;717260312;683792875;680229385;;number of WriteInvalidateReq MSHR miss cycles 
system.iocache.demand_mshr_miss_latency::tsunami.ide;22996854;2641979;2179983;2166984;2240982;;number of demand (read+write) MSHR miss cycles 
system.iocache.demand_mshr_miss_latency::total;22996854;2641979;2179983;2166984;2240982;;number of demand (read+write) MSHR miss cycles 
system.iocache.overall_mshr_miss_latency::tsunami.ide;22996854;2641979;2179983;2166984;2240982;;number of overall MSHR miss cycles 
system.iocache.overall_mshr_miss_latency::total;22996854;2641979;2179983;2166984;2240982;;number of overall MSHR miss cycles 
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide;1;1;1;1;1;;mshr miss rate for ReadReq accesses 
system.iocache.ReadReq_mshr_miss_rate::total;1;1;1;1;1;;mshr miss rate for ReadReq accesses 
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide;0.999977;1;1;1;1;;mshr miss rate for WriteInvalidateReq accesses 
system.iocache.WriteInvalidateReq_mshr_miss_rate::total;0.999977;1;1;1;1;;mshr miss rate for WriteInvalidateReq accesses 
system.iocache.demand_mshr_miss_rate::tsunami.ide;1;1;1;1;1;;mshr miss rate for demand accesses 
system.iocache.demand_mshr_miss_rate::total;1;1;1;1;1;;mshr miss rate for demand accesses 
system.iocache.overall_mshr_miss_rate::tsunami.ide;1;1;1;1;1;;mshr miss rate for overall accesses 
system.iocache.overall_mshr_miss_rate::total;1;1;1;1;1;;mshr miss rate for overall accesses 
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide;109508.828571;77705.264706;77856.535714;77392.285714;77275.241379;;average ReadReq mshr miss latency 
system.iocache.ReadReq_avg_mshr_miss_latency::total;109508.828571;77705.264706;77856.535714;77392.285714;77275.241379;;average ReadReq mshr miss latency 
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide;61772.064421;61632.216033;62262.179861;62117.812046;62155.462811;;average WriteInvalidateReq mshr miss latency 
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total;61772.064421;61632.216033;62262.179861;62117.812046;62155.462811;;average WriteInvalidateReq mshr miss latency 
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide;109508.828571;77705.264706;77856.535714;77392.285714;77275.241379;;average overall mshr miss latency 
system.iocache.demand_avg_mshr_miss_latency::total;109508.828571;77705.264706;77856.535714;77392.285714;77275.241379;;average overall mshr miss latency 
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide;109508.828571;77705.264706;77856.535714;77392.285714;77275.241379;;average overall mshr miss latency 
system.iocache.overall_avg_mshr_miss_latency::total;109508.828571;77705.264706;77856.535714;77392.285714;77275.241379;;average overall mshr miss latency 
system.iocache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.disk0.dma_read_full_pages;0;0;0;0;0;0;Number of full page size DMA reads (not PRD). 
system.disk0.dma_read_bytes;4096;0;0;0;0;0;Number of bytes transfered via DMA reads (not PRD). 
system.disk0.dma_read_txs;1;0;0;0;0;0;Number of DMA read transactions (not PRD). 
system.disk0.dma_write_full_pages;326;101;89;85;84;0;Number of full page size DMA writes. 
system.disk0.dma_write_bytes;2824192;847872;737280;704512;700416;0;Number of bytes transfered via DMA writes. 
system.disk0.dma_write_txs;365;106;91;87;87;0;Number of DMA write transactions. 
system.disk2.dma_read_full_pages;0;0;0;0;0;0;Number of full page size DMA reads (not PRD). 
system.disk2.dma_read_bytes;0;0;0;0;0;0;Number of bytes transfered via DMA reads (not PRD). 
system.disk2.dma_read_txs;0;0;0;0;0;0;Number of DMA read transactions (not PRD). 
system.disk2.dma_write_full_pages;1;0;0;0;0;0;Number of full page size DMA writes. 
system.disk2.dma_write_bytes;8192;0;0;0;0;0;Number of bytes transfered via DMA writes. 
system.disk2.dma_write_txs;1;0;0;0;0;0;Number of DMA write transactions. 
system.cpu_voltage_domain.voltage;1;1;1;1;1;1;Voltage in Volts 
system.cpu_clk_domain.clock;10000;10000;10000;10000;10000;10000;Clock period in ticks 
system.cpu.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu.dtb.read_hits;16798237;3375115;730950;2541175;9497921;154169;DTB read hits 
system.cpu.dtb.read_misses;12496;4368;1437;1403;42069;817;DTB read misses 
system.cpu.dtb.read_acv;98;24;24;24;24;12;DTB read access violations 
system.cpu.dtb.read_accesses;847809;2570829;311542;2017348;8266644;47451;DTB read accesses 
system.cpu.dtb.write_hits;8723187;1443513;504003;1356804;3305381;138689;DTB write hits 
system.cpu.dtb.write_misses;1323;2565;308;317;398094;166;DTB write misses 
system.cpu.dtb.write_acv;176;35;39;39;39;28;DTB write access violations 
system.cpu.dtb.write_accesses;339737;608111;183995;969113;2353677;23401;DTB write accesses 
system.cpu.dtb.data_hits;25521424;4818628;1234953;3897979;12803302;292858;DTB hits 
system.cpu.dtb.data_misses;13819;6933;1745;1720;440163;983;DTB misses 
system.cpu.dtb.data_acv;274;59;63;63;63;40;DTB access violations 
system.cpu.dtb.data_accesses;1187546;3178940;495537;2986461;10620321;70852;DTB accesses 
system.cpu.itb.fetch_hits;6296031;11665688;1725187;10188823;53086381;251566;ITB hits 
system.cpu.itb.fetch_misses;6205;891;851;818;816;395;ITB misses 
system.cpu.itb.fetch_acv;1;0;0;0;0;0;ITB acv 
system.cpu.itb.fetch_accesses;6302236;11666579;1726038;10189641;53087197;251961;ITB accesses 
system.cpu.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu.numCycles;486206205;43829290;10909354;34090723;149807351;2468294;number of cpu cycles simulated 
system.cpu.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu.committedInsts;94471680;15876639;3830441;12693062;58958382;820689;Number of instructions committed 
system.cpu.committedOps;94471680;15876639;3830441;12693062;58958382;820689;Number of ops (including micro ops) committed 
system.cpu.num_int_alu_accesses;91364823;12377056;3514251;10896095;32751135;789478;Number of integer alu accesses 
system.cpu.num_fp_alu_accesses;391353;5679845;313866;3714788;25434136;4040;Number of float alu accesses 
system.cpu.num_func_calls;2982442;220539;153131;252757;289837;18777;number of times a function call or return occured 
system.cpu.num_conditional_control_insts;11747856;913434;343807;1226434;2412897;83557;number of instructions that are conditional controls 
system.cpu.num_int_insts;91364823;12377056;3514251;10896095;32751135;789478;number of integer instructions 
system.cpu.num_fp_insts;391353;5679845;313866;3714788;25434136;4040;number of float instructions 
system.cpu.num_int_register_reads;125530154;23920289;5152406;18756035;68401304;1107847;number of times the integer registers were read 
system.cpu.num_int_register_writes;69676260;7972450;2520076;6718427;26250403;559683;number of times the integer registers were written 
system.cpu.num_fp_register_reads;176611;7029324;378300;3694998;43257862;2589;number of times the floating registers were read 
system.cpu.num_fp_register_writes;179509;5194456;253736;2978864;25168973;2541;number of times the floating registers were written 
system.cpu.num_mem_refs;25582251;4830083;1239949;3903174;13287939;295447;number of memory refs 
system.cpu.num_load_insts;16839529;3382809;734799;2544974;9582200;156161;Number of load instructions 
system.cpu.num_store_insts;8742722;1447274;505150;1358200;3705739;139286;Number of store instructions 
system.cpu.num_idle_cycles;209214410.599957;5040.000000;4080.000000;3840.000000;4320.000000;0;Number of idle cycles 
system.cpu.num_busy_cycles;276991794.400043;43824250.000000;10905274.000000;34086883.000000;149803031;2468294;Number of busy cycles 
system.cpu.not_idle_fraction;0.569700;0.999885;0.999626;0.999887;0.999971;1;Percentage of non-idle cycles 
system.cpu.idle_fraction;0.430300;0.000115;0.000374;0.000113;0.000029;0;Percentage of idle cycles 
system.cpu.Branches;15421369;1196189;532015;1519115;2802032;108955;Number of branches fetched 
system.cpu.op_class::No_OpClass;1611963;150702;77789;224917;1104244;16037;Class of executed instruction 
system.cpu.op_class::IntAlu;65272571;7422571;2239383;6889476;15424775;480864;Class of executed instruction 
system.cpu.op_class::IntMult;171120;8844;5731;55527;20081;1006;Class of executed instruction 
system.cpu.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu.op_class::FloatAdd;84915;2276825;100580;774007;12846734;1221;Class of executed instruction 
system.cpu.op_class::FloatCmp;0;143132;5948;21;12;0;Class of executed instruction 
system.cpu.op_class::FloatCvt;0;26814;9702;17282;74;0;Class of executed instruction 
system.cpu.op_class::FloatMult;0;660189;60175;691008;12058637;0;Class of executed instruction 
system.cpu.op_class::FloatDiv;4189;140287;2688;25023;250;230;Class of executed instruction 
system.cpu.op_class::FloatSqrt;0;1;0;1;0;0;Class of executed instruction 
system.cpu.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu.op_class::MemRead;17259489;3424387;757401;2570322;9630280;160798;Class of executed instruction 
system.cpu.op_class::MemWrite;8821720;1449426;506325;1359840;3710265;139683;Class of executed instruction 
system.cpu.op_class::IprAccess;1259806;180453;66527;87421;4603256;21873;Class of executed instruction 
system.cpu.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu.op_class::total;94485773;15883631;3832249;12694845;59398608;821712;Class of executed instruction 
system.cpu.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu.kern.inst.quiesce;7053;63;51;48;54;0;number of quiesce instructions executed 
system.cpu.kern.inst.hwrei;280707;30675;12611;17507;486323;3287;number of hwrei instructions executed 
system.cpu.kern.ipl_count::0;90708;7272;3555;4538;11197;663;number of times we switched to this ipl 
system.cpu.kern.ipl_count::21;120;68;72;59;64;;number of times we switched to this ipl 
system.cpu.kern.ipl_count::22;4624;449;112;349;1534;25;number of times we switched to this ipl 
system.cpu.kern.ipl_count::31;149673;12118;5358;8579;28777;955;number of times we switched to this ipl 
system.cpu.kern.ipl_count::total;245125;19907;9097;13525;41572;1643;number of times we switched to this ipl 
system.cpu.kern.ipl_good::0;89171;7269;3552;4535;11194;661;number of times we switched to this ipl from a different ipl 
system.cpu.kern.ipl_good::21;120;68;72;59;64;;number of times we switched to this ipl from a different ipl 
system.cpu.kern.ipl_good::22;4624;449;112;349;1534;25;number of times we switched to this ipl from a different ipl 
system.cpu.kern.ipl_good::31;89171;7269;3555;4536;11195;661;number of times we switched to this ipl from a different ipl 
system.cpu.kern.ipl_good::total;183086;15055;7291;9479;23987;1347;number of times we switched to this ipl from a different ipl 
system.cpu.kern.ipl_ticks::0;3878060910000;383156720000;81631480000;302258480000;1387764760000;21684140000;number of cycles we spent at this ipl 
system.cpu.kern.ipl_ticks::21;620370000;345920000;348220000;296060000;317000000;;number of cycles we spent at this ipl 
system.cpu.kern.ipl_ticks::22;16155370000;1546300000;395440000;1148970000;5244010000;96000000;number of cycles we spent at this ipl 
system.cpu.kern.ipl_ticks::31;967211300000;53243820000;26718540000;37203980000;104747590000;2906540000;number of cycles we spent at this ipl 
system.cpu.kern.ipl_ticks::total;4862047950000;438292760000;109093680000;340907490000;1498073360000;24686680000;number of cycles we spent at this ipl 
system.cpu.kern.ipl_used::0;0.983056;0.999587;0.999156;0.999339;0.999732;0.996983;fraction of swpipl calls that actually changed the ipl 
system.cpu.kern.ipl_used::21;1;1;1;1;1;;fraction of swpipl calls that actually changed the ipl 
system.cpu.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu.kern.ipl_used::31;0.595772;0.599851;0.663494;0.528733;0.389026;0.692147;fraction of swpipl calls that actually changed the ipl 
system.cpu.kern.ipl_used::total;0.746909;0.756267;0.801473;0.700850;0.576999;0.819842;fraction of swpipl calls that actually changed the ipl 
system.cpu.kern.syscall::2;8;2;2;2;2;1;number of syscalls executed 
system.cpu.kern.syscall::3;33;3;3;3;3;2;number of syscalls executed 
system.cpu.kern.syscall::4;7;26;27;23;25;;number of syscalls executed 
system.cpu.kern.syscall::6;45;3;3;3;3;2;number of syscalls executed 
system.cpu.kern.syscall::12;1;;;;;;number of syscalls executed 
system.cpu.kern.syscall::15;1;;;;;;number of syscalls executed 
system.cpu.kern.syscall::17;18;5;5;6;5;1;number of syscalls executed 
system.cpu.kern.syscall::19;11;2;2;2;2;;number of syscalls executed 
system.cpu.kern.syscall::20;6;;;;;;number of syscalls executed 
system.cpu.kern.syscall::23;4;;;;;;number of syscalls executed 
system.cpu.kern.syscall::24;8;;;;;;number of syscalls executed 
system.cpu.kern.syscall::33;12;1;1;1;1;1;number of syscalls executed 
system.cpu.kern.syscall::41;2;;;;;;number of syscalls executed 
system.cpu.kern.syscall::45;62;3;3;3;3;3;number of syscalls executed 
system.cpu.kern.syscall::47;8;;;;;;number of syscalls executed 
system.cpu.kern.syscall::48;10;2;2;2;2;1;number of syscalls executed 
system.cpu.kern.syscall::54;12;1;1;1;1;;number of syscalls executed 
system.cpu.kern.syscall::58;2;;;;;;number of syscalls executed 
system.cpu.kern.syscall::59;7;2;2;2;2;1;number of syscalls executed 
system.cpu.kern.syscall::71;63;17;5;5;8;4;number of syscalls executed 
system.cpu.kern.syscall::73;5;;;;;;number of syscalls executed 
system.cpu.kern.syscall::74;18;1;1;1;1;1;number of syscalls executed 
system.cpu.kern.syscall::87;2;;;;;;number of syscalls executed 
system.cpu.kern.syscall::90;3;;;;;;number of syscalls executed 
system.cpu.kern.syscall::92;9;;;;;;number of syscalls executed 
system.cpu.kern.syscall::97;2;;;;;;number of syscalls executed 
system.cpu.kern.syscall::98;2;;;;;;number of syscalls executed 
system.cpu.kern.syscall::132;4;;;;;;number of syscalls executed 
system.cpu.kern.syscall::144;2;1;1;1;1;;number of syscalls executed 
system.cpu.kern.syscall::147;2;;;;;;number of syscalls executed 
system.cpu.kern.syscall::total;369;71;60;57;61;17;number of syscalls executed 
system.cpu.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu.kern.callpal::wrvptptr;1;;;;;;number of callpals executed 
system.cpu.kern.callpal::swpctx;4470;237;229;230;230;126;number of callpals executed 
system.cpu.kern.callpal::tbi;66;13;13;12;13;7;number of callpals executed 
system.cpu.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu.kern.callpal::swpipl;232140;17134;8329;12248;37451;1400;number of callpals executed 
system.cpu.kern.callpal::rdps;9911;1034;342;801;3188;51;number of callpals executed 
system.cpu.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu.kern.callpal::wrusp;8;2;2;2;2;1;number of callpals executed 
system.cpu.kern.callpal::rdusp;10;2;2;2;2;1;number of callpals executed 
system.cpu.kern.callpal::whami;2;;;;;;number of callpals executed 
system.cpu.kern.callpal::rti;8240;2256;587;870;2524;218;number of callpals executed 
system.cpu.kern.callpal::callsys;564;1187;125;177;131;36;number of callpals executed 
system.cpu.kern.callpal::imb;239;7;6;5;6;4;number of callpals executed 
system.cpu.kern.callpal::total;255662;22275;9771;14499;43684;1844;number of callpals executed 
system.cpu.kern.mode_switch::kernel;8930;2493;816;1100;2754;344;number of protection mode switches 
system.cpu.kern.mode_switch::user;2077;2069;454;742;2317;199;number of protection mode switches 
system.cpu.kern.mode_switch::idle;2286;0;0;0;0;0;number of protection mode switches 
system.cpu.kern.mode_switch_good::kernel;0.238298;0.829924;0.556373;0.674545;0.841322;0.578488;fraction of useful protection mode switches 
system.cpu.kern.mode_switch_good::user;1;1;1;1;1;1;fraction of useful protection mode switches 
system.cpu.kern.mode_switch_good::idle;0.022310;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu.kern.mode_switch_good::total;0.320169;0.907058;0.714961;0.805646;0.913824;0.732965;fraction of useful protection mode switches 
system.cpu.kern.mode_ticks::kernel;2038490610000;135442630000;66148310000;79020440000;207194000000;18416570000;number of ticks spent at the given mode 
system.cpu.kern.mode_ticks::user;97522510000;302850130000;42945370000;261887050000;1290879360000;6270110000;number of ticks spent at the given mode 
system.cpu.kern.mode_ticks::idle;2726034790000;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu.kern.swap_context;4471;237;229;230;230;126;number of times the context was actually changed 
system.tsunami.ethernet.descDMAReads;0;0;0;0;0;0;Number of descriptors the device read w/ DMA 
system.tsunami.ethernet.descDMAWrites;0;0;0;0;0;0;Number of descriptors the device wrote w/ DMA 
system.tsunami.ethernet.descDmaReadBytes;0;0;0;0;0;0;number of descriptor bytes read w/ DMA 
system.tsunami.ethernet.descDmaWriteBytes;0;0;0;0;0;0;number of descriptor bytes write w/ DMA 
system.tsunami.ethernet.postedSwi;0;0;0;0;0;0;number of software interrupts posted to CPU 
system.tsunami.ethernet.coalescedSwi;nan;nan;nan;nan;nan;nan;average number of Swi's coalesced into each post 
system.tsunami.ethernet.totalSwi;0;0;0;0;0;0;total number of Swi written to ISR 
system.tsunami.ethernet.postedRxIdle;0;0;0;0;0;0;number of rxIdle interrupts posted to CPU 
system.tsunami.ethernet.coalescedRxIdle;nan;nan;nan;nan;nan;nan;average number of RxIdle's coalesced into each post 
system.tsunami.ethernet.totalRxIdle;0;0;0;0;0;0;total number of RxIdle written to ISR 
system.tsunami.ethernet.postedRxOk;0;0;0;0;0;0;number of RxOk interrupts posted to CPU 
system.tsunami.ethernet.coalescedRxOk;nan;nan;nan;nan;nan;nan;average number of RxOk's coalesced into each post 
system.tsunami.ethernet.totalRxOk;0;0;0;0;0;0;total number of RxOk written to ISR 
system.tsunami.ethernet.postedRxDesc;0;0;0;0;0;0;number of RxDesc interrupts posted to CPU 
system.tsunami.ethernet.coalescedRxDesc;nan;nan;nan;nan;nan;nan;average number of RxDesc's coalesced into each post 
system.tsunami.ethernet.totalRxDesc;0;0;0;0;0;0;total number of RxDesc written to ISR 
system.tsunami.ethernet.postedTxOk;0;0;0;0;0;0;number of TxOk interrupts posted to CPU 
system.tsunami.ethernet.coalescedTxOk;nan;nan;nan;nan;nan;nan;average number of TxOk's coalesced into each post 
system.tsunami.ethernet.totalTxOk;0;0;0;0;0;0;total number of TxOk written to ISR 
system.tsunami.ethernet.postedTxIdle;0;0;0;0;0;0;number of TxIdle interrupts posted to CPU 
system.tsunami.ethernet.coalescedTxIdle;nan;nan;nan;nan;nan;nan;average number of TxIdle's coalesced into each post 
system.tsunami.ethernet.totalTxIdle;0;0;0;0;0;0;total number of TxIdle written to ISR 
system.tsunami.ethernet.postedTxDesc;0;0;0;0;0;0;number of TxDesc interrupts posted to CPU 
system.tsunami.ethernet.coalescedTxDesc;nan;nan;nan;nan;nan;nan;average number of TxDesc's coalesced into each post 
system.tsunami.ethernet.totalTxDesc;0;0;0;0;0;0;total number of TxDesc written to ISR 
system.tsunami.ethernet.postedRxOrn;0;0;0;0;0;0;number of RxOrn posted to CPU 
system.tsunami.ethernet.coalescedRxOrn;nan;nan;nan;nan;nan;nan;average number of RxOrn's coalesced into each post 
system.tsunami.ethernet.totalRxOrn;0;0;0;0;0;0;total number of RxOrn written to ISR 
system.tsunami.ethernet.coalescedTotal;nan;nan;nan;nan;nan;nan;average number of interrupts coalesced into each post 
system.tsunami.ethernet.postedInterrupts;0;0;0;0;0;0;number of posts to CPU 
system.tsunami.ethernet.droppedPackets;0;0;0;0;0;0;number of packets dropped 
system.iobus.trans_dist::ReadReq;7481;3746;3270;3260;2857;;Transaction distribution 
system.iobus.trans_dist::ReadResp;7481;3746;3270;3260;2857;;Transaction distribution 
system.iobus.trans_dist::WriteReq;56727;15416;13150;12822;13850;25;Transaction distribution 
system.iobus.trans_dist::WriteResp;56728;15416;13150;12822;13850;25;Transaction distribution 
system.iobus.trans_dist::WriteInvalidateReq;1;;;;;;Transaction distribution 
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio;9898;1118;434;882;3266;50;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio;296;40;24;24;32;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_sm_chip.pio;20;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_uart4.pio;20;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_ata0.pio;22;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_ata1.pio;22;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio;256;376;408;328;360;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio;20504;9218;8058;8086;6946;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.backdoor.pio;1904;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio;5904;1008;820;772;864;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide-pciconf;284;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet.pio;100;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet-pciconf;196;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.pciconfig.pio;60;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::total;39486;11760;9744;10092;11468;50;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side;88932;26564;23096;22072;21946;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.tsunami.ide.dma::total;88932;26564;23096;22072;21946;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count::total;128418;38324;32840;32164;33414;50;Packet count per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio;39592;4472;1736;3528;13064;200;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio;1184;160;96;96;128;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_sm_chip.pio;10;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_uart4.pio;10;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_ata0.pio;11;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_ata1.pio;11;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio;268;517;561;451;495;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio;10252;4609;4029;4043;3473;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.backdoor.pio;7596;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio;3746;567;461;434;486;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide-pciconf;400;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet.pio;200;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet-pciconf;311;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.pciconfig.pio;120;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::total;63711;10325;6883;8552;17646;200;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side;2837648;848144;737504;704736;700648;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.tsunami.ide.dma::total;2837648;848144;737504;704736;700648;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size::total;2901359;858469;744387;713288;718294;200;Cumulative packet size per connected master and slave (bytes) 
system.iobus.reqLayer0.occupancy;9777000;1050000;365000;824000;3203000;50000;Layer occupancy (ticks) 
system.iobus.reqLayer0.utilization;0.0;0.0;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.iobus.reqLayer1.occupancy;221000;30000;18000;18000;24000;;Layer occupancy (ticks) 
system.iobus.reqLayer1.utilization;0.0;0.0;0.0;0.0;0.0;;Layer utilization (%) 
system.iobus.reqLayer2.occupancy;19000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer2.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.reqLayer6.occupancy;19000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer6.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.reqLayer19.occupancy;17000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer19.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.reqLayer20.occupancy;17000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer20.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.reqLayer22.occupancy;223000;329000;357000;287000;315000;;Layer occupancy (ticks) 
system.iobus.reqLayer22.utilization;0.0;0.0;0.0;0.0;0.0;;Layer utilization (%) 
system.iobus.reqLayer23.occupancy;15167000;5820000;5097000;5105000;4396000;;Layer occupancy (ticks) 
system.iobus.reqLayer23.utilization;0.0;0.0;0.0;0.0;0.0;;Layer utilization (%) 
system.iobus.reqLayer24.occupancy;1887000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer24.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.reqLayer25.occupancy;4469000;819000;665000;626000;702000;;Layer occupancy (ticks) 
system.iobus.reqLayer25.utilization;0.0;0.0;0.0;0.0;0.0;;Layer utilization (%) 
system.iobus.reqLayer26.occupancy;176000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer26.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.reqLayer27.occupancy;75000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer27.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.reqLayer28.occupancy;118000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer28.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.reqLayer29.occupancy;398838321;119319323;103751543;99142608;98570614;;Layer occupancy (ticks) 
system.iobus.reqLayer29.utilization;0.0;0.0;0.1;0.0;0.0;;Layer utilization (%) 
system.iobus.reqLayer30.occupancy;30000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer30.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.respLayer0.occupancy;27014000;9592000;8114000;8278000;8562000;25000;Layer occupancy (ticks) 
system.iobus.respLayer0.utilization;0.0;0.0;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.iobus.respLayer1.occupancy;45131016;13318254;11576752;11066251;11003753;;Layer occupancy (ticks) 
system.iobus.respLayer1.utilization;0.0;0.0;0.0;0.0;0.0;;Layer utilization (%) 
system.cpu.icache.tags.replacements;1579775;68800;43958;45114;68191;10554;number of replacements 
system.cpu.icache.tags.tagsinuse;500.868457;511.997216;511.999694;511.999902;511.997611;511.951737;Cycle average of tags in use 
system.cpu.icache.tags.total_refs;92765522;15806691;3795636;12644726;59331385;955726;Total number of references to valid blocks. 
system.cpu.icache.tags.sampled_refs;1579775;68800;43958;45114;68191;11066;Sample count of references to valid blocks. 
system.cpu.icache.tags.avg_refs;58.720718;229.748416;86.346877;280.283859;870.076476;86.365986;Average number of references to valid blocks. 
system.cpu.icache.tags.warmup_cycle;465121442500;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu.icache.tags.occ_blocks::cpu.inst;500.868457;511.997216;511.999694;511.999902;511.997611;511.951737;Average occupied blocks per requestor 
system.cpu.icache.tags.occ_percent::cpu.inst;0.978259;0.999995;0.999999;1.000000;0.999995;0.999906;Average percentage of cache occupancy 
system.cpu.icache.tags.occ_percent::total;0.978259;0.999995;0.999999;1.000000;0.999995;0.999906;Average percentage of cache occupancy 
system.cpu.icache.tags.occ_task_id_blocks::1024;511;512;512;512;511;512;Occupied blocks per task id 
system.cpu.icache.tags.age_task_id_blocks_1024::0;14;13;15;15;15;16;Occupied blocks per task id 
system.cpu.icache.tags.age_task_id_blocks_1024::1;53;53;57;53;53;50;Occupied blocks per task id 
system.cpu.icache.tags.age_task_id_blocks_1024::2;34;35;29;33;35;31;Occupied blocks per task id 
system.cpu.icache.tags.age_task_id_blocks_1024::3;310;290;298;293;292;312;Occupied blocks per task id 
system.cpu.icache.tags.age_task_id_blocks_1024::4;100;121;113;118;116;103;Occupied blocks per task id 
system.cpu.icache.tags.occ_task_id_percent::1024;0.998047;1;1;1;0.998047;1;Percentage of cache occupancy per task id 
system.cpu.icache.tags.tag_accesses;190552052;31836066;7708458;25434806;118865408;1653981;Number of tag accesses 
system.cpu.icache.tags.data_accesses;190552052;31836066;7708458;25434806;118865408;1653981;Number of data accesses 
system.cpu.icache.ReadReq_hits::cpu.inst;92905270;15814827;3788289;12649729;59330416;811155;number of ReadReq hits 
system.cpu.icache.ReadReq_hits::total;92905270;15814827;3788289;12649729;59330416;811155;number of ReadReq hits 
system.cpu.icache.demand_hits::cpu.inst;92905270;15814827;3788289;12649729;59330416;811155;number of demand (read+write) hits 
system.cpu.icache.demand_hits::total;92905270;15814827;3788289;12649729;59330416;811155;number of demand (read+write) hits 
system.cpu.icache.overall_hits::cpu.inst;92905270;15814827;3788289;12649729;59330416;811155;number of overall hits 
system.cpu.icache.overall_hits::total;92905270;15814827;3788289;12649729;59330416;811155;number of overall hits 
system.cpu.icache.ReadReq_misses::cpu.inst;1580504;68804;43960;45116;68192;10557;number of ReadReq misses 
system.cpu.icache.ReadReq_misses::total;1580504;68804;43960;45116;68192;10557;number of ReadReq misses 
system.cpu.icache.demand_misses::cpu.inst;1580504;68804;43960;45116;68192;10557;number of demand (read+write) misses 
system.cpu.icache.demand_misses::total;1580504;68804;43960;45116;68192;10557;number of demand (read+write) misses 
system.cpu.icache.overall_misses::cpu.inst;1580504;68804;43960;45116;68192;10557;number of overall misses 
system.cpu.icache.overall_misses::total;1580504;68804;43960;45116;68192;10557;number of overall misses 
system.cpu.icache.ReadReq_miss_latency::cpu.inst;149705517750;6659462000;4220587750;4344350500;6690969250;1020436250;number of ReadReq miss cycles 
system.cpu.icache.ReadReq_miss_latency::total;149705517750;6659462000;4220587750;4344350500;6690969250;1020436250;number of ReadReq miss cycles 
system.cpu.icache.demand_miss_latency::cpu.inst;149705517750;6659462000;4220587750;4344350500;6690969250;1020436250;number of demand (read+write) miss cycles 
system.cpu.icache.demand_miss_latency::total;149705517750;6659462000;4220587750;4344350500;6690969250;1020436250;number of demand (read+write) miss cycles 
system.cpu.icache.overall_miss_latency::cpu.inst;149705517750;6659462000;4220587750;4344350500;6690969250;1020436250;number of overall miss cycles 
system.cpu.icache.overall_miss_latency::total;149705517750;6659462000;4220587750;4344350500;6690969250;1020436250;number of overall miss cycles 
system.cpu.icache.ReadReq_accesses::cpu.inst;94485774;15883631;3832249;12694845;59398608;821712;number of ReadReq accesses(hits+misses) 
system.cpu.icache.ReadReq_accesses::total;94485774;15883631;3832249;12694845;59398608;821712;number of ReadReq accesses(hits+misses) 
system.cpu.icache.demand_accesses::cpu.inst;94485774;15883631;3832249;12694845;59398608;821712;number of demand (read+write) accesses 
system.cpu.icache.demand_accesses::total;94485774;15883631;3832249;12694845;59398608;821712;number of demand (read+write) accesses 
system.cpu.icache.overall_accesses::cpu.inst;94485774;15883631;3832249;12694845;59398608;821712;number of overall (read+write) accesses 
system.cpu.icache.overall_accesses::total;94485774;15883631;3832249;12694845;59398608;821712;number of overall (read+write) accesses 
system.cpu.icache.ReadReq_miss_rate::cpu.inst;0.016727;0.004332;0.011471;0.003554;0.001148;0.012848;miss rate for ReadReq accesses 
system.cpu.icache.ReadReq_miss_rate::total;0.016727;0.004332;0.011471;0.003554;0.001148;0.012848;miss rate for ReadReq accesses 
system.cpu.icache.demand_miss_rate::cpu.inst;0.016727;0.004332;0.011471;0.003554;0.001148;0.012848;miss rate for demand accesses 
system.cpu.icache.demand_miss_rate::total;0.016727;0.004332;0.011471;0.003554;0.001148;0.012848;miss rate for demand accesses 
system.cpu.icache.overall_miss_rate::cpu.inst;0.016727;0.004332;0.011471;0.003554;0.001148;0.012848;miss rate for overall accesses 
system.cpu.icache.overall_miss_rate::total;0.016727;0.004332;0.011471;0.003554;0.001148;0.012848;miss rate for overall accesses 
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst;94720.113173;96788.878554;96009.730437;96292.900523;98119.563145;96659.680781;average ReadReq miss latency 
system.cpu.icache.ReadReq_avg_miss_latency::total;94720.113173;96788.878554;96009.730437;96292.900523;98119.563145;96659.680781;average ReadReq miss latency 
system.cpu.icache.demand_avg_miss_latency::cpu.inst;94720.113173;96788.878554;96009.730437;96292.900523;98119.563145;96659.680781;average overall miss latency 
system.cpu.icache.demand_avg_miss_latency::total;94720.113173;96788.878554;96009.730437;96292.900523;98119.563145;96659.680781;average overall miss latency 
system.cpu.icache.overall_avg_miss_latency::cpu.inst;94720.113173;96788.878554;96009.730437;96292.900523;98119.563145;96659.680781;average overall miss latency 
system.cpu.icache.overall_avg_miss_latency::total;94720.113173;96788.878554;96009.730437;96292.900523;98119.563145;96659.680781;average overall miss latency 
system.cpu.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu.icache.ReadReq_mshr_misses::cpu.inst;1580504;68804;43960;45116;68192;10557;number of ReadReq MSHR misses 
system.cpu.icache.ReadReq_mshr_misses::total;1580504;68804;43960;45116;68192;10557;number of ReadReq MSHR misses 
system.cpu.icache.demand_mshr_misses::cpu.inst;1580504;68804;43960;45116;68192;10557;number of demand (read+write) MSHR misses 
system.cpu.icache.demand_mshr_misses::total;1580504;68804;43960;45116;68192;10557;number of demand (read+write) MSHR misses 
system.cpu.icache.overall_mshr_misses::cpu.inst;1580504;68804;43960;45116;68192;10557;number of overall MSHR misses 
system.cpu.icache.overall_mshr_misses::total;1580504;68804;43960;45116;68192;10557;number of overall MSHR misses 
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst;109351157250;4867852000;3085809250;3171675500;4882720750;746509750;number of ReadReq MSHR miss cycles 
system.cpu.icache.ReadReq_mshr_miss_latency::total;109351157250;4867852000;3085809250;3171675500;4882720750;746509750;number of ReadReq MSHR miss cycles 
system.cpu.icache.demand_mshr_miss_latency::cpu.inst;109351157250;4867852000;3085809250;3171675500;4882720750;746509750;number of demand (read+write) MSHR miss cycles 
system.cpu.icache.demand_mshr_miss_latency::total;109351157250;4867852000;3085809250;3171675500;4882720750;746509750;number of demand (read+write) MSHR miss cycles 
system.cpu.icache.overall_mshr_miss_latency::cpu.inst;109351157250;4867852000;3085809250;3171675500;4882720750;746509750;number of overall MSHR miss cycles 
system.cpu.icache.overall_mshr_miss_latency::total;109351157250;4867852000;3085809250;3171675500;4882720750;746509750;number of overall MSHR miss cycles 
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst;0.016727;0.004332;0.011471;0.003554;0.001148;0.012848;mshr miss rate for ReadReq accesses 
system.cpu.icache.ReadReq_mshr_miss_rate::total;0.016727;0.004332;0.011471;0.003554;0.001148;0.012848;mshr miss rate for ReadReq accesses 
system.cpu.icache.demand_mshr_miss_rate::cpu.inst;0.016727;0.004332;0.011471;0.003554;0.001148;0.012848;mshr miss rate for demand accesses 
system.cpu.icache.demand_mshr_miss_rate::total;0.016727;0.004332;0.011471;0.003554;0.001148;0.012848;mshr miss rate for demand accesses 
system.cpu.icache.overall_mshr_miss_rate::cpu.inst;0.016727;0.004332;0.011471;0.003554;0.001148;0.012848;mshr miss rate for overall accesses 
system.cpu.icache.overall_mshr_miss_rate::total;0.016727;0.004332;0.011471;0.003554;0.001148;0.012848;mshr miss rate for overall accesses 
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst;69187.523252;70749.549445;70195.842812;70300.458817;71602.545020;70712.299896;average ReadReq mshr miss latency 
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total;69187.523252;70749.549445;70195.842812;70300.458817;71602.545020;70712.299896;average ReadReq mshr miss latency 
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst;69187.523252;70749.549445;70195.842812;70300.458817;71602.545020;70712.299896;average overall mshr miss latency 
system.cpu.icache.demand_avg_mshr_miss_latency::total;69187.523252;70749.549445;70195.842812;70300.458817;71602.545020;70712.299896;average overall mshr miss latency 
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst;69187.523252;70749.549445;70195.842812;70300.458817;71602.545020;70712.299896;average overall mshr miss latency 
system.cpu.icache.overall_avg_mshr_miss_latency::total;69187.523252;70749.549445;70195.842812;70300.458817;71602.545020;70712.299896;average overall mshr miss latency 
system.cpu.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu.dcache.tags.replacements;2938116;201440;34232;48526;514015;17607;number of replacements 
system.cpu.dcache.tags.tagsinuse;1023.817346;1023.982215;1023.940442;1023.903291;1023.986931;1024;Cycle average of tags in use 
system.cpu.dcache.tags.total_refs;22567920;4620985;1191993;3843349;12325814;311729;Total number of references to valid blocks. 
system.cpu.dcache.tags.sampled_refs;2938116;201440;34232;48526;514015;18631;Sample count of references to valid blocks. 
system.cpu.dcache.tags.avg_refs;7.681085;22.939759;34.821015;79.201851;23.979483;16.731737;Average number of references to valid blocks. 
system.cpu.dcache.tags.warmup_cycle;1107238750;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu.dcache.tags.occ_blocks::cpu.data;1023.817346;1023.982215;1023.940442;1023.903291;1023.986931;1024;Average occupied blocks per requestor 
system.cpu.dcache.tags.occ_percent::cpu.data;0.999822;0.999983;0.999942;0.999906;0.999987;1;Average percentage of cache occupancy 
system.cpu.dcache.tags.occ_percent::total;0.999822;0.999983;0.999942;0.999906;0.999987;1;Average percentage of cache occupancy 
system.cpu.dcache.tags.occ_task_id_blocks::1024;1024;1024;1024;1024;1024;1024;Occupied blocks per task id 
system.cpu.dcache.tags.age_task_id_blocks_1024::0;2;2;2;2;2;7;Occupied blocks per task id 
system.cpu.dcache.tags.age_task_id_blocks_1024::1;89;88;86;88;88;88;Occupied blocks per task id 
system.cpu.dcache.tags.age_task_id_blocks_1024::2;862;716;866;859;702;704;Occupied blocks per task id 
system.cpu.dcache.tags.age_task_id_blocks_1024::3;59;209;54;60;217;211;Occupied blocks per task id 
system.cpu.dcache.tags.age_task_id_blocks_1024::4;12;9;16;15;15;14;Occupied blocks per task id 
system.cpu.dcache.tags.occ_task_id_percent::1024;1;1;1;1;1;1;Percentage of cache occupancy per task id 
system.cpu.dcache.tags.tag_accesses;54019607;9831353;2499606;7839488;26192932;605969;Number of tag accesses 
system.cpu.dcache.tags.data_accesses;54019607;9831353;2499606;7839488;26192932;605969;Number of data accesses 
system.cpu.dcache.ReadReq_hits::cpu.data;13973182;3242482;702901;2498519;9304923;144361;number of ReadReq hits 
system.cpu.dcache.ReadReq_hits::total;13973182;3242482;702901;2498519;9304923;144361;number of ReadReq hits 
system.cpu.dcache.WriteReq_hits::cpu.data;8126573;1327756;477144;1327341;2972779;127195;number of WriteReq hits 
system.cpu.dcache.WriteReq_hits::total;8126573;1327756;477144;1327341;2972779;127195;number of WriteReq hits 
system.cpu.dcache.LoadLockedReq_hits::cpu.data;240129;21399;9377;10717;23435;2395;number of LoadLockedReq hits 
system.cpu.dcache.LoadLockedReq_hits::total;240129;21399;9377;10717;23435;2395;number of LoadLockedReq hits 
system.cpu.dcache.StoreCondReq_hits::cpu.data;260986;21868;9017;10359;24289;2622;number of StoreCondReq hits 
system.cpu.dcache.StoreCondReq_hits::total;260986;21868;9017;10359;24289;2622;number of StoreCondReq hits 
system.cpu.dcache.demand_hits::cpu.data;22099755;4570238;1180045;3825860;12277702;271556;number of demand (read+write) hits 
system.cpu.dcache.demand_hits::total;22099755;4570238;1180045;3825860;12277702;271556;number of demand (read+write) hits 
system.cpu.dcache.overall_hits::cpu.data;22099755;4570238;1180045;3825860;12277702;271556;number of overall hits 
system.cpu.dcache.overall_hits::total;22099755;4570238;1180045;3825860;12277702;271556;number of overall hits 
system.cpu.dcache.ReadReq_misses::cpu.data;2584348;109271;17244;30486;207263;8342;number of ReadReq misses 
system.cpu.dcache.ReadReq_misses::total;2584348;109271;17244;30486;207263;8342;number of ReadReq misses 
system.cpu.dcache.WriteReq_misses::cpu.data;332948;90624;16425;17460;305106;9032;number of WriteReq misses 
system.cpu.dcache.WriteReq_misses::total;332948;90624;16425;17460;305106;9032;number of WriteReq misses 
system.cpu.dcache.LoadLockedReq_misses::cpu.data;22005;1553;574;593;1658;234;number of LoadLockedReq misses 
system.cpu.dcache.LoadLockedReq_misses::total;22005;1553;574;593;1658;234;number of LoadLockedReq misses 
system.cpu.dcache.demand_misses::cpu.data;2917296;199895;33669;47946;512369;17374;number of demand (read+write) misses 
system.cpu.dcache.demand_misses::total;2917296;199895;33669;47946;512369;17374;number of demand (read+write) misses 
system.cpu.dcache.overall_misses::cpu.data;2917296;199895;33669;47946;512369;17374;number of overall misses 
system.cpu.dcache.overall_misses::total;2917296;199895;33669;47946;512369;17374;number of overall misses 
system.cpu.dcache.ReadReq_miss_latency::cpu.data;238117536250;10619894000;1698787500;2933626000;20800614500;810519750;number of ReadReq miss cycles 
system.cpu.dcache.ReadReq_miss_latency::total;238117536250;10619894000;1698787500;2933626000;20800614500;810519750;number of ReadReq miss cycles 
system.cpu.dcache.WriteReq_miss_latency::cpu.data;30415823964;8747632999;1555673499;1647744499;31442635249;852200249;number of WriteReq miss cycles 
system.cpu.dcache.WriteReq_miss_latency::total;30415823964;8747632999;1555673499;1647744499;31442635249;852200249;number of WriteReq miss cycles 
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data;2168277000;150524750;56486000;59434500;168818500;23514250;number of LoadLockedReq miss cycles 
system.cpu.dcache.LoadLockedReq_miss_latency::total;2168277000;150524750;56486000;59434500;168818500;23514250;number of LoadLockedReq miss cycles 
system.cpu.dcache.demand_miss_latency::cpu.data;268533360214;19367526999;3254460999;4581370499;52243249749;1662719999;number of demand (read+write) miss cycles 
system.cpu.dcache.demand_miss_latency::total;268533360214;19367526999;3254460999;4581370499;52243249749;1662719999;number of demand (read+write) miss cycles 
system.cpu.dcache.overall_miss_latency::cpu.data;268533360214;19367526999;3254460999;4581370499;52243249749;1662719999;number of overall miss cycles 
system.cpu.dcache.overall_miss_latency::total;268533360214;19367526999;3254460999;4581370499;52243249749;1662719999;number of overall miss cycles 
system.cpu.dcache.ReadReq_accesses::cpu.data;16557530;3351753;720145;2529005;9512186;152703;number of ReadReq accesses(hits+misses) 
system.cpu.dcache.ReadReq_accesses::total;16557530;3351753;720145;2529005;9512186;152703;number of ReadReq accesses(hits+misses) 
system.cpu.dcache.WriteReq_accesses::cpu.data;8459521;1418380;493569;1344801;3277885;136227;number of WriteReq accesses(hits+misses) 
system.cpu.dcache.WriteReq_accesses::total;8459521;1418380;493569;1344801;3277885;136227;number of WriteReq accesses(hits+misses) 
system.cpu.dcache.LoadLockedReq_accesses::cpu.data;262134;22952;9951;11310;25093;2629;number of LoadLockedReq accesses(hits+misses) 
system.cpu.dcache.LoadLockedReq_accesses::total;262134;22952;9951;11310;25093;2629;number of LoadLockedReq accesses(hits+misses) 
system.cpu.dcache.StoreCondReq_accesses::cpu.data;260986;21868;9017;10359;24289;2622;number of StoreCondReq accesses(hits+misses) 
system.cpu.dcache.StoreCondReq_accesses::total;260986;21868;9017;10359;24289;2622;number of StoreCondReq accesses(hits+misses) 
system.cpu.dcache.demand_accesses::cpu.data;25017051;4770133;1213714;3873806;12790071;288930;number of demand (read+write) accesses 
system.cpu.dcache.demand_accesses::total;25017051;4770133;1213714;3873806;12790071;288930;number of demand (read+write) accesses 
system.cpu.dcache.overall_accesses::cpu.data;25017051;4770133;1213714;3873806;12790071;288930;number of overall (read+write) accesses 
system.cpu.dcache.overall_accesses::total;25017051;4770133;1213714;3873806;12790071;288930;number of overall (read+write) accesses 
system.cpu.dcache.ReadReq_miss_rate::cpu.data;0.156083;0.032601;0.023945;0.012055;0.021789;0.054629;miss rate for ReadReq accesses 
system.cpu.dcache.ReadReq_miss_rate::total;0.156083;0.032601;0.023945;0.012055;0.021789;0.054629;miss rate for ReadReq accesses 
system.cpu.dcache.WriteReq_miss_rate::cpu.data;0.039358;0.063893;0.033278;0.012983;0.093080;0.066301;miss rate for WriteReq accesses 
system.cpu.dcache.WriteReq_miss_rate::total;0.039358;0.063893;0.033278;0.012983;0.093080;0.066301;miss rate for WriteReq accesses 
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data;0.083946;0.067663;0.057683;0.052431;0.066074;0.089007;miss rate for LoadLockedReq accesses 
system.cpu.dcache.LoadLockedReq_miss_rate::total;0.083946;0.067663;0.057683;0.052431;0.066074;0.089007;miss rate for LoadLockedReq accesses 
system.cpu.dcache.demand_miss_rate::cpu.data;0.116612;0.041906;0.027740;0.012377;0.040060;0.060132;miss rate for demand accesses 
system.cpu.dcache.demand_miss_rate::total;0.116612;0.041906;0.027740;0.012377;0.040060;0.060132;miss rate for demand accesses 
system.cpu.dcache.overall_miss_rate::cpu.data;0.116612;0.041906;0.027740;0.012377;0.040060;0.060132;miss rate for overall accesses 
system.cpu.dcache.overall_miss_rate::total;0.116612;0.041906;0.027740;0.012377;0.040060;0.060132;miss rate for overall accesses 
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data;92138.340599;97188.586176;98514.700765;96228.629535;100358.551695;97161.322225;average ReadReq miss latency 
system.cpu.dcache.ReadReq_avg_miss_latency::total;92138.340599;97188.586176;98514.700765;96228.629535;100358.551695;97161.322225;average ReadReq miss latency 
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data;91353.076048;96526.670628;94713.759452;94372.537171;103054.791610;94353.437666;average WriteReq miss latency 
system.cpu.dcache.WriteReq_avg_miss_latency::total;91353.076048;96526.670628;94713.759452;94372.537171;103054.791610;94353.437666;average WriteReq miss latency 
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data;98535.650988;96925.144881;98407.665505;100226.812816;101820.566948;100488.247863;average LoadLockedReq miss latency 
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total;98535.650988;96925.144881;98407.665505;100226.812816;101820.566948;100488.247863;average LoadLockedReq miss latency 
system.cpu.dcache.demand_avg_miss_latency::cpu.data;92048.719161;96888.501458;96660.459146;95552.715534;101964.111312;95701.623057;average overall miss latency 
system.cpu.dcache.demand_avg_miss_latency::total;92048.719161;96888.501458;96660.459146;95552.715534;101964.111312;95701.623057;average overall miss latency 
system.cpu.dcache.overall_avg_miss_latency::cpu.data;92048.719161;96888.501458;96660.459146;95552.715534;101964.111312;95701.623057;average overall miss latency 
system.cpu.dcache.overall_avg_miss_latency::total;92048.719161;96888.501458;96660.459146;95552.715534;101964.111312;95701.623057;average overall miss latency 
system.cpu.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu.dcache.writebacks::writebacks;507947;115973;20569;27778;338114;10644;number of writebacks 
system.cpu.dcache.writebacks::total;507947;115973;20569;27778;338114;10644;number of writebacks 
system.cpu.dcache.ReadReq_mshr_misses::cpu.data;2584348;109271;17244;30486;207263;8342;number of ReadReq MSHR misses 
system.cpu.dcache.ReadReq_mshr_misses::total;2584348;109271;17244;30486;207263;8342;number of ReadReq MSHR misses 
system.cpu.dcache.WriteReq_mshr_misses::cpu.data;332948;90624;16425;17460;305106;9032;number of WriteReq MSHR misses 
system.cpu.dcache.WriteReq_mshr_misses::total;332948;90624;16425;17460;305106;9032;number of WriteReq MSHR misses 
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data;22005;1553;574;593;1658;234;number of LoadLockedReq MSHR misses 
system.cpu.dcache.LoadLockedReq_mshr_misses::total;22005;1553;574;593;1658;234;number of LoadLockedReq MSHR misses 
system.cpu.dcache.demand_mshr_misses::cpu.data;2917296;199895;33669;47946;512369;17374;number of demand (read+write) MSHR misses 
system.cpu.dcache.demand_mshr_misses::total;2917296;199895;33669;47946;512369;17374;number of demand (read+write) MSHR misses 
system.cpu.dcache.overall_mshr_misses::cpu.data;2917296;199895;33669;47946;512369;17374;number of overall MSHR misses 
system.cpu.dcache.overall_mshr_misses::total;2917296;199895;33669;47946;512369;17374;number of overall MSHR misses 
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data;173728850750;7662428000;1236163500;2128162000;15074166500;588723250;number of ReadReq MSHR miss cycles 
system.cpu.dcache.ReadReq_mshr_miss_latency::total;173728850750;7662428000;1236163500;2128162000;15074166500;588723250;number of ReadReq MSHR miss cycles 
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data;22087360036;6455982001;1156443501;1224516501;23048114751;634114751;number of WriteReq MSHR miss cycles 
system.cpu.dcache.WriteReq_mshr_miss_latency::total;22087360036;6455982001;1156443501;1224516501;23048114751;634114751;number of WriteReq MSHR miss cycles 
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data;1564407000;108564250;40986000;43370500;123189500;17163750;number of LoadLockedReq MSHR miss cycles 
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total;1564407000;108564250;40986000;43370500;123189500;17163750;number of LoadLockedReq MSHR miss cycles 
system.cpu.dcache.demand_mshr_miss_latency::cpu.data;195816210786;14118410001;2392607001;3352678501;38122281251;1222838001;number of demand (read+write) MSHR miss cycles 
system.cpu.dcache.demand_mshr_miss_latency::total;195816210786;14118410001;2392607001;3352678501;38122281251;1222838001;number of demand (read+write) MSHR miss cycles 
system.cpu.dcache.overall_mshr_miss_latency::cpu.data;195816210786;14118410001;2392607001;3352678501;38122281251;1222838001;number of overall MSHR miss cycles 
system.cpu.dcache.overall_mshr_miss_latency::total;195816210786;14118410001;2392607001;3352678501;38122281251;1222838001;number of overall MSHR miss cycles 
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data;1480430000;803410000;702390000;700820000;610820000;;number of ReadReq MSHR uncacheable cycles 
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total;1480430000;803410000;702390000;700820000;610820000;;number of ReadReq MSHR uncacheable cycles 
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data;2631580000;454910000;340750000;382280000;620420000;5500000;number of WriteReq MSHR uncacheable cycles 
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total;2631580000;454910000;340750000;382280000;620420000;5500000;number of WriteReq MSHR uncacheable cycles 
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data;4112010000;1258320000;1043140000;1083100000;1231240000;5500000;number of overall MSHR uncacheable cycles 
system.cpu.dcache.overall_mshr_uncacheable_latency::total;4112010000;1258320000;1043140000;1083100000;1231240000;5500000;number of overall MSHR uncacheable cycles 
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data;0.156083;0.032601;0.023945;0.012055;0.021789;0.054629;mshr miss rate for ReadReq accesses 
system.cpu.dcache.ReadReq_mshr_miss_rate::total;0.156083;0.032601;0.023945;0.012055;0.021789;0.054629;mshr miss rate for ReadReq accesses 
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data;0.039358;0.063893;0.033278;0.012983;0.093080;0.066301;mshr miss rate for WriteReq accesses 
system.cpu.dcache.WriteReq_mshr_miss_rate::total;0.039358;0.063893;0.033278;0.012983;0.093080;0.066301;mshr miss rate for WriteReq accesses 
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data;0.083946;0.067663;0.057683;0.052431;0.066074;0.089007;mshr miss rate for LoadLockedReq accesses 
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total;0.083946;0.067663;0.057683;0.052431;0.066074;0.089007;mshr miss rate for LoadLockedReq accesses 
system.cpu.dcache.demand_mshr_miss_rate::cpu.data;0.116612;0.041906;0.027740;0.012377;0.040060;0.060132;mshr miss rate for demand accesses 
system.cpu.dcache.demand_mshr_miss_rate::total;0.116612;0.041906;0.027740;0.012377;0.040060;0.060132;mshr miss rate for demand accesses 
system.cpu.dcache.overall_mshr_miss_rate::cpu.data;0.116612;0.041906;0.027740;0.012377;0.040060;0.060132;mshr miss rate for overall accesses 
system.cpu.dcache.overall_mshr_miss_rate::total;0.116612;0.041906;0.027740;0.012377;0.040060;0.060132;mshr miss rate for overall accesses 
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data;67223.474064;70123.161681;71686.586639;69807.846224;72729.655076;70573.393671;average ReadReq mshr miss latency 
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total;67223.474064;70123.161681;71686.586639;69807.846224;72729.655076;70573.393671;average ReadReq mshr miss latency 
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data;66338.767723;71239.208168;70407.519087;70132.674742;75541.335637;70207.567648;average WriteReq mshr miss latency 
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total;66338.767723;71239.208168;70407.519087;70132.674742;75541.335637;70207.567648;average WriteReq mshr miss latency 
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data;71093.251534;69906.149388;71404.181185;73137.436762;74300.060314;73349.358974;average LoadLockedReq mshr miss latency 
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total;71093.251534;69906.149388;71404.181185;73137.436762;74300.060314;73349.358974;average LoadLockedReq mshr miss latency 
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data;67122.503437;70629.130298;71062.609552;69926.135673;74403.957404;70383.216358;average overall mshr miss latency 
system.cpu.dcache.demand_avg_mshr_miss_latency::total;67122.503437;70629.130298;71062.609552;69926.135673;74403.957404;70383.216358;average overall mshr miss latency 
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data;67122.503437;70629.130298;71062.609552;69926.135673;74403.957404;70383.216358;average overall mshr miss latency 
system.cpu.dcache.overall_avg_mshr_miss_latency::total;67122.503437;70629.130298;71062.609552;69926.135673;74403.957404;70383.216358;average overall mshr miss latency 
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data;inf;inf;inf;inf;inf;;average ReadReq mshr uncacheable latency 
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;;average ReadReq mshr uncacheable latency 
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
