# Board Configuration: XCAU15P with IS25WP128F
# Target: XCAU15P Artix UltraScale+ FPGA with IS25WP128F SPI flash
# Platform: WSL2 + Windows Vivado 2025.1
# Use case: Micropanel daemon integration (multiple target use)

# FPGA Configuration
# Note: Update FPGA_PART with exact part number after running:
#   ./vivado-fpga-tool.sh info
# Common variants: xcau15p-ffvb676-2-e, xcau15p-ffvb676-2-i
FPGA_PART="xcau15p"
FPGA_DEVICE="xcau15p_0"
JTAG_DEVICE_INDEX=0

# SPI Flash Configuration
FLASH_PART="is25wp128f-spi-x1_x2_x4"
DEFAULT_FLASH_SIZE="16M"

# Platform-specific: Windows Vivado accessed from WSL2
VIVADO_PATH="/mnt/c/Xilinx/2025.1/Vivado"

# Optional: BSCAN_SPI bitstream (if not specified, Vivado auto-generates)
# BSCAN_BITSTREAM="bscan_spi/xcau15p.bit"

# Board description (for display purposes)
BOARD_DESCRIPTION="XCAU15P UltraScale+ Board (XCAU15P + IS25WP128F 16MB SPI Flash)"

# Application Notes:
# - This board supports multiple target use
# - Use different .bin files for different targets:
#   ./vivado-fpga-tool.sh flash --board=xcau15p-is25wp128f --file=bins/target1-xcau15p.bin
#   ./vivado-fpga-tool.sh flash --board=xcau15p-is25wp128f --file=bins/target2-xcau15p.bin
