/*
 * Copyright (c) 2018 National Instruments Corp
 *
 * SPDX-License-Identifier: GPL-2.0 OR X11
 */

/dts-v1/;
/plugin/;

/{

#include "eiscat-fpga.dtsi"

fragment@1 {
	target = <&amba>;
	reg = <0x0001>;
	__overlay__ {
		nixge0: ethernet@40000000 {
			compatible = "ni,xge-enet-2.00";
			reg = <0x40000000 0x6000>;

			clocks = <&clkc 15>;
			clock-names = "bus_clk";

			nvmem-cells = <&eth1_addr>;
			nvmem-cell-names = "address";

			interrupts = <0 29 4>, <0 30 4>;
			interrupt-names = "rx", "tx";
			interrupt-parent = <&intc>;
			status = "okay";

			phy-mode = "xgmii";
			phy-handle = <&ethernet_phy1>;

			ethernet_phy1: ethernet-phy@4 {
				compatible = "ethernet-phy-ieee802.3-c45";
				reg = <4>;
			};
		};

		uio@40006000 {
			compatible = "usrp-uio";
			reg = <0x40006000 0x2000>;
			reg-names = "misc-enet-regs0";
			status = "okay";
		};

		nixge1: ethernet@40008000 {
			compatible = "ni,xge-enet-2.00";
			reg = <0x40008000 0x6000>;

			clocks = <&clkc 15>;
			clock-names = "bus_clk";

			nvmem-cells = <&eth2_addr>;
			nvmem-cell-names = "address";

			interrupts = <0 31 4>, <0 32 4>;
			interrupt-names = "rx", "tx";
			interrupt-parent = <&intc>;
			status = "okay";

			phy-mode = "xgmii";
			phy-handle = <&ethernet_phy2>;

			ethernet_phy2: ethernet-phy@4 {
				compatible = "ethernet-phy-ieee802.3-c45";
				reg = <4>;
			};
		};

		uio@4000e000 {
			compatible = "usrp-uio";
			reg = <0x4000e000 0x2000>;
			reg-names = "misc-enet-regs1";
			status = "okay";
		};
	};
};

#include "eiscat-common.dtsi"
#include "dma-common.dtsi"

};
