<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>CANode: PWR</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">CANode
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#groups">Modules</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">PWR<div class="ingroups"><a class="el" href="../../d9/d5b/group__STM32F4xx__StdPeriph__Driver.html">STM32F4xx_StdPeriph_Driver</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>PWR driver modules.  
<a href="#details">More...</a></p>
<div class="dynheader">
Collaboration diagram for PWR:</div>
<div class="dyncontent">
<center><table><tr><td><img src="../../d0/dd5/group__PWR.png" border="0" alt="" usemap="#d0_2dd5_2group____PWR"/>
<map name="d0_2dd5_2group____PWR" id="d0_2dd5_2group____PWR">
<area shape="rect" id="node1" href="../../d9/d5b/group__STM32F4xx__StdPeriph__Driver.html" title="STM32F4xx_StdPeriph\l_Driver" alt="" coords="5,23,163,65"/>
<area shape="rect" id="node2" href="../../d4/d60/group__PWR__Exported__Constants.html" title="PWR_Exported_Constants" alt="" coords="313,5,493,32"/>
<area shape="rect" id="node4" href="../../da/d5b/group__PWR__Private__Functions.html" title="PWR_Private_Functions" alt="" coords="320,56,487,83"/>
</map>
</td></tr></table></center>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="groups"></a>
Modules</h2></td></tr>
<tr class="memitem:d4/d60/group__PWR__Exported__Constants"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/d60/group__PWR__Exported__Constants.html">PWR_Exported_Constants</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:da/d5b/group__PWR__Private__Functions"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/d5b/group__PWR__Private__Functions.html">PWR_Private_Functions</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga7f88bce73931300319824f22578f90de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/dd5/group__PWR.html#ga7f88bce73931300319824f22578f90de">PWR_OFFSET</a>&#160;&#160;&#160;(<a class="el" href="../../d7/db9/group__Peripheral__memory__map.html#gac691ec23dace8b7a649a25acb110217a">PWR_BASE</a> - <a class="el" href="../../d7/db9/group__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a>)</td></tr>
<tr class="separator:ga7f88bce73931300319824f22578f90de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa1d3d0ea72132df651c76fc1bdffffc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/dd5/group__PWR.html#gafa1d3d0ea72132df651c76fc1bdffffc">CR_OFFSET</a>&#160;&#160;&#160;(<a class="el" href="../../d0/dd5/group__PWR.html#ga7f88bce73931300319824f22578f90de">PWR_OFFSET</a> + 0x00)</td></tr>
<tr class="separator:gafa1d3d0ea72132df651c76fc1bdffffc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36ff45d972bf94f31f172fd53cf44d23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/dd5/group__PWR.html#ga36ff45d972bf94f31f172fd53cf44d23">DBP_BitNumber</a>&#160;&#160;&#160;0x08</td></tr>
<tr class="separator:ga36ff45d972bf94f31f172fd53cf44d23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga799ab60bdbcfc1076cf2d7f206d09b0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/dd5/group__PWR.html#ga799ab60bdbcfc1076cf2d7f206d09b0c">CR_DBP_BB</a>&#160;&#160;&#160;(<a class="el" href="../../d7/db9/group__Peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="../../d6/d1a/group__RCC.html#gafa1d3d0ea72132df651c76fc1bdffffc">CR_OFFSET</a> * 32) + (<a class="el" href="../../d0/dd5/group__PWR.html#ga36ff45d972bf94f31f172fd53cf44d23">DBP_BitNumber</a> * 4))</td></tr>
<tr class="separator:ga799ab60bdbcfc1076cf2d7f206d09b0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17d618eb800c401ef9c6789c9374eaf8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/dd5/group__PWR.html#ga17d618eb800c401ef9c6789c9374eaf8">PVDE_BitNumber</a>&#160;&#160;&#160;0x04</td></tr>
<tr class="separator:ga17d618eb800c401ef9c6789c9374eaf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49f51ef8285a6be76fd204d49a00709c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/dd5/group__PWR.html#ga49f51ef8285a6be76fd204d49a00709c">CR_PVDE_BB</a>&#160;&#160;&#160;(<a class="el" href="../../d7/db9/group__Peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="../../d6/d1a/group__RCC.html#gafa1d3d0ea72132df651c76fc1bdffffc">CR_OFFSET</a> * 32) + (<a class="el" href="../../d0/dd5/group__PWR.html#ga17d618eb800c401ef9c6789c9374eaf8">PVDE_BitNumber</a> * 4))</td></tr>
<tr class="separator:ga49f51ef8285a6be76fd204d49a00709c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad99a3da921e3e64587f6b9505ecba665"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/dd5/group__PWR.html#gad99a3da921e3e64587f6b9505ecba665">FPDS_BitNumber</a>&#160;&#160;&#160;0x09</td></tr>
<tr class="separator:gad99a3da921e3e64587f6b9505ecba665"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57d7041b5d1bf0ec94fa18152a7fa208"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/dd5/group__PWR.html#ga57d7041b5d1bf0ec94fa18152a7fa208">CR_FPDS_BB</a>&#160;&#160;&#160;(<a class="el" href="../../d7/db9/group__Peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="../../d6/d1a/group__RCC.html#gafa1d3d0ea72132df651c76fc1bdffffc">CR_OFFSET</a> * 32) + (<a class="el" href="../../d0/dd5/group__PWR.html#gad99a3da921e3e64587f6b9505ecba665">FPDS_BitNumber</a> * 4))</td></tr>
<tr class="separator:ga57d7041b5d1bf0ec94fa18152a7fa208"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15fea9df1b0d324394336f70b319b377"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/dd5/group__PWR.html#ga15fea9df1b0d324394336f70b319b377">PMODE_BitNumber</a>&#160;&#160;&#160;0x0E</td></tr>
<tr class="separator:ga15fea9df1b0d324394336f70b319b377"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e7c040f5c63f0fce3e274d9a03f1d1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/dd5/group__PWR.html#ga2e7c040f5c63f0fce3e274d9a03f1d1a">CR_PMODE_BB</a>&#160;&#160;&#160;(<a class="el" href="../../d7/db9/group__Peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="../../d6/d1a/group__RCC.html#gafa1d3d0ea72132df651c76fc1bdffffc">CR_OFFSET</a> * 32) + (<a class="el" href="../../d0/dd5/group__PWR.html#ga15fea9df1b0d324394336f70b319b377">PMODE_BitNumber</a> * 4))</td></tr>
<tr class="separator:ga2e7c040f5c63f0fce3e274d9a03f1d1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f24ddbcbc5b8d74c0b032cfa53c725a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/dd5/group__PWR.html#ga2f24ddbcbc5b8d74c0b032cfa53c725a">ODEN_BitNumber</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="separator:ga2f24ddbcbc5b8d74c0b032cfa53c725a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ce2817ed3cc064b3577f90cbb23be35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/dd5/group__PWR.html#ga1ce2817ed3cc064b3577f90cbb23be35">CR_ODEN_BB</a>&#160;&#160;&#160;(<a class="el" href="../../d7/db9/group__Peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="../../d6/d1a/group__RCC.html#gafa1d3d0ea72132df651c76fc1bdffffc">CR_OFFSET</a> * 32) + (<a class="el" href="../../d0/dd5/group__PWR.html#ga2f24ddbcbc5b8d74c0b032cfa53c725a">ODEN_BitNumber</a> * 4))</td></tr>
<tr class="separator:ga1ce2817ed3cc064b3577f90cbb23be35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2e21cacf95f557d2535d623c41577c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/dd5/group__PWR.html#gaf2e21cacf95f557d2535d623c41577c2">ODSWEN_BitNumber</a>&#160;&#160;&#160;0x11</td></tr>
<tr class="separator:gaf2e21cacf95f557d2535d623c41577c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4915f7ce72ac67213c7a5b50bce70d54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/dd5/group__PWR.html#ga4915f7ce72ac67213c7a5b50bce70d54">CR_ODSWEN_BB</a>&#160;&#160;&#160;(<a class="el" href="../../d7/db9/group__Peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="../../d6/d1a/group__RCC.html#gafa1d3d0ea72132df651c76fc1bdffffc">CR_OFFSET</a> * 32) + (<a class="el" href="../../d0/dd5/group__PWR.html#gaf2e21cacf95f557d2535d623c41577c2">ODSWEN_BitNumber</a> * 4))</td></tr>
<tr class="separator:ga4915f7ce72ac67213c7a5b50bce70d54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a0832bfe421cdd6f2640ffb625cc2d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/dd5/group__PWR.html#ga1a0832bfe421cdd6f2640ffb625cc2d8">BRE_BitNumber</a>&#160;&#160;&#160;0x09</td></tr>
<tr class="separator:ga1a0832bfe421cdd6f2640ffb625cc2d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1451a5ec810860a7c2e28c23f0c0e928"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/dd5/group__PWR.html#ga1451a5ec810860a7c2e28c23f0c0e928">CSR_BRE_BB</a>&#160;&#160;&#160;(<a class="el" href="../../d7/db9/group__Peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="../../d6/d1a/group__RCC.html#ga984cbe73312b6d3d355c5053763d499a">CSR_OFFSET</a> * 32) + (<a class="el" href="../../d0/dd5/group__PWR.html#ga1a0832bfe421cdd6f2640ffb625cc2d8">BRE_BitNumber</a> * 4))</td></tr>
<tr class="separator:ga1451a5ec810860a7c2e28c23f0c0e928"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ee6bf9218f3c476629dd9ee70deef21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/dd5/group__PWR.html#ga8ee6bf9218f3c476629dd9ee70deef21">CR_DS_MASK</a>&#160;&#160;&#160;((uint32_t)0xFFFFF3FC)</td></tr>
<tr class="separator:ga8ee6bf9218f3c476629dd9ee70deef21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4a30eebdd1d292331a578b189962e77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/dd5/group__PWR.html#gac4a30eebdd1d292331a578b189962e77">CR_PLS_MASK</a>&#160;&#160;&#160;((uint32_t)0xFFFFFF1F)</td></tr>
<tr class="separator:gac4a30eebdd1d292331a578b189962e77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga333526e1d0a5fa4877ad982f9830bbeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/dd5/group__PWR.html#ga333526e1d0a5fa4877ad982f9830bbeb">CR_VOS_MASK</a>&#160;&#160;&#160;((uint32_t)0xFFFF3FFF)</td></tr>
<tr class="separator:ga333526e1d0a5fa4877ad982f9830bbeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gad03a0aac7bc3bc3a9fd012f3769a6990"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/dd5/group__PWR.html#gad03a0aac7bc3bc3a9fd012f3769a6990">PWR_DeInit</a> (void)</td></tr>
<tr class="memdesc:gad03a0aac7bc3bc3a9fd012f3769a6990"><td class="mdescLeft">&#160;</td><td class="mdescRight">Deinitializes the PWR peripheral registers to their default reset values.  <a href="#gad03a0aac7bc3bc3a9fd012f3769a6990">More...</a><br /></td></tr>
<tr class="separator:gad03a0aac7bc3bc3a9fd012f3769a6990"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0741aea35572b1a75f82b74de12df800"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/dd5/group__PWR.html#ga0741aea35572b1a75f82b74de12df800">PWR_BackupAccessCmd</a> (<a class="el" href="../../d6/d81/group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:ga0741aea35572b1a75f82b74de12df800"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables access to the backup domain (RTC registers, RTC backup data registers and backup SRAM).  <a href="#ga0741aea35572b1a75f82b74de12df800">More...</a><br /></td></tr>
<tr class="separator:ga0741aea35572b1a75f82b74de12df800"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga237c143ef6aa55abb8049fa7bf24ab8f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/dd5/group__PWR.html#ga237c143ef6aa55abb8049fa7bf24ab8f">PWR_PVDLevelConfig</a> (uint32_t PWR_PVDLevel)</td></tr>
<tr class="memdesc:ga237c143ef6aa55abb8049fa7bf24ab8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the voltage threshold detected by the Power Voltage Detector(PVD).  <a href="#ga237c143ef6aa55abb8049fa7bf24ab8f">More...</a><br /></td></tr>
<tr class="separator:ga237c143ef6aa55abb8049fa7bf24ab8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42cad476b816e0a33594a933b3ed1acd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/dd5/group__PWR.html#ga42cad476b816e0a33594a933b3ed1acd">PWR_PVDCmd</a> (<a class="el" href="../../d6/d81/group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:ga42cad476b816e0a33594a933b3ed1acd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the Power Voltage Detector(PVD).  <a href="#ga42cad476b816e0a33594a933b3ed1acd">More...</a><br /></td></tr>
<tr class="separator:ga42cad476b816e0a33594a933b3ed1acd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83a4d6c5b048f2dab18e8fb04f5368d7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/dd5/group__PWR.html#ga83a4d6c5b048f2dab18e8fb04f5368d7">PWR_BackupRegulatorCmd</a> (<a class="el" href="../../d6/d81/group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:ga83a4d6c5b048f2dab18e8fb04f5368d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the Backup Regulator.  <a href="#ga83a4d6c5b048f2dab18e8fb04f5368d7">More...</a><br /></td></tr>
<tr class="separator:ga83a4d6c5b048f2dab18e8fb04f5368d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada193dea79762f379d4e666a98f28d89"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/dd5/group__PWR.html#gada193dea79762f379d4e666a98f28d89">PWR_MainRegulatorModeConfig</a> (uint32_t PWR_Regulator_Voltage)</td></tr>
<tr class="memdesc:gada193dea79762f379d4e666a98f28d89"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the main internal regulator output voltage.  <a href="#gada193dea79762f379d4e666a98f28d89">More...</a><br /></td></tr>
<tr class="separator:gada193dea79762f379d4e666a98f28d89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga547343cc21342f0f0c66c51cbbf274e9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/dd5/group__PWR.html#ga547343cc21342f0f0c66c51cbbf274e9">PWR_OverDriveCmd</a> (<a class="el" href="../../d6/d81/group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:ga547343cc21342f0f0c66c51cbbf274e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the Over-Drive.  <a href="#ga547343cc21342f0f0c66c51cbbf274e9">More...</a><br /></td></tr>
<tr class="separator:ga547343cc21342f0f0c66c51cbbf274e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d0f38d37bbbe83743da490232c401cb"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/dd5/group__PWR.html#ga9d0f38d37bbbe83743da490232c401cb">PWR_OverDriveSWCmd</a> (<a class="el" href="../../d6/d81/group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:ga9d0f38d37bbbe83743da490232c401cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the Over-Drive switching.  <a href="#ga9d0f38d37bbbe83743da490232c401cb">More...</a><br /></td></tr>
<tr class="separator:ga9d0f38d37bbbe83743da490232c401cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbd92c224ccbd9a94ec457faac2841b9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/dd5/group__PWR.html#gafbd92c224ccbd9a94ec457faac2841b9">PWR_UnderDriveCmd</a> (<a class="el" href="../../d6/d81/group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:gafbd92c224ccbd9a94ec457faac2841b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the Under-Drive mode.  <a href="#gafbd92c224ccbd9a94ec457faac2841b9">More...</a><br /></td></tr>
<tr class="separator:gafbd92c224ccbd9a94ec457faac2841b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0af19a9fdf0324f2ada60c9bce1aab5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/dd5/group__PWR.html#gaf0af19a9fdf0324f2ada60c9bce1aab5">PWR_FlashPowerDownCmd</a> (<a class="el" href="../../d6/d81/group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:gaf0af19a9fdf0324f2ada60c9bce1aab5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the Flash Power Down in STOP mode.  <a href="#gaf0af19a9fdf0324f2ada60c9bce1aab5">More...</a><br /></td></tr>
<tr class="separator:gaf0af19a9fdf0324f2ada60c9bce1aab5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga694676ac06a9baf50eae45adae0118ab"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/dd5/group__PWR.html#ga694676ac06a9baf50eae45adae0118ab">PWR_EnterSTOPMode</a> (uint32_t PWR_Regulator, uint8_t PWR_STOPEntry)</td></tr>
<tr class="memdesc:ga694676ac06a9baf50eae45adae0118ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enters STOP mode.  <a href="#ga694676ac06a9baf50eae45adae0118ab">More...</a><br /></td></tr>
<tr class="separator:ga694676ac06a9baf50eae45adae0118ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca6b21d0ecbaf60d866927811e90e08c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/dd5/group__PWR.html#gaca6b21d0ecbaf60d866927811e90e08c">PWR_EnterUnderDriveSTOPMode</a> (uint32_t PWR_Regulator, uint8_t PWR_STOPEntry)</td></tr>
<tr class="memdesc:gaca6b21d0ecbaf60d866927811e90e08c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enters in Under-Drive STOP mode.  <a href="#gaca6b21d0ecbaf60d866927811e90e08c">More...</a><br /></td></tr>
<tr class="separator:gaca6b21d0ecbaf60d866927811e90e08c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00ddae00a9c327b81b24d2597b0052f3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/dd5/group__PWR.html#ga00ddae00a9c327b81b24d2597b0052f3">PWR_EnterSTANDBYMode</a> (void)</td></tr>
<tr class="memdesc:ga00ddae00a9c327b81b24d2597b0052f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enters STANDBY mode.  <a href="#ga00ddae00a9c327b81b24d2597b0052f3">More...</a><br /></td></tr>
<tr class="separator:ga00ddae00a9c327b81b24d2597b0052f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa980163a4d83304280ee34942464b4ec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/d81/group__Exported__types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/dd5/group__PWR.html#gaa980163a4d83304280ee34942464b4ec">PWR_GetFlagStatus</a> (uint32_t PWR_FLAG)</td></tr>
<tr class="memdesc:gaa980163a4d83304280ee34942464b4ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks whether the specified PWR flag is set or not.  <a href="#gaa980163a4d83304280ee34942464b4ec">More...</a><br /></td></tr>
<tr class="separator:gaa980163a4d83304280ee34942464b4ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01c4b2fbd16514b993324e101c3ddf7c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/dd5/group__PWR.html#ga01c4b2fbd16514b993324e101c3ddf7c">PWR_ClearFlag</a> (uint32_t PWR_FLAG)</td></tr>
<tr class="memdesc:ga01c4b2fbd16514b993324e101c3ddf7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears the PWR's pending flags.  <a href="#ga01c4b2fbd16514b993324e101c3ddf7c">More...</a><br /></td></tr>
<tr class="separator:ga01c4b2fbd16514b993324e101c3ddf7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>PWR driver modules. </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga1a0832bfe421cdd6f2640ffb625cc2d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a0832bfe421cdd6f2640ffb625cc2d8">&#9670;&nbsp;</a></span>BRE_BitNumber</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BRE_BitNumber&#160;&#160;&#160;0x09</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga799ab60bdbcfc1076cf2d7f206d09b0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga799ab60bdbcfc1076cf2d7f206d09b0c">&#9670;&nbsp;</a></span>CR_DBP_BB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CR_DBP_BB&#160;&#160;&#160;(<a class="el" href="../../d7/db9/group__Peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="../../d6/d1a/group__RCC.html#gafa1d3d0ea72132df651c76fc1bdffffc">CR_OFFSET</a> * 32) + (<a class="el" href="../../d0/dd5/group__PWR.html#ga36ff45d972bf94f31f172fd53cf44d23">DBP_BitNumber</a> * 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8ee6bf9218f3c476629dd9ee70deef21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8ee6bf9218f3c476629dd9ee70deef21">&#9670;&nbsp;</a></span>CR_DS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CR_DS_MASK&#160;&#160;&#160;((uint32_t)0xFFFFF3FC)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga57d7041b5d1bf0ec94fa18152a7fa208"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga57d7041b5d1bf0ec94fa18152a7fa208">&#9670;&nbsp;</a></span>CR_FPDS_BB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CR_FPDS_BB&#160;&#160;&#160;(<a class="el" href="../../d7/db9/group__Peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="../../d6/d1a/group__RCC.html#gafa1d3d0ea72132df651c76fc1bdffffc">CR_OFFSET</a> * 32) + (<a class="el" href="../../d0/dd5/group__PWR.html#gad99a3da921e3e64587f6b9505ecba665">FPDS_BitNumber</a> * 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1ce2817ed3cc064b3577f90cbb23be35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ce2817ed3cc064b3577f90cbb23be35">&#9670;&nbsp;</a></span>CR_ODEN_BB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CR_ODEN_BB&#160;&#160;&#160;(<a class="el" href="../../d7/db9/group__Peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="../../d6/d1a/group__RCC.html#gafa1d3d0ea72132df651c76fc1bdffffc">CR_OFFSET</a> * 32) + (<a class="el" href="../../d0/dd5/group__PWR.html#ga2f24ddbcbc5b8d74c0b032cfa53c725a">ODEN_BitNumber</a> * 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4915f7ce72ac67213c7a5b50bce70d54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4915f7ce72ac67213c7a5b50bce70d54">&#9670;&nbsp;</a></span>CR_ODSWEN_BB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CR_ODSWEN_BB&#160;&#160;&#160;(<a class="el" href="../../d7/db9/group__Peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="../../d6/d1a/group__RCC.html#gafa1d3d0ea72132df651c76fc1bdffffc">CR_OFFSET</a> * 32) + (<a class="el" href="../../d0/dd5/group__PWR.html#gaf2e21cacf95f557d2535d623c41577c2">ODSWEN_BitNumber</a> * 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gafa1d3d0ea72132df651c76fc1bdffffc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa1d3d0ea72132df651c76fc1bdffffc">&#9670;&nbsp;</a></span>CR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CR_OFFSET&#160;&#160;&#160;(<a class="el" href="../../d0/dd5/group__PWR.html#ga7f88bce73931300319824f22578f90de">PWR_OFFSET</a> + 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac4a30eebdd1d292331a578b189962e77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac4a30eebdd1d292331a578b189962e77">&#9670;&nbsp;</a></span>CR_PLS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CR_PLS_MASK&#160;&#160;&#160;((uint32_t)0xFFFFFF1F)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2e7c040f5c63f0fce3e274d9a03f1d1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e7c040f5c63f0fce3e274d9a03f1d1a">&#9670;&nbsp;</a></span>CR_PMODE_BB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CR_PMODE_BB&#160;&#160;&#160;(<a class="el" href="../../d7/db9/group__Peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="../../d6/d1a/group__RCC.html#gafa1d3d0ea72132df651c76fc1bdffffc">CR_OFFSET</a> * 32) + (<a class="el" href="../../d0/dd5/group__PWR.html#ga15fea9df1b0d324394336f70b319b377">PMODE_BitNumber</a> * 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga49f51ef8285a6be76fd204d49a00709c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga49f51ef8285a6be76fd204d49a00709c">&#9670;&nbsp;</a></span>CR_PVDE_BB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CR_PVDE_BB&#160;&#160;&#160;(<a class="el" href="../../d7/db9/group__Peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="../../d6/d1a/group__RCC.html#gafa1d3d0ea72132df651c76fc1bdffffc">CR_OFFSET</a> * 32) + (<a class="el" href="../../d0/dd5/group__PWR.html#ga17d618eb800c401ef9c6789c9374eaf8">PVDE_BitNumber</a> * 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga333526e1d0a5fa4877ad982f9830bbeb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga333526e1d0a5fa4877ad982f9830bbeb">&#9670;&nbsp;</a></span>CR_VOS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CR_VOS_MASK&#160;&#160;&#160;((uint32_t)0xFFFF3FFF)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1451a5ec810860a7c2e28c23f0c0e928"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1451a5ec810860a7c2e28c23f0c0e928">&#9670;&nbsp;</a></span>CSR_BRE_BB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSR_BRE_BB&#160;&#160;&#160;(<a class="el" href="../../d7/db9/group__Peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="../../d6/d1a/group__RCC.html#ga984cbe73312b6d3d355c5053763d499a">CSR_OFFSET</a> * 32) + (<a class="el" href="../../d0/dd5/group__PWR.html#ga1a0832bfe421cdd6f2640ffb625cc2d8">BRE_BitNumber</a> * 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga36ff45d972bf94f31f172fd53cf44d23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga36ff45d972bf94f31f172fd53cf44d23">&#9670;&nbsp;</a></span>DBP_BitNumber</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBP_BitNumber&#160;&#160;&#160;0x08</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad99a3da921e3e64587f6b9505ecba665"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad99a3da921e3e64587f6b9505ecba665">&#9670;&nbsp;</a></span>FPDS_BitNumber</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FPDS_BitNumber&#160;&#160;&#160;0x09</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2f24ddbcbc5b8d74c0b032cfa53c725a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f24ddbcbc5b8d74c0b032cfa53c725a">&#9670;&nbsp;</a></span>ODEN_BitNumber</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ODEN_BitNumber&#160;&#160;&#160;0x10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf2e21cacf95f557d2535d623c41577c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf2e21cacf95f557d2535d623c41577c2">&#9670;&nbsp;</a></span>ODSWEN_BitNumber</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ODSWEN_BitNumber&#160;&#160;&#160;0x11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga15fea9df1b0d324394336f70b319b377"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15fea9df1b0d324394336f70b319b377">&#9670;&nbsp;</a></span>PMODE_BitNumber</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMODE_BitNumber&#160;&#160;&#160;0x0E</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga17d618eb800c401ef9c6789c9374eaf8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga17d618eb800c401ef9c6789c9374eaf8">&#9670;&nbsp;</a></span>PVDE_BitNumber</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PVDE_BitNumber&#160;&#160;&#160;0x04</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7f88bce73931300319824f22578f90de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f88bce73931300319824f22578f90de">&#9670;&nbsp;</a></span>PWR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_OFFSET&#160;&#160;&#160;(<a class="el" href="../../d7/db9/group__Peripheral__memory__map.html#gac691ec23dace8b7a649a25acb110217a">PWR_BASE</a> - <a class="el" href="../../d7/db9/group__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="ga0741aea35572b1a75f82b74de12df800"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0741aea35572b1a75f82b74de12df800">&#9670;&nbsp;</a></span>PWR_BackupAccessCmd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void PWR_BackupAccessCmd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d6/d81/group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a>&#160;</td>
          <td class="paramname"><em>NewState</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables access to the backup domain (RTC registers, RTC backup data registers and backup SRAM). </p>
<dl class="section note"><dt>Note</dt><dd>If the HSE divided by 2, 3, ..31 is used as the RTC clock, the Backup Domain Access should be kept enabled. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">NewState</td><td>new state of the access to the backup domain. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga83a4d6c5b048f2dab18e8fb04f5368d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga83a4d6c5b048f2dab18e8fb04f5368d7">&#9670;&nbsp;</a></span>PWR_BackupRegulatorCmd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void PWR_BackupRegulatorCmd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d6/d81/group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a>&#160;</td>
          <td class="paramname"><em>NewState</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the Backup Regulator. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">NewState</td><td>new state of the Backup Regulator. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga01c4b2fbd16514b993324e101c3ddf7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga01c4b2fbd16514b993324e101c3ddf7c">&#9670;&nbsp;</a></span>PWR_ClearFlag()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void PWR_ClearFlag </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>PWR_FLAG</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clears the PWR's pending flags. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PWR_FLAG</td><td>specifies the flag to clear. This parameter can be one of the following values: <ul>
<li>PWR_FLAG_WU: Wake Up flag </li>
<li>PWR_FLAG_SB: StandBy flag </li>
<li>PWR_FLAG_UDRDY: Under-drive ready flag (STM32F42xxx/43xxx devices) </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gad03a0aac7bc3bc3a9fd012f3769a6990"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad03a0aac7bc3bc3a9fd012f3769a6990">&#9670;&nbsp;</a></span>PWR_DeInit()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void PWR_DeInit </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Deinitializes the PWR peripheral registers to their default reset values. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga00ddae00a9c327b81b24d2597b0052f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga00ddae00a9c327b81b24d2597b0052f3">&#9670;&nbsp;</a></span>PWR_EnterSTANDBYMode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void PWR_EnterSTANDBYMode </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enters STANDBY mode. </p>
<dl class="section note"><dt>Note</dt><dd>In Standby mode, all I/O pins are high impedance except for:<ul>
<li>Reset pad (still available)</li>
<li>RTC_AF1 pin (PC13) if configured for tamper, time-stamp, RTC Alarm out, or RTC clock calibration out.</li>
<li>RTC_AF2 pin (PI8) if configured for tamper or time-stamp.</li>
<li>WKUP pin 1 (PA0) if enabled. </li>
</ul>
</dd>
<dd>
The Wakeup flag (WUF) need to be cleared at application level before to call this function </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga694676ac06a9baf50eae45adae0118ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga694676ac06a9baf50eae45adae0118ab">&#9670;&nbsp;</a></span>PWR_EnterSTOPMode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void PWR_EnterSTOPMode </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>PWR_Regulator</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>PWR_STOPEntry</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enters STOP mode. </p>
<dl class="section note"><dt>Note</dt><dd>In Stop mode, all I/O pins keep the same state as in Run mode. </dd>
<dd>
When exiting Stop mode by issuing an interrupt or a wakeup event, the HSI RC oscillator is selected as system clock. </dd>
<dd>
When the voltage regulator operates in low power mode, an additional startup delay is incurred when waking up from Stop mode. By keeping the internal regulator ON during Stop mode, the consumption is higher although the startup time is reduced.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PWR_Regulator</td><td>specifies the regulator state in STOP mode. This parameter can be one of the following values: <ul>
<li>PWR_MainRegulator_ON: STOP mode with regulator ON </li>
<li>PWR_LowPowerRegulator_ON: STOP mode with low power regulator ON </li>
</ul>
</td></tr>
    <tr><td class="paramname">PWR_STOPEntry</td><td>specifies if STOP mode in entered with WFI or WFE instruction. This parameter can be one of the following values: <ul>
<li>PWR_STOPEntry_WFI: enter STOP mode with WFI instruction </li>
<li>PWR_STOPEntry_WFE: enter STOP mode with WFE instruction </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaca6b21d0ecbaf60d866927811e90e08c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca6b21d0ecbaf60d866927811e90e08c">&#9670;&nbsp;</a></span>PWR_EnterUnderDriveSTOPMode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void PWR_EnterUnderDriveSTOPMode </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>PWR_Regulator</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>PWR_STOPEntry</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enters in Under-Drive STOP mode. </p>
<dl class="section note"><dt>Note</dt><dd>This mode is only available for STM32F42xxx/STM3243xxx devices.</dd>
<dd>
This mode can be selected only when the Under-Drive is already active</dd>
<dd>
In Stop mode, all I/O pins keep the same state as in Run mode. </dd>
<dd>
When exiting Stop mode by issuing an interrupt or a wakeup event, the HSI RC oscillator is selected as system clock. </dd>
<dd>
When the voltage regulator operates in low power mode, an additional startup delay is incurred when waking up from Stop mode. By keeping the internal regulator ON during Stop mode, the consumption is higher although the startup time is reduced.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PWR_Regulator</td><td>specifies the regulator state in STOP mode. This parameter can be one of the following values: <ul>
<li>PWR_MainRegulator_UnderDrive_ON: Main Regulator in under-drive mode and Flash memory in power-down when the device is in Stop under-drive mode </li>
<li>PWR_LowPowerRegulator_UnderDrive_ON: Low Power Regulator in under-drive mode and Flash memory in power-down when the device is in Stop under-drive mode </li>
</ul>
</td></tr>
    <tr><td class="paramname">PWR_STOPEntry</td><td>specifies if STOP mode in entered with WFI or WFE instruction. This parameter can be one of the following values: <ul>
<li>PWR_STOPEntry_WFI: enter STOP mode with WFI instruction </li>
<li>PWR_STOPEntry_WFE: enter STOP mode with WFE instruction </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaf0af19a9fdf0324f2ada60c9bce1aab5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf0af19a9fdf0324f2ada60c9bce1aab5">&#9670;&nbsp;</a></span>PWR_FlashPowerDownCmd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void PWR_FlashPowerDownCmd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d6/d81/group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a>&#160;</td>
          <td class="paramname"><em>NewState</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the Flash Power Down in STOP mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">NewState</td><td>new state of the Flash power mode. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaa980163a4d83304280ee34942464b4ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa980163a4d83304280ee34942464b4ec">&#9670;&nbsp;</a></span>PWR_GetFlagStatus()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/d81/group__Exported__types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a> PWR_GetFlagStatus </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>PWR_FLAG</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks whether the specified PWR flag is set or not. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PWR_FLAG</td><td>specifies the flag to check. This parameter can be one of the following values: <ul>
<li>PWR_FLAG_WU: Wake Up flag. This flag indicates that a wakeup event was received from the WKUP pin or from the RTC alarm (Alarm A or Alarm B), RTC Tamper event, RTC TimeStamp event or RTC Wakeup. An additional wakeup event is detected if the WKUP pin is enabled (by setting the EWUP bit) when the WKUP pin level is already high. </li>
<li>PWR_FLAG_SB: StandBy flag. This flag indicates that the system was resumed from StandBy mode. </li>
<li>PWR_FLAG_PVDO: PVD Output. This flag is valid only if PVD is enabled by the <a class="el" href="../../da/d46/group__PWR__Group2.html#ga42cad476b816e0a33594a933b3ed1acd" title="Enables or disables the Power Voltage Detector(PVD). ">PWR_PVDCmd()</a> function. The PVD is stopped by Standby mode For this reason, this bit is equal to 0 after Standby or reset until the PVDE bit is set. </li>
<li>PWR_FLAG_BRR: Backup regulator ready flag. This bit is not reset when the device wakes up from Standby mode or by a system reset or power reset. </li>
<li>PWR_FLAG_VOSRDY: This flag indicates that the Regulator voltage scaling output selection is ready. </li>
<li>PWR_FLAG_ODRDY: This flag indicates that the Over-drive mode is ready (STM32F42xxx/43xxx devices) </li>
<li>PWR_FLAG_ODSWRDY: This flag indicates that the Over-drive mode switching is ready (STM32F42xxx/43xxx devices) </li>
<li>PWR_FLAG_UDRDY: This flag indicates that the Under-drive mode is enabled in Stop mode (STM32F42xxx/43xxx devices) </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>new state of PWR_FLAG (SET or RESET). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gada193dea79762f379d4e666a98f28d89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada193dea79762f379d4e666a98f28d89">&#9670;&nbsp;</a></span>PWR_MainRegulatorModeConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void PWR_MainRegulatorModeConfig </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>PWR_Regulator_Voltage</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures the main internal regulator output voltage. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PWR_Regulator_Voltage</td><td>specifies the regulator output voltage to achieve a tradeoff between performance and power consumption when the device does not operate at the maximum frequency (refer to the datasheets for more details). This parameter can be one of the following values: <ul>
<li>PWR_Regulator_Voltage_Scale1: Regulator voltage output Scale 1 mode, System frequency up to 168 MHz. </li>
<li>PWR_Regulator_Voltage_Scale2: Regulator voltage output Scale 2 mode, System frequency up to 144 MHz. </li>
<li>PWR_Regulator_Voltage_Scale3: Regulator voltage output Scale 3 mode, System frequency up to 120 MHz (only for STM32F42xxx/43xxx devices) </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga547343cc21342f0f0c66c51cbbf274e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga547343cc21342f0f0c66c51cbbf274e9">&#9670;&nbsp;</a></span>PWR_OverDriveCmd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void PWR_OverDriveCmd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d6/d81/group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a>&#160;</td>
          <td class="paramname"><em>NewState</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the Over-Drive. </p>
<dl class="section note"><dt>Note</dt><dd>This function can be used only for STM32F42xxx/STM3243xxx devices. This mode allows the CPU and the core logic to operate at a higher frequency than the normal mode for a given voltage scaling (scale 1, scale 2 or scale 3).</dd>
<dd>
It is recommended to enter or exit Over-drive mode when the application is not running critical tasks and when the system clock source is either HSI or HSE. During the Over-drive switch activation, no peripheral clocks should be enabled. The peripheral clocks must be enabled once the Over-drive mode is activated.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">NewState</td><td>new state of the Over Drive mode. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga9d0f38d37bbbe83743da490232c401cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9d0f38d37bbbe83743da490232c401cb">&#9670;&nbsp;</a></span>PWR_OverDriveSWCmd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void PWR_OverDriveSWCmd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d6/d81/group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a>&#160;</td>
          <td class="paramname"><em>NewState</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the Over-Drive switching. </p>
<dl class="section note"><dt>Note</dt><dd>This function can be used only for STM32F42xxx/STM3243xxx devices.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">NewState</td><td>new state of the Over Drive switching mode. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga42cad476b816e0a33594a933b3ed1acd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga42cad476b816e0a33594a933b3ed1acd">&#9670;&nbsp;</a></span>PWR_PVDCmd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void PWR_PVDCmd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d6/d81/group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a>&#160;</td>
          <td class="paramname"><em>NewState</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the Power Voltage Detector(PVD). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">NewState</td><td>new state of the PVD. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga237c143ef6aa55abb8049fa7bf24ab8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga237c143ef6aa55abb8049fa7bf24ab8f">&#9670;&nbsp;</a></span>PWR_PVDLevelConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void PWR_PVDLevelConfig </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>PWR_PVDLevel</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures the voltage threshold detected by the Power Voltage Detector(PVD). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PWR_PVDLevel</td><td>specifies the PVD detection level This parameter can be one of the following values: <ul>
<li>PWR_PVDLevel_0 </li>
<li>PWR_PVDLevel_1 </li>
<li>PWR_PVDLevel_2 </li>
<li>PWR_PVDLevel_3 </li>
<li>PWR_PVDLevel_4 </li>
<li>PWR_PVDLevel_5 </li>
<li>PWR_PVDLevel_6 </li>
<li>PWR_PVDLevel_7 </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>Refer to the electrical characteristics of your device datasheet for more details about the voltage threshold corresponding to each detection level. </dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gafbd92c224ccbd9a94ec457faac2841b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafbd92c224ccbd9a94ec457faac2841b9">&#9670;&nbsp;</a></span>PWR_UnderDriveCmd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void PWR_UnderDriveCmd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d6/d81/group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a>&#160;</td>
          <td class="paramname"><em>NewState</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the Under-Drive mode. </p>
<dl class="section note"><dt>Note</dt><dd>This function can be used only for STM32F42xxx/STM3243xxx devices. </dd>
<dd>
This mode is enabled only with STOP low power mode. In this mode, the 1.2V domain is preserved in reduced leakage mode. This mode is only available when the main regulator or the low power regulator is in low voltage mode</dd>
<dd>
If the Under-drive mode was enabled, it is automatically disabled after exiting Stop mode. When the voltage regulator operates in Under-drive mode, an additional startup delay is induced when waking up from Stop mode.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">NewState</td><td>new state of the Under Drive mode. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="../../doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
