// Seed: 3000371100
module module_0;
  reg id_2;
  assign id_2 = 1;
  initial begin
    if (1) begin
      id_1 = 1 - 1;
    end
    case (1)
      id_2: id_2 = 1;
      id_2: begin
        id_1 = 1;
      end
      default: assign id_1[1 : 1] = id_2;
    endcase
    $display(1);
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  reg id_9 = id_3 >= 1;
  always @(1 or posedge 1) begin
    id_4 <= 1;
    id_5 <= id_8;
    assume (id_3 || id_8 | id_3);
    id_9 <= id_3 == id_1;
  end
  assign id_9 = id_6;
  assign id_5 = 1'h0;
  module_0();
  assign id_9 = id_1;
  assign id_1 = (1);
  assign id_5 = id_9 ? id_9 : 1 == id_9;
  always @(*)
    if (id_6) begin
      id_9 <= 1'b0;
    end else forever id_5 = #1 1;
endmodule
