Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Oct 19 22:07:34 2023
| Host         : LAPTOP-QBFB0P9N running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file C:/Users/User/Desktop/SoC/SoC_lab/course-lab_3/project_1/timing_report.txt
| Design       : fir
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (211)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (69)
5. checking no_input_delay (128)
6. checking no_output_delay (121)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (211)
--------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: ss_tvalid (HIGH)

ap_start_reg/G

 There are 35 register/latch pins with no clock driven by root clock pin: wvalid (HIGH)

ap_done_reg__0/G
ap_idle_reg__0/G
ap_start_reg/G
tap_Di_reg[0]/G
tap_Di_reg[10]/G
tap_Di_reg[11]/G
tap_Di_reg[12]/G
tap_Di_reg[13]/G
tap_Di_reg[14]/G
tap_Di_reg[15]/G
tap_Di_reg[16]/G
tap_Di_reg[17]/G
tap_Di_reg[18]/G
tap_Di_reg[19]/G
tap_Di_reg[1]/G
tap_Di_reg[20]/G
tap_Di_reg[21]/G
tap_Di_reg[22]/G
tap_Di_reg[23]/G
tap_Di_reg[24]/G
tap_Di_reg[25]/G
tap_Di_reg[26]/G
tap_Di_reg[27]/G
tap_Di_reg[28]/G
tap_Di_reg[29]/G
tap_Di_reg[2]/G
tap_Di_reg[30]/G
tap_Di_reg[31]/G
tap_Di_reg[3]/G
tap_Di_reg[4]/G
tap_Di_reg[5]/G
tap_Di_reg[6]/G
tap_Di_reg[7]/G
tap_Di_reg[8]/G
tap_Di_reg[9]/G

 There are 37 register/latch pins with no clock driven by root clock pin: fir_state_reg[1]/Q (HIGH)

ap_done_reg__0/G
ap_idle_reg__0/G
ap_start_reg/G
awready_reg/G
tap_Di_reg[0]/G
tap_Di_reg[10]/G
tap_Di_reg[11]/G
tap_Di_reg[12]/G
tap_Di_reg[13]/G
tap_Di_reg[14]/G
tap_Di_reg[15]/G
tap_Di_reg[16]/G
tap_Di_reg[17]/G
tap_Di_reg[18]/G
tap_Di_reg[19]/G
tap_Di_reg[1]/G
tap_Di_reg[20]/G
tap_Di_reg[21]/G
tap_Di_reg[22]/G
tap_Di_reg[23]/G
tap_Di_reg[24]/G
tap_Di_reg[25]/G
tap_Di_reg[26]/G
tap_Di_reg[27]/G
tap_Di_reg[28]/G
tap_Di_reg[29]/G
tap_Di_reg[2]/G
tap_Di_reg[30]/G
tap_Di_reg[31]/G
tap_Di_reg[3]/G
tap_Di_reg[4]/G
tap_Di_reg[5]/G
tap_Di_reg[6]/G
tap_Di_reg[7]/G
tap_Di_reg[8]/G
tap_Di_reg[9]/G
wready_reg/G

 There are 32 register/latch pins with no clock driven by root clock pin: r_state_reg/Q (HIGH)

rdata_reg[0]/G
rdata_reg[10]/G
rdata_reg[11]/G
rdata_reg[12]/G
rdata_reg[13]/G
rdata_reg[14]/G
rdata_reg[15]/G
rdata_reg[16]/G
rdata_reg[17]/G
rdata_reg[18]/G
rdata_reg[19]/G
rdata_reg[1]/G
rdata_reg[20]/G
rdata_reg[21]/G
rdata_reg[22]/G
rdata_reg[23]/G
rdata_reg[24]/G
rdata_reg[25]/G
rdata_reg[26]/G
rdata_reg[27]/G
rdata_reg[28]/G
rdata_reg[29]/G
rdata_reg[2]/G
rdata_reg[30]/G
rdata_reg[31]/G
rdata_reg[3]/G
rdata_reg[4]/G
rdata_reg[5]/G
rdata_reg[6]/G
rdata_reg[7]/G
rdata_reg[8]/G
rdata_reg[9]/G

 There is 1 register/latch pin with no clock driven by root clock pin: ss_tready_reg/Q (HIGH)

ap_start_reg/G

 There are 35 register/latch pins with no clock driven by root clock pin: w_address_reg_reg[0]/Q (HIGH)

ap_done_reg__0/G
ap_idle_reg__0/G
ap_start_reg/G
tap_Di_reg[0]/G
tap_Di_reg[10]/G
tap_Di_reg[11]/G
tap_Di_reg[12]/G
tap_Di_reg[13]/G
tap_Di_reg[14]/G
tap_Di_reg[15]/G
tap_Di_reg[16]/G
tap_Di_reg[17]/G
tap_Di_reg[18]/G
tap_Di_reg[19]/G
tap_Di_reg[1]/G
tap_Di_reg[20]/G
tap_Di_reg[21]/G
tap_Di_reg[22]/G
tap_Di_reg[23]/G
tap_Di_reg[24]/G
tap_Di_reg[25]/G
tap_Di_reg[26]/G
tap_Di_reg[27]/G
tap_Di_reg[28]/G
tap_Di_reg[29]/G
tap_Di_reg[2]/G
tap_Di_reg[30]/G
tap_Di_reg[31]/G
tap_Di_reg[3]/G
tap_Di_reg[4]/G
tap_Di_reg[5]/G
tap_Di_reg[6]/G
tap_Di_reg[7]/G
tap_Di_reg[8]/G
tap_Di_reg[9]/G

 There are 35 register/latch pins with no clock driven by root clock pin: w_address_reg_reg[1]/Q (HIGH)

ap_done_reg__0/G
ap_idle_reg__0/G
ap_start_reg/G
tap_Di_reg[0]/G
tap_Di_reg[10]/G
tap_Di_reg[11]/G
tap_Di_reg[12]/G
tap_Di_reg[13]/G
tap_Di_reg[14]/G
tap_Di_reg[15]/G
tap_Di_reg[16]/G
tap_Di_reg[17]/G
tap_Di_reg[18]/G
tap_Di_reg[19]/G
tap_Di_reg[1]/G
tap_Di_reg[20]/G
tap_Di_reg[21]/G
tap_Di_reg[22]/G
tap_Di_reg[23]/G
tap_Di_reg[24]/G
tap_Di_reg[25]/G
tap_Di_reg[26]/G
tap_Di_reg[27]/G
tap_Di_reg[28]/G
tap_Di_reg[29]/G
tap_Di_reg[2]/G
tap_Di_reg[30]/G
tap_Di_reg[31]/G
tap_Di_reg[3]/G
tap_Di_reg[4]/G
tap_Di_reg[5]/G
tap_Di_reg[6]/G
tap_Di_reg[7]/G
tap_Di_reg[8]/G
tap_Di_reg[9]/G

 There are 35 register/latch pins with no clock driven by root clock pin: wready_reg/Q (HIGH)

ap_done_reg__0/G
ap_idle_reg__0/G
ap_start_reg/G
tap_Di_reg[0]/G
tap_Di_reg[10]/G
tap_Di_reg[11]/G
tap_Di_reg[12]/G
tap_Di_reg[13]/G
tap_Di_reg[14]/G
tap_Di_reg[15]/G
tap_Di_reg[16]/G
tap_Di_reg[17]/G
tap_Di_reg[18]/G
tap_Di_reg[19]/G
tap_Di_reg[1]/G
tap_Di_reg[20]/G
tap_Di_reg[21]/G
tap_Di_reg[22]/G
tap_Di_reg[23]/G
tap_Di_reg[24]/G
tap_Di_reg[25]/G
tap_Di_reg[26]/G
tap_Di_reg[27]/G
tap_Di_reg[28]/G
tap_Di_reg[29]/G
tap_Di_reg[2]/G
tap_Di_reg[30]/G
tap_Di_reg[31]/G
tap_Di_reg[3]/G
tap_Di_reg[4]/G
tap_Di_reg[5]/G
tap_Di_reg[6]/G
tap_Di_reg[7]/G
tap_Di_reg[8]/G
tap_Di_reg[9]/G


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (69)
-------------------------------------------------
 There are 69 pins that are not constrained for maximum delay. (HIGH)

ap_done_reg__0/D
ap_idle_reg__0/D
ap_start_reg/D
awready_reg/D
rdata_reg[0]/D
rdata_reg[10]/D
rdata_reg[11]/D
rdata_reg[12]/D
rdata_reg[13]/D
rdata_reg[14]/D
rdata_reg[15]/D
rdata_reg[16]/D
rdata_reg[17]/D
rdata_reg[18]/D
rdata_reg[19]/D
rdata_reg[1]/D
rdata_reg[20]/D
rdata_reg[21]/D
rdata_reg[22]/D
rdata_reg[23]/D
rdata_reg[24]/D
rdata_reg[25]/D
rdata_reg[26]/D
rdata_reg[27]/D
rdata_reg[28]/D
rdata_reg[29]/D
rdata_reg[2]/D
rdata_reg[30]/D
rdata_reg[31]/D
rdata_reg[3]/D
rdata_reg[4]/D
rdata_reg[5]/D
rdata_reg[6]/D
rdata_reg[7]/D
rdata_reg[8]/D
rdata_reg[9]/D
tap_Di_reg[0]/D
tap_Di_reg[10]/D
tap_Di_reg[11]/D
tap_Di_reg[12]/D
tap_Di_reg[13]/D
tap_Di_reg[14]/D
tap_Di_reg[15]/D
tap_Di_reg[16]/D
tap_Di_reg[17]/D
tap_Di_reg[18]/D
tap_Di_reg[19]/D
tap_Di_reg[1]/D
tap_Di_reg[20]/D
tap_Di_reg[21]/D
tap_Di_reg[22]/D
tap_Di_reg[23]/D
tap_Di_reg[24]/D
tap_Di_reg[25]/D
tap_Di_reg[26]/D
tap_Di_reg[27]/D
tap_Di_reg[28]/D
tap_Di_reg[29]/D
tap_Di_reg[2]/D
tap_Di_reg[30]/D
tap_Di_reg[31]/D
tap_Di_reg[3]/D
tap_Di_reg[4]/D
tap_Di_reg[5]/D
tap_Di_reg[6]/D
tap_Di_reg[7]/D
tap_Di_reg[8]/D
tap_Di_reg[9]/D
wready_reg/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (128)
--------------------------------
 There are 128 input ports with no input delay specified. (HIGH)

araddr[0]
araddr[10]
araddr[11]
araddr[1]
araddr[2]
araddr[3]
araddr[4]
araddr[5]
araddr[6]
araddr[7]
araddr[8]
araddr[9]
arvalid
awaddr[0]
awaddr[10]
awaddr[11]
awaddr[1]
awaddr[2]
awaddr[3]
awaddr[4]
awaddr[5]
awaddr[6]
awaddr[7]
awaddr[8]
awaddr[9]
awvalid
axis_rst_n
rready
sm_tready
ss_tdata[0]
ss_tdata[10]
ss_tdata[11]
ss_tdata[12]
ss_tdata[13]
ss_tdata[14]
ss_tdata[15]
ss_tdata[16]
ss_tdata[17]
ss_tdata[18]
ss_tdata[19]
ss_tdata[1]
ss_tdata[20]
ss_tdata[21]
ss_tdata[22]
ss_tdata[23]
ss_tdata[24]
ss_tdata[25]
ss_tdata[26]
ss_tdata[27]
ss_tdata[28]
ss_tdata[29]
ss_tdata[2]
ss_tdata[30]
ss_tdata[31]
ss_tdata[3]
ss_tdata[4]
ss_tdata[5]
ss_tdata[6]
ss_tdata[7]
ss_tdata[8]
ss_tdata[9]
ss_tlast
ss_tvalid
tap_Do[0]
tap_Do[10]
tap_Do[11]
tap_Do[12]
tap_Do[13]
tap_Do[14]
tap_Do[15]
tap_Do[16]
tap_Do[17]
tap_Do[18]
tap_Do[19]
tap_Do[1]
tap_Do[20]
tap_Do[21]
tap_Do[22]
tap_Do[23]
tap_Do[24]
tap_Do[25]
tap_Do[26]
tap_Do[27]
tap_Do[28]
tap_Do[29]
tap_Do[2]
tap_Do[30]
tap_Do[31]
tap_Do[3]
tap_Do[4]
tap_Do[5]
tap_Do[6]
tap_Do[7]
tap_Do[8]
tap_Do[9]
wdata[0]
wdata[10]
wdata[11]
wdata[12]
wdata[13]
wdata[14]
wdata[15]
wdata[16]
wdata[17]
wdata[18]
wdata[19]
wdata[1]
wdata[20]
wdata[21]
wdata[22]
wdata[23]
wdata[24]
wdata[25]
wdata[26]
wdata[27]
wdata[28]
wdata[29]
wdata[2]
wdata[30]
wdata[31]
wdata[3]
wdata[4]
wdata[5]
wdata[6]
wdata[7]
wdata[8]
wdata[9]
wvalid

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (121)
---------------------------------
 There are 121 ports with no output delay specified. (HIGH)

arready
awready
data_A[2]
data_A[3]
data_A[4]
data_A[5]
data_Di[0]
data_Di[10]
data_Di[11]
data_Di[12]
data_Di[13]
data_Di[14]
data_Di[15]
data_Di[16]
data_Di[17]
data_Di[18]
data_Di[19]
data_Di[1]
data_Di[20]
data_Di[21]
data_Di[22]
data_Di[23]
data_Di[24]
data_Di[25]
data_Di[26]
data_Di[27]
data_Di[28]
data_Di[29]
data_Di[2]
data_Di[30]
data_Di[31]
data_Di[3]
data_Di[4]
data_Di[5]
data_Di[6]
data_Di[7]
data_Di[8]
data_Di[9]
data_EN
data_WE[0]
data_WE[1]
data_WE[2]
data_WE[3]
rdata[0]
rdata[10]
rdata[11]
rdata[12]
rdata[13]
rdata[14]
rdata[15]
rdata[16]
rdata[17]
rdata[18]
rdata[19]
rdata[1]
rdata[20]
rdata[21]
rdata[22]
rdata[23]
rdata[24]
rdata[25]
rdata[26]
rdata[27]
rdata[28]
rdata[29]
rdata[2]
rdata[30]
rdata[31]
rdata[3]
rdata[4]
rdata[5]
rdata[6]
rdata[7]
rdata[8]
rdata[9]
rvalid
sm_tlast
sm_tvalid
ss_tready
tap_A[2]
tap_A[3]
tap_A[4]
tap_A[5]
tap_Di[0]
tap_Di[10]
tap_Di[11]
tap_Di[12]
tap_Di[13]
tap_Di[14]
tap_Di[15]
tap_Di[16]
tap_Di[17]
tap_Di[18]
tap_Di[19]
tap_Di[1]
tap_Di[20]
tap_Di[21]
tap_Di[22]
tap_Di[23]
tap_Di[24]
tap_Di[25]
tap_Di[26]
tap_Di[27]
tap_Di[28]
tap_Di[29]
tap_Di[2]
tap_Di[30]
tap_Di[31]
tap_Di[3]
tap_Di[4]
tap_Di[5]
tap_Di[6]
tap_Di[7]
tap_Di[8]
tap_Di[9]
tap_EN
tap_WE[0]
tap_WE[1]
tap_WE[2]
tap_WE[3]
wready

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.988        0.000                      0                   76        0.115        0.000                      0                   76        4.500        0.000                       0                    68  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
axis_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
axis_clk            6.988        0.000                      0                   72        0.115        0.000                      0                   72        4.500        0.000                       0                    68  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  axis_clk           axis_clk                 8.452        0.000                      0                    4        0.298        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        axis_clk                    
(none)                      axis_clk      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  axis_clk
  To Clock:  axis_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.988ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.988ns  (required time - arrival time)
  Source:                 r_address_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.630ns  (logic 0.921ns (35.019%)  route 1.709ns (64.981%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=67, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDPE                                         r  r_address_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.478     2.934 r  r_address_reg_reg[1]/Q
                         net (fo=3, unplaced)         0.759     3.693    r_address_reg_reg_n_0_[1]
                                                                      r  tap_EN_OBUF_inst_i_2/I2
                         LUT5 (Prop_lut5_I2_O)        0.319     4.012 r  tap_EN_OBUF_inst_i_2/O
                         net (fo=1, unplaced)         0.449     4.461    tap_EN_OBUF_inst_i_2_n_0
                                                                      r  tap_EN_OBUF_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.585 r  tap_EN_OBUF_inst_i_1/O
                         net (fo=5, unplaced)         0.501     5.086    tap_EN_OBUF
                         FDCE                                         r  tap_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=67, unplaced)        0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  tap_cnt_reg[0]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_CE)      -0.202    12.074    tap_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.074    
                         arrival time                          -5.086    
  -------------------------------------------------------------------
                         slack                                  6.988    

Slack (MET) :             6.988ns  (required time - arrival time)
  Source:                 r_address_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.630ns  (logic 0.921ns (35.019%)  route 1.709ns (64.981%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=67, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDPE                                         r  r_address_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.478     2.934 r  r_address_reg_reg[1]/Q
                         net (fo=3, unplaced)         0.759     3.693    r_address_reg_reg_n_0_[1]
                                                                      r  tap_EN_OBUF_inst_i_2/I2
                         LUT5 (Prop_lut5_I2_O)        0.319     4.012 r  tap_EN_OBUF_inst_i_2/O
                         net (fo=1, unplaced)         0.449     4.461    tap_EN_OBUF_inst_i_2_n_0
                                                                      r  tap_EN_OBUF_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.585 r  tap_EN_OBUF_inst_i_1/O
                         net (fo=5, unplaced)         0.501     5.086    tap_EN_OBUF
                         FDCE                                         r  tap_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=67, unplaced)        0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  tap_cnt_reg[1]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_CE)      -0.202    12.074    tap_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         12.074    
                         arrival time                          -5.086    
  -------------------------------------------------------------------
                         slack                                  6.988    

Slack (MET) :             6.988ns  (required time - arrival time)
  Source:                 r_address_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_cnt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.630ns  (logic 0.921ns (35.019%)  route 1.709ns (64.981%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=67, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDPE                                         r  r_address_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.478     2.934 r  r_address_reg_reg[1]/Q
                         net (fo=3, unplaced)         0.759     3.693    r_address_reg_reg_n_0_[1]
                                                                      r  tap_EN_OBUF_inst_i_2/I2
                         LUT5 (Prop_lut5_I2_O)        0.319     4.012 r  tap_EN_OBUF_inst_i_2/O
                         net (fo=1, unplaced)         0.449     4.461    tap_EN_OBUF_inst_i_2_n_0
                                                                      r  tap_EN_OBUF_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.585 r  tap_EN_OBUF_inst_i_1/O
                         net (fo=5, unplaced)         0.501     5.086    tap_EN_OBUF
                         FDCE                                         r  tap_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=67, unplaced)        0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  tap_cnt_reg[2]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_CE)      -0.202    12.074    tap_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         12.074    
                         arrival time                          -5.086    
  -------------------------------------------------------------------
                         slack                                  6.988    

Slack (MET) :             6.988ns  (required time - arrival time)
  Source:                 r_address_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_cnt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.630ns  (logic 0.921ns (35.019%)  route 1.709ns (64.981%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=67, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDPE                                         r  r_address_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.478     2.934 r  r_address_reg_reg[1]/Q
                         net (fo=3, unplaced)         0.759     3.693    r_address_reg_reg_n_0_[1]
                                                                      r  tap_EN_OBUF_inst_i_2/I2
                         LUT5 (Prop_lut5_I2_O)        0.319     4.012 r  tap_EN_OBUF_inst_i_2/O
                         net (fo=1, unplaced)         0.449     4.461    tap_EN_OBUF_inst_i_2_n_0
                                                                      r  tap_EN_OBUF_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.585 r  tap_EN_OBUF_inst_i_1/O
                         net (fo=5, unplaced)         0.501     5.086    tap_EN_OBUF
                         FDCE                                         r  tap_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=67, unplaced)        0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  tap_cnt_reg[3]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_CE)      -0.202    12.074    tap_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         12.074    
                         arrival time                          -5.086    
  -------------------------------------------------------------------
                         slack                                  6.988    

Slack (MET) :             7.501ns  (required time - arrival time)
  Source:                 tap_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_cnt_reg[0]__0/CE
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.117ns  (logic 0.773ns (36.514%)  route 1.344ns (63.486%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=67, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  tap_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  tap_cnt_reg[0]/Q
                         net (fo=9, unplaced)         0.847     3.781    tap_A_OBUF[2]
                                                                      r  data_cnt[3]__0_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.076 r  data_cnt[3]__0_i_1/O
                         net (fo=4, unplaced)         0.497     4.573    data_cnt[3]__0_i_1_n_0
                         FDCE                                         r  data_cnt_reg[0]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=67, unplaced)        0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_cnt_reg[0]__0/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_CE)      -0.202    12.074    data_cnt_reg[0]__0
  -------------------------------------------------------------------
                         required time                         12.074    
                         arrival time                          -4.573    
  -------------------------------------------------------------------
                         slack                                  7.501    

Slack (MET) :             7.501ns  (required time - arrival time)
  Source:                 tap_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_cnt_reg[1]__0/CE
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.117ns  (logic 0.773ns (36.514%)  route 1.344ns (63.486%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=67, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  tap_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  tap_cnt_reg[0]/Q
                         net (fo=9, unplaced)         0.847     3.781    tap_A_OBUF[2]
                                                                      r  data_cnt[3]__0_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.076 r  data_cnt[3]__0_i_1/O
                         net (fo=4, unplaced)         0.497     4.573    data_cnt[3]__0_i_1_n_0
                         FDCE                                         r  data_cnt_reg[1]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=67, unplaced)        0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_cnt_reg[1]__0/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_CE)      -0.202    12.074    data_cnt_reg[1]__0
  -------------------------------------------------------------------
                         required time                         12.074    
                         arrival time                          -4.573    
  -------------------------------------------------------------------
                         slack                                  7.501    

Slack (MET) :             7.501ns  (required time - arrival time)
  Source:                 tap_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_cnt_reg[2]__0/CE
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.117ns  (logic 0.773ns (36.514%)  route 1.344ns (63.486%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=67, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  tap_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  tap_cnt_reg[0]/Q
                         net (fo=9, unplaced)         0.847     3.781    tap_A_OBUF[2]
                                                                      r  data_cnt[3]__0_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.076 r  data_cnt[3]__0_i_1/O
                         net (fo=4, unplaced)         0.497     4.573    data_cnt[3]__0_i_1_n_0
                         FDCE                                         r  data_cnt_reg[2]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=67, unplaced)        0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_cnt_reg[2]__0/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_CE)      -0.202    12.074    data_cnt_reg[2]__0
  -------------------------------------------------------------------
                         required time                         12.074    
                         arrival time                          -4.573    
  -------------------------------------------------------------------
                         slack                                  7.501    

Slack (MET) :             7.501ns  (required time - arrival time)
  Source:                 tap_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_cnt_reg[3]__0/CE
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.117ns  (logic 0.773ns (36.514%)  route 1.344ns (63.486%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=67, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  tap_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  tap_cnt_reg[0]/Q
                         net (fo=9, unplaced)         0.847     3.781    tap_A_OBUF[2]
                                                                      r  data_cnt[3]__0_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.076 r  data_cnt[3]__0_i_1/O
                         net (fo=4, unplaced)         0.497     4.573    data_cnt[3]__0_i_1_n_0
                         FDCE                                         r  data_cnt_reg[3]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=67, unplaced)        0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_cnt_reg[3]__0/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_CE)      -0.202    12.074    data_cnt_reg[3]__0
  -------------------------------------------------------------------
                         required time                         12.074    
                         arrival time                          -4.573    
  -------------------------------------------------------------------
                         slack                                  7.501    

Slack (MET) :             7.524ns  (required time - arrival time)
  Source:                 r_address_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ap_done_reg/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.340ns  (logic 0.897ns (38.333%)  route 1.443ns (61.667%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=67, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDPE                                         r  r_address_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.478     2.934 f  r_address_reg_reg[0]/Q
                         net (fo=3, unplaced)         0.983     3.917    r_address_reg_reg_n_0_[0]
                                                                      f  ap_done_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.212 r  ap_done_i_2/O
                         net (fo=2, unplaced)         0.460     4.672    ap_done_i_2_n_0
                                                                      r  ap_done_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     4.796 r  ap_done_i_1/O
                         net (fo=1, unplaced)         0.000     4.796    ap_done_i_1_n_0
                         FDRE                                         r  ap_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=67, unplaced)        0.439    12.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  ap_done_reg/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDRE (Setup_fdre_C_D)        0.044    12.320    ap_done_reg
  -------------------------------------------------------------------
                         required time                         12.320    
                         arrival time                          -4.796    
  -------------------------------------------------------------------
                         slack                                  7.524    

Slack (MET) :             7.524ns  (required time - arrival time)
  Source:                 r_address_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ap_idle_reg/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.340ns  (logic 0.897ns (38.333%)  route 1.443ns (61.667%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=67, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDPE                                         r  r_address_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.478     2.934 f  r_address_reg_reg[0]/Q
                         net (fo=3, unplaced)         0.983     3.917    r_address_reg_reg_n_0_[0]
                                                                      f  ap_done_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.212 r  ap_done_i_2/O
                         net (fo=2, unplaced)         0.460     4.672    ap_done_i_2_n_0
                                                                      r  ap_idle_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     4.796 r  ap_idle_i_1/O
                         net (fo=1, unplaced)         0.000     4.796    ap_idle_i_1_n_0
                         FDRE                                         r  ap_idle_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=67, unplaced)        0.439    12.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  ap_idle_reg/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDRE (Setup_fdre_C_D)        0.044    12.320    ap_idle_reg
  -------------------------------------------------------------------
                         required time                         12.320    
                         arrival time                          -4.796    
  -------------------------------------------------------------------
                         slack                                  7.524    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 fir_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ap_idle_reg__1/D
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.245ns (68.245%)  route 0.114ns (31.755%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=67, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  fir_state_reg[1]/Q
                         net (fo=16, unplaced)        0.114     0.939    fir_state[1]
                                                                      f  ap_idle__1_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.098     1.037 r  ap_idle__1_i_1/O
                         net (fo=1, unplaced)         0.000     1.037    ap_idle__1_i_1_n_0
                         FDPE                                         r  ap_idle_reg__1/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=67, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDPE                                         r  ap_idle_reg__1/C
                         clock pessimism             -0.210     0.823    
                         FDPE (Hold_fdpe_C_D)         0.099     0.922    ap_idle_reg__1
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.037    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 fir_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_EN_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.245ns (68.245%)  route 0.114ns (31.755%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=67, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir_state_reg[1]/Q
                         net (fo=16, unplaced)        0.114     0.939    fir_state[1]
                                                                      r  data_EN_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.098     1.037 r  data_EN_i_1/O
                         net (fo=2, unplaced)         0.000     1.037    data_EN_i_1_n_0
                         FDCE                                         r  data_EN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=67, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_EN_reg/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    data_EN_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.037    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 fir_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_reset_reg_inv/D
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.245ns (68.245%)  route 0.114ns (31.755%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=67, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  fir_state_reg[1]/Q
                         net (fo=16, unplaced)        0.114     0.939    fir_state[1]
                                                                      f  fir_reset_inv_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.098     1.037 r  fir_reset_inv_i_1/O
                         net (fo=1, unplaced)         0.000     1.037    fir_reset
                         FDPE                                         r  fir_reset_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=67, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDPE                                         r  fir_reset_reg_inv/C
                         clock pessimism             -0.210     0.823    
                         FDPE (Hold_fdpe_C_D)         0.099     0.922    fir_reset_reg_inv
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.037    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 fir_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.245ns (68.245%)  route 0.114ns (31.755%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=67, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir_state_reg[1]/Q
                         net (fo=16, unplaced)        0.114     0.939    fir_state[1]
                                                                      r  fir_state[1]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.098     1.037 r  fir_state[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.037    fir_state[1]_i_1_n_0
                         FDCE                                         r  fir_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=67, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_state_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    fir_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.037    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 fir_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            last_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.245ns (68.245%)  route 0.114ns (31.755%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=67, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir_state_reg[1]/Q
                         net (fo=16, unplaced)        0.114     0.939    fir_kernel/fir_state[0]
                                                                      r  fir_kernel/last[0]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.037 r  fir_kernel/last[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.037    fir_kernel_n_1
                         FDRE                                         r  last_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=67, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  last_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    last_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.037    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 fir_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            last_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.245ns (68.245%)  route 0.114ns (31.755%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=67, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  fir_state_reg[1]/Q
                         net (fo=16, unplaced)        0.114     0.939    fir_kernel/fir_state[0]
                                                                      f  fir_kernel/last[1]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.037 r  fir_kernel/last[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.037    fir_kernel_n_0
                         FDRE                                         r  last_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=67, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  last_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    last_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.037    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 fir_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            w_state_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.246ns (68.333%)  route 0.114ns (31.667%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=67, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  fir_state_reg[1]/Q
                         net (fo=16, unplaced)        0.114     0.939    fir_state[1]
                                                                      f  w_state_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.099     1.038 r  w_state_i_1/O
                         net (fo=1, unplaced)         0.000     1.038    w_next_state[0]
                         FDCE                                         r  w_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=67, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  w_state_reg/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    w_state_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.038    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 data_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_cnt_reg[0]__0/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.245ns (62.888%)  route 0.145ns (37.112%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=67, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  data_cnt_reg[2]/Q
                         net (fo=6, unplaced)         0.145     0.969    data_A_OBUF[4]
                                                                      r  data_cnt[0]__0_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.067 r  data_cnt[0]__0_i_1/O
                         net (fo=1, unplaced)         0.000     1.067    data_cnt[0]__0_i_1_n_0
                         FDCE                                         r  data_cnt_reg[0]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=67, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_cnt_reg[0]__0/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    data_cnt_reg[0]__0
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 data_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_cnt_reg[1]__0/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.245ns (62.888%)  route 0.145ns (37.112%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=67, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  data_cnt_reg[2]/Q
                         net (fo=6, unplaced)         0.145     0.969    data_A_OBUF[4]
                                                                      r  data_cnt[1]__0_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.067 r  data_cnt[1]__0_i_1/O
                         net (fo=1, unplaced)         0.000     1.067    data_cnt[1]__0_i_1_n_0
                         FDCE                                         r  data_cnt_reg[1]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=67, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_cnt_reg[1]__0/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    data_cnt_reg[1]__0
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 data_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_cnt_reg[2]__0/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.245ns (62.888%)  route 0.145ns (37.112%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=67, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  data_cnt_reg[2]/Q
                         net (fo=6, unplaced)         0.145     0.969    data_A_OBUF[4]
                                                                      r  data_cnt[2]__0_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.067 r  data_cnt[2]__0_i_1/O
                         net (fo=1, unplaced)         0.000     1.067    data_cnt[2]__0_i_1_n_0
                         FDCE                                         r  data_cnt_reg[2]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=67, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_cnt_reg[2]__0/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    data_cnt_reg[2]__0
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.146    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { axis_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845                axis_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ap_done_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ap_idle_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000                ap_idle_reg__1/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                data_Di_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                data_Di_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                data_Di_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                data_Di_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                data_Di_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                data_Di_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ap_done_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ap_done_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ap_idle_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                ap_idle_reg/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500                ap_idle_reg__1/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500                ap_idle_reg__1/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                data_Di_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                data_Di_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                data_Di_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                data_Di_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ap_done_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ap_done_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                ap_idle_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ap_idle_reg/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500                ap_idle_reg__1/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500                ap_idle_reg__1/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                data_Di_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                data_Di_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                data_Di_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                data_Di_reg[10]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  axis_clk
  To Clock:  axis_clk

Setup :            0  Failing Endpoints,  Worst Slack        8.452ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.298ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.452ns  (required time - arrival time)
  Source:                 fir_reset_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_kernel/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.845ns  (logic 0.478ns (56.568%)  route 0.367ns (43.432%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=67, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDPE                                         r  fir_reset_reg_inv/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.478     2.934 f  fir_reset_reg_inv/Q
                         net (fo=4, unplaced)         0.367     3.301    fir_kernel/cnt_reg[0]_0
                         FDCE                                         f  fir_kernel/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=67, unplaced)        0.439    12.128    fir_kernel/axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_kernel/cnt_reg[0]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Recov_fdce_C_CLR)     -0.523    11.753    fir_kernel/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         11.753    
                         arrival time                          -3.301    
  -------------------------------------------------------------------
                         slack                                  8.452    

Slack (MET) :             8.452ns  (required time - arrival time)
  Source:                 fir_reset_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_kernel/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.845ns  (logic 0.478ns (56.568%)  route 0.367ns (43.432%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=67, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDPE                                         r  fir_reset_reg_inv/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.478     2.934 f  fir_reset_reg_inv/Q
                         net (fo=4, unplaced)         0.367     3.301    fir_kernel/cnt_reg[0]_0
                         FDCE                                         f  fir_kernel/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=67, unplaced)        0.439    12.128    fir_kernel/axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_kernel/cnt_reg[1]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Recov_fdce_C_CLR)     -0.523    11.753    fir_kernel/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         11.753    
                         arrival time                          -3.301    
  -------------------------------------------------------------------
                         slack                                  8.452    

Slack (MET) :             8.452ns  (required time - arrival time)
  Source:                 fir_reset_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_kernel/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.845ns  (logic 0.478ns (56.568%)  route 0.367ns (43.432%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=67, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDPE                                         r  fir_reset_reg_inv/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.478     2.934 f  fir_reset_reg_inv/Q
                         net (fo=4, unplaced)         0.367     3.301    fir_kernel/cnt_reg[0]_0
                         FDCE                                         f  fir_kernel/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=67, unplaced)        0.439    12.128    fir_kernel/axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_kernel/cnt_reg[2]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Recov_fdce_C_CLR)     -0.523    11.753    fir_kernel/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         11.753    
                         arrival time                          -3.301    
  -------------------------------------------------------------------
                         slack                                  8.452    

Slack (MET) :             8.452ns  (required time - arrival time)
  Source:                 fir_reset_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_kernel/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.845ns  (logic 0.478ns (56.568%)  route 0.367ns (43.432%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=67, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDPE                                         r  fir_reset_reg_inv/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.478     2.934 f  fir_reset_reg_inv/Q
                         net (fo=4, unplaced)         0.367     3.301    fir_kernel/cnt_reg[0]_0
                         FDCE                                         f  fir_kernel/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=67, unplaced)        0.439    12.128    fir_kernel/axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_kernel/cnt_reg[3]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Recov_fdce_C_CLR)     -0.523    11.753    fir_kernel/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         11.753    
                         arrival time                          -3.301    
  -------------------------------------------------------------------
                         slack                                  8.452    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 fir_reset_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_kernel/cnt_reg[0]/CLR
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.147ns (48.724%)  route 0.155ns (51.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=67, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDPE                                         r  fir_reset_reg_inv/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     0.825 f  fir_reset_reg_inv/Q
                         net (fo=4, unplaced)         0.155     0.979    fir_kernel/cnt_reg[0]_0
                         FDCE                                         f  fir_kernel/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=67, unplaced)        0.259     1.032    fir_kernel/axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_kernel/cnt_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Remov_fdce_C_CLR)     -0.141     0.682    fir_kernel/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.682    
                         arrival time                           0.979    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 fir_reset_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_kernel/cnt_reg[1]/CLR
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.147ns (48.724%)  route 0.155ns (51.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=67, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDPE                                         r  fir_reset_reg_inv/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     0.825 f  fir_reset_reg_inv/Q
                         net (fo=4, unplaced)         0.155     0.979    fir_kernel/cnt_reg[0]_0
                         FDCE                                         f  fir_kernel/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=67, unplaced)        0.259     1.032    fir_kernel/axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_kernel/cnt_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Remov_fdce_C_CLR)     -0.141     0.682    fir_kernel/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.682    
                         arrival time                           0.979    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 fir_reset_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_kernel/cnt_reg[2]/CLR
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.147ns (48.724%)  route 0.155ns (51.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=67, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDPE                                         r  fir_reset_reg_inv/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     0.825 f  fir_reset_reg_inv/Q
                         net (fo=4, unplaced)         0.155     0.979    fir_kernel/cnt_reg[0]_0
                         FDCE                                         f  fir_kernel/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=67, unplaced)        0.259     1.032    fir_kernel/axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_kernel/cnt_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Remov_fdce_C_CLR)     -0.141     0.682    fir_kernel/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.682    
                         arrival time                           0.979    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 fir_reset_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_kernel/cnt_reg[3]/CLR
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.147ns (48.724%)  route 0.155ns (51.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=67, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDPE                                         r  fir_reset_reg_inv/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     0.825 f  fir_reset_reg_inv/Q
                         net (fo=4, unplaced)         0.155     0.979    fir_kernel/cnt_reg[0]_0
                         FDCE                                         f  fir_kernel/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=67, unplaced)        0.259     1.032    fir_kernel/axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_kernel/cnt_reg[3]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Remov_fdce_C_CLR)     -0.141     0.682    fir_kernel/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.682    
                         arrival time                           0.979    
  -------------------------------------------------------------------
                         slack                                  0.298    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           138 Endpoints
Min Delay           138 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wvalid
                            (input port)
  Destination:            tap_WE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.039ns  (logic 3.855ns (63.842%)  route 2.183ns (36.158%))
  Logic Levels:           4  (BUFG=1 IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wvalid (IN)
                         net (fo=0)                   0.000     0.000    wvalid
                                                                      r  wvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wvalid_IBUF_inst/O
                         net (fo=4, unplaced)         0.800     1.771    wvalid_IBUF
                                                                      r  tap_WE_OBUF_BUFG[0]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.148     1.919 r  tap_WE_OBUF_BUFG[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.719    tap_WE_OBUF[0]
                                                                      r  tap_WE_OBUF_BUFG[0]_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.820 r  tap_WE_OBUF_BUFG[0]_inst/O
                         net (fo=36, unplaced)        0.584     3.404    tap_WE_OBUF_BUFG[0]
                                                                      r  tap_WE_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.039 r  tap_WE_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.039    tap_WE[0]
                                                                      r  tap_WE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wvalid
                            (input port)
  Destination:            tap_WE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.039ns  (logic 3.855ns (63.842%)  route 2.183ns (36.158%))
  Logic Levels:           4  (BUFG=1 IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wvalid (IN)
                         net (fo=0)                   0.000     0.000    wvalid
                                                                      r  wvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wvalid_IBUF_inst/O
                         net (fo=4, unplaced)         0.800     1.771    wvalid_IBUF
                                                                      r  tap_WE_OBUF_BUFG[0]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.148     1.919 r  tap_WE_OBUF_BUFG[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.719    tap_WE_OBUF[0]
                                                                      r  tap_WE_OBUF_BUFG[0]_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.820 r  tap_WE_OBUF_BUFG[0]_inst/O
                         net (fo=36, unplaced)        0.584     3.404    tap_WE_OBUF_BUFG[0]
                                                                      r  tap_WE_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.039 r  tap_WE_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.039    tap_WE[1]
                                                                      r  tap_WE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wvalid
                            (input port)
  Destination:            tap_WE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.039ns  (logic 3.855ns (63.842%)  route 2.183ns (36.158%))
  Logic Levels:           4  (BUFG=1 IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wvalid (IN)
                         net (fo=0)                   0.000     0.000    wvalid
                                                                      r  wvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wvalid_IBUF_inst/O
                         net (fo=4, unplaced)         0.800     1.771    wvalid_IBUF
                                                                      r  tap_WE_OBUF_BUFG[0]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.148     1.919 r  tap_WE_OBUF_BUFG[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.719    tap_WE_OBUF[0]
                                                                      r  tap_WE_OBUF_BUFG[0]_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.820 r  tap_WE_OBUF_BUFG[0]_inst/O
                         net (fo=36, unplaced)        0.584     3.404    tap_WE_OBUF_BUFG[0]
                                                                      r  tap_WE_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.039 r  tap_WE_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.039    tap_WE[2]
                                                                      r  tap_WE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wvalid
                            (input port)
  Destination:            tap_WE[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.039ns  (logic 3.855ns (63.842%)  route 2.183ns (36.158%))
  Logic Levels:           4  (BUFG=1 IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wvalid (IN)
                         net (fo=0)                   0.000     0.000    wvalid
                                                                      r  wvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wvalid_IBUF_inst/O
                         net (fo=4, unplaced)         0.800     1.771    wvalid_IBUF
                                                                      r  tap_WE_OBUF_BUFG[0]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.148     1.919 r  tap_WE_OBUF_BUFG[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.719    tap_WE_OBUF[0]
                                                                      r  tap_WE_OBUF_BUFG[0]_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.820 r  tap_WE_OBUF_BUFG[0]_inst/O
                         net (fo=36, unplaced)        0.584     3.404    tap_WE_OBUF_BUFG[0]
                                                                      r  tap_WE_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.039 r  tap_WE_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.039    tap_WE[3]
                                                                      r  tap_WE[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rready
                            (input port)
  Destination:            tap_EN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.929ns  (logic 3.880ns (65.448%)  route 2.048ns (34.552%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rready (IN)
                         net (fo=0)                   0.000     0.000    rready
                                                                      r  rready_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  rready_IBUF_inst/O
                         net (fo=4, unplaced)         0.800     1.771    rready_IBUF
                                                                      r  tap_EN_OBUF_inst_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.150     1.921 r  tap_EN_OBUF_inst_i_2/O
                         net (fo=1, unplaced)         0.449     2.370    tap_EN_OBUF_inst_i_2_n_0
                                                                      r  tap_EN_OBUF_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     2.494 r  tap_EN_OBUF_inst_i_1/O
                         net (fo=5, unplaced)         0.800     3.294    tap_EN_OBUF
                                                                      r  tap_EN_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.929 r  tap_EN_OBUF_inst/O
                         net (fo=0)                   0.000     5.929    tap_EN
                                                                      r  tap_EN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awready_reg/G
                            (positive level-sensitive latch)
  Destination:            awready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.236ns  (logic 3.436ns (81.122%)  route 0.800ns (18.878%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  awready_reg/G
                         LDCE (EnToQ_ldce_G_Q)        0.802     0.802 r  awready_reg/Q
                         net (fo=3, unplaced)         0.800     1.602    awready_OBUF
                                                                      r  awready_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     4.236 r  awready_OBUF_inst/O
                         net (fo=0)                   0.000     4.236    awready
                                                                      r  awready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wready_reg/G
                            (positive level-sensitive latch)
  Destination:            wready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.236ns  (logic 3.436ns (81.122%)  route 0.800ns (18.878%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  wready_reg/G
                         LDCE (EnToQ_ldce_G_Q)        0.802     0.802 r  wready_reg/Q
                         net (fo=4, unplaced)         0.800     1.602    wready_OBUF
                                                                      r  wready_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     4.236 r  wready_OBUF_inst/O
                         net (fo=0)                   0.000     4.236    wready
                                                                      r  wready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rdata_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            rdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.019ns  (logic 3.219ns (80.103%)  route 0.800ns (19.897%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  rdata_reg[0]/G
                         LDCE (EnToQ_ldce_G_Q)        0.585     0.585 r  rdata_reg[0]/Q
                         net (fo=1, unplaced)         0.800     1.385    rdata_OBUF[0]
                                                                      r  rdata_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     4.019 r  rdata_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.019    rdata[0]
                                                                      r  rdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rdata_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            rdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.019ns  (logic 3.219ns (80.103%)  route 0.800ns (19.897%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  rdata_reg[10]/G
                         LDCE (EnToQ_ldce_G_Q)        0.585     0.585 r  rdata_reg[10]/Q
                         net (fo=1, unplaced)         0.800     1.385    rdata_OBUF[10]
                                                                      r  rdata_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     4.019 r  rdata_OBUF[10]_inst/O
                         net (fo=0)                   0.000     4.019    rdata[10]
                                                                      r  rdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rdata_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            rdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.019ns  (logic 3.219ns (80.103%)  route 0.800ns (19.897%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  rdata_reg[11]/G
                         LDCE (EnToQ_ldce_G_Q)        0.585     0.585 r  rdata_reg[11]/Q
                         net (fo=1, unplaced)         0.800     1.385    rdata_OBUF[11]
                                                                      r  rdata_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     4.019 r  rdata_OBUF[11]_inst/O
                         net (fo=0)                   0.000     4.019    rdata[11]
                                                                      r  rdata[11] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wdata[1]
                            (input port)
  Destination:            ap_done_reg__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[1] (IN)
                         net (fo=0)                   0.000     0.000    wdata[1]
                                                                      r  wdata_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[1]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    wdata_IBUF[1]
                         LDCE                                         r  ap_done_reg__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[2]
                            (input port)
  Destination:            ap_idle_reg__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[2] (IN)
                         net (fo=0)                   0.000     0.000    wdata[2]
                                                                      r  wdata_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[2]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    wdata_IBUF[2]
                         LDCE                                         r  ap_idle_reg__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[0]
                            (input port)
  Destination:            tap_Di_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[0] (IN)
                         net (fo=0)                   0.000     0.000    wdata[0]
                                                                      r  wdata_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[0]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    wdata_IBUF[0]
                         LDCE                                         r  tap_Di_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[10]
                            (input port)
  Destination:            tap_Di_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[10] (IN)
                         net (fo=0)                   0.000     0.000    wdata[10]
                                                                      r  wdata_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[10]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wdata_IBUF[10]
                         LDCE                                         r  tap_Di_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[11]
                            (input port)
  Destination:            tap_Di_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[11] (IN)
                         net (fo=0)                   0.000     0.000    wdata[11]
                                                                      r  wdata_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[11]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wdata_IBUF[11]
                         LDCE                                         r  tap_Di_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[12]
                            (input port)
  Destination:            tap_Di_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[12] (IN)
                         net (fo=0)                   0.000     0.000    wdata[12]
                                                                      r  wdata_IBUF[12]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[12]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wdata_IBUF[12]
                         LDCE                                         r  tap_Di_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[13]
                            (input port)
  Destination:            tap_Di_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[13] (IN)
                         net (fo=0)                   0.000     0.000    wdata[13]
                                                                      r  wdata_IBUF[13]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[13]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wdata_IBUF[13]
                         LDCE                                         r  tap_Di_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[14]
                            (input port)
  Destination:            tap_Di_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[14] (IN)
                         net (fo=0)                   0.000     0.000    wdata[14]
                                                                      r  wdata_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[14]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wdata_IBUF[14]
                         LDCE                                         r  tap_Di_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[15]
                            (input port)
  Destination:            tap_Di_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[15] (IN)
                         net (fo=0)                   0.000     0.000    wdata[15]
                                                                      r  wdata_IBUF[15]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[15]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wdata_IBUF[15]
                         LDCE                                         r  tap_Di_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[16]
                            (input port)
  Destination:            tap_Di_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[16] (IN)
                         net (fo=0)                   0.000     0.000    wdata[16]
                                                                      r  wdata_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wdata_IBUF[16]
                         LDCE                                         r  tap_Di_reg[16]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  axis_clk
  To Clock:  

Max Delay            90 Endpoints
Min Delay            90 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 r_address_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_EN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.563ns  (logic 3.555ns (63.911%)  route 2.008ns (36.089%))
  Logic Levels:           3  (LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=67, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDPE                                         r  r_address_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.478     2.934 r  r_address_reg_reg[1]/Q
                         net (fo=3, unplaced)         0.759     3.693    r_address_reg_reg_n_0_[1]
                                                                      r  tap_EN_OBUF_inst_i_2/I2
                         LUT5 (Prop_lut5_I2_O)        0.319     4.012 r  tap_EN_OBUF_inst_i_2/O
                         net (fo=1, unplaced)         0.449     4.461    tap_EN_OBUF_inst_i_2_n_0
                                                                      r  tap_EN_OBUF_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.585 r  tap_EN_OBUF_inst_i_1/O
                         net (fo=5, unplaced)         0.800     5.385    tap_EN_OBUF
                                                                      r  tap_EN_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.020 r  tap_EN_OBUF_inst/O
                         net (fo=0)                   0.000     8.020    tap_EN
                                                                      r  tap_EN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_WE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.502ns  (logic 3.534ns (64.238%)  route 1.968ns (35.762%))
  Logic Levels:           3  (BUFG=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=67, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  fir_state_reg[1]/Q
                         net (fo=16, unplaced)        0.584     3.518    fir_state[1]
                                                                      f  tap_WE_OBUF_BUFG[0]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.321     3.839 r  tap_WE_OBUF_BUFG[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.639    tap_WE_OBUF[0]
                                                                      r  tap_WE_OBUF_BUFG[0]_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     4.740 r  tap_WE_OBUF_BUFG[0]_inst/O
                         net (fo=36, unplaced)        0.584     5.324    tap_WE_OBUF_BUFG[0]
                                                                      r  tap_WE_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.959 r  tap_WE_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.959    tap_WE[0]
                                                                      r  tap_WE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_WE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.502ns  (logic 3.534ns (64.238%)  route 1.968ns (35.762%))
  Logic Levels:           3  (BUFG=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=67, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  fir_state_reg[1]/Q
                         net (fo=16, unplaced)        0.584     3.518    fir_state[1]
                                                                      f  tap_WE_OBUF_BUFG[0]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.321     3.839 r  tap_WE_OBUF_BUFG[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.639    tap_WE_OBUF[0]
                                                                      r  tap_WE_OBUF_BUFG[0]_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     4.740 r  tap_WE_OBUF_BUFG[0]_inst/O
                         net (fo=36, unplaced)        0.584     5.324    tap_WE_OBUF_BUFG[0]
                                                                      r  tap_WE_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.959 r  tap_WE_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.959    tap_WE[1]
                                                                      r  tap_WE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_WE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.502ns  (logic 3.534ns (64.238%)  route 1.968ns (35.762%))
  Logic Levels:           3  (BUFG=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=67, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  fir_state_reg[1]/Q
                         net (fo=16, unplaced)        0.584     3.518    fir_state[1]
                                                                      f  tap_WE_OBUF_BUFG[0]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.321     3.839 r  tap_WE_OBUF_BUFG[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.639    tap_WE_OBUF[0]
                                                                      r  tap_WE_OBUF_BUFG[0]_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     4.740 r  tap_WE_OBUF_BUFG[0]_inst/O
                         net (fo=36, unplaced)        0.584     5.324    tap_WE_OBUF_BUFG[0]
                                                                      r  tap_WE_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.959 r  tap_WE_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.959    tap_WE[2]
                                                                      r  tap_WE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_WE[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.502ns  (logic 3.534ns (64.238%)  route 1.968ns (35.762%))
  Logic Levels:           3  (BUFG=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=67, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  fir_state_reg[1]/Q
                         net (fo=16, unplaced)        0.584     3.518    fir_state[1]
                                                                      f  tap_WE_OBUF_BUFG[0]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.321     3.839 r  tap_WE_OBUF_BUFG[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.639    tap_WE_OBUF[0]
                                                                      r  tap_WE_OBUF_BUFG[0]_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     4.740 r  tap_WE_OBUF_BUFG[0]_inst/O
                         net (fo=36, unplaced)        0.584     5.324    tap_WE_OBUF_BUFG[0]
                                                                      r  tap_WE_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.959 r  tap_WE_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.959    tap_WE[3]
                                                                      r  tap_WE[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_state_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.772ns  (logic 3.388ns (71.005%)  route 1.384ns (28.995%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=67, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  r_state_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  r_state_reg/Q
                         net (fo=6, unplaced)         0.800     3.734    rvalid_OBUF
                                                                      r  rvalid_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.276     4.010 r  rvalid_OBUF_BUFG_inst/O
                         net (fo=34, unplaced)        0.584     4.594    rvalid_OBUF_BUFG
                                                                      r  rvalid_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.229 r  rvalid_OBUF_inst/O
                         net (fo=0)                   0.000     7.229    rvalid
                                                                      r  rvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_state_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.550ns  (logic 3.407ns (74.886%)  route 1.143ns (25.114%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=67, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  r_state_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  r_state_reg/Q
                         net (fo=6, unplaced)         0.343     3.277    rvalid_OBUF
                                                                      f  arready_OBUF_inst_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.295     3.572 r  arready_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.372    arready_OBUF
                                                                      r  arready_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.007 r  arready_OBUF_inst/O
                         net (fo=0)                   0.000     7.007    arready
                                                                      r  arready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.087ns  (logic 3.287ns (80.434%)  route 0.800ns (19.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=67, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  data_cnt_reg[0]/Q
                         net (fo=6, unplaced)         0.800     3.734    data_A_OBUF[2]
                                                                      r  data_A_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  data_A_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.544    data_A[2]
                                                                      r  data_A[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.087ns  (logic 3.287ns (80.434%)  route 0.800ns (19.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=67, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  data_cnt_reg[1]/Q
                         net (fo=6, unplaced)         0.800     3.734    data_A_OBUF[3]
                                                                      r  data_A_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  data_A_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.544    data_A[3]
                                                                      r  data_A[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.087ns  (logic 3.287ns (80.434%)  route 0.800ns (19.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=67, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  data_cnt_reg[2]/Q
                         net (fo=6, unplaced)         0.800     3.734    data_A_OBUF[4]
                                                                      r  data_A_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  data_A_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.544    data_A[4]
                                                                      r  data_A[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 w_state_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wready_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.147ns (49.767%)  route 0.148ns (50.233%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=67, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  w_state_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  w_state_reg/Q
                         net (fo=3, unplaced)         0.148     0.973    w_state
                         LDCE                                         r  wready_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ap_start_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.245ns (68.245%)  route 0.114ns (31.755%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=67, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  fir_state_reg[1]/Q
                         net (fo=16, unplaced)        0.114     0.939    fir_state[1]
                                                                      f  ap_start_reg_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.037 r  ap_start_reg_i_1/O
                         net (fo=1, unplaced)         0.000     1.037    ap_start_reg_i_1_n_0
                         LDCE                                         r  ap_start_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 w_state_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            awready_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.245ns (63.855%)  route 0.139ns (36.145%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=67, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  w_state_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  w_state_reg/Q
                         net (fo=3, unplaced)         0.139     0.963    w_state
                                                                      f  awready_reg_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.098     1.061 r  awready_reg_i_1/O
                         net (fo=1, unplaced)         0.000     1.061    awready_reg_i_1_n_0
                         LDCE                                         r  awready_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 w_address_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rdata_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.407ns  (logic 0.245ns (60.154%)  route 0.162ns (39.846%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=67, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDPE                                         r  w_address_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     0.825 r  w_address_reg_reg[1]/Q
                         net (fo=36, unplaced)        0.162     0.987    w_address_reg_reg_n_0_[1]
                                                                      r  rdata_reg[0]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.085 r  rdata_reg[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.085    rdata_reg[0]_i_1_n_0
                         LDCE                                         r  rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 w_address_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rdata_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.407ns  (logic 0.245ns (60.154%)  route 0.162ns (39.846%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=67, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDPE                                         r  w_address_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     0.825 r  w_address_reg_reg[1]/Q
                         net (fo=36, unplaced)        0.162     0.987    w_address_reg_reg_n_0_[1]
                                                                      r  rdata_reg[1]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.085 r  rdata_reg[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.085    rdata_reg[1]_i_1_n_0
                         LDCE                                         r  rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 w_address_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rdata_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.407ns  (logic 0.245ns (60.154%)  route 0.162ns (39.846%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=67, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDPE                                         r  w_address_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     0.825 r  w_address_reg_reg[1]/Q
                         net (fo=36, unplaced)        0.162     0.987    w_address_reg_reg_n_0_[1]
                                                                      r  rdata_reg[2]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.085 r  rdata_reg[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.085    rdata_reg[2]_i_1_n_0
                         LDCE                                         r  rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 w_address_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rdata_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.474ns  (logic 0.245ns (51.654%)  route 0.229ns (48.346%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=67, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDPE                                         r  w_address_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     0.825 r  w_address_reg_reg[1]/Q
                         net (fo=36, unplaced)        0.229     1.054    w_address_reg_reg_n_0_[1]
                                                                      r  rdata_reg[10]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.098     1.152 r  rdata_reg[10]_i_1/O
                         net (fo=1, unplaced)         0.000     1.152    rdata_reg[10]_i_1_n_0
                         LDCE                                         r  rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 w_address_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rdata_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.474ns  (logic 0.245ns (51.654%)  route 0.229ns (48.346%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=67, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDPE                                         r  w_address_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     0.825 r  w_address_reg_reg[1]/Q
                         net (fo=36, unplaced)        0.229     1.054    w_address_reg_reg_n_0_[1]
                                                                      r  rdata_reg[12]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.098     1.152 r  rdata_reg[12]_i_1/O
                         net (fo=1, unplaced)         0.000     1.152    rdata_reg[12]_i_1_n_0
                         LDCE                                         r  rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 w_address_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rdata_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.474ns  (logic 0.245ns (51.654%)  route 0.229ns (48.346%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=67, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDPE                                         r  w_address_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     0.825 r  w_address_reg_reg[1]/Q
                         net (fo=36, unplaced)        0.229     1.054    w_address_reg_reg_n_0_[1]
                                                                      r  rdata_reg[14]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.098     1.152 r  rdata_reg[14]_i_1/O
                         net (fo=1, unplaced)         0.000     1.152    rdata_reg[14]_i_1_n_0
                         LDCE                                         r  rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 w_address_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rdata_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.474ns  (logic 0.245ns (51.654%)  route 0.229ns (48.346%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=67, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDPE                                         r  w_address_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     0.825 r  w_address_reg_reg[1]/Q
                         net (fo=36, unplaced)        0.229     1.054    w_address_reg_reg_n_0_[1]
                                                                      r  rdata_reg[16]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.098     1.152 r  rdata_reg[16]_i_1/O
                         net (fo=1, unplaced)         0.000     1.152    rdata_reg[16]_i_1_n_0
                         LDCE                                         r  rdata_reg[16]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  axis_clk

Max Delay           112 Endpoints
Min Delay           112 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 araddr[9]
                            (input port)
  Destination:            r_address_reg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.141ns  (logic 1.220ns (38.826%)  route 1.922ns (61.174%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[9] (IN)
                         net (fo=0)                   0.000     0.000    araddr[9]
                                                                      r  araddr_IBUF[9]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  araddr_IBUF[9]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    araddr_IBUF[9]
                                                                      r  r_address_reg[1]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.895 r  r_address_reg[1]_i_3/O
                         net (fo=2, unplaced)         1.122     3.017    r_address_reg[1]_i_3_n_0
                                                                      r  r_address_reg[0]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.141 r  r_address_reg[0]_i_1/O
                         net (fo=1, unplaced)         0.000     3.141    r_address_reg[0]_i_1_n_0
                         FDPE                                         r  r_address_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=67, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDPE                                         r  r_address_reg_reg[0]/C

Slack:                    inf
  Source:                 awaddr[9]
                            (input port)
  Destination:            w_address_reg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.141ns  (logic 1.220ns (38.826%)  route 1.922ns (61.174%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[9] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[9]
                                                                      r  awaddr_IBUF[9]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[9]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    awaddr_IBUF[9]
                                                                      r  w_address_reg[1]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.895 r  w_address_reg[1]_i_3/O
                         net (fo=2, unplaced)         1.122     3.017    w_address_reg[1]_i_3_n_0
                                                                      r  w_address_reg[0]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.141 r  w_address_reg[0]_i_1/O
                         net (fo=1, unplaced)         0.000     3.141    w_address_reg[0]_i_1_n_0
                         FDPE                                         r  w_address_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=67, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDPE                                         r  w_address_reg_reg[0]/C

Slack:                    inf
  Source:                 rready
                            (input port)
  Destination:            tap_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.995ns  (logic 1.246ns (41.586%)  route 1.750ns (58.414%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rready (IN)
                         net (fo=0)                   0.000     0.000    rready
                                                                      r  rready_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  rready_IBUF_inst/O
                         net (fo=4, unplaced)         0.800     1.771    rready_IBUF
                                                                      r  tap_EN_OBUF_inst_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.150     1.921 r  tap_EN_OBUF_inst_i_2/O
                         net (fo=1, unplaced)         0.449     2.370    tap_EN_OBUF_inst_i_2_n_0
                                                                      r  tap_EN_OBUF_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     2.494 r  tap_EN_OBUF_inst_i_1/O
                         net (fo=5, unplaced)         0.501     2.995    tap_EN_OBUF
                         FDCE                                         r  tap_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=67, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  tap_cnt_reg[0]/C

Slack:                    inf
  Source:                 rready
                            (input port)
  Destination:            tap_cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.995ns  (logic 1.246ns (41.586%)  route 1.750ns (58.414%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rready (IN)
                         net (fo=0)                   0.000     0.000    rready
                                                                      r  rready_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  rready_IBUF_inst/O
                         net (fo=4, unplaced)         0.800     1.771    rready_IBUF
                                                                      r  tap_EN_OBUF_inst_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.150     1.921 r  tap_EN_OBUF_inst_i_2/O
                         net (fo=1, unplaced)         0.449     2.370    tap_EN_OBUF_inst_i_2_n_0
                                                                      r  tap_EN_OBUF_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     2.494 r  tap_EN_OBUF_inst_i_1/O
                         net (fo=5, unplaced)         0.501     2.995    tap_EN_OBUF
                         FDCE                                         r  tap_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=67, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  tap_cnt_reg[1]/C

Slack:                    inf
  Source:                 rready
                            (input port)
  Destination:            tap_cnt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.995ns  (logic 1.246ns (41.586%)  route 1.750ns (58.414%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rready (IN)
                         net (fo=0)                   0.000     0.000    rready
                                                                      r  rready_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  rready_IBUF_inst/O
                         net (fo=4, unplaced)         0.800     1.771    rready_IBUF
                                                                      r  tap_EN_OBUF_inst_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.150     1.921 r  tap_EN_OBUF_inst_i_2/O
                         net (fo=1, unplaced)         0.449     2.370    tap_EN_OBUF_inst_i_2_n_0
                                                                      r  tap_EN_OBUF_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     2.494 r  tap_EN_OBUF_inst_i_1/O
                         net (fo=5, unplaced)         0.501     2.995    tap_EN_OBUF
                         FDCE                                         r  tap_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=67, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  tap_cnt_reg[2]/C

Slack:                    inf
  Source:                 rready
                            (input port)
  Destination:            tap_cnt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.995ns  (logic 1.246ns (41.586%)  route 1.750ns (58.414%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rready (IN)
                         net (fo=0)                   0.000     0.000    rready
                                                                      r  rready_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  rready_IBUF_inst/O
                         net (fo=4, unplaced)         0.800     1.771    rready_IBUF
                                                                      r  tap_EN_OBUF_inst_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.150     1.921 r  tap_EN_OBUF_inst_i_2/O
                         net (fo=1, unplaced)         0.449     2.370    tap_EN_OBUF_inst_i_2_n_0
                                                                      r  tap_EN_OBUF_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     2.494 r  tap_EN_OBUF_inst_i_1/O
                         net (fo=5, unplaced)         0.501     2.995    tap_EN_OBUF
                         FDCE                                         r  tap_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=67, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  tap_cnt_reg[3]/C

Slack:                    inf
  Source:                 araddr[9]
                            (input port)
  Destination:            r_address_reg_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.932ns  (logic 1.220ns (41.593%)  route 1.713ns (58.407%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[9] (IN)
                         net (fo=0)                   0.000     0.000    araddr[9]
                                                                      r  araddr_IBUF[9]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  araddr_IBUF[9]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    araddr_IBUF[9]
                                                                      r  r_address_reg[1]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.895 r  r_address_reg[1]_i_3/O
                         net (fo=2, unplaced)         0.913     2.808    r_address_reg[1]_i_3_n_0
                                                                      r  r_address_reg[1]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.932 r  r_address_reg[1]_i_1/O
                         net (fo=1, unplaced)         0.000     2.932    r_address_reg[1]_i_1_n_0
                         FDPE                                         r  r_address_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=67, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDPE                                         r  r_address_reg_reg[1]/C

Slack:                    inf
  Source:                 awaddr[9]
                            (input port)
  Destination:            w_address_reg_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.932ns  (logic 1.220ns (41.593%)  route 1.713ns (58.407%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[9] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[9]
                                                                      r  awaddr_IBUF[9]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[9]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    awaddr_IBUF[9]
                                                                      r  w_address_reg[1]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.895 r  w_address_reg[1]_i_3/O
                         net (fo=2, unplaced)         0.913     2.808    w_address_reg[1]_i_3_n_0
                                                                      r  w_address_reg[1]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.932 r  w_address_reg[1]_i_1/O
                         net (fo=1, unplaced)         0.000     2.932    w_address_reg[1]_i_1_n_0
                         FDPE                                         r  w_address_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=67, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDPE                                         r  w_address_reg_reg[1]/C

Slack:                    inf
  Source:                 axis_rst_n
                            (input port)
  Destination:            ap_idle_reg__1/PRE
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.733ns  (logic 1.096ns (40.085%)  route 1.638ns (59.915%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=9, unplaced)         0.800     1.771    axis_rst_n_IBUF
                                                                      r  data_EN_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 f  data_EN_i_2/O
                         net (fo=22, unplaced)        0.838     2.733    data_EN_i_2_n_0
                         FDPE                                         f  ap_idle_reg__1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=67, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDPE                                         r  ap_idle_reg__1/C

Slack:                    inf
  Source:                 axis_rst_n
                            (input port)
  Destination:            data_EN_reg/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.733ns  (logic 1.096ns (40.085%)  route 1.638ns (59.915%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_rst_n_IBUF_inst/O
                         net (fo=9, unplaced)         0.800     1.771    axis_rst_n_IBUF
                                                                      r  data_EN_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 f  data_EN_i_2/O
                         net (fo=22, unplaced)        0.838     2.733    data_EN_i_2_n_0
                         FDCE                                         f  data_EN_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=67, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_EN_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_done_reg__0/G
                            (positive level-sensitive latch)
  Destination:            ap_done_reg/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.416ns  (logic 0.223ns (53.653%)  route 0.214ns (51.519%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  ap_done_reg__0/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  ap_done_reg__0/Q
                         net (fo=8, unplaced)         0.214     0.392    ap_done
                                                                      r  ap_done_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     0.437 r  ap_done_i_1/O
                         net (fo=1, unplaced)         0.000     0.437    ap_done_i_1_n_0
                         FDRE                                         r  ap_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=67, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  ap_done_reg/C

Slack:                    inf
  Source:                 ap_start_reg/G
                            (positive level-sensitive latch)
  Destination:            ss_tready_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.418ns  (logic 0.223ns (53.382%)  route 0.195ns (46.618%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  ap_start_reg/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  ap_start_reg/Q
                         net (fo=10, unplaced)        0.195     0.373    ap_start
                                                                      r  ss_tready_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     0.418 r  ss_tready_i_1/O
                         net (fo=1, unplaced)         0.000     0.418    ss_tready_i_1_n_0
                         FDCE                                         r  ss_tready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=67, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  ss_tready_reg/C

Slack:                    inf
  Source:                 ap_start_reg/G
                            (positive level-sensitive latch)
  Destination:            data_EN_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.430ns  (logic 0.223ns (51.814%)  route 0.207ns (48.186%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  ap_start_reg/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  ap_start_reg/Q
                         net (fo=10, unplaced)        0.207     0.385    ap_start
                                                                      r  data_EN_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.430 r  data_EN_i_1/O
                         net (fo=2, unplaced)         0.000     0.430    data_EN_i_1_n_0
                         FDCE                                         r  data_EN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=67, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_EN_reg/C

Slack:                    inf
  Source:                 ap_start_reg/G
                            (positive level-sensitive latch)
  Destination:            fir_reset_reg_inv/D
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.430ns  (logic 0.223ns (51.814%)  route 0.207ns (48.186%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  ap_start_reg/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  ap_start_reg/Q
                         net (fo=10, unplaced)        0.207     0.385    ap_start
                                                                      r  fir_reset_inv_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.430 r  fir_reset_inv_i_1/O
                         net (fo=1, unplaced)         0.000     0.430    fir_reset
                         FDPE                                         r  fir_reset_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=67, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDPE                                         r  fir_reset_reg_inv/C

Slack:                    inf
  Source:                 ap_idle_reg__0/G
                            (positive level-sensitive latch)
  Destination:            ap_idle_reg/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.464ns  (logic 0.276ns (59.429%)  route 0.188ns (40.571%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  ap_idle_reg__0/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  ap_idle_reg__0/Q
                         net (fo=5, unplaced)         0.188     0.366    ap_idle
                                                                      r  ap_idle_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     0.464 r  ap_idle_i_1/O
                         net (fo=1, unplaced)         0.000     0.464    ap_idle_i_1_n_0
                         FDRE                                         r  ap_idle_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=67, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  ap_idle_reg/C

Slack:                    inf
  Source:                 ap_idle_reg__0/G
                            (positive level-sensitive latch)
  Destination:            ap_idle_reg__1/D
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.477ns  (logic 0.276ns (57.854%)  route 0.201ns (42.146%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  ap_idle_reg__0/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  ap_idle_reg__0/Q
                         net (fo=5, unplaced)         0.201     0.379    ap_idle
                                                                      r  ap_idle__1_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     0.477 r  ap_idle__1_i_1/O
                         net (fo=1, unplaced)         0.000     0.477    ap_idle__1_i_1_n_0
                         FDPE                                         r  ap_idle_reg__1/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=67, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDPE                                         r  ap_idle_reg__1/C

Slack:                    inf
  Source:                 ss_tdata[0]
                            (input port)
  Destination:            data_Di_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[0] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[0]
                                                                      r  ss_tdata_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[0]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    ss_tdata_IBUF[0]
                         FDRE                                         r  data_Di_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=67, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_Di_reg[0]/C

Slack:                    inf
  Source:                 ss_tdata[10]
                            (input port)
  Destination:            data_Di_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[10] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[10]
                                                                      r  ss_tdata_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[10]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    ss_tdata_IBUF[10]
                         FDRE                                         r  data_Di_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=67, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_Di_reg[10]/C

Slack:                    inf
  Source:                 ss_tdata[11]
                            (input port)
  Destination:            data_Di_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[11] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[11]
                                                                      r  ss_tdata_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[11]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    ss_tdata_IBUF[11]
                         FDRE                                         r  data_Di_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=67, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_Di_reg[11]/C

Slack:                    inf
  Source:                 ss_tdata[12]
                            (input port)
  Destination:            data_Di_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[12] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[12]
                                                                      r  ss_tdata_IBUF[12]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[12]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    ss_tdata_IBUF[12]
                         FDRE                                         r  data_Di_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=67, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_Di_reg[12]/C





