--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr
top_module.pcf

Design file:              top_module.ncd
Physical constraint file: top_module.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 372887 paths analyzed, 6594 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.308ns.
--------------------------------------------------------------------------------

Paths for end point comm_fpga/count_2 (SLICE_X26Y118.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.692ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga/state_FSM_FFd1 (FF)
  Destination:          comm_fpga/count_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.264ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.144 - 0.153)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga/state_FSM_FFd1 to comm_fpga/count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y118.AQ     Tcko                  0.391   comm_fpga/state_FSM_FFd3
                                                       comm_fpga/state_FSM_FFd1
    SLICE_X7Y118.C4      net (fanout=12)       3.994   comm_fpga/state_FSM_FFd1
    SLICE_X7Y118.C       Tilo                  0.259   comm/f2hValid_out
                                                       comm_fpga/driveBus_inv1
    SLICE_X28Y122.B4     net (fanout=14)       4.361   comm_fpga/driveBus_inv
    SLICE_X28Y122.B      Tilo                  0.205   comm_fpga/_n0207_inv
                                                       comm_fpga/_n0207_inv
    SLICE_X26Y118.CE     net (fanout=5)        0.723   comm_fpga/_n0207_inv
    SLICE_X26Y118.CLK    Tceck                 0.331   comm_fpga/count<5>
                                                       comm_fpga/count_2
    -------------------------------------------------  ---------------------------
    Total                                     10.264ns (1.186ns logic, 9.078ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.828ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga/state_FSM_FFd2 (FF)
  Destination:          comm_fpga/count_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.128ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.144 - 0.153)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga/state_FSM_FFd2 to comm_fpga/count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y118.BQ     Tcko                  0.391   comm_fpga/state_FSM_FFd3
                                                       comm_fpga/state_FSM_FFd2
    SLICE_X7Y118.C5      net (fanout=13)       3.858   comm_fpga/state_FSM_FFd2
    SLICE_X7Y118.C       Tilo                  0.259   comm/f2hValid_out
                                                       comm_fpga/driveBus_inv1
    SLICE_X28Y122.B4     net (fanout=14)       4.361   comm_fpga/driveBus_inv
    SLICE_X28Y122.B      Tilo                  0.205   comm_fpga/_n0207_inv
                                                       comm_fpga/_n0207_inv
    SLICE_X26Y118.CE     net (fanout=5)        0.723   comm_fpga/_n0207_inv
    SLICE_X26Y118.CLK    Tceck                 0.331   comm_fpga/count<5>
                                                       comm_fpga/count_2
    -------------------------------------------------  ---------------------------
    Total                                     10.128ns (1.186ns logic, 8.942ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.214ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga/state_FSM_FFd4 (FF)
  Destination:          comm_fpga/count_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.737ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.232 - 0.246)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga/state_FSM_FFd4 to comm_fpga/count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y121.AQ     Tcko                  0.391   comm_fpga/state_FSM_FFd4
                                                       comm_fpga/state_FSM_FFd4
    SLICE_X7Y118.C1      net (fanout=32)       1.467   comm_fpga/state_FSM_FFd4
    SLICE_X7Y118.C       Tilo                  0.259   comm/f2hValid_out
                                                       comm_fpga/driveBus_inv1
    SLICE_X28Y122.B4     net (fanout=14)       4.361   comm_fpga/driveBus_inv
    SLICE_X28Y122.B      Tilo                  0.205   comm_fpga/_n0207_inv
                                                       comm_fpga/_n0207_inv
    SLICE_X26Y118.CE     net (fanout=5)        0.723   comm_fpga/_n0207_inv
    SLICE_X26Y118.CLK    Tceck                 0.331   comm_fpga/count<5>
                                                       comm_fpga/count_2
    -------------------------------------------------  ---------------------------
    Total                                      7.737ns (1.186ns logic, 6.551ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------

Paths for end point comm_fpga/count_4 (SLICE_X26Y118.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.728ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga/state_FSM_FFd1 (FF)
  Destination:          comm_fpga/count_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.228ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.144 - 0.153)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga/state_FSM_FFd1 to comm_fpga/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y118.AQ     Tcko                  0.391   comm_fpga/state_FSM_FFd3
                                                       comm_fpga/state_FSM_FFd1
    SLICE_X7Y118.C4      net (fanout=12)       3.994   comm_fpga/state_FSM_FFd1
    SLICE_X7Y118.C       Tilo                  0.259   comm/f2hValid_out
                                                       comm_fpga/driveBus_inv1
    SLICE_X28Y122.B4     net (fanout=14)       4.361   comm_fpga/driveBus_inv
    SLICE_X28Y122.B      Tilo                  0.205   comm_fpga/_n0207_inv
                                                       comm_fpga/_n0207_inv
    SLICE_X26Y118.CE     net (fanout=5)        0.723   comm_fpga/_n0207_inv
    SLICE_X26Y118.CLK    Tceck                 0.295   comm_fpga/count<5>
                                                       comm_fpga/count_4
    -------------------------------------------------  ---------------------------
    Total                                     10.228ns (1.150ns logic, 9.078ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.864ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga/state_FSM_FFd2 (FF)
  Destination:          comm_fpga/count_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.092ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.144 - 0.153)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga/state_FSM_FFd2 to comm_fpga/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y118.BQ     Tcko                  0.391   comm_fpga/state_FSM_FFd3
                                                       comm_fpga/state_FSM_FFd2
    SLICE_X7Y118.C5      net (fanout=13)       3.858   comm_fpga/state_FSM_FFd2
    SLICE_X7Y118.C       Tilo                  0.259   comm/f2hValid_out
                                                       comm_fpga/driveBus_inv1
    SLICE_X28Y122.B4     net (fanout=14)       4.361   comm_fpga/driveBus_inv
    SLICE_X28Y122.B      Tilo                  0.205   comm_fpga/_n0207_inv
                                                       comm_fpga/_n0207_inv
    SLICE_X26Y118.CE     net (fanout=5)        0.723   comm_fpga/_n0207_inv
    SLICE_X26Y118.CLK    Tceck                 0.295   comm_fpga/count<5>
                                                       comm_fpga/count_4
    -------------------------------------------------  ---------------------------
    Total                                     10.092ns (1.150ns logic, 8.942ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.250ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga/state_FSM_FFd4 (FF)
  Destination:          comm_fpga/count_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.701ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.232 - 0.246)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga/state_FSM_FFd4 to comm_fpga/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y121.AQ     Tcko                  0.391   comm_fpga/state_FSM_FFd4
                                                       comm_fpga/state_FSM_FFd4
    SLICE_X7Y118.C1      net (fanout=32)       1.467   comm_fpga/state_FSM_FFd4
    SLICE_X7Y118.C       Tilo                  0.259   comm/f2hValid_out
                                                       comm_fpga/driveBus_inv1
    SLICE_X28Y122.B4     net (fanout=14)       4.361   comm_fpga/driveBus_inv
    SLICE_X28Y122.B      Tilo                  0.205   comm_fpga/_n0207_inv
                                                       comm_fpga/_n0207_inv
    SLICE_X26Y118.CE     net (fanout=5)        0.723   comm_fpga/_n0207_inv
    SLICE_X26Y118.CLK    Tceck                 0.295   comm_fpga/count<5>
                                                       comm_fpga/count_4
    -------------------------------------------------  ---------------------------
    Total                                      7.701ns (1.150ns logic, 6.551ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------

Paths for end point comm_fpga/count_5 (SLICE_X26Y118.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.732ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga/state_FSM_FFd1 (FF)
  Destination:          comm_fpga/count_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.224ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.144 - 0.153)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga/state_FSM_FFd1 to comm_fpga/count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y118.AQ     Tcko                  0.391   comm_fpga/state_FSM_FFd3
                                                       comm_fpga/state_FSM_FFd1
    SLICE_X7Y118.C4      net (fanout=12)       3.994   comm_fpga/state_FSM_FFd1
    SLICE_X7Y118.C       Tilo                  0.259   comm/f2hValid_out
                                                       comm_fpga/driveBus_inv1
    SLICE_X28Y122.B4     net (fanout=14)       4.361   comm_fpga/driveBus_inv
    SLICE_X28Y122.B      Tilo                  0.205   comm_fpga/_n0207_inv
                                                       comm_fpga/_n0207_inv
    SLICE_X26Y118.CE     net (fanout=5)        0.723   comm_fpga/_n0207_inv
    SLICE_X26Y118.CLK    Tceck                 0.291   comm_fpga/count<5>
                                                       comm_fpga/count_5
    -------------------------------------------------  ---------------------------
    Total                                     10.224ns (1.146ns logic, 9.078ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.868ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga/state_FSM_FFd2 (FF)
  Destination:          comm_fpga/count_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.088ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.144 - 0.153)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga/state_FSM_FFd2 to comm_fpga/count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y118.BQ     Tcko                  0.391   comm_fpga/state_FSM_FFd3
                                                       comm_fpga/state_FSM_FFd2
    SLICE_X7Y118.C5      net (fanout=13)       3.858   comm_fpga/state_FSM_FFd2
    SLICE_X7Y118.C       Tilo                  0.259   comm/f2hValid_out
                                                       comm_fpga/driveBus_inv1
    SLICE_X28Y122.B4     net (fanout=14)       4.361   comm_fpga/driveBus_inv
    SLICE_X28Y122.B      Tilo                  0.205   comm_fpga/_n0207_inv
                                                       comm_fpga/_n0207_inv
    SLICE_X26Y118.CE     net (fanout=5)        0.723   comm_fpga/_n0207_inv
    SLICE_X26Y118.CLK    Tceck                 0.291   comm_fpga/count<5>
                                                       comm_fpga/count_5
    -------------------------------------------------  ---------------------------
    Total                                     10.088ns (1.146ns logic, 8.942ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.254ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga/state_FSM_FFd4 (FF)
  Destination:          comm_fpga/count_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.697ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.232 - 0.246)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga/state_FSM_FFd4 to comm_fpga/count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y121.AQ     Tcko                  0.391   comm_fpga/state_FSM_FFd4
                                                       comm_fpga/state_FSM_FFd4
    SLICE_X7Y118.C1      net (fanout=32)       1.467   comm_fpga/state_FSM_FFd4
    SLICE_X7Y118.C       Tilo                  0.259   comm/f2hValid_out
                                                       comm_fpga/driveBus_inv1
    SLICE_X28Y122.B4     net (fanout=14)       4.361   comm_fpga/driveBus_inv
    SLICE_X28Y122.B      Tilo                  0.205   comm_fpga/_n0207_inv
                                                       comm_fpga/_n0207_inv
    SLICE_X26Y118.CE     net (fanout=5)        0.723   comm_fpga/_n0207_inv
    SLICE_X26Y118.CLK    Tceck                 0.291   comm_fpga/count<5>
                                                       comm_fpga/count_5
    -------------------------------------------------  ---------------------------
    Total                                      7.697ns (1.146ns logic, 6.551ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ATM_Main_cont/data_inp/i_3 (SLICE_X32Y72.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.395ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ATM_Main_cont/data_inp/i_2 (FF)
  Destination:          ATM_Main_cont/data_inp/i_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.395ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ATM_Main_cont/data_inp/i_2 to ATM_Main_cont/data_inp/i_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y72.CQ      Tcko                  0.200   ATM_Main_cont/data_inp/i<2>
                                                       ATM_Main_cont/data_inp/i_2
    SLICE_X32Y72.C5      net (fanout=3)        0.074   ATM_Main_cont/data_inp/i<2>
    SLICE_X32Y72.CLK     Tah         (-Th)    -0.121   ATM_Main_cont/data_inp/i<2>
                                                       ATM_Main_cont/data_inp/Result<3>11
                                                       ATM_Main_cont/data_inp/i_3
    -------------------------------------------------  ---------------------------
    Total                                      0.395ns (0.321ns logic, 0.074ns route)
                                                       (81.3% logic, 18.7% route)

--------------------------------------------------------------------------------

Paths for end point decrypt/done (SLICE_X8Y99.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               decrypt/done (FF)
  Destination:          decrypt/done (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: decrypt/done to decrypt/done
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y99.AQ       Tcko                  0.200   decrypt/done
                                                       decrypt/done
    SLICE_X8Y99.A6       net (fanout=4)        0.025   decrypt/done
    SLICE_X8Y99.CLK      Tah         (-Th)    -0.190   decrypt/done
                                                       decrypt/done_rstpot
                                                       decrypt/done
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.390ns logic, 0.025ns route)
                                                       (94.0% logic, 6.0% route)

--------------------------------------------------------------------------------

Paths for end point encrypt/i_4 (SLICE_X49Y97.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.424ns (requirement - (clock path skew + uncertainty - data path))
  Source:               encrypt/i_3 (FF)
  Destination:          encrypt/i_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.424ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: encrypt/i_3 to encrypt/i_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y97.CQ      Tcko                  0.198   encrypt/i<5>
                                                       encrypt/i_3
    SLICE_X49Y97.C5      net (fanout=4)        0.071   encrypt/i<3>
    SLICE_X49Y97.CLK     Tah         (-Th)    -0.155   encrypt/i<5>
                                                       encrypt/Result<4>1
                                                       encrypt/i_4
    -------------------------------------------------  ---------------------------
    Total                                      0.424ns (0.353ns logic, 0.071ns route)
                                                       (83.3% logic, 16.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: fx2Clk_in_BUFGP/BUFG/I0
  Logical resource: fx2Clk_in_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y7.I0
  Clock network: fx2Clk_in_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: debouncer5/count<3>/CLK
  Logical resource: debouncer5/count_0/CK
  Location pin: SLICE_X0Y79.CLK
  Clock network: fx2Clk_in_BUFGP
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: debouncer5/count<3>/CLK
  Logical resource: debouncer5/count_1/CK
  Location pin: SLICE_X0Y79.CLK
  Clock network: fx2Clk_in_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock fx2Clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fx2Clk_in      |   10.308|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 372887 paths, 0 nets, and 7631 connections

Design statistics:
   Minimum period:  10.308ns{1}   (Maximum frequency:  97.012MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon May  1 09:19:06 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 476 MB



