Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab06_tb_behav xil_defaultlib.Lab06_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'clk_freq' [D:/Documents/Digital_Logic_Experiments/lab06/lab06.srcs/sources_1/new/lab06.v:17]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'b' [D:/Documents/Digital_Logic_Experiments/lab06/lab06.srcs/sources_1/new/lab06.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'b' [D:/Documents/Digital_Logic_Experiments/lab06/lab06.srcs/sources_1/new/lab06.v:49]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Divider
Compiling module xil_defaultlib.Bcd7seg
Compiling module xil_defaultlib.SelectLed
Compiling module xil_defaultlib.Lab06
Compiling module xil_defaultlib.Lab06_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Lab06_tb_behav
