In mode: Internal_scan...
  Design has scan chains in this mode
  Design is scan routed
  Post-DFT DRC enabled

Information: Starting test design rule checking. (TEST-222)
  Loading test protocol
  ...basic checks...
  ...basic sequential cell checks...
  ...checking vector rules...
  ...checking clock rules...
  ...checking scan chain rules...
  ...checking scan compression rules...
  ...checking X-state rules...
  ...checking tristate rules...
  ...extracting scan details...

-----------------------------------------------------------------
Begin Clock violations...

 Warning: Clock scan_rst used as data is different than capture clock scan_clk for inputs CK/D of stable DFF (U0_UART/U0_UART_RX/U0_data_sampling/sampled_data_reg[2]). (C26-1)
Information: There are 2 other cells with the same violation. (TEST-171)

Clock violations completed...
-----------------------------------------------------------------

-----------------------------------------------------------------
Begin Other violations...

Warning: Cell U0_CLK_GATE/U0_TLATNCAX12M has constant 1 value. (TEST-505)

Other violations completed...
-----------------------------------------------------------------

-----------------------------------------------------------------
  DRC Report

  Total violations: 4

-----------------------------------------------------------------

3 CLOCK VIOLATIONS
     3 Clock as data different from capture clock for stable cell violations (C26)

1 OTHER VIOLATION
     1 Cell is constant 1 violation (TEST-505)


Warning: Violations occurred during test design rule checking. (TEST-124)

-----------------------------------------------------------------
  Sequential Cell Report

  1 out of 362 sequential cells have violations

-----------------------------------------------------------------

SEQUENTIAL CELLS WITH VIOLATIONS
      *   1 cell has constant 1 value
SEQUENTIAL CELLS WITHOUT VIOLATIONS
      * 361 cells are valid scan cells

Information: Test design rule checking completed. (TEST-123)
  Running test coverage estimation...
 16772 faults were added to fault list.
 0            7680   5850         1/0/0    64.59%      0.02
 0            1566   4282         2/0/0    73.97%      0.03
 0            1156   3123         4/0/0    80.91%      0.03
 0             543   2580         4/0/0    84.16%      0.04
 0             368   2210         5/0/0    86.37%      0.05
 0             373   1829         9/0/0    88.65%      0.05
 0             280   1538        14/0/1    90.38%      0.06
 0             206   1327        17/0/2    91.65%      0.07
 0             219   1104        21/0/4    92.98%      0.08
 0             216    884        25/0/4    94.30%      0.09
 0             156    713        36/0/5    95.32%      0.09
 0             118    583        44/0/5    96.10%      0.10
 0              95    481        49/1/6    96.71%      0.11
 0              85    385        58/1/7    97.28%      0.12
 0              56    315       67/1/11    97.70%      0.13
 0              77    227       74/1/15    98.23%      0.14
 0              43    161       87/1/20    98.62%      0.15
 0              50     94      100/1/23    99.03%      0.16
 0              34     44      110/2/23    99.32%      0.17
 
            Pattern Summary Report
 -----------------------------------------------
 #internal patterns                           0
 -----------------------------------------------
 

     Uncollapsed Stuck Fault Summary Report
 -----------------------------------------------
 fault class                     code   #faults
 ------------------------------  ----  ---------
 Detected                         DT      16431
 Possibly detected                PT          0
 Undetectable                     UD        229
 ATPG untestable                  AU         68
 Not detected                     ND         44
 -----------------------------------------------
 total faults                             16772
 test coverage                            99.32%
 -----------------------------------------------
  Information: The test coverage above may be inferior
               than the real test coverage with customized
               protocol and test simulation library.
1
