<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>sd_card_controller</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>M00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:master>
        <spirit:addressSpaceRef spirit:addressSpaceRef="M00_AXI"/>
      </spirit:master>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.M00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.M00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXI_CLK.ASSOCIATED_BUSIF">M00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXI_CLK.ASSOCIATED_RESET">m00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>SD_RESET</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>SD_RESET</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>resetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>resetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.RESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:addressSpaces>
    <spirit:addressSpace>
      <spirit:name>M00_AXI</spirit:name>
      <spirit:range spirit:format="long" spirit:resolve="dependent" spirit:dependency="pow(2,(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_ADDR_WIDTH&apos;)) - 1) + 1)" spirit:minimum="0" spirit:maximum="4294967296" spirit:rangeType="long">4294967296</spirit:range>
      <spirit:width spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_DATA_WIDTH&apos;)) - 1) + 1">32</spirit:width>
    </spirit:addressSpace>
  </spirit:addressSpaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>sd_card_controller_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>3bb5db05</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>sd_card_controller_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>3bb5db05</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>45296afa</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>resetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>SD_CD</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>SD_RESET</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>SD_SCK</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>SD_CMD</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>SD_DAT</spirit:name>
        <spirit:wire>
          <spirit:direction>inout</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>load</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>loaded</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_ADDR_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_ADDR_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_M00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C M00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of M_AXI address bus. 
    // The master generates the read and write addresses of width specified as C_M_AXI_ADDR_WIDTH.</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXI_ADDR_WIDTH" spirit:order="5" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C M00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of M_AXI data bus. 
    // The master issues write data and accept read data where the width of the data bus is C_M_AXI_DATA_WIDTH</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXI_DATA_WIDTH" spirit:order="6" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXI_TRANSACTIONS_NUM</spirit:name>
        <spirit:displayName>C M00 AXI TRANSACTIONS NUM</spirit:displayName>
        <spirit:description>Transaction number is the number of write 
    // and read transactions the master will perform as a part of this example memory test.</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXI_TRANSACTIONS_NUM" spirit:order="7" spirit:minimum="1" spirit:rangeType="long">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>SD_START_ADDR</spirit:name>
        <spirit:displayName>Sd Start Addr</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.SD_START_ADDR" spirit:bitStringLength="32">0x00000000</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>SD_DATA_SIZE</spirit:name>
        <spirit:displayName>Sd Data Size</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.SD_DATA_SIZE" spirit:bitStringLength="32">0x00000600</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>SD_DDR_BASE_ADDR</spirit:name>
        <spirit:displayName>Sd Ddr Base Addr</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.SD_DDR_BASE_ADDR" spirit:bitStringLength="32">0x80000000</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../SD_card_test/clock_divider.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/sd_card_controller_v1_0_M00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/sd_controller.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/sd_card_controller_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_3ff05bf5</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../SD_card_test/clock_divider.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/sd_card_controller_v1_0_M00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/sd_controller.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/sd_card_controller_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/sd_card_controller_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_45296afa</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>SD card controller in SPI mode that interfaces with the DDR3 memory interface (Xilinx MIG 7 IP)</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_M00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C M00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of M_AXI address bus. 
    // The master generates the read and write addresses of width specified as C_M_AXI_ADDR_WIDTH.</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXI_ADDR_WIDTH" spirit:order="5" spirit:rangeType="long">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_M00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C M00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of M_AXI data bus. 
    // The master issues write data and accept read data where the width of the data bus is C_M_AXI_DATA_WIDTH</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="6">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_M00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXI_TRANSACTIONS_NUM</spirit:name>
      <spirit:displayName>C M00 AXI TRANSACTIONS NUM</spirit:displayName>
      <spirit:description>Transaction number is the number of write 
    // and read transactions the master will perform as a part of this example memory test.</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXI_TRANSACTIONS_NUM" spirit:order="7" spirit:minimum="1" spirit:maximum="1" spirit:rangeType="long">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">sd_card_controller_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>SD_START_ADDR</spirit:name>
      <spirit:displayName>Sd Start Addr</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.SD_START_ADDR" spirit:bitStringLength="32">0x00000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>SD_DATA_SIZE</spirit:name>
      <spirit:displayName>Sd Data Size</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.SD_DATA_SIZE" spirit:bitStringLength="32">0x00000600</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>SD_DDR_BASE_ADDR</spirit:name>
      <spirit:displayName>Sd Ddr Base Addr</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.SD_DDR_BASE_ADDR" spirit:bitStringLength="32">0x80000000</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">artix7</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>sd_card_controller_v1.0</xilinx:displayName>
      <xilinx:coreRevision>16</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2022-02-18T20:07:50Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42141b7a_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5af4b4e9_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2049fc22_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51702bf0_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68c789f8_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@574ed20c_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b031d38_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@297a2c1c_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@625700e9_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53d1397a_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e409875_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@682c1aaf_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32765a86_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44feee95_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@574971e3_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68de4675_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70210f2c_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7934bc0a_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@458a1108_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b3253e4_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a2f16b0_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f1758f9_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13f65735_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d67ae88_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bde2fed_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e83836c_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3eebb7b7_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cf884b4_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32eb1dd8_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14091ec4_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@212a6105_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d425ce5_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24490013_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a58aaec_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64933b71_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@92bda49_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b27e3cb_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43b846c7_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cc996da_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@698e8fc0_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78bc4bc4_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6282295b_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3903a78b_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49a31431_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28dcb978_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1604ce8_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@716ae214_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24358032_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41950328_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7eeb3da5_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f0648cb_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6828d30d_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50ac7357_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e72f01e_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a08dd9d_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@640a2b22_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48f20655_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e313230_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59d0728d_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61555cc_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b3b3eb6_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70ea3716_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dd47895_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@178b3a24_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78134fe2_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52d22f7d_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41cbd2b6_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@680e23a5_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f00dbda_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f9dcce5_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@240240e5_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f5f2ca8_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21c7f07e_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56f0387_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bbbf9fc_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68673ac9_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b218428_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77f3f80e_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60429431_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6122f0db_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37e367f_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d3d498c_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41844d24_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c45d86f_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7efe25fe_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9640eb5_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a0e831f_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ad27963_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@216d1cbe_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41c3679c_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21423cb4_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66bc2c7f_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b7adc14_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ac475b8_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72358ddf_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22c27ff8_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3198c905_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bcc9232_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dce9228_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f2d89b4_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@348035ed_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cff9f99_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b2de5d6_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@231270a8_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56fbee11_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@207f54f5_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bfa92bd_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@531faaa8_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@240a0b8e_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7536d794_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e636e06_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f05e0f8_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40cd29bb_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@426ffb93_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2da0eb00_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fcff100_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f549636_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f71132d_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@323964fa_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d5d319e_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f4b02ca_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f477ffc_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b66a99c_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3eeace23_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@595dd948_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a067f73_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3981212e_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76a574d6_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61a3b684_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c484c76_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@446bd45e_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4834167d_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37bce761_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@114c2760_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33b509db_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3370c226_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58fc94ac_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4936c840_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18c15816_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d09f441_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f70cbcf_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c9a2eb1_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28f3b1e1_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4696028a_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4187e761_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1280cc78_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57d0374f_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cd31802_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1152e93f_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@be7bff9_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ee428e1_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dbe47cb_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39458ff9_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dcf5bc8_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fc5c850_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@199c5fcc_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ee4e85e_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@482e54e8_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3093e590_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5825925b_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2591f1b6_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ebce953_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f6a1302_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c7a1ddd_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b65ef23_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@512eab06_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d3c21ea_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4523cbc4_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f9ab209_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d170578_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@593adf2b_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1374ac7d_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4489b73e_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bdd4ccb_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42ee6a7e_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65a0ed91_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d162d07_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60750a2c_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74813de7_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ce0aec_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34fb69a3_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@510a6200_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@172e1519_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@545eb71f_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@395305c8_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@656fc405_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b29f31b_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d489cc4_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51ad1336_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ea1a757_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@684527f_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@380c0449_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1caf8005_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55728dd3_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e34a95d_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d0d8bdf_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7578d70f_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74683b2d_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10241d4c_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@628f0132_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cd57662_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e5372e3_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fe581e9_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@453f4031_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67bd4538_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51e81be6_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47e8ce68_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@139e9745_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54c5d08d_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b357b35_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e50ed62_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/ip_repo/sd_card_controller_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="64394257"/>
      <xilinx:checksum xilinx:scope="addressSpaces" xilinx:value="55bfeea0"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="1cd28464"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="720e6ecd"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="fde7e21e"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="7e276220"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
