###################################################################

# Created by write_sdc on Fri Aug  1 20:50:06 2025

###################################################################
set sdc_version 2.1

set_units -time ns -resistance kOhm -capacitance pF -voltage V -current uA
set_max_transition 0.1 [current_design]
set_max_fanout 20 [current_design]
set_max_area 0
set_load -pin_load 0.003 [get_ports decoded_data_valid]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[127]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[126]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[125]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[124]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[123]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[122]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[121]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[120]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[119]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[118]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[117]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[116]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[115]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[114]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[113]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[112]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[111]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[110]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[109]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[108]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[107]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[106]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[105]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[104]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[103]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[102]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[101]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[100]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[99]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[98]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[97]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[96]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[95]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[94]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[93]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[92]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[91]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[90]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[89]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[88]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[87]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[86]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[85]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[84]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[83]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[82]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[81]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[80]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[79]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[78]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[77]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[76]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[75]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[74]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[73]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[72]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[71]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[70]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[69]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[68]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[67]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[66]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[65]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[64]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[63]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[62]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[61]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[60]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[59]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[58]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[57]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[56]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[55]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[54]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[53]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[52]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[51]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[50]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[49]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[48]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[47]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[46]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[45]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[44]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[43]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[42]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[41]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[40]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[39]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[38]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[37]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[36]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[35]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[34]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[33]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[32]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[31]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[30]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[29]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[28]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[27]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[26]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[25]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[24]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[23]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[22]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[21]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[20]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[19]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[18]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[17]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[16]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[15]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[14]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[13]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[12]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[11]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[10]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[9]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[8]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[7]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[6]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[5]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[4]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[3]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[2]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[1]}]
set_load -pin_load 0.003 [get_ports {corrected_chip0_data[0]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[127]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[126]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[125]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[124]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[123]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[122]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[121]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[120]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[119]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[118]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[117]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[116]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[115]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[114]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[113]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[112]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[111]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[110]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[109]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[108]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[107]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[106]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[105]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[104]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[103]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[102]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[101]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[100]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[99]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[98]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[97]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[96]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[95]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[94]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[93]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[92]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[91]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[90]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[89]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[88]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[87]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[86]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[85]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[84]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[83]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[82]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[81]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[80]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[79]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[78]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[77]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[76]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[75]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[74]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[73]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[72]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[71]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[70]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[69]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[68]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[67]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[66]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[65]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[64]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[63]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[62]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[61]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[60]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[59]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[58]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[57]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[56]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[55]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[54]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[53]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[52]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[51]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[50]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[49]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[48]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[47]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[46]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[45]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[44]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[43]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[42]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[41]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[40]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[39]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[38]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[37]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[36]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[35]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[34]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[33]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[32]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[31]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[30]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[29]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[28]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[27]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[26]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[25]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[24]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[23]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[22]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[21]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[20]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[19]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[18]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[17]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[16]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[15]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[14]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[13]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[12]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[11]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[10]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[9]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[8]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[7]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[6]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[5]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[4]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[3]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[2]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[1]}]
set_load -pin_load 0.003 [get_ports {corrected_chip1_data[0]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[127]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[126]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[125]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[124]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[123]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[122]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[121]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[120]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[119]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[118]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[117]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[116]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[115]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[114]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[113]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[112]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[111]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[110]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[109]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[108]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[107]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[106]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[105]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[104]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[103]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[102]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[101]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[100]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[99]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[98]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[97]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[96]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[95]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[94]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[93]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[92]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[91]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[90]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[89]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[88]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[87]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[86]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[85]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[84]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[83]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[82]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[81]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[80]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[79]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[78]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[77]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[76]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[75]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[74]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[73]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[72]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[71]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[70]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[69]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[68]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[67]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[66]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[65]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[64]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[63]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[62]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[61]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[60]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[59]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[58]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[57]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[56]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[55]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[54]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[53]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[52]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[51]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[50]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[49]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[48]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[47]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[46]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[45]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[44]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[43]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[42]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[41]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[40]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[39]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[38]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[37]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[36]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[35]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[34]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[33]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[32]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[31]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[30]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[29]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[28]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[27]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[26]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[25]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[24]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[23]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[22]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[21]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[20]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[19]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[18]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[17]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[16]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[15]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[14]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[13]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[12]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[11]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[10]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[9]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[8]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[7]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[6]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[5]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[4]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[3]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[2]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[1]}]
set_load -pin_load 0.003 [get_ports {corrected_chip2_data[0]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[127]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[126]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[125]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[124]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[123]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[122]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[121]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[120]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[119]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[118]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[117]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[116]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[115]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[114]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[113]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[112]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[111]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[110]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[109]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[108]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[107]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[106]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[105]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[104]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[103]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[102]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[101]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[100]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[99]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[98]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[97]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[96]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[95]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[94]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[93]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[92]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[91]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[90]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[89]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[88]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[87]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[86]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[85]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[84]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[83]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[82]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[81]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[80]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[79]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[78]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[77]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[76]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[75]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[74]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[73]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[72]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[71]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[70]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[69]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[68]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[67]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[66]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[65]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[64]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[63]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[62]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[61]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[60]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[59]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[58]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[57]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[56]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[55]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[54]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[53]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[52]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[51]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[50]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[49]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[48]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[47]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[46]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[45]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[44]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[43]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[42]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[41]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[40]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[39]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[38]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[37]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[36]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[35]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[34]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[33]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[32]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[31]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[30]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[29]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[28]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[27]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[26]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[25]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[24]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[23]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[22]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[21]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[20]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[19]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[18]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[17]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[16]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[15]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[14]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[13]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[12]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[11]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[10]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[9]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[8]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[7]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[6]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[5]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[4]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[3]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[2]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[1]}]
set_load -pin_load 0.003 [get_ports {corrected_chip3_data[0]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[127]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[126]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[125]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[124]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[123]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[122]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[121]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[120]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[119]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[118]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[117]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[116]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[115]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[114]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[113]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[112]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[111]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[110]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[109]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[108]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[107]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[106]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[105]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[104]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[103]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[102]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[101]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[100]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[99]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[98]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[97]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[96]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[95]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[94]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[93]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[92]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[91]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[90]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[89]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[88]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[87]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[86]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[85]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[84]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[83]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[82]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[81]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[80]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[79]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[78]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[77]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[76]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[75]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[74]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[73]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[72]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[71]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[70]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[69]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[68]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[67]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[66]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[65]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[64]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[63]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[62]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[61]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[60]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[59]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[58]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[57]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[56]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[55]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[54]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[53]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[52]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[51]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[50]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[49]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[48]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[47]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[46]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[45]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[44]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[43]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[42]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[41]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[40]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[39]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[38]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[37]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[36]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[35]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[34]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[33]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[32]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[31]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[30]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[29]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[28]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[27]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[26]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[25]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[24]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[23]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[22]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[21]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[20]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[19]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[18]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[17]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[16]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[15]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[14]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[13]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[12]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[11]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[10]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[9]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[8]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[7]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[6]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[5]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[4]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[3]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[2]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[1]}]
set_load -pin_load 0.003 [get_ports {corrected_chip4_data[0]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[127]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[126]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[125]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[124]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[123]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[122]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[121]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[120]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[119]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[118]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[117]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[116]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[115]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[114]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[113]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[112]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[111]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[110]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[109]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[108]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[107]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[106]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[105]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[104]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[103]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[102]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[101]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[100]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[99]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[98]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[97]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[96]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[95]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[94]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[93]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[92]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[91]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[90]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[89]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[88]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[87]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[86]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[85]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[84]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[83]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[82]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[81]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[80]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[79]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[78]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[77]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[76]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[75]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[74]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[73]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[72]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[71]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[70]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[69]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[68]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[67]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[66]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[65]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[64]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[63]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[62]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[61]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[60]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[59]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[58]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[57]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[56]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[55]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[54]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[53]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[52]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[51]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[50]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[49]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[48]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[47]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[46]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[45]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[44]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[43]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[42]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[41]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[40]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[39]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[38]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[37]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[36]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[35]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[34]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[33]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[32]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[31]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[30]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[29]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[28]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[27]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[26]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[25]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[24]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[23]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[22]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[21]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[20]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[19]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[18]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[17]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[16]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[15]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[14]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[13]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[12]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[11]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[10]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[9]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[8]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[7]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[6]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[5]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[4]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[3]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[2]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[1]}]
set_load -pin_load 0.003 [get_ports {corrected_chip5_data[0]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[127]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[126]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[125]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[124]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[123]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[122]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[121]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[120]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[119]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[118]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[117]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[116]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[115]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[114]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[113]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[112]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[111]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[110]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[109]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[108]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[107]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[106]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[105]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[104]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[103]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[102]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[101]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[100]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[99]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[98]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[97]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[96]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[95]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[94]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[93]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[92]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[91]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[90]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[89]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[88]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[87]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[86]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[85]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[84]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[83]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[82]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[81]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[80]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[79]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[78]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[77]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[76]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[75]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[74]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[73]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[72]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[71]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[70]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[69]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[68]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[67]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[66]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[65]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[64]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[63]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[62]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[61]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[60]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[59]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[58]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[57]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[56]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[55]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[54]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[53]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[52]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[51]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[50]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[49]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[48]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[47]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[46]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[45]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[44]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[43]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[42]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[41]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[40]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[39]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[38]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[37]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[36]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[35]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[34]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[33]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[32]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[31]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[30]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[29]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[28]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[27]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[26]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[25]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[24]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[23]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[22]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[21]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[20]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[19]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[18]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[17]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[16]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[15]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[14]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[13]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[12]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[11]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[10]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[9]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[8]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[7]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[6]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[5]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[4]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[3]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[2]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[1]}]
set_load -pin_load 0.003 [get_ports {corrected_chip6_data[0]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[127]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[126]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[125]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[124]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[123]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[122]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[121]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[120]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[119]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[118]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[117]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[116]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[115]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[114]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[113]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[112]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[111]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[110]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[109]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[108]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[107]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[106]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[105]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[104]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[103]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[102]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[101]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[100]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[99]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[98]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[97]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[96]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[95]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[94]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[93]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[92]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[91]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[90]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[89]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[88]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[87]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[86]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[85]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[84]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[83]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[82]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[81]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[80]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[79]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[78]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[77]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[76]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[75]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[74]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[73]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[72]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[71]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[70]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[69]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[68]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[67]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[66]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[65]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[64]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[63]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[62]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[61]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[60]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[59]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[58]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[57]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[56]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[55]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[54]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[53]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[52]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[51]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[50]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[49]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[48]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[47]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[46]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[45]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[44]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[43]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[42]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[41]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[40]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[39]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[38]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[37]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[36]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[35]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[34]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[33]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[32]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[31]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[30]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[29]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[28]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[27]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[26]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[25]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[24]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[23]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[22]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[21]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[20]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[19]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[18]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[17]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[16]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[15]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[14]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[13]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[12]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[11]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[10]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[9]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[8]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[7]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[6]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[5]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[4]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[3]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[2]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[1]}]
set_load -pin_load 0.003 [get_ports {corrected_chip7_data[0]}]
set_load -pin_load 0.003 [get_ports error_detected]
set_load -pin_load 0.003 [get_ports error_corrected]
set_load -pin_load 0.003 [get_ports uncorrectable_error]
set_load -pin_load 0.003 [get_ports {error_chip_id[2]}]
set_load -pin_load 0.003 [get_ports {error_chip_id[1]}]
set_load -pin_load 0.003 [get_ports {error_chip_id[0]}]
set_load -pin_load 0.003 [get_ports xor_crc_error]
create_clock [get_ports clk]  -period 0.625  -waveform {0 0.3125}
set_clock_uncertainty -setup 0.0625  [get_clocks clk]
set_clock_transition -max -rise 0.03125 [get_clocks clk]
set_clock_transition -max -fall 0.03125 [get_clocks clk]
set_clock_transition -min -rise 0.03125 [get_clocks clk]
set_clock_transition -min -fall 0.03125 [get_clocks clk]
set_input_delay -clock clk  -max 0.125  [get_ports clk]
set_input_delay -clock clk  -max 0.125  [get_ports rst_n]
set_input_delay -clock clk  -max 0.125  [get_ports data_valid]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[127]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[126]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[125]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[124]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[123]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[122]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[121]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[120]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[119]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[118]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[117]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[116]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[115]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[114]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[113]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[112]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[111]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[110]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[109]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[108]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[107]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[106]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[105]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[104]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[103]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[102]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[101]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[100]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[99]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[98]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[97]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[96]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[95]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[94]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[93]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[92]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[91]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[90]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[89]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[88]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[87]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[86]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[85]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[84]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[83]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[82]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[81]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[80]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[79]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[78]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[77]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[76]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[75]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[74]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[73]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[72]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[71]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[70]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[69]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[68]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[67]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[66]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[65]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[64]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[63]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[62]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[61]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[60]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[59]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[58]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[57]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[56]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[55]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[54]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[53]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[52]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[51]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[50]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[49]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[48]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[47]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[46]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[45]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[44]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[43]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[42]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[41]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[40]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[39]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[38]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[37]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[36]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[35]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[34]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[33]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[32]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[31]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[30]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[29]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[28]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[27]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[26]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[25]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[24]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[23]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[22]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[21]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[20]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[19]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[18]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[17]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[16]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[15]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[14]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[13]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[12]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[11]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[10]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[9]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[8]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[7]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[6]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[5]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[4]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[3]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[2]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[1]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_data[0]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[127]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[126]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[125]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[124]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[123]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[122]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[121]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[120]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[119]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[118]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[117]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[116]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[115]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[114]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[113]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[112]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[111]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[110]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[109]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[108]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[107]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[106]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[105]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[104]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[103]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[102]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[101]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[100]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[99]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[98]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[97]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[96]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[95]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[94]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[93]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[92]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[91]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[90]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[89]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[88]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[87]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[86]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[85]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[84]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[83]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[82]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[81]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[80]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[79]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[78]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[77]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[76]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[75]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[74]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[73]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[72]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[71]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[70]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[69]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[68]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[67]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[66]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[65]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[64]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[63]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[62]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[61]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[60]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[59]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[58]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[57]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[56]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[55]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[54]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[53]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[52]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[51]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[50]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[49]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[48]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[47]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[46]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[45]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[44]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[43]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[42]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[41]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[40]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[39]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[38]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[37]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[36]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[35]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[34]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[33]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[32]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[31]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[30]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[29]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[28]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[27]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[26]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[25]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[24]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[23]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[22]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[21]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[20]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[19]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[18]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[17]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[16]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[15]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[14]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[13]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[12]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[11]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[10]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[9]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[8]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[7]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[6]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[5]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[4]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[3]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[2]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[1]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_data[0]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[127]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[126]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[125]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[124]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[123]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[122]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[121]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[120]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[119]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[118]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[117]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[116]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[115]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[114]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[113]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[112]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[111]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[110]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[109]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[108]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[107]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[106]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[105]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[104]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[103]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[102]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[101]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[100]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[99]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[98]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[97]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[96]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[95]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[94]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[93]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[92]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[91]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[90]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[89]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[88]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[87]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[86]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[85]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[84]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[83]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[82]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[81]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[80]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[79]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[78]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[77]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[76]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[75]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[74]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[73]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[72]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[71]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[70]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[69]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[68]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[67]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[66]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[65]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[64]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[63]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[62]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[61]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[60]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[59]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[58]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[57]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[56]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[55]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[54]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[53]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[52]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[51]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[50]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[49]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[48]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[47]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[46]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[45]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[44]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[43]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[42]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[41]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[40]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[39]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[38]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[37]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[36]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[35]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[34]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[33]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[32]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[31]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[30]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[29]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[28]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[27]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[26]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[25]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[24]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[23]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[22]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[21]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[20]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[19]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[18]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[17]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[16]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[15]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[14]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[13]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[12]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[11]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[10]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[9]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[8]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[7]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[6]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[5]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[4]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[3]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[2]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[1]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_data[0]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[127]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[126]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[125]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[124]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[123]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[122]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[121]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[120]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[119]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[118]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[117]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[116]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[115]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[114]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[113]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[112]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[111]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[110]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[109]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[108]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[107]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[106]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[105]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[104]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[103]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[102]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[101]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[100]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[99]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[98]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[97]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[96]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[95]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[94]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[93]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[92]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[91]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[90]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[89]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[88]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[87]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[86]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[85]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[84]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[83]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[82]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[81]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[80]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[79]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[78]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[77]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[76]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[75]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[74]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[73]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[72]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[71]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[70]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[69]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[68]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[67]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[66]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[65]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[64]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[63]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[62]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[61]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[60]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[59]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[58]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[57]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[56]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[55]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[54]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[53]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[52]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[51]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[50]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[49]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[48]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[47]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[46]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[45]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[44]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[43]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[42]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[41]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[40]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[39]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[38]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[37]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[36]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[35]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[34]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[33]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[32]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[31]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[30]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[29]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[28]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[27]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[26]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[25]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[24]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[23]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[22]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[21]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[20]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[19]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[18]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[17]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[16]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[15]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[14]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[13]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[12]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[11]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[10]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[9]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[8]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[7]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[6]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[5]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[4]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[3]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[2]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[1]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_data[0]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[127]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[126]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[125]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[124]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[123]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[122]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[121]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[120]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[119]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[118]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[117]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[116]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[115]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[114]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[113]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[112]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[111]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[110]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[109]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[108]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[107]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[106]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[105]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[104]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[103]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[102]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[101]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[100]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[99]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[98]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[97]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[96]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[95]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[94]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[93]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[92]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[91]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[90]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[89]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[88]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[87]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[86]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[85]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[84]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[83]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[82]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[81]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[80]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[79]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[78]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[77]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[76]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[75]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[74]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[73]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[72]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[71]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[70]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[69]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[68]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[67]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[66]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[65]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[64]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[63]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[62]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[61]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[60]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[59]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[58]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[57]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[56]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[55]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[54]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[53]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[52]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[51]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[50]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[49]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[48]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[47]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[46]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[45]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[44]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[43]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[42]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[41]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[40]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[39]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[38]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[37]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[36]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[35]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[34]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[33]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[32]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[31]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[30]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[29]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[28]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[27]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[26]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[25]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[24]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[23]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[22]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[21]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[20]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[19]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[18]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[17]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[16]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[15]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[14]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[13]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[12]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[11]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[10]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[9]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[8]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[7]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[6]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[5]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[4]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[3]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[2]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[1]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_data[0]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[127]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[126]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[125]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[124]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[123]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[122]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[121]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[120]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[119]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[118]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[117]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[116]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[115]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[114]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[113]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[112]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[111]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[110]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[109]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[108]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[107]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[106]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[105]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[104]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[103]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[102]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[101]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[100]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[99]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[98]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[97]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[96]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[95]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[94]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[93]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[92]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[91]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[90]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[89]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[88]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[87]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[86]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[85]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[84]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[83]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[82]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[81]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[80]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[79]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[78]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[77]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[76]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[75]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[74]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[73]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[72]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[71]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[70]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[69]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[68]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[67]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[66]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[65]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[64]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[63]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[62]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[61]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[60]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[59]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[58]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[57]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[56]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[55]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[54]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[53]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[52]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[51]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[50]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[49]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[48]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[47]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[46]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[45]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[44]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[43]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[42]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[41]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[40]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[39]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[38]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[37]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[36]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[35]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[34]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[33]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[32]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[31]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[30]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[29]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[28]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[27]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[26]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[25]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[24]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[23]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[22]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[21]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[20]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[19]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[18]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[17]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[16]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[15]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[14]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[13]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[12]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[11]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[10]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[9]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[8]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[7]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[6]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[5]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[4]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[3]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[2]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[1]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_data[0]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[127]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[126]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[125]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[124]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[123]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[122]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[121]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[120]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[119]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[118]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[117]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[116]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[115]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[114]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[113]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[112]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[111]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[110]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[109]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[108]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[107]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[106]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[105]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[104]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[103]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[102]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[101]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[100]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[99]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[98]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[97]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[96]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[95]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[94]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[93]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[92]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[91]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[90]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[89]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[88]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[87]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[86]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[85]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[84]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[83]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[82]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[81]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[80]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[79]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[78]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[77]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[76]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[75]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[74]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[73]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[72]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[71]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[70]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[69]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[68]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[67]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[66]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[65]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[64]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[63]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[62]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[61]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[60]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[59]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[58]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[57]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[56]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[55]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[54]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[53]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[52]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[51]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[50]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[49]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[48]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[47]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[46]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[45]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[44]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[43]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[42]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[41]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[40]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[39]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[38]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[37]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[36]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[35]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[34]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[33]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[32]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[31]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[30]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[29]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[28]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[27]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[26]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[25]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[24]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[23]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[22]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[21]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[20]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[19]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[18]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[17]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[16]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[15]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[14]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[13]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[12]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[11]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[10]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[9]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[8]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[7]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[6]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[5]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[4]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[3]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[2]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[1]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_data[0]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[127]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[126]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[125]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[124]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[123]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[122]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[121]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[120]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[119]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[118]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[117]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[116]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[115]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[114]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[113]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[112]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[111]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[110]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[109]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[108]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[107]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[106]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[105]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[104]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[103]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[102]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[101]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[100]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[99]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[98]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[97]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[96]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[95]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[94]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[93]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[92]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[91]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[90]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[89]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[88]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[87]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[86]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[85]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[84]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[83]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[82]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[81]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[80]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[79]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[78]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[77]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[76]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[75]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[74]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[73]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[72]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[71]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[70]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[69]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[68]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[67]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[66]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[65]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[64]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[63]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[62]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[61]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[60]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[59]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[58]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[57]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[56]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[55]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[54]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[53]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[52]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[51]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[50]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[49]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[48]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[47]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[46]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[45]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[44]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[43]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[42]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[41]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[40]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[39]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[38]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[37]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[36]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[35]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[34]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[33]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[32]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[31]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[30]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[29]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[28]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[27]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[26]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[25]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[24]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[23]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[22]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[21]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[20]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[19]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[18]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[17]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[16]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[15]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[14]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[13]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[12]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[11]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[10]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[9]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[8]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[7]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[6]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[5]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[4]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[3]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[2]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[1]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_data[0]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_crc[7]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_crc[6]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_crc[5]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_crc[4]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_crc[3]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_crc[2]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_crc[1]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip0_crc[0]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_crc[7]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_crc[6]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_crc[5]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_crc[4]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_crc[3]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_crc[2]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_crc[1]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip1_crc[0]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_crc[7]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_crc[6]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_crc[5]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_crc[4]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_crc[3]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_crc[2]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_crc[1]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip2_crc[0]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_crc[7]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_crc[6]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_crc[5]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_crc[4]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_crc[3]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_crc[2]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_crc[1]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip3_crc[0]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_crc[7]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_crc[6]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_crc[5]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_crc[4]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_crc[3]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_crc[2]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_crc[1]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip4_crc[0]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_crc[7]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_crc[6]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_crc[5]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_crc[4]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_crc[3]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_crc[2]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_crc[1]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip5_crc[0]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_crc[7]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_crc[6]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_crc[5]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_crc[4]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_crc[3]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_crc[2]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_crc[1]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip6_crc[0]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_crc[7]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_crc[6]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_crc[5]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_crc[4]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_crc[3]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_crc[2]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_crc[1]}]
set_input_delay -clock clk  -max 0.125  [get_ports {chip7_crc[0]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group0[63]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group0[62]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group0[61]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group0[60]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group0[59]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group0[58]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group0[57]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group0[56]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group0[55]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group0[54]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group0[53]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group0[52]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group0[51]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group0[50]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group0[49]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group0[48]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group0[47]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group0[46]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group0[45]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group0[44]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group0[43]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group0[42]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group0[41]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group0[40]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group0[39]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group0[38]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group0[37]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group0[36]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group0[35]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group0[34]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group0[33]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group0[32]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group0[31]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group0[30]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group0[29]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group0[28]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group0[27]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group0[26]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group0[25]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group0[24]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group0[23]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group0[22]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group0[21]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group0[20]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group0[19]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group0[18]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group0[17]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group0[16]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group0[15]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group0[14]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group0[13]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group0[12]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group0[11]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group0[10]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group0[9]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group0[8]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group0[7]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group0[6]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group0[5]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group0[4]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group0[3]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group0[2]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group0[1]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group0[0]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group1[63]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group1[62]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group1[61]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group1[60]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group1[59]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group1[58]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group1[57]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group1[56]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group1[55]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group1[54]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group1[53]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group1[52]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group1[51]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group1[50]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group1[49]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group1[48]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group1[47]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group1[46]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group1[45]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group1[44]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group1[43]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group1[42]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group1[41]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group1[40]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group1[39]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group1[38]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group1[37]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group1[36]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group1[35]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group1[34]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group1[33]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group1[32]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group1[31]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group1[30]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group1[29]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group1[28]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group1[27]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group1[26]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group1[25]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group1[24]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group1[23]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group1[22]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group1[21]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group1[20]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group1[19]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group1[18]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group1[17]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group1[16]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group1[15]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group1[14]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group1[13]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group1[12]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group1[11]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group1[10]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group1[9]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group1[8]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group1[7]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group1[6]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group1[5]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group1[4]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group1[3]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group1[2]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group1[1]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_group1[0]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_crc[7]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_crc[6]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_crc[5]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_crc[4]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_crc[3]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_crc[2]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_crc[1]}]
set_input_delay -clock clk  -max 0.125  [get_ports {xor_parity_crc[0]}]
set_output_delay -clock clk  -max 0.125  [get_ports decoded_data_valid]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[127]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[126]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[125]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[124]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[123]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[122]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[121]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[120]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[119]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[118]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[117]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[116]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[115]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[114]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[113]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[112]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[111]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[110]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[109]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[108]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[107]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[106]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[105]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[104]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[103]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[102]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[101]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[100]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[99]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[98]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[97]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[96]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[95]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[94]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[93]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[92]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[91]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[90]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[89]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[88]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[87]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[86]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[85]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[84]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[83]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[82]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[81]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[80]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[79]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[78]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[77]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[76]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[75]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[74]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[73]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[72]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[71]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[70]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[69]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[68]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[67]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[66]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[65]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[64]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[63]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[62]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[61]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[60]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[59]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[58]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[57]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[56]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[55]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[54]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[53]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[52]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[51]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[50]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[49]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[48]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[47]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[46]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[45]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[44]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[43]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[42]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[41]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[40]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[39]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[38]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[37]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[36]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[35]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[34]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[33]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[32]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[31]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[30]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[29]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[28]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[27]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[26]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[25]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[24]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[23]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[22]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[21]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[20]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[19]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[18]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[17]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[16]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[15]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[14]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[13]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[12]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[11]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[10]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[9]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[8]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[7]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[6]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[5]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[4]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[3]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[2]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[1]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip0_data[0]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[127]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[126]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[125]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[124]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[123]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[122]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[121]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[120]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[119]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[118]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[117]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[116]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[115]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[114]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[113]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[112]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[111]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[110]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[109]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[108]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[107]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[106]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[105]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[104]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[103]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[102]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[101]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[100]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[99]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[98]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[97]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[96]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[95]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[94]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[93]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[92]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[91]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[90]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[89]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[88]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[87]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[86]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[85]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[84]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[83]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[82]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[81]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[80]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[79]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[78]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[77]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[76]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[75]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[74]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[73]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[72]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[71]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[70]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[69]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[68]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[67]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[66]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[65]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[64]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[63]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[62]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[61]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[60]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[59]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[58]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[57]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[56]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[55]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[54]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[53]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[52]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[51]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[50]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[49]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[48]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[47]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[46]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[45]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[44]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[43]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[42]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[41]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[40]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[39]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[38]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[37]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[36]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[35]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[34]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[33]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[32]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[31]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[30]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[29]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[28]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[27]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[26]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[25]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[24]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[23]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[22]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[21]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[20]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[19]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[18]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[17]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[16]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[15]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[14]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[13]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[12]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[11]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[10]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[9]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[8]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[7]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[6]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[5]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[4]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[3]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[2]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[1]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip1_data[0]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[127]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[126]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[125]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[124]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[123]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[122]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[121]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[120]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[119]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[118]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[117]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[116]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[115]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[114]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[113]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[112]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[111]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[110]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[109]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[108]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[107]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[106]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[105]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[104]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[103]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[102]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[101]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[100]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[99]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[98]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[97]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[96]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[95]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[94]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[93]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[92]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[91]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[90]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[89]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[88]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[87]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[86]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[85]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[84]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[83]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[82]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[81]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[80]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[79]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[78]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[77]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[76]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[75]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[74]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[73]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[72]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[71]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[70]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[69]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[68]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[67]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[66]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[65]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[64]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[63]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[62]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[61]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[60]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[59]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[58]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[57]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[56]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[55]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[54]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[53]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[52]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[51]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[50]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[49]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[48]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[47]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[46]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[45]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[44]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[43]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[42]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[41]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[40]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[39]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[38]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[37]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[36]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[35]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[34]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[33]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[32]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[31]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[30]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[29]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[28]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[27]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[26]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[25]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[24]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[23]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[22]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[21]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[20]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[19]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[18]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[17]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[16]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[15]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[14]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[13]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[12]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[11]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[10]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[9]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[8]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[7]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[6]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[5]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[4]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[3]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[2]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[1]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip2_data[0]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[127]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[126]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[125]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[124]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[123]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[122]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[121]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[120]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[119]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[118]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[117]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[116]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[115]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[114]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[113]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[112]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[111]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[110]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[109]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[108]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[107]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[106]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[105]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[104]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[103]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[102]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[101]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[100]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[99]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[98]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[97]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[96]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[95]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[94]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[93]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[92]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[91]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[90]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[89]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[88]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[87]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[86]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[85]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[84]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[83]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[82]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[81]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[80]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[79]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[78]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[77]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[76]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[75]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[74]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[73]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[72]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[71]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[70]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[69]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[68]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[67]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[66]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[65]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[64]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[63]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[62]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[61]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[60]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[59]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[58]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[57]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[56]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[55]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[54]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[53]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[52]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[51]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[50]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[49]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[48]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[47]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[46]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[45]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[44]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[43]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[42]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[41]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[40]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[39]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[38]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[37]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[36]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[35]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[34]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[33]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[32]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[31]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[30]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[29]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[28]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[27]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[26]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[25]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[24]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[23]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[22]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[21]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[20]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[19]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[18]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[17]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[16]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[15]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[14]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[13]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[12]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[11]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[10]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[9]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[8]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[7]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[6]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[5]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[4]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[3]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[2]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[1]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip3_data[0]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[127]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[126]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[125]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[124]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[123]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[122]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[121]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[120]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[119]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[118]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[117]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[116]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[115]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[114]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[113]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[112]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[111]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[110]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[109]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[108]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[107]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[106]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[105]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[104]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[103]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[102]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[101]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[100]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[99]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[98]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[97]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[96]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[95]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[94]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[93]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[92]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[91]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[90]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[89]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[88]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[87]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[86]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[85]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[84]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[83]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[82]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[81]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[80]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[79]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[78]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[77]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[76]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[75]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[74]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[73]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[72]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[71]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[70]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[69]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[68]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[67]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[66]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[65]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[64]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[63]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[62]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[61]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[60]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[59]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[58]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[57]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[56]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[55]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[54]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[53]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[52]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[51]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[50]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[49]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[48]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[47]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[46]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[45]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[44]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[43]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[42]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[41]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[40]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[39]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[38]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[37]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[36]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[35]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[34]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[33]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[32]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[31]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[30]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[29]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[28]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[27]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[26]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[25]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[24]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[23]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[22]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[21]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[20]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[19]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[18]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[17]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[16]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[15]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[14]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[13]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[12]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[11]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[10]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[9]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[8]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[7]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[6]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[5]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[4]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[3]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[2]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[1]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip4_data[0]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[127]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[126]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[125]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[124]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[123]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[122]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[121]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[120]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[119]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[118]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[117]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[116]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[115]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[114]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[113]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[112]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[111]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[110]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[109]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[108]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[107]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[106]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[105]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[104]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[103]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[102]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[101]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[100]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[99]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[98]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[97]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[96]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[95]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[94]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[93]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[92]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[91]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[90]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[89]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[88]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[87]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[86]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[85]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[84]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[83]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[82]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[81]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[80]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[79]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[78]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[77]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[76]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[75]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[74]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[73]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[72]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[71]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[70]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[69]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[68]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[67]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[66]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[65]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[64]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[63]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[62]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[61]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[60]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[59]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[58]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[57]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[56]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[55]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[54]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[53]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[52]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[51]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[50]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[49]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[48]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[47]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[46]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[45]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[44]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[43]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[42]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[41]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[40]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[39]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[38]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[37]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[36]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[35]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[34]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[33]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[32]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[31]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[30]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[29]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[28]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[27]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[26]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[25]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[24]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[23]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[22]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[21]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[20]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[19]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[18]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[17]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[16]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[15]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[14]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[13]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[12]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[11]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[10]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[9]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[8]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[7]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[6]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[5]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[4]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[3]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[2]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[1]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip5_data[0]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[127]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[126]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[125]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[124]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[123]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[122]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[121]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[120]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[119]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[118]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[117]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[116]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[115]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[114]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[113]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[112]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[111]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[110]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[109]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[108]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[107]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[106]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[105]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[104]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[103]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[102]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[101]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[100]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[99]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[98]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[97]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[96]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[95]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[94]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[93]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[92]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[91]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[90]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[89]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[88]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[87]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[86]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[85]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[84]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[83]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[82]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[81]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[80]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[79]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[78]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[77]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[76]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[75]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[74]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[73]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[72]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[71]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[70]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[69]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[68]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[67]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[66]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[65]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[64]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[63]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[62]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[61]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[60]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[59]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[58]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[57]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[56]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[55]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[54]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[53]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[52]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[51]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[50]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[49]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[48]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[47]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[46]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[45]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[44]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[43]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[42]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[41]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[40]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[39]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[38]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[37]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[36]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[35]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[34]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[33]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[32]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[31]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[30]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[29]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[28]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[27]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[26]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[25]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[24]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[23]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[22]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[21]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[20]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[19]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[18]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[17]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[16]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[15]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[14]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[13]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[12]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[11]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[10]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[9]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[8]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[7]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[6]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[5]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[4]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[3]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[2]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[1]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip6_data[0]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[127]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[126]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[125]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[124]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[123]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[122]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[121]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[120]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[119]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[118]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[117]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[116]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[115]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[114]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[113]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[112]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[111]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[110]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[109]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[108]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[107]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[106]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[105]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[104]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[103]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[102]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[101]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[100]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[99]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[98]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[97]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[96]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[95]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[94]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[93]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[92]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[91]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[90]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[89]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[88]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[87]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[86]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[85]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[84]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[83]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[82]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[81]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[80]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[79]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[78]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[77]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[76]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[75]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[74]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[73]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[72]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[71]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[70]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[69]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[68]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[67]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[66]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[65]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[64]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[63]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[62]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[61]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[60]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[59]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[58]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[57]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[56]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[55]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[54]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[53]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[52]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[51]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[50]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[49]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[48]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[47]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[46]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[45]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[44]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[43]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[42]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[41]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[40]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[39]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[38]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[37]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[36]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[35]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[34]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[33]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[32]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[31]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[30]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[29]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[28]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[27]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[26]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[25]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[24]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[23]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[22]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[21]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[20]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[19]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[18]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[17]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[16]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[15]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[14]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[13]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[12]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[11]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[10]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[9]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[8]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[7]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[6]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[5]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[4]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[3]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[2]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[1]}]
set_output_delay -clock clk  -max 0.125  [get_ports {corrected_chip7_data[0]}]
set_output_delay -clock clk  -max 0.125  [get_ports error_detected]
set_output_delay -clock clk  -max 0.125  [get_ports error_corrected]
set_output_delay -clock clk  -max 0.125  [get_ports uncorrectable_error]
set_output_delay -clock clk  -max 0.125  [get_ports {error_chip_id[2]}]
set_output_delay -clock clk  -max 0.125  [get_ports {error_chip_id[1]}]
set_output_delay -clock clk  -max 0.125  [get_ports {error_chip_id[0]}]
set_output_delay -clock clk  -max 0.125  [get_ports xor_crc_error]
