{
 "Files" : [
  {
   "Path" : "C:/Users/Uncle/Desktop/FPGA/mini_star(1)/exp7_watch/src/btn_deb.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Uncle/Desktop/FPGA/mini_star(1)/exp7_watch/src/display_ctl.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Uncle/Desktop/FPGA/mini_star(1)/exp7_watch/src/div_clk.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Uncle/Desktop/FPGA/mini_star(1)/exp7_watch/src/seq_control.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Uncle/Desktop/FPGA/mini_star(1)/exp7_watch/src/top_watch.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Uncle/Desktop/FPGA/mini_star(1)/exp7_watch/src/watch_data_gen.v",
   "Type" : "verilog"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "C:/Users/Uncle/Desktop/FPGA/mini_star(1)/exp7_watch/impl/temp/rtl_parser.result",
 "Top" : "",
 "VerilogStd" : "sysv",
 "VhdlStd" : "vhdl_93"
}