===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 38.7655 seconds

  ----Wall Time----  ----Name----
    4.4796 ( 11.6%)  FIR Parser
    0.0000 (  0.0%)    Parse annotations
    3.7028 (  9.6%)    Parse modules
    0.7510 (  1.9%)    Verify circuit
   20.4281 ( 52.7%)  'firrtl.circuit' Pipeline
    1.5647 (  4.0%)    'firrtl.module' Pipeline
    1.4599 (  3.8%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.1048 (  0.3%)      LowerCHIRRTLPass
    0.1209 (  0.3%)    InferWidths
    0.8952 (  2.3%)    InferResets
    0.0539 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0873 (  0.2%)    WireDFT
    0.0910 (  0.2%)    PrefixModules
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.8326 (  2.1%)    LowerFIRRTLTypes
    8.4741 ( 21.9%)    'firrtl.module' Pipeline
    0.9378 (  2.4%)      ExpandWhens
    0.0246 (  0.1%)      RemoveInvalid
    7.0406 ( 18.2%)      Canonicalizer
    0.4711 (  1.2%)      InferReadWrite
    0.6671 (  1.7%)    Inliner
    1.2869 (  3.3%)    IMConstProp
    0.0784 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0783 (  0.2%)    BlackBoxReader
    0.0783 (  0.2%)      (A) circt::firrtl::InstanceGraph
    5.1490 ( 13.3%)    'firrtl.module' Pipeline
    5.1490 ( 13.3%)      Canonicalizer
    0.5355 (  1.4%)    RemoveUnusedPorts
    0.0804 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.4852 (  1.3%)    CreateSiFiveMetadata
    0.0000 (  0.0%)    EmitOMIR
    4.2703 ( 11.0%)  LowerFIRRTLToHW
    0.0803 (  0.2%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)  HWMemSimImpl
    4.3910 ( 11.3%)  'hw.module' Pipeline
    0.9770 (  2.5%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    2.7213 (  7.0%)    Canonicalizer
    0.6927 (  1.8%)    HWCleanup
    0.8895 (  2.3%)  'hw.module' Pipeline
    0.0908 (  0.2%)    HWLegalizeModules
    0.7986 (  2.1%)    PrettifyVerilog
    4.0870 ( 10.5%)  ExportVerilog
    0.0022 (  0.0%)  Rest
   38.7655 (100.0%)  Total

{
  totalTime: 38.795,
  maxMemory: 742363136
}
