# ------------------------------------------------------------------------------
# SPDX-License-Identifier: MIT OR GPL-3.0-or-later
# Copyright (C) 2021 Stepan Nassyr <s.nassyr@fz-juelich.de>
# Copyright (C) 2021 Stepan Nassyr <s.nassyr@xcpp.org>
# ------------------------------------------------------------------------------

"""
Structures for supporting different ways of moving data to/from memory and
between registers
"""

from __future__ import annotations

from enum import Enum,auto
from dataclasses import dataclass,field

from abc import abstractmethod, ABC

from asmgen.asmblocks.op import (
    opmem_modifier as memmod,
    operand_modifier as omod,
    operand_shape as osh,
    operation_signature as opsig,
    operation_modifier as opmod,
    register_type as rgt,
    make_ord_prefix as mop
)
from asmgen.asmblocks.noarch import asmgen
from asmgen.registers import asm_data_type as adt

from ..matching.math import transformation as tf


class dm_direction(Enum):
    """
    Data movement direction:
    IN = input to arithmetic operation
    OUT = output of arithmetic operation
    """
    IN = auto()
    OUT = auto()

@dataclass(kw_only=True,frozen=True)
class register_reference:
    """
    Register reference for a data movement step, either reference to the
    operand of the arithmetic op or a temporary that requires allocation

    :param is_op_opd: True if this is a reference to the original operand of the operation
    :param tag: string identifying a temporary that requires allocation
    """
    is_op_opd : bool = False
    tag : str|None = None


    def __str__(self):
        if self.is_op_opd:
            return "$o"

        if self.tag is not None:
            return f"$o_{self.tag}"

        raise ValueError("Invalid register reference")

    def __repr__(self):
        return f"{self.__class__.__name__}('{str(self)}')"

    @classmethod
    def from_string(cls, s : str) -> "register_reference":
        """
        Create a register reference from a string

        :param s: string representating a register reference
        :return: Reference to a register as encoded by the string
        """
        match s.split("_", 1):

            case ["$o"]:
                return orig_ref(is_op_opd=True, tag=None)

            case ["$o", tag]:
                return temp_ref(is_op_opd=False, tag=tag)

            case _:
                raise ValueError(f"String '{s}' is not a register reference")


@dataclass(kw_only=True,frozen=True)
class orig_ref(register_reference):
    """
    Reference to the "original" operand
    """
    is_op_opd : bool = True

@dataclass(kw_only=True,frozen=True)
class temp_ref(register_reference):
    """
    Reference to a temporary
    """
    is_op_opd : bool = False

@dataclass(kw_only=True)
class dm_step:
    """
    Data movement step as part of a transformation resolution

    :param op: Data movement operation this step invokes (move/load/store)
    :param dest: Reference to the register this step writes into
    :param dest_rtype: Destination register type (FP,VEC,GP, ...)
    :param src: List of references to registers this step reads from
    :param src_rtypes: List of register types of the sources
    :param op_mod_reqs: Required operation modifiers in the op signature
    :param op_mod_reqs: Forbidden operation modifiers in the op signature
    :param opd_mod_reqs: Required operand modifiers in the op signature mapped to register
                         references as used in the step
    :param opd_mod_reqs: Forbidden operand modifiers in the op signature mapped to register
                         references as used in the step
    """
    op:           str|None = None
    dest:         register_reference|None = None
    dest_rtype:   rgt|None = None
    src:          list[register_reference] = field(default_factory=list)
    src_rtypes:   list[rgt] = field(default_factory=list)
    op_mod_reqs:  set[opmod] = field(default_factory=set)
    forbidden_op_mods: set[opmod] = field(default_factory=set)
    opd_mod_reqs: dict[register_reference,set[omod]] = field(default_factory=dict)
    forbidden_opd_mods: dict[register_reference,set[omod]] = field(default_factory=dict)
    repeat:       dm_repeat|None = None

@dataclass
class transformation_resolution:
    """
    "Resolution" aka one possible way to satisfy the data requirement of a
    transformed operand

    :param unique_tag: Name/Tag identifying this specific transformation resolution, duplicate
                       tags for the same :class:`ukrgen.support.data_move.tfr_key` are not
                       allowed
    :param steps: list of steps, in order, to perform the data moves required for this
                  resolution
    :param op_mod_reqs: Modifiers required in the signature of the arithmetic operation
    :param opd_mod_reqs: Operand modifiers required in the signature of the arithmetic
                         operation, mapped to register references as used in the dm steps
    """
    unique_tag:   str
    steps:        list[dm_step]
    op_mod_reqs:  set[opmod] = field(default_factory=set)
    forbidden_op_mods: set[opmod] = field(default_factory=set)
    opd_mod_reqs: set[omod] = field(default_factory=set)
    forbidden_opd_mods: set[omod] = field(default_factory=set)


class dm_location(Enum):
    """
    Where an operand's value is outside the operation using it.

    MEMORY:         loaded from or stored to memory, the lanes of a vector
                    adjacent - or a scalar, for which adjacency doesn't arise
    STRIDED_MEMORY: loaded from or stored to memory with the lanes of a vector
                    apart: the index the vector runs along is not the one the
                    operand is contiguous along. Which index the vector runs
                    along is decided by the solution's index binding, so this
                    differs between solutions for the same operand.
    REGISTER:       already in a register before, or stays in one after - an
                    accumulator, a value an earlier STO computed, a temporary
                    between the operations of a chain
    """
    MEMORY = auto()
    STRIDED_MEMORY = auto()
    REGISTER = auto()


@dataclass(frozen=True)
class dm_repeat:
    """
    A data movement step executed once per lane of the operand's vector, with
    the lane number in a signature operand - e.g. NEON loading a strided vector
    one lane at a time. The lane count must fit the operand's value constraint:
    a lane immediate of 0..1 covers a 2-lane vector but not an 8-lane one.

    Only fixed lane counts are supported: a vector-length agnostic count needs
    a runtime loop, as do the planned tile-slice repeats for SME.

    :param lane_operand: signature operand taking the lane number
    """
    lane_operand : str | None = None
    #: lanes within each 128-bit block, repeated per block: lane l of block b
    #: is element b * block + l of the vector, loaded into lane l of a scratch
    per_block : bool = False
    #: once per block, the block number in this signature operand
    block_operand : str | None = None
    #: size of those blocks: 16 (128 bits) or 32 (256 bits, AVX-512)
    block_bytes : int = 16


@dataclass(frozen=True)
class tfr_key:
    """
    The required transformation, register type and whether the operand is
    used as an input or output encode the "key" to the resolution registry

    :param tfs: Transformations of the operand as returned by the solver
    :param rtype: Operand register type
    :param ddir: Whether the operand is an input or an output of the arithmetic operation
    :param loc: Where the operand's value comes from (input) or goes to (output)
    """
    tfs: frozenset[tf]
    rtype: rgt
    ddir: dm_direction
    loc : dm_location = dm_location.MEMORY

class resolution_registry:
    """
    Registry for possible resolution of a transformation

    :param tfr_map: list of possible resolution for each requirement
    :param tfr_tags: used internally to track unique_tag s of the resolution to prevent 
                     duplicates
    """

    RESIDENT_TAG = "resident"

    def __init__(self):
        self.tfr_map : dict[tfr_key,list[transformation_resolution]] = {}
        self.tfr_tags : dict[tfr_key,set[str]] = {}

        # An operand already in a register moves nothing: the operation reads
        # or writes it directly. This is what being in a register means rather
        # than a choice a provider makes, and the solver relies on it for the
        # temporaries between the operations of a chain - without it, every
        # fmul;fadd chain would be dropped. So every registry has it.
        for rtype in (rgt.VEC, rgt.TILE, rgt.FP, rgt.GP, rgt.MASK):
            for ddir in (dm_direction.IN, dm_direction.OUT):
                for tfs in (frozenset({tf.NONE}), frozenset()):
                    self.add_resolution(
                        tfr_key(tfs=tfs, rtype=rtype, ddir=ddir, loc=dm_location.REGISTER),
                        transformation_resolution(unique_tag=self.RESIDENT_TAG, steps=[]))


    def add_resolution(self, key : tfr_key, rsln : transformation_resolution):
        """
        Adds a possible resolution for a transformation

        :param key: operand transformation requirement resolved by rsln
        :param rsln: Transformation resolution
        """
        if key not in self.tfr_map:
            self.tfr_map[key] = []
            self.tfr_tags[key] = set()

        if rsln.unique_tag in self.tfr_tags[key]:
            raise ValueError("Duplicate unique_tag in added transformation_resolution")
        self.tfr_map[key].append(rsln)
        self.tfr_tags[key].add(rsln.unique_tag)


class resolution_provider(ABC):
    """
    Base class for providers of different transformation resolutions
    """
    @abstractmethod
    def register_resolutions(self, registry: resolution_registry):
        """
        Adds resolutions this object provides to a registry
        """

def filter_by_op_mods(sigs : list[opsig],
                      op_mod_reqs : set[opmod]
                      ) -> list[opsig]:
    """
    Filter signatures by selecting a subset that matches the modifier
    requirements

    :param sigs: List of signatures to filter
    :param op_mod_reqs: Operation modifier requirement
    :return: filtered list of signatures
    """

    if op_mod_reqs:
        filtered_sigs : list[opsig] = []
        for sig in sigs:
            if op_mod_reqs.issubset(sig.modifiers):
                filtered_sigs.append(sig)
        return filtered_sigs

    return sigs

def filter_by_operand_mods(sigs : list[opsig],
                           opd_mod_reqs: set[omod],
                           target_opd_name : str,
                           target_dt : adt,
                           target_rtype : rgt
                           ) -> list[opsig]:
    """
    Filter signatures by selecting a subset that matches the operand modifier
    requirements

    :param sigs: List of signatures to filter
    :param opd_mod_reqs: Required operand modifiers
    :param target_opd_name: Name of the operand in the operation signature
    :param target_dt: Required operand data type
    :param target_rtype: Required operand register type
    :return: filtered list of signatures
    """

    filtered_sigs = []
    for sig in sigs:
        if target_opd_name not in sig.operands:
            continue
        opd_sig = sig.operands[target_opd_name]
        if opd_sig.dt != target_dt:
            continue
        if opd_sig.rtype != target_rtype:
            continue
        if not opd_mod_reqs.issubset(opd_sig.modifiers):
            continue
        filtered_sigs.append(sig)

    return filtered_sigs

def filter_by_forbidden_op_mods(sigs: list[opsig],
                                forbidden: set[opmod]) -> list[opsig]:
    """
    Filter signatures by selecting a subset that does NOT have the forbidden
    modifiers

    :param sigs: List of signatures to filter
    :param forbidden: Forbidden operation signatures
    :return: filtered list of signatures
    """
    if not forbidden:
        return sigs
    return [sig for sig in sigs if not forbidden & sig.modifiers]


def filter_by_forbidden_operand_mods(sigs: list[opsig],
                                     forbidden: set[omod],
                                     target_opd_name: str) -> list[opsig]:
    """
    Filter signatures by selecting a subset that does NOT have the forbidden
    modifiers on the shape of the specified operand

    :param sigs: List of signatures to filter
    :param forbidden: Forbidden operation signatures
    :param target_opd_name: Name of the operand in the operation signature
    :return: filtered list of signatures
    """
    if not forbidden:
        return sigs
    out = []
    for sig in sigs:
        if target_opd_name not in sig.operands:
            continue
        if forbidden & sig.operands[target_opd_name].modifiers:
            continue
        out.append(sig)
    return out

def get_op_rtype_req(steps : list[dm_step]) -> rgt:
    """
    extract register type requirement for the compute operation
    from the step list

    :param steps: list of data movement steps
    :return: Register type of the operand as required by the compute operation
    """
    for step in steps:
        if step.dest == orig_ref():
            return step.dest_rtype

        for src, rtype in zip(step.src, step.src_rtypes):
            if src == orig_ref():
                return rtype

    return None


def get_dm_sig_io_operands(opname : str,
                           sig : opsig) -> tuple[list[osh],list[osh]]:
    """
    Extract the inputs and outputs of a load/store/move operation

    :param opname: name of the operation (load,store or move)
    :param sig: operation signature
    :return: pair/2-tuple of lists containing (inputs,outputs)
    :raises ValueError: if opname is not load,store or move
    """

    dregs = [sig.operands[name] for name in sig.operands if ('dreg' in name and '_' not in name)]


    if opname == "load":
        # all dregs are outputs (written to by instruction)
        return ([],dregs)
    if opname == "store":
        # all dregs are inputs (read from by instruction)
        return (dregs,[])
    if opname == "move":
        if len(dregs) == 2:
            return ([dregs[0]],[dregs[1]])

        input_count = sig.structural_params['nin']
        return (dregs[:input_count],dregs[input_count:])

    raise ValueError(f"Invalid dm op required: {opname}")


def filter_by_operand_count(
        sigs : list[opsig],
        opname : str,
        input_count : int,
        output_count : int
        ) -> list[opsig]:
    """
    Filters load/store/move operations by matching numbers of inputs/outputs

    :param sigs: List of signatures to filter
    :param opname: Name of the operation (load, store or move)
    :param input_count: required number of inputs
    :param output_count: required number of outputs
    :return: filtered list of signatures
    """

    filtered_sigs = []
    for sig in sigs:
        inputs,outputs = get_dm_sig_io_operands(opname, sig)
        if len(inputs) != input_count or len(outputs) != output_count:
            continue

        filtered_sigs.append(sig)

    return filtered_sigs

BLOCK_MODIFIERS = {m for m in (getattr(omod, "BLOCK", None), getattr(omod, "IBLOCK", None))
                   if m is not None}


def filter_by_step_requirements(
        sigs : list[opsig],
        step : dm_step,
        target_dt : adt,
        ) -> list[opsig]:
    """
    Filter data move (load/store/move) operation signatures by the requirements
    of the data move steps they are used in

    :param sigs: List of signatures to filter
    :param step: Step to match the requirements of
    :param target_dt: Required operand data type
    :return: filtered list of signatures
    """

    # NOTE: having ONE target_dt excludes something like an
    #       fcvt z0.d, p0/m, z1.s. Maybe something to support in the future

    sigs = filter_by_op_mods(sigs, step.op_mod_reqs)
    if not sigs:
        return []

    sigs = filter_by_forbidden_op_mods(sigs, step.forbidden_op_mods)
    if not sigs:
        return []
    # multi-structure forms load or store several registers: a single
    # register's step takes them only when asking - RVV's one-structure
    # vlseg form would otherwise be offered beside the plain load it equals
    struct = getattr(memmod, "STRUCT", None)
    if struct is not None and struct not in (step.op_mod_reqs or set()):
        sigs = filter_by_forbidden_op_mods(sigs, {struct})
        if not sigs:
            return []

    # multiple outputs could possibly be handled here, but it's probably better
    # to handle it with an irmod, fusing multiple loads/stores/moves when
    # possible. Unless there is an exotic architecture that provides ONLY
    # instructions that work on multiple outputs
    output_count = 1 if step.dest is not None else 0
    input_count = len(step.src)

    sigs = filter_by_operand_count(sigs, step.op, input_count, output_count)
    if not sigs:
        return []


    opd_map = {f"{mop(i)}dreg" : ref for i,ref in enumerate(step.src)}
    rtype_map = {f"{mop(i)}dreg" : rtype for i,rtype in enumerate(step.src_rtypes)}

    if step.dest is not None:
        dest_key = f"{mop(len(step.src))}dreg"
        opd_map[dest_key] = step.dest
        rtype_map[dest_key] = step.dest_rtype

    for opd,ref in opd_map.items():
        opd_mod_reqs = step.opd_mod_reqs.get(ref,set())
        rtype_req = rtype_map[opd]
        sigs = filter_by_operand_mods(sigs, opd_mod_reqs, opd,
                                  target_dt, rtype_req)
        # block modifiers change what an instruction does to the whole
        # register (ld1rq replicates a block, not an element): they only match
        # steps asking for them
        unasked_blocks = BLOCK_MODIFIERS - set(opd_mod_reqs)
        sigs = filter_by_forbidden_operand_mods(sigs, 
                                                step.forbidden_opd_mods.get(ref, set())
                                                | unasked_blocks,
                                                opd)

        if not sigs:
            break

    return sigs

def check_resolution(
        gen: asmgen,
        rsln: transformation_resolution,
        target_opd_name : str,
        target_dt : adt,
        target_op : str
        ) -> bool:
    """
    Check if a specific resolution is valid for the chosen operation,
    operand and data type

    :param gen: Generator providing operations
    :param rsln: Transformation resolution to check
    :param target_opd_name: Operand to check
    :param target_dt: Required operand data type
    :param target_op: Compute operation to check
    """

    op = getattr(gen, target_op)
    if op is None:
        return False

    compute_sigs : list[opsig] = op.get_signatures()


    compute_sigs = filter_by_op_mods(compute_sigs, rsln.op_mod_reqs)
    if not compute_sigs:
        return False

    rtype_req = get_op_rtype_req(rsln.steps)
    if rtype_req is None:
        return False

    compute_sigs = filter_by_operand_mods(
            compute_sigs, rsln.opd_mod_reqs, target_opd_name,
            target_dt, rtype_req)
    if not compute_sigs:
        return False

    for step in rsln.steps:
        dmop = getattr(gen, step.op)
        if dmop is None:
            return False
        sigs = dmop.get_signatures()
        sigs = filter_by_step_requirements(sigs, step,
                                           target_dt)
        if not sigs:
            return False

    return True
