|sdram_test
clk => clk.IN1
rst_n => rst_n.IN3
uart_rxd => uart_rxd.IN1
uart_txd <= process:process_u0.uart_txd
sdram_addr[0] <= sdram:sdram_u0.sdram_addr
sdram_addr[1] <= sdram:sdram_u0.sdram_addr
sdram_addr[2] <= sdram:sdram_u0.sdram_addr
sdram_addr[3] <= sdram:sdram_u0.sdram_addr
sdram_addr[4] <= sdram:sdram_u0.sdram_addr
sdram_addr[5] <= sdram:sdram_u0.sdram_addr
sdram_addr[6] <= sdram:sdram_u0.sdram_addr
sdram_addr[7] <= sdram:sdram_u0.sdram_addr
sdram_addr[8] <= sdram:sdram_u0.sdram_addr
sdram_addr[9] <= sdram:sdram_u0.sdram_addr
sdram_addr[10] <= sdram:sdram_u0.sdram_addr
sdram_addr[11] <= sdram:sdram_u0.sdram_addr
sdram_addr[12] <= sdram:sdram_u0.sdram_addr
sdram_ba[0] <= sdram:sdram_u0.sdram_ba
sdram_ba[1] <= sdram:sdram_u0.sdram_ba
sdram_cas_n <= sdram:sdram_u0.sdram_cas_n
sdram_cke <= sdram:sdram_u0.sdram_cke
sdram_cs_n <= sdram:sdram_u0.sdram_cs_n
sdram_dq[0] <> sdram:sdram_u0.sdram_dq
sdram_dq[1] <> sdram:sdram_u0.sdram_dq
sdram_dq[2] <> sdram:sdram_u0.sdram_dq
sdram_dq[3] <> sdram:sdram_u0.sdram_dq
sdram_dq[4] <> sdram:sdram_u0.sdram_dq
sdram_dq[5] <> sdram:sdram_u0.sdram_dq
sdram_dq[6] <> sdram:sdram_u0.sdram_dq
sdram_dq[7] <> sdram:sdram_u0.sdram_dq
sdram_dq[8] <> sdram:sdram_u0.sdram_dq
sdram_dq[9] <> sdram:sdram_u0.sdram_dq
sdram_dq[10] <> sdram:sdram_u0.sdram_dq
sdram_dq[11] <> sdram:sdram_u0.sdram_dq
sdram_dq[12] <> sdram:sdram_u0.sdram_dq
sdram_dq[13] <> sdram:sdram_u0.sdram_dq
sdram_dq[14] <> sdram:sdram_u0.sdram_dq
sdram_dq[15] <> sdram:sdram_u0.sdram_dq
sdram_dqm[0] <= sdram:sdram_u0.sdram_dqm
sdram_dqm[1] <= sdram:sdram_u0.sdram_dqm
sdram_ras_n <= sdram:sdram_u0.sdram_ras_n
sdram_we_n <= sdram:sdram_u0.sdram_we_n
sdram_clk <= sys_clk.DB_MAX_OUTPUT_PORT_TYPE


|sdram_test|pll:pll_0
areset => areset.IN1
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|sdram_test|pll:pll_0|altpll:altpll_component
inclk[0] => pll_altpll:auto_generated.inclk[0]
inclk[1] => pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => pll_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|sdram_test|pll:pll_0|altpll:altpll_component|pll_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|sdram_test|process:process_u0
clk => clk.IN4
rst_n => rst_n.IN2
uart_rxd => uart_rxd.IN1
uart_txd <= uart_tx:uart_tx_u0.uart_txd
avalon_sdram_address[0] <= avalon_sdram_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avalon_sdram_address[1] <= avalon_sdram_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avalon_sdram_address[2] <= avalon_sdram_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avalon_sdram_address[3] <= avalon_sdram_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avalon_sdram_address[4] <= avalon_sdram_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avalon_sdram_address[5] <= avalon_sdram_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avalon_sdram_address[6] <= avalon_sdram_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avalon_sdram_address[7] <= avalon_sdram_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avalon_sdram_address[8] <= avalon_sdram_address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avalon_sdram_address[9] <= avalon_sdram_address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avalon_sdram_address[10] <= avalon_sdram_address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avalon_sdram_address[11] <= avalon_sdram_address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avalon_sdram_address[12] <= avalon_sdram_address[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avalon_sdram_address[13] <= avalon_sdram_address[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avalon_sdram_address[14] <= avalon_sdram_address[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avalon_sdram_address[15] <= avalon_sdram_address[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avalon_sdram_address[16] <= avalon_sdram_address[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avalon_sdram_address[17] <= avalon_sdram_address[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avalon_sdram_address[18] <= avalon_sdram_address[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avalon_sdram_address[19] <= avalon_sdram_address[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avalon_sdram_address[20] <= avalon_sdram_address[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avalon_sdram_address[21] <= avalon_sdram_address[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avalon_sdram_address[22] <= avalon_sdram_address[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avalon_sdram_address[23] <= avalon_sdram_address[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avalon_sdram_byteenable_n[0] <= avalon_sdram_byteenable_n[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avalon_sdram_byteenable_n[1] <= avalon_sdram_byteenable_n[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avalon_sdram_chipselect <= avalon_sdram_chipselect~reg0.DB_MAX_OUTPUT_PORT_TYPE
avalon_sdram_writedata[0] <= avalon_sdram_writedata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avalon_sdram_writedata[1] <= avalon_sdram_writedata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avalon_sdram_writedata[2] <= avalon_sdram_writedata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avalon_sdram_writedata[3] <= avalon_sdram_writedata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avalon_sdram_writedata[4] <= avalon_sdram_writedata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avalon_sdram_writedata[5] <= avalon_sdram_writedata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avalon_sdram_writedata[6] <= avalon_sdram_writedata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avalon_sdram_writedata[7] <= avalon_sdram_writedata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avalon_sdram_writedata[8] <= avalon_sdram_writedata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avalon_sdram_writedata[9] <= avalon_sdram_writedata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avalon_sdram_writedata[10] <= avalon_sdram_writedata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avalon_sdram_writedata[11] <= avalon_sdram_writedata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avalon_sdram_writedata[12] <= avalon_sdram_writedata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avalon_sdram_writedata[13] <= avalon_sdram_writedata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avalon_sdram_writedata[14] <= avalon_sdram_writedata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avalon_sdram_writedata[15] <= avalon_sdram_writedata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avalon_sdram_read_n <= avalon_sdram_read_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
avalon_sdram_write_n <= avalon_sdram_write_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
avalon_sdram_readdata[0] => tx_fifo_wr_dat.DATAB
avalon_sdram_readdata[1] => tx_fifo_wr_dat.DATAB
avalon_sdram_readdata[2] => tx_fifo_wr_dat.DATAB
avalon_sdram_readdata[3] => tx_fifo_wr_dat.DATAB
avalon_sdram_readdata[4] => tx_fifo_wr_dat.DATAB
avalon_sdram_readdata[5] => tx_fifo_wr_dat.DATAB
avalon_sdram_readdata[6] => tx_fifo_wr_dat.DATAB
avalon_sdram_readdata[7] => tx_fifo_wr_dat.DATAB
avalon_sdram_readdata[8] => tx_fifo_wr_dat.DATAB
avalon_sdram_readdata[9] => tx_fifo_wr_dat.DATAB
avalon_sdram_readdata[10] => tx_fifo_wr_dat.DATAB
avalon_sdram_readdata[11] => tx_fifo_wr_dat.DATAB
avalon_sdram_readdata[12] => tx_fifo_wr_dat.DATAB
avalon_sdram_readdata[13] => tx_fifo_wr_dat.DATAB
avalon_sdram_readdata[14] => tx_fifo_wr_dat.DATAB
avalon_sdram_readdata[15] => tx_fifo_wr_dat.DATAB
avalon_sdram_readdatavalid => tx_fifo_wr_dat.OUTPUTSELECT
avalon_sdram_readdatavalid => tx_fifo_wr_dat.OUTPUTSELECT
avalon_sdram_readdatavalid => tx_fifo_wr_dat.OUTPUTSELECT
avalon_sdram_readdatavalid => tx_fifo_wr_dat.OUTPUTSELECT
avalon_sdram_readdatavalid => tx_fifo_wr_dat.OUTPUTSELECT
avalon_sdram_readdatavalid => tx_fifo_wr_dat.OUTPUTSELECT
avalon_sdram_readdatavalid => tx_fifo_wr_dat.OUTPUTSELECT
avalon_sdram_readdatavalid => tx_fifo_wr_dat.OUTPUTSELECT
avalon_sdram_readdatavalid => tx_fifo_wr_dat.OUTPUTSELECT
avalon_sdram_readdatavalid => tx_fifo_wr_dat.OUTPUTSELECT
avalon_sdram_readdatavalid => tx_fifo_wr_dat.OUTPUTSELECT
avalon_sdram_readdatavalid => tx_fifo_wr_dat.OUTPUTSELECT
avalon_sdram_readdatavalid => tx_fifo_wr_dat.OUTPUTSELECT
avalon_sdram_readdatavalid => tx_fifo_wr_dat.OUTPUTSELECT
avalon_sdram_readdatavalid => tx_fifo_wr_dat.OUTPUTSELECT
avalon_sdram_readdatavalid => tx_fifo_wr_dat.OUTPUTSELECT
avalon_sdram_readdatavalid => tx_fifo_wrreq.DATAA
avalon_sdram_waitrequest => avalon_state_next.OUTPUTSELECT
avalon_sdram_waitrequest => avalon_state_next.OUTPUTSELECT
avalon_sdram_waitrequest => Selector16.IN3
avalon_sdram_waitrequest => Selector18.IN3
avalon_sdram_waitrequest => always12.IN1
avalon_sdram_waitrequest => always13.IN1
avalon_sdram_waitrequest => always13.IN1


|sdram_test|process:process_u0|fifo:rx_fifo
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
almost_empty <= scfifo:scfifo_component.almost_empty
almost_full <= scfifo:scfifo_component.almost_full
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
q[8] <= scfifo:scfifo_component.q
q[9] <= scfifo:scfifo_component.q
q[10] <= scfifo:scfifo_component.q
q[11] <= scfifo:scfifo_component.q
q[12] <= scfifo:scfifo_component.q
q[13] <= scfifo:scfifo_component.q
q[14] <= scfifo:scfifo_component.q
q[15] <= scfifo:scfifo_component.q


|sdram_test|process:process_u0|fifo:rx_fifo|scfifo:scfifo_component
data[0] => scfifo_4n91:auto_generated.data[0]
data[1] => scfifo_4n91:auto_generated.data[1]
data[2] => scfifo_4n91:auto_generated.data[2]
data[3] => scfifo_4n91:auto_generated.data[3]
data[4] => scfifo_4n91:auto_generated.data[4]
data[5] => scfifo_4n91:auto_generated.data[5]
data[6] => scfifo_4n91:auto_generated.data[6]
data[7] => scfifo_4n91:auto_generated.data[7]
data[8] => scfifo_4n91:auto_generated.data[8]
data[9] => scfifo_4n91:auto_generated.data[9]
data[10] => scfifo_4n91:auto_generated.data[10]
data[11] => scfifo_4n91:auto_generated.data[11]
data[12] => scfifo_4n91:auto_generated.data[12]
data[13] => scfifo_4n91:auto_generated.data[13]
data[14] => scfifo_4n91:auto_generated.data[14]
data[15] => scfifo_4n91:auto_generated.data[15]
q[0] <= scfifo_4n91:auto_generated.q[0]
q[1] <= scfifo_4n91:auto_generated.q[1]
q[2] <= scfifo_4n91:auto_generated.q[2]
q[3] <= scfifo_4n91:auto_generated.q[3]
q[4] <= scfifo_4n91:auto_generated.q[4]
q[5] <= scfifo_4n91:auto_generated.q[5]
q[6] <= scfifo_4n91:auto_generated.q[6]
q[7] <= scfifo_4n91:auto_generated.q[7]
q[8] <= scfifo_4n91:auto_generated.q[8]
q[9] <= scfifo_4n91:auto_generated.q[9]
q[10] <= scfifo_4n91:auto_generated.q[10]
q[11] <= scfifo_4n91:auto_generated.q[11]
q[12] <= scfifo_4n91:auto_generated.q[12]
q[13] <= scfifo_4n91:auto_generated.q[13]
q[14] <= scfifo_4n91:auto_generated.q[14]
q[15] <= scfifo_4n91:auto_generated.q[15]
wrreq => scfifo_4n91:auto_generated.wrreq
rdreq => scfifo_4n91:auto_generated.rdreq
clock => scfifo_4n91:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_4n91:auto_generated.empty
full <= scfifo_4n91:auto_generated.full
almost_full <= scfifo_4n91:auto_generated.almost_full
almost_empty <= scfifo_4n91:auto_generated.almost_empty
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
usedw[7] <= <GND>
usedw[8] <= <GND>


|sdram_test|process:process_u0|fifo:rx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated
almost_empty <= almost_empty.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= dffe_af.DB_MAX_OUTPUT_PORT_TYPE
clock => a_dpfifo_vt31:dpfifo.clock
clock => dffe_af.CLK
clock => dffe_nae.CLK
data[0] => a_dpfifo_vt31:dpfifo.data[0]
data[1] => a_dpfifo_vt31:dpfifo.data[1]
data[2] => a_dpfifo_vt31:dpfifo.data[2]
data[3] => a_dpfifo_vt31:dpfifo.data[3]
data[4] => a_dpfifo_vt31:dpfifo.data[4]
data[5] => a_dpfifo_vt31:dpfifo.data[5]
data[6] => a_dpfifo_vt31:dpfifo.data[6]
data[7] => a_dpfifo_vt31:dpfifo.data[7]
data[8] => a_dpfifo_vt31:dpfifo.data[8]
data[9] => a_dpfifo_vt31:dpfifo.data[9]
data[10] => a_dpfifo_vt31:dpfifo.data[10]
data[11] => a_dpfifo_vt31:dpfifo.data[11]
data[12] => a_dpfifo_vt31:dpfifo.data[12]
data[13] => a_dpfifo_vt31:dpfifo.data[13]
data[14] => a_dpfifo_vt31:dpfifo.data[14]
data[15] => a_dpfifo_vt31:dpfifo.data[15]
empty <= a_dpfifo_vt31:dpfifo.empty
full <= a_dpfifo_vt31:dpfifo.full
q[0] <= a_dpfifo_vt31:dpfifo.q[0]
q[1] <= a_dpfifo_vt31:dpfifo.q[1]
q[2] <= a_dpfifo_vt31:dpfifo.q[2]
q[3] <= a_dpfifo_vt31:dpfifo.q[3]
q[4] <= a_dpfifo_vt31:dpfifo.q[4]
q[5] <= a_dpfifo_vt31:dpfifo.q[5]
q[6] <= a_dpfifo_vt31:dpfifo.q[6]
q[7] <= a_dpfifo_vt31:dpfifo.q[7]
q[8] <= a_dpfifo_vt31:dpfifo.q[8]
q[9] <= a_dpfifo_vt31:dpfifo.q[9]
q[10] <= a_dpfifo_vt31:dpfifo.q[10]
q[11] <= a_dpfifo_vt31:dpfifo.q[11]
q[12] <= a_dpfifo_vt31:dpfifo.q[12]
q[13] <= a_dpfifo_vt31:dpfifo.q[13]
q[14] <= a_dpfifo_vt31:dpfifo.q[14]
q[15] <= a_dpfifo_vt31:dpfifo.q[15]
rdreq => a_dpfifo_vt31:dpfifo.rreq
rdreq => _.IN1
rdreq => _.IN0
rdreq => _.IN1
rdreq => _.IN0
wrreq => a_dpfifo_vt31:dpfifo.wreq
wrreq => _.IN0
wrreq => _.IN1
wrreq => _.IN0
wrreq => _.IN1


|sdram_test|process:process_u0|fifo:rx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo
clock => a_fefifo_s7f:fifo_state.clock
clock => altsyncram_inm1:FIFOram.clock0
clock => altsyncram_inm1:FIFOram.clock1
clock => cntr_4ob:rd_ptr_count.clock
clock => cntr_4ob:wr_ptr.clock
data[0] => altsyncram_inm1:FIFOram.data_a[0]
data[1] => altsyncram_inm1:FIFOram.data_a[1]
data[2] => altsyncram_inm1:FIFOram.data_a[2]
data[3] => altsyncram_inm1:FIFOram.data_a[3]
data[4] => altsyncram_inm1:FIFOram.data_a[4]
data[5] => altsyncram_inm1:FIFOram.data_a[5]
data[6] => altsyncram_inm1:FIFOram.data_a[6]
data[7] => altsyncram_inm1:FIFOram.data_a[7]
data[8] => altsyncram_inm1:FIFOram.data_a[8]
data[9] => altsyncram_inm1:FIFOram.data_a[9]
data[10] => altsyncram_inm1:FIFOram.data_a[10]
data[11] => altsyncram_inm1:FIFOram.data_a[11]
data[12] => altsyncram_inm1:FIFOram.data_a[12]
data[13] => altsyncram_inm1:FIFOram.data_a[13]
data[14] => altsyncram_inm1:FIFOram.data_a[14]
data[15] => altsyncram_inm1:FIFOram.data_a[15]
empty <= a_fefifo_s7f:fifo_state.empty
full <= a_fefifo_s7f:fifo_state.full
q[0] <= altsyncram_inm1:FIFOram.q_b[0]
q[1] <= altsyncram_inm1:FIFOram.q_b[1]
q[2] <= altsyncram_inm1:FIFOram.q_b[2]
q[3] <= altsyncram_inm1:FIFOram.q_b[3]
q[4] <= altsyncram_inm1:FIFOram.q_b[4]
q[5] <= altsyncram_inm1:FIFOram.q_b[5]
q[6] <= altsyncram_inm1:FIFOram.q_b[6]
q[7] <= altsyncram_inm1:FIFOram.q_b[7]
q[8] <= altsyncram_inm1:FIFOram.q_b[8]
q[9] <= altsyncram_inm1:FIFOram.q_b[9]
q[10] <= altsyncram_inm1:FIFOram.q_b[10]
q[11] <= altsyncram_inm1:FIFOram.q_b[11]
q[12] <= altsyncram_inm1:FIFOram.q_b[12]
q[13] <= altsyncram_inm1:FIFOram.q_b[13]
q[14] <= altsyncram_inm1:FIFOram.q_b[14]
q[15] <= altsyncram_inm1:FIFOram.q_b[15]
rreq => a_fefifo_s7f:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_s7f:fifo_state.sclr
sclr => _.IN0
sclr => _.IN1
sclr => cntr_4ob:rd_ptr_count.sclr
sclr => cntr_4ob:wr_ptr.sclr
usedw[0] <= a_fefifo_s7f:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_s7f:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_s7f:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_s7f:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_s7f:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_s7f:fifo_state.usedw_out[5]
usedw[6] <= a_fefifo_s7f:fifo_state.usedw_out[6]
usedw[7] <= a_fefifo_s7f:fifo_state.usedw_out[7]
usedw[8] <= a_fefifo_s7f:fifo_state.usedw_out[8]
wreq => a_fefifo_s7f:fifo_state.wreq
wreq => valid_wreq.IN0


|sdram_test|process:process_u0|fifo:rx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|a_fefifo_s7f:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_go7:count_usedw.aclr
clock => cntr_go7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_go7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[6] <= usedw[6].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[7] <= usedw[7].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[8] <= usedw[8].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|sdram_test|process:process_u0|fifo:rx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw
aclr => counter_reg_bit[8].IN0
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB
updown => counter_comb_bita8.DATAB


|sdram_test|process:process_u0|fifo:rx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|altsyncram_inm1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0


|sdram_test|process:process_u0|fifo:rx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|cntr_4ob:rd_ptr_count
aclr => counter_reg_bit[8].IN0
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|sdram_test|process:process_u0|fifo:rx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|cntr_4ob:wr_ptr
aclr => counter_reg_bit[8].IN0
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|sdram_test|process:process_u0|fifo:tx_fifo
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
almost_empty <= scfifo:scfifo_component.almost_empty
almost_full <= scfifo:scfifo_component.almost_full
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
q[8] <= scfifo:scfifo_component.q
q[9] <= scfifo:scfifo_component.q
q[10] <= scfifo:scfifo_component.q
q[11] <= scfifo:scfifo_component.q
q[12] <= scfifo:scfifo_component.q
q[13] <= scfifo:scfifo_component.q
q[14] <= scfifo:scfifo_component.q
q[15] <= scfifo:scfifo_component.q


|sdram_test|process:process_u0|fifo:tx_fifo|scfifo:scfifo_component
data[0] => scfifo_4n91:auto_generated.data[0]
data[1] => scfifo_4n91:auto_generated.data[1]
data[2] => scfifo_4n91:auto_generated.data[2]
data[3] => scfifo_4n91:auto_generated.data[3]
data[4] => scfifo_4n91:auto_generated.data[4]
data[5] => scfifo_4n91:auto_generated.data[5]
data[6] => scfifo_4n91:auto_generated.data[6]
data[7] => scfifo_4n91:auto_generated.data[7]
data[8] => scfifo_4n91:auto_generated.data[8]
data[9] => scfifo_4n91:auto_generated.data[9]
data[10] => scfifo_4n91:auto_generated.data[10]
data[11] => scfifo_4n91:auto_generated.data[11]
data[12] => scfifo_4n91:auto_generated.data[12]
data[13] => scfifo_4n91:auto_generated.data[13]
data[14] => scfifo_4n91:auto_generated.data[14]
data[15] => scfifo_4n91:auto_generated.data[15]
q[0] <= scfifo_4n91:auto_generated.q[0]
q[1] <= scfifo_4n91:auto_generated.q[1]
q[2] <= scfifo_4n91:auto_generated.q[2]
q[3] <= scfifo_4n91:auto_generated.q[3]
q[4] <= scfifo_4n91:auto_generated.q[4]
q[5] <= scfifo_4n91:auto_generated.q[5]
q[6] <= scfifo_4n91:auto_generated.q[6]
q[7] <= scfifo_4n91:auto_generated.q[7]
q[8] <= scfifo_4n91:auto_generated.q[8]
q[9] <= scfifo_4n91:auto_generated.q[9]
q[10] <= scfifo_4n91:auto_generated.q[10]
q[11] <= scfifo_4n91:auto_generated.q[11]
q[12] <= scfifo_4n91:auto_generated.q[12]
q[13] <= scfifo_4n91:auto_generated.q[13]
q[14] <= scfifo_4n91:auto_generated.q[14]
q[15] <= scfifo_4n91:auto_generated.q[15]
wrreq => scfifo_4n91:auto_generated.wrreq
rdreq => scfifo_4n91:auto_generated.rdreq
clock => scfifo_4n91:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_4n91:auto_generated.empty
full <= scfifo_4n91:auto_generated.full
almost_full <= scfifo_4n91:auto_generated.almost_full
almost_empty <= scfifo_4n91:auto_generated.almost_empty
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
usedw[7] <= <GND>
usedw[8] <= <GND>


|sdram_test|process:process_u0|fifo:tx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated
almost_empty <= almost_empty.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= dffe_af.DB_MAX_OUTPUT_PORT_TYPE
clock => a_dpfifo_vt31:dpfifo.clock
clock => dffe_af.CLK
clock => dffe_nae.CLK
data[0] => a_dpfifo_vt31:dpfifo.data[0]
data[1] => a_dpfifo_vt31:dpfifo.data[1]
data[2] => a_dpfifo_vt31:dpfifo.data[2]
data[3] => a_dpfifo_vt31:dpfifo.data[3]
data[4] => a_dpfifo_vt31:dpfifo.data[4]
data[5] => a_dpfifo_vt31:dpfifo.data[5]
data[6] => a_dpfifo_vt31:dpfifo.data[6]
data[7] => a_dpfifo_vt31:dpfifo.data[7]
data[8] => a_dpfifo_vt31:dpfifo.data[8]
data[9] => a_dpfifo_vt31:dpfifo.data[9]
data[10] => a_dpfifo_vt31:dpfifo.data[10]
data[11] => a_dpfifo_vt31:dpfifo.data[11]
data[12] => a_dpfifo_vt31:dpfifo.data[12]
data[13] => a_dpfifo_vt31:dpfifo.data[13]
data[14] => a_dpfifo_vt31:dpfifo.data[14]
data[15] => a_dpfifo_vt31:dpfifo.data[15]
empty <= a_dpfifo_vt31:dpfifo.empty
full <= a_dpfifo_vt31:dpfifo.full
q[0] <= a_dpfifo_vt31:dpfifo.q[0]
q[1] <= a_dpfifo_vt31:dpfifo.q[1]
q[2] <= a_dpfifo_vt31:dpfifo.q[2]
q[3] <= a_dpfifo_vt31:dpfifo.q[3]
q[4] <= a_dpfifo_vt31:dpfifo.q[4]
q[5] <= a_dpfifo_vt31:dpfifo.q[5]
q[6] <= a_dpfifo_vt31:dpfifo.q[6]
q[7] <= a_dpfifo_vt31:dpfifo.q[7]
q[8] <= a_dpfifo_vt31:dpfifo.q[8]
q[9] <= a_dpfifo_vt31:dpfifo.q[9]
q[10] <= a_dpfifo_vt31:dpfifo.q[10]
q[11] <= a_dpfifo_vt31:dpfifo.q[11]
q[12] <= a_dpfifo_vt31:dpfifo.q[12]
q[13] <= a_dpfifo_vt31:dpfifo.q[13]
q[14] <= a_dpfifo_vt31:dpfifo.q[14]
q[15] <= a_dpfifo_vt31:dpfifo.q[15]
rdreq => a_dpfifo_vt31:dpfifo.rreq
rdreq => _.IN1
rdreq => _.IN0
rdreq => _.IN1
rdreq => _.IN0
wrreq => a_dpfifo_vt31:dpfifo.wreq
wrreq => _.IN0
wrreq => _.IN1
wrreq => _.IN0
wrreq => _.IN1


|sdram_test|process:process_u0|fifo:tx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo
clock => a_fefifo_s7f:fifo_state.clock
clock => altsyncram_inm1:FIFOram.clock0
clock => altsyncram_inm1:FIFOram.clock1
clock => cntr_4ob:rd_ptr_count.clock
clock => cntr_4ob:wr_ptr.clock
data[0] => altsyncram_inm1:FIFOram.data_a[0]
data[1] => altsyncram_inm1:FIFOram.data_a[1]
data[2] => altsyncram_inm1:FIFOram.data_a[2]
data[3] => altsyncram_inm1:FIFOram.data_a[3]
data[4] => altsyncram_inm1:FIFOram.data_a[4]
data[5] => altsyncram_inm1:FIFOram.data_a[5]
data[6] => altsyncram_inm1:FIFOram.data_a[6]
data[7] => altsyncram_inm1:FIFOram.data_a[7]
data[8] => altsyncram_inm1:FIFOram.data_a[8]
data[9] => altsyncram_inm1:FIFOram.data_a[9]
data[10] => altsyncram_inm1:FIFOram.data_a[10]
data[11] => altsyncram_inm1:FIFOram.data_a[11]
data[12] => altsyncram_inm1:FIFOram.data_a[12]
data[13] => altsyncram_inm1:FIFOram.data_a[13]
data[14] => altsyncram_inm1:FIFOram.data_a[14]
data[15] => altsyncram_inm1:FIFOram.data_a[15]
empty <= a_fefifo_s7f:fifo_state.empty
full <= a_fefifo_s7f:fifo_state.full
q[0] <= altsyncram_inm1:FIFOram.q_b[0]
q[1] <= altsyncram_inm1:FIFOram.q_b[1]
q[2] <= altsyncram_inm1:FIFOram.q_b[2]
q[3] <= altsyncram_inm1:FIFOram.q_b[3]
q[4] <= altsyncram_inm1:FIFOram.q_b[4]
q[5] <= altsyncram_inm1:FIFOram.q_b[5]
q[6] <= altsyncram_inm1:FIFOram.q_b[6]
q[7] <= altsyncram_inm1:FIFOram.q_b[7]
q[8] <= altsyncram_inm1:FIFOram.q_b[8]
q[9] <= altsyncram_inm1:FIFOram.q_b[9]
q[10] <= altsyncram_inm1:FIFOram.q_b[10]
q[11] <= altsyncram_inm1:FIFOram.q_b[11]
q[12] <= altsyncram_inm1:FIFOram.q_b[12]
q[13] <= altsyncram_inm1:FIFOram.q_b[13]
q[14] <= altsyncram_inm1:FIFOram.q_b[14]
q[15] <= altsyncram_inm1:FIFOram.q_b[15]
rreq => a_fefifo_s7f:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_s7f:fifo_state.sclr
sclr => _.IN0
sclr => _.IN1
sclr => cntr_4ob:rd_ptr_count.sclr
sclr => cntr_4ob:wr_ptr.sclr
usedw[0] <= a_fefifo_s7f:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_s7f:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_s7f:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_s7f:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_s7f:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_s7f:fifo_state.usedw_out[5]
usedw[6] <= a_fefifo_s7f:fifo_state.usedw_out[6]
usedw[7] <= a_fefifo_s7f:fifo_state.usedw_out[7]
usedw[8] <= a_fefifo_s7f:fifo_state.usedw_out[8]
wreq => a_fefifo_s7f:fifo_state.wreq
wreq => valid_wreq.IN0


|sdram_test|process:process_u0|fifo:tx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|a_fefifo_s7f:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_go7:count_usedw.aclr
clock => cntr_go7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_go7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[6] <= usedw[6].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[7] <= usedw[7].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[8] <= usedw[8].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|sdram_test|process:process_u0|fifo:tx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|a_fefifo_s7f:fifo_state|cntr_go7:count_usedw
aclr => counter_reg_bit[8].IN0
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB
updown => counter_comb_bita8.DATAB


|sdram_test|process:process_u0|fifo:tx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|altsyncram_inm1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0


|sdram_test|process:process_u0|fifo:tx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|cntr_4ob:rd_ptr_count
aclr => counter_reg_bit[8].IN0
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|sdram_test|process:process_u0|fifo:tx_fifo|scfifo:scfifo_component|scfifo_4n91:auto_generated|a_dpfifo_vt31:dpfifo|cntr_4ob:wr_ptr
aclr => counter_reg_bit[8].IN0
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|sdram_test|process:process_u0|uart_tx:uart_tx_u0
clk => uart_txd~reg0.CLK
clk => parity_bit.CLK
clk => shift_buf[0].CLK
clk => shift_buf[1].CLK
clk => shift_buf[2].CLK
clk => shift_buf[3].CLK
clk => shift_buf[4].CLK
clk => shift_buf[5].CLK
clk => shift_buf[6].CLK
clk => shift_buf[7].CLK
clk => shift_cnt[0].CLK
clk => shift_cnt[1].CLK
clk => shift_cnt[2].CLK
clk => bit_cnt[0].CLK
clk => bit_cnt[1].CLK
clk => bit_cnt[2].CLK
clk => bit_cnt[3].CLK
clk => bit_cnt[4].CLK
clk => bit_cnt[5].CLK
clk => bit_cnt[6].CLK
clk => bit_cnt[7].CLK
clk => bit_cnt[8].CLK
clk => bit_cnt[9].CLK
clk => bit_cnt[10].CLK
clk => bit_cnt[11].CLK
clk => bit_cnt[12].CLK
clk => bit_cnt[13].CLK
clk => bit_cnt[14].CLK
clk => bit_cnt[15].CLK
clk => bit_cnt[16].CLK
clk => bit_cnt[17].CLK
clk => bit_cnt[18].CLK
clk => bit_cnt[19].CLK
clk => bit_cnt[20].CLK
clk => bit_cnt[21].CLK
clk => bit_cnt[22].CLK
clk => bit_cnt[23].CLK
clk => state~1.DATAIN
rst_n => bit_cnt[0].ACLR
rst_n => bit_cnt[1].ACLR
rst_n => bit_cnt[2].ACLR
rst_n => bit_cnt[3].ACLR
rst_n => bit_cnt[4].ACLR
rst_n => bit_cnt[5].ACLR
rst_n => bit_cnt[6].ACLR
rst_n => bit_cnt[7].ACLR
rst_n => bit_cnt[8].ACLR
rst_n => bit_cnt[9].ACLR
rst_n => bit_cnt[10].ACLR
rst_n => bit_cnt[11].ACLR
rst_n => bit_cnt[12].ACLR
rst_n => bit_cnt[13].ACLR
rst_n => bit_cnt[14].ACLR
rst_n => bit_cnt[15].ACLR
rst_n => bit_cnt[16].ACLR
rst_n => bit_cnt[17].ACLR
rst_n => bit_cnt[18].ACLR
rst_n => bit_cnt[19].ACLR
rst_n => bit_cnt[20].ACLR
rst_n => bit_cnt[21].ACLR
rst_n => bit_cnt[22].ACLR
rst_n => bit_cnt[23].ACLR
rst_n => uart_txd~reg0.PRESET
rst_n => shift_cnt[0].ACLR
rst_n => shift_cnt[1].ACLR
rst_n => shift_cnt[2].ACLR
rst_n => shift_buf[0].ACLR
rst_n => shift_buf[1].ACLR
rst_n => shift_buf[2].ACLR
rst_n => shift_buf[3].ACLR
rst_n => shift_buf[4].ACLR
rst_n => shift_buf[5].ACLR
rst_n => shift_buf[6].ACLR
rst_n => shift_buf[7].ACLR
rst_n => parity_bit.ACLR
rst_n => state~3.DATAIN
data_i[0] => shift_buf.DATAB
data_i[0] => WideXor0.IN0
data_i[1] => shift_buf.DATAB
data_i[1] => WideXor0.IN1
data_i[2] => shift_buf.DATAB
data_i[2] => WideXor0.IN2
data_i[3] => shift_buf.DATAB
data_i[3] => WideXor0.IN3
data_i[4] => shift_buf.DATAB
data_i[4] => WideXor0.IN4
data_i[5] => shift_buf.DATAB
data_i[5] => WideXor0.IN5
data_i[6] => shift_buf.DATAB
data_i[6] => WideXor0.IN6
data_i[7] => shift_buf.DATAB
data_i[7] => WideXor0.IN7
start_i => shift_buf.OUTPUTSELECT
start_i => shift_buf.OUTPUTSELECT
start_i => shift_buf.OUTPUTSELECT
start_i => shift_buf.OUTPUTSELECT
start_i => shift_buf.OUTPUTSELECT
start_i => shift_buf.OUTPUTSELECT
start_i => shift_buf.OUTPUTSELECT
start_i => shift_buf.OUTPUTSELECT
start_i => Selector1.IN3
start_i => ready_o.DATAB
start_i => Selector0.IN3
start_i => parity_bit.ENA
uart_txd <= uart_txd~reg0.DB_MAX_OUTPUT_PORT_TYPE
ready_o <= ready_o.DB_MAX_OUTPUT_PORT_TYPE


|sdram_test|process:process_u0|uart_rx:uart_rx_u0
clk => parity_error_o~reg0.CLK
clk => data_vild_o~reg0.CLK
clk => data_o[0]~reg0.CLK
clk => data_o[1]~reg0.CLK
clk => data_o[2]~reg0.CLK
clk => data_o[3]~reg0.CLK
clk => data_o[4]~reg0.CLK
clk => data_o[5]~reg0.CLK
clk => data_o[6]~reg0.CLK
clk => data_o[7]~reg0.CLK
clk => shift_cnt[0].CLK
clk => shift_cnt[1].CLK
clk => shift_cnt[2].CLK
clk => bit_cnt[0].CLK
clk => bit_cnt[1].CLK
clk => bit_cnt[2].CLK
clk => bit_cnt[3].CLK
clk => bit_cnt[4].CLK
clk => bit_cnt[5].CLK
clk => bit_cnt[6].CLK
clk => bit_cnt[7].CLK
clk => bit_cnt[8].CLK
clk => bit_cnt[9].CLK
clk => bit_cnt[10].CLK
clk => bit_cnt[11].CLK
clk => bit_cnt[12].CLK
clk => bit_cnt[13].CLK
clk => bit_cnt[14].CLK
clk => bit_cnt[15].CLK
clk => bit_cnt[16].CLK
clk => bit_cnt[17].CLK
clk => bit_cnt[18].CLK
clk => bit_cnt[19].CLK
clk => bit_cnt[20].CLK
clk => bit_cnt[21].CLK
clk => bit_cnt[22].CLK
clk => bit_cnt[23].CLK
clk => rxd_dly2.CLK
clk => rxd_dly1.CLK
clk => state~1.DATAIN
rst_n => bit_cnt[0].ACLR
rst_n => bit_cnt[1].ACLR
rst_n => bit_cnt[2].ACLR
rst_n => bit_cnt[3].ACLR
rst_n => bit_cnt[4].ACLR
rst_n => bit_cnt[5].ACLR
rst_n => bit_cnt[6].ACLR
rst_n => bit_cnt[7].ACLR
rst_n => bit_cnt[8].ACLR
rst_n => bit_cnt[9].ACLR
rst_n => bit_cnt[10].ACLR
rst_n => bit_cnt[11].ACLR
rst_n => bit_cnt[12].ACLR
rst_n => bit_cnt[13].ACLR
rst_n => bit_cnt[14].ACLR
rst_n => bit_cnt[15].ACLR
rst_n => bit_cnt[16].ACLR
rst_n => bit_cnt[17].ACLR
rst_n => bit_cnt[18].ACLR
rst_n => bit_cnt[19].ACLR
rst_n => bit_cnt[20].ACLR
rst_n => bit_cnt[21].ACLR
rst_n => bit_cnt[22].ACLR
rst_n => bit_cnt[23].ACLR
rst_n => data_o[0]~reg0.ACLR
rst_n => data_o[1]~reg0.ACLR
rst_n => data_o[2]~reg0.ACLR
rst_n => data_o[3]~reg0.ACLR
rst_n => data_o[4]~reg0.ACLR
rst_n => data_o[5]~reg0.ACLR
rst_n => data_o[6]~reg0.ACLR
rst_n => data_o[7]~reg0.ACLR
rst_n => data_vild_o~reg0.ACLR
rst_n => parity_error_o~reg0.ACLR
rst_n => shift_cnt[0].ACLR
rst_n => shift_cnt[1].ACLR
rst_n => shift_cnt[2].ACLR
rst_n => state~3.DATAIN
uart_rxd => rxd_dly1.DATAIN
data_o[0] <= data_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[1] <= data_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[2] <= data_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[3] <= data_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[4] <= data_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[5] <= data_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[6] <= data_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[7] <= data_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_vild_o <= data_vild_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
parity_error_o <= parity_error_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sdram_test|sdram:sdram_u0
avalon_sdram_address[0] => avalon_sdram_address[0].IN1
avalon_sdram_address[1] => avalon_sdram_address[1].IN1
avalon_sdram_address[2] => avalon_sdram_address[2].IN1
avalon_sdram_address[3] => avalon_sdram_address[3].IN1
avalon_sdram_address[4] => avalon_sdram_address[4].IN1
avalon_sdram_address[5] => avalon_sdram_address[5].IN1
avalon_sdram_address[6] => avalon_sdram_address[6].IN1
avalon_sdram_address[7] => avalon_sdram_address[7].IN1
avalon_sdram_address[8] => avalon_sdram_address[8].IN1
avalon_sdram_address[9] => avalon_sdram_address[9].IN1
avalon_sdram_address[10] => avalon_sdram_address[10].IN1
avalon_sdram_address[11] => avalon_sdram_address[11].IN1
avalon_sdram_address[12] => avalon_sdram_address[12].IN1
avalon_sdram_address[13] => avalon_sdram_address[13].IN1
avalon_sdram_address[14] => avalon_sdram_address[14].IN1
avalon_sdram_address[15] => avalon_sdram_address[15].IN1
avalon_sdram_address[16] => avalon_sdram_address[16].IN1
avalon_sdram_address[17] => avalon_sdram_address[17].IN1
avalon_sdram_address[18] => avalon_sdram_address[18].IN1
avalon_sdram_address[19] => avalon_sdram_address[19].IN1
avalon_sdram_address[20] => avalon_sdram_address[20].IN1
avalon_sdram_address[21] => avalon_sdram_address[21].IN1
avalon_sdram_address[22] => avalon_sdram_address[22].IN1
avalon_sdram_address[23] => avalon_sdram_address[23].IN1
avalon_sdram_byteenable_n[0] => avalon_sdram_byteenable_n[0].IN1
avalon_sdram_byteenable_n[1] => avalon_sdram_byteenable_n[1].IN1
avalon_sdram_chipselect => avalon_sdram_chipselect.IN1
avalon_sdram_writedata[0] => avalon_sdram_writedata[0].IN1
avalon_sdram_writedata[1] => avalon_sdram_writedata[1].IN1
avalon_sdram_writedata[2] => avalon_sdram_writedata[2].IN1
avalon_sdram_writedata[3] => avalon_sdram_writedata[3].IN1
avalon_sdram_writedata[4] => avalon_sdram_writedata[4].IN1
avalon_sdram_writedata[5] => avalon_sdram_writedata[5].IN1
avalon_sdram_writedata[6] => avalon_sdram_writedata[6].IN1
avalon_sdram_writedata[7] => avalon_sdram_writedata[7].IN1
avalon_sdram_writedata[8] => avalon_sdram_writedata[8].IN1
avalon_sdram_writedata[9] => avalon_sdram_writedata[9].IN1
avalon_sdram_writedata[10] => avalon_sdram_writedata[10].IN1
avalon_sdram_writedata[11] => avalon_sdram_writedata[11].IN1
avalon_sdram_writedata[12] => avalon_sdram_writedata[12].IN1
avalon_sdram_writedata[13] => avalon_sdram_writedata[13].IN1
avalon_sdram_writedata[14] => avalon_sdram_writedata[14].IN1
avalon_sdram_writedata[15] => avalon_sdram_writedata[15].IN1
avalon_sdram_read_n => avalon_sdram_read_n.IN1
avalon_sdram_write_n => avalon_sdram_write_n.IN1
avalon_sdram_readdata[0] <= sdram_new_sdram_controller_0:new_sdram_controller_0.za_data
avalon_sdram_readdata[1] <= sdram_new_sdram_controller_0:new_sdram_controller_0.za_data
avalon_sdram_readdata[2] <= sdram_new_sdram_controller_0:new_sdram_controller_0.za_data
avalon_sdram_readdata[3] <= sdram_new_sdram_controller_0:new_sdram_controller_0.za_data
avalon_sdram_readdata[4] <= sdram_new_sdram_controller_0:new_sdram_controller_0.za_data
avalon_sdram_readdata[5] <= sdram_new_sdram_controller_0:new_sdram_controller_0.za_data
avalon_sdram_readdata[6] <= sdram_new_sdram_controller_0:new_sdram_controller_0.za_data
avalon_sdram_readdata[7] <= sdram_new_sdram_controller_0:new_sdram_controller_0.za_data
avalon_sdram_readdata[8] <= sdram_new_sdram_controller_0:new_sdram_controller_0.za_data
avalon_sdram_readdata[9] <= sdram_new_sdram_controller_0:new_sdram_controller_0.za_data
avalon_sdram_readdata[10] <= sdram_new_sdram_controller_0:new_sdram_controller_0.za_data
avalon_sdram_readdata[11] <= sdram_new_sdram_controller_0:new_sdram_controller_0.za_data
avalon_sdram_readdata[12] <= sdram_new_sdram_controller_0:new_sdram_controller_0.za_data
avalon_sdram_readdata[13] <= sdram_new_sdram_controller_0:new_sdram_controller_0.za_data
avalon_sdram_readdata[14] <= sdram_new_sdram_controller_0:new_sdram_controller_0.za_data
avalon_sdram_readdata[15] <= sdram_new_sdram_controller_0:new_sdram_controller_0.za_data
avalon_sdram_readdatavalid <= sdram_new_sdram_controller_0:new_sdram_controller_0.za_valid
avalon_sdram_waitrequest <= sdram_new_sdram_controller_0:new_sdram_controller_0.za_waitrequest
clk_clk => clk_clk.IN1
reset_reset_n => ~NO_FANOUT~
sdram_addr[0] <= sdram_new_sdram_controller_0:new_sdram_controller_0.zs_addr
sdram_addr[1] <= sdram_new_sdram_controller_0:new_sdram_controller_0.zs_addr
sdram_addr[2] <= sdram_new_sdram_controller_0:new_sdram_controller_0.zs_addr
sdram_addr[3] <= sdram_new_sdram_controller_0:new_sdram_controller_0.zs_addr
sdram_addr[4] <= sdram_new_sdram_controller_0:new_sdram_controller_0.zs_addr
sdram_addr[5] <= sdram_new_sdram_controller_0:new_sdram_controller_0.zs_addr
sdram_addr[6] <= sdram_new_sdram_controller_0:new_sdram_controller_0.zs_addr
sdram_addr[7] <= sdram_new_sdram_controller_0:new_sdram_controller_0.zs_addr
sdram_addr[8] <= sdram_new_sdram_controller_0:new_sdram_controller_0.zs_addr
sdram_addr[9] <= sdram_new_sdram_controller_0:new_sdram_controller_0.zs_addr
sdram_addr[10] <= sdram_new_sdram_controller_0:new_sdram_controller_0.zs_addr
sdram_addr[11] <= sdram_new_sdram_controller_0:new_sdram_controller_0.zs_addr
sdram_addr[12] <= sdram_new_sdram_controller_0:new_sdram_controller_0.zs_addr
sdram_ba[0] <= sdram_new_sdram_controller_0:new_sdram_controller_0.zs_ba
sdram_ba[1] <= sdram_new_sdram_controller_0:new_sdram_controller_0.zs_ba
sdram_cas_n <= sdram_new_sdram_controller_0:new_sdram_controller_0.zs_cas_n
sdram_cke <= sdram_new_sdram_controller_0:new_sdram_controller_0.zs_cke
sdram_cs_n <= sdram_new_sdram_controller_0:new_sdram_controller_0.zs_cs_n
sdram_dq[0] <> sdram_new_sdram_controller_0:new_sdram_controller_0.zs_dq
sdram_dq[1] <> sdram_new_sdram_controller_0:new_sdram_controller_0.zs_dq
sdram_dq[2] <> sdram_new_sdram_controller_0:new_sdram_controller_0.zs_dq
sdram_dq[3] <> sdram_new_sdram_controller_0:new_sdram_controller_0.zs_dq
sdram_dq[4] <> sdram_new_sdram_controller_0:new_sdram_controller_0.zs_dq
sdram_dq[5] <> sdram_new_sdram_controller_0:new_sdram_controller_0.zs_dq
sdram_dq[6] <> sdram_new_sdram_controller_0:new_sdram_controller_0.zs_dq
sdram_dq[7] <> sdram_new_sdram_controller_0:new_sdram_controller_0.zs_dq
sdram_dq[8] <> sdram_new_sdram_controller_0:new_sdram_controller_0.zs_dq
sdram_dq[9] <> sdram_new_sdram_controller_0:new_sdram_controller_0.zs_dq
sdram_dq[10] <> sdram_new_sdram_controller_0:new_sdram_controller_0.zs_dq
sdram_dq[11] <> sdram_new_sdram_controller_0:new_sdram_controller_0.zs_dq
sdram_dq[12] <> sdram_new_sdram_controller_0:new_sdram_controller_0.zs_dq
sdram_dq[13] <> sdram_new_sdram_controller_0:new_sdram_controller_0.zs_dq
sdram_dq[14] <> sdram_new_sdram_controller_0:new_sdram_controller_0.zs_dq
sdram_dq[15] <> sdram_new_sdram_controller_0:new_sdram_controller_0.zs_dq
sdram_dqm[0] <= sdram_new_sdram_controller_0:new_sdram_controller_0.zs_dqm
sdram_dqm[1] <= sdram_new_sdram_controller_0:new_sdram_controller_0.zs_dqm
sdram_ras_n <= sdram_new_sdram_controller_0:new_sdram_controller_0.zs_ras_n
sdram_we_n <= sdram_new_sdram_controller_0:new_sdram_controller_0.zs_we_n
sdram_rst_reset_n => sdram_rst_reset_n.IN1


|sdram_test|sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0
az_addr[0] => az_addr[0].IN1
az_addr[1] => az_addr[1].IN1
az_addr[2] => az_addr[2].IN1
az_addr[3] => az_addr[3].IN1
az_addr[4] => az_addr[4].IN1
az_addr[5] => az_addr[5].IN1
az_addr[6] => az_addr[6].IN1
az_addr[7] => az_addr[7].IN1
az_addr[8] => az_addr[8].IN1
az_addr[9] => az_addr[9].IN1
az_addr[10] => az_addr[10].IN1
az_addr[11] => az_addr[11].IN1
az_addr[12] => az_addr[12].IN1
az_addr[13] => az_addr[13].IN1
az_addr[14] => az_addr[14].IN1
az_addr[15] => az_addr[15].IN1
az_addr[16] => az_addr[16].IN1
az_addr[17] => az_addr[17].IN1
az_addr[18] => az_addr[18].IN1
az_addr[19] => az_addr[19].IN1
az_addr[20] => az_addr[20].IN1
az_addr[21] => az_addr[21].IN1
az_addr[22] => az_addr[22].IN1
az_addr[23] => az_addr[23].IN1
az_be_n[0] => comb.DATAA
az_be_n[1] => comb.DATAA
az_cs => ~NO_FANOUT~
az_data[0] => az_data[0].IN1
az_data[1] => az_data[1].IN1
az_data[2] => az_data[2].IN1
az_data[3] => az_data[3].IN1
az_data[4] => az_data[4].IN1
az_data[5] => az_data[5].IN1
az_data[6] => az_data[6].IN1
az_data[7] => az_data[7].IN1
az_data[8] => az_data[8].IN1
az_data[9] => az_data[9].IN1
az_data[10] => az_data[10].IN1
az_data[11] => az_data[11].IN1
az_data[12] => az_data[12].IN1
az_data[13] => az_data[13].IN1
az_data[14] => az_data[14].IN1
az_data[15] => az_data[15].IN1
az_rd_n => comb.IN0
az_wr_n => az_wr_n.IN1
clk => clk.IN1
reset_n => reset_n.IN1
za_data[0] <= za_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[1] <= za_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[2] <= za_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[3] <= za_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[4] <= za_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[5] <= za_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[6] <= za_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[7] <= za_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[8] <= za_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[9] <= za_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[10] <= za_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[11] <= za_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[12] <= za_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[13] <= za_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[14] <= za_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[15] <= za_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_valid <= za_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_waitrequest <= sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module.full
zs_addr[0] <= zs_addr[0].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[1] <= zs_addr[1].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[2] <= zs_addr[2].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[3] <= zs_addr[3].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[4] <= zs_addr[4].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[5] <= zs_addr[5].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[6] <= zs_addr[6].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[7] <= zs_addr[7].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[8] <= zs_addr[8].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[9] <= zs_addr[9].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[10] <= zs_addr[10].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[11] <= zs_addr[11].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[12] <= zs_addr[12].DB_MAX_OUTPUT_PORT_TYPE
zs_ba[0] <= zs_ba[0].DB_MAX_OUTPUT_PORT_TYPE
zs_ba[1] <= zs_ba[1].DB_MAX_OUTPUT_PORT_TYPE
zs_cas_n <= zs_cas_n.DB_MAX_OUTPUT_PORT_TYPE
zs_cke <= <VCC>
zs_cs_n <= zs_cs_n.DB_MAX_OUTPUT_PORT_TYPE
zs_dq[0] <> zs_dq[0]
zs_dq[1] <> zs_dq[1]
zs_dq[2] <> zs_dq[2]
zs_dq[3] <> zs_dq[3]
zs_dq[4] <> zs_dq[4]
zs_dq[5] <> zs_dq[5]
zs_dq[6] <> zs_dq[6]
zs_dq[7] <> zs_dq[7]
zs_dq[8] <> zs_dq[8]
zs_dq[9] <> zs_dq[9]
zs_dq[10] <> zs_dq[10]
zs_dq[11] <> zs_dq[11]
zs_dq[12] <> zs_dq[12]
zs_dq[13] <> zs_dq[13]
zs_dq[14] <> zs_dq[14]
zs_dq[15] <> zs_dq[15]
zs_dqm[0] <= zs_dqm[0].DB_MAX_OUTPUT_PORT_TYPE
zs_dqm[1] <= zs_dqm[1].DB_MAX_OUTPUT_PORT_TYPE
zs_ras_n <= zs_ras_n.DB_MAX_OUTPUT_PORT_TYPE
zs_we_n <= zs_we_n.DB_MAX_OUTPUT_PORT_TYPE


|sdram_test|sdram:sdram_u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module
clk => entry_0[0].CLK
clk => entry_0[1].CLK
clk => entry_0[2].CLK
clk => entry_0[3].CLK
clk => entry_0[4].CLK
clk => entry_0[5].CLK
clk => entry_0[6].CLK
clk => entry_0[7].CLK
clk => entry_0[8].CLK
clk => entry_0[9].CLK
clk => entry_0[10].CLK
clk => entry_0[11].CLK
clk => entry_0[12].CLK
clk => entry_0[13].CLK
clk => entry_0[14].CLK
clk => entry_0[15].CLK
clk => entry_0[16].CLK
clk => entry_0[17].CLK
clk => entry_0[18].CLK
clk => entry_0[19].CLK
clk => entry_0[20].CLK
clk => entry_0[21].CLK
clk => entry_0[22].CLK
clk => entry_0[23].CLK
clk => entry_0[24].CLK
clk => entry_0[25].CLK
clk => entry_0[26].CLK
clk => entry_0[27].CLK
clk => entry_0[28].CLK
clk => entry_0[29].CLK
clk => entry_0[30].CLK
clk => entry_0[31].CLK
clk => entry_0[32].CLK
clk => entry_0[33].CLK
clk => entry_0[34].CLK
clk => entry_0[35].CLK
clk => entry_0[36].CLK
clk => entry_0[37].CLK
clk => entry_0[38].CLK
clk => entry_0[39].CLK
clk => entry_0[40].CLK
clk => entry_0[41].CLK
clk => entry_0[42].CLK
clk => entry_1[0].CLK
clk => entry_1[1].CLK
clk => entry_1[2].CLK
clk => entry_1[3].CLK
clk => entry_1[4].CLK
clk => entry_1[5].CLK
clk => entry_1[6].CLK
clk => entry_1[7].CLK
clk => entry_1[8].CLK
clk => entry_1[9].CLK
clk => entry_1[10].CLK
clk => entry_1[11].CLK
clk => entry_1[12].CLK
clk => entry_1[13].CLK
clk => entry_1[14].CLK
clk => entry_1[15].CLK
clk => entry_1[16].CLK
clk => entry_1[17].CLK
clk => entry_1[18].CLK
clk => entry_1[19].CLK
clk => entry_1[20].CLK
clk => entry_1[21].CLK
clk => entry_1[22].CLK
clk => entry_1[23].CLK
clk => entry_1[24].CLK
clk => entry_1[25].CLK
clk => entry_1[26].CLK
clk => entry_1[27].CLK
clk => entry_1[28].CLK
clk => entry_1[29].CLK
clk => entry_1[30].CLK
clk => entry_1[31].CLK
clk => entry_1[32].CLK
clk => entry_1[33].CLK
clk => entry_1[34].CLK
clk => entry_1[35].CLK
clk => entry_1[36].CLK
clk => entry_1[37].CLK
clk => entry_1[38].CLK
clk => entry_1[39].CLK
clk => entry_1[40].CLK
clk => entry_1[41].CLK
clk => entry_1[42].CLK
clk => entries[0].CLK
clk => entries[1].CLK
clk => rd_address.CLK
clk => wr_address.CLK
rd => Mux0.IN2
rd => Mux1.IN4
rd => Mux2.IN4
rd => Mux3.IN4
reset_n => entries[0].ACLR
reset_n => entries[1].ACLR
reset_n => rd_address.ACLR
reset_n => wr_address.ACLR
wr => Mux0.IN3
wr => Mux1.IN5
wr => Mux2.IN5
wr => Mux3.IN5
wr => always2.IN1
wr_data[0] => entry_1.DATAB
wr_data[0] => entry_0.DATAA
wr_data[1] => entry_1.DATAB
wr_data[1] => entry_0.DATAA
wr_data[2] => entry_1.DATAB
wr_data[2] => entry_0.DATAA
wr_data[3] => entry_1.DATAB
wr_data[3] => entry_0.DATAA
wr_data[4] => entry_1.DATAB
wr_data[4] => entry_0.DATAA
wr_data[5] => entry_1.DATAB
wr_data[5] => entry_0.DATAA
wr_data[6] => entry_1.DATAB
wr_data[6] => entry_0.DATAA
wr_data[7] => entry_1.DATAB
wr_data[7] => entry_0.DATAA
wr_data[8] => entry_1.DATAB
wr_data[8] => entry_0.DATAA
wr_data[9] => entry_1.DATAB
wr_data[9] => entry_0.DATAA
wr_data[10] => entry_1.DATAB
wr_data[10] => entry_0.DATAA
wr_data[11] => entry_1.DATAB
wr_data[11] => entry_0.DATAA
wr_data[12] => entry_1.DATAB
wr_data[12] => entry_0.DATAA
wr_data[13] => entry_1.DATAB
wr_data[13] => entry_0.DATAA
wr_data[14] => entry_1.DATAB
wr_data[14] => entry_0.DATAA
wr_data[15] => entry_1.DATAB
wr_data[15] => entry_0.DATAA
wr_data[16] => entry_1.DATAB
wr_data[16] => entry_0.DATAA
wr_data[17] => entry_1.DATAB
wr_data[17] => entry_0.DATAA
wr_data[18] => entry_1.DATAB
wr_data[18] => entry_0.DATAA
wr_data[19] => entry_1.DATAB
wr_data[19] => entry_0.DATAA
wr_data[20] => entry_1.DATAB
wr_data[20] => entry_0.DATAA
wr_data[21] => entry_1.DATAB
wr_data[21] => entry_0.DATAA
wr_data[22] => entry_1.DATAB
wr_data[22] => entry_0.DATAA
wr_data[23] => entry_1.DATAB
wr_data[23] => entry_0.DATAA
wr_data[24] => entry_1.DATAB
wr_data[24] => entry_0.DATAA
wr_data[25] => entry_1.DATAB
wr_data[25] => entry_0.DATAA
wr_data[26] => entry_1.DATAB
wr_data[26] => entry_0.DATAA
wr_data[27] => entry_1.DATAB
wr_data[27] => entry_0.DATAA
wr_data[28] => entry_1.DATAB
wr_data[28] => entry_0.DATAA
wr_data[29] => entry_1.DATAB
wr_data[29] => entry_0.DATAA
wr_data[30] => entry_1.DATAB
wr_data[30] => entry_0.DATAA
wr_data[31] => entry_1.DATAB
wr_data[31] => entry_0.DATAA
wr_data[32] => entry_1.DATAB
wr_data[32] => entry_0.DATAA
wr_data[33] => entry_1.DATAB
wr_data[33] => entry_0.DATAA
wr_data[34] => entry_1.DATAB
wr_data[34] => entry_0.DATAA
wr_data[35] => entry_1.DATAB
wr_data[35] => entry_0.DATAA
wr_data[36] => entry_1.DATAB
wr_data[36] => entry_0.DATAA
wr_data[37] => entry_1.DATAB
wr_data[37] => entry_0.DATAA
wr_data[38] => entry_1.DATAB
wr_data[38] => entry_0.DATAA
wr_data[39] => entry_1.DATAB
wr_data[39] => entry_0.DATAA
wr_data[40] => entry_1.DATAB
wr_data[40] => entry_0.DATAA
wr_data[41] => entry_1.DATAB
wr_data[41] => entry_0.DATAA
wr_data[42] => entry_1.DATAB
wr_data[42] => entry_0.DATAA
almost_empty <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
empty <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
full <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[0] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[1] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[2] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[3] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[4] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[5] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[6] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[7] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[8] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[9] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[10] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[11] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[12] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[13] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[14] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[15] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[16] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[17] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[18] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[19] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[20] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[21] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[22] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[23] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[24] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[25] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[26] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[27] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[28] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[29] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[30] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[31] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[32] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[33] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[34] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[35] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[36] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[37] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[38] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[39] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[40] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[41] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[42] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE


