// Seed: 1748533712
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign (pull1, strong0) id_1 = id_2;
  assign id_1 = id_1;
  assign id_3 = id_1;
  assign id_3 = id_1;
  logic id_5;
  ;
  wire id_6;
  ;
endmodule : SymbolIdentifier
module module_1 #(
    parameter id_1 = 32'd33,
    parameter id_7 = 32'd85
) (
    input supply0 id_0,
    input wor _id_1,
    output tri0 id_2,
    output supply0 id_3,
    output logic id_4
);
  tri1 [1 : ""] id_6 = id_0 - 1, _id_7 = -1;
  supply0 [id_7 : id_1] id_8 = id_8, id_9 = -1;
  wire id_10 = id_1;
  logic id_11;
  module_0 modCall_1 (
      id_8,
      id_10,
      id_10,
      id_9
  );
  struct packed {
    logic id_12;
    logic id_13;
  } id_14 = id_10;
  assign id_8 = id_14;
  always id_4 <= !id_1;
endmodule
