Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Tue May  9 23:23:13 2023
| Host         : yinchian-ASUS-TUF-Gaming-A15-FA506II-FA506II running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_control_sets -verbose -file top_module_wrapper_control_sets_placed.rpt
| Design       : top_module_wrapper
| Device       : xc7z020
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   452 |
|    Minimum number of control sets                        |   452 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  2124 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   452 |
| >= 0 to < 4        |    11 |
| >= 4 to < 6        |    40 |
| >= 6 to < 8        |    13 |
| >= 8 to < 10       |    38 |
| >= 10 to < 12      |    12 |
| >= 12 to < 14      |    16 |
| >= 14 to < 16      |    12 |
| >= 16              |   310 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             372 |          117 |
| No           | No                    | Yes                    |            5841 |         2308 |
| No           | Yes                   | No                     |             400 |          139 |
| Yes          | No                    | No                     |             973 |          210 |
| Yes          | No                    | Yes                    |           22794 |         7225 |
| Yes          | Yes                   | No                     |            2152 |          592 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                    Clock Signal                   |                                                                                                                           Enable Signal                                                                                                                           |                                                                                                                                 Set/Reset Signal                                                                                                                                | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                           | top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                                                                         |                1 |              1 |         1.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                             |                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                 |                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                    |                1 |              1 |         1.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                             |                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                        |                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/USE_SRL_FIFO.sig_wr_fifo                                                    |                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                     |                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                     |                1 |              3 |         3.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                               |                1 |              3 |         3.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                       |                1 |              3 |         3.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                               |                3 |              4 |         1.33 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_awready_0[0]                                                                                                       | top_module_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                       |                2 |              4 |         2.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                           |                3 |              4 |         1.33 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_control_unit/axis_clear_buf_reg_2[0]                                                                                                                                                                                                    | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                1 |              4 |         4.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_control_unit/axis_clear_buf_reg_0[0]                                                                                                                                                                                                    | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                1 |              4 |         4.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                  | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/SR[0]                                                                                                               |                1 |              4 |         4.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                          | top_module_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                            | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |                2 |              4 |         2.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                  | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_cmd_cmplt_reg_i_1_n_0                                                                                                                                                   |                2 |              4 |         2.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[3]_i_1_n_0                                                                                                            | top_module_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[3]_i_1__0_n_0                                                                                                        | top_module_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                               | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |                1 |              4 |         4.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                       | top_module_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                1 |              4 |         4.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                                                                               | top_module_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                               | top_module_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                          | top_module_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | top_module_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                           | top_module_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |         2.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                        | top_module_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                          |                1 |              4 |         4.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | top_module_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/p_0_in                                                                                                                                                                 |                2 |              4 |         2.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_data_path/u_pool_out_data_package/transfer_cnt0                                                                                                                                                                                         | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                1 |              4 |         4.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                         | top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                                                         |                2 |              4 |         2.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | top_module_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/p_1_in                                                                                                                                                                 |                2 |              4 |         2.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                       | top_module_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                1 |              4 |         4.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                       | top_module_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                1 |              5 |         5.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                         |                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                         | top_module_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                1 |              5 |         5.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                          | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |                1 |              5 |         5.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                     |                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/r_pipe10_last_reg[0]                                                                                                                                                                                                      | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                2 |              5 |         2.50 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                | top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |         2.50 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                        |                2 |              5 |         2.50 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                 | top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |         2.50 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |                2 |              5 |         2.50 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                  | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_interr_reg_i_1_n_0                                                                                                                                                   |                2 |              5 |         2.50 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                          |                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                            | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |                2 |              5 |         2.50 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_control_unit/axis_clear_buf_reg_1[0]                                                                                                                                                                                                    | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                2 |              5 |         2.50 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                              |                                                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                      | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[13]_i_1_n_0                                                                                                                                           |                2 |              6 |         3.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                     | top_module_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/empty_fwft_i_reg[0]                                                                                         | top_module_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                     | top_module_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/m_axi_wready_0[0]                                                                                                                                  | top_module_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_15_in                                                                                                     | top_module_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                2 |              7 |         3.50 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                   | top_module_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              7 |         3.50 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_0[0]                                                                                         | top_module_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              7 |         3.50 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/mm2s_all_idle                                                                                                                    | top_module_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                                             |                1 |              7 |         7.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | top_module_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                2 |              7 |         3.50 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s2mm_all_idle                                                                                                                    | top_module_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                                             |                1 |              7 |         7.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                  | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_clr_dbc_reg_reg[0]                                                                                              |                2 |              7 |         3.50 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                      | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |                2 |              7 |         3.50 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                                              | top_module_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12][0]                                                                                                                                                                         |                1 |              8 |         8.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[0]_0[0]                                                                                                                                               | top_module_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SS[0]                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_control_unit/E[0]                                                                                                                                                                                                                       | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                2 |              8 |         4.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/slv_reg0[23]_i_1_n_0                                                                                                                                                                                                      | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                4 |              8 |         2.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                      | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                1 |              8 |         8.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/slv_reg0[7]_i_2_n_0                                                                                                                                                                                                       | top_module_i/top_0/inst/u_AXI_interface/slv_reg0[7]_i_1_n_0                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/slv_reg2[15]_i_1_n_0                                                                                                                                                                                                      | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                1 |              8 |         8.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                     | top_module_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/slv_reg2[31]_i_1_n_0                                                                                                                                                                                                      | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                2 |              8 |         4.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/slv_reg2[23]_i_1_n_0                                                                                                                                                                                                      | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                1 |              8 |         8.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/slv_reg1[15]_i_1_n_0                                                                                                                                                                                                      | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                1 |              8 |         8.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/slv_reg1[31]_i_1_n_0                                                                                                                                                                                                      | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                1 |              8 |         8.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/slv_reg1[23]_i_1_n_0                                                                                                                                                                                                      | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                2 |              8 |         4.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                      | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                                            |                2 |              8 |         4.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0            | top_module_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0            | top_module_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              8 |         4.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0            | top_module_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              8 |         4.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0            | top_module_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0            | top_module_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                4 |              8 |         2.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0            | top_module_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0             | top_module_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                           | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                           | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |                3 |              8 |         2.67 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_0            | top_module_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              8 |         4.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                             |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                  |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                          | top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                    |                3 |              8 |         2.67 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                  | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                      |                3 |              9 |         3.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo              |                                                                                                                                                                                                                                                                                 |                2 |              9 |         4.50 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_control_unit/ofmaps_width_cnt                                                                                                                                                                                                           | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                3 |              9 |         3.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_control_unit/ofmaps_hegiht_cnt                                                                                                                                                                                                          | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                3 |              9 |         3.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                4 |              9 |         2.25 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                        | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                      |                2 |              9 |         4.50 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                  |                                                                                                                                                                                                                                                                                 |                2 |              9 |         4.50 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                   |                                                                                                                                                                                                                                                                                 |                3 |              9 |         3.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                             | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                     |                2 |              9 |         4.50 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                                 | top_module_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                3 |              9 |         3.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                        | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                      |                3 |              9 |         3.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                     | top_module_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]         | top_module_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                      |                5 |             10 |         2.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                  | top_module_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]    | top_module_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]             | top_module_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_inhibit_rdy_n_reg                                                     |                                                                                                                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                             | top_module_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                           | top_module_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                    |                3 |             10 |         3.33 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                3 |             10 |         3.33 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | top_module_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |                2 |             11 |         5.50 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/slv_reg0[15]_i_1_n_0                                                                                                                                                                                                      | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                3 |             11 |         3.67 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                4 |             12 |         3.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                   | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |                3 |             12 |         4.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                  |                                                                                                                                                                                                                                                                                 |                3 |             12 |         4.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                        |                                                                                                                                                                                                                                                                                 |                3 |             12 |         4.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                        |                                                                                                                                                                                                                                                                                 |                3 |             12 |         4.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | top_module_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             12 |         6.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | top_module_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             12 |         4.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_control_unit/filter_cnt                                                                                                                                                                                                                 | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                3 |             12 |         4.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_control_unit/write_state_reg[1]                                                                                                                                                                                                         | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                3 |             12 |         4.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | top_module_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             12 |         4.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                4 |             13 |         3.25 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |                3 |             13 |         4.33 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                                              | top_module_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                       |                5 |             13 |         2.60 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | top_module_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                            |                4 |             13 |         3.25 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                    |                4 |             13 |         3.25 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[0]_0[0]                                                                                                                                               | top_module_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                       |                4 |             13 |         3.25 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                              | top_module_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                       |                3 |             14 |         4.67 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                          | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                        |                5 |             14 |         2.80 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_dqual_reg                                             | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0                                                           |                3 |             14 |         4.67 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[13]_i_1_n_0                                                                                                                      | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |                4 |             14 |         3.50 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                    | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                        |                4 |             14 |         3.50 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                 | top_module_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                       |                3 |             14 |         4.67 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | top_module_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                       |                3 |             14 |         4.67 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                3 |             14 |         4.67 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                3 |             14 |         4.67 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                5 |             15 |         3.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                4 |             15 |         3.75 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                      | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |                3 |             15 |         5.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                        |                                                                                                                                                                                                                                                                                 |                2 |             16 |         8.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                            | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |                4 |             16 |         4.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                         | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |                4 |             16 |         4.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                  |                                                                                                                                                                                                                                                                                 |                2 |             16 |         8.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                            | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |                4 |             16 |         4.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                                                         |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                              |                                                                                                                                                                                                                                                                                 |                3 |             17 |         5.67 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_to_wsc_reg                                        |                                                                                                                                                                                                                                                                                 |                3 |             17 |         5.67 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                      | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                        |                4 |             19 |         4.75 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                                                     | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |                3 |             19 |         6.33 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                 |                                                                                                                                                                                                                                                                                 |                6 |             21 |         3.50 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]_0                     | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0                                                                                                                              |                3 |             21 |         7.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                         |                                                                                                                                                                                                                                                                                 |                8 |             21 |         2.62 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                   | top_module_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                7 |             22 |         3.14 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                               |                                                                                                                                                                                                                                                                                 |                6 |             22 |         3.67 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                 | top_module_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                7 |             23 |         3.29 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | top_module_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |               12 |             24 |         2.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | top_module_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               12 |             24 |         2.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                           |                                                                                                                                                                                                                                                                                 |                8 |             24 |         3.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_4825                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |               10 |             25 |         2.50 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_4850                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                9 |             25 |         2.78 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_4925                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                7 |             25 |         3.57 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_4875                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                7 |             25 |         3.57 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_4900                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                8 |             25 |         3.12 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_4725                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                8 |             25 |         3.12 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_4800                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                8 |             25 |         3.12 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_4775                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                8 |             25 |         3.12 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_4750                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                7 |             25 |         3.57 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_475                                                                                                                                                                                                         | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                8 |             25 |         3.12 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_4275                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                8 |             25 |         3.12 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_4950                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                7 |             25 |         3.57 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_4975                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |               10 |             25 |         2.50 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_50                                                                                                                                                                                                          | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                9 |             25 |         2.78 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_500                                                                                                                                                                                                         | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                7 |             25 |         3.57 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_5000                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                7 |             25 |         3.57 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_5025                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                9 |             25 |         2.78 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_5050                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                8 |             25 |         3.12 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_5075                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                8 |             25 |         3.12 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_5100                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |               10 |             25 |         2.50 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_5125                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |               12 |             25 |         2.08 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_5150                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                9 |             25 |         2.78 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_4450                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |               10 |             25 |         2.50 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_4225                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                8 |             25 |         3.12 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_425                                                                                                                                                                                                         | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                9 |             25 |         2.78 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_4250                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                9 |             25 |         2.78 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_5550                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                9 |             25 |         2.78 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_4300                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                8 |             25 |         3.12 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_4325                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                7 |             25 |         3.57 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_4350                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                8 |             25 |         3.12 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_4375                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                9 |             25 |         2.78 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_4400                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                8 |             25 |         3.12 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_4425                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                8 |             25 |         3.12 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_4700                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                9 |             25 |         2.78 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_4475                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |               10 |             25 |         2.50 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_450                                                                                                                                                                                                         | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                7 |             25 |         3.57 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_4500                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                9 |             25 |         2.78 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_4525                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                7 |             25 |         3.57 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_4550                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                8 |             25 |         3.12 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_4575                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                9 |             25 |         2.78 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_4600                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |               10 |             25 |         2.50 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_4625                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |               10 |             25 |         2.50 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_4650                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                8 |             25 |         3.12 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_4675                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |               11 |             25 |         2.27 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_775                                                                                                                                                                                                         | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                8 |             25 |         3.12 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_5675                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                8 |             25 |         3.12 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_575                                                                                                                                                                                                         | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                8 |             25 |         3.12 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_600                                                                                                                                                                                                         | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                7 |             25 |         3.57 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_625                                                                                                                                                                                                         | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |               10 |             25 |         2.50 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_650                                                                                                                                                                                                         | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                9 |             25 |         2.78 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_675                                                                                                                                                                                                         | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                8 |             25 |         3.12 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_700                                                                                                                                                                                                         | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                8 |             25 |         3.12 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_725                                                                                                                                                                                                         | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |               10 |             25 |         2.50 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_75                                                                                                                                                                                                          | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                8 |             25 |         3.12 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_750                                                                                                                                                                                                         | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                8 |             25 |         3.12 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_5650                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                9 |             25 |         2.78 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_800                                                                                                                                                                                                         | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                7 |             25 |         3.57 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_825                                                                                                                                                                                                         | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                8 |             25 |         3.12 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_850                                                                                                                                                                                                         | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |               11 |             25 |         2.27 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_875                                                                                                                                                                                                         | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                7 |             25 |         3.57 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_900                                                                                                                                                                                                         | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                7 |             25 |         3.57 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_925                                                                                                                                                                                                         | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                7 |             25 |         3.57 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_950                                                                                                                                                                                                         | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                7 |             25 |         3.57 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_975                                                                                                                                                                                                         | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |               10 |             25 |         2.50 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                    | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |                7 |             25 |         3.57 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | top_module_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                    |                6 |             25 |         4.17 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_5425                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                9 |             25 |         2.78 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_5200                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                9 |             25 |         2.78 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_5225                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                9 |             25 |         2.78 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_525                                                                                                                                                                                                         | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                8 |             25 |         3.12 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_5250                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                7 |             25 |         3.57 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_5275                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                9 |             25 |         2.78 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_5300                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |               11 |             25 |         2.27 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_5325                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |               10 |             25 |         2.50 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_5350                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |               11 |             25 |         2.27 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_5375                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |               10 |             25 |         2.50 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_5400                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |               11 |             25 |         2.27 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_5175                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                9 |             25 |         2.78 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_5450                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                9 |             25 |         2.78 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_5475                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                7 |             25 |         3.57 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_550                                                                                                                                                                                                         | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |               10 |             25 |         2.50 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_5500                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                7 |             25 |         3.57 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_5525                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                9 |             25 |         2.78 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_1025                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                9 |             25 |         2.78 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_5575                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                8 |             25 |         3.12 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_5600                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                8 |             25 |         3.12 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_5625                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                8 |             25 |         3.12 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_1975                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                7 |             25 |         3.57 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_1075                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                7 |             25 |         3.57 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_1050                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                7 |             25 |         3.57 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00                                                                                                                                                                                                             | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                9 |             25 |         2.78 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_0                                                                                                                                                                                                           | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                7 |             25 |         3.57 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_100                                                                                                                                                                                                         | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                8 |             25 |         3.12 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_1750                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                9 |             25 |         2.78 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_1775                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                9 |             25 |         2.78 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_1800                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |               10 |             25 |         2.50 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_1825                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                8 |             25 |         3.12 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_1850                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                8 |             25 |         3.12 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_1875                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                8 |             25 |         3.12 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_1900                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                9 |             25 |         2.78 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_1925                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                8 |             25 |         3.12 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_1950                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                8 |             25 |         3.12 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_1100                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                8 |             25 |         3.12 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_200                                                                                                                                                                                                         | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                8 |             25 |         3.12 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_2000                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                8 |             25 |         3.12 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_2025                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                8 |             25 |         3.12 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_2075                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                8 |             25 |         3.12 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_1000                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                9 |             25 |         2.78 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_2100                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                7 |             25 |         3.57 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_2125                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                8 |             25 |         3.12 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_2150                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                8 |             25 |         3.12 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_2175                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                9 |             25 |         2.78 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_2200                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                8 |             25 |         3.12 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_2225                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                8 |             25 |         3.12 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_225                                                                                                                                                                                                         | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                9 |             25 |         2.78 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_2250                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                8 |             25 |         3.12 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_2275                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                9 |             25 |         2.78 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_1250                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                7 |             25 |         3.57 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_1425                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                9 |             25 |         2.78 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_1400                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                7 |             25 |         3.57 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_1450                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                9 |             25 |         2.78 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_1475                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                8 |             25 |         3.12 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_150                                                                                                                                                                                                         | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                9 |             25 |         2.78 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_1375                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                8 |             25 |         3.12 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_1350                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                8 |             25 |         3.12 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_1325                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                8 |             25 |         3.12 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_1500                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                7 |             25 |         3.57 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_1300                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                8 |             25 |         3.12 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_1525                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                9 |             25 |         2.78 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_1275                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                8 |             25 |         3.12 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_1550                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                7 |             25 |         3.57 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_1575                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                8 |             25 |         3.12 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_2050                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                8 |             25 |         3.12 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_1600                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                9 |             25 |         2.78 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_1625                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                7 |             25 |         3.57 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_1650                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                9 |             25 |         2.78 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_125                                                                                                                                                                                                         | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                8 |             25 |         3.12 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_1225                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                9 |             25 |         2.78 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_1200                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                7 |             25 |         3.57 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_4200                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                9 |             25 |         2.78 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_1675                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                9 |             25 |         2.78 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_1700                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |               10 |             25 |         2.50 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_1725                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                8 |             25 |         3.12 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_1175                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                8 |             25 |         3.12 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_175                                                                                                                                                                                                         | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                7 |             25 |         3.57 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_1150                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                8 |             25 |         3.12 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_1125                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                8 |             25 |         3.12 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_3850                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                7 |             25 |         3.57 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_3500                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                9 |             25 |         2.78 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_3525                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                8 |             25 |         3.12 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_3550                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                9 |             25 |         2.78 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_3575                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                9 |             25 |         2.78 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_3600                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                8 |             25 |         3.12 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_3625                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                9 |             25 |         2.78 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_3650                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                8 |             25 |         3.12 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_3675                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                8 |             25 |         3.12 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_2300                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                7 |             25 |         3.57 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_3725                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                8 |             25 |         3.12 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_375                                                                                                                                                                                                         | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                8 |             25 |         3.12 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_3750                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |               10 |             25 |         2.50 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_3775                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                9 |             25 |         2.78 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_3800                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                7 |             25 |         3.57 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_3825                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |               10 |             25 |         2.50 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_3700                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                9 |             25 |         2.78 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_3875                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                8 |             25 |         3.12 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_3900                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                8 |             25 |         3.12 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_3925                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                8 |             25 |         3.12 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_3950                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                7 |             25 |         3.57 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_3975                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                6 |             25 |         4.17 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_400                                                                                                                                                                                                         | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                7 |             25 |         3.57 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_4000                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                8 |             25 |         3.12 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_4025                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                8 |             25 |         3.12 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_4050                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                7 |             25 |         3.57 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_4075                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                7 |             25 |         3.57 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_4100                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                9 |             25 |         2.78 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_4125                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                7 |             25 |         3.57 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_4150                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                7 |             25 |         3.57 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_4175                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                7 |             25 |         3.57 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_350                                                                                                                                                                                                         | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                7 |             25 |         3.57 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_3225                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                9 |             25 |         2.78 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_3200                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                8 |             25 |         3.12 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_3175                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                9 |             25 |         2.78 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_3150                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                8 |             25 |         3.12 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_300                                                                                                                                                                                                         | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                7 |             25 |         3.57 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_275                                                                                                                                                                                                         | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                8 |             25 |         3.12 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_2500                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                7 |             25 |         3.57 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_250                                                                                                                                                                                                         | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |               10 |             25 |         2.50 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_25                                                                                                                                                                                                          | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                7 |             25 |         3.57 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_2475                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                8 |             25 |         3.12 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_2450                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                9 |             25 |         2.78 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_2425                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                8 |             25 |         3.12 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_2400                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                9 |             25 |         2.78 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_2375                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |               10 |             25 |         2.50 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_2350                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                8 |             25 |         3.12 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_2325                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                8 |             25 |         3.12 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_325                                                                                                                                                                                                         | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                7 |             25 |         3.57 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_3250                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |               10 |             25 |         2.50 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_3475                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                8 |             25 |         3.12 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_3275                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                7 |             25 |         3.57 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_3450                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                9 |             25 |         2.78 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_3300                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                8 |             25 |         3.12 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_3325                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                9 |             25 |         2.78 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_3350                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                9 |             25 |         2.78 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_3375                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                9 |             25 |         2.78 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_3400                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                8 |             25 |         3.12 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_3425                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                9 |             25 |         2.78 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | top_module_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |               12 |             28 |         2.33 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                      | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INDET_BTT.lsig_absorb2tlast_reg                                                                    |                5 |             28 |         5.60 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | top_module_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                            |                6 |             29 |         4.83 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_data_path/u_axis_fifo_my/fifo[15][29]_i_1_n_0                                                                                                                                                                                           | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                7 |             30 |         4.29 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                        | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |                9 |             30 |         3.33 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                     | top_module_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |                9 |             30 |         3.33 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                    | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                     |                5 |             30 |         6.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_data_path/u_axis_fifo_my/fifo                                                                                                                                                                                                           | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                8 |             30 |         3.75 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_data_path/u_axis_fifo_my/fifo[10][29]_i_1_n_0                                                                                                                                                                                           | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |               11 |             30 |         2.73 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_data_path/u_axis_fifo_my/fifo[11][29]_i_1_n_0                                                                                                                                                                                           | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                8 |             30 |         3.75 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_data_path/u_axis_fifo_my/fifo[12][29]_i_1_n_0                                                                                                                                                                                           | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                7 |             30 |         4.29 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                                                |               10 |             30 |         3.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_data_path/u_axis_fifo_my/fifo[13][29]_i_1_n_0                                                                                                                                                                                           | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |               10 |             30 |         3.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_data_path/u_axis_fifo_my/fifo[14][29]_i_1_n_0                                                                                                                                                                                           | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                7 |             30 |         4.29 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_data_path/u_axis_fifo_my/fifo[1][29]_i_1_n_0                                                                                                                                                                                            | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                9 |             30 |         3.33 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_data_path/u_axis_fifo_my/fifo[2][29]_i_1_n_0                                                                                                                                                                                            | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                7 |             30 |         4.29 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_data_path/u_axis_fifo_my/fifo[3][29]_i_1_n_0                                                                                                                                                                                            | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                7 |             30 |         4.29 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_data_path/u_axis_fifo_my/fifo[4][29]_i_1_n_0                                                                                                                                                                                            | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                7 |             30 |         4.29 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_data_path/u_axis_fifo_my/fifo[5][29]_i_1_n_0                                                                                                                                                                                            | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                9 |             30 |         3.33 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_data_path/u_axis_fifo_my/fifo[6][29]_i_1_n_0                                                                                                                                                                                            | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |               12 |             30 |         2.50 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_data_path/u_axis_fifo_my/fifo[7][29]_i_1_n_0                                                                                                                                                                                            | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |               12 |             30 |         2.50 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_data_path/u_axis_fifo_my/fifo[8][29]_i_1_n_0                                                                                                                                                                                            | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |               18 |             30 |         1.67 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_data_path/u_axis_fifo_my/fifo[9][29]_i_1_n_0                                                                                                                                                                                            | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |               20 |             30 |         1.50 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                               | top_module_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                         |               12 |             32 |         2.67 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/slv_reg_rden__0                                                                                                                                                                                                           | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |               11 |             32 |         2.91 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_calc_error_reg_reg_0                                                                                                                                                 | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |                8 |             32 |         4.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                7 |             32 |         4.57 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                      |                                                                                                                                                                                                                                                                                 |                9 |             32 |         3.56 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[18]_0[0]                                                                                                                                              | top_module_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                       |                7 |             32 |         4.57 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0[0]                                                                                                                                               | top_module_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                       |                7 |             32 |         4.57 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                          |                                                                                                                                                                                                                                                                                 |                7 |             32 |         4.57 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                            |                                                                                                                                                                                                                                                                                 |               10 |             32 |         3.20 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_axis_master/fifo[0][32]_i_1_n_0                                                                                                                                                                                                         | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                6 |             33 |         5.50 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_axis_master/fifo[1][32]_i_1_n_0                                                                                                                                                                                                         | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                5 |             33 |         6.60 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |               11 |             33 |         3.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                        | top_module_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                8 |             33 |         4.12 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_axis_master/fifo[2][32]_i_1_n_0                                                                                                                                                                                                         | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                8 |             33 |         4.12 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_axis_master/fifo[3][32]_i_1_n_0                                                                                                                                                                                                         | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |                6 |             33 |         5.50 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_awready_0[0]                                                                                                       | top_module_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                9 |             33 |         3.67 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                     |               12 |             34 |         2.83 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_axis_master/fifo_read                                                                                                                                                                                                                   | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |               21 |             34 |         1.62 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                9 |             34 |         3.78 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                7 |             35 |         5.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/slv_reg1[7]_i_1_n_0                                                                                                                                                                                                       | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |               14 |             35 |         2.50 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                                      | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_input_cache_type_reg0                                                                                                                                                 |                9 |             35 |         3.89 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                          | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/SR[0]                                                                                                                                                                     |                8 |             36 |         4.50 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                     | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                                           |               10 |             37 |         3.70 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                               | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |                7 |             37 |         5.29 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                          |                                                                                                                                                                                                                                                                                 |                5 |             39 |         7.80 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                      |                                                                                                                                                                                                                                                                                 |                8 |             40 |         5.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_inhibit_rdy_n_reg                                                             |                                                                                                                                                                                                                                                                                 |                5 |             40 |         8.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                               | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                         |                8 |             41 |         5.12 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                           | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |                9 |             41 |         4.56 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                      |                                                                                                                                                                                                                                                                                 |               10 |             41 |         4.10 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                       | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |               13 |             41 |         3.15 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                             | top_module_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |               10 |             42 |         4.20 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                 | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                         |                6 |             42 |         7.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]_0                                            | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                                                      |                6 |             43 |         7.17 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                             | top_module_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                9 |             44 |         4.89 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                8 |             47 |         5.88 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                7 |             47 |         6.71 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1_n_0                                                                                        | top_module_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                            |                8 |             47 |         5.88 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1__0_n_0                                                                                     | top_module_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                            |               12 |             47 |         3.92 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                        | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                     |               12 |             48 |         4.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                                                                             | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |                8 |             48 |         6.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                        |                                                                                                                                                                                                                                                                                 |                8 |             52 |         6.50 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                8 |             52 |         6.50 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                8 |             52 |         6.50 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                    |                                                                                                                                                                                                                                                                                 |               10 |             52 |         5.20 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                     | top_module_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               15 |             63 |         4.20 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |               19 |             63 |         3.32 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                               | top_module_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               13 |             65 |         5.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                             |                                                                                                                                                                                                                                                                                 |               13 |             67 |         5.15 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                          |                                                                                                                                                                                                                                                                                 |               17 |             67 |         3.94 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                         |                                                                                                                                                                                                                                                                                 |               14 |             67 |         4.79 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/E[0]                                                                                                                                               |                                                                                                                                                                                                                                                                                 |               14 |             67 |         4.79 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/slv_reg2[7]_i_1_n_0                                                                                                                                                                                                       | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |               93 |            195 |         2.10 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |              118 |            375 |         3.18 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_6324                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |              215 |            650 |         3.02 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/weight_reg_00_3149                                                                                                                                                                                                        | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |              217 |            650 |         3.00 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_data_path/u_axis_preload_fifo/E[0]                                                                                                                                                                                                      | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |              416 |           1280 |         3.08 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_AXI_interface/E[0]                                                                                                                                                                                                                      | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |              790 |           1536 |         1.94 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                   | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |             2302 |           5811 |         2.52 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_control_unit/load_ifmaps                                                                                                                                                                                                                | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |             2058 |           6400 |         3.11 |
|  top_module_i/processing_system7_0/inst/FCLK_CLK0 | top_module_i/top_0/inst/u_control_unit/FSM_sequential_load_weight_state_reg[2]_0[0]                                                                                                                                                                               | top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG                                                                                                                                                                             |             1594 |           6400 |         4.02 |
+---------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


