
ZEGAR_PMIK.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000270c  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000044  080027cc  080027cc  000127cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002810  08002810  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08002810  08002810  00012810  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002818  08002818  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002818  08002818  00012818  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800281c  0800281c  0001281c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08002820  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000021c  20000070  08002890  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000028c  08002890  0002028c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
 13 .debug_info   00002e99  00000000  00000000  000200db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000e99  00000000  00000000  00022f74  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000003c8  00000000  00000000  00023e10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000002b1  00000000  00000000  000241d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00013aa2  00000000  00000000  00024489  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00004e77  00000000  00000000  00037f2b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00077e22  00000000  00000000  0003cda2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000015c4  00000000  00000000  000b4bc4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000082  00000000  00000000  000b6188  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000070 	.word	0x20000070
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080027b4 	.word	0x080027b4

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000074 	.word	0x20000074
 8000104:	080027b4 	.word	0x080027b4

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__udivsi3>:
 8000118:	2200      	movs	r2, #0
 800011a:	0843      	lsrs	r3, r0, #1
 800011c:	428b      	cmp	r3, r1
 800011e:	d374      	bcc.n	800020a <__udivsi3+0xf2>
 8000120:	0903      	lsrs	r3, r0, #4
 8000122:	428b      	cmp	r3, r1
 8000124:	d35f      	bcc.n	80001e6 <__udivsi3+0xce>
 8000126:	0a03      	lsrs	r3, r0, #8
 8000128:	428b      	cmp	r3, r1
 800012a:	d344      	bcc.n	80001b6 <__udivsi3+0x9e>
 800012c:	0b03      	lsrs	r3, r0, #12
 800012e:	428b      	cmp	r3, r1
 8000130:	d328      	bcc.n	8000184 <__udivsi3+0x6c>
 8000132:	0c03      	lsrs	r3, r0, #16
 8000134:	428b      	cmp	r3, r1
 8000136:	d30d      	bcc.n	8000154 <__udivsi3+0x3c>
 8000138:	22ff      	movs	r2, #255	; 0xff
 800013a:	0209      	lsls	r1, r1, #8
 800013c:	ba12      	rev	r2, r2
 800013e:	0c03      	lsrs	r3, r0, #16
 8000140:	428b      	cmp	r3, r1
 8000142:	d302      	bcc.n	800014a <__udivsi3+0x32>
 8000144:	1212      	asrs	r2, r2, #8
 8000146:	0209      	lsls	r1, r1, #8
 8000148:	d065      	beq.n	8000216 <__udivsi3+0xfe>
 800014a:	0b03      	lsrs	r3, r0, #12
 800014c:	428b      	cmp	r3, r1
 800014e:	d319      	bcc.n	8000184 <__udivsi3+0x6c>
 8000150:	e000      	b.n	8000154 <__udivsi3+0x3c>
 8000152:	0a09      	lsrs	r1, r1, #8
 8000154:	0bc3      	lsrs	r3, r0, #15
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x46>
 800015a:	03cb      	lsls	r3, r1, #15
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b83      	lsrs	r3, r0, #14
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x52>
 8000166:	038b      	lsls	r3, r1, #14
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0b43      	lsrs	r3, r0, #13
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x5e>
 8000172:	034b      	lsls	r3, r1, #13
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b03      	lsrs	r3, r0, #12
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x6a>
 800017e:	030b      	lsls	r3, r1, #12
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0ac3      	lsrs	r3, r0, #11
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x76>
 800018a:	02cb      	lsls	r3, r1, #11
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a83      	lsrs	r3, r0, #10
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x82>
 8000196:	028b      	lsls	r3, r1, #10
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0a43      	lsrs	r3, r0, #9
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x8e>
 80001a2:	024b      	lsls	r3, r1, #9
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a03      	lsrs	r3, r0, #8
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x9a>
 80001ae:	020b      	lsls	r3, r1, #8
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	d2cd      	bcs.n	8000152 <__udivsi3+0x3a>
 80001b6:	09c3      	lsrs	r3, r0, #7
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xa8>
 80001bc:	01cb      	lsls	r3, r1, #7
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0983      	lsrs	r3, r0, #6
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xb4>
 80001c8:	018b      	lsls	r3, r1, #6
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	0943      	lsrs	r3, r0, #5
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xc0>
 80001d4:	014b      	lsls	r3, r1, #5
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0903      	lsrs	r3, r0, #4
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xcc>
 80001e0:	010b      	lsls	r3, r1, #4
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	08c3      	lsrs	r3, r0, #3
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xd8>
 80001ec:	00cb      	lsls	r3, r1, #3
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0883      	lsrs	r3, r0, #2
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xe4>
 80001f8:	008b      	lsls	r3, r1, #2
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0843      	lsrs	r3, r0, #1
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xf0>
 8000204:	004b      	lsls	r3, r1, #1
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	1a41      	subs	r1, r0, r1
 800020c:	d200      	bcs.n	8000210 <__udivsi3+0xf8>
 800020e:	4601      	mov	r1, r0
 8000210:	4152      	adcs	r2, r2
 8000212:	4610      	mov	r0, r2
 8000214:	4770      	bx	lr
 8000216:	e7ff      	b.n	8000218 <__udivsi3+0x100>
 8000218:	b501      	push	{r0, lr}
 800021a:	2000      	movs	r0, #0
 800021c:	f000 f806 	bl	800022c <__aeabi_idiv0>
 8000220:	bd02      	pop	{r1, pc}
 8000222:	46c0      	nop			; (mov r8, r8)

08000224 <__aeabi_uidivmod>:
 8000224:	2900      	cmp	r1, #0
 8000226:	d0f7      	beq.n	8000218 <__udivsi3+0x100>
 8000228:	e776      	b.n	8000118 <__udivsi3>
 800022a:	4770      	bx	lr

0800022c <__aeabi_idiv0>:
 800022c:	4770      	bx	lr
 800022e:	46c0      	nop			; (mov r8, r8)

08000230 <__aeabi_uldivmod>:
 8000230:	2b00      	cmp	r3, #0
 8000232:	d111      	bne.n	8000258 <__aeabi_uldivmod+0x28>
 8000234:	2a00      	cmp	r2, #0
 8000236:	d10f      	bne.n	8000258 <__aeabi_uldivmod+0x28>
 8000238:	2900      	cmp	r1, #0
 800023a:	d100      	bne.n	800023e <__aeabi_uldivmod+0xe>
 800023c:	2800      	cmp	r0, #0
 800023e:	d002      	beq.n	8000246 <__aeabi_uldivmod+0x16>
 8000240:	2100      	movs	r1, #0
 8000242:	43c9      	mvns	r1, r1
 8000244:	0008      	movs	r0, r1
 8000246:	b407      	push	{r0, r1, r2}
 8000248:	4802      	ldr	r0, [pc, #8]	; (8000254 <__aeabi_uldivmod+0x24>)
 800024a:	a102      	add	r1, pc, #8	; (adr r1, 8000254 <__aeabi_uldivmod+0x24>)
 800024c:	1840      	adds	r0, r0, r1
 800024e:	9002      	str	r0, [sp, #8]
 8000250:	bd03      	pop	{r0, r1, pc}
 8000252:	46c0      	nop			; (mov r8, r8)
 8000254:	ffffffd9 	.word	0xffffffd9
 8000258:	b403      	push	{r0, r1}
 800025a:	4668      	mov	r0, sp
 800025c:	b501      	push	{r0, lr}
 800025e:	9802      	ldr	r0, [sp, #8]
 8000260:	f000 f834 	bl	80002cc <__udivmoddi4>
 8000264:	9b01      	ldr	r3, [sp, #4]
 8000266:	469e      	mov	lr, r3
 8000268:	b002      	add	sp, #8
 800026a:	bc0c      	pop	{r2, r3}
 800026c:	4770      	bx	lr
 800026e:	46c0      	nop			; (mov r8, r8)

08000270 <__aeabi_lmul>:
 8000270:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000272:	46ce      	mov	lr, r9
 8000274:	4699      	mov	r9, r3
 8000276:	0c03      	lsrs	r3, r0, #16
 8000278:	469c      	mov	ip, r3
 800027a:	0413      	lsls	r3, r2, #16
 800027c:	4647      	mov	r7, r8
 800027e:	0c1b      	lsrs	r3, r3, #16
 8000280:	001d      	movs	r5, r3
 8000282:	000e      	movs	r6, r1
 8000284:	4661      	mov	r1, ip
 8000286:	0404      	lsls	r4, r0, #16
 8000288:	0c24      	lsrs	r4, r4, #16
 800028a:	b580      	push	{r7, lr}
 800028c:	0007      	movs	r7, r0
 800028e:	0c10      	lsrs	r0, r2, #16
 8000290:	434b      	muls	r3, r1
 8000292:	4365      	muls	r5, r4
 8000294:	4341      	muls	r1, r0
 8000296:	4360      	muls	r0, r4
 8000298:	0c2c      	lsrs	r4, r5, #16
 800029a:	18c0      	adds	r0, r0, r3
 800029c:	1820      	adds	r0, r4, r0
 800029e:	468c      	mov	ip, r1
 80002a0:	4283      	cmp	r3, r0
 80002a2:	d903      	bls.n	80002ac <__aeabi_lmul+0x3c>
 80002a4:	2380      	movs	r3, #128	; 0x80
 80002a6:	025b      	lsls	r3, r3, #9
 80002a8:	4698      	mov	r8, r3
 80002aa:	44c4      	add	ip, r8
 80002ac:	4649      	mov	r1, r9
 80002ae:	4379      	muls	r1, r7
 80002b0:	4356      	muls	r6, r2
 80002b2:	0c03      	lsrs	r3, r0, #16
 80002b4:	042d      	lsls	r5, r5, #16
 80002b6:	0c2d      	lsrs	r5, r5, #16
 80002b8:	1989      	adds	r1, r1, r6
 80002ba:	4463      	add	r3, ip
 80002bc:	0400      	lsls	r0, r0, #16
 80002be:	1940      	adds	r0, r0, r5
 80002c0:	18c9      	adds	r1, r1, r3
 80002c2:	bcc0      	pop	{r6, r7}
 80002c4:	46b9      	mov	r9, r7
 80002c6:	46b0      	mov	r8, r6
 80002c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80002ca:	46c0      	nop			; (mov r8, r8)

080002cc <__udivmoddi4>:
 80002cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002ce:	4657      	mov	r7, sl
 80002d0:	464e      	mov	r6, r9
 80002d2:	4645      	mov	r5, r8
 80002d4:	46de      	mov	lr, fp
 80002d6:	b5e0      	push	{r5, r6, r7, lr}
 80002d8:	0004      	movs	r4, r0
 80002da:	000d      	movs	r5, r1
 80002dc:	4692      	mov	sl, r2
 80002de:	4699      	mov	r9, r3
 80002e0:	b083      	sub	sp, #12
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d830      	bhi.n	8000348 <__udivmoddi4+0x7c>
 80002e6:	d02d      	beq.n	8000344 <__udivmoddi4+0x78>
 80002e8:	4649      	mov	r1, r9
 80002ea:	4650      	mov	r0, sl
 80002ec:	f000 f8ba 	bl	8000464 <__clzdi2>
 80002f0:	0029      	movs	r1, r5
 80002f2:	0006      	movs	r6, r0
 80002f4:	0020      	movs	r0, r4
 80002f6:	f000 f8b5 	bl	8000464 <__clzdi2>
 80002fa:	1a33      	subs	r3, r6, r0
 80002fc:	4698      	mov	r8, r3
 80002fe:	3b20      	subs	r3, #32
 8000300:	d434      	bmi.n	800036c <__udivmoddi4+0xa0>
 8000302:	469b      	mov	fp, r3
 8000304:	4653      	mov	r3, sl
 8000306:	465a      	mov	r2, fp
 8000308:	4093      	lsls	r3, r2
 800030a:	4642      	mov	r2, r8
 800030c:	001f      	movs	r7, r3
 800030e:	4653      	mov	r3, sl
 8000310:	4093      	lsls	r3, r2
 8000312:	001e      	movs	r6, r3
 8000314:	42af      	cmp	r7, r5
 8000316:	d83b      	bhi.n	8000390 <__udivmoddi4+0xc4>
 8000318:	42af      	cmp	r7, r5
 800031a:	d100      	bne.n	800031e <__udivmoddi4+0x52>
 800031c:	e079      	b.n	8000412 <__udivmoddi4+0x146>
 800031e:	465b      	mov	r3, fp
 8000320:	1ba4      	subs	r4, r4, r6
 8000322:	41bd      	sbcs	r5, r7
 8000324:	2b00      	cmp	r3, #0
 8000326:	da00      	bge.n	800032a <__udivmoddi4+0x5e>
 8000328:	e076      	b.n	8000418 <__udivmoddi4+0x14c>
 800032a:	2200      	movs	r2, #0
 800032c:	2300      	movs	r3, #0
 800032e:	9200      	str	r2, [sp, #0]
 8000330:	9301      	str	r3, [sp, #4]
 8000332:	2301      	movs	r3, #1
 8000334:	465a      	mov	r2, fp
 8000336:	4093      	lsls	r3, r2
 8000338:	9301      	str	r3, [sp, #4]
 800033a:	2301      	movs	r3, #1
 800033c:	4642      	mov	r2, r8
 800033e:	4093      	lsls	r3, r2
 8000340:	9300      	str	r3, [sp, #0]
 8000342:	e029      	b.n	8000398 <__udivmoddi4+0xcc>
 8000344:	4282      	cmp	r2, r0
 8000346:	d9cf      	bls.n	80002e8 <__udivmoddi4+0x1c>
 8000348:	2200      	movs	r2, #0
 800034a:	2300      	movs	r3, #0
 800034c:	9200      	str	r2, [sp, #0]
 800034e:	9301      	str	r3, [sp, #4]
 8000350:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8000352:	2b00      	cmp	r3, #0
 8000354:	d001      	beq.n	800035a <__udivmoddi4+0x8e>
 8000356:	601c      	str	r4, [r3, #0]
 8000358:	605d      	str	r5, [r3, #4]
 800035a:	9800      	ldr	r0, [sp, #0]
 800035c:	9901      	ldr	r1, [sp, #4]
 800035e:	b003      	add	sp, #12
 8000360:	bcf0      	pop	{r4, r5, r6, r7}
 8000362:	46bb      	mov	fp, r7
 8000364:	46b2      	mov	sl, r6
 8000366:	46a9      	mov	r9, r5
 8000368:	46a0      	mov	r8, r4
 800036a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800036c:	4642      	mov	r2, r8
 800036e:	469b      	mov	fp, r3
 8000370:	2320      	movs	r3, #32
 8000372:	1a9b      	subs	r3, r3, r2
 8000374:	4652      	mov	r2, sl
 8000376:	40da      	lsrs	r2, r3
 8000378:	4641      	mov	r1, r8
 800037a:	0013      	movs	r3, r2
 800037c:	464a      	mov	r2, r9
 800037e:	408a      	lsls	r2, r1
 8000380:	0017      	movs	r7, r2
 8000382:	4642      	mov	r2, r8
 8000384:	431f      	orrs	r7, r3
 8000386:	4653      	mov	r3, sl
 8000388:	4093      	lsls	r3, r2
 800038a:	001e      	movs	r6, r3
 800038c:	42af      	cmp	r7, r5
 800038e:	d9c3      	bls.n	8000318 <__udivmoddi4+0x4c>
 8000390:	2200      	movs	r2, #0
 8000392:	2300      	movs	r3, #0
 8000394:	9200      	str	r2, [sp, #0]
 8000396:	9301      	str	r3, [sp, #4]
 8000398:	4643      	mov	r3, r8
 800039a:	2b00      	cmp	r3, #0
 800039c:	d0d8      	beq.n	8000350 <__udivmoddi4+0x84>
 800039e:	07fb      	lsls	r3, r7, #31
 80003a0:	0872      	lsrs	r2, r6, #1
 80003a2:	431a      	orrs	r2, r3
 80003a4:	4646      	mov	r6, r8
 80003a6:	087b      	lsrs	r3, r7, #1
 80003a8:	e00e      	b.n	80003c8 <__udivmoddi4+0xfc>
 80003aa:	42ab      	cmp	r3, r5
 80003ac:	d101      	bne.n	80003b2 <__udivmoddi4+0xe6>
 80003ae:	42a2      	cmp	r2, r4
 80003b0:	d80c      	bhi.n	80003cc <__udivmoddi4+0x100>
 80003b2:	1aa4      	subs	r4, r4, r2
 80003b4:	419d      	sbcs	r5, r3
 80003b6:	2001      	movs	r0, #1
 80003b8:	1924      	adds	r4, r4, r4
 80003ba:	416d      	adcs	r5, r5
 80003bc:	2100      	movs	r1, #0
 80003be:	3e01      	subs	r6, #1
 80003c0:	1824      	adds	r4, r4, r0
 80003c2:	414d      	adcs	r5, r1
 80003c4:	2e00      	cmp	r6, #0
 80003c6:	d006      	beq.n	80003d6 <__udivmoddi4+0x10a>
 80003c8:	42ab      	cmp	r3, r5
 80003ca:	d9ee      	bls.n	80003aa <__udivmoddi4+0xde>
 80003cc:	3e01      	subs	r6, #1
 80003ce:	1924      	adds	r4, r4, r4
 80003d0:	416d      	adcs	r5, r5
 80003d2:	2e00      	cmp	r6, #0
 80003d4:	d1f8      	bne.n	80003c8 <__udivmoddi4+0xfc>
 80003d6:	9800      	ldr	r0, [sp, #0]
 80003d8:	9901      	ldr	r1, [sp, #4]
 80003da:	465b      	mov	r3, fp
 80003dc:	1900      	adds	r0, r0, r4
 80003de:	4169      	adcs	r1, r5
 80003e0:	2b00      	cmp	r3, #0
 80003e2:	db24      	blt.n	800042e <__udivmoddi4+0x162>
 80003e4:	002b      	movs	r3, r5
 80003e6:	465a      	mov	r2, fp
 80003e8:	4644      	mov	r4, r8
 80003ea:	40d3      	lsrs	r3, r2
 80003ec:	002a      	movs	r2, r5
 80003ee:	40e2      	lsrs	r2, r4
 80003f0:	001c      	movs	r4, r3
 80003f2:	465b      	mov	r3, fp
 80003f4:	0015      	movs	r5, r2
 80003f6:	2b00      	cmp	r3, #0
 80003f8:	db2a      	blt.n	8000450 <__udivmoddi4+0x184>
 80003fa:	0026      	movs	r6, r4
 80003fc:	409e      	lsls	r6, r3
 80003fe:	0033      	movs	r3, r6
 8000400:	0026      	movs	r6, r4
 8000402:	4647      	mov	r7, r8
 8000404:	40be      	lsls	r6, r7
 8000406:	0032      	movs	r2, r6
 8000408:	1a80      	subs	r0, r0, r2
 800040a:	4199      	sbcs	r1, r3
 800040c:	9000      	str	r0, [sp, #0]
 800040e:	9101      	str	r1, [sp, #4]
 8000410:	e79e      	b.n	8000350 <__udivmoddi4+0x84>
 8000412:	42a3      	cmp	r3, r4
 8000414:	d8bc      	bhi.n	8000390 <__udivmoddi4+0xc4>
 8000416:	e782      	b.n	800031e <__udivmoddi4+0x52>
 8000418:	4642      	mov	r2, r8
 800041a:	2320      	movs	r3, #32
 800041c:	2100      	movs	r1, #0
 800041e:	1a9b      	subs	r3, r3, r2
 8000420:	2200      	movs	r2, #0
 8000422:	9100      	str	r1, [sp, #0]
 8000424:	9201      	str	r2, [sp, #4]
 8000426:	2201      	movs	r2, #1
 8000428:	40da      	lsrs	r2, r3
 800042a:	9201      	str	r2, [sp, #4]
 800042c:	e785      	b.n	800033a <__udivmoddi4+0x6e>
 800042e:	4642      	mov	r2, r8
 8000430:	2320      	movs	r3, #32
 8000432:	1a9b      	subs	r3, r3, r2
 8000434:	002a      	movs	r2, r5
 8000436:	4646      	mov	r6, r8
 8000438:	409a      	lsls	r2, r3
 800043a:	0023      	movs	r3, r4
 800043c:	40f3      	lsrs	r3, r6
 800043e:	4644      	mov	r4, r8
 8000440:	4313      	orrs	r3, r2
 8000442:	002a      	movs	r2, r5
 8000444:	40e2      	lsrs	r2, r4
 8000446:	001c      	movs	r4, r3
 8000448:	465b      	mov	r3, fp
 800044a:	0015      	movs	r5, r2
 800044c:	2b00      	cmp	r3, #0
 800044e:	dad4      	bge.n	80003fa <__udivmoddi4+0x12e>
 8000450:	4642      	mov	r2, r8
 8000452:	002f      	movs	r7, r5
 8000454:	2320      	movs	r3, #32
 8000456:	0026      	movs	r6, r4
 8000458:	4097      	lsls	r7, r2
 800045a:	1a9b      	subs	r3, r3, r2
 800045c:	40de      	lsrs	r6, r3
 800045e:	003b      	movs	r3, r7
 8000460:	4333      	orrs	r3, r6
 8000462:	e7cd      	b.n	8000400 <__udivmoddi4+0x134>

08000464 <__clzdi2>:
 8000464:	b510      	push	{r4, lr}
 8000466:	2900      	cmp	r1, #0
 8000468:	d103      	bne.n	8000472 <__clzdi2+0xe>
 800046a:	f000 f807 	bl	800047c <__clzsi2>
 800046e:	3020      	adds	r0, #32
 8000470:	e002      	b.n	8000478 <__clzdi2+0x14>
 8000472:	0008      	movs	r0, r1
 8000474:	f000 f802 	bl	800047c <__clzsi2>
 8000478:	bd10      	pop	{r4, pc}
 800047a:	46c0      	nop			; (mov r8, r8)

0800047c <__clzsi2>:
 800047c:	211c      	movs	r1, #28
 800047e:	2301      	movs	r3, #1
 8000480:	041b      	lsls	r3, r3, #16
 8000482:	4298      	cmp	r0, r3
 8000484:	d301      	bcc.n	800048a <__clzsi2+0xe>
 8000486:	0c00      	lsrs	r0, r0, #16
 8000488:	3910      	subs	r1, #16
 800048a:	0a1b      	lsrs	r3, r3, #8
 800048c:	4298      	cmp	r0, r3
 800048e:	d301      	bcc.n	8000494 <__clzsi2+0x18>
 8000490:	0a00      	lsrs	r0, r0, #8
 8000492:	3908      	subs	r1, #8
 8000494:	091b      	lsrs	r3, r3, #4
 8000496:	4298      	cmp	r0, r3
 8000498:	d301      	bcc.n	800049e <__clzsi2+0x22>
 800049a:	0900      	lsrs	r0, r0, #4
 800049c:	3904      	subs	r1, #4
 800049e:	a202      	add	r2, pc, #8	; (adr r2, 80004a8 <__clzsi2+0x2c>)
 80004a0:	5c10      	ldrb	r0, [r2, r0]
 80004a2:	1840      	adds	r0, r0, r1
 80004a4:	4770      	bx	lr
 80004a6:	46c0      	nop			; (mov r8, r8)
 80004a8:	02020304 	.word	0x02020304
 80004ac:	01010101 	.word	0x01010101
	...

080004b8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004b8:	b580      	push	{r7, lr}
 80004ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	#ifdef SEMIHOSTING_MODE
		initialise_monitor_handles();
 80004bc:	f001 fc16 	bl	8001cec <initialise_monitor_handles>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004c0:	f000 f972 	bl	80007a8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004c4:	f000 f80a 	bl	80004dc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004c8:	f000 f85c 	bl	8000584 <MX_GPIO_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  printf("Semihosting!\n");
 80004cc:	4b02      	ldr	r3, [pc, #8]	; (80004d8 <main+0x20>)
 80004ce:	0018      	movs	r0, r3
 80004d0:	f001 fda0 	bl	8002014 <puts>
 80004d4:	e7fa      	b.n	80004cc <main+0x14>
 80004d6:	46c0      	nop			; (mov r8, r8)
 80004d8:	080027cc 	.word	0x080027cc

080004dc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80004dc:	b590      	push	{r4, r7, lr}
 80004de:	b095      	sub	sp, #84	; 0x54
 80004e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80004e2:	2418      	movs	r4, #24
 80004e4:	193b      	adds	r3, r7, r4
 80004e6:	0018      	movs	r0, r3
 80004e8:	2338      	movs	r3, #56	; 0x38
 80004ea:	001a      	movs	r2, r3
 80004ec:	2100      	movs	r1, #0
 80004ee:	f001 fe8d 	bl	800220c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80004f2:	1d3b      	adds	r3, r7, #4
 80004f4:	0018      	movs	r0, r3
 80004f6:	2314      	movs	r3, #20
 80004f8:	001a      	movs	r2, r3
 80004fa:	2100      	movs	r1, #0
 80004fc:	f001 fe86 	bl	800220c <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000500:	4b1e      	ldr	r3, [pc, #120]	; (800057c <SystemClock_Config+0xa0>)
 8000502:	681b      	ldr	r3, [r3, #0]
 8000504:	4a1e      	ldr	r2, [pc, #120]	; (8000580 <SystemClock_Config+0xa4>)
 8000506:	401a      	ands	r2, r3
 8000508:	4b1c      	ldr	r3, [pc, #112]	; (800057c <SystemClock_Config+0xa0>)
 800050a:	2180      	movs	r1, #128	; 0x80
 800050c:	0109      	lsls	r1, r1, #4
 800050e:	430a      	orrs	r2, r1
 8000510:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000512:	0021      	movs	r1, r4
 8000514:	187b      	adds	r3, r7, r1
 8000516:	2210      	movs	r2, #16
 8000518:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800051a:	187b      	adds	r3, r7, r1
 800051c:	2201      	movs	r2, #1
 800051e:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000520:	187b      	adds	r3, r7, r1
 8000522:	2200      	movs	r2, #0
 8000524:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 8000526:	187b      	adds	r3, r7, r1
 8000528:	22a0      	movs	r2, #160	; 0xa0
 800052a:	0212      	lsls	r2, r2, #8
 800052c:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800052e:	187b      	adds	r3, r7, r1
 8000530:	2200      	movs	r2, #0
 8000532:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000534:	187b      	adds	r3, r7, r1
 8000536:	0018      	movs	r0, r3
 8000538:	f000 fbf6 	bl	8000d28 <HAL_RCC_OscConfig>
 800053c:	1e03      	subs	r3, r0, #0
 800053e:	d001      	beq.n	8000544 <SystemClock_Config+0x68>
  {
    Error_Handler();
 8000540:	f000 f89a 	bl	8000678 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000544:	1d3b      	adds	r3, r7, #4
 8000546:	220f      	movs	r2, #15
 8000548:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 800054a:	1d3b      	adds	r3, r7, #4
 800054c:	2200      	movs	r2, #0
 800054e:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000550:	1d3b      	adds	r3, r7, #4
 8000552:	2200      	movs	r2, #0
 8000554:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000556:	1d3b      	adds	r3, r7, #4
 8000558:	2200      	movs	r2, #0
 800055a:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800055c:	1d3b      	adds	r3, r7, #4
 800055e:	2200      	movs	r2, #0
 8000560:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000562:	1d3b      	adds	r3, r7, #4
 8000564:	2100      	movs	r1, #0
 8000566:	0018      	movs	r0, r3
 8000568:	f000 ffb2 	bl	80014d0 <HAL_RCC_ClockConfig>
 800056c:	1e03      	subs	r3, r0, #0
 800056e:	d001      	beq.n	8000574 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000570:	f000 f882 	bl	8000678 <Error_Handler>
  }
}
 8000574:	46c0      	nop			; (mov r8, r8)
 8000576:	46bd      	mov	sp, r7
 8000578:	b015      	add	sp, #84	; 0x54
 800057a:	bd90      	pop	{r4, r7, pc}
 800057c:	40007000 	.word	0x40007000
 8000580:	ffffe7ff 	.word	0xffffe7ff

08000584 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000584:	b590      	push	{r4, r7, lr}
 8000586:	b089      	sub	sp, #36	; 0x24
 8000588:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800058a:	240c      	movs	r4, #12
 800058c:	193b      	adds	r3, r7, r4
 800058e:	0018      	movs	r0, r3
 8000590:	2314      	movs	r3, #20
 8000592:	001a      	movs	r2, r3
 8000594:	2100      	movs	r1, #0
 8000596:	f001 fe39 	bl	800220c <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800059a:	4b35      	ldr	r3, [pc, #212]	; (8000670 <MX_GPIO_Init+0xec>)
 800059c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800059e:	4b34      	ldr	r3, [pc, #208]	; (8000670 <MX_GPIO_Init+0xec>)
 80005a0:	2104      	movs	r1, #4
 80005a2:	430a      	orrs	r2, r1
 80005a4:	62da      	str	r2, [r3, #44]	; 0x2c
 80005a6:	4b32      	ldr	r3, [pc, #200]	; (8000670 <MX_GPIO_Init+0xec>)
 80005a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80005aa:	2204      	movs	r2, #4
 80005ac:	4013      	ands	r3, r2
 80005ae:	60bb      	str	r3, [r7, #8]
 80005b0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80005b2:	4b2f      	ldr	r3, [pc, #188]	; (8000670 <MX_GPIO_Init+0xec>)
 80005b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80005b6:	4b2e      	ldr	r3, [pc, #184]	; (8000670 <MX_GPIO_Init+0xec>)
 80005b8:	2180      	movs	r1, #128	; 0x80
 80005ba:	430a      	orrs	r2, r1
 80005bc:	62da      	str	r2, [r3, #44]	; 0x2c
 80005be:	4b2c      	ldr	r3, [pc, #176]	; (8000670 <MX_GPIO_Init+0xec>)
 80005c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80005c2:	2280      	movs	r2, #128	; 0x80
 80005c4:	4013      	ands	r3, r2
 80005c6:	607b      	str	r3, [r7, #4]
 80005c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005ca:	4b29      	ldr	r3, [pc, #164]	; (8000670 <MX_GPIO_Init+0xec>)
 80005cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80005ce:	4b28      	ldr	r3, [pc, #160]	; (8000670 <MX_GPIO_Init+0xec>)
 80005d0:	2101      	movs	r1, #1
 80005d2:	430a      	orrs	r2, r1
 80005d4:	62da      	str	r2, [r3, #44]	; 0x2c
 80005d6:	4b26      	ldr	r3, [pc, #152]	; (8000670 <MX_GPIO_Init+0xec>)
 80005d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80005da:	2201      	movs	r2, #1
 80005dc:	4013      	ands	r3, r2
 80005de:	603b      	str	r3, [r7, #0]
 80005e0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80005e2:	23a0      	movs	r3, #160	; 0xa0
 80005e4:	05db      	lsls	r3, r3, #23
 80005e6:	2200      	movs	r2, #0
 80005e8:	2120      	movs	r1, #32
 80005ea:	0018      	movs	r0, r3
 80005ec:	f000 fb7e 	bl	8000cec <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80005f0:	193b      	adds	r3, r7, r4
 80005f2:	2280      	movs	r2, #128	; 0x80
 80005f4:	0192      	lsls	r2, r2, #6
 80005f6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80005f8:	193b      	adds	r3, r7, r4
 80005fa:	2284      	movs	r2, #132	; 0x84
 80005fc:	0392      	lsls	r2, r2, #14
 80005fe:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000600:	193b      	adds	r3, r7, r4
 8000602:	2200      	movs	r2, #0
 8000604:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000606:	193b      	adds	r3, r7, r4
 8000608:	4a1a      	ldr	r2, [pc, #104]	; (8000674 <MX_GPIO_Init+0xf0>)
 800060a:	0019      	movs	r1, r3
 800060c:	0010      	movs	r0, r2
 800060e:	f000 f9ef 	bl	80009f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : USART_TX_Pin USART_RX_Pin */
  GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000612:	193b      	adds	r3, r7, r4
 8000614:	220c      	movs	r2, #12
 8000616:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000618:	193b      	adds	r3, r7, r4
 800061a:	2202      	movs	r2, #2
 800061c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800061e:	193b      	adds	r3, r7, r4
 8000620:	2200      	movs	r2, #0
 8000622:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000624:	193b      	adds	r3, r7, r4
 8000626:	2203      	movs	r2, #3
 8000628:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 800062a:	193b      	adds	r3, r7, r4
 800062c:	2204      	movs	r2, #4
 800062e:	611a      	str	r2, [r3, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000630:	193a      	adds	r2, r7, r4
 8000632:	23a0      	movs	r3, #160	; 0xa0
 8000634:	05db      	lsls	r3, r3, #23
 8000636:	0011      	movs	r1, r2
 8000638:	0018      	movs	r0, r3
 800063a:	f000 f9d9 	bl	80009f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800063e:	0021      	movs	r1, r4
 8000640:	187b      	adds	r3, r7, r1
 8000642:	2220      	movs	r2, #32
 8000644:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000646:	187b      	adds	r3, r7, r1
 8000648:	2201      	movs	r2, #1
 800064a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800064c:	187b      	adds	r3, r7, r1
 800064e:	2200      	movs	r2, #0
 8000650:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000652:	187b      	adds	r3, r7, r1
 8000654:	2200      	movs	r2, #0
 8000656:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000658:	187a      	adds	r2, r7, r1
 800065a:	23a0      	movs	r3, #160	; 0xa0
 800065c:	05db      	lsls	r3, r3, #23
 800065e:	0011      	movs	r1, r2
 8000660:	0018      	movs	r0, r3
 8000662:	f000 f9c5 	bl	80009f0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000666:	46c0      	nop			; (mov r8, r8)
 8000668:	46bd      	mov	sp, r7
 800066a:	b009      	add	sp, #36	; 0x24
 800066c:	bd90      	pop	{r4, r7, pc}
 800066e:	46c0      	nop			; (mov r8, r8)
 8000670:	40021000 	.word	0x40021000
 8000674:	50000800 	.word	0x50000800

08000678 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000678:	b580      	push	{r7, lr}
 800067a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800067c:	b672      	cpsid	i
}
 800067e:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000680:	e7fe      	b.n	8000680 <Error_Handler+0x8>
	...

08000684 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000684:	b580      	push	{r7, lr}
 8000686:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000688:	4b07      	ldr	r3, [pc, #28]	; (80006a8 <HAL_MspInit+0x24>)
 800068a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800068c:	4b06      	ldr	r3, [pc, #24]	; (80006a8 <HAL_MspInit+0x24>)
 800068e:	2101      	movs	r1, #1
 8000690:	430a      	orrs	r2, r1
 8000692:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8000694:	4b04      	ldr	r3, [pc, #16]	; (80006a8 <HAL_MspInit+0x24>)
 8000696:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000698:	4b03      	ldr	r3, [pc, #12]	; (80006a8 <HAL_MspInit+0x24>)
 800069a:	2180      	movs	r1, #128	; 0x80
 800069c:	0549      	lsls	r1, r1, #21
 800069e:	430a      	orrs	r2, r1
 80006a0:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80006a2:	46c0      	nop			; (mov r8, r8)
 80006a4:	46bd      	mov	sp, r7
 80006a6:	bd80      	pop	{r7, pc}
 80006a8:	40021000 	.word	0x40021000

080006ac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80006b0:	e7fe      	b.n	80006b0 <NMI_Handler+0x4>

080006b2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80006b2:	b580      	push	{r7, lr}
 80006b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80006b6:	e7fe      	b.n	80006b6 <HardFault_Handler+0x4>

080006b8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80006b8:	b580      	push	{r7, lr}
 80006ba:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80006bc:	46c0      	nop			; (mov r8, r8)
 80006be:	46bd      	mov	sp, r7
 80006c0:	bd80      	pop	{r7, pc}

080006c2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80006c2:	b580      	push	{r7, lr}
 80006c4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80006c6:	46c0      	nop			; (mov r8, r8)
 80006c8:	46bd      	mov	sp, r7
 80006ca:	bd80      	pop	{r7, pc}

080006cc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80006cc:	b580      	push	{r7, lr}
 80006ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80006d0:	f000 f8be 	bl	8000850 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80006d4:	46c0      	nop			; (mov r8, r8)
 80006d6:	46bd      	mov	sp, r7
 80006d8:	bd80      	pop	{r7, pc}
	...

080006dc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80006dc:	b580      	push	{r7, lr}
 80006de:	b086      	sub	sp, #24
 80006e0:	af00      	add	r7, sp, #0
 80006e2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80006e4:	4a14      	ldr	r2, [pc, #80]	; (8000738 <_sbrk+0x5c>)
 80006e6:	4b15      	ldr	r3, [pc, #84]	; (800073c <_sbrk+0x60>)
 80006e8:	1ad3      	subs	r3, r2, r3
 80006ea:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80006ec:	697b      	ldr	r3, [r7, #20]
 80006ee:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80006f0:	4b13      	ldr	r3, [pc, #76]	; (8000740 <_sbrk+0x64>)
 80006f2:	681b      	ldr	r3, [r3, #0]
 80006f4:	2b00      	cmp	r3, #0
 80006f6:	d102      	bne.n	80006fe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80006f8:	4b11      	ldr	r3, [pc, #68]	; (8000740 <_sbrk+0x64>)
 80006fa:	4a12      	ldr	r2, [pc, #72]	; (8000744 <_sbrk+0x68>)
 80006fc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80006fe:	4b10      	ldr	r3, [pc, #64]	; (8000740 <_sbrk+0x64>)
 8000700:	681a      	ldr	r2, [r3, #0]
 8000702:	687b      	ldr	r3, [r7, #4]
 8000704:	18d3      	adds	r3, r2, r3
 8000706:	693a      	ldr	r2, [r7, #16]
 8000708:	429a      	cmp	r2, r3
 800070a:	d207      	bcs.n	800071c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800070c:	f001 fdd4 	bl	80022b8 <__errno>
 8000710:	0003      	movs	r3, r0
 8000712:	220c      	movs	r2, #12
 8000714:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000716:	2301      	movs	r3, #1
 8000718:	425b      	negs	r3, r3
 800071a:	e009      	b.n	8000730 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800071c:	4b08      	ldr	r3, [pc, #32]	; (8000740 <_sbrk+0x64>)
 800071e:	681b      	ldr	r3, [r3, #0]
 8000720:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000722:	4b07      	ldr	r3, [pc, #28]	; (8000740 <_sbrk+0x64>)
 8000724:	681a      	ldr	r2, [r3, #0]
 8000726:	687b      	ldr	r3, [r7, #4]
 8000728:	18d2      	adds	r2, r2, r3
 800072a:	4b05      	ldr	r3, [pc, #20]	; (8000740 <_sbrk+0x64>)
 800072c:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 800072e:	68fb      	ldr	r3, [r7, #12]
}
 8000730:	0018      	movs	r0, r3
 8000732:	46bd      	mov	sp, r7
 8000734:	b006      	add	sp, #24
 8000736:	bd80      	pop	{r7, pc}
 8000738:	20005000 	.word	0x20005000
 800073c:	00000400 	.word	0x00000400
 8000740:	2000008c 	.word	0x2000008c
 8000744:	20000290 	.word	0x20000290

08000748 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000748:	b580      	push	{r7, lr}
 800074a:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800074c:	46c0      	nop			; (mov r8, r8)
 800074e:	46bd      	mov	sp, r7
 8000750:	bd80      	pop	{r7, pc}
	...

08000754 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8000754:	480d      	ldr	r0, [pc, #52]	; (800078c <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8000756:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000758:	f7ff fff6 	bl	8000748 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800075c:	480c      	ldr	r0, [pc, #48]	; (8000790 <LoopForever+0x6>)
  ldr r1, =_edata
 800075e:	490d      	ldr	r1, [pc, #52]	; (8000794 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000760:	4a0d      	ldr	r2, [pc, #52]	; (8000798 <LoopForever+0xe>)
  movs r3, #0
 8000762:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000764:	e002      	b.n	800076c <LoopCopyDataInit>

08000766 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000766:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000768:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800076a:	3304      	adds	r3, #4

0800076c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800076c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800076e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000770:	d3f9      	bcc.n	8000766 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000772:	4a0a      	ldr	r2, [pc, #40]	; (800079c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000774:	4c0a      	ldr	r4, [pc, #40]	; (80007a0 <LoopForever+0x16>)
  movs r3, #0
 8000776:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000778:	e001      	b.n	800077e <LoopFillZerobss>

0800077a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800077a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800077c:	3204      	adds	r2, #4

0800077e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800077e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000780:	d3fb      	bcc.n	800077a <FillZerobss>


/* Call static constructors */
    bl __libc_init_array
 8000782:	f001 fd9f 	bl	80022c4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000786:	f7ff fe97 	bl	80004b8 <main>

0800078a <LoopForever>:

LoopForever:
    b LoopForever
 800078a:	e7fe      	b.n	800078a <LoopForever>
   ldr   r0, =_estack
 800078c:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 8000790:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000794:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000798:	08002820 	.word	0x08002820
  ldr r2, =_sbss
 800079c:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 80007a0:	2000028c 	.word	0x2000028c

080007a4 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80007a4:	e7fe      	b.n	80007a4 <ADC1_COMP_IRQHandler>
	...

080007a8 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80007a8:	b580      	push	{r7, lr}
 80007aa:	b082      	sub	sp, #8
 80007ac:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80007ae:	1dfb      	adds	r3, r7, #7
 80007b0:	2200      	movs	r2, #0
 80007b2:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 80007b4:	4b0b      	ldr	r3, [pc, #44]	; (80007e4 <HAL_Init+0x3c>)
 80007b6:	681a      	ldr	r2, [r3, #0]
 80007b8:	4b0a      	ldr	r3, [pc, #40]	; (80007e4 <HAL_Init+0x3c>)
 80007ba:	2140      	movs	r1, #64	; 0x40
 80007bc:	430a      	orrs	r2, r1
 80007be:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80007c0:	2000      	movs	r0, #0
 80007c2:	f000 f811 	bl	80007e8 <HAL_InitTick>
 80007c6:	1e03      	subs	r3, r0, #0
 80007c8:	d003      	beq.n	80007d2 <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 80007ca:	1dfb      	adds	r3, r7, #7
 80007cc:	2201      	movs	r2, #1
 80007ce:	701a      	strb	r2, [r3, #0]
 80007d0:	e001      	b.n	80007d6 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80007d2:	f7ff ff57 	bl	8000684 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80007d6:	1dfb      	adds	r3, r7, #7
 80007d8:	781b      	ldrb	r3, [r3, #0]
}
 80007da:	0018      	movs	r0, r3
 80007dc:	46bd      	mov	sp, r7
 80007de:	b002      	add	sp, #8
 80007e0:	bd80      	pop	{r7, pc}
 80007e2:	46c0      	nop			; (mov r8, r8)
 80007e4:	40022000 	.word	0x40022000

080007e8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80007e8:	b590      	push	{r4, r7, lr}
 80007ea:	b083      	sub	sp, #12
 80007ec:	af00      	add	r7, sp, #0
 80007ee:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80007f0:	4b14      	ldr	r3, [pc, #80]	; (8000844 <HAL_InitTick+0x5c>)
 80007f2:	681c      	ldr	r4, [r3, #0]
 80007f4:	4b14      	ldr	r3, [pc, #80]	; (8000848 <HAL_InitTick+0x60>)
 80007f6:	781b      	ldrb	r3, [r3, #0]
 80007f8:	0019      	movs	r1, r3
 80007fa:	23fa      	movs	r3, #250	; 0xfa
 80007fc:	0098      	lsls	r0, r3, #2
 80007fe:	f7ff fc8b 	bl	8000118 <__udivsi3>
 8000802:	0003      	movs	r3, r0
 8000804:	0019      	movs	r1, r3
 8000806:	0020      	movs	r0, r4
 8000808:	f7ff fc86 	bl	8000118 <__udivsi3>
 800080c:	0003      	movs	r3, r0
 800080e:	0018      	movs	r0, r3
 8000810:	f000 f8e1 	bl	80009d6 <HAL_SYSTICK_Config>
 8000814:	1e03      	subs	r3, r0, #0
 8000816:	d001      	beq.n	800081c <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000818:	2301      	movs	r3, #1
 800081a:	e00f      	b.n	800083c <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	2b03      	cmp	r3, #3
 8000820:	d80b      	bhi.n	800083a <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000822:	6879      	ldr	r1, [r7, #4]
 8000824:	2301      	movs	r3, #1
 8000826:	425b      	negs	r3, r3
 8000828:	2200      	movs	r2, #0
 800082a:	0018      	movs	r0, r3
 800082c:	f000 f8be 	bl	80009ac <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000830:	4b06      	ldr	r3, [pc, #24]	; (800084c <HAL_InitTick+0x64>)
 8000832:	687a      	ldr	r2, [r7, #4]
 8000834:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000836:	2300      	movs	r3, #0
 8000838:	e000      	b.n	800083c <HAL_InitTick+0x54>
    return HAL_ERROR;
 800083a:	2301      	movs	r3, #1
}
 800083c:	0018      	movs	r0, r3
 800083e:	46bd      	mov	sp, r7
 8000840:	b003      	add	sp, #12
 8000842:	bd90      	pop	{r4, r7, pc}
 8000844:	20000000 	.word	0x20000000
 8000848:	20000008 	.word	0x20000008
 800084c:	20000004 	.word	0x20000004

08000850 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000850:	b580      	push	{r7, lr}
 8000852:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000854:	4b05      	ldr	r3, [pc, #20]	; (800086c <HAL_IncTick+0x1c>)
 8000856:	781b      	ldrb	r3, [r3, #0]
 8000858:	001a      	movs	r2, r3
 800085a:	4b05      	ldr	r3, [pc, #20]	; (8000870 <HAL_IncTick+0x20>)
 800085c:	681b      	ldr	r3, [r3, #0]
 800085e:	18d2      	adds	r2, r2, r3
 8000860:	4b03      	ldr	r3, [pc, #12]	; (8000870 <HAL_IncTick+0x20>)
 8000862:	601a      	str	r2, [r3, #0]
}
 8000864:	46c0      	nop			; (mov r8, r8)
 8000866:	46bd      	mov	sp, r7
 8000868:	bd80      	pop	{r7, pc}
 800086a:	46c0      	nop			; (mov r8, r8)
 800086c:	20000008 	.word	0x20000008
 8000870:	20000090 	.word	0x20000090

08000874 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000874:	b580      	push	{r7, lr}
 8000876:	af00      	add	r7, sp, #0
  return uwTick;
 8000878:	4b02      	ldr	r3, [pc, #8]	; (8000884 <HAL_GetTick+0x10>)
 800087a:	681b      	ldr	r3, [r3, #0]
}
 800087c:	0018      	movs	r0, r3
 800087e:	46bd      	mov	sp, r7
 8000880:	bd80      	pop	{r7, pc}
 8000882:	46c0      	nop			; (mov r8, r8)
 8000884:	20000090 	.word	0x20000090

08000888 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000888:	b590      	push	{r4, r7, lr}
 800088a:	b083      	sub	sp, #12
 800088c:	af00      	add	r7, sp, #0
 800088e:	0002      	movs	r2, r0
 8000890:	6039      	str	r1, [r7, #0]
 8000892:	1dfb      	adds	r3, r7, #7
 8000894:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000896:	1dfb      	adds	r3, r7, #7
 8000898:	781b      	ldrb	r3, [r3, #0]
 800089a:	2b7f      	cmp	r3, #127	; 0x7f
 800089c:	d828      	bhi.n	80008f0 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800089e:	4a2f      	ldr	r2, [pc, #188]	; (800095c <__NVIC_SetPriority+0xd4>)
 80008a0:	1dfb      	adds	r3, r7, #7
 80008a2:	781b      	ldrb	r3, [r3, #0]
 80008a4:	b25b      	sxtb	r3, r3
 80008a6:	089b      	lsrs	r3, r3, #2
 80008a8:	33c0      	adds	r3, #192	; 0xc0
 80008aa:	009b      	lsls	r3, r3, #2
 80008ac:	589b      	ldr	r3, [r3, r2]
 80008ae:	1dfa      	adds	r2, r7, #7
 80008b0:	7812      	ldrb	r2, [r2, #0]
 80008b2:	0011      	movs	r1, r2
 80008b4:	2203      	movs	r2, #3
 80008b6:	400a      	ands	r2, r1
 80008b8:	00d2      	lsls	r2, r2, #3
 80008ba:	21ff      	movs	r1, #255	; 0xff
 80008bc:	4091      	lsls	r1, r2
 80008be:	000a      	movs	r2, r1
 80008c0:	43d2      	mvns	r2, r2
 80008c2:	401a      	ands	r2, r3
 80008c4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80008c6:	683b      	ldr	r3, [r7, #0]
 80008c8:	019b      	lsls	r3, r3, #6
 80008ca:	22ff      	movs	r2, #255	; 0xff
 80008cc:	401a      	ands	r2, r3
 80008ce:	1dfb      	adds	r3, r7, #7
 80008d0:	781b      	ldrb	r3, [r3, #0]
 80008d2:	0018      	movs	r0, r3
 80008d4:	2303      	movs	r3, #3
 80008d6:	4003      	ands	r3, r0
 80008d8:	00db      	lsls	r3, r3, #3
 80008da:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80008dc:	481f      	ldr	r0, [pc, #124]	; (800095c <__NVIC_SetPriority+0xd4>)
 80008de:	1dfb      	adds	r3, r7, #7
 80008e0:	781b      	ldrb	r3, [r3, #0]
 80008e2:	b25b      	sxtb	r3, r3
 80008e4:	089b      	lsrs	r3, r3, #2
 80008e6:	430a      	orrs	r2, r1
 80008e8:	33c0      	adds	r3, #192	; 0xc0
 80008ea:	009b      	lsls	r3, r3, #2
 80008ec:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80008ee:	e031      	b.n	8000954 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80008f0:	4a1b      	ldr	r2, [pc, #108]	; (8000960 <__NVIC_SetPriority+0xd8>)
 80008f2:	1dfb      	adds	r3, r7, #7
 80008f4:	781b      	ldrb	r3, [r3, #0]
 80008f6:	0019      	movs	r1, r3
 80008f8:	230f      	movs	r3, #15
 80008fa:	400b      	ands	r3, r1
 80008fc:	3b08      	subs	r3, #8
 80008fe:	089b      	lsrs	r3, r3, #2
 8000900:	3306      	adds	r3, #6
 8000902:	009b      	lsls	r3, r3, #2
 8000904:	18d3      	adds	r3, r2, r3
 8000906:	3304      	adds	r3, #4
 8000908:	681b      	ldr	r3, [r3, #0]
 800090a:	1dfa      	adds	r2, r7, #7
 800090c:	7812      	ldrb	r2, [r2, #0]
 800090e:	0011      	movs	r1, r2
 8000910:	2203      	movs	r2, #3
 8000912:	400a      	ands	r2, r1
 8000914:	00d2      	lsls	r2, r2, #3
 8000916:	21ff      	movs	r1, #255	; 0xff
 8000918:	4091      	lsls	r1, r2
 800091a:	000a      	movs	r2, r1
 800091c:	43d2      	mvns	r2, r2
 800091e:	401a      	ands	r2, r3
 8000920:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000922:	683b      	ldr	r3, [r7, #0]
 8000924:	019b      	lsls	r3, r3, #6
 8000926:	22ff      	movs	r2, #255	; 0xff
 8000928:	401a      	ands	r2, r3
 800092a:	1dfb      	adds	r3, r7, #7
 800092c:	781b      	ldrb	r3, [r3, #0]
 800092e:	0018      	movs	r0, r3
 8000930:	2303      	movs	r3, #3
 8000932:	4003      	ands	r3, r0
 8000934:	00db      	lsls	r3, r3, #3
 8000936:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000938:	4809      	ldr	r0, [pc, #36]	; (8000960 <__NVIC_SetPriority+0xd8>)
 800093a:	1dfb      	adds	r3, r7, #7
 800093c:	781b      	ldrb	r3, [r3, #0]
 800093e:	001c      	movs	r4, r3
 8000940:	230f      	movs	r3, #15
 8000942:	4023      	ands	r3, r4
 8000944:	3b08      	subs	r3, #8
 8000946:	089b      	lsrs	r3, r3, #2
 8000948:	430a      	orrs	r2, r1
 800094a:	3306      	adds	r3, #6
 800094c:	009b      	lsls	r3, r3, #2
 800094e:	18c3      	adds	r3, r0, r3
 8000950:	3304      	adds	r3, #4
 8000952:	601a      	str	r2, [r3, #0]
}
 8000954:	46c0      	nop			; (mov r8, r8)
 8000956:	46bd      	mov	sp, r7
 8000958:	b003      	add	sp, #12
 800095a:	bd90      	pop	{r4, r7, pc}
 800095c:	e000e100 	.word	0xe000e100
 8000960:	e000ed00 	.word	0xe000ed00

08000964 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000964:	b580      	push	{r7, lr}
 8000966:	b082      	sub	sp, #8
 8000968:	af00      	add	r7, sp, #0
 800096a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	1e5a      	subs	r2, r3, #1
 8000970:	2380      	movs	r3, #128	; 0x80
 8000972:	045b      	lsls	r3, r3, #17
 8000974:	429a      	cmp	r2, r3
 8000976:	d301      	bcc.n	800097c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000978:	2301      	movs	r3, #1
 800097a:	e010      	b.n	800099e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800097c:	4b0a      	ldr	r3, [pc, #40]	; (80009a8 <SysTick_Config+0x44>)
 800097e:	687a      	ldr	r2, [r7, #4]
 8000980:	3a01      	subs	r2, #1
 8000982:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000984:	2301      	movs	r3, #1
 8000986:	425b      	negs	r3, r3
 8000988:	2103      	movs	r1, #3
 800098a:	0018      	movs	r0, r3
 800098c:	f7ff ff7c 	bl	8000888 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000990:	4b05      	ldr	r3, [pc, #20]	; (80009a8 <SysTick_Config+0x44>)
 8000992:	2200      	movs	r2, #0
 8000994:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000996:	4b04      	ldr	r3, [pc, #16]	; (80009a8 <SysTick_Config+0x44>)
 8000998:	2207      	movs	r2, #7
 800099a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800099c:	2300      	movs	r3, #0
}
 800099e:	0018      	movs	r0, r3
 80009a0:	46bd      	mov	sp, r7
 80009a2:	b002      	add	sp, #8
 80009a4:	bd80      	pop	{r7, pc}
 80009a6:	46c0      	nop			; (mov r8, r8)
 80009a8:	e000e010 	.word	0xe000e010

080009ac <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80009ac:	b580      	push	{r7, lr}
 80009ae:	b084      	sub	sp, #16
 80009b0:	af00      	add	r7, sp, #0
 80009b2:	60b9      	str	r1, [r7, #8]
 80009b4:	607a      	str	r2, [r7, #4]
 80009b6:	210f      	movs	r1, #15
 80009b8:	187b      	adds	r3, r7, r1
 80009ba:	1c02      	adds	r2, r0, #0
 80009bc:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80009be:	68ba      	ldr	r2, [r7, #8]
 80009c0:	187b      	adds	r3, r7, r1
 80009c2:	781b      	ldrb	r3, [r3, #0]
 80009c4:	b25b      	sxtb	r3, r3
 80009c6:	0011      	movs	r1, r2
 80009c8:	0018      	movs	r0, r3
 80009ca:	f7ff ff5d 	bl	8000888 <__NVIC_SetPriority>
}
 80009ce:	46c0      	nop			; (mov r8, r8)
 80009d0:	46bd      	mov	sp, r7
 80009d2:	b004      	add	sp, #16
 80009d4:	bd80      	pop	{r7, pc}

080009d6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80009d6:	b580      	push	{r7, lr}
 80009d8:	b082      	sub	sp, #8
 80009da:	af00      	add	r7, sp, #0
 80009dc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	0018      	movs	r0, r3
 80009e2:	f7ff ffbf 	bl	8000964 <SysTick_Config>
 80009e6:	0003      	movs	r3, r0
}
 80009e8:	0018      	movs	r0, r3
 80009ea:	46bd      	mov	sp, r7
 80009ec:	b002      	add	sp, #8
 80009ee:	bd80      	pop	{r7, pc}

080009f0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80009f0:	b580      	push	{r7, lr}
 80009f2:	b086      	sub	sp, #24
 80009f4:	af00      	add	r7, sp, #0
 80009f6:	6078      	str	r0, [r7, #4]
 80009f8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80009fa:	2300      	movs	r3, #0
 80009fc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80009fe:	2300      	movs	r3, #0
 8000a00:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8000a02:	2300      	movs	r3, #0
 8000a04:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8000a06:	e155      	b.n	8000cb4 <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8000a08:	683b      	ldr	r3, [r7, #0]
 8000a0a:	681b      	ldr	r3, [r3, #0]
 8000a0c:	2101      	movs	r1, #1
 8000a0e:	697a      	ldr	r2, [r7, #20]
 8000a10:	4091      	lsls	r1, r2
 8000a12:	000a      	movs	r2, r1
 8000a14:	4013      	ands	r3, r2
 8000a16:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8000a18:	68fb      	ldr	r3, [r7, #12]
 8000a1a:	2b00      	cmp	r3, #0
 8000a1c:	d100      	bne.n	8000a20 <HAL_GPIO_Init+0x30>
 8000a1e:	e146      	b.n	8000cae <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000a20:	683b      	ldr	r3, [r7, #0]
 8000a22:	685b      	ldr	r3, [r3, #4]
 8000a24:	2203      	movs	r2, #3
 8000a26:	4013      	ands	r3, r2
 8000a28:	2b01      	cmp	r3, #1
 8000a2a:	d005      	beq.n	8000a38 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000a2c:	683b      	ldr	r3, [r7, #0]
 8000a2e:	685b      	ldr	r3, [r3, #4]
 8000a30:	2203      	movs	r2, #3
 8000a32:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000a34:	2b02      	cmp	r3, #2
 8000a36:	d130      	bne.n	8000a9a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	689b      	ldr	r3, [r3, #8]
 8000a3c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8000a3e:	697b      	ldr	r3, [r7, #20]
 8000a40:	005b      	lsls	r3, r3, #1
 8000a42:	2203      	movs	r2, #3
 8000a44:	409a      	lsls	r2, r3
 8000a46:	0013      	movs	r3, r2
 8000a48:	43da      	mvns	r2, r3
 8000a4a:	693b      	ldr	r3, [r7, #16]
 8000a4c:	4013      	ands	r3, r2
 8000a4e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000a50:	683b      	ldr	r3, [r7, #0]
 8000a52:	68da      	ldr	r2, [r3, #12]
 8000a54:	697b      	ldr	r3, [r7, #20]
 8000a56:	005b      	lsls	r3, r3, #1
 8000a58:	409a      	lsls	r2, r3
 8000a5a:	0013      	movs	r3, r2
 8000a5c:	693a      	ldr	r2, [r7, #16]
 8000a5e:	4313      	orrs	r3, r2
 8000a60:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	693a      	ldr	r2, [r7, #16]
 8000a66:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	685b      	ldr	r3, [r3, #4]
 8000a6c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000a6e:	2201      	movs	r2, #1
 8000a70:	697b      	ldr	r3, [r7, #20]
 8000a72:	409a      	lsls	r2, r3
 8000a74:	0013      	movs	r3, r2
 8000a76:	43da      	mvns	r2, r3
 8000a78:	693b      	ldr	r3, [r7, #16]
 8000a7a:	4013      	ands	r3, r2
 8000a7c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000a7e:	683b      	ldr	r3, [r7, #0]
 8000a80:	685b      	ldr	r3, [r3, #4]
 8000a82:	091b      	lsrs	r3, r3, #4
 8000a84:	2201      	movs	r2, #1
 8000a86:	401a      	ands	r2, r3
 8000a88:	697b      	ldr	r3, [r7, #20]
 8000a8a:	409a      	lsls	r2, r3
 8000a8c:	0013      	movs	r3, r2
 8000a8e:	693a      	ldr	r2, [r7, #16]
 8000a90:	4313      	orrs	r3, r2
 8000a92:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	693a      	ldr	r2, [r7, #16]
 8000a98:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000a9a:	683b      	ldr	r3, [r7, #0]
 8000a9c:	685b      	ldr	r3, [r3, #4]
 8000a9e:	2203      	movs	r2, #3
 8000aa0:	4013      	ands	r3, r2
 8000aa2:	2b03      	cmp	r3, #3
 8000aa4:	d017      	beq.n	8000ad6 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	68db      	ldr	r3, [r3, #12]
 8000aaa:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000aac:	697b      	ldr	r3, [r7, #20]
 8000aae:	005b      	lsls	r3, r3, #1
 8000ab0:	2203      	movs	r2, #3
 8000ab2:	409a      	lsls	r2, r3
 8000ab4:	0013      	movs	r3, r2
 8000ab6:	43da      	mvns	r2, r3
 8000ab8:	693b      	ldr	r3, [r7, #16]
 8000aba:	4013      	ands	r3, r2
 8000abc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000abe:	683b      	ldr	r3, [r7, #0]
 8000ac0:	689a      	ldr	r2, [r3, #8]
 8000ac2:	697b      	ldr	r3, [r7, #20]
 8000ac4:	005b      	lsls	r3, r3, #1
 8000ac6:	409a      	lsls	r2, r3
 8000ac8:	0013      	movs	r3, r2
 8000aca:	693a      	ldr	r2, [r7, #16]
 8000acc:	4313      	orrs	r3, r2
 8000ace:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	693a      	ldr	r2, [r7, #16]
 8000ad4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000ad6:	683b      	ldr	r3, [r7, #0]
 8000ad8:	685b      	ldr	r3, [r3, #4]
 8000ada:	2203      	movs	r2, #3
 8000adc:	4013      	ands	r3, r2
 8000ade:	2b02      	cmp	r3, #2
 8000ae0:	d123      	bne.n	8000b2a <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000ae2:	697b      	ldr	r3, [r7, #20]
 8000ae4:	08da      	lsrs	r2, r3, #3
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	3208      	adds	r2, #8
 8000aea:	0092      	lsls	r2, r2, #2
 8000aec:	58d3      	ldr	r3, [r2, r3]
 8000aee:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8000af0:	697b      	ldr	r3, [r7, #20]
 8000af2:	2207      	movs	r2, #7
 8000af4:	4013      	ands	r3, r2
 8000af6:	009b      	lsls	r3, r3, #2
 8000af8:	220f      	movs	r2, #15
 8000afa:	409a      	lsls	r2, r3
 8000afc:	0013      	movs	r3, r2
 8000afe:	43da      	mvns	r2, r3
 8000b00:	693b      	ldr	r3, [r7, #16]
 8000b02:	4013      	ands	r3, r2
 8000b04:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8000b06:	683b      	ldr	r3, [r7, #0]
 8000b08:	691a      	ldr	r2, [r3, #16]
 8000b0a:	697b      	ldr	r3, [r7, #20]
 8000b0c:	2107      	movs	r1, #7
 8000b0e:	400b      	ands	r3, r1
 8000b10:	009b      	lsls	r3, r3, #2
 8000b12:	409a      	lsls	r2, r3
 8000b14:	0013      	movs	r3, r2
 8000b16:	693a      	ldr	r2, [r7, #16]
 8000b18:	4313      	orrs	r3, r2
 8000b1a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8000b1c:	697b      	ldr	r3, [r7, #20]
 8000b1e:	08da      	lsrs	r2, r3, #3
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	3208      	adds	r2, #8
 8000b24:	0092      	lsls	r2, r2, #2
 8000b26:	6939      	ldr	r1, [r7, #16]
 8000b28:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	681b      	ldr	r3, [r3, #0]
 8000b2e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000b30:	697b      	ldr	r3, [r7, #20]
 8000b32:	005b      	lsls	r3, r3, #1
 8000b34:	2203      	movs	r2, #3
 8000b36:	409a      	lsls	r2, r3
 8000b38:	0013      	movs	r3, r2
 8000b3a:	43da      	mvns	r2, r3
 8000b3c:	693b      	ldr	r3, [r7, #16]
 8000b3e:	4013      	ands	r3, r2
 8000b40:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000b42:	683b      	ldr	r3, [r7, #0]
 8000b44:	685b      	ldr	r3, [r3, #4]
 8000b46:	2203      	movs	r2, #3
 8000b48:	401a      	ands	r2, r3
 8000b4a:	697b      	ldr	r3, [r7, #20]
 8000b4c:	005b      	lsls	r3, r3, #1
 8000b4e:	409a      	lsls	r2, r3
 8000b50:	0013      	movs	r3, r2
 8000b52:	693a      	ldr	r2, [r7, #16]
 8000b54:	4313      	orrs	r3, r2
 8000b56:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	693a      	ldr	r2, [r7, #16]
 8000b5c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000b5e:	683b      	ldr	r3, [r7, #0]
 8000b60:	685a      	ldr	r2, [r3, #4]
 8000b62:	23c0      	movs	r3, #192	; 0xc0
 8000b64:	029b      	lsls	r3, r3, #10
 8000b66:	4013      	ands	r3, r2
 8000b68:	d100      	bne.n	8000b6c <HAL_GPIO_Init+0x17c>
 8000b6a:	e0a0      	b.n	8000cae <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b6c:	4b57      	ldr	r3, [pc, #348]	; (8000ccc <HAL_GPIO_Init+0x2dc>)
 8000b6e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000b70:	4b56      	ldr	r3, [pc, #344]	; (8000ccc <HAL_GPIO_Init+0x2dc>)
 8000b72:	2101      	movs	r1, #1
 8000b74:	430a      	orrs	r2, r1
 8000b76:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8000b78:	4a55      	ldr	r2, [pc, #340]	; (8000cd0 <HAL_GPIO_Init+0x2e0>)
 8000b7a:	697b      	ldr	r3, [r7, #20]
 8000b7c:	089b      	lsrs	r3, r3, #2
 8000b7e:	3302      	adds	r3, #2
 8000b80:	009b      	lsls	r3, r3, #2
 8000b82:	589b      	ldr	r3, [r3, r2]
 8000b84:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8000b86:	697b      	ldr	r3, [r7, #20]
 8000b88:	2203      	movs	r2, #3
 8000b8a:	4013      	ands	r3, r2
 8000b8c:	009b      	lsls	r3, r3, #2
 8000b8e:	220f      	movs	r2, #15
 8000b90:	409a      	lsls	r2, r3
 8000b92:	0013      	movs	r3, r2
 8000b94:	43da      	mvns	r2, r3
 8000b96:	693b      	ldr	r3, [r7, #16]
 8000b98:	4013      	ands	r3, r2
 8000b9a:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8000b9c:	687a      	ldr	r2, [r7, #4]
 8000b9e:	23a0      	movs	r3, #160	; 0xa0
 8000ba0:	05db      	lsls	r3, r3, #23
 8000ba2:	429a      	cmp	r2, r3
 8000ba4:	d01f      	beq.n	8000be6 <HAL_GPIO_Init+0x1f6>
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	4a4a      	ldr	r2, [pc, #296]	; (8000cd4 <HAL_GPIO_Init+0x2e4>)
 8000baa:	4293      	cmp	r3, r2
 8000bac:	d019      	beq.n	8000be2 <HAL_GPIO_Init+0x1f2>
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	4a49      	ldr	r2, [pc, #292]	; (8000cd8 <HAL_GPIO_Init+0x2e8>)
 8000bb2:	4293      	cmp	r3, r2
 8000bb4:	d013      	beq.n	8000bde <HAL_GPIO_Init+0x1ee>
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	4a48      	ldr	r2, [pc, #288]	; (8000cdc <HAL_GPIO_Init+0x2ec>)
 8000bba:	4293      	cmp	r3, r2
 8000bbc:	d00d      	beq.n	8000bda <HAL_GPIO_Init+0x1ea>
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	4a47      	ldr	r2, [pc, #284]	; (8000ce0 <HAL_GPIO_Init+0x2f0>)
 8000bc2:	4293      	cmp	r3, r2
 8000bc4:	d007      	beq.n	8000bd6 <HAL_GPIO_Init+0x1e6>
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	4a46      	ldr	r2, [pc, #280]	; (8000ce4 <HAL_GPIO_Init+0x2f4>)
 8000bca:	4293      	cmp	r3, r2
 8000bcc:	d101      	bne.n	8000bd2 <HAL_GPIO_Init+0x1e2>
 8000bce:	2305      	movs	r3, #5
 8000bd0:	e00a      	b.n	8000be8 <HAL_GPIO_Init+0x1f8>
 8000bd2:	2306      	movs	r3, #6
 8000bd4:	e008      	b.n	8000be8 <HAL_GPIO_Init+0x1f8>
 8000bd6:	2304      	movs	r3, #4
 8000bd8:	e006      	b.n	8000be8 <HAL_GPIO_Init+0x1f8>
 8000bda:	2303      	movs	r3, #3
 8000bdc:	e004      	b.n	8000be8 <HAL_GPIO_Init+0x1f8>
 8000bde:	2302      	movs	r3, #2
 8000be0:	e002      	b.n	8000be8 <HAL_GPIO_Init+0x1f8>
 8000be2:	2301      	movs	r3, #1
 8000be4:	e000      	b.n	8000be8 <HAL_GPIO_Init+0x1f8>
 8000be6:	2300      	movs	r3, #0
 8000be8:	697a      	ldr	r2, [r7, #20]
 8000bea:	2103      	movs	r1, #3
 8000bec:	400a      	ands	r2, r1
 8000bee:	0092      	lsls	r2, r2, #2
 8000bf0:	4093      	lsls	r3, r2
 8000bf2:	693a      	ldr	r2, [r7, #16]
 8000bf4:	4313      	orrs	r3, r2
 8000bf6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000bf8:	4935      	ldr	r1, [pc, #212]	; (8000cd0 <HAL_GPIO_Init+0x2e0>)
 8000bfa:	697b      	ldr	r3, [r7, #20]
 8000bfc:	089b      	lsrs	r3, r3, #2
 8000bfe:	3302      	adds	r3, #2
 8000c00:	009b      	lsls	r3, r3, #2
 8000c02:	693a      	ldr	r2, [r7, #16]
 8000c04:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000c06:	4b38      	ldr	r3, [pc, #224]	; (8000ce8 <HAL_GPIO_Init+0x2f8>)
 8000c08:	689b      	ldr	r3, [r3, #8]
 8000c0a:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000c0c:	68fb      	ldr	r3, [r7, #12]
 8000c0e:	43da      	mvns	r2, r3
 8000c10:	693b      	ldr	r3, [r7, #16]
 8000c12:	4013      	ands	r3, r2
 8000c14:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000c16:	683b      	ldr	r3, [r7, #0]
 8000c18:	685a      	ldr	r2, [r3, #4]
 8000c1a:	2380      	movs	r3, #128	; 0x80
 8000c1c:	035b      	lsls	r3, r3, #13
 8000c1e:	4013      	ands	r3, r2
 8000c20:	d003      	beq.n	8000c2a <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 8000c22:	693a      	ldr	r2, [r7, #16]
 8000c24:	68fb      	ldr	r3, [r7, #12]
 8000c26:	4313      	orrs	r3, r2
 8000c28:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000c2a:	4b2f      	ldr	r3, [pc, #188]	; (8000ce8 <HAL_GPIO_Init+0x2f8>)
 8000c2c:	693a      	ldr	r2, [r7, #16]
 8000c2e:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8000c30:	4b2d      	ldr	r3, [pc, #180]	; (8000ce8 <HAL_GPIO_Init+0x2f8>)
 8000c32:	68db      	ldr	r3, [r3, #12]
 8000c34:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000c36:	68fb      	ldr	r3, [r7, #12]
 8000c38:	43da      	mvns	r2, r3
 8000c3a:	693b      	ldr	r3, [r7, #16]
 8000c3c:	4013      	ands	r3, r2
 8000c3e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000c40:	683b      	ldr	r3, [r7, #0]
 8000c42:	685a      	ldr	r2, [r3, #4]
 8000c44:	2380      	movs	r3, #128	; 0x80
 8000c46:	039b      	lsls	r3, r3, #14
 8000c48:	4013      	ands	r3, r2
 8000c4a:	d003      	beq.n	8000c54 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8000c4c:	693a      	ldr	r2, [r7, #16]
 8000c4e:	68fb      	ldr	r3, [r7, #12]
 8000c50:	4313      	orrs	r3, r2
 8000c52:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000c54:	4b24      	ldr	r3, [pc, #144]	; (8000ce8 <HAL_GPIO_Init+0x2f8>)
 8000c56:	693a      	ldr	r2, [r7, #16]
 8000c58:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 8000c5a:	4b23      	ldr	r3, [pc, #140]	; (8000ce8 <HAL_GPIO_Init+0x2f8>)
 8000c5c:	685b      	ldr	r3, [r3, #4]
 8000c5e:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000c60:	68fb      	ldr	r3, [r7, #12]
 8000c62:	43da      	mvns	r2, r3
 8000c64:	693b      	ldr	r3, [r7, #16]
 8000c66:	4013      	ands	r3, r2
 8000c68:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000c6a:	683b      	ldr	r3, [r7, #0]
 8000c6c:	685a      	ldr	r2, [r3, #4]
 8000c6e:	2380      	movs	r3, #128	; 0x80
 8000c70:	029b      	lsls	r3, r3, #10
 8000c72:	4013      	ands	r3, r2
 8000c74:	d003      	beq.n	8000c7e <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 8000c76:	693a      	ldr	r2, [r7, #16]
 8000c78:	68fb      	ldr	r3, [r7, #12]
 8000c7a:	4313      	orrs	r3, r2
 8000c7c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000c7e:	4b1a      	ldr	r3, [pc, #104]	; (8000ce8 <HAL_GPIO_Init+0x2f8>)
 8000c80:	693a      	ldr	r2, [r7, #16]
 8000c82:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000c84:	4b18      	ldr	r3, [pc, #96]	; (8000ce8 <HAL_GPIO_Init+0x2f8>)
 8000c86:	681b      	ldr	r3, [r3, #0]
 8000c88:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000c8a:	68fb      	ldr	r3, [r7, #12]
 8000c8c:	43da      	mvns	r2, r3
 8000c8e:	693b      	ldr	r3, [r7, #16]
 8000c90:	4013      	ands	r3, r2
 8000c92:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000c94:	683b      	ldr	r3, [r7, #0]
 8000c96:	685a      	ldr	r2, [r3, #4]
 8000c98:	2380      	movs	r3, #128	; 0x80
 8000c9a:	025b      	lsls	r3, r3, #9
 8000c9c:	4013      	ands	r3, r2
 8000c9e:	d003      	beq.n	8000ca8 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 8000ca0:	693a      	ldr	r2, [r7, #16]
 8000ca2:	68fb      	ldr	r3, [r7, #12]
 8000ca4:	4313      	orrs	r3, r2
 8000ca6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000ca8:	4b0f      	ldr	r3, [pc, #60]	; (8000ce8 <HAL_GPIO_Init+0x2f8>)
 8000caa:	693a      	ldr	r2, [r7, #16]
 8000cac:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 8000cae:	697b      	ldr	r3, [r7, #20]
 8000cb0:	3301      	adds	r3, #1
 8000cb2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8000cb4:	683b      	ldr	r3, [r7, #0]
 8000cb6:	681a      	ldr	r2, [r3, #0]
 8000cb8:	697b      	ldr	r3, [r7, #20]
 8000cba:	40da      	lsrs	r2, r3
 8000cbc:	1e13      	subs	r3, r2, #0
 8000cbe:	d000      	beq.n	8000cc2 <HAL_GPIO_Init+0x2d2>
 8000cc0:	e6a2      	b.n	8000a08 <HAL_GPIO_Init+0x18>
  }
}
 8000cc2:	46c0      	nop			; (mov r8, r8)
 8000cc4:	46c0      	nop			; (mov r8, r8)
 8000cc6:	46bd      	mov	sp, r7
 8000cc8:	b006      	add	sp, #24
 8000cca:	bd80      	pop	{r7, pc}
 8000ccc:	40021000 	.word	0x40021000
 8000cd0:	40010000 	.word	0x40010000
 8000cd4:	50000400 	.word	0x50000400
 8000cd8:	50000800 	.word	0x50000800
 8000cdc:	50000c00 	.word	0x50000c00
 8000ce0:	50001000 	.word	0x50001000
 8000ce4:	50001c00 	.word	0x50001c00
 8000ce8:	40010400 	.word	0x40010400

08000cec <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000cec:	b580      	push	{r7, lr}
 8000cee:	b082      	sub	sp, #8
 8000cf0:	af00      	add	r7, sp, #0
 8000cf2:	6078      	str	r0, [r7, #4]
 8000cf4:	0008      	movs	r0, r1
 8000cf6:	0011      	movs	r1, r2
 8000cf8:	1cbb      	adds	r3, r7, #2
 8000cfa:	1c02      	adds	r2, r0, #0
 8000cfc:	801a      	strh	r2, [r3, #0]
 8000cfe:	1c7b      	adds	r3, r7, #1
 8000d00:	1c0a      	adds	r2, r1, #0
 8000d02:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000d04:	1c7b      	adds	r3, r7, #1
 8000d06:	781b      	ldrb	r3, [r3, #0]
 8000d08:	2b00      	cmp	r3, #0
 8000d0a:	d004      	beq.n	8000d16 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000d0c:	1cbb      	adds	r3, r7, #2
 8000d0e:	881a      	ldrh	r2, [r3, #0]
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8000d14:	e003      	b.n	8000d1e <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8000d16:	1cbb      	adds	r3, r7, #2
 8000d18:	881a      	ldrh	r2, [r3, #0]
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000d1e:	46c0      	nop			; (mov r8, r8)
 8000d20:	46bd      	mov	sp, r7
 8000d22:	b002      	add	sp, #8
 8000d24:	bd80      	pop	{r7, pc}
	...

08000d28 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000d28:	b5b0      	push	{r4, r5, r7, lr}
 8000d2a:	b08a      	sub	sp, #40	; 0x28
 8000d2c:	af00      	add	r7, sp, #0
 8000d2e:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	d102      	bne.n	8000d3c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8000d36:	2301      	movs	r3, #1
 8000d38:	f000 fbbf 	bl	80014ba <HAL_RCC_OscConfig+0x792>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000d3c:	4bc9      	ldr	r3, [pc, #804]	; (8001064 <HAL_RCC_OscConfig+0x33c>)
 8000d3e:	68db      	ldr	r3, [r3, #12]
 8000d40:	220c      	movs	r2, #12
 8000d42:	4013      	ands	r3, r2
 8000d44:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000d46:	4bc7      	ldr	r3, [pc, #796]	; (8001064 <HAL_RCC_OscConfig+0x33c>)
 8000d48:	68da      	ldr	r2, [r3, #12]
 8000d4a:	2380      	movs	r3, #128	; 0x80
 8000d4c:	025b      	lsls	r3, r3, #9
 8000d4e:	4013      	ands	r3, r2
 8000d50:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	681b      	ldr	r3, [r3, #0]
 8000d56:	2201      	movs	r2, #1
 8000d58:	4013      	ands	r3, r2
 8000d5a:	d100      	bne.n	8000d5e <HAL_RCC_OscConfig+0x36>
 8000d5c:	e07e      	b.n	8000e5c <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000d5e:	69fb      	ldr	r3, [r7, #28]
 8000d60:	2b08      	cmp	r3, #8
 8000d62:	d007      	beq.n	8000d74 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8000d64:	69fb      	ldr	r3, [r7, #28]
 8000d66:	2b0c      	cmp	r3, #12
 8000d68:	d112      	bne.n	8000d90 <HAL_RCC_OscConfig+0x68>
 8000d6a:	69ba      	ldr	r2, [r7, #24]
 8000d6c:	2380      	movs	r3, #128	; 0x80
 8000d6e:	025b      	lsls	r3, r3, #9
 8000d70:	429a      	cmp	r2, r3
 8000d72:	d10d      	bne.n	8000d90 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d74:	4bbb      	ldr	r3, [pc, #748]	; (8001064 <HAL_RCC_OscConfig+0x33c>)
 8000d76:	681a      	ldr	r2, [r3, #0]
 8000d78:	2380      	movs	r3, #128	; 0x80
 8000d7a:	029b      	lsls	r3, r3, #10
 8000d7c:	4013      	ands	r3, r2
 8000d7e:	d100      	bne.n	8000d82 <HAL_RCC_OscConfig+0x5a>
 8000d80:	e06b      	b.n	8000e5a <HAL_RCC_OscConfig+0x132>
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	685b      	ldr	r3, [r3, #4]
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	d167      	bne.n	8000e5a <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8000d8a:	2301      	movs	r3, #1
 8000d8c:	f000 fb95 	bl	80014ba <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	685a      	ldr	r2, [r3, #4]
 8000d94:	2380      	movs	r3, #128	; 0x80
 8000d96:	025b      	lsls	r3, r3, #9
 8000d98:	429a      	cmp	r2, r3
 8000d9a:	d107      	bne.n	8000dac <HAL_RCC_OscConfig+0x84>
 8000d9c:	4bb1      	ldr	r3, [pc, #708]	; (8001064 <HAL_RCC_OscConfig+0x33c>)
 8000d9e:	681a      	ldr	r2, [r3, #0]
 8000da0:	4bb0      	ldr	r3, [pc, #704]	; (8001064 <HAL_RCC_OscConfig+0x33c>)
 8000da2:	2180      	movs	r1, #128	; 0x80
 8000da4:	0249      	lsls	r1, r1, #9
 8000da6:	430a      	orrs	r2, r1
 8000da8:	601a      	str	r2, [r3, #0]
 8000daa:	e027      	b.n	8000dfc <HAL_RCC_OscConfig+0xd4>
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	685a      	ldr	r2, [r3, #4]
 8000db0:	23a0      	movs	r3, #160	; 0xa0
 8000db2:	02db      	lsls	r3, r3, #11
 8000db4:	429a      	cmp	r2, r3
 8000db6:	d10e      	bne.n	8000dd6 <HAL_RCC_OscConfig+0xae>
 8000db8:	4baa      	ldr	r3, [pc, #680]	; (8001064 <HAL_RCC_OscConfig+0x33c>)
 8000dba:	681a      	ldr	r2, [r3, #0]
 8000dbc:	4ba9      	ldr	r3, [pc, #676]	; (8001064 <HAL_RCC_OscConfig+0x33c>)
 8000dbe:	2180      	movs	r1, #128	; 0x80
 8000dc0:	02c9      	lsls	r1, r1, #11
 8000dc2:	430a      	orrs	r2, r1
 8000dc4:	601a      	str	r2, [r3, #0]
 8000dc6:	4ba7      	ldr	r3, [pc, #668]	; (8001064 <HAL_RCC_OscConfig+0x33c>)
 8000dc8:	681a      	ldr	r2, [r3, #0]
 8000dca:	4ba6      	ldr	r3, [pc, #664]	; (8001064 <HAL_RCC_OscConfig+0x33c>)
 8000dcc:	2180      	movs	r1, #128	; 0x80
 8000dce:	0249      	lsls	r1, r1, #9
 8000dd0:	430a      	orrs	r2, r1
 8000dd2:	601a      	str	r2, [r3, #0]
 8000dd4:	e012      	b.n	8000dfc <HAL_RCC_OscConfig+0xd4>
 8000dd6:	4ba3      	ldr	r3, [pc, #652]	; (8001064 <HAL_RCC_OscConfig+0x33c>)
 8000dd8:	681a      	ldr	r2, [r3, #0]
 8000dda:	4ba2      	ldr	r3, [pc, #648]	; (8001064 <HAL_RCC_OscConfig+0x33c>)
 8000ddc:	49a2      	ldr	r1, [pc, #648]	; (8001068 <HAL_RCC_OscConfig+0x340>)
 8000dde:	400a      	ands	r2, r1
 8000de0:	601a      	str	r2, [r3, #0]
 8000de2:	4ba0      	ldr	r3, [pc, #640]	; (8001064 <HAL_RCC_OscConfig+0x33c>)
 8000de4:	681a      	ldr	r2, [r3, #0]
 8000de6:	2380      	movs	r3, #128	; 0x80
 8000de8:	025b      	lsls	r3, r3, #9
 8000dea:	4013      	ands	r3, r2
 8000dec:	60fb      	str	r3, [r7, #12]
 8000dee:	68fb      	ldr	r3, [r7, #12]
 8000df0:	4b9c      	ldr	r3, [pc, #624]	; (8001064 <HAL_RCC_OscConfig+0x33c>)
 8000df2:	681a      	ldr	r2, [r3, #0]
 8000df4:	4b9b      	ldr	r3, [pc, #620]	; (8001064 <HAL_RCC_OscConfig+0x33c>)
 8000df6:	499d      	ldr	r1, [pc, #628]	; (800106c <HAL_RCC_OscConfig+0x344>)
 8000df8:	400a      	ands	r2, r1
 8000dfa:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	685b      	ldr	r3, [r3, #4]
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	d015      	beq.n	8000e30 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e04:	f7ff fd36 	bl	8000874 <HAL_GetTick>
 8000e08:	0003      	movs	r3, r0
 8000e0a:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8000e0c:	e009      	b.n	8000e22 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000e0e:	f7ff fd31 	bl	8000874 <HAL_GetTick>
 8000e12:	0002      	movs	r2, r0
 8000e14:	697b      	ldr	r3, [r7, #20]
 8000e16:	1ad3      	subs	r3, r2, r3
 8000e18:	2b64      	cmp	r3, #100	; 0x64
 8000e1a:	d902      	bls.n	8000e22 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8000e1c:	2303      	movs	r3, #3
 8000e1e:	f000 fb4c 	bl	80014ba <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8000e22:	4b90      	ldr	r3, [pc, #576]	; (8001064 <HAL_RCC_OscConfig+0x33c>)
 8000e24:	681a      	ldr	r2, [r3, #0]
 8000e26:	2380      	movs	r3, #128	; 0x80
 8000e28:	029b      	lsls	r3, r3, #10
 8000e2a:	4013      	ands	r3, r2
 8000e2c:	d0ef      	beq.n	8000e0e <HAL_RCC_OscConfig+0xe6>
 8000e2e:	e015      	b.n	8000e5c <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e30:	f7ff fd20 	bl	8000874 <HAL_GetTick>
 8000e34:	0003      	movs	r3, r0
 8000e36:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8000e38:	e008      	b.n	8000e4c <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000e3a:	f7ff fd1b 	bl	8000874 <HAL_GetTick>
 8000e3e:	0002      	movs	r2, r0
 8000e40:	697b      	ldr	r3, [r7, #20]
 8000e42:	1ad3      	subs	r3, r2, r3
 8000e44:	2b64      	cmp	r3, #100	; 0x64
 8000e46:	d901      	bls.n	8000e4c <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 8000e48:	2303      	movs	r3, #3
 8000e4a:	e336      	b.n	80014ba <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8000e4c:	4b85      	ldr	r3, [pc, #532]	; (8001064 <HAL_RCC_OscConfig+0x33c>)
 8000e4e:	681a      	ldr	r2, [r3, #0]
 8000e50:	2380      	movs	r3, #128	; 0x80
 8000e52:	029b      	lsls	r3, r3, #10
 8000e54:	4013      	ands	r3, r2
 8000e56:	d1f0      	bne.n	8000e3a <HAL_RCC_OscConfig+0x112>
 8000e58:	e000      	b.n	8000e5c <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e5a:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	2202      	movs	r2, #2
 8000e62:	4013      	ands	r3, r2
 8000e64:	d100      	bne.n	8000e68 <HAL_RCC_OscConfig+0x140>
 8000e66:	e099      	b.n	8000f9c <HAL_RCC_OscConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	68db      	ldr	r3, [r3, #12]
 8000e6c:	627b      	str	r3, [r7, #36]	; 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8000e6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e70:	2220      	movs	r2, #32
 8000e72:	4013      	ands	r3, r2
 8000e74:	d009      	beq.n	8000e8a <HAL_RCC_OscConfig+0x162>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8000e76:	4b7b      	ldr	r3, [pc, #492]	; (8001064 <HAL_RCC_OscConfig+0x33c>)
 8000e78:	681a      	ldr	r2, [r3, #0]
 8000e7a:	4b7a      	ldr	r3, [pc, #488]	; (8001064 <HAL_RCC_OscConfig+0x33c>)
 8000e7c:	2120      	movs	r1, #32
 8000e7e:	430a      	orrs	r2, r1
 8000e80:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 8000e82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e84:	2220      	movs	r2, #32
 8000e86:	4393      	bics	r3, r2
 8000e88:	627b      	str	r3, [r7, #36]	; 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000e8a:	69fb      	ldr	r3, [r7, #28]
 8000e8c:	2b04      	cmp	r3, #4
 8000e8e:	d005      	beq.n	8000e9c <HAL_RCC_OscConfig+0x174>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8000e90:	69fb      	ldr	r3, [r7, #28]
 8000e92:	2b0c      	cmp	r3, #12
 8000e94:	d13e      	bne.n	8000f14 <HAL_RCC_OscConfig+0x1ec>
 8000e96:	69bb      	ldr	r3, [r7, #24]
 8000e98:	2b00      	cmp	r3, #0
 8000e9a:	d13b      	bne.n	8000f14 <HAL_RCC_OscConfig+0x1ec>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8000e9c:	4b71      	ldr	r3, [pc, #452]	; (8001064 <HAL_RCC_OscConfig+0x33c>)
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	2204      	movs	r2, #4
 8000ea2:	4013      	ands	r3, r2
 8000ea4:	d004      	beq.n	8000eb0 <HAL_RCC_OscConfig+0x188>
 8000ea6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	d101      	bne.n	8000eb0 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8000eac:	2301      	movs	r3, #1
 8000eae:	e304      	b.n	80014ba <HAL_RCC_OscConfig+0x792>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000eb0:	4b6c      	ldr	r3, [pc, #432]	; (8001064 <HAL_RCC_OscConfig+0x33c>)
 8000eb2:	685b      	ldr	r3, [r3, #4]
 8000eb4:	4a6e      	ldr	r2, [pc, #440]	; (8001070 <HAL_RCC_OscConfig+0x348>)
 8000eb6:	4013      	ands	r3, r2
 8000eb8:	0019      	movs	r1, r3
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	691b      	ldr	r3, [r3, #16]
 8000ebe:	021a      	lsls	r2, r3, #8
 8000ec0:	4b68      	ldr	r3, [pc, #416]	; (8001064 <HAL_RCC_OscConfig+0x33c>)
 8000ec2:	430a      	orrs	r2, r1
 8000ec4:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8000ec6:	4b67      	ldr	r3, [pc, #412]	; (8001064 <HAL_RCC_OscConfig+0x33c>)
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	2209      	movs	r2, #9
 8000ecc:	4393      	bics	r3, r2
 8000ece:	0019      	movs	r1, r3
 8000ed0:	4b64      	ldr	r3, [pc, #400]	; (8001064 <HAL_RCC_OscConfig+0x33c>)
 8000ed2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000ed4:	430a      	orrs	r2, r1
 8000ed6:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8000ed8:	f000 fc42 	bl	8001760 <HAL_RCC_GetSysClockFreq>
 8000edc:	0001      	movs	r1, r0
 8000ede:	4b61      	ldr	r3, [pc, #388]	; (8001064 <HAL_RCC_OscConfig+0x33c>)
 8000ee0:	68db      	ldr	r3, [r3, #12]
 8000ee2:	091b      	lsrs	r3, r3, #4
 8000ee4:	220f      	movs	r2, #15
 8000ee6:	4013      	ands	r3, r2
 8000ee8:	4a62      	ldr	r2, [pc, #392]	; (8001074 <HAL_RCC_OscConfig+0x34c>)
 8000eea:	5cd3      	ldrb	r3, [r2, r3]
 8000eec:	000a      	movs	r2, r1
 8000eee:	40da      	lsrs	r2, r3
 8000ef0:	4b61      	ldr	r3, [pc, #388]	; (8001078 <HAL_RCC_OscConfig+0x350>)
 8000ef2:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8000ef4:	4b61      	ldr	r3, [pc, #388]	; (800107c <HAL_RCC_OscConfig+0x354>)
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	2513      	movs	r5, #19
 8000efa:	197c      	adds	r4, r7, r5
 8000efc:	0018      	movs	r0, r3
 8000efe:	f7ff fc73 	bl	80007e8 <HAL_InitTick>
 8000f02:	0003      	movs	r3, r0
 8000f04:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8000f06:	197b      	adds	r3, r7, r5
 8000f08:	781b      	ldrb	r3, [r3, #0]
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d046      	beq.n	8000f9c <HAL_RCC_OscConfig+0x274>
      {
        return status;
 8000f0e:	197b      	adds	r3, r7, r5
 8000f10:	781b      	ldrb	r3, [r3, #0]
 8000f12:	e2d2      	b.n	80014ba <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8000f14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	d027      	beq.n	8000f6a <HAL_RCC_OscConfig+0x242>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8000f1a:	4b52      	ldr	r3, [pc, #328]	; (8001064 <HAL_RCC_OscConfig+0x33c>)
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	2209      	movs	r2, #9
 8000f20:	4393      	bics	r3, r2
 8000f22:	0019      	movs	r1, r3
 8000f24:	4b4f      	ldr	r3, [pc, #316]	; (8001064 <HAL_RCC_OscConfig+0x33c>)
 8000f26:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000f28:	430a      	orrs	r2, r1
 8000f2a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f2c:	f7ff fca2 	bl	8000874 <HAL_GetTick>
 8000f30:	0003      	movs	r3, r0
 8000f32:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8000f34:	e008      	b.n	8000f48 <HAL_RCC_OscConfig+0x220>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000f36:	f7ff fc9d 	bl	8000874 <HAL_GetTick>
 8000f3a:	0002      	movs	r2, r0
 8000f3c:	697b      	ldr	r3, [r7, #20]
 8000f3e:	1ad3      	subs	r3, r2, r3
 8000f40:	2b02      	cmp	r3, #2
 8000f42:	d901      	bls.n	8000f48 <HAL_RCC_OscConfig+0x220>
          {
            return HAL_TIMEOUT;
 8000f44:	2303      	movs	r3, #3
 8000f46:	e2b8      	b.n	80014ba <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8000f48:	4b46      	ldr	r3, [pc, #280]	; (8001064 <HAL_RCC_OscConfig+0x33c>)
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	2204      	movs	r2, #4
 8000f4e:	4013      	ands	r3, r2
 8000f50:	d0f1      	beq.n	8000f36 <HAL_RCC_OscConfig+0x20e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f52:	4b44      	ldr	r3, [pc, #272]	; (8001064 <HAL_RCC_OscConfig+0x33c>)
 8000f54:	685b      	ldr	r3, [r3, #4]
 8000f56:	4a46      	ldr	r2, [pc, #280]	; (8001070 <HAL_RCC_OscConfig+0x348>)
 8000f58:	4013      	ands	r3, r2
 8000f5a:	0019      	movs	r1, r3
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	691b      	ldr	r3, [r3, #16]
 8000f60:	021a      	lsls	r2, r3, #8
 8000f62:	4b40      	ldr	r3, [pc, #256]	; (8001064 <HAL_RCC_OscConfig+0x33c>)
 8000f64:	430a      	orrs	r2, r1
 8000f66:	605a      	str	r2, [r3, #4]
 8000f68:	e018      	b.n	8000f9c <HAL_RCC_OscConfig+0x274>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000f6a:	4b3e      	ldr	r3, [pc, #248]	; (8001064 <HAL_RCC_OscConfig+0x33c>)
 8000f6c:	681a      	ldr	r2, [r3, #0]
 8000f6e:	4b3d      	ldr	r3, [pc, #244]	; (8001064 <HAL_RCC_OscConfig+0x33c>)
 8000f70:	2101      	movs	r1, #1
 8000f72:	438a      	bics	r2, r1
 8000f74:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f76:	f7ff fc7d 	bl	8000874 <HAL_GetTick>
 8000f7a:	0003      	movs	r3, r0
 8000f7c:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8000f7e:	e008      	b.n	8000f92 <HAL_RCC_OscConfig+0x26a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000f80:	f7ff fc78 	bl	8000874 <HAL_GetTick>
 8000f84:	0002      	movs	r2, r0
 8000f86:	697b      	ldr	r3, [r7, #20]
 8000f88:	1ad3      	subs	r3, r2, r3
 8000f8a:	2b02      	cmp	r3, #2
 8000f8c:	d901      	bls.n	8000f92 <HAL_RCC_OscConfig+0x26a>
          {
            return HAL_TIMEOUT;
 8000f8e:	2303      	movs	r3, #3
 8000f90:	e293      	b.n	80014ba <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8000f92:	4b34      	ldr	r3, [pc, #208]	; (8001064 <HAL_RCC_OscConfig+0x33c>)
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	2204      	movs	r2, #4
 8000f98:	4013      	ands	r3, r2
 8000f9a:	d1f1      	bne.n	8000f80 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	2210      	movs	r2, #16
 8000fa2:	4013      	ands	r3, r2
 8000fa4:	d100      	bne.n	8000fa8 <HAL_RCC_OscConfig+0x280>
 8000fa6:	e0a2      	b.n	80010ee <HAL_RCC_OscConfig+0x3c6>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8000fa8:	69fb      	ldr	r3, [r7, #28]
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d140      	bne.n	8001030 <HAL_RCC_OscConfig+0x308>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000fae:	4b2d      	ldr	r3, [pc, #180]	; (8001064 <HAL_RCC_OscConfig+0x33c>)
 8000fb0:	681a      	ldr	r2, [r3, #0]
 8000fb2:	2380      	movs	r3, #128	; 0x80
 8000fb4:	009b      	lsls	r3, r3, #2
 8000fb6:	4013      	ands	r3, r2
 8000fb8:	d005      	beq.n	8000fc6 <HAL_RCC_OscConfig+0x29e>
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	69db      	ldr	r3, [r3, #28]
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d101      	bne.n	8000fc6 <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8000fc2:	2301      	movs	r3, #1
 8000fc4:	e279      	b.n	80014ba <HAL_RCC_OscConfig+0x792>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000fc6:	4b27      	ldr	r3, [pc, #156]	; (8001064 <HAL_RCC_OscConfig+0x33c>)
 8000fc8:	685b      	ldr	r3, [r3, #4]
 8000fca:	4a2d      	ldr	r2, [pc, #180]	; (8001080 <HAL_RCC_OscConfig+0x358>)
 8000fcc:	4013      	ands	r3, r2
 8000fce:	0019      	movs	r1, r3
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000fd4:	4b23      	ldr	r3, [pc, #140]	; (8001064 <HAL_RCC_OscConfig+0x33c>)
 8000fd6:	430a      	orrs	r2, r1
 8000fd8:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000fda:	4b22      	ldr	r3, [pc, #136]	; (8001064 <HAL_RCC_OscConfig+0x33c>)
 8000fdc:	685b      	ldr	r3, [r3, #4]
 8000fde:	021b      	lsls	r3, r3, #8
 8000fe0:	0a19      	lsrs	r1, r3, #8
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	6a1b      	ldr	r3, [r3, #32]
 8000fe6:	061a      	lsls	r2, r3, #24
 8000fe8:	4b1e      	ldr	r3, [pc, #120]	; (8001064 <HAL_RCC_OscConfig+0x33c>)
 8000fea:	430a      	orrs	r2, r1
 8000fec:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ff2:	0b5b      	lsrs	r3, r3, #13
 8000ff4:	3301      	adds	r3, #1
 8000ff6:	2280      	movs	r2, #128	; 0x80
 8000ff8:	0212      	lsls	r2, r2, #8
 8000ffa:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8000ffc:	4b19      	ldr	r3, [pc, #100]	; (8001064 <HAL_RCC_OscConfig+0x33c>)
 8000ffe:	68db      	ldr	r3, [r3, #12]
 8001000:	091b      	lsrs	r3, r3, #4
 8001002:	210f      	movs	r1, #15
 8001004:	400b      	ands	r3, r1
 8001006:	491b      	ldr	r1, [pc, #108]	; (8001074 <HAL_RCC_OscConfig+0x34c>)
 8001008:	5ccb      	ldrb	r3, [r1, r3]
 800100a:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 800100c:	4b1a      	ldr	r3, [pc, #104]	; (8001078 <HAL_RCC_OscConfig+0x350>)
 800100e:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8001010:	4b1a      	ldr	r3, [pc, #104]	; (800107c <HAL_RCC_OscConfig+0x354>)
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	2513      	movs	r5, #19
 8001016:	197c      	adds	r4, r7, r5
 8001018:	0018      	movs	r0, r3
 800101a:	f7ff fbe5 	bl	80007e8 <HAL_InitTick>
 800101e:	0003      	movs	r3, r0
 8001020:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8001022:	197b      	adds	r3, r7, r5
 8001024:	781b      	ldrb	r3, [r3, #0]
 8001026:	2b00      	cmp	r3, #0
 8001028:	d061      	beq.n	80010ee <HAL_RCC_OscConfig+0x3c6>
        {
          return status;
 800102a:	197b      	adds	r3, r7, r5
 800102c:	781b      	ldrb	r3, [r3, #0]
 800102e:	e244      	b.n	80014ba <HAL_RCC_OscConfig+0x792>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	69db      	ldr	r3, [r3, #28]
 8001034:	2b00      	cmp	r3, #0
 8001036:	d040      	beq.n	80010ba <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001038:	4b0a      	ldr	r3, [pc, #40]	; (8001064 <HAL_RCC_OscConfig+0x33c>)
 800103a:	681a      	ldr	r2, [r3, #0]
 800103c:	4b09      	ldr	r3, [pc, #36]	; (8001064 <HAL_RCC_OscConfig+0x33c>)
 800103e:	2180      	movs	r1, #128	; 0x80
 8001040:	0049      	lsls	r1, r1, #1
 8001042:	430a      	orrs	r2, r1
 8001044:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001046:	f7ff fc15 	bl	8000874 <HAL_GetTick>
 800104a:	0003      	movs	r3, r0
 800104c:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800104e:	e019      	b.n	8001084 <HAL_RCC_OscConfig+0x35c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001050:	f7ff fc10 	bl	8000874 <HAL_GetTick>
 8001054:	0002      	movs	r2, r0
 8001056:	697b      	ldr	r3, [r7, #20]
 8001058:	1ad3      	subs	r3, r2, r3
 800105a:	2b02      	cmp	r3, #2
 800105c:	d912      	bls.n	8001084 <HAL_RCC_OscConfig+0x35c>
          {
            return HAL_TIMEOUT;
 800105e:	2303      	movs	r3, #3
 8001060:	e22b      	b.n	80014ba <HAL_RCC_OscConfig+0x792>
 8001062:	46c0      	nop			; (mov r8, r8)
 8001064:	40021000 	.word	0x40021000
 8001068:	fffeffff 	.word	0xfffeffff
 800106c:	fffbffff 	.word	0xfffbffff
 8001070:	ffffe0ff 	.word	0xffffe0ff
 8001074:	080027dc 	.word	0x080027dc
 8001078:	20000000 	.word	0x20000000
 800107c:	20000004 	.word	0x20000004
 8001080:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001084:	4bca      	ldr	r3, [pc, #808]	; (80013b0 <HAL_RCC_OscConfig+0x688>)
 8001086:	681a      	ldr	r2, [r3, #0]
 8001088:	2380      	movs	r3, #128	; 0x80
 800108a:	009b      	lsls	r3, r3, #2
 800108c:	4013      	ands	r3, r2
 800108e:	d0df      	beq.n	8001050 <HAL_RCC_OscConfig+0x328>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001090:	4bc7      	ldr	r3, [pc, #796]	; (80013b0 <HAL_RCC_OscConfig+0x688>)
 8001092:	685b      	ldr	r3, [r3, #4]
 8001094:	4ac7      	ldr	r2, [pc, #796]	; (80013b4 <HAL_RCC_OscConfig+0x68c>)
 8001096:	4013      	ands	r3, r2
 8001098:	0019      	movs	r1, r3
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800109e:	4bc4      	ldr	r3, [pc, #784]	; (80013b0 <HAL_RCC_OscConfig+0x688>)
 80010a0:	430a      	orrs	r2, r1
 80010a2:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80010a4:	4bc2      	ldr	r3, [pc, #776]	; (80013b0 <HAL_RCC_OscConfig+0x688>)
 80010a6:	685b      	ldr	r3, [r3, #4]
 80010a8:	021b      	lsls	r3, r3, #8
 80010aa:	0a19      	lsrs	r1, r3, #8
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	6a1b      	ldr	r3, [r3, #32]
 80010b0:	061a      	lsls	r2, r3, #24
 80010b2:	4bbf      	ldr	r3, [pc, #764]	; (80013b0 <HAL_RCC_OscConfig+0x688>)
 80010b4:	430a      	orrs	r2, r1
 80010b6:	605a      	str	r2, [r3, #4]
 80010b8:	e019      	b.n	80010ee <HAL_RCC_OscConfig+0x3c6>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80010ba:	4bbd      	ldr	r3, [pc, #756]	; (80013b0 <HAL_RCC_OscConfig+0x688>)
 80010bc:	681a      	ldr	r2, [r3, #0]
 80010be:	4bbc      	ldr	r3, [pc, #752]	; (80013b0 <HAL_RCC_OscConfig+0x688>)
 80010c0:	49bd      	ldr	r1, [pc, #756]	; (80013b8 <HAL_RCC_OscConfig+0x690>)
 80010c2:	400a      	ands	r2, r1
 80010c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010c6:	f7ff fbd5 	bl	8000874 <HAL_GetTick>
 80010ca:	0003      	movs	r3, r0
 80010cc:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80010ce:	e008      	b.n	80010e2 <HAL_RCC_OscConfig+0x3ba>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80010d0:	f7ff fbd0 	bl	8000874 <HAL_GetTick>
 80010d4:	0002      	movs	r2, r0
 80010d6:	697b      	ldr	r3, [r7, #20]
 80010d8:	1ad3      	subs	r3, r2, r3
 80010da:	2b02      	cmp	r3, #2
 80010dc:	d901      	bls.n	80010e2 <HAL_RCC_OscConfig+0x3ba>
          {
            return HAL_TIMEOUT;
 80010de:	2303      	movs	r3, #3
 80010e0:	e1eb      	b.n	80014ba <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80010e2:	4bb3      	ldr	r3, [pc, #716]	; (80013b0 <HAL_RCC_OscConfig+0x688>)
 80010e4:	681a      	ldr	r2, [r3, #0]
 80010e6:	2380      	movs	r3, #128	; 0x80
 80010e8:	009b      	lsls	r3, r3, #2
 80010ea:	4013      	ands	r3, r2
 80010ec:	d1f0      	bne.n	80010d0 <HAL_RCC_OscConfig+0x3a8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	2208      	movs	r2, #8
 80010f4:	4013      	ands	r3, r2
 80010f6:	d036      	beq.n	8001166 <HAL_RCC_OscConfig+0x43e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	695b      	ldr	r3, [r3, #20]
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d019      	beq.n	8001134 <HAL_RCC_OscConfig+0x40c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001100:	4bab      	ldr	r3, [pc, #684]	; (80013b0 <HAL_RCC_OscConfig+0x688>)
 8001102:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001104:	4baa      	ldr	r3, [pc, #680]	; (80013b0 <HAL_RCC_OscConfig+0x688>)
 8001106:	2101      	movs	r1, #1
 8001108:	430a      	orrs	r2, r1
 800110a:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800110c:	f7ff fbb2 	bl	8000874 <HAL_GetTick>
 8001110:	0003      	movs	r3, r0
 8001112:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001114:	e008      	b.n	8001128 <HAL_RCC_OscConfig+0x400>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001116:	f7ff fbad 	bl	8000874 <HAL_GetTick>
 800111a:	0002      	movs	r2, r0
 800111c:	697b      	ldr	r3, [r7, #20]
 800111e:	1ad3      	subs	r3, r2, r3
 8001120:	2b02      	cmp	r3, #2
 8001122:	d901      	bls.n	8001128 <HAL_RCC_OscConfig+0x400>
        {
          return HAL_TIMEOUT;
 8001124:	2303      	movs	r3, #3
 8001126:	e1c8      	b.n	80014ba <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001128:	4ba1      	ldr	r3, [pc, #644]	; (80013b0 <HAL_RCC_OscConfig+0x688>)
 800112a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800112c:	2202      	movs	r2, #2
 800112e:	4013      	ands	r3, r2
 8001130:	d0f1      	beq.n	8001116 <HAL_RCC_OscConfig+0x3ee>
 8001132:	e018      	b.n	8001166 <HAL_RCC_OscConfig+0x43e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001134:	4b9e      	ldr	r3, [pc, #632]	; (80013b0 <HAL_RCC_OscConfig+0x688>)
 8001136:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001138:	4b9d      	ldr	r3, [pc, #628]	; (80013b0 <HAL_RCC_OscConfig+0x688>)
 800113a:	2101      	movs	r1, #1
 800113c:	438a      	bics	r2, r1
 800113e:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001140:	f7ff fb98 	bl	8000874 <HAL_GetTick>
 8001144:	0003      	movs	r3, r0
 8001146:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001148:	e008      	b.n	800115c <HAL_RCC_OscConfig+0x434>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800114a:	f7ff fb93 	bl	8000874 <HAL_GetTick>
 800114e:	0002      	movs	r2, r0
 8001150:	697b      	ldr	r3, [r7, #20]
 8001152:	1ad3      	subs	r3, r2, r3
 8001154:	2b02      	cmp	r3, #2
 8001156:	d901      	bls.n	800115c <HAL_RCC_OscConfig+0x434>
        {
          return HAL_TIMEOUT;
 8001158:	2303      	movs	r3, #3
 800115a:	e1ae      	b.n	80014ba <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800115c:	4b94      	ldr	r3, [pc, #592]	; (80013b0 <HAL_RCC_OscConfig+0x688>)
 800115e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001160:	2202      	movs	r2, #2
 8001162:	4013      	ands	r3, r2
 8001164:	d1f1      	bne.n	800114a <HAL_RCC_OscConfig+0x422>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	2204      	movs	r2, #4
 800116c:	4013      	ands	r3, r2
 800116e:	d100      	bne.n	8001172 <HAL_RCC_OscConfig+0x44a>
 8001170:	e0ae      	b.n	80012d0 <HAL_RCC_OscConfig+0x5a8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001172:	2023      	movs	r0, #35	; 0x23
 8001174:	183b      	adds	r3, r7, r0
 8001176:	2200      	movs	r2, #0
 8001178:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800117a:	4b8d      	ldr	r3, [pc, #564]	; (80013b0 <HAL_RCC_OscConfig+0x688>)
 800117c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800117e:	2380      	movs	r3, #128	; 0x80
 8001180:	055b      	lsls	r3, r3, #21
 8001182:	4013      	ands	r3, r2
 8001184:	d109      	bne.n	800119a <HAL_RCC_OscConfig+0x472>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001186:	4b8a      	ldr	r3, [pc, #552]	; (80013b0 <HAL_RCC_OscConfig+0x688>)
 8001188:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800118a:	4b89      	ldr	r3, [pc, #548]	; (80013b0 <HAL_RCC_OscConfig+0x688>)
 800118c:	2180      	movs	r1, #128	; 0x80
 800118e:	0549      	lsls	r1, r1, #21
 8001190:	430a      	orrs	r2, r1
 8001192:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8001194:	183b      	adds	r3, r7, r0
 8001196:	2201      	movs	r2, #1
 8001198:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800119a:	4b88      	ldr	r3, [pc, #544]	; (80013bc <HAL_RCC_OscConfig+0x694>)
 800119c:	681a      	ldr	r2, [r3, #0]
 800119e:	2380      	movs	r3, #128	; 0x80
 80011a0:	005b      	lsls	r3, r3, #1
 80011a2:	4013      	ands	r3, r2
 80011a4:	d11a      	bne.n	80011dc <HAL_RCC_OscConfig+0x4b4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80011a6:	4b85      	ldr	r3, [pc, #532]	; (80013bc <HAL_RCC_OscConfig+0x694>)
 80011a8:	681a      	ldr	r2, [r3, #0]
 80011aa:	4b84      	ldr	r3, [pc, #528]	; (80013bc <HAL_RCC_OscConfig+0x694>)
 80011ac:	2180      	movs	r1, #128	; 0x80
 80011ae:	0049      	lsls	r1, r1, #1
 80011b0:	430a      	orrs	r2, r1
 80011b2:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80011b4:	f7ff fb5e 	bl	8000874 <HAL_GetTick>
 80011b8:	0003      	movs	r3, r0
 80011ba:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80011bc:	e008      	b.n	80011d0 <HAL_RCC_OscConfig+0x4a8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80011be:	f7ff fb59 	bl	8000874 <HAL_GetTick>
 80011c2:	0002      	movs	r2, r0
 80011c4:	697b      	ldr	r3, [r7, #20]
 80011c6:	1ad3      	subs	r3, r2, r3
 80011c8:	2b64      	cmp	r3, #100	; 0x64
 80011ca:	d901      	bls.n	80011d0 <HAL_RCC_OscConfig+0x4a8>
        {
          return HAL_TIMEOUT;
 80011cc:	2303      	movs	r3, #3
 80011ce:	e174      	b.n	80014ba <HAL_RCC_OscConfig+0x792>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80011d0:	4b7a      	ldr	r3, [pc, #488]	; (80013bc <HAL_RCC_OscConfig+0x694>)
 80011d2:	681a      	ldr	r2, [r3, #0]
 80011d4:	2380      	movs	r3, #128	; 0x80
 80011d6:	005b      	lsls	r3, r3, #1
 80011d8:	4013      	ands	r3, r2
 80011da:	d0f0      	beq.n	80011be <HAL_RCC_OscConfig+0x496>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	689a      	ldr	r2, [r3, #8]
 80011e0:	2380      	movs	r3, #128	; 0x80
 80011e2:	005b      	lsls	r3, r3, #1
 80011e4:	429a      	cmp	r2, r3
 80011e6:	d107      	bne.n	80011f8 <HAL_RCC_OscConfig+0x4d0>
 80011e8:	4b71      	ldr	r3, [pc, #452]	; (80013b0 <HAL_RCC_OscConfig+0x688>)
 80011ea:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80011ec:	4b70      	ldr	r3, [pc, #448]	; (80013b0 <HAL_RCC_OscConfig+0x688>)
 80011ee:	2180      	movs	r1, #128	; 0x80
 80011f0:	0049      	lsls	r1, r1, #1
 80011f2:	430a      	orrs	r2, r1
 80011f4:	651a      	str	r2, [r3, #80]	; 0x50
 80011f6:	e031      	b.n	800125c <HAL_RCC_OscConfig+0x534>
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	689b      	ldr	r3, [r3, #8]
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d10c      	bne.n	800121a <HAL_RCC_OscConfig+0x4f2>
 8001200:	4b6b      	ldr	r3, [pc, #428]	; (80013b0 <HAL_RCC_OscConfig+0x688>)
 8001202:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001204:	4b6a      	ldr	r3, [pc, #424]	; (80013b0 <HAL_RCC_OscConfig+0x688>)
 8001206:	496c      	ldr	r1, [pc, #432]	; (80013b8 <HAL_RCC_OscConfig+0x690>)
 8001208:	400a      	ands	r2, r1
 800120a:	651a      	str	r2, [r3, #80]	; 0x50
 800120c:	4b68      	ldr	r3, [pc, #416]	; (80013b0 <HAL_RCC_OscConfig+0x688>)
 800120e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001210:	4b67      	ldr	r3, [pc, #412]	; (80013b0 <HAL_RCC_OscConfig+0x688>)
 8001212:	496b      	ldr	r1, [pc, #428]	; (80013c0 <HAL_RCC_OscConfig+0x698>)
 8001214:	400a      	ands	r2, r1
 8001216:	651a      	str	r2, [r3, #80]	; 0x50
 8001218:	e020      	b.n	800125c <HAL_RCC_OscConfig+0x534>
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	689a      	ldr	r2, [r3, #8]
 800121e:	23a0      	movs	r3, #160	; 0xa0
 8001220:	00db      	lsls	r3, r3, #3
 8001222:	429a      	cmp	r2, r3
 8001224:	d10e      	bne.n	8001244 <HAL_RCC_OscConfig+0x51c>
 8001226:	4b62      	ldr	r3, [pc, #392]	; (80013b0 <HAL_RCC_OscConfig+0x688>)
 8001228:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800122a:	4b61      	ldr	r3, [pc, #388]	; (80013b0 <HAL_RCC_OscConfig+0x688>)
 800122c:	2180      	movs	r1, #128	; 0x80
 800122e:	00c9      	lsls	r1, r1, #3
 8001230:	430a      	orrs	r2, r1
 8001232:	651a      	str	r2, [r3, #80]	; 0x50
 8001234:	4b5e      	ldr	r3, [pc, #376]	; (80013b0 <HAL_RCC_OscConfig+0x688>)
 8001236:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001238:	4b5d      	ldr	r3, [pc, #372]	; (80013b0 <HAL_RCC_OscConfig+0x688>)
 800123a:	2180      	movs	r1, #128	; 0x80
 800123c:	0049      	lsls	r1, r1, #1
 800123e:	430a      	orrs	r2, r1
 8001240:	651a      	str	r2, [r3, #80]	; 0x50
 8001242:	e00b      	b.n	800125c <HAL_RCC_OscConfig+0x534>
 8001244:	4b5a      	ldr	r3, [pc, #360]	; (80013b0 <HAL_RCC_OscConfig+0x688>)
 8001246:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001248:	4b59      	ldr	r3, [pc, #356]	; (80013b0 <HAL_RCC_OscConfig+0x688>)
 800124a:	495b      	ldr	r1, [pc, #364]	; (80013b8 <HAL_RCC_OscConfig+0x690>)
 800124c:	400a      	ands	r2, r1
 800124e:	651a      	str	r2, [r3, #80]	; 0x50
 8001250:	4b57      	ldr	r3, [pc, #348]	; (80013b0 <HAL_RCC_OscConfig+0x688>)
 8001252:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001254:	4b56      	ldr	r3, [pc, #344]	; (80013b0 <HAL_RCC_OscConfig+0x688>)
 8001256:	495a      	ldr	r1, [pc, #360]	; (80013c0 <HAL_RCC_OscConfig+0x698>)
 8001258:	400a      	ands	r2, r1
 800125a:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	689b      	ldr	r3, [r3, #8]
 8001260:	2b00      	cmp	r3, #0
 8001262:	d015      	beq.n	8001290 <HAL_RCC_OscConfig+0x568>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001264:	f7ff fb06 	bl	8000874 <HAL_GetTick>
 8001268:	0003      	movs	r3, r0
 800126a:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800126c:	e009      	b.n	8001282 <HAL_RCC_OscConfig+0x55a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800126e:	f7ff fb01 	bl	8000874 <HAL_GetTick>
 8001272:	0002      	movs	r2, r0
 8001274:	697b      	ldr	r3, [r7, #20]
 8001276:	1ad3      	subs	r3, r2, r3
 8001278:	4a52      	ldr	r2, [pc, #328]	; (80013c4 <HAL_RCC_OscConfig+0x69c>)
 800127a:	4293      	cmp	r3, r2
 800127c:	d901      	bls.n	8001282 <HAL_RCC_OscConfig+0x55a>
        {
          return HAL_TIMEOUT;
 800127e:	2303      	movs	r3, #3
 8001280:	e11b      	b.n	80014ba <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001282:	4b4b      	ldr	r3, [pc, #300]	; (80013b0 <HAL_RCC_OscConfig+0x688>)
 8001284:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001286:	2380      	movs	r3, #128	; 0x80
 8001288:	009b      	lsls	r3, r3, #2
 800128a:	4013      	ands	r3, r2
 800128c:	d0ef      	beq.n	800126e <HAL_RCC_OscConfig+0x546>
 800128e:	e014      	b.n	80012ba <HAL_RCC_OscConfig+0x592>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001290:	f7ff faf0 	bl	8000874 <HAL_GetTick>
 8001294:	0003      	movs	r3, r0
 8001296:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001298:	e009      	b.n	80012ae <HAL_RCC_OscConfig+0x586>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800129a:	f7ff faeb 	bl	8000874 <HAL_GetTick>
 800129e:	0002      	movs	r2, r0
 80012a0:	697b      	ldr	r3, [r7, #20]
 80012a2:	1ad3      	subs	r3, r2, r3
 80012a4:	4a47      	ldr	r2, [pc, #284]	; (80013c4 <HAL_RCC_OscConfig+0x69c>)
 80012a6:	4293      	cmp	r3, r2
 80012a8:	d901      	bls.n	80012ae <HAL_RCC_OscConfig+0x586>
        {
          return HAL_TIMEOUT;
 80012aa:	2303      	movs	r3, #3
 80012ac:	e105      	b.n	80014ba <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80012ae:	4b40      	ldr	r3, [pc, #256]	; (80013b0 <HAL_RCC_OscConfig+0x688>)
 80012b0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80012b2:	2380      	movs	r3, #128	; 0x80
 80012b4:	009b      	lsls	r3, r3, #2
 80012b6:	4013      	ands	r3, r2
 80012b8:	d1ef      	bne.n	800129a <HAL_RCC_OscConfig+0x572>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80012ba:	2323      	movs	r3, #35	; 0x23
 80012bc:	18fb      	adds	r3, r7, r3
 80012be:	781b      	ldrb	r3, [r3, #0]
 80012c0:	2b01      	cmp	r3, #1
 80012c2:	d105      	bne.n	80012d0 <HAL_RCC_OscConfig+0x5a8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80012c4:	4b3a      	ldr	r3, [pc, #232]	; (80013b0 <HAL_RCC_OscConfig+0x688>)
 80012c6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80012c8:	4b39      	ldr	r3, [pc, #228]	; (80013b0 <HAL_RCC_OscConfig+0x688>)
 80012ca:	493f      	ldr	r1, [pc, #252]	; (80013c8 <HAL_RCC_OscConfig+0x6a0>)
 80012cc:	400a      	ands	r2, r1
 80012ce:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	2220      	movs	r2, #32
 80012d6:	4013      	ands	r3, r2
 80012d8:	d049      	beq.n	800136e <HAL_RCC_OscConfig+0x646>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	699b      	ldr	r3, [r3, #24]
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d026      	beq.n	8001330 <HAL_RCC_OscConfig+0x608>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 80012e2:	4b33      	ldr	r3, [pc, #204]	; (80013b0 <HAL_RCC_OscConfig+0x688>)
 80012e4:	689a      	ldr	r2, [r3, #8]
 80012e6:	4b32      	ldr	r3, [pc, #200]	; (80013b0 <HAL_RCC_OscConfig+0x688>)
 80012e8:	2101      	movs	r1, #1
 80012ea:	430a      	orrs	r2, r1
 80012ec:	609a      	str	r2, [r3, #8]
 80012ee:	4b30      	ldr	r3, [pc, #192]	; (80013b0 <HAL_RCC_OscConfig+0x688>)
 80012f0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80012f2:	4b2f      	ldr	r3, [pc, #188]	; (80013b0 <HAL_RCC_OscConfig+0x688>)
 80012f4:	2101      	movs	r1, #1
 80012f6:	430a      	orrs	r2, r1
 80012f8:	635a      	str	r2, [r3, #52]	; 0x34
 80012fa:	4b34      	ldr	r3, [pc, #208]	; (80013cc <HAL_RCC_OscConfig+0x6a4>)
 80012fc:	6a1a      	ldr	r2, [r3, #32]
 80012fe:	4b33      	ldr	r3, [pc, #204]	; (80013cc <HAL_RCC_OscConfig+0x6a4>)
 8001300:	2180      	movs	r1, #128	; 0x80
 8001302:	0189      	lsls	r1, r1, #6
 8001304:	430a      	orrs	r2, r1
 8001306:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001308:	f7ff fab4 	bl	8000874 <HAL_GetTick>
 800130c:	0003      	movs	r3, r0
 800130e:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001310:	e008      	b.n	8001324 <HAL_RCC_OscConfig+0x5fc>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001312:	f7ff faaf 	bl	8000874 <HAL_GetTick>
 8001316:	0002      	movs	r2, r0
 8001318:	697b      	ldr	r3, [r7, #20]
 800131a:	1ad3      	subs	r3, r2, r3
 800131c:	2b02      	cmp	r3, #2
 800131e:	d901      	bls.n	8001324 <HAL_RCC_OscConfig+0x5fc>
          {
            return HAL_TIMEOUT;
 8001320:	2303      	movs	r3, #3
 8001322:	e0ca      	b.n	80014ba <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001324:	4b22      	ldr	r3, [pc, #136]	; (80013b0 <HAL_RCC_OscConfig+0x688>)
 8001326:	689b      	ldr	r3, [r3, #8]
 8001328:	2202      	movs	r2, #2
 800132a:	4013      	ands	r3, r2
 800132c:	d0f1      	beq.n	8001312 <HAL_RCC_OscConfig+0x5ea>
 800132e:	e01e      	b.n	800136e <HAL_RCC_OscConfig+0x646>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8001330:	4b1f      	ldr	r3, [pc, #124]	; (80013b0 <HAL_RCC_OscConfig+0x688>)
 8001332:	689a      	ldr	r2, [r3, #8]
 8001334:	4b1e      	ldr	r3, [pc, #120]	; (80013b0 <HAL_RCC_OscConfig+0x688>)
 8001336:	2101      	movs	r1, #1
 8001338:	438a      	bics	r2, r1
 800133a:	609a      	str	r2, [r3, #8]
 800133c:	4b23      	ldr	r3, [pc, #140]	; (80013cc <HAL_RCC_OscConfig+0x6a4>)
 800133e:	6a1a      	ldr	r2, [r3, #32]
 8001340:	4b22      	ldr	r3, [pc, #136]	; (80013cc <HAL_RCC_OscConfig+0x6a4>)
 8001342:	4923      	ldr	r1, [pc, #140]	; (80013d0 <HAL_RCC_OscConfig+0x6a8>)
 8001344:	400a      	ands	r2, r1
 8001346:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001348:	f7ff fa94 	bl	8000874 <HAL_GetTick>
 800134c:	0003      	movs	r3, r0
 800134e:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001350:	e008      	b.n	8001364 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001352:	f7ff fa8f 	bl	8000874 <HAL_GetTick>
 8001356:	0002      	movs	r2, r0
 8001358:	697b      	ldr	r3, [r7, #20]
 800135a:	1ad3      	subs	r3, r2, r3
 800135c:	2b02      	cmp	r3, #2
 800135e:	d901      	bls.n	8001364 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 8001360:	2303      	movs	r3, #3
 8001362:	e0aa      	b.n	80014ba <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001364:	4b12      	ldr	r3, [pc, #72]	; (80013b0 <HAL_RCC_OscConfig+0x688>)
 8001366:	689b      	ldr	r3, [r3, #8]
 8001368:	2202      	movs	r2, #2
 800136a:	4013      	ands	r3, r2
 800136c:	d1f1      	bne.n	8001352 <HAL_RCC_OscConfig+0x62a>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001372:	2b00      	cmp	r3, #0
 8001374:	d100      	bne.n	8001378 <HAL_RCC_OscConfig+0x650>
 8001376:	e09f      	b.n	80014b8 <HAL_RCC_OscConfig+0x790>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001378:	69fb      	ldr	r3, [r7, #28]
 800137a:	2b0c      	cmp	r3, #12
 800137c:	d100      	bne.n	8001380 <HAL_RCC_OscConfig+0x658>
 800137e:	e078      	b.n	8001472 <HAL_RCC_OscConfig+0x74a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001384:	2b02      	cmp	r3, #2
 8001386:	d159      	bne.n	800143c <HAL_RCC_OscConfig+0x714>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001388:	4b09      	ldr	r3, [pc, #36]	; (80013b0 <HAL_RCC_OscConfig+0x688>)
 800138a:	681a      	ldr	r2, [r3, #0]
 800138c:	4b08      	ldr	r3, [pc, #32]	; (80013b0 <HAL_RCC_OscConfig+0x688>)
 800138e:	4911      	ldr	r1, [pc, #68]	; (80013d4 <HAL_RCC_OscConfig+0x6ac>)
 8001390:	400a      	ands	r2, r1
 8001392:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001394:	f7ff fa6e 	bl	8000874 <HAL_GetTick>
 8001398:	0003      	movs	r3, r0
 800139a:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800139c:	e01c      	b.n	80013d8 <HAL_RCC_OscConfig+0x6b0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800139e:	f7ff fa69 	bl	8000874 <HAL_GetTick>
 80013a2:	0002      	movs	r2, r0
 80013a4:	697b      	ldr	r3, [r7, #20]
 80013a6:	1ad3      	subs	r3, r2, r3
 80013a8:	2b02      	cmp	r3, #2
 80013aa:	d915      	bls.n	80013d8 <HAL_RCC_OscConfig+0x6b0>
          {
            return HAL_TIMEOUT;
 80013ac:	2303      	movs	r3, #3
 80013ae:	e084      	b.n	80014ba <HAL_RCC_OscConfig+0x792>
 80013b0:	40021000 	.word	0x40021000
 80013b4:	ffff1fff 	.word	0xffff1fff
 80013b8:	fffffeff 	.word	0xfffffeff
 80013bc:	40007000 	.word	0x40007000
 80013c0:	fffffbff 	.word	0xfffffbff
 80013c4:	00001388 	.word	0x00001388
 80013c8:	efffffff 	.word	0xefffffff
 80013cc:	40010000 	.word	0x40010000
 80013d0:	ffffdfff 	.word	0xffffdfff
 80013d4:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80013d8:	4b3a      	ldr	r3, [pc, #232]	; (80014c4 <HAL_RCC_OscConfig+0x79c>)
 80013da:	681a      	ldr	r2, [r3, #0]
 80013dc:	2380      	movs	r3, #128	; 0x80
 80013de:	049b      	lsls	r3, r3, #18
 80013e0:	4013      	ands	r3, r2
 80013e2:	d1dc      	bne.n	800139e <HAL_RCC_OscConfig+0x676>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80013e4:	4b37      	ldr	r3, [pc, #220]	; (80014c4 <HAL_RCC_OscConfig+0x79c>)
 80013e6:	68db      	ldr	r3, [r3, #12]
 80013e8:	4a37      	ldr	r2, [pc, #220]	; (80014c8 <HAL_RCC_OscConfig+0x7a0>)
 80013ea:	4013      	ands	r3, r2
 80013ec:	0019      	movs	r1, r3
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013f6:	431a      	orrs	r2, r3
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80013fc:	431a      	orrs	r2, r3
 80013fe:	4b31      	ldr	r3, [pc, #196]	; (80014c4 <HAL_RCC_OscConfig+0x79c>)
 8001400:	430a      	orrs	r2, r1
 8001402:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001404:	4b2f      	ldr	r3, [pc, #188]	; (80014c4 <HAL_RCC_OscConfig+0x79c>)
 8001406:	681a      	ldr	r2, [r3, #0]
 8001408:	4b2e      	ldr	r3, [pc, #184]	; (80014c4 <HAL_RCC_OscConfig+0x79c>)
 800140a:	2180      	movs	r1, #128	; 0x80
 800140c:	0449      	lsls	r1, r1, #17
 800140e:	430a      	orrs	r2, r1
 8001410:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001412:	f7ff fa2f 	bl	8000874 <HAL_GetTick>
 8001416:	0003      	movs	r3, r0
 8001418:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 800141a:	e008      	b.n	800142e <HAL_RCC_OscConfig+0x706>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800141c:	f7ff fa2a 	bl	8000874 <HAL_GetTick>
 8001420:	0002      	movs	r2, r0
 8001422:	697b      	ldr	r3, [r7, #20]
 8001424:	1ad3      	subs	r3, r2, r3
 8001426:	2b02      	cmp	r3, #2
 8001428:	d901      	bls.n	800142e <HAL_RCC_OscConfig+0x706>
          {
            return HAL_TIMEOUT;
 800142a:	2303      	movs	r3, #3
 800142c:	e045      	b.n	80014ba <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 800142e:	4b25      	ldr	r3, [pc, #148]	; (80014c4 <HAL_RCC_OscConfig+0x79c>)
 8001430:	681a      	ldr	r2, [r3, #0]
 8001432:	2380      	movs	r3, #128	; 0x80
 8001434:	049b      	lsls	r3, r3, #18
 8001436:	4013      	ands	r3, r2
 8001438:	d0f0      	beq.n	800141c <HAL_RCC_OscConfig+0x6f4>
 800143a:	e03d      	b.n	80014b8 <HAL_RCC_OscConfig+0x790>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800143c:	4b21      	ldr	r3, [pc, #132]	; (80014c4 <HAL_RCC_OscConfig+0x79c>)
 800143e:	681a      	ldr	r2, [r3, #0]
 8001440:	4b20      	ldr	r3, [pc, #128]	; (80014c4 <HAL_RCC_OscConfig+0x79c>)
 8001442:	4922      	ldr	r1, [pc, #136]	; (80014cc <HAL_RCC_OscConfig+0x7a4>)
 8001444:	400a      	ands	r2, r1
 8001446:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001448:	f7ff fa14 	bl	8000874 <HAL_GetTick>
 800144c:	0003      	movs	r3, r0
 800144e:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001450:	e008      	b.n	8001464 <HAL_RCC_OscConfig+0x73c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001452:	f7ff fa0f 	bl	8000874 <HAL_GetTick>
 8001456:	0002      	movs	r2, r0
 8001458:	697b      	ldr	r3, [r7, #20]
 800145a:	1ad3      	subs	r3, r2, r3
 800145c:	2b02      	cmp	r3, #2
 800145e:	d901      	bls.n	8001464 <HAL_RCC_OscConfig+0x73c>
          {
            return HAL_TIMEOUT;
 8001460:	2303      	movs	r3, #3
 8001462:	e02a      	b.n	80014ba <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001464:	4b17      	ldr	r3, [pc, #92]	; (80014c4 <HAL_RCC_OscConfig+0x79c>)
 8001466:	681a      	ldr	r2, [r3, #0]
 8001468:	2380      	movs	r3, #128	; 0x80
 800146a:	049b      	lsls	r3, r3, #18
 800146c:	4013      	ands	r3, r2
 800146e:	d1f0      	bne.n	8001452 <HAL_RCC_OscConfig+0x72a>
 8001470:	e022      	b.n	80014b8 <HAL_RCC_OscConfig+0x790>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001476:	2b01      	cmp	r3, #1
 8001478:	d101      	bne.n	800147e <HAL_RCC_OscConfig+0x756>
      {
        return HAL_ERROR;
 800147a:	2301      	movs	r3, #1
 800147c:	e01d      	b.n	80014ba <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800147e:	4b11      	ldr	r3, [pc, #68]	; (80014c4 <HAL_RCC_OscConfig+0x79c>)
 8001480:	68db      	ldr	r3, [r3, #12]
 8001482:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001484:	69ba      	ldr	r2, [r7, #24]
 8001486:	2380      	movs	r3, #128	; 0x80
 8001488:	025b      	lsls	r3, r3, #9
 800148a:	401a      	ands	r2, r3
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001490:	429a      	cmp	r2, r3
 8001492:	d10f      	bne.n	80014b4 <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001494:	69ba      	ldr	r2, [r7, #24]
 8001496:	23f0      	movs	r3, #240	; 0xf0
 8001498:	039b      	lsls	r3, r3, #14
 800149a:	401a      	ands	r2, r3
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80014a0:	429a      	cmp	r2, r3
 80014a2:	d107      	bne.n	80014b4 <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 80014a4:	69ba      	ldr	r2, [r7, #24]
 80014a6:	23c0      	movs	r3, #192	; 0xc0
 80014a8:	041b      	lsls	r3, r3, #16
 80014aa:	401a      	ands	r2, r3
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80014b0:	429a      	cmp	r2, r3
 80014b2:	d001      	beq.n	80014b8 <HAL_RCC_OscConfig+0x790>
        {
          return HAL_ERROR;
 80014b4:	2301      	movs	r3, #1
 80014b6:	e000      	b.n	80014ba <HAL_RCC_OscConfig+0x792>
        }
      }
    }
  }
  return HAL_OK;
 80014b8:	2300      	movs	r3, #0
}
 80014ba:	0018      	movs	r0, r3
 80014bc:	46bd      	mov	sp, r7
 80014be:	b00a      	add	sp, #40	; 0x28
 80014c0:	bdb0      	pop	{r4, r5, r7, pc}
 80014c2:	46c0      	nop			; (mov r8, r8)
 80014c4:	40021000 	.word	0x40021000
 80014c8:	ff02ffff 	.word	0xff02ffff
 80014cc:	feffffff 	.word	0xfeffffff

080014d0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80014d0:	b5b0      	push	{r4, r5, r7, lr}
 80014d2:	b084      	sub	sp, #16
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	6078      	str	r0, [r7, #4]
 80014d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d101      	bne.n	80014e4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80014e0:	2301      	movs	r3, #1
 80014e2:	e128      	b.n	8001736 <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80014e4:	4b96      	ldr	r3, [pc, #600]	; (8001740 <HAL_RCC_ClockConfig+0x270>)
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	2201      	movs	r2, #1
 80014ea:	4013      	ands	r3, r2
 80014ec:	683a      	ldr	r2, [r7, #0]
 80014ee:	429a      	cmp	r2, r3
 80014f0:	d91e      	bls.n	8001530 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80014f2:	4b93      	ldr	r3, [pc, #588]	; (8001740 <HAL_RCC_ClockConfig+0x270>)
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	2201      	movs	r2, #1
 80014f8:	4393      	bics	r3, r2
 80014fa:	0019      	movs	r1, r3
 80014fc:	4b90      	ldr	r3, [pc, #576]	; (8001740 <HAL_RCC_ClockConfig+0x270>)
 80014fe:	683a      	ldr	r2, [r7, #0]
 8001500:	430a      	orrs	r2, r1
 8001502:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001504:	f7ff f9b6 	bl	8000874 <HAL_GetTick>
 8001508:	0003      	movs	r3, r0
 800150a:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800150c:	e009      	b.n	8001522 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800150e:	f7ff f9b1 	bl	8000874 <HAL_GetTick>
 8001512:	0002      	movs	r2, r0
 8001514:	68fb      	ldr	r3, [r7, #12]
 8001516:	1ad3      	subs	r3, r2, r3
 8001518:	4a8a      	ldr	r2, [pc, #552]	; (8001744 <HAL_RCC_ClockConfig+0x274>)
 800151a:	4293      	cmp	r3, r2
 800151c:	d901      	bls.n	8001522 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800151e:	2303      	movs	r3, #3
 8001520:	e109      	b.n	8001736 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001522:	4b87      	ldr	r3, [pc, #540]	; (8001740 <HAL_RCC_ClockConfig+0x270>)
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	2201      	movs	r2, #1
 8001528:	4013      	ands	r3, r2
 800152a:	683a      	ldr	r2, [r7, #0]
 800152c:	429a      	cmp	r2, r3
 800152e:	d1ee      	bne.n	800150e <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	2202      	movs	r2, #2
 8001536:	4013      	ands	r3, r2
 8001538:	d009      	beq.n	800154e <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800153a:	4b83      	ldr	r3, [pc, #524]	; (8001748 <HAL_RCC_ClockConfig+0x278>)
 800153c:	68db      	ldr	r3, [r3, #12]
 800153e:	22f0      	movs	r2, #240	; 0xf0
 8001540:	4393      	bics	r3, r2
 8001542:	0019      	movs	r1, r3
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	689a      	ldr	r2, [r3, #8]
 8001548:	4b7f      	ldr	r3, [pc, #508]	; (8001748 <HAL_RCC_ClockConfig+0x278>)
 800154a:	430a      	orrs	r2, r1
 800154c:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	2201      	movs	r2, #1
 8001554:	4013      	ands	r3, r2
 8001556:	d100      	bne.n	800155a <HAL_RCC_ClockConfig+0x8a>
 8001558:	e089      	b.n	800166e <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	685b      	ldr	r3, [r3, #4]
 800155e:	2b02      	cmp	r3, #2
 8001560:	d107      	bne.n	8001572 <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001562:	4b79      	ldr	r3, [pc, #484]	; (8001748 <HAL_RCC_ClockConfig+0x278>)
 8001564:	681a      	ldr	r2, [r3, #0]
 8001566:	2380      	movs	r3, #128	; 0x80
 8001568:	029b      	lsls	r3, r3, #10
 800156a:	4013      	ands	r3, r2
 800156c:	d120      	bne.n	80015b0 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800156e:	2301      	movs	r3, #1
 8001570:	e0e1      	b.n	8001736 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	685b      	ldr	r3, [r3, #4]
 8001576:	2b03      	cmp	r3, #3
 8001578:	d107      	bne.n	800158a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800157a:	4b73      	ldr	r3, [pc, #460]	; (8001748 <HAL_RCC_ClockConfig+0x278>)
 800157c:	681a      	ldr	r2, [r3, #0]
 800157e:	2380      	movs	r3, #128	; 0x80
 8001580:	049b      	lsls	r3, r3, #18
 8001582:	4013      	ands	r3, r2
 8001584:	d114      	bne.n	80015b0 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001586:	2301      	movs	r3, #1
 8001588:	e0d5      	b.n	8001736 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	685b      	ldr	r3, [r3, #4]
 800158e:	2b01      	cmp	r3, #1
 8001590:	d106      	bne.n	80015a0 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001592:	4b6d      	ldr	r3, [pc, #436]	; (8001748 <HAL_RCC_ClockConfig+0x278>)
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	2204      	movs	r2, #4
 8001598:	4013      	ands	r3, r2
 800159a:	d109      	bne.n	80015b0 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800159c:	2301      	movs	r3, #1
 800159e:	e0ca      	b.n	8001736 <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80015a0:	4b69      	ldr	r3, [pc, #420]	; (8001748 <HAL_RCC_ClockConfig+0x278>)
 80015a2:	681a      	ldr	r2, [r3, #0]
 80015a4:	2380      	movs	r3, #128	; 0x80
 80015a6:	009b      	lsls	r3, r3, #2
 80015a8:	4013      	ands	r3, r2
 80015aa:	d101      	bne.n	80015b0 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80015ac:	2301      	movs	r3, #1
 80015ae:	e0c2      	b.n	8001736 <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80015b0:	4b65      	ldr	r3, [pc, #404]	; (8001748 <HAL_RCC_ClockConfig+0x278>)
 80015b2:	68db      	ldr	r3, [r3, #12]
 80015b4:	2203      	movs	r2, #3
 80015b6:	4393      	bics	r3, r2
 80015b8:	0019      	movs	r1, r3
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	685a      	ldr	r2, [r3, #4]
 80015be:	4b62      	ldr	r3, [pc, #392]	; (8001748 <HAL_RCC_ClockConfig+0x278>)
 80015c0:	430a      	orrs	r2, r1
 80015c2:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80015c4:	f7ff f956 	bl	8000874 <HAL_GetTick>
 80015c8:	0003      	movs	r3, r0
 80015ca:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	685b      	ldr	r3, [r3, #4]
 80015d0:	2b02      	cmp	r3, #2
 80015d2:	d111      	bne.n	80015f8 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80015d4:	e009      	b.n	80015ea <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80015d6:	f7ff f94d 	bl	8000874 <HAL_GetTick>
 80015da:	0002      	movs	r2, r0
 80015dc:	68fb      	ldr	r3, [r7, #12]
 80015de:	1ad3      	subs	r3, r2, r3
 80015e0:	4a58      	ldr	r2, [pc, #352]	; (8001744 <HAL_RCC_ClockConfig+0x274>)
 80015e2:	4293      	cmp	r3, r2
 80015e4:	d901      	bls.n	80015ea <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 80015e6:	2303      	movs	r3, #3
 80015e8:	e0a5      	b.n	8001736 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80015ea:	4b57      	ldr	r3, [pc, #348]	; (8001748 <HAL_RCC_ClockConfig+0x278>)
 80015ec:	68db      	ldr	r3, [r3, #12]
 80015ee:	220c      	movs	r2, #12
 80015f0:	4013      	ands	r3, r2
 80015f2:	2b08      	cmp	r3, #8
 80015f4:	d1ef      	bne.n	80015d6 <HAL_RCC_ClockConfig+0x106>
 80015f6:	e03a      	b.n	800166e <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	685b      	ldr	r3, [r3, #4]
 80015fc:	2b03      	cmp	r3, #3
 80015fe:	d111      	bne.n	8001624 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001600:	e009      	b.n	8001616 <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001602:	f7ff f937 	bl	8000874 <HAL_GetTick>
 8001606:	0002      	movs	r2, r0
 8001608:	68fb      	ldr	r3, [r7, #12]
 800160a:	1ad3      	subs	r3, r2, r3
 800160c:	4a4d      	ldr	r2, [pc, #308]	; (8001744 <HAL_RCC_ClockConfig+0x274>)
 800160e:	4293      	cmp	r3, r2
 8001610:	d901      	bls.n	8001616 <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8001612:	2303      	movs	r3, #3
 8001614:	e08f      	b.n	8001736 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001616:	4b4c      	ldr	r3, [pc, #304]	; (8001748 <HAL_RCC_ClockConfig+0x278>)
 8001618:	68db      	ldr	r3, [r3, #12]
 800161a:	220c      	movs	r2, #12
 800161c:	4013      	ands	r3, r2
 800161e:	2b0c      	cmp	r3, #12
 8001620:	d1ef      	bne.n	8001602 <HAL_RCC_ClockConfig+0x132>
 8001622:	e024      	b.n	800166e <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	685b      	ldr	r3, [r3, #4]
 8001628:	2b01      	cmp	r3, #1
 800162a:	d11b      	bne.n	8001664 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800162c:	e009      	b.n	8001642 <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800162e:	f7ff f921 	bl	8000874 <HAL_GetTick>
 8001632:	0002      	movs	r2, r0
 8001634:	68fb      	ldr	r3, [r7, #12]
 8001636:	1ad3      	subs	r3, r2, r3
 8001638:	4a42      	ldr	r2, [pc, #264]	; (8001744 <HAL_RCC_ClockConfig+0x274>)
 800163a:	4293      	cmp	r3, r2
 800163c:	d901      	bls.n	8001642 <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 800163e:	2303      	movs	r3, #3
 8001640:	e079      	b.n	8001736 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001642:	4b41      	ldr	r3, [pc, #260]	; (8001748 <HAL_RCC_ClockConfig+0x278>)
 8001644:	68db      	ldr	r3, [r3, #12]
 8001646:	220c      	movs	r2, #12
 8001648:	4013      	ands	r3, r2
 800164a:	2b04      	cmp	r3, #4
 800164c:	d1ef      	bne.n	800162e <HAL_RCC_ClockConfig+0x15e>
 800164e:	e00e      	b.n	800166e <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001650:	f7ff f910 	bl	8000874 <HAL_GetTick>
 8001654:	0002      	movs	r2, r0
 8001656:	68fb      	ldr	r3, [r7, #12]
 8001658:	1ad3      	subs	r3, r2, r3
 800165a:	4a3a      	ldr	r2, [pc, #232]	; (8001744 <HAL_RCC_ClockConfig+0x274>)
 800165c:	4293      	cmp	r3, r2
 800165e:	d901      	bls.n	8001664 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8001660:	2303      	movs	r3, #3
 8001662:	e068      	b.n	8001736 <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8001664:	4b38      	ldr	r3, [pc, #224]	; (8001748 <HAL_RCC_ClockConfig+0x278>)
 8001666:	68db      	ldr	r3, [r3, #12]
 8001668:	220c      	movs	r2, #12
 800166a:	4013      	ands	r3, r2
 800166c:	d1f0      	bne.n	8001650 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800166e:	4b34      	ldr	r3, [pc, #208]	; (8001740 <HAL_RCC_ClockConfig+0x270>)
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	2201      	movs	r2, #1
 8001674:	4013      	ands	r3, r2
 8001676:	683a      	ldr	r2, [r7, #0]
 8001678:	429a      	cmp	r2, r3
 800167a:	d21e      	bcs.n	80016ba <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800167c:	4b30      	ldr	r3, [pc, #192]	; (8001740 <HAL_RCC_ClockConfig+0x270>)
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	2201      	movs	r2, #1
 8001682:	4393      	bics	r3, r2
 8001684:	0019      	movs	r1, r3
 8001686:	4b2e      	ldr	r3, [pc, #184]	; (8001740 <HAL_RCC_ClockConfig+0x270>)
 8001688:	683a      	ldr	r2, [r7, #0]
 800168a:	430a      	orrs	r2, r1
 800168c:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800168e:	f7ff f8f1 	bl	8000874 <HAL_GetTick>
 8001692:	0003      	movs	r3, r0
 8001694:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001696:	e009      	b.n	80016ac <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001698:	f7ff f8ec 	bl	8000874 <HAL_GetTick>
 800169c:	0002      	movs	r2, r0
 800169e:	68fb      	ldr	r3, [r7, #12]
 80016a0:	1ad3      	subs	r3, r2, r3
 80016a2:	4a28      	ldr	r2, [pc, #160]	; (8001744 <HAL_RCC_ClockConfig+0x274>)
 80016a4:	4293      	cmp	r3, r2
 80016a6:	d901      	bls.n	80016ac <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 80016a8:	2303      	movs	r3, #3
 80016aa:	e044      	b.n	8001736 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80016ac:	4b24      	ldr	r3, [pc, #144]	; (8001740 <HAL_RCC_ClockConfig+0x270>)
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	2201      	movs	r2, #1
 80016b2:	4013      	ands	r3, r2
 80016b4:	683a      	ldr	r2, [r7, #0]
 80016b6:	429a      	cmp	r2, r3
 80016b8:	d1ee      	bne.n	8001698 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	2204      	movs	r2, #4
 80016c0:	4013      	ands	r3, r2
 80016c2:	d009      	beq.n	80016d8 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80016c4:	4b20      	ldr	r3, [pc, #128]	; (8001748 <HAL_RCC_ClockConfig+0x278>)
 80016c6:	68db      	ldr	r3, [r3, #12]
 80016c8:	4a20      	ldr	r2, [pc, #128]	; (800174c <HAL_RCC_ClockConfig+0x27c>)
 80016ca:	4013      	ands	r3, r2
 80016cc:	0019      	movs	r1, r3
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	68da      	ldr	r2, [r3, #12]
 80016d2:	4b1d      	ldr	r3, [pc, #116]	; (8001748 <HAL_RCC_ClockConfig+0x278>)
 80016d4:	430a      	orrs	r2, r1
 80016d6:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	2208      	movs	r2, #8
 80016de:	4013      	ands	r3, r2
 80016e0:	d00a      	beq.n	80016f8 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80016e2:	4b19      	ldr	r3, [pc, #100]	; (8001748 <HAL_RCC_ClockConfig+0x278>)
 80016e4:	68db      	ldr	r3, [r3, #12]
 80016e6:	4a1a      	ldr	r2, [pc, #104]	; (8001750 <HAL_RCC_ClockConfig+0x280>)
 80016e8:	4013      	ands	r3, r2
 80016ea:	0019      	movs	r1, r3
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	691b      	ldr	r3, [r3, #16]
 80016f0:	00da      	lsls	r2, r3, #3
 80016f2:	4b15      	ldr	r3, [pc, #84]	; (8001748 <HAL_RCC_ClockConfig+0x278>)
 80016f4:	430a      	orrs	r2, r1
 80016f6:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80016f8:	f000 f832 	bl	8001760 <HAL_RCC_GetSysClockFreq>
 80016fc:	0001      	movs	r1, r0
 80016fe:	4b12      	ldr	r3, [pc, #72]	; (8001748 <HAL_RCC_ClockConfig+0x278>)
 8001700:	68db      	ldr	r3, [r3, #12]
 8001702:	091b      	lsrs	r3, r3, #4
 8001704:	220f      	movs	r2, #15
 8001706:	4013      	ands	r3, r2
 8001708:	4a12      	ldr	r2, [pc, #72]	; (8001754 <HAL_RCC_ClockConfig+0x284>)
 800170a:	5cd3      	ldrb	r3, [r2, r3]
 800170c:	000a      	movs	r2, r1
 800170e:	40da      	lsrs	r2, r3
 8001710:	4b11      	ldr	r3, [pc, #68]	; (8001758 <HAL_RCC_ClockConfig+0x288>)
 8001712:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001714:	4b11      	ldr	r3, [pc, #68]	; (800175c <HAL_RCC_ClockConfig+0x28c>)
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	250b      	movs	r5, #11
 800171a:	197c      	adds	r4, r7, r5
 800171c:	0018      	movs	r0, r3
 800171e:	f7ff f863 	bl	80007e8 <HAL_InitTick>
 8001722:	0003      	movs	r3, r0
 8001724:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8001726:	197b      	adds	r3, r7, r5
 8001728:	781b      	ldrb	r3, [r3, #0]
 800172a:	2b00      	cmp	r3, #0
 800172c:	d002      	beq.n	8001734 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 800172e:	197b      	adds	r3, r7, r5
 8001730:	781b      	ldrb	r3, [r3, #0]
 8001732:	e000      	b.n	8001736 <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8001734:	2300      	movs	r3, #0
}
 8001736:	0018      	movs	r0, r3
 8001738:	46bd      	mov	sp, r7
 800173a:	b004      	add	sp, #16
 800173c:	bdb0      	pop	{r4, r5, r7, pc}
 800173e:	46c0      	nop			; (mov r8, r8)
 8001740:	40022000 	.word	0x40022000
 8001744:	00001388 	.word	0x00001388
 8001748:	40021000 	.word	0x40021000
 800174c:	fffff8ff 	.word	0xfffff8ff
 8001750:	ffffc7ff 	.word	0xffffc7ff
 8001754:	080027dc 	.word	0x080027dc
 8001758:	20000000 	.word	0x20000000
 800175c:	20000004 	.word	0x20000004

08001760 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001760:	b5b0      	push	{r4, r5, r7, lr}
 8001762:	b08e      	sub	sp, #56	; 0x38
 8001764:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8001766:	4b4c      	ldr	r3, [pc, #304]	; (8001898 <HAL_RCC_GetSysClockFreq+0x138>)
 8001768:	68db      	ldr	r3, [r3, #12]
 800176a:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800176c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800176e:	230c      	movs	r3, #12
 8001770:	4013      	ands	r3, r2
 8001772:	2b0c      	cmp	r3, #12
 8001774:	d014      	beq.n	80017a0 <HAL_RCC_GetSysClockFreq+0x40>
 8001776:	d900      	bls.n	800177a <HAL_RCC_GetSysClockFreq+0x1a>
 8001778:	e07b      	b.n	8001872 <HAL_RCC_GetSysClockFreq+0x112>
 800177a:	2b04      	cmp	r3, #4
 800177c:	d002      	beq.n	8001784 <HAL_RCC_GetSysClockFreq+0x24>
 800177e:	2b08      	cmp	r3, #8
 8001780:	d00b      	beq.n	800179a <HAL_RCC_GetSysClockFreq+0x3a>
 8001782:	e076      	b.n	8001872 <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8001784:	4b44      	ldr	r3, [pc, #272]	; (8001898 <HAL_RCC_GetSysClockFreq+0x138>)
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	2210      	movs	r2, #16
 800178a:	4013      	ands	r3, r2
 800178c:	d002      	beq.n	8001794 <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 800178e:	4b43      	ldr	r3, [pc, #268]	; (800189c <HAL_RCC_GetSysClockFreq+0x13c>)
 8001790:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8001792:	e07c      	b.n	800188e <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 8001794:	4b42      	ldr	r3, [pc, #264]	; (80018a0 <HAL_RCC_GetSysClockFreq+0x140>)
 8001796:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001798:	e079      	b.n	800188e <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800179a:	4b42      	ldr	r3, [pc, #264]	; (80018a4 <HAL_RCC_GetSysClockFreq+0x144>)
 800179c:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800179e:	e076      	b.n	800188e <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80017a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80017a2:	0c9a      	lsrs	r2, r3, #18
 80017a4:	230f      	movs	r3, #15
 80017a6:	401a      	ands	r2, r3
 80017a8:	4b3f      	ldr	r3, [pc, #252]	; (80018a8 <HAL_RCC_GetSysClockFreq+0x148>)
 80017aa:	5c9b      	ldrb	r3, [r3, r2]
 80017ac:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 80017ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80017b0:	0d9a      	lsrs	r2, r3, #22
 80017b2:	2303      	movs	r3, #3
 80017b4:	4013      	ands	r3, r2
 80017b6:	3301      	adds	r3, #1
 80017b8:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80017ba:	4b37      	ldr	r3, [pc, #220]	; (8001898 <HAL_RCC_GetSysClockFreq+0x138>)
 80017bc:	68da      	ldr	r2, [r3, #12]
 80017be:	2380      	movs	r3, #128	; 0x80
 80017c0:	025b      	lsls	r3, r3, #9
 80017c2:	4013      	ands	r3, r2
 80017c4:	d01a      	beq.n	80017fc <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80017c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80017c8:	61bb      	str	r3, [r7, #24]
 80017ca:	2300      	movs	r3, #0
 80017cc:	61fb      	str	r3, [r7, #28]
 80017ce:	4a35      	ldr	r2, [pc, #212]	; (80018a4 <HAL_RCC_GetSysClockFreq+0x144>)
 80017d0:	2300      	movs	r3, #0
 80017d2:	69b8      	ldr	r0, [r7, #24]
 80017d4:	69f9      	ldr	r1, [r7, #28]
 80017d6:	f7fe fd4b 	bl	8000270 <__aeabi_lmul>
 80017da:	0002      	movs	r2, r0
 80017dc:	000b      	movs	r3, r1
 80017de:	0010      	movs	r0, r2
 80017e0:	0019      	movs	r1, r3
 80017e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017e4:	613b      	str	r3, [r7, #16]
 80017e6:	2300      	movs	r3, #0
 80017e8:	617b      	str	r3, [r7, #20]
 80017ea:	693a      	ldr	r2, [r7, #16]
 80017ec:	697b      	ldr	r3, [r7, #20]
 80017ee:	f7fe fd1f 	bl	8000230 <__aeabi_uldivmod>
 80017f2:	0002      	movs	r2, r0
 80017f4:	000b      	movs	r3, r1
 80017f6:	0013      	movs	r3, r2
 80017f8:	637b      	str	r3, [r7, #52]	; 0x34
 80017fa:	e037      	b.n	800186c <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80017fc:	4b26      	ldr	r3, [pc, #152]	; (8001898 <HAL_RCC_GetSysClockFreq+0x138>)
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	2210      	movs	r2, #16
 8001802:	4013      	ands	r3, r2
 8001804:	d01a      	beq.n	800183c <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 8001806:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001808:	60bb      	str	r3, [r7, #8]
 800180a:	2300      	movs	r3, #0
 800180c:	60fb      	str	r3, [r7, #12]
 800180e:	4a23      	ldr	r2, [pc, #140]	; (800189c <HAL_RCC_GetSysClockFreq+0x13c>)
 8001810:	2300      	movs	r3, #0
 8001812:	68b8      	ldr	r0, [r7, #8]
 8001814:	68f9      	ldr	r1, [r7, #12]
 8001816:	f7fe fd2b 	bl	8000270 <__aeabi_lmul>
 800181a:	0002      	movs	r2, r0
 800181c:	000b      	movs	r3, r1
 800181e:	0010      	movs	r0, r2
 8001820:	0019      	movs	r1, r3
 8001822:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001824:	603b      	str	r3, [r7, #0]
 8001826:	2300      	movs	r3, #0
 8001828:	607b      	str	r3, [r7, #4]
 800182a:	683a      	ldr	r2, [r7, #0]
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	f7fe fcff 	bl	8000230 <__aeabi_uldivmod>
 8001832:	0002      	movs	r2, r0
 8001834:	000b      	movs	r3, r1
 8001836:	0013      	movs	r3, r2
 8001838:	637b      	str	r3, [r7, #52]	; 0x34
 800183a:	e017      	b.n	800186c <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 800183c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800183e:	0018      	movs	r0, r3
 8001840:	2300      	movs	r3, #0
 8001842:	0019      	movs	r1, r3
 8001844:	4a16      	ldr	r2, [pc, #88]	; (80018a0 <HAL_RCC_GetSysClockFreq+0x140>)
 8001846:	2300      	movs	r3, #0
 8001848:	f7fe fd12 	bl	8000270 <__aeabi_lmul>
 800184c:	0002      	movs	r2, r0
 800184e:	000b      	movs	r3, r1
 8001850:	0010      	movs	r0, r2
 8001852:	0019      	movs	r1, r3
 8001854:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001856:	001c      	movs	r4, r3
 8001858:	2300      	movs	r3, #0
 800185a:	001d      	movs	r5, r3
 800185c:	0022      	movs	r2, r4
 800185e:	002b      	movs	r3, r5
 8001860:	f7fe fce6 	bl	8000230 <__aeabi_uldivmod>
 8001864:	0002      	movs	r2, r0
 8001866:	000b      	movs	r3, r1
 8001868:	0013      	movs	r3, r2
 800186a:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 800186c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800186e:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001870:	e00d      	b.n	800188e <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8001872:	4b09      	ldr	r3, [pc, #36]	; (8001898 <HAL_RCC_GetSysClockFreq+0x138>)
 8001874:	685b      	ldr	r3, [r3, #4]
 8001876:	0b5b      	lsrs	r3, r3, #13
 8001878:	2207      	movs	r2, #7
 800187a:	4013      	ands	r3, r2
 800187c:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 800187e:	6a3b      	ldr	r3, [r7, #32]
 8001880:	3301      	adds	r3, #1
 8001882:	2280      	movs	r2, #128	; 0x80
 8001884:	0212      	lsls	r2, r2, #8
 8001886:	409a      	lsls	r2, r3
 8001888:	0013      	movs	r3, r2
 800188a:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800188c:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 800188e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8001890:	0018      	movs	r0, r3
 8001892:	46bd      	mov	sp, r7
 8001894:	b00e      	add	sp, #56	; 0x38
 8001896:	bdb0      	pop	{r4, r5, r7, pc}
 8001898:	40021000 	.word	0x40021000
 800189c:	003d0900 	.word	0x003d0900
 80018a0:	00f42400 	.word	0x00f42400
 80018a4:	007a1200 	.word	0x007a1200
 80018a8:	080027ec 	.word	0x080027ec

080018ac <findslot>:
 80018ac:	4b0a      	ldr	r3, [pc, #40]	; (80018d8 <findslot+0x2c>)
 80018ae:	b510      	push	{r4, lr}
 80018b0:	0004      	movs	r4, r0
 80018b2:	6818      	ldr	r0, [r3, #0]
 80018b4:	2800      	cmp	r0, #0
 80018b6:	d004      	beq.n	80018c2 <findslot+0x16>
 80018b8:	6a03      	ldr	r3, [r0, #32]
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d101      	bne.n	80018c2 <findslot+0x16>
 80018be:	f000 fb1f 	bl	8001f00 <__sinit>
 80018c2:	2000      	movs	r0, #0
 80018c4:	2c13      	cmp	r4, #19
 80018c6:	d805      	bhi.n	80018d4 <findslot+0x28>
 80018c8:	4b04      	ldr	r3, [pc, #16]	; (80018dc <findslot+0x30>)
 80018ca:	00e4      	lsls	r4, r4, #3
 80018cc:	58e2      	ldr	r2, [r4, r3]
 80018ce:	3201      	adds	r2, #1
 80018d0:	d000      	beq.n	80018d4 <findslot+0x28>
 80018d2:	18e0      	adds	r0, r4, r3
 80018d4:	bd10      	pop	{r4, pc}
 80018d6:	46c0      	nop			; (mov r8, r8)
 80018d8:	2000006c 	.word	0x2000006c
 80018dc:	200000a0 	.word	0x200000a0

080018e0 <error>:
 80018e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80018e2:	0004      	movs	r4, r0
 80018e4:	f000 fce8 	bl	80022b8 <__errno>
 80018e8:	2613      	movs	r6, #19
 80018ea:	0005      	movs	r5, r0
 80018ec:	2700      	movs	r7, #0
 80018ee:	1c30      	adds	r0, r6, #0
 80018f0:	1c39      	adds	r1, r7, #0
 80018f2:	beab      	bkpt	0x00ab
 80018f4:	1c06      	adds	r6, r0, #0
 80018f6:	602e      	str	r6, [r5, #0]
 80018f8:	0020      	movs	r0, r4
 80018fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080018fc <checkerror>:
 80018fc:	b510      	push	{r4, lr}
 80018fe:	1c43      	adds	r3, r0, #1
 8001900:	d101      	bne.n	8001906 <checkerror+0xa>
 8001902:	f7ff ffed 	bl	80018e0 <error>
 8001906:	bd10      	pop	{r4, pc}

08001908 <_swiread>:
 8001908:	b530      	push	{r4, r5, lr}
 800190a:	b085      	sub	sp, #20
 800190c:	ad01      	add	r5, sp, #4
 800190e:	9001      	str	r0, [sp, #4]
 8001910:	9102      	str	r1, [sp, #8]
 8001912:	9203      	str	r2, [sp, #12]
 8001914:	2406      	movs	r4, #6
 8001916:	1c20      	adds	r0, r4, #0
 8001918:	1c29      	adds	r1, r5, #0
 800191a:	beab      	bkpt	0x00ab
 800191c:	1c04      	adds	r4, r0, #0
 800191e:	0020      	movs	r0, r4
 8001920:	f7ff ffec 	bl	80018fc <checkerror>
 8001924:	b005      	add	sp, #20
 8001926:	bd30      	pop	{r4, r5, pc}

08001928 <_read>:
 8001928:	b570      	push	{r4, r5, r6, lr}
 800192a:	000e      	movs	r6, r1
 800192c:	0015      	movs	r5, r2
 800192e:	f7ff ffbd 	bl	80018ac <findslot>
 8001932:	1e04      	subs	r4, r0, #0
 8001934:	d106      	bne.n	8001944 <_read+0x1c>
 8001936:	f000 fcbf 	bl	80022b8 <__errno>
 800193a:	2309      	movs	r3, #9
 800193c:	6003      	str	r3, [r0, #0]
 800193e:	2001      	movs	r0, #1
 8001940:	4240      	negs	r0, r0
 8001942:	bd70      	pop	{r4, r5, r6, pc}
 8001944:	002a      	movs	r2, r5
 8001946:	0031      	movs	r1, r6
 8001948:	6800      	ldr	r0, [r0, #0]
 800194a:	f7ff ffdd 	bl	8001908 <_swiread>
 800194e:	1c43      	adds	r3, r0, #1
 8001950:	d0f7      	beq.n	8001942 <_read+0x1a>
 8001952:	6863      	ldr	r3, [r4, #4]
 8001954:	1a28      	subs	r0, r5, r0
 8001956:	181b      	adds	r3, r3, r0
 8001958:	6063      	str	r3, [r4, #4]
 800195a:	e7f2      	b.n	8001942 <_read+0x1a>

0800195c <_swilseek>:
 800195c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800195e:	000c      	movs	r4, r1
 8001960:	0016      	movs	r6, r2
 8001962:	f7ff ffa3 	bl	80018ac <findslot>
 8001966:	1e05      	subs	r5, r0, #0
 8001968:	d107      	bne.n	800197a <_swilseek+0x1e>
 800196a:	f000 fca5 	bl	80022b8 <__errno>
 800196e:	2309      	movs	r3, #9
 8001970:	6003      	str	r3, [r0, #0]
 8001972:	2401      	movs	r4, #1
 8001974:	4264      	negs	r4, r4
 8001976:	0020      	movs	r0, r4
 8001978:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800197a:	2e02      	cmp	r6, #2
 800197c:	d903      	bls.n	8001986 <_swilseek+0x2a>
 800197e:	f000 fc9b 	bl	80022b8 <__errno>
 8001982:	2316      	movs	r3, #22
 8001984:	e7f4      	b.n	8001970 <_swilseek+0x14>
 8001986:	2e01      	cmp	r6, #1
 8001988:	d112      	bne.n	80019b0 <_swilseek+0x54>
 800198a:	6843      	ldr	r3, [r0, #4]
 800198c:	18e4      	adds	r4, r4, r3
 800198e:	d4f6      	bmi.n	800197e <_swilseek+0x22>
 8001990:	466f      	mov	r7, sp
 8001992:	682b      	ldr	r3, [r5, #0]
 8001994:	260a      	movs	r6, #10
 8001996:	9300      	str	r3, [sp, #0]
 8001998:	607c      	str	r4, [r7, #4]
 800199a:	1c30      	adds	r0, r6, #0
 800199c:	1c39      	adds	r1, r7, #0
 800199e:	beab      	bkpt	0x00ab
 80019a0:	1c06      	adds	r6, r0, #0
 80019a2:	0030      	movs	r0, r6
 80019a4:	f7ff ffaa 	bl	80018fc <checkerror>
 80019a8:	2800      	cmp	r0, #0
 80019aa:	dbe2      	blt.n	8001972 <_swilseek+0x16>
 80019ac:	606c      	str	r4, [r5, #4]
 80019ae:	e7e2      	b.n	8001976 <_swilseek+0x1a>
 80019b0:	6803      	ldr	r3, [r0, #0]
 80019b2:	2e02      	cmp	r6, #2
 80019b4:	d1ec      	bne.n	8001990 <_swilseek+0x34>
 80019b6:	466f      	mov	r7, sp
 80019b8:	9300      	str	r3, [sp, #0]
 80019ba:	360a      	adds	r6, #10
 80019bc:	1c30      	adds	r0, r6, #0
 80019be:	1c39      	adds	r1, r7, #0
 80019c0:	beab      	bkpt	0x00ab
 80019c2:	1c06      	adds	r6, r0, #0
 80019c4:	0030      	movs	r0, r6
 80019c6:	f7ff ff99 	bl	80018fc <checkerror>
 80019ca:	1824      	adds	r4, r4, r0
 80019cc:	3001      	adds	r0, #1
 80019ce:	d1df      	bne.n	8001990 <_swilseek+0x34>
 80019d0:	e7cf      	b.n	8001972 <_swilseek+0x16>

080019d2 <_lseek>:
 80019d2:	b510      	push	{r4, lr}
 80019d4:	f7ff ffc2 	bl	800195c <_swilseek>
 80019d8:	bd10      	pop	{r4, pc}

080019da <_swiwrite>:
 80019da:	b530      	push	{r4, r5, lr}
 80019dc:	b085      	sub	sp, #20
 80019de:	ad01      	add	r5, sp, #4
 80019e0:	9001      	str	r0, [sp, #4]
 80019e2:	9102      	str	r1, [sp, #8]
 80019e4:	9203      	str	r2, [sp, #12]
 80019e6:	2405      	movs	r4, #5
 80019e8:	1c20      	adds	r0, r4, #0
 80019ea:	1c29      	adds	r1, r5, #0
 80019ec:	beab      	bkpt	0x00ab
 80019ee:	1c04      	adds	r4, r0, #0
 80019f0:	0020      	movs	r0, r4
 80019f2:	f7ff ff83 	bl	80018fc <checkerror>
 80019f6:	b005      	add	sp, #20
 80019f8:	bd30      	pop	{r4, r5, pc}

080019fa <_write>:
 80019fa:	b570      	push	{r4, r5, r6, lr}
 80019fc:	000e      	movs	r6, r1
 80019fe:	0015      	movs	r5, r2
 8001a00:	f7ff ff54 	bl	80018ac <findslot>
 8001a04:	1e04      	subs	r4, r0, #0
 8001a06:	d106      	bne.n	8001a16 <_write+0x1c>
 8001a08:	f000 fc56 	bl	80022b8 <__errno>
 8001a0c:	2309      	movs	r3, #9
 8001a0e:	6003      	str	r3, [r0, #0]
 8001a10:	2001      	movs	r0, #1
 8001a12:	4240      	negs	r0, r0
 8001a14:	e00f      	b.n	8001a36 <_write+0x3c>
 8001a16:	002a      	movs	r2, r5
 8001a18:	0031      	movs	r1, r6
 8001a1a:	6800      	ldr	r0, [r0, #0]
 8001a1c:	f7ff ffdd 	bl	80019da <_swiwrite>
 8001a20:	1e03      	subs	r3, r0, #0
 8001a22:	dbf5      	blt.n	8001a10 <_write+0x16>
 8001a24:	6862      	ldr	r2, [r4, #4]
 8001a26:	1a28      	subs	r0, r5, r0
 8001a28:	1812      	adds	r2, r2, r0
 8001a2a:	6062      	str	r2, [r4, #4]
 8001a2c:	42ab      	cmp	r3, r5
 8001a2e:	d102      	bne.n	8001a36 <_write+0x3c>
 8001a30:	2000      	movs	r0, #0
 8001a32:	f7ff ff55 	bl	80018e0 <error>
 8001a36:	bd70      	pop	{r4, r5, r6, pc}

08001a38 <_swiclose>:
 8001a38:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8001a3a:	2402      	movs	r4, #2
 8001a3c:	9001      	str	r0, [sp, #4]
 8001a3e:	ad01      	add	r5, sp, #4
 8001a40:	1c20      	adds	r0, r4, #0
 8001a42:	1c29      	adds	r1, r5, #0
 8001a44:	beab      	bkpt	0x00ab
 8001a46:	1c04      	adds	r4, r0, #0
 8001a48:	0020      	movs	r0, r4
 8001a4a:	f7ff ff57 	bl	80018fc <checkerror>
 8001a4e:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}

08001a50 <_close>:
 8001a50:	b570      	push	{r4, r5, r6, lr}
 8001a52:	0005      	movs	r5, r0
 8001a54:	f7ff ff2a 	bl	80018ac <findslot>
 8001a58:	1e04      	subs	r4, r0, #0
 8001a5a:	d106      	bne.n	8001a6a <_close+0x1a>
 8001a5c:	f000 fc2c 	bl	80022b8 <__errno>
 8001a60:	2309      	movs	r3, #9
 8001a62:	6003      	str	r3, [r0, #0]
 8001a64:	2001      	movs	r0, #1
 8001a66:	4240      	negs	r0, r0
 8001a68:	bd70      	pop	{r4, r5, r6, pc}
 8001a6a:	3d01      	subs	r5, #1
 8001a6c:	2d01      	cmp	r5, #1
 8001a6e:	d809      	bhi.n	8001a84 <_close+0x34>
 8001a70:	4b09      	ldr	r3, [pc, #36]	; (8001a98 <_close+0x48>)
 8001a72:	689a      	ldr	r2, [r3, #8]
 8001a74:	691b      	ldr	r3, [r3, #16]
 8001a76:	429a      	cmp	r2, r3
 8001a78:	d104      	bne.n	8001a84 <_close+0x34>
 8001a7a:	2301      	movs	r3, #1
 8001a7c:	425b      	negs	r3, r3
 8001a7e:	6003      	str	r3, [r0, #0]
 8001a80:	2000      	movs	r0, #0
 8001a82:	e7f1      	b.n	8001a68 <_close+0x18>
 8001a84:	6820      	ldr	r0, [r4, #0]
 8001a86:	f7ff ffd7 	bl	8001a38 <_swiclose>
 8001a8a:	2800      	cmp	r0, #0
 8001a8c:	d1ec      	bne.n	8001a68 <_close+0x18>
 8001a8e:	2301      	movs	r3, #1
 8001a90:	425b      	negs	r3, r3
 8001a92:	6023      	str	r3, [r4, #0]
 8001a94:	e7e8      	b.n	8001a68 <_close+0x18>
 8001a96:	46c0      	nop			; (mov r8, r8)
 8001a98:	200000a0 	.word	0x200000a0

08001a9c <_swistat>:
 8001a9c:	b570      	push	{r4, r5, r6, lr}
 8001a9e:	000c      	movs	r4, r1
 8001aa0:	f7ff ff04 	bl	80018ac <findslot>
 8001aa4:	1e05      	subs	r5, r0, #0
 8001aa6:	d106      	bne.n	8001ab6 <_swistat+0x1a>
 8001aa8:	f000 fc06 	bl	80022b8 <__errno>
 8001aac:	2309      	movs	r3, #9
 8001aae:	6003      	str	r3, [r0, #0]
 8001ab0:	2001      	movs	r0, #1
 8001ab2:	4240      	negs	r0, r0
 8001ab4:	bd70      	pop	{r4, r5, r6, pc}
 8001ab6:	2380      	movs	r3, #128	; 0x80
 8001ab8:	6862      	ldr	r2, [r4, #4]
 8001aba:	019b      	lsls	r3, r3, #6
 8001abc:	4313      	orrs	r3, r2
 8001abe:	6063      	str	r3, [r4, #4]
 8001ac0:	2380      	movs	r3, #128	; 0x80
 8001ac2:	00db      	lsls	r3, r3, #3
 8001ac4:	260c      	movs	r6, #12
 8001ac6:	64a3      	str	r3, [r4, #72]	; 0x48
 8001ac8:	1c30      	adds	r0, r6, #0
 8001aca:	1c29      	adds	r1, r5, #0
 8001acc:	beab      	bkpt	0x00ab
 8001ace:	1c05      	adds	r5, r0, #0
 8001ad0:	0028      	movs	r0, r5
 8001ad2:	f7ff ff13 	bl	80018fc <checkerror>
 8001ad6:	1c43      	adds	r3, r0, #1
 8001ad8:	d0ec      	beq.n	8001ab4 <_swistat+0x18>
 8001ada:	6120      	str	r0, [r4, #16]
 8001adc:	2000      	movs	r0, #0
 8001ade:	e7e9      	b.n	8001ab4 <_swistat+0x18>

08001ae0 <_fstat>:
 8001ae0:	b570      	push	{r4, r5, r6, lr}
 8001ae2:	000c      	movs	r4, r1
 8001ae4:	0005      	movs	r5, r0
 8001ae6:	2258      	movs	r2, #88	; 0x58
 8001ae8:	2100      	movs	r1, #0
 8001aea:	0020      	movs	r0, r4
 8001aec:	f000 fb8e 	bl	800220c <memset>
 8001af0:	0028      	movs	r0, r5
 8001af2:	0021      	movs	r1, r4
 8001af4:	f7ff ffd2 	bl	8001a9c <_swistat>
 8001af8:	bd70      	pop	{r4, r5, r6, pc}

08001afa <_stat>:
 8001afa:	b570      	push	{r4, r5, r6, lr}
 8001afc:	000d      	movs	r5, r1
 8001afe:	0004      	movs	r4, r0
 8001b00:	2258      	movs	r2, #88	; 0x58
 8001b02:	2100      	movs	r1, #0
 8001b04:	0028      	movs	r0, r5
 8001b06:	f000 fb81 	bl	800220c <memset>
 8001b0a:	0020      	movs	r0, r4
 8001b0c:	2100      	movs	r1, #0
 8001b0e:	f000 f813 	bl	8001b38 <_swiopen>
 8001b12:	0004      	movs	r4, r0
 8001b14:	1c43      	adds	r3, r0, #1
 8001b16:	d00c      	beq.n	8001b32 <_stat+0x38>
 8001b18:	2381      	movs	r3, #129	; 0x81
 8001b1a:	686a      	ldr	r2, [r5, #4]
 8001b1c:	021b      	lsls	r3, r3, #8
 8001b1e:	4313      	orrs	r3, r2
 8001b20:	0029      	movs	r1, r5
 8001b22:	606b      	str	r3, [r5, #4]
 8001b24:	f7ff ffba 	bl	8001a9c <_swistat>
 8001b28:	0005      	movs	r5, r0
 8001b2a:	0020      	movs	r0, r4
 8001b2c:	f7ff ff90 	bl	8001a50 <_close>
 8001b30:	002c      	movs	r4, r5
 8001b32:	0020      	movs	r0, r4
 8001b34:	bd70      	pop	{r4, r5, r6, pc}
	...

08001b38 <_swiopen>:
 8001b38:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001b3a:	000d      	movs	r5, r1
 8001b3c:	2600      	movs	r6, #0
 8001b3e:	4b2b      	ldr	r3, [pc, #172]	; (8001bec <_swiopen+0xb4>)
 8001b40:	b09b      	sub	sp, #108	; 0x6c
 8001b42:	9001      	str	r0, [sp, #4]
 8001b44:	9302      	str	r3, [sp, #8]
 8001b46:	00f3      	lsls	r3, r6, #3
 8001b48:	9303      	str	r3, [sp, #12]
 8001b4a:	9b02      	ldr	r3, [sp, #8]
 8001b4c:	00f2      	lsls	r2, r6, #3
 8001b4e:	589c      	ldr	r4, [r3, r2]
 8001b50:	1c63      	adds	r3, r4, #1
 8001b52:	d036      	beq.n	8001bc2 <_swiopen+0x8a>
 8001b54:	3601      	adds	r6, #1
 8001b56:	2e14      	cmp	r6, #20
 8001b58:	d1f5      	bne.n	8001b46 <_swiopen+0xe>
 8001b5a:	f000 fbad 	bl	80022b8 <__errno>
 8001b5e:	2401      	movs	r4, #1
 8001b60:	2318      	movs	r3, #24
 8001b62:	4264      	negs	r4, r4
 8001b64:	6003      	str	r3, [r0, #0]
 8001b66:	e03d      	b.n	8001be4 <_swiopen+0xac>
 8001b68:	2302      	movs	r3, #2
 8001b6a:	03ec      	lsls	r4, r5, #15
 8001b6c:	0fe4      	lsrs	r4, r4, #31
 8001b6e:	421d      	tst	r5, r3
 8001b70:	d000      	beq.n	8001b74 <_swiopen+0x3c>
 8001b72:	431c      	orrs	r4, r3
 8001b74:	4b1e      	ldr	r3, [pc, #120]	; (8001bf0 <_swiopen+0xb8>)
 8001b76:	421d      	tst	r5, r3
 8001b78:	d001      	beq.n	8001b7e <_swiopen+0x46>
 8001b7a:	2304      	movs	r3, #4
 8001b7c:	431c      	orrs	r4, r3
 8001b7e:	2308      	movs	r3, #8
 8001b80:	421d      	tst	r5, r3
 8001b82:	d002      	beq.n	8001b8a <_swiopen+0x52>
 8001b84:	2204      	movs	r2, #4
 8001b86:	4394      	bics	r4, r2
 8001b88:	431c      	orrs	r4, r3
 8001b8a:	9b01      	ldr	r3, [sp, #4]
 8001b8c:	0018      	movs	r0, r3
 8001b8e:	9304      	str	r3, [sp, #16]
 8001b90:	f7fe faba 	bl	8000108 <strlen>
 8001b94:	607c      	str	r4, [r7, #4]
 8001b96:	60b8      	str	r0, [r7, #8]
 8001b98:	2401      	movs	r4, #1
 8001b9a:	1c20      	adds	r0, r4, #0
 8001b9c:	1c39      	adds	r1, r7, #0
 8001b9e:	beab      	bkpt	0x00ab
 8001ba0:	1c04      	adds	r4, r0, #0
 8001ba2:	2c00      	cmp	r4, #0
 8001ba4:	db08      	blt.n	8001bb8 <_swiopen+0x80>
 8001ba6:	00f2      	lsls	r2, r6, #3
 8001ba8:	9b02      	ldr	r3, [sp, #8]
 8001baa:	4694      	mov	ip, r2
 8001bac:	509c      	str	r4, [r3, r2]
 8001bae:	2200      	movs	r2, #0
 8001bb0:	4463      	add	r3, ip
 8001bb2:	0034      	movs	r4, r6
 8001bb4:	605a      	str	r2, [r3, #4]
 8001bb6:	e015      	b.n	8001be4 <_swiopen+0xac>
 8001bb8:	0020      	movs	r0, r4
 8001bba:	f7ff fe91 	bl	80018e0 <error>
 8001bbe:	0004      	movs	r4, r0
 8001bc0:	e010      	b.n	8001be4 <_swiopen+0xac>
 8001bc2:	23a0      	movs	r3, #160	; 0xa0
 8001bc4:	002a      	movs	r2, r5
 8001bc6:	011b      	lsls	r3, r3, #4
 8001bc8:	401a      	ands	r2, r3
 8001bca:	af04      	add	r7, sp, #16
 8001bcc:	429a      	cmp	r2, r3
 8001bce:	d1cb      	bne.n	8001b68 <_swiopen+0x30>
 8001bd0:	0039      	movs	r1, r7
 8001bd2:	9801      	ldr	r0, [sp, #4]
 8001bd4:	f7ff ff91 	bl	8001afa <_stat>
 8001bd8:	3001      	adds	r0, #1
 8001bda:	d0c5      	beq.n	8001b68 <_swiopen+0x30>
 8001bdc:	f000 fb6c 	bl	80022b8 <__errno>
 8001be0:	2311      	movs	r3, #17
 8001be2:	6003      	str	r3, [r0, #0]
 8001be4:	0020      	movs	r0, r4
 8001be6:	b01b      	add	sp, #108	; 0x6c
 8001be8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001bea:	46c0      	nop			; (mov r8, r8)
 8001bec:	200000a0 	.word	0x200000a0
 8001bf0:	00000601 	.word	0x00000601

08001bf4 <_get_semihosting_exts>:
 8001bf4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001bf6:	b085      	sub	sp, #20
 8001bf8:	9000      	str	r0, [sp, #0]
 8001bfa:	9101      	str	r1, [sp, #4]
 8001bfc:	4827      	ldr	r0, [pc, #156]	; (8001c9c <_get_semihosting_exts+0xa8>)
 8001bfe:	2100      	movs	r1, #0
 8001c00:	0015      	movs	r5, r2
 8001c02:	f7ff ff99 	bl	8001b38 <_swiopen>
 8001c06:	0004      	movs	r4, r0
 8001c08:	002a      	movs	r2, r5
 8001c0a:	2100      	movs	r1, #0
 8001c0c:	9800      	ldr	r0, [sp, #0]
 8001c0e:	f000 fafd 	bl	800220c <memset>
 8001c12:	1c63      	adds	r3, r4, #1
 8001c14:	d015      	beq.n	8001c42 <_get_semihosting_exts+0x4e>
 8001c16:	0020      	movs	r0, r4
 8001c18:	f7ff fe48 	bl	80018ac <findslot>
 8001c1c:	260c      	movs	r6, #12
 8001c1e:	0007      	movs	r7, r0
 8001c20:	1c30      	adds	r0, r6, #0
 8001c22:	1c39      	adds	r1, r7, #0
 8001c24:	beab      	bkpt	0x00ab
 8001c26:	1c06      	adds	r6, r0, #0
 8001c28:	0030      	movs	r0, r6
 8001c2a:	f7ff fe67 	bl	80018fc <checkerror>
 8001c2e:	2803      	cmp	r0, #3
 8001c30:	dd02      	ble.n	8001c38 <_get_semihosting_exts+0x44>
 8001c32:	3803      	subs	r0, #3
 8001c34:	42a8      	cmp	r0, r5
 8001c36:	dc07      	bgt.n	8001c48 <_get_semihosting_exts+0x54>
 8001c38:	0020      	movs	r0, r4
 8001c3a:	2401      	movs	r4, #1
 8001c3c:	f7ff ff08 	bl	8001a50 <_close>
 8001c40:	4264      	negs	r4, r4
 8001c42:	0020      	movs	r0, r4
 8001c44:	b005      	add	sp, #20
 8001c46:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001c48:	ae03      	add	r6, sp, #12
 8001c4a:	2204      	movs	r2, #4
 8001c4c:	0031      	movs	r1, r6
 8001c4e:	0020      	movs	r0, r4
 8001c50:	f7ff fe6a 	bl	8001928 <_read>
 8001c54:	2803      	cmp	r0, #3
 8001c56:	ddef      	ble.n	8001c38 <_get_semihosting_exts+0x44>
 8001c58:	7833      	ldrb	r3, [r6, #0]
 8001c5a:	2b53      	cmp	r3, #83	; 0x53
 8001c5c:	d1ec      	bne.n	8001c38 <_get_semihosting_exts+0x44>
 8001c5e:	7873      	ldrb	r3, [r6, #1]
 8001c60:	2b48      	cmp	r3, #72	; 0x48
 8001c62:	d1e9      	bne.n	8001c38 <_get_semihosting_exts+0x44>
 8001c64:	78b3      	ldrb	r3, [r6, #2]
 8001c66:	2b46      	cmp	r3, #70	; 0x46
 8001c68:	d1e6      	bne.n	8001c38 <_get_semihosting_exts+0x44>
 8001c6a:	78f3      	ldrb	r3, [r6, #3]
 8001c6c:	2b42      	cmp	r3, #66	; 0x42
 8001c6e:	d1e3      	bne.n	8001c38 <_get_semihosting_exts+0x44>
 8001c70:	2201      	movs	r2, #1
 8001c72:	0020      	movs	r0, r4
 8001c74:	9901      	ldr	r1, [sp, #4]
 8001c76:	f7ff fe71 	bl	800195c <_swilseek>
 8001c7a:	2800      	cmp	r0, #0
 8001c7c:	dbdc      	blt.n	8001c38 <_get_semihosting_exts+0x44>
 8001c7e:	002a      	movs	r2, r5
 8001c80:	9900      	ldr	r1, [sp, #0]
 8001c82:	0020      	movs	r0, r4
 8001c84:	f7ff fe50 	bl	8001928 <_read>
 8001c88:	0005      	movs	r5, r0
 8001c8a:	0020      	movs	r0, r4
 8001c8c:	f7ff fee0 	bl	8001a50 <_close>
 8001c90:	0028      	movs	r0, r5
 8001c92:	f7ff fe33 	bl	80018fc <checkerror>
 8001c96:	0004      	movs	r4, r0
 8001c98:	e7d3      	b.n	8001c42 <_get_semihosting_exts+0x4e>
 8001c9a:	46c0      	nop			; (mov r8, r8)
 8001c9c:	080027f5 	.word	0x080027f5

08001ca0 <initialise_semihosting_exts>:
 8001ca0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8001ca2:	2401      	movs	r4, #1
 8001ca4:	2100      	movs	r1, #0
 8001ca6:	4e09      	ldr	r6, [pc, #36]	; (8001ccc <initialise_semihosting_exts+0x2c>)
 8001ca8:	4d09      	ldr	r5, [pc, #36]	; (8001cd0 <initialise_semihosting_exts+0x30>)
 8001caa:	af01      	add	r7, sp, #4
 8001cac:	0022      	movs	r2, r4
 8001cae:	0038      	movs	r0, r7
 8001cb0:	6031      	str	r1, [r6, #0]
 8001cb2:	602c      	str	r4, [r5, #0]
 8001cb4:	f7ff ff9e 	bl	8001bf4 <_get_semihosting_exts>
 8001cb8:	2800      	cmp	r0, #0
 8001cba:	dd05      	ble.n	8001cc8 <initialise_semihosting_exts+0x28>
 8001cbc:	2202      	movs	r2, #2
 8001cbe:	783b      	ldrb	r3, [r7, #0]
 8001cc0:	401c      	ands	r4, r3
 8001cc2:	4013      	ands	r3, r2
 8001cc4:	6034      	str	r4, [r6, #0]
 8001cc6:	602b      	str	r3, [r5, #0]
 8001cc8:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8001cca:	46c0      	nop			; (mov r8, r8)
 8001ccc:	2000000c 	.word	0x2000000c
 8001cd0:	20000010 	.word	0x20000010

08001cd4 <_has_ext_stdout_stderr>:
 8001cd4:	b510      	push	{r4, lr}
 8001cd6:	4c04      	ldr	r4, [pc, #16]	; (8001ce8 <_has_ext_stdout_stderr+0x14>)
 8001cd8:	6823      	ldr	r3, [r4, #0]
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	da01      	bge.n	8001ce2 <_has_ext_stdout_stderr+0xe>
 8001cde:	f7ff ffdf 	bl	8001ca0 <initialise_semihosting_exts>
 8001ce2:	6820      	ldr	r0, [r4, #0]
 8001ce4:	bd10      	pop	{r4, pc}
 8001ce6:	46c0      	nop			; (mov r8, r8)
 8001ce8:	20000010 	.word	0x20000010

08001cec <initialise_monitor_handles>:
 8001cec:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001cee:	4b28      	ldr	r3, [pc, #160]	; (8001d90 <initialise_monitor_handles+0xa4>)
 8001cf0:	b087      	sub	sp, #28
 8001cf2:	9303      	str	r3, [sp, #12]
 8001cf4:	2500      	movs	r5, #0
 8001cf6:	9300      	str	r3, [sp, #0]
 8001cf8:	2303      	movs	r3, #3
 8001cfa:	ac03      	add	r4, sp, #12
 8001cfc:	60a3      	str	r3, [r4, #8]
 8001cfe:	2601      	movs	r6, #1
 8001d00:	6065      	str	r5, [r4, #4]
 8001d02:	1c30      	adds	r0, r6, #0
 8001d04:	1c21      	adds	r1, r4, #0
 8001d06:	beab      	bkpt	0x00ab
 8001d08:	1c06      	adds	r6, r0, #0
 8001d0a:	2101      	movs	r1, #1
 8001d0c:	4b21      	ldr	r3, [pc, #132]	; (8001d94 <initialise_monitor_handles+0xa8>)
 8001d0e:	4249      	negs	r1, r1
 8001d10:	9301      	str	r3, [sp, #4]
 8001d12:	601e      	str	r6, [r3, #0]
 8001d14:	002b      	movs	r3, r5
 8001d16:	4d20      	ldr	r5, [pc, #128]	; (8001d98 <initialise_monitor_handles+0xac>)
 8001d18:	00da      	lsls	r2, r3, #3
 8001d1a:	3301      	adds	r3, #1
 8001d1c:	50a9      	str	r1, [r5, r2]
 8001d1e:	2b14      	cmp	r3, #20
 8001d20:	d1fa      	bne.n	8001d18 <initialise_monitor_handles+0x2c>
 8001d22:	f7ff ffd7 	bl	8001cd4 <_has_ext_stdout_stderr>
 8001d26:	2800      	cmp	r0, #0
 8001d28:	d018      	beq.n	8001d5c <initialise_monitor_handles+0x70>
 8001d2a:	9b00      	ldr	r3, [sp, #0]
 8001d2c:	2601      	movs	r6, #1
 8001d2e:	9303      	str	r3, [sp, #12]
 8001d30:	2303      	movs	r3, #3
 8001d32:	60a3      	str	r3, [r4, #8]
 8001d34:	3301      	adds	r3, #1
 8001d36:	6063      	str	r3, [r4, #4]
 8001d38:	1c30      	adds	r0, r6, #0
 8001d3a:	1c21      	adds	r1, r4, #0
 8001d3c:	beab      	bkpt	0x00ab
 8001d3e:	1c07      	adds	r7, r0, #0
 8001d40:	4b16      	ldr	r3, [pc, #88]	; (8001d9c <initialise_monitor_handles+0xb0>)
 8001d42:	9a00      	ldr	r2, [sp, #0]
 8001d44:	601f      	str	r7, [r3, #0]
 8001d46:	2303      	movs	r3, #3
 8001d48:	9203      	str	r2, [sp, #12]
 8001d4a:	60a3      	str	r3, [r4, #8]
 8001d4c:	3305      	adds	r3, #5
 8001d4e:	6063      	str	r3, [r4, #4]
 8001d50:	1c30      	adds	r0, r6, #0
 8001d52:	1c21      	adds	r1, r4, #0
 8001d54:	beab      	bkpt	0x00ab
 8001d56:	1c06      	adds	r6, r0, #0
 8001d58:	4b11      	ldr	r3, [pc, #68]	; (8001da0 <initialise_monitor_handles+0xb4>)
 8001d5a:	601e      	str	r6, [r3, #0]
 8001d5c:	4e10      	ldr	r6, [pc, #64]	; (8001da0 <initialise_monitor_handles+0xb4>)
 8001d5e:	6833      	ldr	r3, [r6, #0]
 8001d60:	3301      	adds	r3, #1
 8001d62:	d102      	bne.n	8001d6a <initialise_monitor_handles+0x7e>
 8001d64:	4b0d      	ldr	r3, [pc, #52]	; (8001d9c <initialise_monitor_handles+0xb0>)
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	6033      	str	r3, [r6, #0]
 8001d6a:	2400      	movs	r4, #0
 8001d6c:	9b01      	ldr	r3, [sp, #4]
 8001d6e:	606c      	str	r4, [r5, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	602b      	str	r3, [r5, #0]
 8001d74:	f7ff ffae 	bl	8001cd4 <_has_ext_stdout_stderr>
 8001d78:	42a0      	cmp	r0, r4
 8001d7a:	d006      	beq.n	8001d8a <initialise_monitor_handles+0x9e>
 8001d7c:	4b07      	ldr	r3, [pc, #28]	; (8001d9c <initialise_monitor_handles+0xb0>)
 8001d7e:	60ec      	str	r4, [r5, #12]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	616c      	str	r4, [r5, #20]
 8001d84:	60ab      	str	r3, [r5, #8]
 8001d86:	6833      	ldr	r3, [r6, #0]
 8001d88:	612b      	str	r3, [r5, #16]
 8001d8a:	b007      	add	sp, #28
 8001d8c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001d8e:	46c0      	nop			; (mov r8, r8)
 8001d90:	0800280b 	.word	0x0800280b
 8001d94:	20000098 	.word	0x20000098
 8001d98:	200000a0 	.word	0x200000a0
 8001d9c:	2000009c 	.word	0x2000009c
 8001da0:	20000094 	.word	0x20000094

08001da4 <_isatty>:
 8001da4:	b570      	push	{r4, r5, r6, lr}
 8001da6:	f7ff fd81 	bl	80018ac <findslot>
 8001daa:	2509      	movs	r5, #9
 8001dac:	1e04      	subs	r4, r0, #0
 8001dae:	d104      	bne.n	8001dba <_isatty+0x16>
 8001db0:	f000 fa82 	bl	80022b8 <__errno>
 8001db4:	6005      	str	r5, [r0, #0]
 8001db6:	0020      	movs	r0, r4
 8001db8:	bd70      	pop	{r4, r5, r6, pc}
 8001dba:	1c28      	adds	r0, r5, #0
 8001dbc:	1c21      	adds	r1, r4, #0
 8001dbe:	beab      	bkpt	0x00ab
 8001dc0:	1c04      	adds	r4, r0, #0
 8001dc2:	0020      	movs	r0, r4
 8001dc4:	2c01      	cmp	r4, #1
 8001dc6:	d0f7      	beq.n	8001db8 <_isatty+0x14>
 8001dc8:	f000 fa76 	bl	80022b8 <__errno>
 8001dcc:	2400      	movs	r4, #0
 8001dce:	0005      	movs	r5, r0
 8001dd0:	2613      	movs	r6, #19
 8001dd2:	1c30      	adds	r0, r6, #0
 8001dd4:	1c21      	adds	r1, r4, #0
 8001dd6:	beab      	bkpt	0x00ab
 8001dd8:	1c06      	adds	r6, r0, #0
 8001dda:	602e      	str	r6, [r5, #0]
 8001ddc:	e7eb      	b.n	8001db6 <_isatty+0x12>
	...

08001de0 <std>:
 8001de0:	2300      	movs	r3, #0
 8001de2:	b510      	push	{r4, lr}
 8001de4:	0004      	movs	r4, r0
 8001de6:	6003      	str	r3, [r0, #0]
 8001de8:	6043      	str	r3, [r0, #4]
 8001dea:	6083      	str	r3, [r0, #8]
 8001dec:	8181      	strh	r1, [r0, #12]
 8001dee:	6643      	str	r3, [r0, #100]	; 0x64
 8001df0:	81c2      	strh	r2, [r0, #14]
 8001df2:	6103      	str	r3, [r0, #16]
 8001df4:	6143      	str	r3, [r0, #20]
 8001df6:	6183      	str	r3, [r0, #24]
 8001df8:	0019      	movs	r1, r3
 8001dfa:	2208      	movs	r2, #8
 8001dfc:	305c      	adds	r0, #92	; 0x5c
 8001dfe:	f000 fa05 	bl	800220c <memset>
 8001e02:	4b0b      	ldr	r3, [pc, #44]	; (8001e30 <std+0x50>)
 8001e04:	6224      	str	r4, [r4, #32]
 8001e06:	6263      	str	r3, [r4, #36]	; 0x24
 8001e08:	4b0a      	ldr	r3, [pc, #40]	; (8001e34 <std+0x54>)
 8001e0a:	62a3      	str	r3, [r4, #40]	; 0x28
 8001e0c:	4b0a      	ldr	r3, [pc, #40]	; (8001e38 <std+0x58>)
 8001e0e:	62e3      	str	r3, [r4, #44]	; 0x2c
 8001e10:	4b0a      	ldr	r3, [pc, #40]	; (8001e3c <std+0x5c>)
 8001e12:	6323      	str	r3, [r4, #48]	; 0x30
 8001e14:	4b0a      	ldr	r3, [pc, #40]	; (8001e40 <std+0x60>)
 8001e16:	429c      	cmp	r4, r3
 8001e18:	d005      	beq.n	8001e26 <std+0x46>
 8001e1a:	4b0a      	ldr	r3, [pc, #40]	; (8001e44 <std+0x64>)
 8001e1c:	429c      	cmp	r4, r3
 8001e1e:	d002      	beq.n	8001e26 <std+0x46>
 8001e20:	4b09      	ldr	r3, [pc, #36]	; (8001e48 <std+0x68>)
 8001e22:	429c      	cmp	r4, r3
 8001e24:	d103      	bne.n	8001e2e <std+0x4e>
 8001e26:	0020      	movs	r0, r4
 8001e28:	3058      	adds	r0, #88	; 0x58
 8001e2a:	f000 fa6f 	bl	800230c <__retarget_lock_init_recursive>
 8001e2e:	bd10      	pop	{r4, pc}
 8001e30:	08002029 	.word	0x08002029
 8001e34:	08002051 	.word	0x08002051
 8001e38:	08002089 	.word	0x08002089
 8001e3c:	080020b5 	.word	0x080020b5
 8001e40:	20000140 	.word	0x20000140
 8001e44:	200001a8 	.word	0x200001a8
 8001e48:	20000210 	.word	0x20000210

08001e4c <stdio_exit_handler>:
 8001e4c:	b510      	push	{r4, lr}
 8001e4e:	4a03      	ldr	r2, [pc, #12]	; (8001e5c <stdio_exit_handler+0x10>)
 8001e50:	4903      	ldr	r1, [pc, #12]	; (8001e60 <stdio_exit_handler+0x14>)
 8001e52:	4804      	ldr	r0, [pc, #16]	; (8001e64 <stdio_exit_handler+0x18>)
 8001e54:	f000 f86c 	bl	8001f30 <_fwalk_sglue>
 8001e58:	bd10      	pop	{r4, pc}
 8001e5a:	46c0      	nop			; (mov r8, r8)
 8001e5c:	20000014 	.word	0x20000014
 8001e60:	08002625 	.word	0x08002625
 8001e64:	20000020 	.word	0x20000020

08001e68 <cleanup_stdio>:
 8001e68:	6841      	ldr	r1, [r0, #4]
 8001e6a:	4b0b      	ldr	r3, [pc, #44]	; (8001e98 <cleanup_stdio+0x30>)
 8001e6c:	b510      	push	{r4, lr}
 8001e6e:	0004      	movs	r4, r0
 8001e70:	4299      	cmp	r1, r3
 8001e72:	d001      	beq.n	8001e78 <cleanup_stdio+0x10>
 8001e74:	f000 fbd6 	bl	8002624 <_fflush_r>
 8001e78:	68a1      	ldr	r1, [r4, #8]
 8001e7a:	4b08      	ldr	r3, [pc, #32]	; (8001e9c <cleanup_stdio+0x34>)
 8001e7c:	4299      	cmp	r1, r3
 8001e7e:	d002      	beq.n	8001e86 <cleanup_stdio+0x1e>
 8001e80:	0020      	movs	r0, r4
 8001e82:	f000 fbcf 	bl	8002624 <_fflush_r>
 8001e86:	68e1      	ldr	r1, [r4, #12]
 8001e88:	4b05      	ldr	r3, [pc, #20]	; (8001ea0 <cleanup_stdio+0x38>)
 8001e8a:	4299      	cmp	r1, r3
 8001e8c:	d002      	beq.n	8001e94 <cleanup_stdio+0x2c>
 8001e8e:	0020      	movs	r0, r4
 8001e90:	f000 fbc8 	bl	8002624 <_fflush_r>
 8001e94:	bd10      	pop	{r4, pc}
 8001e96:	46c0      	nop			; (mov r8, r8)
 8001e98:	20000140 	.word	0x20000140
 8001e9c:	200001a8 	.word	0x200001a8
 8001ea0:	20000210 	.word	0x20000210

08001ea4 <global_stdio_init.part.0>:
 8001ea4:	b510      	push	{r4, lr}
 8001ea6:	4b09      	ldr	r3, [pc, #36]	; (8001ecc <global_stdio_init.part.0+0x28>)
 8001ea8:	4a09      	ldr	r2, [pc, #36]	; (8001ed0 <global_stdio_init.part.0+0x2c>)
 8001eaa:	2104      	movs	r1, #4
 8001eac:	601a      	str	r2, [r3, #0]
 8001eae:	4809      	ldr	r0, [pc, #36]	; (8001ed4 <global_stdio_init.part.0+0x30>)
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	f7ff ff95 	bl	8001de0 <std>
 8001eb6:	2201      	movs	r2, #1
 8001eb8:	2109      	movs	r1, #9
 8001eba:	4807      	ldr	r0, [pc, #28]	; (8001ed8 <global_stdio_init.part.0+0x34>)
 8001ebc:	f7ff ff90 	bl	8001de0 <std>
 8001ec0:	2202      	movs	r2, #2
 8001ec2:	2112      	movs	r1, #18
 8001ec4:	4805      	ldr	r0, [pc, #20]	; (8001edc <global_stdio_init.part.0+0x38>)
 8001ec6:	f7ff ff8b 	bl	8001de0 <std>
 8001eca:	bd10      	pop	{r4, pc}
 8001ecc:	20000278 	.word	0x20000278
 8001ed0:	08001e4d 	.word	0x08001e4d
 8001ed4:	20000140 	.word	0x20000140
 8001ed8:	200001a8 	.word	0x200001a8
 8001edc:	20000210 	.word	0x20000210

08001ee0 <__sfp_lock_acquire>:
 8001ee0:	b510      	push	{r4, lr}
 8001ee2:	4802      	ldr	r0, [pc, #8]	; (8001eec <__sfp_lock_acquire+0xc>)
 8001ee4:	f000 fa13 	bl	800230e <__retarget_lock_acquire_recursive>
 8001ee8:	bd10      	pop	{r4, pc}
 8001eea:	46c0      	nop			; (mov r8, r8)
 8001eec:	20000281 	.word	0x20000281

08001ef0 <__sfp_lock_release>:
 8001ef0:	b510      	push	{r4, lr}
 8001ef2:	4802      	ldr	r0, [pc, #8]	; (8001efc <__sfp_lock_release+0xc>)
 8001ef4:	f000 fa0c 	bl	8002310 <__retarget_lock_release_recursive>
 8001ef8:	bd10      	pop	{r4, pc}
 8001efa:	46c0      	nop			; (mov r8, r8)
 8001efc:	20000281 	.word	0x20000281

08001f00 <__sinit>:
 8001f00:	b510      	push	{r4, lr}
 8001f02:	0004      	movs	r4, r0
 8001f04:	f7ff ffec 	bl	8001ee0 <__sfp_lock_acquire>
 8001f08:	6a23      	ldr	r3, [r4, #32]
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d002      	beq.n	8001f14 <__sinit+0x14>
 8001f0e:	f7ff ffef 	bl	8001ef0 <__sfp_lock_release>
 8001f12:	bd10      	pop	{r4, pc}
 8001f14:	4b04      	ldr	r3, [pc, #16]	; (8001f28 <__sinit+0x28>)
 8001f16:	6223      	str	r3, [r4, #32]
 8001f18:	4b04      	ldr	r3, [pc, #16]	; (8001f2c <__sinit+0x2c>)
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d1f6      	bne.n	8001f0e <__sinit+0xe>
 8001f20:	f7ff ffc0 	bl	8001ea4 <global_stdio_init.part.0>
 8001f24:	e7f3      	b.n	8001f0e <__sinit+0xe>
 8001f26:	46c0      	nop			; (mov r8, r8)
 8001f28:	08001e69 	.word	0x08001e69
 8001f2c:	20000278 	.word	0x20000278

08001f30 <_fwalk_sglue>:
 8001f30:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8001f32:	0014      	movs	r4, r2
 8001f34:	2600      	movs	r6, #0
 8001f36:	9000      	str	r0, [sp, #0]
 8001f38:	9101      	str	r1, [sp, #4]
 8001f3a:	68a5      	ldr	r5, [r4, #8]
 8001f3c:	6867      	ldr	r7, [r4, #4]
 8001f3e:	3f01      	subs	r7, #1
 8001f40:	d504      	bpl.n	8001f4c <_fwalk_sglue+0x1c>
 8001f42:	6824      	ldr	r4, [r4, #0]
 8001f44:	2c00      	cmp	r4, #0
 8001f46:	d1f8      	bne.n	8001f3a <_fwalk_sglue+0xa>
 8001f48:	0030      	movs	r0, r6
 8001f4a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8001f4c:	89ab      	ldrh	r3, [r5, #12]
 8001f4e:	2b01      	cmp	r3, #1
 8001f50:	d908      	bls.n	8001f64 <_fwalk_sglue+0x34>
 8001f52:	220e      	movs	r2, #14
 8001f54:	5eab      	ldrsh	r3, [r5, r2]
 8001f56:	3301      	adds	r3, #1
 8001f58:	d004      	beq.n	8001f64 <_fwalk_sglue+0x34>
 8001f5a:	0029      	movs	r1, r5
 8001f5c:	9800      	ldr	r0, [sp, #0]
 8001f5e:	9b01      	ldr	r3, [sp, #4]
 8001f60:	4798      	blx	r3
 8001f62:	4306      	orrs	r6, r0
 8001f64:	3568      	adds	r5, #104	; 0x68
 8001f66:	e7ea      	b.n	8001f3e <_fwalk_sglue+0xe>

08001f68 <_puts_r>:
 8001f68:	6a03      	ldr	r3, [r0, #32]
 8001f6a:	b570      	push	{r4, r5, r6, lr}
 8001f6c:	0005      	movs	r5, r0
 8001f6e:	000e      	movs	r6, r1
 8001f70:	6884      	ldr	r4, [r0, #8]
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d101      	bne.n	8001f7a <_puts_r+0x12>
 8001f76:	f7ff ffc3 	bl	8001f00 <__sinit>
 8001f7a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8001f7c:	07db      	lsls	r3, r3, #31
 8001f7e:	d405      	bmi.n	8001f8c <_puts_r+0x24>
 8001f80:	89a3      	ldrh	r3, [r4, #12]
 8001f82:	059b      	lsls	r3, r3, #22
 8001f84:	d402      	bmi.n	8001f8c <_puts_r+0x24>
 8001f86:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8001f88:	f000 f9c1 	bl	800230e <__retarget_lock_acquire_recursive>
 8001f8c:	89a3      	ldrh	r3, [r4, #12]
 8001f8e:	071b      	lsls	r3, r3, #28
 8001f90:	d502      	bpl.n	8001f98 <_puts_r+0x30>
 8001f92:	6923      	ldr	r3, [r4, #16]
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d11f      	bne.n	8001fd8 <_puts_r+0x70>
 8001f98:	0021      	movs	r1, r4
 8001f9a:	0028      	movs	r0, r5
 8001f9c:	f000 f8d2 	bl	8002144 <__swsetup_r>
 8001fa0:	2800      	cmp	r0, #0
 8001fa2:	d019      	beq.n	8001fd8 <_puts_r+0x70>
 8001fa4:	2501      	movs	r5, #1
 8001fa6:	426d      	negs	r5, r5
 8001fa8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8001faa:	07db      	lsls	r3, r3, #31
 8001fac:	d405      	bmi.n	8001fba <_puts_r+0x52>
 8001fae:	89a3      	ldrh	r3, [r4, #12]
 8001fb0:	059b      	lsls	r3, r3, #22
 8001fb2:	d402      	bmi.n	8001fba <_puts_r+0x52>
 8001fb4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8001fb6:	f000 f9ab 	bl	8002310 <__retarget_lock_release_recursive>
 8001fba:	0028      	movs	r0, r5
 8001fbc:	bd70      	pop	{r4, r5, r6, pc}
 8001fbe:	3601      	adds	r6, #1
 8001fc0:	60a3      	str	r3, [r4, #8]
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	da04      	bge.n	8001fd0 <_puts_r+0x68>
 8001fc6:	69a2      	ldr	r2, [r4, #24]
 8001fc8:	429a      	cmp	r2, r3
 8001fca:	dc16      	bgt.n	8001ffa <_puts_r+0x92>
 8001fcc:	290a      	cmp	r1, #10
 8001fce:	d014      	beq.n	8001ffa <_puts_r+0x92>
 8001fd0:	6823      	ldr	r3, [r4, #0]
 8001fd2:	1c5a      	adds	r2, r3, #1
 8001fd4:	6022      	str	r2, [r4, #0]
 8001fd6:	7019      	strb	r1, [r3, #0]
 8001fd8:	68a3      	ldr	r3, [r4, #8]
 8001fda:	7831      	ldrb	r1, [r6, #0]
 8001fdc:	3b01      	subs	r3, #1
 8001fde:	2900      	cmp	r1, #0
 8001fe0:	d1ed      	bne.n	8001fbe <_puts_r+0x56>
 8001fe2:	60a3      	str	r3, [r4, #8]
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	da0f      	bge.n	8002008 <_puts_r+0xa0>
 8001fe8:	0028      	movs	r0, r5
 8001fea:	0022      	movs	r2, r4
 8001fec:	310a      	adds	r1, #10
 8001fee:	f000 f867 	bl	80020c0 <__swbuf_r>
 8001ff2:	250a      	movs	r5, #10
 8001ff4:	3001      	adds	r0, #1
 8001ff6:	d1d7      	bne.n	8001fa8 <_puts_r+0x40>
 8001ff8:	e7d4      	b.n	8001fa4 <_puts_r+0x3c>
 8001ffa:	0022      	movs	r2, r4
 8001ffc:	0028      	movs	r0, r5
 8001ffe:	f000 f85f 	bl	80020c0 <__swbuf_r>
 8002002:	3001      	adds	r0, #1
 8002004:	d1e8      	bne.n	8001fd8 <_puts_r+0x70>
 8002006:	e7cd      	b.n	8001fa4 <_puts_r+0x3c>
 8002008:	250a      	movs	r5, #10
 800200a:	6823      	ldr	r3, [r4, #0]
 800200c:	1c5a      	adds	r2, r3, #1
 800200e:	6022      	str	r2, [r4, #0]
 8002010:	701d      	strb	r5, [r3, #0]
 8002012:	e7c9      	b.n	8001fa8 <_puts_r+0x40>

08002014 <puts>:
 8002014:	b510      	push	{r4, lr}
 8002016:	4b03      	ldr	r3, [pc, #12]	; (8002024 <puts+0x10>)
 8002018:	0001      	movs	r1, r0
 800201a:	6818      	ldr	r0, [r3, #0]
 800201c:	f7ff ffa4 	bl	8001f68 <_puts_r>
 8002020:	bd10      	pop	{r4, pc}
 8002022:	46c0      	nop			; (mov r8, r8)
 8002024:	2000006c 	.word	0x2000006c

08002028 <__sread>:
 8002028:	b570      	push	{r4, r5, r6, lr}
 800202a:	000c      	movs	r4, r1
 800202c:	250e      	movs	r5, #14
 800202e:	5f49      	ldrsh	r1, [r1, r5]
 8002030:	f000 f91a 	bl	8002268 <_read_r>
 8002034:	2800      	cmp	r0, #0
 8002036:	db03      	blt.n	8002040 <__sread+0x18>
 8002038:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800203a:	181b      	adds	r3, r3, r0
 800203c:	6563      	str	r3, [r4, #84]	; 0x54
 800203e:	bd70      	pop	{r4, r5, r6, pc}
 8002040:	89a3      	ldrh	r3, [r4, #12]
 8002042:	4a02      	ldr	r2, [pc, #8]	; (800204c <__sread+0x24>)
 8002044:	4013      	ands	r3, r2
 8002046:	81a3      	strh	r3, [r4, #12]
 8002048:	e7f9      	b.n	800203e <__sread+0x16>
 800204a:	46c0      	nop			; (mov r8, r8)
 800204c:	ffffefff 	.word	0xffffefff

08002050 <__swrite>:
 8002050:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002052:	001f      	movs	r7, r3
 8002054:	898b      	ldrh	r3, [r1, #12]
 8002056:	0005      	movs	r5, r0
 8002058:	000c      	movs	r4, r1
 800205a:	0016      	movs	r6, r2
 800205c:	05db      	lsls	r3, r3, #23
 800205e:	d505      	bpl.n	800206c <__swrite+0x1c>
 8002060:	230e      	movs	r3, #14
 8002062:	5ec9      	ldrsh	r1, [r1, r3]
 8002064:	2200      	movs	r2, #0
 8002066:	2302      	movs	r3, #2
 8002068:	f000 f8ea 	bl	8002240 <_lseek_r>
 800206c:	89a3      	ldrh	r3, [r4, #12]
 800206e:	4a05      	ldr	r2, [pc, #20]	; (8002084 <__swrite+0x34>)
 8002070:	0028      	movs	r0, r5
 8002072:	4013      	ands	r3, r2
 8002074:	81a3      	strh	r3, [r4, #12]
 8002076:	0032      	movs	r2, r6
 8002078:	230e      	movs	r3, #14
 800207a:	5ee1      	ldrsh	r1, [r4, r3]
 800207c:	003b      	movs	r3, r7
 800207e:	f000 f907 	bl	8002290 <_write_r>
 8002082:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002084:	ffffefff 	.word	0xffffefff

08002088 <__sseek>:
 8002088:	b570      	push	{r4, r5, r6, lr}
 800208a:	000c      	movs	r4, r1
 800208c:	250e      	movs	r5, #14
 800208e:	5f49      	ldrsh	r1, [r1, r5]
 8002090:	f000 f8d6 	bl	8002240 <_lseek_r>
 8002094:	89a3      	ldrh	r3, [r4, #12]
 8002096:	1c42      	adds	r2, r0, #1
 8002098:	d103      	bne.n	80020a2 <__sseek+0x1a>
 800209a:	4a05      	ldr	r2, [pc, #20]	; (80020b0 <__sseek+0x28>)
 800209c:	4013      	ands	r3, r2
 800209e:	81a3      	strh	r3, [r4, #12]
 80020a0:	bd70      	pop	{r4, r5, r6, pc}
 80020a2:	2280      	movs	r2, #128	; 0x80
 80020a4:	0152      	lsls	r2, r2, #5
 80020a6:	4313      	orrs	r3, r2
 80020a8:	81a3      	strh	r3, [r4, #12]
 80020aa:	6560      	str	r0, [r4, #84]	; 0x54
 80020ac:	e7f8      	b.n	80020a0 <__sseek+0x18>
 80020ae:	46c0      	nop			; (mov r8, r8)
 80020b0:	ffffefff 	.word	0xffffefff

080020b4 <__sclose>:
 80020b4:	b510      	push	{r4, lr}
 80020b6:	230e      	movs	r3, #14
 80020b8:	5ec9      	ldrsh	r1, [r1, r3]
 80020ba:	f000 f8af 	bl	800221c <_close_r>
 80020be:	bd10      	pop	{r4, pc}

080020c0 <__swbuf_r>:
 80020c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80020c2:	0006      	movs	r6, r0
 80020c4:	000d      	movs	r5, r1
 80020c6:	0014      	movs	r4, r2
 80020c8:	2800      	cmp	r0, #0
 80020ca:	d004      	beq.n	80020d6 <__swbuf_r+0x16>
 80020cc:	6a03      	ldr	r3, [r0, #32]
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d101      	bne.n	80020d6 <__swbuf_r+0x16>
 80020d2:	f7ff ff15 	bl	8001f00 <__sinit>
 80020d6:	69a3      	ldr	r3, [r4, #24]
 80020d8:	60a3      	str	r3, [r4, #8]
 80020da:	89a3      	ldrh	r3, [r4, #12]
 80020dc:	071b      	lsls	r3, r3, #28
 80020de:	d528      	bpl.n	8002132 <__swbuf_r+0x72>
 80020e0:	6923      	ldr	r3, [r4, #16]
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d025      	beq.n	8002132 <__swbuf_r+0x72>
 80020e6:	6923      	ldr	r3, [r4, #16]
 80020e8:	6820      	ldr	r0, [r4, #0]
 80020ea:	b2ef      	uxtb	r7, r5
 80020ec:	1ac0      	subs	r0, r0, r3
 80020ee:	6963      	ldr	r3, [r4, #20]
 80020f0:	b2ed      	uxtb	r5, r5
 80020f2:	4283      	cmp	r3, r0
 80020f4:	dc05      	bgt.n	8002102 <__swbuf_r+0x42>
 80020f6:	0021      	movs	r1, r4
 80020f8:	0030      	movs	r0, r6
 80020fa:	f000 fa93 	bl	8002624 <_fflush_r>
 80020fe:	2800      	cmp	r0, #0
 8002100:	d11d      	bne.n	800213e <__swbuf_r+0x7e>
 8002102:	68a3      	ldr	r3, [r4, #8]
 8002104:	3001      	adds	r0, #1
 8002106:	3b01      	subs	r3, #1
 8002108:	60a3      	str	r3, [r4, #8]
 800210a:	6823      	ldr	r3, [r4, #0]
 800210c:	1c5a      	adds	r2, r3, #1
 800210e:	6022      	str	r2, [r4, #0]
 8002110:	701f      	strb	r7, [r3, #0]
 8002112:	6963      	ldr	r3, [r4, #20]
 8002114:	4283      	cmp	r3, r0
 8002116:	d004      	beq.n	8002122 <__swbuf_r+0x62>
 8002118:	89a3      	ldrh	r3, [r4, #12]
 800211a:	07db      	lsls	r3, r3, #31
 800211c:	d507      	bpl.n	800212e <__swbuf_r+0x6e>
 800211e:	2d0a      	cmp	r5, #10
 8002120:	d105      	bne.n	800212e <__swbuf_r+0x6e>
 8002122:	0021      	movs	r1, r4
 8002124:	0030      	movs	r0, r6
 8002126:	f000 fa7d 	bl	8002624 <_fflush_r>
 800212a:	2800      	cmp	r0, #0
 800212c:	d107      	bne.n	800213e <__swbuf_r+0x7e>
 800212e:	0028      	movs	r0, r5
 8002130:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002132:	0021      	movs	r1, r4
 8002134:	0030      	movs	r0, r6
 8002136:	f000 f805 	bl	8002144 <__swsetup_r>
 800213a:	2800      	cmp	r0, #0
 800213c:	d0d3      	beq.n	80020e6 <__swbuf_r+0x26>
 800213e:	2501      	movs	r5, #1
 8002140:	426d      	negs	r5, r5
 8002142:	e7f4      	b.n	800212e <__swbuf_r+0x6e>

08002144 <__swsetup_r>:
 8002144:	4b30      	ldr	r3, [pc, #192]	; (8002208 <__swsetup_r+0xc4>)
 8002146:	b570      	push	{r4, r5, r6, lr}
 8002148:	0005      	movs	r5, r0
 800214a:	6818      	ldr	r0, [r3, #0]
 800214c:	000c      	movs	r4, r1
 800214e:	2800      	cmp	r0, #0
 8002150:	d004      	beq.n	800215c <__swsetup_r+0x18>
 8002152:	6a03      	ldr	r3, [r0, #32]
 8002154:	2b00      	cmp	r3, #0
 8002156:	d101      	bne.n	800215c <__swsetup_r+0x18>
 8002158:	f7ff fed2 	bl	8001f00 <__sinit>
 800215c:	230c      	movs	r3, #12
 800215e:	5ee2      	ldrsh	r2, [r4, r3]
 8002160:	b293      	uxth	r3, r2
 8002162:	0711      	lsls	r1, r2, #28
 8002164:	d423      	bmi.n	80021ae <__swsetup_r+0x6a>
 8002166:	06d9      	lsls	r1, r3, #27
 8002168:	d407      	bmi.n	800217a <__swsetup_r+0x36>
 800216a:	2309      	movs	r3, #9
 800216c:	2001      	movs	r0, #1
 800216e:	602b      	str	r3, [r5, #0]
 8002170:	3337      	adds	r3, #55	; 0x37
 8002172:	4313      	orrs	r3, r2
 8002174:	81a3      	strh	r3, [r4, #12]
 8002176:	4240      	negs	r0, r0
 8002178:	bd70      	pop	{r4, r5, r6, pc}
 800217a:	075b      	lsls	r3, r3, #29
 800217c:	d513      	bpl.n	80021a6 <__swsetup_r+0x62>
 800217e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002180:	2900      	cmp	r1, #0
 8002182:	d008      	beq.n	8002196 <__swsetup_r+0x52>
 8002184:	0023      	movs	r3, r4
 8002186:	3344      	adds	r3, #68	; 0x44
 8002188:	4299      	cmp	r1, r3
 800218a:	d002      	beq.n	8002192 <__swsetup_r+0x4e>
 800218c:	0028      	movs	r0, r5
 800218e:	f000 f8c1 	bl	8002314 <_free_r>
 8002192:	2300      	movs	r3, #0
 8002194:	6363      	str	r3, [r4, #52]	; 0x34
 8002196:	2224      	movs	r2, #36	; 0x24
 8002198:	89a3      	ldrh	r3, [r4, #12]
 800219a:	4393      	bics	r3, r2
 800219c:	81a3      	strh	r3, [r4, #12]
 800219e:	2300      	movs	r3, #0
 80021a0:	6063      	str	r3, [r4, #4]
 80021a2:	6923      	ldr	r3, [r4, #16]
 80021a4:	6023      	str	r3, [r4, #0]
 80021a6:	2308      	movs	r3, #8
 80021a8:	89a2      	ldrh	r2, [r4, #12]
 80021aa:	4313      	orrs	r3, r2
 80021ac:	81a3      	strh	r3, [r4, #12]
 80021ae:	6923      	ldr	r3, [r4, #16]
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d10b      	bne.n	80021cc <__swsetup_r+0x88>
 80021b4:	21a0      	movs	r1, #160	; 0xa0
 80021b6:	2280      	movs	r2, #128	; 0x80
 80021b8:	89a3      	ldrh	r3, [r4, #12]
 80021ba:	0089      	lsls	r1, r1, #2
 80021bc:	0092      	lsls	r2, r2, #2
 80021be:	400b      	ands	r3, r1
 80021c0:	4293      	cmp	r3, r2
 80021c2:	d003      	beq.n	80021cc <__swsetup_r+0x88>
 80021c4:	0021      	movs	r1, r4
 80021c6:	0028      	movs	r0, r5
 80021c8:	f000 fa80 	bl	80026cc <__smakebuf_r>
 80021cc:	220c      	movs	r2, #12
 80021ce:	5ea3      	ldrsh	r3, [r4, r2]
 80021d0:	2001      	movs	r0, #1
 80021d2:	001a      	movs	r2, r3
 80021d4:	b299      	uxth	r1, r3
 80021d6:	4002      	ands	r2, r0
 80021d8:	4203      	tst	r3, r0
 80021da:	d00f      	beq.n	80021fc <__swsetup_r+0xb8>
 80021dc:	2200      	movs	r2, #0
 80021de:	60a2      	str	r2, [r4, #8]
 80021e0:	6962      	ldr	r2, [r4, #20]
 80021e2:	4252      	negs	r2, r2
 80021e4:	61a2      	str	r2, [r4, #24]
 80021e6:	2000      	movs	r0, #0
 80021e8:	6922      	ldr	r2, [r4, #16]
 80021ea:	4282      	cmp	r2, r0
 80021ec:	d1c4      	bne.n	8002178 <__swsetup_r+0x34>
 80021ee:	0609      	lsls	r1, r1, #24
 80021f0:	d5c2      	bpl.n	8002178 <__swsetup_r+0x34>
 80021f2:	2240      	movs	r2, #64	; 0x40
 80021f4:	4313      	orrs	r3, r2
 80021f6:	81a3      	strh	r3, [r4, #12]
 80021f8:	3801      	subs	r0, #1
 80021fa:	e7bd      	b.n	8002178 <__swsetup_r+0x34>
 80021fc:	0788      	lsls	r0, r1, #30
 80021fe:	d400      	bmi.n	8002202 <__swsetup_r+0xbe>
 8002200:	6962      	ldr	r2, [r4, #20]
 8002202:	60a2      	str	r2, [r4, #8]
 8002204:	e7ef      	b.n	80021e6 <__swsetup_r+0xa2>
 8002206:	46c0      	nop			; (mov r8, r8)
 8002208:	2000006c 	.word	0x2000006c

0800220c <memset>:
 800220c:	0003      	movs	r3, r0
 800220e:	1882      	adds	r2, r0, r2
 8002210:	4293      	cmp	r3, r2
 8002212:	d100      	bne.n	8002216 <memset+0xa>
 8002214:	4770      	bx	lr
 8002216:	7019      	strb	r1, [r3, #0]
 8002218:	3301      	adds	r3, #1
 800221a:	e7f9      	b.n	8002210 <memset+0x4>

0800221c <_close_r>:
 800221c:	2300      	movs	r3, #0
 800221e:	b570      	push	{r4, r5, r6, lr}
 8002220:	4d06      	ldr	r5, [pc, #24]	; (800223c <_close_r+0x20>)
 8002222:	0004      	movs	r4, r0
 8002224:	0008      	movs	r0, r1
 8002226:	602b      	str	r3, [r5, #0]
 8002228:	f7ff fc12 	bl	8001a50 <_close>
 800222c:	1c43      	adds	r3, r0, #1
 800222e:	d103      	bne.n	8002238 <_close_r+0x1c>
 8002230:	682b      	ldr	r3, [r5, #0]
 8002232:	2b00      	cmp	r3, #0
 8002234:	d000      	beq.n	8002238 <_close_r+0x1c>
 8002236:	6023      	str	r3, [r4, #0]
 8002238:	bd70      	pop	{r4, r5, r6, pc}
 800223a:	46c0      	nop			; (mov r8, r8)
 800223c:	2000027c 	.word	0x2000027c

08002240 <_lseek_r>:
 8002240:	b570      	push	{r4, r5, r6, lr}
 8002242:	0004      	movs	r4, r0
 8002244:	0008      	movs	r0, r1
 8002246:	0011      	movs	r1, r2
 8002248:	001a      	movs	r2, r3
 800224a:	2300      	movs	r3, #0
 800224c:	4d05      	ldr	r5, [pc, #20]	; (8002264 <_lseek_r+0x24>)
 800224e:	602b      	str	r3, [r5, #0]
 8002250:	f7ff fbbf 	bl	80019d2 <_lseek>
 8002254:	1c43      	adds	r3, r0, #1
 8002256:	d103      	bne.n	8002260 <_lseek_r+0x20>
 8002258:	682b      	ldr	r3, [r5, #0]
 800225a:	2b00      	cmp	r3, #0
 800225c:	d000      	beq.n	8002260 <_lseek_r+0x20>
 800225e:	6023      	str	r3, [r4, #0]
 8002260:	bd70      	pop	{r4, r5, r6, pc}
 8002262:	46c0      	nop			; (mov r8, r8)
 8002264:	2000027c 	.word	0x2000027c

08002268 <_read_r>:
 8002268:	b570      	push	{r4, r5, r6, lr}
 800226a:	0004      	movs	r4, r0
 800226c:	0008      	movs	r0, r1
 800226e:	0011      	movs	r1, r2
 8002270:	001a      	movs	r2, r3
 8002272:	2300      	movs	r3, #0
 8002274:	4d05      	ldr	r5, [pc, #20]	; (800228c <_read_r+0x24>)
 8002276:	602b      	str	r3, [r5, #0]
 8002278:	f7ff fb56 	bl	8001928 <_read>
 800227c:	1c43      	adds	r3, r0, #1
 800227e:	d103      	bne.n	8002288 <_read_r+0x20>
 8002280:	682b      	ldr	r3, [r5, #0]
 8002282:	2b00      	cmp	r3, #0
 8002284:	d000      	beq.n	8002288 <_read_r+0x20>
 8002286:	6023      	str	r3, [r4, #0]
 8002288:	bd70      	pop	{r4, r5, r6, pc}
 800228a:	46c0      	nop			; (mov r8, r8)
 800228c:	2000027c 	.word	0x2000027c

08002290 <_write_r>:
 8002290:	b570      	push	{r4, r5, r6, lr}
 8002292:	0004      	movs	r4, r0
 8002294:	0008      	movs	r0, r1
 8002296:	0011      	movs	r1, r2
 8002298:	001a      	movs	r2, r3
 800229a:	2300      	movs	r3, #0
 800229c:	4d05      	ldr	r5, [pc, #20]	; (80022b4 <_write_r+0x24>)
 800229e:	602b      	str	r3, [r5, #0]
 80022a0:	f7ff fbab 	bl	80019fa <_write>
 80022a4:	1c43      	adds	r3, r0, #1
 80022a6:	d103      	bne.n	80022b0 <_write_r+0x20>
 80022a8:	682b      	ldr	r3, [r5, #0]
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d000      	beq.n	80022b0 <_write_r+0x20>
 80022ae:	6023      	str	r3, [r4, #0]
 80022b0:	bd70      	pop	{r4, r5, r6, pc}
 80022b2:	46c0      	nop			; (mov r8, r8)
 80022b4:	2000027c 	.word	0x2000027c

080022b8 <__errno>:
 80022b8:	4b01      	ldr	r3, [pc, #4]	; (80022c0 <__errno+0x8>)
 80022ba:	6818      	ldr	r0, [r3, #0]
 80022bc:	4770      	bx	lr
 80022be:	46c0      	nop			; (mov r8, r8)
 80022c0:	2000006c 	.word	0x2000006c

080022c4 <__libc_init_array>:
 80022c4:	b570      	push	{r4, r5, r6, lr}
 80022c6:	2600      	movs	r6, #0
 80022c8:	4c0c      	ldr	r4, [pc, #48]	; (80022fc <__libc_init_array+0x38>)
 80022ca:	4d0d      	ldr	r5, [pc, #52]	; (8002300 <__libc_init_array+0x3c>)
 80022cc:	1b64      	subs	r4, r4, r5
 80022ce:	10a4      	asrs	r4, r4, #2
 80022d0:	42a6      	cmp	r6, r4
 80022d2:	d109      	bne.n	80022e8 <__libc_init_array+0x24>
 80022d4:	2600      	movs	r6, #0
 80022d6:	f000 fa6d 	bl	80027b4 <_init>
 80022da:	4c0a      	ldr	r4, [pc, #40]	; (8002304 <__libc_init_array+0x40>)
 80022dc:	4d0a      	ldr	r5, [pc, #40]	; (8002308 <__libc_init_array+0x44>)
 80022de:	1b64      	subs	r4, r4, r5
 80022e0:	10a4      	asrs	r4, r4, #2
 80022e2:	42a6      	cmp	r6, r4
 80022e4:	d105      	bne.n	80022f2 <__libc_init_array+0x2e>
 80022e6:	bd70      	pop	{r4, r5, r6, pc}
 80022e8:	00b3      	lsls	r3, r6, #2
 80022ea:	58eb      	ldr	r3, [r5, r3]
 80022ec:	4798      	blx	r3
 80022ee:	3601      	adds	r6, #1
 80022f0:	e7ee      	b.n	80022d0 <__libc_init_array+0xc>
 80022f2:	00b3      	lsls	r3, r6, #2
 80022f4:	58eb      	ldr	r3, [r5, r3]
 80022f6:	4798      	blx	r3
 80022f8:	3601      	adds	r6, #1
 80022fa:	e7f2      	b.n	80022e2 <__libc_init_array+0x1e>
 80022fc:	08002818 	.word	0x08002818
 8002300:	08002818 	.word	0x08002818
 8002304:	0800281c 	.word	0x0800281c
 8002308:	08002818 	.word	0x08002818

0800230c <__retarget_lock_init_recursive>:
 800230c:	4770      	bx	lr

0800230e <__retarget_lock_acquire_recursive>:
 800230e:	4770      	bx	lr

08002310 <__retarget_lock_release_recursive>:
 8002310:	4770      	bx	lr
	...

08002314 <_free_r>:
 8002314:	b570      	push	{r4, r5, r6, lr}
 8002316:	0005      	movs	r5, r0
 8002318:	2900      	cmp	r1, #0
 800231a:	d010      	beq.n	800233e <_free_r+0x2a>
 800231c:	1f0c      	subs	r4, r1, #4
 800231e:	6823      	ldr	r3, [r4, #0]
 8002320:	2b00      	cmp	r3, #0
 8002322:	da00      	bge.n	8002326 <_free_r+0x12>
 8002324:	18e4      	adds	r4, r4, r3
 8002326:	0028      	movs	r0, r5
 8002328:	f000 f8e2 	bl	80024f0 <__malloc_lock>
 800232c:	4a1d      	ldr	r2, [pc, #116]	; (80023a4 <_free_r+0x90>)
 800232e:	6813      	ldr	r3, [r2, #0]
 8002330:	2b00      	cmp	r3, #0
 8002332:	d105      	bne.n	8002340 <_free_r+0x2c>
 8002334:	6063      	str	r3, [r4, #4]
 8002336:	6014      	str	r4, [r2, #0]
 8002338:	0028      	movs	r0, r5
 800233a:	f000 f8e1 	bl	8002500 <__malloc_unlock>
 800233e:	bd70      	pop	{r4, r5, r6, pc}
 8002340:	42a3      	cmp	r3, r4
 8002342:	d908      	bls.n	8002356 <_free_r+0x42>
 8002344:	6820      	ldr	r0, [r4, #0]
 8002346:	1821      	adds	r1, r4, r0
 8002348:	428b      	cmp	r3, r1
 800234a:	d1f3      	bne.n	8002334 <_free_r+0x20>
 800234c:	6819      	ldr	r1, [r3, #0]
 800234e:	685b      	ldr	r3, [r3, #4]
 8002350:	1809      	adds	r1, r1, r0
 8002352:	6021      	str	r1, [r4, #0]
 8002354:	e7ee      	b.n	8002334 <_free_r+0x20>
 8002356:	001a      	movs	r2, r3
 8002358:	685b      	ldr	r3, [r3, #4]
 800235a:	2b00      	cmp	r3, #0
 800235c:	d001      	beq.n	8002362 <_free_r+0x4e>
 800235e:	42a3      	cmp	r3, r4
 8002360:	d9f9      	bls.n	8002356 <_free_r+0x42>
 8002362:	6811      	ldr	r1, [r2, #0]
 8002364:	1850      	adds	r0, r2, r1
 8002366:	42a0      	cmp	r0, r4
 8002368:	d10b      	bne.n	8002382 <_free_r+0x6e>
 800236a:	6820      	ldr	r0, [r4, #0]
 800236c:	1809      	adds	r1, r1, r0
 800236e:	1850      	adds	r0, r2, r1
 8002370:	6011      	str	r1, [r2, #0]
 8002372:	4283      	cmp	r3, r0
 8002374:	d1e0      	bne.n	8002338 <_free_r+0x24>
 8002376:	6818      	ldr	r0, [r3, #0]
 8002378:	685b      	ldr	r3, [r3, #4]
 800237a:	1841      	adds	r1, r0, r1
 800237c:	6011      	str	r1, [r2, #0]
 800237e:	6053      	str	r3, [r2, #4]
 8002380:	e7da      	b.n	8002338 <_free_r+0x24>
 8002382:	42a0      	cmp	r0, r4
 8002384:	d902      	bls.n	800238c <_free_r+0x78>
 8002386:	230c      	movs	r3, #12
 8002388:	602b      	str	r3, [r5, #0]
 800238a:	e7d5      	b.n	8002338 <_free_r+0x24>
 800238c:	6820      	ldr	r0, [r4, #0]
 800238e:	1821      	adds	r1, r4, r0
 8002390:	428b      	cmp	r3, r1
 8002392:	d103      	bne.n	800239c <_free_r+0x88>
 8002394:	6819      	ldr	r1, [r3, #0]
 8002396:	685b      	ldr	r3, [r3, #4]
 8002398:	1809      	adds	r1, r1, r0
 800239a:	6021      	str	r1, [r4, #0]
 800239c:	6063      	str	r3, [r4, #4]
 800239e:	6054      	str	r4, [r2, #4]
 80023a0:	e7ca      	b.n	8002338 <_free_r+0x24>
 80023a2:	46c0      	nop			; (mov r8, r8)
 80023a4:	20000284 	.word	0x20000284

080023a8 <sbrk_aligned>:
 80023a8:	b570      	push	{r4, r5, r6, lr}
 80023aa:	4e0f      	ldr	r6, [pc, #60]	; (80023e8 <sbrk_aligned+0x40>)
 80023ac:	000d      	movs	r5, r1
 80023ae:	6831      	ldr	r1, [r6, #0]
 80023b0:	0004      	movs	r4, r0
 80023b2:	2900      	cmp	r1, #0
 80023b4:	d102      	bne.n	80023bc <sbrk_aligned+0x14>
 80023b6:	f000 f9eb 	bl	8002790 <_sbrk_r>
 80023ba:	6030      	str	r0, [r6, #0]
 80023bc:	0029      	movs	r1, r5
 80023be:	0020      	movs	r0, r4
 80023c0:	f000 f9e6 	bl	8002790 <_sbrk_r>
 80023c4:	1c43      	adds	r3, r0, #1
 80023c6:	d00a      	beq.n	80023de <sbrk_aligned+0x36>
 80023c8:	2303      	movs	r3, #3
 80023ca:	1cc5      	adds	r5, r0, #3
 80023cc:	439d      	bics	r5, r3
 80023ce:	42a8      	cmp	r0, r5
 80023d0:	d007      	beq.n	80023e2 <sbrk_aligned+0x3a>
 80023d2:	1a29      	subs	r1, r5, r0
 80023d4:	0020      	movs	r0, r4
 80023d6:	f000 f9db 	bl	8002790 <_sbrk_r>
 80023da:	3001      	adds	r0, #1
 80023dc:	d101      	bne.n	80023e2 <sbrk_aligned+0x3a>
 80023de:	2501      	movs	r5, #1
 80023e0:	426d      	negs	r5, r5
 80023e2:	0028      	movs	r0, r5
 80023e4:	bd70      	pop	{r4, r5, r6, pc}
 80023e6:	46c0      	nop			; (mov r8, r8)
 80023e8:	20000288 	.word	0x20000288

080023ec <_malloc_r>:
 80023ec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80023ee:	2203      	movs	r2, #3
 80023f0:	1ccb      	adds	r3, r1, #3
 80023f2:	4393      	bics	r3, r2
 80023f4:	3308      	adds	r3, #8
 80023f6:	0006      	movs	r6, r0
 80023f8:	001f      	movs	r7, r3
 80023fa:	2b0c      	cmp	r3, #12
 80023fc:	d238      	bcs.n	8002470 <_malloc_r+0x84>
 80023fe:	270c      	movs	r7, #12
 8002400:	42b9      	cmp	r1, r7
 8002402:	d837      	bhi.n	8002474 <_malloc_r+0x88>
 8002404:	0030      	movs	r0, r6
 8002406:	f000 f873 	bl	80024f0 <__malloc_lock>
 800240a:	4b38      	ldr	r3, [pc, #224]	; (80024ec <_malloc_r+0x100>)
 800240c:	9300      	str	r3, [sp, #0]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	001c      	movs	r4, r3
 8002412:	2c00      	cmp	r4, #0
 8002414:	d133      	bne.n	800247e <_malloc_r+0x92>
 8002416:	0039      	movs	r1, r7
 8002418:	0030      	movs	r0, r6
 800241a:	f7ff ffc5 	bl	80023a8 <sbrk_aligned>
 800241e:	0004      	movs	r4, r0
 8002420:	1c43      	adds	r3, r0, #1
 8002422:	d15e      	bne.n	80024e2 <_malloc_r+0xf6>
 8002424:	9b00      	ldr	r3, [sp, #0]
 8002426:	681c      	ldr	r4, [r3, #0]
 8002428:	0025      	movs	r5, r4
 800242a:	2d00      	cmp	r5, #0
 800242c:	d14e      	bne.n	80024cc <_malloc_r+0xe0>
 800242e:	2c00      	cmp	r4, #0
 8002430:	d051      	beq.n	80024d6 <_malloc_r+0xea>
 8002432:	6823      	ldr	r3, [r4, #0]
 8002434:	0029      	movs	r1, r5
 8002436:	18e3      	adds	r3, r4, r3
 8002438:	0030      	movs	r0, r6
 800243a:	9301      	str	r3, [sp, #4]
 800243c:	f000 f9a8 	bl	8002790 <_sbrk_r>
 8002440:	9b01      	ldr	r3, [sp, #4]
 8002442:	4283      	cmp	r3, r0
 8002444:	d147      	bne.n	80024d6 <_malloc_r+0xea>
 8002446:	6823      	ldr	r3, [r4, #0]
 8002448:	0030      	movs	r0, r6
 800244a:	1aff      	subs	r7, r7, r3
 800244c:	0039      	movs	r1, r7
 800244e:	f7ff ffab 	bl	80023a8 <sbrk_aligned>
 8002452:	3001      	adds	r0, #1
 8002454:	d03f      	beq.n	80024d6 <_malloc_r+0xea>
 8002456:	6823      	ldr	r3, [r4, #0]
 8002458:	19db      	adds	r3, r3, r7
 800245a:	6023      	str	r3, [r4, #0]
 800245c:	9b00      	ldr	r3, [sp, #0]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	2b00      	cmp	r3, #0
 8002462:	d040      	beq.n	80024e6 <_malloc_r+0xfa>
 8002464:	685a      	ldr	r2, [r3, #4]
 8002466:	42a2      	cmp	r2, r4
 8002468:	d133      	bne.n	80024d2 <_malloc_r+0xe6>
 800246a:	2200      	movs	r2, #0
 800246c:	605a      	str	r2, [r3, #4]
 800246e:	e014      	b.n	800249a <_malloc_r+0xae>
 8002470:	2b00      	cmp	r3, #0
 8002472:	dac5      	bge.n	8002400 <_malloc_r+0x14>
 8002474:	230c      	movs	r3, #12
 8002476:	2500      	movs	r5, #0
 8002478:	6033      	str	r3, [r6, #0]
 800247a:	0028      	movs	r0, r5
 800247c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800247e:	6821      	ldr	r1, [r4, #0]
 8002480:	1bc9      	subs	r1, r1, r7
 8002482:	d420      	bmi.n	80024c6 <_malloc_r+0xda>
 8002484:	290b      	cmp	r1, #11
 8002486:	d918      	bls.n	80024ba <_malloc_r+0xce>
 8002488:	19e2      	adds	r2, r4, r7
 800248a:	6027      	str	r7, [r4, #0]
 800248c:	42a3      	cmp	r3, r4
 800248e:	d112      	bne.n	80024b6 <_malloc_r+0xca>
 8002490:	9b00      	ldr	r3, [sp, #0]
 8002492:	601a      	str	r2, [r3, #0]
 8002494:	6863      	ldr	r3, [r4, #4]
 8002496:	6011      	str	r1, [r2, #0]
 8002498:	6053      	str	r3, [r2, #4]
 800249a:	0030      	movs	r0, r6
 800249c:	0025      	movs	r5, r4
 800249e:	f000 f82f 	bl	8002500 <__malloc_unlock>
 80024a2:	2207      	movs	r2, #7
 80024a4:	350b      	adds	r5, #11
 80024a6:	1d23      	adds	r3, r4, #4
 80024a8:	4395      	bics	r5, r2
 80024aa:	1aea      	subs	r2, r5, r3
 80024ac:	429d      	cmp	r5, r3
 80024ae:	d0e4      	beq.n	800247a <_malloc_r+0x8e>
 80024b0:	1b5b      	subs	r3, r3, r5
 80024b2:	50a3      	str	r3, [r4, r2]
 80024b4:	e7e1      	b.n	800247a <_malloc_r+0x8e>
 80024b6:	605a      	str	r2, [r3, #4]
 80024b8:	e7ec      	b.n	8002494 <_malloc_r+0xa8>
 80024ba:	6862      	ldr	r2, [r4, #4]
 80024bc:	42a3      	cmp	r3, r4
 80024be:	d1d5      	bne.n	800246c <_malloc_r+0x80>
 80024c0:	9b00      	ldr	r3, [sp, #0]
 80024c2:	601a      	str	r2, [r3, #0]
 80024c4:	e7e9      	b.n	800249a <_malloc_r+0xae>
 80024c6:	0023      	movs	r3, r4
 80024c8:	6864      	ldr	r4, [r4, #4]
 80024ca:	e7a2      	b.n	8002412 <_malloc_r+0x26>
 80024cc:	002c      	movs	r4, r5
 80024ce:	686d      	ldr	r5, [r5, #4]
 80024d0:	e7ab      	b.n	800242a <_malloc_r+0x3e>
 80024d2:	0013      	movs	r3, r2
 80024d4:	e7c4      	b.n	8002460 <_malloc_r+0x74>
 80024d6:	230c      	movs	r3, #12
 80024d8:	0030      	movs	r0, r6
 80024da:	6033      	str	r3, [r6, #0]
 80024dc:	f000 f810 	bl	8002500 <__malloc_unlock>
 80024e0:	e7cb      	b.n	800247a <_malloc_r+0x8e>
 80024e2:	6027      	str	r7, [r4, #0]
 80024e4:	e7d9      	b.n	800249a <_malloc_r+0xae>
 80024e6:	605b      	str	r3, [r3, #4]
 80024e8:	deff      	udf	#255	; 0xff
 80024ea:	46c0      	nop			; (mov r8, r8)
 80024ec:	20000284 	.word	0x20000284

080024f0 <__malloc_lock>:
 80024f0:	b510      	push	{r4, lr}
 80024f2:	4802      	ldr	r0, [pc, #8]	; (80024fc <__malloc_lock+0xc>)
 80024f4:	f7ff ff0b 	bl	800230e <__retarget_lock_acquire_recursive>
 80024f8:	bd10      	pop	{r4, pc}
 80024fa:	46c0      	nop			; (mov r8, r8)
 80024fc:	20000280 	.word	0x20000280

08002500 <__malloc_unlock>:
 8002500:	b510      	push	{r4, lr}
 8002502:	4802      	ldr	r0, [pc, #8]	; (800250c <__malloc_unlock+0xc>)
 8002504:	f7ff ff04 	bl	8002310 <__retarget_lock_release_recursive>
 8002508:	bd10      	pop	{r4, pc}
 800250a:	46c0      	nop			; (mov r8, r8)
 800250c:	20000280 	.word	0x20000280

08002510 <__sflush_r>:
 8002510:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002512:	898b      	ldrh	r3, [r1, #12]
 8002514:	0005      	movs	r5, r0
 8002516:	000c      	movs	r4, r1
 8002518:	071a      	lsls	r2, r3, #28
 800251a:	d45c      	bmi.n	80025d6 <__sflush_r+0xc6>
 800251c:	684a      	ldr	r2, [r1, #4]
 800251e:	2a00      	cmp	r2, #0
 8002520:	dc04      	bgt.n	800252c <__sflush_r+0x1c>
 8002522:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 8002524:	2a00      	cmp	r2, #0
 8002526:	dc01      	bgt.n	800252c <__sflush_r+0x1c>
 8002528:	2000      	movs	r0, #0
 800252a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800252c:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800252e:	2f00      	cmp	r7, #0
 8002530:	d0fa      	beq.n	8002528 <__sflush_r+0x18>
 8002532:	2200      	movs	r2, #0
 8002534:	2080      	movs	r0, #128	; 0x80
 8002536:	682e      	ldr	r6, [r5, #0]
 8002538:	602a      	str	r2, [r5, #0]
 800253a:	001a      	movs	r2, r3
 800253c:	0140      	lsls	r0, r0, #5
 800253e:	6a21      	ldr	r1, [r4, #32]
 8002540:	4002      	ands	r2, r0
 8002542:	4203      	tst	r3, r0
 8002544:	d034      	beq.n	80025b0 <__sflush_r+0xa0>
 8002546:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002548:	89a3      	ldrh	r3, [r4, #12]
 800254a:	075b      	lsls	r3, r3, #29
 800254c:	d506      	bpl.n	800255c <__sflush_r+0x4c>
 800254e:	6863      	ldr	r3, [r4, #4]
 8002550:	1ac0      	subs	r0, r0, r3
 8002552:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002554:	2b00      	cmp	r3, #0
 8002556:	d001      	beq.n	800255c <__sflush_r+0x4c>
 8002558:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800255a:	1ac0      	subs	r0, r0, r3
 800255c:	0002      	movs	r2, r0
 800255e:	2300      	movs	r3, #0
 8002560:	0028      	movs	r0, r5
 8002562:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8002564:	6a21      	ldr	r1, [r4, #32]
 8002566:	47b8      	blx	r7
 8002568:	89a2      	ldrh	r2, [r4, #12]
 800256a:	1c43      	adds	r3, r0, #1
 800256c:	d106      	bne.n	800257c <__sflush_r+0x6c>
 800256e:	6829      	ldr	r1, [r5, #0]
 8002570:	291d      	cmp	r1, #29
 8002572:	d82c      	bhi.n	80025ce <__sflush_r+0xbe>
 8002574:	4b2a      	ldr	r3, [pc, #168]	; (8002620 <__sflush_r+0x110>)
 8002576:	410b      	asrs	r3, r1
 8002578:	07db      	lsls	r3, r3, #31
 800257a:	d428      	bmi.n	80025ce <__sflush_r+0xbe>
 800257c:	2300      	movs	r3, #0
 800257e:	6063      	str	r3, [r4, #4]
 8002580:	6923      	ldr	r3, [r4, #16]
 8002582:	6023      	str	r3, [r4, #0]
 8002584:	04d2      	lsls	r2, r2, #19
 8002586:	d505      	bpl.n	8002594 <__sflush_r+0x84>
 8002588:	1c43      	adds	r3, r0, #1
 800258a:	d102      	bne.n	8002592 <__sflush_r+0x82>
 800258c:	682b      	ldr	r3, [r5, #0]
 800258e:	2b00      	cmp	r3, #0
 8002590:	d100      	bne.n	8002594 <__sflush_r+0x84>
 8002592:	6560      	str	r0, [r4, #84]	; 0x54
 8002594:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002596:	602e      	str	r6, [r5, #0]
 8002598:	2900      	cmp	r1, #0
 800259a:	d0c5      	beq.n	8002528 <__sflush_r+0x18>
 800259c:	0023      	movs	r3, r4
 800259e:	3344      	adds	r3, #68	; 0x44
 80025a0:	4299      	cmp	r1, r3
 80025a2:	d002      	beq.n	80025aa <__sflush_r+0x9a>
 80025a4:	0028      	movs	r0, r5
 80025a6:	f7ff feb5 	bl	8002314 <_free_r>
 80025aa:	2000      	movs	r0, #0
 80025ac:	6360      	str	r0, [r4, #52]	; 0x34
 80025ae:	e7bc      	b.n	800252a <__sflush_r+0x1a>
 80025b0:	2301      	movs	r3, #1
 80025b2:	0028      	movs	r0, r5
 80025b4:	47b8      	blx	r7
 80025b6:	1c43      	adds	r3, r0, #1
 80025b8:	d1c6      	bne.n	8002548 <__sflush_r+0x38>
 80025ba:	682b      	ldr	r3, [r5, #0]
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d0c3      	beq.n	8002548 <__sflush_r+0x38>
 80025c0:	2b1d      	cmp	r3, #29
 80025c2:	d001      	beq.n	80025c8 <__sflush_r+0xb8>
 80025c4:	2b16      	cmp	r3, #22
 80025c6:	d101      	bne.n	80025cc <__sflush_r+0xbc>
 80025c8:	602e      	str	r6, [r5, #0]
 80025ca:	e7ad      	b.n	8002528 <__sflush_r+0x18>
 80025cc:	89a2      	ldrh	r2, [r4, #12]
 80025ce:	2340      	movs	r3, #64	; 0x40
 80025d0:	4313      	orrs	r3, r2
 80025d2:	81a3      	strh	r3, [r4, #12]
 80025d4:	e7a9      	b.n	800252a <__sflush_r+0x1a>
 80025d6:	690e      	ldr	r6, [r1, #16]
 80025d8:	2e00      	cmp	r6, #0
 80025da:	d0a5      	beq.n	8002528 <__sflush_r+0x18>
 80025dc:	680f      	ldr	r7, [r1, #0]
 80025de:	600e      	str	r6, [r1, #0]
 80025e0:	1bba      	subs	r2, r7, r6
 80025e2:	9201      	str	r2, [sp, #4]
 80025e4:	2200      	movs	r2, #0
 80025e6:	079b      	lsls	r3, r3, #30
 80025e8:	d100      	bne.n	80025ec <__sflush_r+0xdc>
 80025ea:	694a      	ldr	r2, [r1, #20]
 80025ec:	60a2      	str	r2, [r4, #8]
 80025ee:	9b01      	ldr	r3, [sp, #4]
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	dd99      	ble.n	8002528 <__sflush_r+0x18>
 80025f4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80025f6:	0032      	movs	r2, r6
 80025f8:	001f      	movs	r7, r3
 80025fa:	0028      	movs	r0, r5
 80025fc:	9b01      	ldr	r3, [sp, #4]
 80025fe:	6a21      	ldr	r1, [r4, #32]
 8002600:	47b8      	blx	r7
 8002602:	2800      	cmp	r0, #0
 8002604:	dc06      	bgt.n	8002614 <__sflush_r+0x104>
 8002606:	2340      	movs	r3, #64	; 0x40
 8002608:	2001      	movs	r0, #1
 800260a:	89a2      	ldrh	r2, [r4, #12]
 800260c:	4240      	negs	r0, r0
 800260e:	4313      	orrs	r3, r2
 8002610:	81a3      	strh	r3, [r4, #12]
 8002612:	e78a      	b.n	800252a <__sflush_r+0x1a>
 8002614:	9b01      	ldr	r3, [sp, #4]
 8002616:	1836      	adds	r6, r6, r0
 8002618:	1a1b      	subs	r3, r3, r0
 800261a:	9301      	str	r3, [sp, #4]
 800261c:	e7e7      	b.n	80025ee <__sflush_r+0xde>
 800261e:	46c0      	nop			; (mov r8, r8)
 8002620:	dfbffffe 	.word	0xdfbffffe

08002624 <_fflush_r>:
 8002624:	690b      	ldr	r3, [r1, #16]
 8002626:	b570      	push	{r4, r5, r6, lr}
 8002628:	0005      	movs	r5, r0
 800262a:	000c      	movs	r4, r1
 800262c:	2b00      	cmp	r3, #0
 800262e:	d102      	bne.n	8002636 <_fflush_r+0x12>
 8002630:	2500      	movs	r5, #0
 8002632:	0028      	movs	r0, r5
 8002634:	bd70      	pop	{r4, r5, r6, pc}
 8002636:	2800      	cmp	r0, #0
 8002638:	d004      	beq.n	8002644 <_fflush_r+0x20>
 800263a:	6a03      	ldr	r3, [r0, #32]
 800263c:	2b00      	cmp	r3, #0
 800263e:	d101      	bne.n	8002644 <_fflush_r+0x20>
 8002640:	f7ff fc5e 	bl	8001f00 <__sinit>
 8002644:	220c      	movs	r2, #12
 8002646:	5ea3      	ldrsh	r3, [r4, r2]
 8002648:	2b00      	cmp	r3, #0
 800264a:	d0f1      	beq.n	8002630 <_fflush_r+0xc>
 800264c:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800264e:	07d2      	lsls	r2, r2, #31
 8002650:	d404      	bmi.n	800265c <_fflush_r+0x38>
 8002652:	059b      	lsls	r3, r3, #22
 8002654:	d402      	bmi.n	800265c <_fflush_r+0x38>
 8002656:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002658:	f7ff fe59 	bl	800230e <__retarget_lock_acquire_recursive>
 800265c:	0028      	movs	r0, r5
 800265e:	0021      	movs	r1, r4
 8002660:	f7ff ff56 	bl	8002510 <__sflush_r>
 8002664:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002666:	0005      	movs	r5, r0
 8002668:	07db      	lsls	r3, r3, #31
 800266a:	d4e2      	bmi.n	8002632 <_fflush_r+0xe>
 800266c:	89a3      	ldrh	r3, [r4, #12]
 800266e:	059b      	lsls	r3, r3, #22
 8002670:	d4df      	bmi.n	8002632 <_fflush_r+0xe>
 8002672:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002674:	f7ff fe4c 	bl	8002310 <__retarget_lock_release_recursive>
 8002678:	e7db      	b.n	8002632 <_fflush_r+0xe>
	...

0800267c <__swhatbuf_r>:
 800267c:	b570      	push	{r4, r5, r6, lr}
 800267e:	000e      	movs	r6, r1
 8002680:	001d      	movs	r5, r3
 8002682:	230e      	movs	r3, #14
 8002684:	5ec9      	ldrsh	r1, [r1, r3]
 8002686:	0014      	movs	r4, r2
 8002688:	b096      	sub	sp, #88	; 0x58
 800268a:	2900      	cmp	r1, #0
 800268c:	da0c      	bge.n	80026a8 <__swhatbuf_r+0x2c>
 800268e:	89b2      	ldrh	r2, [r6, #12]
 8002690:	2380      	movs	r3, #128	; 0x80
 8002692:	0011      	movs	r1, r2
 8002694:	4019      	ands	r1, r3
 8002696:	421a      	tst	r2, r3
 8002698:	d013      	beq.n	80026c2 <__swhatbuf_r+0x46>
 800269a:	2100      	movs	r1, #0
 800269c:	3b40      	subs	r3, #64	; 0x40
 800269e:	2000      	movs	r0, #0
 80026a0:	6029      	str	r1, [r5, #0]
 80026a2:	6023      	str	r3, [r4, #0]
 80026a4:	b016      	add	sp, #88	; 0x58
 80026a6:	bd70      	pop	{r4, r5, r6, pc}
 80026a8:	466a      	mov	r2, sp
 80026aa:	f000 f84d 	bl	8002748 <_fstat_r>
 80026ae:	2800      	cmp	r0, #0
 80026b0:	dbed      	blt.n	800268e <__swhatbuf_r+0x12>
 80026b2:	23f0      	movs	r3, #240	; 0xf0
 80026b4:	9901      	ldr	r1, [sp, #4]
 80026b6:	021b      	lsls	r3, r3, #8
 80026b8:	4019      	ands	r1, r3
 80026ba:	4b03      	ldr	r3, [pc, #12]	; (80026c8 <__swhatbuf_r+0x4c>)
 80026bc:	18c9      	adds	r1, r1, r3
 80026be:	424b      	negs	r3, r1
 80026c0:	4159      	adcs	r1, r3
 80026c2:	2380      	movs	r3, #128	; 0x80
 80026c4:	00db      	lsls	r3, r3, #3
 80026c6:	e7ea      	b.n	800269e <__swhatbuf_r+0x22>
 80026c8:	ffffe000 	.word	0xffffe000

080026cc <__smakebuf_r>:
 80026cc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80026ce:	2602      	movs	r6, #2
 80026d0:	898b      	ldrh	r3, [r1, #12]
 80026d2:	0005      	movs	r5, r0
 80026d4:	000c      	movs	r4, r1
 80026d6:	4233      	tst	r3, r6
 80026d8:	d006      	beq.n	80026e8 <__smakebuf_r+0x1c>
 80026da:	0023      	movs	r3, r4
 80026dc:	3347      	adds	r3, #71	; 0x47
 80026de:	6023      	str	r3, [r4, #0]
 80026e0:	6123      	str	r3, [r4, #16]
 80026e2:	2301      	movs	r3, #1
 80026e4:	6163      	str	r3, [r4, #20]
 80026e6:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 80026e8:	466a      	mov	r2, sp
 80026ea:	ab01      	add	r3, sp, #4
 80026ec:	f7ff ffc6 	bl	800267c <__swhatbuf_r>
 80026f0:	9900      	ldr	r1, [sp, #0]
 80026f2:	0007      	movs	r7, r0
 80026f4:	0028      	movs	r0, r5
 80026f6:	f7ff fe79 	bl	80023ec <_malloc_r>
 80026fa:	2800      	cmp	r0, #0
 80026fc:	d108      	bne.n	8002710 <__smakebuf_r+0x44>
 80026fe:	220c      	movs	r2, #12
 8002700:	5ea3      	ldrsh	r3, [r4, r2]
 8002702:	059a      	lsls	r2, r3, #22
 8002704:	d4ef      	bmi.n	80026e6 <__smakebuf_r+0x1a>
 8002706:	2203      	movs	r2, #3
 8002708:	4393      	bics	r3, r2
 800270a:	431e      	orrs	r6, r3
 800270c:	81a6      	strh	r6, [r4, #12]
 800270e:	e7e4      	b.n	80026da <__smakebuf_r+0xe>
 8002710:	2380      	movs	r3, #128	; 0x80
 8002712:	89a2      	ldrh	r2, [r4, #12]
 8002714:	6020      	str	r0, [r4, #0]
 8002716:	4313      	orrs	r3, r2
 8002718:	81a3      	strh	r3, [r4, #12]
 800271a:	9b00      	ldr	r3, [sp, #0]
 800271c:	6120      	str	r0, [r4, #16]
 800271e:	6163      	str	r3, [r4, #20]
 8002720:	9b01      	ldr	r3, [sp, #4]
 8002722:	2b00      	cmp	r3, #0
 8002724:	d00c      	beq.n	8002740 <__smakebuf_r+0x74>
 8002726:	0028      	movs	r0, r5
 8002728:	230e      	movs	r3, #14
 800272a:	5ee1      	ldrsh	r1, [r4, r3]
 800272c:	f000 f81e 	bl	800276c <_isatty_r>
 8002730:	2800      	cmp	r0, #0
 8002732:	d005      	beq.n	8002740 <__smakebuf_r+0x74>
 8002734:	2303      	movs	r3, #3
 8002736:	89a2      	ldrh	r2, [r4, #12]
 8002738:	439a      	bics	r2, r3
 800273a:	3b02      	subs	r3, #2
 800273c:	4313      	orrs	r3, r2
 800273e:	81a3      	strh	r3, [r4, #12]
 8002740:	89a3      	ldrh	r3, [r4, #12]
 8002742:	433b      	orrs	r3, r7
 8002744:	81a3      	strh	r3, [r4, #12]
 8002746:	e7ce      	b.n	80026e6 <__smakebuf_r+0x1a>

08002748 <_fstat_r>:
 8002748:	2300      	movs	r3, #0
 800274a:	b570      	push	{r4, r5, r6, lr}
 800274c:	4d06      	ldr	r5, [pc, #24]	; (8002768 <_fstat_r+0x20>)
 800274e:	0004      	movs	r4, r0
 8002750:	0008      	movs	r0, r1
 8002752:	0011      	movs	r1, r2
 8002754:	602b      	str	r3, [r5, #0]
 8002756:	f7ff f9c3 	bl	8001ae0 <_fstat>
 800275a:	1c43      	adds	r3, r0, #1
 800275c:	d103      	bne.n	8002766 <_fstat_r+0x1e>
 800275e:	682b      	ldr	r3, [r5, #0]
 8002760:	2b00      	cmp	r3, #0
 8002762:	d000      	beq.n	8002766 <_fstat_r+0x1e>
 8002764:	6023      	str	r3, [r4, #0]
 8002766:	bd70      	pop	{r4, r5, r6, pc}
 8002768:	2000027c 	.word	0x2000027c

0800276c <_isatty_r>:
 800276c:	2300      	movs	r3, #0
 800276e:	b570      	push	{r4, r5, r6, lr}
 8002770:	4d06      	ldr	r5, [pc, #24]	; (800278c <_isatty_r+0x20>)
 8002772:	0004      	movs	r4, r0
 8002774:	0008      	movs	r0, r1
 8002776:	602b      	str	r3, [r5, #0]
 8002778:	f7ff fb14 	bl	8001da4 <_isatty>
 800277c:	1c43      	adds	r3, r0, #1
 800277e:	d103      	bne.n	8002788 <_isatty_r+0x1c>
 8002780:	682b      	ldr	r3, [r5, #0]
 8002782:	2b00      	cmp	r3, #0
 8002784:	d000      	beq.n	8002788 <_isatty_r+0x1c>
 8002786:	6023      	str	r3, [r4, #0]
 8002788:	bd70      	pop	{r4, r5, r6, pc}
 800278a:	46c0      	nop			; (mov r8, r8)
 800278c:	2000027c 	.word	0x2000027c

08002790 <_sbrk_r>:
 8002790:	2300      	movs	r3, #0
 8002792:	b570      	push	{r4, r5, r6, lr}
 8002794:	4d06      	ldr	r5, [pc, #24]	; (80027b0 <_sbrk_r+0x20>)
 8002796:	0004      	movs	r4, r0
 8002798:	0008      	movs	r0, r1
 800279a:	602b      	str	r3, [r5, #0]
 800279c:	f7fd ff9e 	bl	80006dc <_sbrk>
 80027a0:	1c43      	adds	r3, r0, #1
 80027a2:	d103      	bne.n	80027ac <_sbrk_r+0x1c>
 80027a4:	682b      	ldr	r3, [r5, #0]
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d000      	beq.n	80027ac <_sbrk_r+0x1c>
 80027aa:	6023      	str	r3, [r4, #0]
 80027ac:	bd70      	pop	{r4, r5, r6, pc}
 80027ae:	46c0      	nop			; (mov r8, r8)
 80027b0:	2000027c 	.word	0x2000027c

080027b4 <_init>:
 80027b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80027b6:	46c0      	nop			; (mov r8, r8)
 80027b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80027ba:	bc08      	pop	{r3}
 80027bc:	469e      	mov	lr, r3
 80027be:	4770      	bx	lr

080027c0 <_fini>:
 80027c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80027c2:	46c0      	nop			; (mov r8, r8)
 80027c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80027c6:	bc08      	pop	{r3}
 80027c8:	469e      	mov	lr, r3
 80027ca:	4770      	bx	lr
