digraph "0_radare2_f17bfd9f1da05f30f23a4dd05e9d2363e1406948@API" {
"1002647" [label="(Call,op->operands[0].reg << 3)"];
"1002031" [label="(Call,op->operands[0].reg == X86R_EAX)"];
"1002646" [label="(Call,op->operands[0].reg << 3 | 4)"];
"1002641" [label="(Call,data[l++] = op->operands[0].reg << 3 | 4)"];
"1003216" [label="(MethodReturn,static int)"];
"1002030" [label="(Call,op->operands[0].reg == X86R_EAX && op->operands[1].regs[0] == X86R_UNDEFINED)"];
"1002640" [label="(Block,)"];
"1002656" [label="(Literal,4)"];
"1002032" [label="(Call,op->operands[0].reg)"];
"1002648" [label="(Call,op->operands[0].reg)"];
"1000104" [label="(MethodParameterIn,ut8 *data)"];
"1002045" [label="(Identifier,op)"];
"1002562" [label="(Call,op->operands[0].reg << 3)"];
"1002655" [label="(Literal,3)"];
"1002031" [label="(Call,op->operands[0].reg == X86R_EAX)"];
"1002039" [label="(Identifier,X86R_EAX)"];
"1002663" [label="(Identifier,op)"];
"1003044" [label="(Call,op->operands[0].reg << 3)"];
"1002586" [label="(Call,op->operands[0].reg << 3)"];
"1002201" [label="(Call,op->operands[0].reg < 4)"];
"1002646" [label="(Call,op->operands[0].reg << 3 | 4)"];
"1002641" [label="(Call,data[l++] = op->operands[0].reg << 3 | 4)"];
"1002921" [label="(Call,op->operands[0].reg << 3)"];
"1002647" [label="(Call,op->operands[0].reg << 3)"];
"1002792" [label="(Call,op->operands[0].reg << 3)"];
"1002642" [label="(Call,data[l++])"];
"1002311" [label="(Call,op->operands[0].reg << 3)"];
"1002229" [label="(Call,op->operands[0].reg << 3)"];
"1002647" -> "1002646"  [label="AST: "];
"1002647" -> "1002655"  [label="CFG: "];
"1002648" -> "1002647"  [label="AST: "];
"1002655" -> "1002647"  [label="AST: "];
"1002656" -> "1002647"  [label="CFG: "];
"1002647" -> "1003216"  [label="DDG: op->operands[0].reg"];
"1002647" -> "1002646"  [label="DDG: op->operands[0].reg"];
"1002647" -> "1002646"  [label="DDG: 3"];
"1002031" -> "1002647"  [label="DDG: op->operands[0].reg"];
"1002031" -> "1002030"  [label="AST: "];
"1002031" -> "1002039"  [label="CFG: "];
"1002032" -> "1002031"  [label="AST: "];
"1002039" -> "1002031"  [label="AST: "];
"1002045" -> "1002031"  [label="CFG: "];
"1002030" -> "1002031"  [label="CFG: "];
"1002031" -> "1003216"  [label="DDG: op->operands[0].reg"];
"1002031" -> "1003216"  [label="DDG: X86R_EAX"];
"1002031" -> "1002030"  [label="DDG: op->operands[0].reg"];
"1002031" -> "1002030"  [label="DDG: X86R_EAX"];
"1002031" -> "1002201"  [label="DDG: op->operands[0].reg"];
"1002031" -> "1002229"  [label="DDG: op->operands[0].reg"];
"1002031" -> "1002311"  [label="DDG: op->operands[0].reg"];
"1002031" -> "1002562"  [label="DDG: op->operands[0].reg"];
"1002031" -> "1002586"  [label="DDG: op->operands[0].reg"];
"1002031" -> "1002792"  [label="DDG: op->operands[0].reg"];
"1002031" -> "1002921"  [label="DDG: op->operands[0].reg"];
"1002031" -> "1003044"  [label="DDG: op->operands[0].reg"];
"1002646" -> "1002641"  [label="AST: "];
"1002646" -> "1002656"  [label="CFG: "];
"1002656" -> "1002646"  [label="AST: "];
"1002641" -> "1002646"  [label="CFG: "];
"1002646" -> "1003216"  [label="DDG: op->operands[0].reg << 3"];
"1002646" -> "1002641"  [label="DDG: op->operands[0].reg << 3"];
"1002646" -> "1002641"  [label="DDG: 4"];
"1002641" -> "1002640"  [label="AST: "];
"1002642" -> "1002641"  [label="AST: "];
"1002663" -> "1002641"  [label="CFG: "];
"1002641" -> "1003216"  [label="DDG: op->operands[0].reg << 3 | 4"];
"1000104" -> "1002641"  [label="DDG: data"];
}
