Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon May  1 00:19:48 2023
| Host         : DESKTOP-OPG1RP9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file decoder_7_seg_timing_summary_routed.rpt -pb decoder_7_seg_timing_summary_routed.pb -rpx decoder_7_seg_timing_summary_routed.rpx -warn_on_violation
| Design       : decoder_7_seg
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  7           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (7)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (7)
5. checking no_input_delay (4)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (7)
------------------------
 There are 7 register/latch pins with no clock driven by root clock pin: CLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (7)
------------------------------------------------
 There are 7 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   14          inf        0.000                      0                   14           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SEG_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.196ns  (logic 4.130ns (66.647%)  route 2.067ns (33.353%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y12         FDRE                         0.000     0.000 r  SEG_reg[3]/C
    SLICE_X65Y12         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  SEG_reg[3]/Q
                         net (fo=1, routed)           2.067     2.486    SEG_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.711     6.196 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.196    SEG[3]
    V8                                                                r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEG_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.048ns  (logic 3.991ns (65.989%)  route 2.057ns (34.011%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y12         FDRE                         0.000     0.000 r  SEG_reg[2]/C
    SLICE_X65Y12         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  SEG_reg[2]/Q
                         net (fo=1, routed)           2.057     2.513    SEG_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     6.048 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.048    SEG[2]
    U8                                                                r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEG_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.039ns  (logic 3.985ns (65.989%)  route 2.054ns (34.011%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y12         FDRE                         0.000     0.000 r  SEG_reg[1]/C
    SLICE_X65Y12         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  SEG_reg[1]/Q
                         net (fo=1, routed)           2.054     2.510    SEG_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     6.039 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.039    SEG[1]
    W6                                                                r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEG_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.953ns  (logic 4.095ns (68.797%)  route 1.857ns (31.203%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y12         FDRE                         0.000     0.000 r  SEG_reg[5]/C
    SLICE_X65Y12         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  SEG_reg[5]/Q
                         net (fo=1, routed)           1.857     2.276    SEG_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.676     5.953 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.953    SEG[5]
    V5                                                                r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEG_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.770ns  (logic 4.090ns (70.876%)  route 1.680ns (29.124%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y12         FDRE                         0.000     0.000 r  SEG_reg[7]/C
    SLICE_X65Y12         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  SEG_reg[7]/Q
                         net (fo=1, routed)           1.680     2.099    SEG_OBUF[7]
    V7                   OBUF (Prop_obuf_I_O)         3.671     5.770 r  SEG_OBUF[7]_inst/O
                         net (fo=0)                   0.000     5.770    SEG[7]
    V7                                                                r  SEG[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEG_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.697ns  (logic 3.976ns (69.788%)  route 1.721ns (30.212%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y12         FDRE                         0.000     0.000 r  SEG_reg[4]/C
    SLICE_X65Y12         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  SEG_reg[4]/Q
                         net (fo=1, routed)           1.721     2.177    SEG_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     5.697 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.697    SEG[4]
    U5                                                                r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEG_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.648ns  (logic 3.987ns (70.603%)  route 1.660ns (29.397%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y12         FDRE                         0.000     0.000 r  SEG_reg[6]/C
    SLICE_X65Y12         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  SEG_reg[6]/Q
                         net (fo=1, routed)           1.660     2.116    SEG_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     5.648 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.648    SEG[6]
    U7                                                                r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D[1]
                            (input port)
  Destination:            SEG_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.950ns  (logic 1.618ns (32.685%)  route 3.332ns (67.315%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  D[1] (IN)
                         net (fo=0)                   0.000     0.000    D[1]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  D_IBUF[1]_inst/O
                         net (fo=7, routed)           3.332     4.796    D_IBUF[1]
    SLICE_X65Y12         LUT4 (Prop_lut4_I3_O)        0.154     4.950 r  SEG[7]_i_1/O
                         net (fo=1, routed)           0.000     4.950    SEG[7]_i_1_n_0
    SLICE_X65Y12         FDRE                                         r  SEG_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D[0]
                            (input port)
  Destination:            SEG_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.930ns  (logic 1.600ns (32.462%)  route 3.330ns (67.538%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  D[0] (IN)
                         net (fo=0)                   0.000     0.000    D[0]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  D_IBUF[0]_inst/O
                         net (fo=6, routed)           3.330     4.778    D_IBUF[0]
    SLICE_X65Y12         LUT4 (Prop_lut4_I1_O)        0.152     4.930 r  SEG[5]_i_1/O
                         net (fo=1, routed)           0.000     4.930    SEG[5]_i_1_n_0
    SLICE_X65Y12         FDRE                                         r  SEG_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D[0]
                            (input port)
  Destination:            SEG_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.928ns  (logic 1.600ns (32.475%)  route 3.328ns (67.525%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  D[0] (IN)
                         net (fo=0)                   0.000     0.000    D[0]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  D_IBUF[0]_inst/O
                         net (fo=6, routed)           3.328     4.776    D_IBUF[0]
    SLICE_X65Y12         LUT4 (Prop_lut4_I3_O)        0.152     4.928 r  SEG[3]_i_1/O
                         net (fo=1, routed)           0.000     4.928    SEG[3]_i_1_n_0
    SLICE_X65Y12         FDRE                                         r  SEG_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D[2]
                            (input port)
  Destination:            SEG_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.562ns  (logic 0.274ns (17.566%)  route 1.288ns (82.434%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  D[2] (IN)
                         net (fo=0)                   0.000     0.000    D[2]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  D_IBUF[2]_inst/O
                         net (fo=7, routed)           1.288     1.517    D_IBUF[2]
    SLICE_X65Y12         LUT3 (Prop_lut3_I1_O)        0.045     1.562 r  SEG[1]_i_1/O
                         net (fo=1, routed)           0.000     1.562    SEG[1]_i_1_n_0
    SLICE_X65Y12         FDRE                                         r  SEG_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D[3]
                            (input port)
  Destination:            SEG_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.635ns  (logic 0.266ns (16.267%)  route 1.369ns (83.733%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  D[3] (IN)
                         net (fo=0)                   0.000     0.000    D[3]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  D_IBUF[3]_inst/O
                         net (fo=7, routed)           1.369     1.590    D_IBUF[3]
    SLICE_X65Y12         LUT4 (Prop_lut4_I0_O)        0.045     1.635 r  SEG[6]_i_1/O
                         net (fo=1, routed)           0.000     1.635    SEG[6]_i_1_n_0
    SLICE_X65Y12         FDRE                                         r  SEG_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D[3]
                            (input port)
  Destination:            SEG_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.641ns  (logic 0.272ns (16.573%)  route 1.369ns (83.427%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  D[3] (IN)
                         net (fo=0)                   0.000     0.000    D[3]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  D_IBUF[3]_inst/O
                         net (fo=7, routed)           1.369     1.590    D_IBUF[3]
    SLICE_X65Y12         LUT4 (Prop_lut4_I0_O)        0.051     1.641 r  SEG[7]_i_1/O
                         net (fo=1, routed)           0.000     1.641    SEG[7]_i_1_n_0
    SLICE_X65Y12         FDRE                                         r  SEG_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D[3]
                            (input port)
  Destination:            SEG_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.644ns  (logic 0.263ns (15.996%)  route 1.381ns (84.004%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  D[3] (IN)
                         net (fo=0)                   0.000     0.000    D[3]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  D_IBUF[3]_inst/O
                         net (fo=7, routed)           1.381     1.602    D_IBUF[3]
    SLICE_X65Y12         LUT4 (Prop_lut4_I0_O)        0.042     1.644 r  SEG[3]_i_1/O
                         net (fo=1, routed)           0.000     1.644    SEG[3]_i_1_n_0
    SLICE_X65Y12         FDRE                                         r  SEG_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D[3]
                            (input port)
  Destination:            SEG_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.647ns  (logic 0.266ns (16.149%)  route 1.381ns (83.851%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  D[3] (IN)
                         net (fo=0)                   0.000     0.000    D[3]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  D_IBUF[3]_inst/O
                         net (fo=7, routed)           1.381     1.602    D_IBUF[3]
    SLICE_X65Y12         LUT4 (Prop_lut4_I0_O)        0.045     1.647 r  SEG[2]_i_1/O
                         net (fo=1, routed)           0.000     1.647    SEG[2]_i_1_n_0
    SLICE_X65Y12         FDRE                                         r  SEG_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D[3]
                            (input port)
  Destination:            SEG_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.647ns  (logic 0.264ns (16.028%)  route 1.383ns (83.972%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  D[3] (IN)
                         net (fo=0)                   0.000     0.000    D[3]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  D_IBUF[3]_inst/O
                         net (fo=7, routed)           1.383     1.604    D_IBUF[3]
    SLICE_X65Y12         LUT4 (Prop_lut4_I0_O)        0.043     1.647 r  SEG[5]_i_1/O
                         net (fo=1, routed)           0.000     1.647    SEG[5]_i_1_n_0
    SLICE_X65Y12         FDRE                                         r  SEG_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D[1]
                            (input port)
  Destination:            SEG_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.649ns  (logic 0.277ns (16.790%)  route 1.372ns (83.210%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  D[1] (IN)
                         net (fo=0)                   0.000     0.000    D[1]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  D_IBUF[1]_inst/O
                         net (fo=7, routed)           1.372     1.604    D_IBUF[1]
    SLICE_X65Y12         LUT4 (Prop_lut4_I3_O)        0.045     1.649 r  SEG[4]_i_1/O
                         net (fo=1, routed)           0.000     1.649    SEG[4]_i_1_n_0
    SLICE_X65Y12         FDRE                                         r  SEG_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEG_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.705ns  (logic 1.373ns (80.565%)  route 0.331ns (19.435%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y12         FDRE                         0.000     0.000 r  SEG_reg[6]/C
    SLICE_X65Y12         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  SEG_reg[6]/Q
                         net (fo=1, routed)           0.331     0.472    SEG_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     1.705 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.705    SEG[6]
    U7                                                                r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEG_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.711ns  (logic 1.380ns (80.632%)  route 0.331ns (19.368%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y12         FDRE                         0.000     0.000 r  SEG_reg[7]/C
    SLICE_X65Y12         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  SEG_reg[7]/Q
                         net (fo=1, routed)           0.331     0.459    SEG_OBUF[7]
    V7                   OBUF (Prop_obuf_I_O)         1.252     1.711 r  SEG_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.711    SEG[7]
    V7                                                                r  SEG[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEG_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.725ns  (logic 1.362ns (78.944%)  route 0.363ns (21.056%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y12         FDRE                         0.000     0.000 r  SEG_reg[4]/C
    SLICE_X65Y12         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  SEG_reg[4]/Q
                         net (fo=1, routed)           0.363     0.504    SEG_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     1.725 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.725    SEG[4]
    U5                                                                r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------





