TimeQuest Timing Analyzer report for ProjetoFinalCD
Tue Jan 30 22:44:38 2024
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'ck_man'
 13. Slow 1200mV 85C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst12|inst2'
 14. Slow 1200mV 85C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst3|inst2'
 15. Slow 1200mV 85C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst20|inst2'
 16. Slow 1200mV 85C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst8|inst2'
 17. Slow 1200mV 85C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst21|inst2'
 18. Slow 1200mV 85C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst18|inst2'
 19. Slow 1200mV 85C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst9|inst2'
 20. Slow 1200mV 85C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst14|inst2'
 21. Slow 1200mV 85C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst2|inst2'
 22. Slow 1200mV 85C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst22|inst2'
 23. Slow 1200mV 85C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst10|inst2'
 24. Slow 1200mV 85C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst13|inst2'
 25. Slow 1200mV 85C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst7|inst2'
 26. Slow 1200mV 85C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst15|inst2'
 27. Slow 1200mV 85C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst19|inst2'
 28. Slow 1200mV 85C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst5|inst2'
 29. Slow 1200mV 85C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst17|inst2'
 30. Slow 1200mV 85C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst1|inst2'
 31. Slow 1200mV 85C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst6|inst2'
 32. Slow 1200mV 85C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst11|inst2'
 33. Slow 1200mV 85C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst|inst2'
 34. Slow 1200mV 85C Model Setup: 'ck'
 35. Slow 1200mV 85C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst23|inst2'
 36. Slow 1200mV 85C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst16|inst2'
 37. Slow 1200mV 85C Model Hold: 'ck'
 38. Slow 1200mV 85C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst16|inst2'
 39. Slow 1200mV 85C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst|inst2'
 40. Slow 1200mV 85C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst11|inst2'
 41. Slow 1200mV 85C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst6|inst2'
 42. Slow 1200mV 85C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst14|inst2'
 43. Slow 1200mV 85C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst18|inst2'
 44. Slow 1200mV 85C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst9|inst2'
 45. Slow 1200mV 85C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst21|inst2'
 46. Slow 1200mV 85C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst17|inst2'
 47. Slow 1200mV 85C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst1|inst2'
 48. Slow 1200mV 85C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst20|inst2'
 49. Slow 1200mV 85C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst3|inst2'
 50. Slow 1200mV 85C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst8|inst2'
 51. Slow 1200mV 85C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst5|inst2'
 52. Slow 1200mV 85C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst19|inst2'
 53. Slow 1200mV 85C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst12|inst2'
 54. Slow 1200mV 85C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst15|inst2'
 55. Slow 1200mV 85C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst10|inst2'
 56. Slow 1200mV 85C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst13|inst2'
 57. Slow 1200mV 85C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst7|inst2'
 58. Slow 1200mV 85C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst22|inst2'
 59. Slow 1200mV 85C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst2|inst2'
 60. Slow 1200mV 85C Model Hold: 'ck_man'
 61. Slow 1200mV 85C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst23|inst2'
 62. Slow 1200mV 85C Model Minimum Pulse Width: 'ck_man'
 63. Slow 1200mV 85C Model Minimum Pulse Width: 'ck'
 64. Slow 1200mV 85C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst10|inst2'
 65. Slow 1200mV 85C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst11|inst2'
 66. Slow 1200mV 85C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst12|inst2'
 67. Slow 1200mV 85C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst13|inst2'
 68. Slow 1200mV 85C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst14|inst2'
 69. Slow 1200mV 85C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst15|inst2'
 70. Slow 1200mV 85C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst16|inst2'
 71. Slow 1200mV 85C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst17|inst2'
 72. Slow 1200mV 85C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst18|inst2'
 73. Slow 1200mV 85C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst19|inst2'
 74. Slow 1200mV 85C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst1|inst2'
 75. Slow 1200mV 85C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst20|inst2'
 76. Slow 1200mV 85C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst21|inst2'
 77. Slow 1200mV 85C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst22|inst2'
 78. Slow 1200mV 85C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst23|inst2'
 79. Slow 1200mV 85C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst2|inst2'
 80. Slow 1200mV 85C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst3|inst2'
 81. Slow 1200mV 85C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst5|inst2'
 82. Slow 1200mV 85C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst6|inst2'
 83. Slow 1200mV 85C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst7|inst2'
 84. Slow 1200mV 85C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst8|inst2'
 85. Slow 1200mV 85C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst9|inst2'
 86. Slow 1200mV 85C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst|inst2'
 87. Setup Times
 88. Hold Times
 89. Clock to Output Times
 90. Minimum Clock to Output Times
 91. Propagation Delay
 92. Minimum Propagation Delay
 93. Slow 1200mV 85C Model Metastability Report
 94. Slow 1200mV 0C Model Fmax Summary
 95. Slow 1200mV 0C Model Setup Summary
 96. Slow 1200mV 0C Model Hold Summary
 97. Slow 1200mV 0C Model Recovery Summary
 98. Slow 1200mV 0C Model Removal Summary
 99. Slow 1200mV 0C Model Minimum Pulse Width Summary
100. Slow 1200mV 0C Model Setup: 'ck_man'
101. Slow 1200mV 0C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst12|inst2'
102. Slow 1200mV 0C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst3|inst2'
103. Slow 1200mV 0C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst20|inst2'
104. Slow 1200mV 0C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst18|inst2'
105. Slow 1200mV 0C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst21|inst2'
106. Slow 1200mV 0C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst8|inst2'
107. Slow 1200mV 0C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst9|inst2'
108. Slow 1200mV 0C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst14|inst2'
109. Slow 1200mV 0C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst2|inst2'
110. Slow 1200mV 0C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst22|inst2'
111. Slow 1200mV 0C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst10|inst2'
112. Slow 1200mV 0C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst13|inst2'
113. Slow 1200mV 0C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst7|inst2'
114. Slow 1200mV 0C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst15|inst2'
115. Slow 1200mV 0C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst19|inst2'
116. Slow 1200mV 0C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst5|inst2'
117. Slow 1200mV 0C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst17|inst2'
118. Slow 1200mV 0C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst1|inst2'
119. Slow 1200mV 0C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst6|inst2'
120. Slow 1200mV 0C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst11|inst2'
121. Slow 1200mV 0C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst|inst2'
122. Slow 1200mV 0C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst16|inst2'
123. Slow 1200mV 0C Model Setup: 'ck'
124. Slow 1200mV 0C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst23|inst2'
125. Slow 1200mV 0C Model Hold: 'ck'
126. Slow 1200mV 0C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst16|inst2'
127. Slow 1200mV 0C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst|inst2'
128. Slow 1200mV 0C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst11|inst2'
129. Slow 1200mV 0C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst6|inst2'
130. Slow 1200mV 0C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst14|inst2'
131. Slow 1200mV 0C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst9|inst2'
132. Slow 1200mV 0C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst18|inst2'
133. Slow 1200mV 0C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst21|inst2'
134. Slow 1200mV 0C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst8|inst2'
135. Slow 1200mV 0C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst20|inst2'
136. Slow 1200mV 0C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst3|inst2'
137. Slow 1200mV 0C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst17|inst2'
138. Slow 1200mV 0C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst1|inst2'
139. Slow 1200mV 0C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst12|inst2'
140. Slow 1200mV 0C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst5|inst2'
141. Slow 1200mV 0C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst19|inst2'
142. Slow 1200mV 0C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst15|inst2'
143. Slow 1200mV 0C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst10|inst2'
144. Slow 1200mV 0C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst13|inst2'
145. Slow 1200mV 0C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst2|inst2'
146. Slow 1200mV 0C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst7|inst2'
147. Slow 1200mV 0C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst22|inst2'
148. Slow 1200mV 0C Model Hold: 'ck_man'
149. Slow 1200mV 0C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst23|inst2'
150. Slow 1200mV 0C Model Minimum Pulse Width: 'ck_man'
151. Slow 1200mV 0C Model Minimum Pulse Width: 'ck'
152. Slow 1200mV 0C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst10|inst2'
153. Slow 1200mV 0C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst11|inst2'
154. Slow 1200mV 0C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst12|inst2'
155. Slow 1200mV 0C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst13|inst2'
156. Slow 1200mV 0C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst14|inst2'
157. Slow 1200mV 0C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst15|inst2'
158. Slow 1200mV 0C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst16|inst2'
159. Slow 1200mV 0C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst17|inst2'
160. Slow 1200mV 0C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst18|inst2'
161. Slow 1200mV 0C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst19|inst2'
162. Slow 1200mV 0C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst1|inst2'
163. Slow 1200mV 0C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst20|inst2'
164. Slow 1200mV 0C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst21|inst2'
165. Slow 1200mV 0C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst22|inst2'
166. Slow 1200mV 0C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst23|inst2'
167. Slow 1200mV 0C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst2|inst2'
168. Slow 1200mV 0C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst3|inst2'
169. Slow 1200mV 0C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst5|inst2'
170. Slow 1200mV 0C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst6|inst2'
171. Slow 1200mV 0C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst7|inst2'
172. Slow 1200mV 0C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst8|inst2'
173. Slow 1200mV 0C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst9|inst2'
174. Slow 1200mV 0C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst|inst2'
175. Setup Times
176. Hold Times
177. Clock to Output Times
178. Minimum Clock to Output Times
179. Propagation Delay
180. Minimum Propagation Delay
181. Slow 1200mV 0C Model Metastability Report
182. Fast 1200mV 0C Model Setup Summary
183. Fast 1200mV 0C Model Hold Summary
184. Fast 1200mV 0C Model Recovery Summary
185. Fast 1200mV 0C Model Removal Summary
186. Fast 1200mV 0C Model Minimum Pulse Width Summary
187. Fast 1200mV 0C Model Setup: 'ck_man'
188. Fast 1200mV 0C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst12|inst2'
189. Fast 1200mV 0C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst3|inst2'
190. Fast 1200mV 0C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst20|inst2'
191. Fast 1200mV 0C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst8|inst2'
192. Fast 1200mV 0C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst14|inst2'
193. Fast 1200mV 0C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst21|inst2'
194. Fast 1200mV 0C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst18|inst2'
195. Fast 1200mV 0C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst9|inst2'
196. Fast 1200mV 0C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst2|inst2'
197. Fast 1200mV 0C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst22|inst2'
198. Fast 1200mV 0C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst10|inst2'
199. Fast 1200mV 0C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst13|inst2'
200. Fast 1200mV 0C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst7|inst2'
201. Fast 1200mV 0C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst15|inst2'
202. Fast 1200mV 0C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst19|inst2'
203. Fast 1200mV 0C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst5|inst2'
204. Fast 1200mV 0C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst1|inst2'
205. Fast 1200mV 0C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst17|inst2'
206. Fast 1200mV 0C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst6|inst2'
207. Fast 1200mV 0C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst11|inst2'
208. Fast 1200mV 0C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst|inst2'
209. Fast 1200mV 0C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst16|inst2'
210. Fast 1200mV 0C Model Setup: 'ck'
211. Fast 1200mV 0C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst23|inst2'
212. Fast 1200mV 0C Model Hold: 'ck'
213. Fast 1200mV 0C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst16|inst2'
214. Fast 1200mV 0C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst11|inst2'
215. Fast 1200mV 0C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst|inst2'
216. Fast 1200mV 0C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst6|inst2'
217. Fast 1200mV 0C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst17|inst2'
218. Fast 1200mV 0C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst1|inst2'
219. Fast 1200mV 0C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst15|inst2'
220. Fast 1200mV 0C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst19|inst2'
221. Fast 1200mV 0C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst5|inst2'
222. Fast 1200mV 0C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst10|inst2'
223. Fast 1200mV 0C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst13|inst2'
224. Fast 1200mV 0C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst7|inst2'
225. Fast 1200mV 0C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst22|inst2'
226. Fast 1200mV 0C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst18|inst2'
227. Fast 1200mV 0C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst14|inst2'
228. Fast 1200mV 0C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst21|inst2'
229. Fast 1200mV 0C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst9|inst2'
230. Fast 1200mV 0C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst20|inst2'
231. Fast 1200mV 0C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst3|inst2'
232. Fast 1200mV 0C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst8|inst2'
233. Fast 1200mV 0C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst12|inst2'
234. Fast 1200mV 0C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst2|inst2'
235. Fast 1200mV 0C Model Hold: 'ck_man'
236. Fast 1200mV 0C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst23|inst2'
237. Fast 1200mV 0C Model Minimum Pulse Width: 'ck_man'
238. Fast 1200mV 0C Model Minimum Pulse Width: 'ck'
239. Fast 1200mV 0C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst10|inst2'
240. Fast 1200mV 0C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst11|inst2'
241. Fast 1200mV 0C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst12|inst2'
242. Fast 1200mV 0C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst13|inst2'
243. Fast 1200mV 0C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst14|inst2'
244. Fast 1200mV 0C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst15|inst2'
245. Fast 1200mV 0C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst16|inst2'
246. Fast 1200mV 0C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst17|inst2'
247. Fast 1200mV 0C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst18|inst2'
248. Fast 1200mV 0C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst19|inst2'
249. Fast 1200mV 0C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst1|inst2'
250. Fast 1200mV 0C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst20|inst2'
251. Fast 1200mV 0C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst21|inst2'
252. Fast 1200mV 0C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst22|inst2'
253. Fast 1200mV 0C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst23|inst2'
254. Fast 1200mV 0C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst2|inst2'
255. Fast 1200mV 0C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst3|inst2'
256. Fast 1200mV 0C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst5|inst2'
257. Fast 1200mV 0C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst6|inst2'
258. Fast 1200mV 0C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst7|inst2'
259. Fast 1200mV 0C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst8|inst2'
260. Fast 1200mV 0C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst9|inst2'
261. Fast 1200mV 0C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst|inst2'
262. Setup Times
263. Hold Times
264. Clock to Output Times
265. Minimum Clock to Output Times
266. Propagation Delay
267. Minimum Propagation Delay
268. Fast 1200mV 0C Model Metastability Report
269. Multicorner Timing Analysis Summary
270. Setup Times
271. Hold Times
272. Clock to Output Times
273. Minimum Clock to Output Times
274. Propagation Delay
275. Minimum Propagation Delay
276. Board Trace Model Assignments
277. Input Transition Times
278. Slow Corner Signal Integrity Metrics
279. Fast Corner Signal Integrity Metrics
280. Setup Transfers
281. Hold Transfers
282. Report TCCS
283. Report RSKM
284. Unconstrained Paths
285. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; ProjetoFinalCD                                     ;
; Device Family      ; Cyclone III                                        ;
; Device Name        ; EP3C16F484C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                         ;
+------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------+
; Clock Name                                     ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                            ;
+------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------+
; ck                                             ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ck }                                             ;
; ck_man                                         ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ck_man }                                         ;
; div_freq_FINAL:inst|div_freq_1bit:inst1|inst2  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { div_freq_FINAL:inst|div_freq_1bit:inst1|inst2 }  ;
; div_freq_FINAL:inst|div_freq_1bit:inst2|inst2  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { div_freq_FINAL:inst|div_freq_1bit:inst2|inst2 }  ;
; div_freq_FINAL:inst|div_freq_1bit:inst3|inst2  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { div_freq_FINAL:inst|div_freq_1bit:inst3|inst2 }  ;
; div_freq_FINAL:inst|div_freq_1bit:inst5|inst2  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { div_freq_FINAL:inst|div_freq_1bit:inst5|inst2 }  ;
; div_freq_FINAL:inst|div_freq_1bit:inst6|inst2  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { div_freq_FINAL:inst|div_freq_1bit:inst6|inst2 }  ;
; div_freq_FINAL:inst|div_freq_1bit:inst7|inst2  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { div_freq_FINAL:inst|div_freq_1bit:inst7|inst2 }  ;
; div_freq_FINAL:inst|div_freq_1bit:inst8|inst2  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { div_freq_FINAL:inst|div_freq_1bit:inst8|inst2 }  ;
; div_freq_FINAL:inst|div_freq_1bit:inst9|inst2  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { div_freq_FINAL:inst|div_freq_1bit:inst9|inst2 }  ;
; div_freq_FINAL:inst|div_freq_1bit:inst10|inst2 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { div_freq_FINAL:inst|div_freq_1bit:inst10|inst2 } ;
; div_freq_FINAL:inst|div_freq_1bit:inst11|inst2 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { div_freq_FINAL:inst|div_freq_1bit:inst11|inst2 } ;
; div_freq_FINAL:inst|div_freq_1bit:inst12|inst2 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { div_freq_FINAL:inst|div_freq_1bit:inst12|inst2 } ;
; div_freq_FINAL:inst|div_freq_1bit:inst13|inst2 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { div_freq_FINAL:inst|div_freq_1bit:inst13|inst2 } ;
; div_freq_FINAL:inst|div_freq_1bit:inst14|inst2 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { div_freq_FINAL:inst|div_freq_1bit:inst14|inst2 } ;
; div_freq_FINAL:inst|div_freq_1bit:inst15|inst2 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { div_freq_FINAL:inst|div_freq_1bit:inst15|inst2 } ;
; div_freq_FINAL:inst|div_freq_1bit:inst16|inst2 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { div_freq_FINAL:inst|div_freq_1bit:inst16|inst2 } ;
; div_freq_FINAL:inst|div_freq_1bit:inst17|inst2 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { div_freq_FINAL:inst|div_freq_1bit:inst17|inst2 } ;
; div_freq_FINAL:inst|div_freq_1bit:inst18|inst2 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { div_freq_FINAL:inst|div_freq_1bit:inst18|inst2 } ;
; div_freq_FINAL:inst|div_freq_1bit:inst19|inst2 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { div_freq_FINAL:inst|div_freq_1bit:inst19|inst2 } ;
; div_freq_FINAL:inst|div_freq_1bit:inst20|inst2 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { div_freq_FINAL:inst|div_freq_1bit:inst20|inst2 } ;
; div_freq_FINAL:inst|div_freq_1bit:inst21|inst2 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { div_freq_FINAL:inst|div_freq_1bit:inst21|inst2 } ;
; div_freq_FINAL:inst|div_freq_1bit:inst22|inst2 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { div_freq_FINAL:inst|div_freq_1bit:inst22|inst2 } ;
; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 } ;
; div_freq_FINAL:inst|div_freq_1bit:inst|inst2   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { div_freq_FINAL:inst|div_freq_1bit:inst|inst2 }   ;
+------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                             ;
+-------------+-----------------+------------------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                     ; Note                                                          ;
+-------------+-----------------+------------------------------------------------+---------------------------------------------------------------+
; 655.31 MHz  ; 250.0 MHz       ; ck_man                                         ; limit due to minimum period restriction (max I/O toggle rate) ;
; 1466.28 MHz ; 500.0 MHz       ; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ; limit due to minimum period restriction (tmin)                ;
+-------------+-----------------+------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                     ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; ck_man                                         ; -0.526 ; -1.033        ;
; div_freq_FINAL:inst|div_freq_1bit:inst12|inst2 ; 0.018  ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst3|inst2  ; 0.032  ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst20|inst2 ; 0.036  ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst8|inst2  ; 0.041  ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst21|inst2 ; 0.042  ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst18|inst2 ; 0.043  ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst9|inst2  ; 0.045  ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst14|inst2 ; 0.046  ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst2|inst2  ; 0.114  ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst22|inst2 ; 0.170  ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst10|inst2 ; 0.175  ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst13|inst2 ; 0.177  ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst7|inst2  ; 0.177  ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst15|inst2 ; 0.178  ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst19|inst2 ; 0.193  ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst5|inst2  ; 0.195  ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst17|inst2 ; 0.204  ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst1|inst2  ; 0.204  ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst6|inst2  ; 0.238  ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst11|inst2 ; 0.271  ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst|inst2   ; 0.275  ; 0.000         ;
; ck                                             ; 0.310  ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ; 0.318  ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst16|inst2 ; 0.332  ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                      ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; ck                                             ; -0.311 ; -0.311        ;
; div_freq_FINAL:inst|div_freq_1bit:inst16|inst2 ; -0.133 ; -0.133        ;
; div_freq_FINAL:inst|div_freq_1bit:inst|inst2   ; -0.079 ; -0.079        ;
; div_freq_FINAL:inst|div_freq_1bit:inst11|inst2 ; -0.072 ; -0.072        ;
; div_freq_FINAL:inst|div_freq_1bit:inst6|inst2  ; -0.037 ; -0.037        ;
; div_freq_FINAL:inst|div_freq_1bit:inst14|inst2 ; 0.013  ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst18|inst2 ; 0.015  ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst9|inst2  ; 0.015  ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst21|inst2 ; 0.017  ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst17|inst2 ; 0.024  ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst1|inst2  ; 0.024  ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst20|inst2 ; 0.025  ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst3|inst2  ; 0.025  ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst8|inst2  ; 0.025  ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst5|inst2  ; 0.034  ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst19|inst2 ; 0.036  ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst12|inst2 ; 0.047  ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst15|inst2 ; 0.047  ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst10|inst2 ; 0.051  ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst13|inst2 ; 0.052  ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst7|inst2  ; 0.052  ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst22|inst2 ; 0.058  ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst2|inst2  ; 0.090  ; 0.000         ;
; ck_man                                         ; 0.327  ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ; 0.385  ; 0.000         ;
+------------------------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                       ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; ck_man                                         ; -3.000 ; -7.000        ;
; ck                                             ; -3.000 ; -4.000        ;
; div_freq_FINAL:inst|div_freq_1bit:inst10|inst2 ; -1.000 ; -1.000        ;
; div_freq_FINAL:inst|div_freq_1bit:inst11|inst2 ; -1.000 ; -1.000        ;
; div_freq_FINAL:inst|div_freq_1bit:inst12|inst2 ; -1.000 ; -1.000        ;
; div_freq_FINAL:inst|div_freq_1bit:inst13|inst2 ; -1.000 ; -1.000        ;
; div_freq_FINAL:inst|div_freq_1bit:inst14|inst2 ; -1.000 ; -1.000        ;
; div_freq_FINAL:inst|div_freq_1bit:inst15|inst2 ; -1.000 ; -1.000        ;
; div_freq_FINAL:inst|div_freq_1bit:inst16|inst2 ; -1.000 ; -1.000        ;
; div_freq_FINAL:inst|div_freq_1bit:inst17|inst2 ; -1.000 ; -1.000        ;
; div_freq_FINAL:inst|div_freq_1bit:inst18|inst2 ; -1.000 ; -1.000        ;
; div_freq_FINAL:inst|div_freq_1bit:inst19|inst2 ; -1.000 ; -1.000        ;
; div_freq_FINAL:inst|div_freq_1bit:inst1|inst2  ; -1.000 ; -1.000        ;
; div_freq_FINAL:inst|div_freq_1bit:inst20|inst2 ; -1.000 ; -1.000        ;
; div_freq_FINAL:inst|div_freq_1bit:inst21|inst2 ; -1.000 ; -1.000        ;
; div_freq_FINAL:inst|div_freq_1bit:inst22|inst2 ; -1.000 ; -1.000        ;
; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ; -1.000 ; -1.000        ;
; div_freq_FINAL:inst|div_freq_1bit:inst2|inst2  ; -1.000 ; -1.000        ;
; div_freq_FINAL:inst|div_freq_1bit:inst3|inst2  ; -1.000 ; -1.000        ;
; div_freq_FINAL:inst|div_freq_1bit:inst5|inst2  ; -1.000 ; -1.000        ;
; div_freq_FINAL:inst|div_freq_1bit:inst6|inst2  ; -1.000 ; -1.000        ;
; div_freq_FINAL:inst|div_freq_1bit:inst7|inst2  ; -1.000 ; -1.000        ;
; div_freq_FINAL:inst|div_freq_1bit:inst8|inst2  ; -1.000 ; -1.000        ;
; div_freq_FINAL:inst|div_freq_1bit:inst9|inst2  ; -1.000 ; -1.000        ;
; div_freq_FINAL:inst|div_freq_1bit:inst|inst2   ; -1.000 ; -1.000        ;
+------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ck_man'                                                                                                                                          ;
+--------+------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.526 ; cont_gen_4bits:inst9|cont_gen_1bit:inst1|inst6 ; cont_gen_4bits:inst9|cont_gen_1bit:inst3|inst6 ; ck_man       ; ck_man      ; 1.000        ; -0.062     ; 1.459      ;
; -0.382 ; cont_gen_4bits:inst9|cont_gen_1bit:inst2|inst6 ; cont_gen_4bits:inst9|cont_gen_1bit:inst3|inst6 ; ck_man       ; ck_man      ; 1.000        ; -0.062     ; 1.315      ;
; -0.259 ; cont_gen_4bits:inst9|cont_gen_1bit:inst6|inst6 ; cont_gen_4bits:inst9|cont_gen_1bit:inst6|inst6 ; ck_man       ; ck_man      ; 1.000        ; -0.077     ; 1.177      ;
; -0.248 ; cont_gen_4bits:inst9|cont_gen_1bit:inst2|inst6 ; cont_gen_4bits:inst9|cont_gen_1bit:inst2|inst6 ; ck_man       ; ck_man      ; 1.000        ; -0.062     ; 1.181      ;
; -0.235 ; cont_gen_4bits:inst9|cont_gen_1bit:inst3|inst6 ; cont_gen_4bits:inst9|cont_gen_1bit:inst3|inst6 ; ck_man       ; ck_man      ; 1.000        ; -0.062     ; 1.168      ;
; -0.123 ; cont_gen_4bits:inst9|cont_gen_1bit:inst1|inst6 ; cont_gen_4bits:inst9|cont_gen_1bit:inst2|inst6 ; ck_man       ; ck_man      ; 1.000        ; -0.062     ; 1.056      ;
; -0.067 ; cont_gen_4bits:inst9|cont_gen_1bit:inst1|inst6 ; cont_gen_4bits:inst9|cont_gen_1bit:inst6|inst6 ; ck_man       ; ck_man      ; 1.000        ; 0.288      ; 1.350      ;
; 0.050  ; cont_gen_4bits:inst9|cont_gen_1bit:inst2|inst6 ; cont_gen_4bits:inst9|cont_gen_1bit:inst6|inst6 ; ck_man       ; ck_man      ; 1.000        ; 0.288      ; 1.233      ;
; 0.249  ; cont_gen_4bits:inst9|cont_gen_1bit:inst3|inst6 ; cont_gen_4bits:inst9|cont_gen_1bit:inst6|inst6 ; ck_man       ; ck_man      ; 1.000        ; 0.288      ; 1.034      ;
; 0.274  ; cont_gen_4bits:inst9|cont_gen_1bit:inst1|inst6 ; cont_gen_4bits:inst9|cont_gen_1bit:inst1|inst6 ; ck_man       ; ck_man      ; 1.000        ; -0.062     ; 0.659      ;
+--------+------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst12|inst2'                                                                                                                                                                      ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.018 ; div_freq_FINAL:inst|div_freq_1bit:inst11|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst11|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst11|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst12|inst2 ; 0.500        ; 0.861      ; 1.557      ;
; 0.528 ; div_freq_FINAL:inst|div_freq_1bit:inst11|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst11|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst11|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst12|inst2 ; 1.000        ; 0.861      ; 1.547      ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst3|inst2'                                                                                                                                                                   ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; 0.032 ; div_freq_FINAL:inst|div_freq_1bit:inst5|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst5|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst5|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst3|inst2 ; 0.500        ; 0.861      ; 1.543      ;
; 0.546 ; div_freq_FINAL:inst|div_freq_1bit:inst5|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst5|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst5|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst3|inst2 ; 1.000        ; 0.861      ; 1.529      ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst20|inst2'                                                                                                                                                                      ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.036 ; div_freq_FINAL:inst|div_freq_1bit:inst21|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst21|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst21|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst20|inst2 ; 0.500        ; 0.875      ; 1.553      ;
; 0.549 ; div_freq_FINAL:inst|div_freq_1bit:inst21|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst21|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst21|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst20|inst2 ; 1.000        ; 0.875      ; 1.540      ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst8|inst2'                                                                                                                                                                   ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; 0.041 ; div_freq_FINAL:inst|div_freq_1bit:inst9|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst9|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst9|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst8|inst2 ; 0.500        ; 0.881      ; 1.554      ;
; 0.550 ; div_freq_FINAL:inst|div_freq_1bit:inst9|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst9|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst9|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst8|inst2 ; 1.000        ; 0.881      ; 1.545      ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst21|inst2'                                                                                                                                                                      ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.042 ; div_freq_FINAL:inst|div_freq_1bit:inst22|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst22|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst22|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst21|inst2 ; 0.500        ; 0.875      ; 1.547      ;
; 0.555 ; div_freq_FINAL:inst|div_freq_1bit:inst22|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst22|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst22|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst21|inst2 ; 1.000        ; 0.875      ; 1.534      ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst18|inst2'                                                                                                                                                                      ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.043 ; div_freq_FINAL:inst|div_freq_1bit:inst19|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst19|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst19|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst18|inst2 ; 0.500        ; 0.875      ; 1.546      ;
; 0.557 ; div_freq_FINAL:inst|div_freq_1bit:inst19|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst19|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst19|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst18|inst2 ; 1.000        ; 0.875      ; 1.532      ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst9|inst2'                                                                                                                                                                      ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                                   ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; 0.045 ; div_freq_FINAL:inst|div_freq_1bit:inst10|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst10|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst10|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst9|inst2 ; 0.500        ; 0.875      ; 1.544      ;
; 0.557 ; div_freq_FINAL:inst|div_freq_1bit:inst10|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst10|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst10|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst9|inst2 ; 1.000        ; 0.875      ; 1.532      ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst14|inst2'                                                                                                                                                                      ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.046 ; div_freq_FINAL:inst|div_freq_1bit:inst15|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst15|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst15|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst14|inst2 ; 0.500        ; 0.881      ; 1.549      ;
; 0.558 ; div_freq_FINAL:inst|div_freq_1bit:inst15|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst15|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst15|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst14|inst2 ; 1.000        ; 0.881      ; 1.537      ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst2|inst2'                                                                                                                                                                   ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; 0.114 ; div_freq_FINAL:inst|div_freq_1bit:inst3|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst3|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst3|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst2|inst2 ; 0.500        ; 0.911      ; 1.511      ;
; 0.635 ; div_freq_FINAL:inst|div_freq_1bit:inst3|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst3|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst3|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst2|inst2 ; 1.000        ; 0.911      ; 1.490      ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst22|inst2'                                                                                                                                                                      ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.170 ; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst22|inst2 ; 0.500        ; 0.734      ; 1.278      ;
; 0.708 ; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst22|inst2 ; 1.000        ; 0.734      ; 1.240      ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst10|inst2'                                                                                                                                                                      ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.175 ; div_freq_FINAL:inst|div_freq_1bit:inst12|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst12|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst12|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst10|inst2 ; 0.500        ; 0.734      ; 1.273      ;
; 0.716 ; div_freq_FINAL:inst|div_freq_1bit:inst12|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst12|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst12|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst10|inst2 ; 1.000        ; 0.734      ; 1.232      ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst13|inst2'                                                                                                                                                                      ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.177 ; div_freq_FINAL:inst|div_freq_1bit:inst14|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst14|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst14|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst13|inst2 ; 0.500        ; 0.746      ; 1.283      ;
; 0.713 ; div_freq_FINAL:inst|div_freq_1bit:inst14|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst14|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst14|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst13|inst2 ; 1.000        ; 0.746      ; 1.247      ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst7|inst2'                                                                                                                                                                   ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; 0.177 ; div_freq_FINAL:inst|div_freq_1bit:inst8|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst8|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst8|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst7|inst2 ; 0.500        ; 0.746      ; 1.283      ;
; 0.713 ; div_freq_FINAL:inst|div_freq_1bit:inst8|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst8|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst8|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst7|inst2 ; 1.000        ; 0.746      ; 1.247      ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst15|inst2'                                                                                                                                                                      ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.178 ; div_freq_FINAL:inst|div_freq_1bit:inst16|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst16|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst16|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst15|inst2 ; 0.500        ; 0.734      ; 1.270      ;
; 0.721 ; div_freq_FINAL:inst|div_freq_1bit:inst16|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst16|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst16|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst15|inst2 ; 1.000        ; 0.734      ; 1.227      ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst19|inst2'                                                                                                                                                                      ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.193 ; div_freq_FINAL:inst|div_freq_1bit:inst20|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst20|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst20|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst19|inst2 ; 0.500        ; 0.734      ; 1.255      ;
; 0.730 ; div_freq_FINAL:inst|div_freq_1bit:inst20|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst20|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst20|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst19|inst2 ; 1.000        ; 0.734      ; 1.218      ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst5|inst2'                                                                                                                                                                   ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; 0.195 ; div_freq_FINAL:inst|div_freq_1bit:inst6|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst6|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst6|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst5|inst2 ; 0.500        ; 0.734      ; 1.253      ;
; 0.732 ; div_freq_FINAL:inst|div_freq_1bit:inst6|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst6|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst6|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst5|inst2 ; 1.000        ; 0.734      ; 1.216      ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst17|inst2'                                                                                                                                                                      ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.204 ; div_freq_FINAL:inst|div_freq_1bit:inst18|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst18|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst18|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst17|inst2 ; 0.500        ; 0.745      ; 1.255      ;
; 0.741 ; div_freq_FINAL:inst|div_freq_1bit:inst18|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst18|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst18|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst17|inst2 ; 1.000        ; 0.745      ; 1.218      ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst1|inst2'                                                                                                                                                                   ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; 0.204 ; div_freq_FINAL:inst|div_freq_1bit:inst2|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst2|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst2|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst1|inst2 ; 0.500        ; 0.745      ; 1.255      ;
; 0.741 ; div_freq_FINAL:inst|div_freq_1bit:inst2|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst2|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst2|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst1|inst2 ; 1.000        ; 0.745      ; 1.218      ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst6|inst2'                                                                                                                                                                   ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; 0.238 ; div_freq_FINAL:inst|div_freq_1bit:inst7|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst7|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst7|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst6|inst2 ; 0.500        ; 1.046      ; 1.522      ;
; 0.780 ; div_freq_FINAL:inst|div_freq_1bit:inst7|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst7|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst7|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst6|inst2 ; 1.000        ; 1.046      ; 1.480      ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst11|inst2'                                                                                                                                                                      ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.271 ; div_freq_FINAL:inst|div_freq_1bit:inst13|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst13|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst13|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst11|inst2 ; 0.500        ; 1.079      ; 1.522      ;
; 0.813 ; div_freq_FINAL:inst|div_freq_1bit:inst13|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst13|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst13|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst11|inst2 ; 1.000        ; 1.079      ; 1.480      ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst|inst2'                                                                                                                                                                   ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock                                  ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 0.275 ; div_freq_FINAL:inst|div_freq_1bit:inst1|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst1|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst1|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst|inst2 ; 0.500        ; 0.841      ; 1.280      ;
; 0.820 ; div_freq_FINAL:inst|div_freq_1bit:inst1|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst1|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst1|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst|inst2 ; 1.000        ; 0.841      ; 1.235      ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ck'                                                                                                                                                                         ;
+-------+----------------------------------------------+----------------------------------------------+----------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                      ; Launch Clock                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------+----------------------------------------------+-------------+--------------+------------+------------+
; 0.310 ; div_freq_FINAL:inst|div_freq_1bit:inst|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst|inst2 ; ck          ; 0.500        ; 2.691      ; 3.075      ;
; 0.895 ; div_freq_FINAL:inst|div_freq_1bit:inst|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst|inst2 ; ck          ; 1.000        ; 2.691      ; 2.990      ;
+-------+----------------------------------------------+----------------------------------------------+----------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst23|inst2'                                                                                                                                                                      ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.318 ; div_freq_FINAL:inst|div_freq_1bit:inst24|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst24|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ; 1.000        ; -0.038     ; 0.659      ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst16|inst2'                                                                                                                                                                      ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.332 ; div_freq_FINAL:inst|div_freq_1bit:inst17|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst17|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst17|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst16|inst2 ; 0.500        ; 1.144      ; 1.526      ;
; 0.848 ; div_freq_FINAL:inst|div_freq_1bit:inst17|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst17|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst17|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst16|inst2 ; 1.000        ; 1.144      ; 1.510      ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ck'                                                                                                                                                                           ;
+--------+----------------------------------------------+----------------------------------------------+----------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                      ; Launch Clock                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+----------------------------------------------+----------------------------------------------+-------------+--------------+------------+------------+
; -0.311 ; div_freq_FINAL:inst|div_freq_1bit:inst|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst|inst2 ; ck          ; 0.000        ; 2.789      ; 2.854      ;
; 0.282  ; div_freq_FINAL:inst|div_freq_1bit:inst|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst|inst2 ; ck          ; -0.500       ; 2.789      ; 2.947      ;
+--------+----------------------------------------------+----------------------------------------------+----------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst16|inst2'                                                                                                                                                                        ;
+--------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -0.133 ; div_freq_FINAL:inst|div_freq_1bit:inst17|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst17|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst17|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst16|inst2 ; 0.000        ; 1.209      ; 1.432      ;
; 0.394  ; div_freq_FINAL:inst|div_freq_1bit:inst17|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst17|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst17|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst16|inst2 ; -0.500       ; 1.209      ; 1.459      ;
+--------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst|inst2'                                                                                                                                                                     ;
+--------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                       ; Launch Clock                                  ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; -0.079 ; div_freq_FINAL:inst|div_freq_1bit:inst1|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst1|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst1|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst|inst2 ; 0.000        ; 0.894      ; 1.171      ;
; 0.475  ; div_freq_FINAL:inst|div_freq_1bit:inst1|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst1|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst1|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst|inst2 ; -0.500       ; 0.894      ; 1.225      ;
+--------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst11|inst2'                                                                                                                                                                        ;
+--------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -0.072 ; div_freq_FINAL:inst|div_freq_1bit:inst13|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst13|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst13|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst11|inst2 ; 0.000        ; 1.142      ; 1.426      ;
; 0.471  ; div_freq_FINAL:inst|div_freq_1bit:inst13|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst13|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst13|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst11|inst2 ; -0.500       ; 1.142      ; 1.469      ;
+--------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst6|inst2'                                                                                                                                                                     ;
+--------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                       ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; -0.037 ; div_freq_FINAL:inst|div_freq_1bit:inst7|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst7|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst7|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst6|inst2 ; 0.000        ; 1.107      ; 1.426      ;
; 0.506  ; div_freq_FINAL:inst|div_freq_1bit:inst7|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst7|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst7|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst6|inst2 ; -0.500       ; 1.107      ; 1.469      ;
+--------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst14|inst2'                                                                                                                                                                       ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.013 ; div_freq_FINAL:inst|div_freq_1bit:inst15|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst15|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst15|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst14|inst2 ; 0.000        ; 0.936      ; 1.305      ;
; 0.560 ; div_freq_FINAL:inst|div_freq_1bit:inst15|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst15|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst15|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst14|inst2 ; -0.500       ; 0.936      ; 1.352      ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst18|inst2'                                                                                                                                                                       ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.015 ; div_freq_FINAL:inst|div_freq_1bit:inst19|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst19|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst19|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst18|inst2 ; 0.000        ; 0.930      ; 1.301      ;
; 0.563 ; div_freq_FINAL:inst|div_freq_1bit:inst19|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst19|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst19|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst18|inst2 ; -0.500       ; 0.930      ; 1.349      ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst9|inst2'                                                                                                                                                                       ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                                   ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; 0.015 ; div_freq_FINAL:inst|div_freq_1bit:inst10|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst10|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst10|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst9|inst2 ; 0.000        ; 0.930      ; 1.301      ;
; 0.561 ; div_freq_FINAL:inst|div_freq_1bit:inst10|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst10|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst10|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst9|inst2 ; -0.500       ; 0.930      ; 1.347      ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst21|inst2'                                                                                                                                                                       ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.017 ; div_freq_FINAL:inst|div_freq_1bit:inst22|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst22|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst22|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst21|inst2 ; 0.000        ; 0.930      ; 1.303      ;
; 0.564 ; div_freq_FINAL:inst|div_freq_1bit:inst22|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst22|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst22|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst21|inst2 ; -0.500       ; 0.930      ; 1.350      ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst17|inst2'                                                                                                                                                                       ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.024 ; div_freq_FINAL:inst|div_freq_1bit:inst18|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst18|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst18|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst17|inst2 ; 0.000        ; 0.794      ; 1.174      ;
; 0.562 ; div_freq_FINAL:inst|div_freq_1bit:inst18|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst18|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst18|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst17|inst2 ; -0.500       ; 0.794      ; 1.212      ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst1|inst2'                                                                                                                                                                    ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; 0.024 ; div_freq_FINAL:inst|div_freq_1bit:inst2|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst2|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst2|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst1|inst2 ; 0.000        ; 0.794      ; 1.174      ;
; 0.562 ; div_freq_FINAL:inst|div_freq_1bit:inst2|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst2|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst2|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst1|inst2 ; -0.500       ; 0.794      ; 1.212      ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst20|inst2'                                                                                                                                                                       ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.025 ; div_freq_FINAL:inst|div_freq_1bit:inst21|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst21|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst21|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst20|inst2 ; 0.000        ; 0.930      ; 1.311      ;
; 0.564 ; div_freq_FINAL:inst|div_freq_1bit:inst21|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst21|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst21|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst20|inst2 ; -0.500       ; 0.930      ; 1.350      ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst3|inst2'                                                                                                                                                                    ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; 0.025 ; div_freq_FINAL:inst|div_freq_1bit:inst5|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst5|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst5|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst3|inst2 ; 0.000        ; 0.915      ; 1.296      ;
; 0.578 ; div_freq_FINAL:inst|div_freq_1bit:inst5|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst5|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst5|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst3|inst2 ; -0.500       ; 0.915      ; 1.349      ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst8|inst2'                                                                                                                                                                    ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; 0.025 ; div_freq_FINAL:inst|div_freq_1bit:inst9|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst9|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst9|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst8|inst2 ; 0.000        ; 0.936      ; 1.317      ;
; 0.556 ; div_freq_FINAL:inst|div_freq_1bit:inst9|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst9|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst9|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst8|inst2 ; -0.500       ; 0.936      ; 1.348      ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst5|inst2'                                                                                                                                                                    ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; 0.034 ; div_freq_FINAL:inst|div_freq_1bit:inst6|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst6|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst6|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst5|inst2 ; 0.000        ; 0.782      ; 1.172      ;
; 0.572 ; div_freq_FINAL:inst|div_freq_1bit:inst6|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst6|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst6|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst5|inst2 ; -0.500       ; 0.782      ; 1.210      ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst19|inst2'                                                                                                                                                                       ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.036 ; div_freq_FINAL:inst|div_freq_1bit:inst20|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst20|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst20|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst19|inst2 ; 0.000        ; 0.782      ; 1.174      ;
; 0.574 ; div_freq_FINAL:inst|div_freq_1bit:inst20|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst20|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst20|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst19|inst2 ; -0.500       ; 0.782      ; 1.212      ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst12|inst2'                                                                                                                                                                       ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.047 ; div_freq_FINAL:inst|div_freq_1bit:inst11|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst11|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst11|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst12|inst2 ; 0.000        ; 0.915      ; 1.318      ;
; 0.579 ; div_freq_FINAL:inst|div_freq_1bit:inst11|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst11|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst11|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst12|inst2 ; -0.500       ; 0.915      ; 1.350      ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst15|inst2'                                                                                                                                                                       ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.047 ; div_freq_FINAL:inst|div_freq_1bit:inst16|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst16|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst16|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst15|inst2 ; 0.000        ; 0.783      ; 1.186      ;
; 0.588 ; div_freq_FINAL:inst|div_freq_1bit:inst16|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst16|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst16|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst15|inst2 ; -0.500       ; 0.783      ; 1.227      ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst10|inst2'                                                                                                                                                                       ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.051 ; div_freq_FINAL:inst|div_freq_1bit:inst12|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst12|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst12|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst10|inst2 ; 0.000        ; 0.783      ; 1.190      ;
; 0.591 ; div_freq_FINAL:inst|div_freq_1bit:inst12|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst12|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst12|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst10|inst2 ; -0.500       ; 0.783      ; 1.230      ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst13|inst2'                                                                                                                                                                       ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.052 ; div_freq_FINAL:inst|div_freq_1bit:inst14|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst14|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst14|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst13|inst2 ; 0.000        ; 0.795      ; 1.203      ;
; 0.588 ; div_freq_FINAL:inst|div_freq_1bit:inst14|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst14|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst14|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst13|inst2 ; -0.500       ; 0.795      ; 1.239      ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst7|inst2'                                                                                                                                                                    ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; 0.052 ; div_freq_FINAL:inst|div_freq_1bit:inst8|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst8|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst8|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst7|inst2 ; 0.000        ; 0.795      ; 1.203      ;
; 0.588 ; div_freq_FINAL:inst|div_freq_1bit:inst8|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst8|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst8|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst7|inst2 ; -0.500       ; 0.795      ; 1.239      ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst22|inst2'                                                                                                                                                                       ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.058 ; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst22|inst2 ; 0.000        ; 0.783      ; 1.197      ;
; 0.596 ; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst22|inst2 ; -0.500       ; 0.783      ; 1.235      ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst2|inst2'                                                                                                                                                                    ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; 0.090 ; div_freq_FINAL:inst|div_freq_1bit:inst3|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst3|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst3|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst2|inst2 ; 0.000        ; 0.967      ; 1.413      ;
; 0.620 ; div_freq_FINAL:inst|div_freq_1bit:inst3|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst3|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst3|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst2|inst2 ; -0.500       ; 0.967      ; 1.443      ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ck_man'                                                                                                                                          ;
+-------+------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.327 ; cont_gen_4bits:inst9|cont_gen_1bit:inst3|inst6 ; cont_gen_4bits:inst9|cont_gen_1bit:inst6|inst6 ; ck_man       ; ck_man      ; 0.000        ; 0.427      ; 0.911      ;
; 0.358 ; cont_gen_4bits:inst9|cont_gen_1bit:inst1|inst6 ; cont_gen_4bits:inst9|cont_gen_1bit:inst1|inst6 ; ck_man       ; ck_man      ; 0.000        ; 0.062      ; 0.577      ;
; 0.460 ; cont_gen_4bits:inst9|cont_gen_1bit:inst2|inst6 ; cont_gen_4bits:inst9|cont_gen_1bit:inst6|inst6 ; ck_man       ; ck_man      ; 0.000        ; 0.427      ; 1.044      ;
; 0.550 ; cont_gen_4bits:inst9|cont_gen_1bit:inst1|inst6 ; cont_gen_4bits:inst9|cont_gen_1bit:inst6|inst6 ; ck_man       ; ck_man      ; 0.000        ; 0.427      ; 1.134      ;
; 0.705 ; cont_gen_4bits:inst9|cont_gen_1bit:inst1|inst6 ; cont_gen_4bits:inst9|cont_gen_1bit:inst3|inst6 ; ck_man       ; ck_man      ; 0.000        ; 0.062      ; 0.924      ;
; 0.711 ; cont_gen_4bits:inst9|cont_gen_1bit:inst1|inst6 ; cont_gen_4bits:inst9|cont_gen_1bit:inst2|inst6 ; ck_man       ; ck_man      ; 0.000        ; 0.062      ; 0.930      ;
; 0.791 ; cont_gen_4bits:inst9|cont_gen_1bit:inst6|inst6 ; cont_gen_4bits:inst9|cont_gen_1bit:inst6|inst6 ; ck_man       ; ck_man      ; 0.000        ; 0.077      ; 1.025      ;
; 0.794 ; cont_gen_4bits:inst9|cont_gen_1bit:inst3|inst6 ; cont_gen_4bits:inst9|cont_gen_1bit:inst3|inst6 ; ck_man       ; ck_man      ; 0.000        ; 0.062      ; 1.013      ;
; 0.806 ; cont_gen_4bits:inst9|cont_gen_1bit:inst2|inst6 ; cont_gen_4bits:inst9|cont_gen_1bit:inst3|inst6 ; ck_man       ; ck_man      ; 0.000        ; 0.062      ; 1.025      ;
; 0.807 ; cont_gen_4bits:inst9|cont_gen_1bit:inst2|inst6 ; cont_gen_4bits:inst9|cont_gen_1bit:inst2|inst6 ; ck_man       ; ck_man      ; 0.000        ; 0.062      ; 1.026      ;
+-------+------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst23|inst2'                                                                                                                                                                       ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.385 ; div_freq_FINAL:inst|div_freq_1bit:inst24|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst24|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ; 0.000        ; 0.038      ; 0.580      ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'ck_man'                                                                              ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; ck_man ; Rise       ; ck_man                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ck_man ; Rise       ; cont_gen_4bits:inst9|cont_gen_1bit:inst1|inst6 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ck_man ; Rise       ; cont_gen_4bits:inst9|cont_gen_1bit:inst2|inst6 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ck_man ; Rise       ; cont_gen_4bits:inst9|cont_gen_1bit:inst3|inst6 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ck_man ; Rise       ; cont_gen_4bits:inst9|cont_gen_1bit:inst6|inst6 ;
; 0.131  ; 0.315        ; 0.184          ; Low Pulse Width  ; ck_man ; Rise       ; cont_gen_4bits:inst9|cont_gen_1bit:inst6|inst6 ;
; 0.149  ; 0.333        ; 0.184          ; Low Pulse Width  ; ck_man ; Rise       ; cont_gen_4bits:inst9|cont_gen_1bit:inst1|inst6 ;
; 0.149  ; 0.333        ; 0.184          ; Low Pulse Width  ; ck_man ; Rise       ; cont_gen_4bits:inst9|cont_gen_1bit:inst2|inst6 ;
; 0.149  ; 0.333        ; 0.184          ; Low Pulse Width  ; ck_man ; Rise       ; cont_gen_4bits:inst9|cont_gen_1bit:inst3|inst6 ;
; 0.292  ; 0.292        ; 0.000          ; Low Pulse Width  ; ck_man ; Rise       ; inst9|inst6|inst6|clk                          ;
; 0.310  ; 0.310        ; 0.000          ; Low Pulse Width  ; ck_man ; Rise       ; inst9|inst1|inst6|clk                          ;
; 0.310  ; 0.310        ; 0.000          ; Low Pulse Width  ; ck_man ; Rise       ; inst9|inst2|inst6|clk                          ;
; 0.310  ; 0.310        ; 0.000          ; Low Pulse Width  ; ck_man ; Rise       ; inst9|inst3|inst6|clk                          ;
; 0.318  ; 0.318        ; 0.000          ; Low Pulse Width  ; ck_man ; Rise       ; inst2|inst4~clkctrl|inclk[0]                   ;
; 0.318  ; 0.318        ; 0.000          ; Low Pulse Width  ; ck_man ; Rise       ; inst2|inst4~clkctrl|outclk                     ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; ck_man ; Rise       ; ck_man~input|o                                 ;
; 0.345  ; 0.345        ; 0.000          ; Low Pulse Width  ; ck_man ; Rise       ; inst2|inst4|combout                            ;
; 0.345  ; 0.345        ; 0.000          ; Low Pulse Width  ; ck_man ; Rise       ; inst2|inst4|datac                              ;
; 0.450  ; 0.666        ; 0.216          ; High Pulse Width ; ck_man ; Rise       ; cont_gen_4bits:inst9|cont_gen_1bit:inst1|inst6 ;
; 0.450  ; 0.666        ; 0.216          ; High Pulse Width ; ck_man ; Rise       ; cont_gen_4bits:inst9|cont_gen_1bit:inst2|inst6 ;
; 0.450  ; 0.666        ; 0.216          ; High Pulse Width ; ck_man ; Rise       ; cont_gen_4bits:inst9|cont_gen_1bit:inst3|inst6 ;
; 0.468  ; 0.684        ; 0.216          ; High Pulse Width ; ck_man ; Rise       ; cont_gen_4bits:inst9|cont_gen_1bit:inst6|inst6 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ck_man ; Rise       ; ck_man~input|i                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ck_man ; Rise       ; ck_man~input|i                                 ;
; 0.652  ; 0.652        ; 0.000          ; High Pulse Width ; ck_man ; Rise       ; inst2|inst4|combout                            ;
; 0.653  ; 0.653        ; 0.000          ; High Pulse Width ; ck_man ; Rise       ; inst2|inst4|datac                              ;
; 0.661  ; 0.661        ; 0.000          ; High Pulse Width ; ck_man ; Rise       ; ck_man~input|o                                 ;
; 0.680  ; 0.680        ; 0.000          ; High Pulse Width ; ck_man ; Rise       ; inst2|inst4~clkctrl|inclk[0]                   ;
; 0.680  ; 0.680        ; 0.000          ; High Pulse Width ; ck_man ; Rise       ; inst2|inst4~clkctrl|outclk                     ;
; 0.689  ; 0.689        ; 0.000          ; High Pulse Width ; ck_man ; Rise       ; inst9|inst1|inst6|clk                          ;
; 0.689  ; 0.689        ; 0.000          ; High Pulse Width ; ck_man ; Rise       ; inst9|inst2|inst6|clk                          ;
; 0.689  ; 0.689        ; 0.000          ; High Pulse Width ; ck_man ; Rise       ; inst9|inst3|inst6|clk                          ;
; 0.707  ; 0.707        ; 0.000          ; High Pulse Width ; ck_man ; Rise       ; inst9|inst6|inst6|clk                          ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'ck'                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                       ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; ck    ; Rise       ; ck                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ck    ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst|inst2 ;
; 0.215  ; 0.399        ; 0.184          ; Low Pulse Width  ; ck    ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst|inst2 ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; ck    ; Rise       ; ck~input|o                                   ;
; 0.375  ; 0.375        ; 0.000          ; Low Pulse Width  ; ck    ; Rise       ; inst|inst|inst2|clk                          ;
; 0.385  ; 0.601        ; 0.216          ; High Pulse Width ; ck    ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst|inst2 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ck    ; Rise       ; ck~input|i                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ck    ; Rise       ; ck~input|i                                   ;
; 0.623  ; 0.623        ; 0.000          ; High Pulse Width ; ck    ; Rise       ; inst|inst|inst2|clk                          ;
; 0.661  ; 0.661        ; 0.000          ; High Pulse Width ; ck    ; Rise       ; ck~input|o                                   ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst10|inst2'                                                                              ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq_FINAL:inst|div_freq_1bit:inst10|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst12|inst2 ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst10|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst12|inst2 ;
; 0.342  ; 0.558        ; 0.216          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst10|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst12|inst2 ;
; 0.415  ; 0.415        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst10|inst2 ; Rise       ; inst|inst12|inst2|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst10|inst2 ; Rise       ; inst|inst10|inst2|q                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst10|inst2 ; Rise       ; inst|inst10|inst2|q                            ;
; 0.582  ; 0.582        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst10|inst2 ; Rise       ; inst|inst12|inst2|clk                          ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst11|inst2'                                                                              ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq_FINAL:inst|div_freq_1bit:inst11|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst13|inst2 ;
; 0.296  ; 0.480        ; 0.184          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst11|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst13|inst2 ;
; 0.301  ; 0.517        ; 0.216          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst11|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst13|inst2 ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst11|inst2 ; Rise       ; inst|inst13|inst2|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst11|inst2 ; Rise       ; inst|inst11|inst2|q                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst11|inst2 ; Rise       ; inst|inst11|inst2|q                            ;
; 0.541  ; 0.541        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst11|inst2 ; Rise       ; inst|inst13|inst2|clk                          ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst12|inst2'                                                                              ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq_FINAL:inst|div_freq_1bit:inst12|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst11|inst2 ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst12|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst11|inst2 ;
; 0.330  ; 0.546        ; 0.216          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst12|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst11|inst2 ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst12|inst2 ; Rise       ; inst|inst11|inst2|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst12|inst2 ; Rise       ; inst|inst12|inst2|q                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst12|inst2 ; Rise       ; inst|inst12|inst2|q                            ;
; 0.570  ; 0.570        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst12|inst2 ; Rise       ; inst|inst11|inst2|clk                          ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst13|inst2'                                                                              ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq_FINAL:inst|div_freq_1bit:inst13|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst14|inst2 ;
; 0.257  ; 0.441        ; 0.184          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst13|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst14|inst2 ;
; 0.338  ; 0.554        ; 0.216          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst13|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst14|inst2 ;
; 0.419  ; 0.419        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst13|inst2 ; Rise       ; inst|inst14|inst2|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst13|inst2 ; Rise       ; inst|inst13|inst2|q                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst13|inst2 ; Rise       ; inst|inst13|inst2|q                            ;
; 0.578  ; 0.578        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst13|inst2 ; Rise       ; inst|inst14|inst2|clk                          ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst14|inst2'                                                                              ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq_FINAL:inst|div_freq_1bit:inst14|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst15|inst2 ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst14|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst15|inst2 ;
; 0.317  ; 0.533        ; 0.216          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst14|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst15|inst2 ;
; 0.441  ; 0.441        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst14|inst2 ; Rise       ; inst|inst15|inst2|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst14|inst2 ; Rise       ; inst|inst14|inst2|q                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst14|inst2 ; Rise       ; inst|inst14|inst2|q                            ;
; 0.557  ; 0.557        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst14|inst2 ; Rise       ; inst|inst15|inst2|clk                          ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst15|inst2'                                                                              ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq_FINAL:inst|div_freq_1bit:inst15|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst16|inst2 ;
; 0.254  ; 0.438        ; 0.184          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst15|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst16|inst2 ;
; 0.342  ; 0.558        ; 0.216          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst15|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst16|inst2 ;
; 0.416  ; 0.416        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst15|inst2 ; Rise       ; inst|inst16|inst2|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst15|inst2 ; Rise       ; inst|inst15|inst2|q                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst15|inst2 ; Rise       ; inst|inst15|inst2|q                            ;
; 0.582  ; 0.582        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst15|inst2 ; Rise       ; inst|inst16|inst2|clk                          ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst16|inst2'                                                                              ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq_FINAL:inst|div_freq_1bit:inst16|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst17|inst2 ;
; 0.283  ; 0.467        ; 0.184          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst16|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst17|inst2 ;
; 0.312  ; 0.528        ; 0.216          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst16|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst17|inst2 ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst16|inst2 ; Rise       ; inst|inst17|inst2|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst16|inst2 ; Rise       ; inst|inst16|inst2|q                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst16|inst2 ; Rise       ; inst|inst16|inst2|q                            ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst16|inst2 ; Rise       ; inst|inst17|inst2|clk                          ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst17|inst2'                                                                              ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq_FINAL:inst|div_freq_1bit:inst17|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst18|inst2 ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst17|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst18|inst2 ;
; 0.330  ; 0.546        ; 0.216          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst17|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst18|inst2 ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst17|inst2 ; Rise       ; inst|inst18|inst2|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst17|inst2 ; Rise       ; inst|inst17|inst2|q                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst17|inst2 ; Rise       ; inst|inst17|inst2|q                            ;
; 0.570  ; 0.570        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst17|inst2 ; Rise       ; inst|inst18|inst2|clk                          ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst18|inst2'                                                                              ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq_FINAL:inst|div_freq_1bit:inst18|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst19|inst2 ;
; 0.286  ; 0.470        ; 0.184          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst18|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst19|inst2 ;
; 0.311  ; 0.527        ; 0.216          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst18|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst19|inst2 ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst18|inst2 ; Rise       ; inst|inst19|inst2|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst18|inst2 ; Rise       ; inst|inst18|inst2|q                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst18|inst2 ; Rise       ; inst|inst18|inst2|q                            ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst18|inst2 ; Rise       ; inst|inst19|inst2|clk                          ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst19|inst2'                                                                              ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq_FINAL:inst|div_freq_1bit:inst19|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst20|inst2 ;
; 0.252  ; 0.436        ; 0.184          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst19|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst20|inst2 ;
; 0.342  ; 0.558        ; 0.216          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst19|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst20|inst2 ;
; 0.414  ; 0.414        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst19|inst2 ; Rise       ; inst|inst20|inst2|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst19|inst2 ; Rise       ; inst|inst19|inst2|q                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst19|inst2 ; Rise       ; inst|inst19|inst2|q                            ;
; 0.582  ; 0.582        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst19|inst2 ; Rise       ; inst|inst20|inst2|clk                          ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst1|inst2'                                                                             ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                         ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-----------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq_FINAL:inst|div_freq_1bit:inst1|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst2|inst2 ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst1|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst2|inst2 ;
; 0.330  ; 0.546        ; 0.216          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst1|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst2|inst2 ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst1|inst2 ; Rise       ; inst|inst2|inst2|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst1|inst2 ; Rise       ; inst|inst1|inst2|q                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst1|inst2 ; Rise       ; inst|inst1|inst2|q                            ;
; 0.570  ; 0.570        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst1|inst2 ; Rise       ; inst|inst2|inst2|clk                          ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst20|inst2'                                                                              ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq_FINAL:inst|div_freq_1bit:inst20|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst21|inst2 ;
; 0.286  ; 0.470        ; 0.184          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst20|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst21|inst2 ;
; 0.311  ; 0.527        ; 0.216          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst20|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst21|inst2 ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst20|inst2 ; Rise       ; inst|inst21|inst2|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst20|inst2 ; Rise       ; inst|inst20|inst2|q                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst20|inst2 ; Rise       ; inst|inst20|inst2|q                            ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst20|inst2 ; Rise       ; inst|inst21|inst2|clk                          ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst21|inst2'                                                                              ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq_FINAL:inst|div_freq_1bit:inst21|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst22|inst2 ;
; 0.286  ; 0.470        ; 0.184          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst21|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst22|inst2 ;
; 0.311  ; 0.527        ; 0.216          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst21|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst22|inst2 ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst21|inst2 ; Rise       ; inst|inst22|inst2|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst21|inst2 ; Rise       ; inst|inst21|inst2|q                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst21|inst2 ; Rise       ; inst|inst21|inst2|q                            ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst21|inst2 ; Rise       ; inst|inst22|inst2|clk                          ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst22|inst2'                                                                              ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq_FINAL:inst|div_freq_1bit:inst22|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst22|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ;
; 0.342  ; 0.558        ; 0.216          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst22|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ;
; 0.415  ; 0.415        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst22|inst2 ; Rise       ; inst|inst23|inst2|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst22|inst2 ; Rise       ; inst|inst22|inst2|q                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst22|inst2 ; Rise       ; inst|inst22|inst2|q                            ;
; 0.582  ; 0.582        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst22|inst2 ; Rise       ; inst|inst23|inst2|clk                          ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst23|inst2'                                                                              ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst24|inst2 ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst24|inst2 ;
; 0.330  ; 0.546        ; 0.216          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst24|inst2 ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ; Rise       ; inst|inst24|inst2|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ; Rise       ; inst|inst23|inst2|q                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ; Rise       ; inst|inst23|inst2|q                            ;
; 0.570  ; 0.570        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ; Rise       ; inst|inst24|inst2|clk                          ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst2|inst2'                                                                             ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                         ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-----------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq_FINAL:inst|div_freq_1bit:inst2|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst3|inst2 ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst2|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst3|inst2 ;
; 0.331  ; 0.547        ; 0.216          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst2|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst3|inst2 ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst2|inst2 ; Rise       ; inst|inst3|inst2|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst2|inst2 ; Rise       ; inst|inst2|inst2|q                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst2|inst2 ; Rise       ; inst|inst2|inst2|q                            ;
; 0.571  ; 0.571        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst2|inst2 ; Rise       ; inst|inst3|inst2|clk                          ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst3|inst2'                                                                             ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                         ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-----------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq_FINAL:inst|div_freq_1bit:inst3|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst5|inst2 ;
; 0.282  ; 0.466        ; 0.184          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst3|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst5|inst2 ;
; 0.314  ; 0.530        ; 0.216          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst3|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst5|inst2 ;
; 0.444  ; 0.444        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst3|inst2 ; Rise       ; inst|inst5|inst2|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst3|inst2 ; Rise       ; inst|inst3|inst2|q                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst3|inst2 ; Rise       ; inst|inst3|inst2|q                            ;
; 0.554  ; 0.554        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst3|inst2 ; Rise       ; inst|inst5|inst2|clk                          ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst5|inst2'                                                                             ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                         ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-----------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq_FINAL:inst|div_freq_1bit:inst5|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst6|inst2 ;
; 0.252  ; 0.436        ; 0.184          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst5|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst6|inst2 ;
; 0.342  ; 0.558        ; 0.216          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst5|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst6|inst2 ;
; 0.414  ; 0.414        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst5|inst2 ; Rise       ; inst|inst6|inst2|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst5|inst2 ; Rise       ; inst|inst5|inst2|q                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst5|inst2 ; Rise       ; inst|inst5|inst2|q                            ;
; 0.582  ; 0.582        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst5|inst2 ; Rise       ; inst|inst6|inst2|clk                          ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst6|inst2'                                                                             ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                         ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-----------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq_FINAL:inst|div_freq_1bit:inst6|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst7|inst2 ;
; 0.285  ; 0.469        ; 0.184          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst6|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst7|inst2 ;
; 0.310  ; 0.526        ; 0.216          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst6|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst7|inst2 ;
; 0.447  ; 0.447        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst6|inst2 ; Rise       ; inst|inst7|inst2|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst6|inst2 ; Rise       ; inst|inst6|inst2|q                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst6|inst2 ; Rise       ; inst|inst6|inst2|q                            ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst6|inst2 ; Rise       ; inst|inst7|inst2|clk                          ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst7|inst2'                                                                             ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                         ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-----------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq_FINAL:inst|div_freq_1bit:inst7|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst8|inst2 ;
; 0.257  ; 0.441        ; 0.184          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst7|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst8|inst2 ;
; 0.338  ; 0.554        ; 0.216          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst7|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst8|inst2 ;
; 0.419  ; 0.419        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst7|inst2 ; Rise       ; inst|inst8|inst2|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst7|inst2 ; Rise       ; inst|inst7|inst2|q                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst7|inst2 ; Rise       ; inst|inst7|inst2|q                            ;
; 0.578  ; 0.578        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst7|inst2 ; Rise       ; inst|inst8|inst2|clk                          ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst8|inst2'                                                                             ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                         ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-----------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq_FINAL:inst|div_freq_1bit:inst8|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst9|inst2 ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst8|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst9|inst2 ;
; 0.317  ; 0.533        ; 0.216          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst8|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst9|inst2 ;
; 0.441  ; 0.441        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst8|inst2 ; Rise       ; inst|inst9|inst2|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst8|inst2 ; Rise       ; inst|inst8|inst2|q                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst8|inst2 ; Rise       ; inst|inst8|inst2|q                            ;
; 0.557  ; 0.557        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst8|inst2 ; Rise       ; inst|inst9|inst2|clk                          ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst9|inst2'                                                                              ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                         ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq_FINAL:inst|div_freq_1bit:inst9|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst10|inst2 ;
; 0.286  ; 0.470        ; 0.184          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst9|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst10|inst2 ;
; 0.311  ; 0.527        ; 0.216          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst9|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst10|inst2 ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst9|inst2 ; Rise       ; inst|inst10|inst2|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst9|inst2 ; Rise       ; inst|inst9|inst2|q                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst9|inst2 ; Rise       ; inst|inst9|inst2|q                             ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst9|inst2 ; Rise       ; inst|inst10|inst2|clk                          ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst|inst2'                                                                             ;
+--------+--------------+----------------+------------------+----------------------------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                        ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+----------------------------------------------+------------+-----------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq_FINAL:inst|div_freq_1bit:inst|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst1|inst2 ;
; 0.285  ; 0.469        ; 0.184          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst1|inst2 ;
; 0.311  ; 0.527        ; 0.216          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst1|inst2 ;
; 0.447  ; 0.447        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst|inst2 ; Rise       ; inst|inst1|inst2|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst|inst2 ; Rise       ; inst|inst|inst2|q                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst|inst2 ; Rise       ; inst|inst|inst2|q                             ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst|inst2 ; Rise       ; inst|inst1|inst2|clk                          ;
+--------+--------------+----------------+------------------+----------------------------------------------+------------+-----------------------------------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+-----------+------------+--------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+-------+------------+-----------------+
; d[*]      ; ck_man     ; 0.040  ; 0.466 ; Rise       ; ck_man          ;
;  d[0]     ; ck_man     ; -0.016 ; 0.418 ; Rise       ; ck_man          ;
;  d[1]     ; ck_man     ; -0.293 ; 0.146 ; Rise       ; ck_man          ;
;  d[2]     ; ck_man     ; 0.000  ; 0.466 ; Rise       ; ck_man          ;
;  d[3]     ; ck_man     ; 0.040  ; 0.381 ; Rise       ; ck_man          ;
; w[*]      ; ck_man     ; 0.467  ; 0.885 ; Rise       ; ck_man          ;
;  w[0]     ; ck_man     ; 0.467  ; 0.885 ; Rise       ; ck_man          ;
;  w[1]     ; ck_man     ; 0.365  ; 0.807 ; Rise       ; ck_man          ;
+-----------+------------+--------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; d[*]      ; ck_man     ; 0.742 ; 0.326 ; Rise       ; ck_man          ;
;  d[0]     ; ck_man     ; 0.478 ; 0.072 ; Rise       ; ck_man          ;
;  d[1]     ; ck_man     ; 0.742 ; 0.326 ; Rise       ; ck_man          ;
;  d[2]     ; ck_man     ; 0.520 ; 0.079 ; Rise       ; ck_man          ;
;  d[3]     ; ck_man     ; 0.489 ; 0.131 ; Rise       ; ck_man          ;
; w[*]      ; ck_man     ; 0.884 ; 0.491 ; Rise       ; ck_man          ;
;  w[0]     ; ck_man     ; 0.657 ; 0.289 ; Rise       ; ck_man          ;
;  w[1]     ; ck_man     ; 0.884 ; 0.491 ; Rise       ; ck_man          ;
+-----------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                      ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port                                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+
; B         ; ck_man                                         ; 11.219 ; 11.151 ; Rise       ; ck_man                                         ;
; C         ; ck_man                                         ; 11.688 ; 11.852 ; Rise       ; ck_man                                         ;
; N         ; ck_man                                         ; 10.675 ; 10.656 ; Rise       ; ck_man                                         ;
; Z         ; ck_man                                         ; 14.005 ; 13.947 ; Rise       ; ck_man                                         ;
; cki       ; ck_man                                         ; 5.332  ; 5.178  ; Rise       ; ck_man                                         ;
; ha[*]     ; ck_man                                         ; 9.991  ; 9.975  ; Rise       ; ck_man                                         ;
;  ha[0]    ; ck_man                                         ; 9.150  ; 9.218  ; Rise       ; ck_man                                         ;
;  ha[1]    ; ck_man                                         ; 9.412  ; 9.355  ; Rise       ; ck_man                                         ;
;  ha[2]    ; ck_man                                         ; 9.000  ; 8.963  ; Rise       ; ck_man                                         ;
;  ha[3]    ; ck_man                                         ; 9.186  ; 9.244  ; Rise       ; ck_man                                         ;
;  ha[4]    ; ck_man                                         ; 9.643  ; 9.737  ; Rise       ; ck_man                                         ;
;  ha[5]    ; ck_man                                         ; 9.991  ; 9.975  ; Rise       ; ck_man                                         ;
;  ha[6]    ; ck_man                                         ; 9.937  ; 9.919  ; Rise       ; ck_man                                         ;
; hb[*]     ; ck_man                                         ; 13.305 ; 13.344 ; Rise       ; ck_man                                         ;
;  hb[0]    ; ck_man                                         ; 12.987 ; 13.017 ; Rise       ; ck_man                                         ;
;  hb[1]    ; ck_man                                         ; 12.855 ; 12.864 ; Rise       ; ck_man                                         ;
;  hb[2]    ; ck_man                                         ; 12.857 ; 12.866 ; Rise       ; ck_man                                         ;
;  hb[3]    ; ck_man                                         ; 12.985 ; 13.016 ; Rise       ; ck_man                                         ;
;  hb[4]    ; ck_man                                         ; 12.419 ; 12.468 ; Rise       ; ck_man                                         ;
;  hb[5]    ; ck_man                                         ; 13.305 ; 13.344 ; Rise       ; ck_man                                         ;
;  hb[6]    ; ck_man                                         ; 12.656 ; 12.711 ; Rise       ; ck_man                                         ;
; q[*]      ; ck_man                                         ; 7.531  ; 7.519  ; Rise       ; ck_man                                         ;
;  q[0]     ; ck_man                                         ; 7.136  ; 7.130  ; Rise       ; ck_man                                         ;
;  q[1]     ; ck_man                                         ; 7.176  ; 7.172  ; Rise       ; ck_man                                         ;
;  q[2]     ; ck_man                                         ; 7.181  ; 7.180  ; Rise       ; ck_man                                         ;
;  q[3]     ; ck_man                                         ; 7.531  ; 7.519  ; Rise       ; ck_man                                         ;
; s[*]      ; ck_man                                         ; 10.391 ; 10.384 ; Rise       ; ck_man                                         ;
;  s[0]     ; ck_man                                         ; 10.185 ; 10.126 ; Rise       ; ck_man                                         ;
;  s[1]     ; ck_man                                         ; 9.194  ; 9.190  ; Rise       ; ck_man                                         ;
;  s[2]     ; ck_man                                         ; 10.150 ; 10.125 ; Rise       ; ck_man                                         ;
;  s[3]     ; ck_man                                         ; 10.391 ; 10.384 ; Rise       ; ck_man                                         ;
; v         ; ck_man                                         ; 10.934 ; 10.940 ; Rise       ; ck_man                                         ;
; cki       ; ck_man                                         ; 5.332  ; 5.178  ; Fall       ; ck_man                                         ;
; cki       ; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ; 5.360  ; 5.320  ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                              ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port                                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+
; B         ; ck_man                                         ; 9.419  ; 9.454  ; Rise       ; ck_man                                         ;
; C         ; ck_man                                         ; 10.017 ; 10.078 ; Rise       ; ck_man                                         ;
; N         ; ck_man                                         ; 8.721  ; 8.810  ; Rise       ; ck_man                                         ;
; Z         ; ck_man                                         ; 11.188 ; 11.081 ; Rise       ; ck_man                                         ;
; cki       ; ck_man                                         ; 5.231  ; 5.075  ; Rise       ; ck_man                                         ;
; ha[*]     ; ck_man                                         ; 7.991  ; 8.096  ; Rise       ; ck_man                                         ;
;  ha[0]    ; ck_man                                         ; 8.156  ; 8.191  ; Rise       ; ck_man                                         ;
;  ha[1]    ; ck_man                                         ; 8.391  ; 8.354  ; Rise       ; ck_man                                         ;
;  ha[2]    ; ck_man                                         ; 7.991  ; 8.096  ; Rise       ; ck_man                                         ;
;  ha[3]    ; ck_man                                         ; 8.193  ; 8.229  ; Rise       ; ck_man                                         ;
;  ha[4]    ; ck_man                                         ; 8.701  ; 8.683  ; Rise       ; ck_man                                         ;
;  ha[5]    ; ck_man                                         ; 8.962  ; 8.918  ; Rise       ; ck_man                                         ;
;  ha[6]    ; ck_man                                         ; 8.900  ; 8.934  ; Rise       ; ck_man                                         ;
; hb[*]     ; ck_man                                         ; 9.538  ; 9.558  ; Rise       ; ck_man                                         ;
;  hb[0]    ; ck_man                                         ; 9.837  ; 9.910  ; Rise       ; ck_man                                         ;
;  hb[1]    ; ck_man                                         ; 9.838  ; 9.923  ; Rise       ; ck_man                                         ;
;  hb[2]    ; ck_man                                         ; 9.538  ; 9.558  ; Rise       ; ck_man                                         ;
;  hb[3]    ; ck_man                                         ; 9.844  ; 9.916  ; Rise       ; ck_man                                         ;
;  hb[4]    ; ck_man                                         ; 9.578  ; 9.743  ; Rise       ; ck_man                                         ;
;  hb[5]    ; ck_man                                         ; 9.998  ; 10.165 ; Rise       ; ck_man                                         ;
;  hb[6]    ; ck_man                                         ; 9.807  ; 9.886  ; Rise       ; ck_man                                         ;
; q[*]      ; ck_man                                         ; 6.945  ; 6.938  ; Rise       ; ck_man                                         ;
;  q[0]     ; ck_man                                         ; 6.945  ; 6.938  ; Rise       ; ck_man                                         ;
;  q[1]     ; ck_man                                         ; 6.985  ; 6.979  ; Rise       ; ck_man                                         ;
;  q[2]     ; ck_man                                         ; 6.990  ; 6.986  ; Rise       ; ck_man                                         ;
;  q[3]     ; ck_man                                         ; 7.325  ; 7.312  ; Rise       ; ck_man                                         ;
; s[*]      ; ck_man                                         ; 8.142  ; 8.189  ; Rise       ; ck_man                                         ;
;  s[0]     ; ck_man                                         ; 9.273  ; 9.253  ; Rise       ; ck_man                                         ;
;  s[1]     ; ck_man                                         ; 8.142  ; 8.189  ; Rise       ; ck_man                                         ;
;  s[2]     ; ck_man                                         ; 8.996  ; 8.912  ; Rise       ; ck_man                                         ;
;  s[3]     ; ck_man                                         ; 8.450  ; 8.550  ; Rise       ; ck_man                                         ;
; v         ; ck_man                                         ; 8.466  ; 8.464  ; Rise       ; ck_man                                         ;
; cki       ; ck_man                                         ; 5.231  ; 5.075  ; Fall       ; ck_man                                         ;
; cki       ; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ; 5.216  ; 5.180  ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; d[0]       ; B           ; 9.309  ; 9.162  ; 9.730  ; 9.551  ;
; d[0]       ; C           ; 9.699  ; 9.942  ; 10.088 ; 10.363 ;
; d[0]       ; N           ; 8.753  ; 8.746  ; 9.174  ; 9.167  ;
; d[0]       ; Z           ; 12.095 ; 12.025 ; 12.516 ; 12.446 ;
; d[0]       ; hb[0]       ; 11.065 ; 11.107 ; 11.486 ; 11.528 ;
; d[0]       ; hb[1]       ; 10.945 ; 10.942 ; 11.366 ; 11.363 ;
; d[0]       ; hb[2]       ; 10.947 ; 10.944 ; 11.368 ; 11.365 ;
; d[0]       ; hb[3]       ; 11.063 ; 11.106 ; 11.484 ; 11.527 ;
; d[0]       ; hb[4]       ; 10.509 ; 10.546 ; 10.930 ; 10.967 ;
; d[0]       ; hb[5]       ; 11.383 ; 11.434 ; 11.804 ; 11.855 ;
; d[0]       ; hb[6]       ; 10.746 ; 10.796 ; 11.167 ; 11.217 ;
; d[0]       ; s[0]        ; 8.338  ; 8.263  ; 8.726  ; 8.683  ;
; d[0]       ; s[1]        ; 7.207  ; 7.255  ; 7.628  ; 7.676  ;
; d[0]       ; s[2]        ; 7.971  ; 7.819  ; 8.392  ; 8.240  ;
; d[0]       ; s[3]        ; 8.469  ; 8.474  ; 8.890  ; 8.895  ;
; d[0]       ; v           ; 9.024  ; 9.030  ; 9.445  ; 9.451  ;
; d[1]       ; B           ; 9.443  ; 9.430  ; 9.908  ; 9.782  ;
; d[1]       ; C           ; 9.967  ; 10.076 ; 10.319 ; 10.541 ;
; d[1]       ; N           ; 8.954  ; 8.895  ; 9.352  ; 9.345  ;
; d[1]       ; Z           ; 12.244 ; 12.226 ; 12.694 ; 12.624 ;
; d[1]       ; hb[0]       ; 11.266 ; 11.256 ; 11.664 ; 11.706 ;
; d[1]       ; hb[1]       ; 11.094 ; 11.143 ; 11.544 ; 11.541 ;
; d[1]       ; hb[2]       ; 11.096 ; 11.145 ; 11.546 ; 11.543 ;
; d[1]       ; hb[3]       ; 11.264 ; 11.255 ; 11.662 ; 11.705 ;
; d[1]       ; hb[4]       ; 10.658 ; 10.747 ; 11.108 ; 11.145 ;
; d[1]       ; hb[5]       ; 11.584 ; 11.583 ; 11.982 ; 12.033 ;
; d[1]       ; hb[6]       ; 10.905 ; 10.990 ; 11.345 ; 11.395 ;
; d[1]       ; s[1]        ; 7.468  ; 7.477  ; 7.820  ; 7.842  ;
; d[1]       ; s[2]        ; 8.140  ; 8.060  ; 8.570  ; 8.418  ;
; d[1]       ; s[3]        ; 8.670  ; 8.623  ; 9.068  ; 9.073  ;
; d[1]       ; v           ; 9.194  ; 9.179  ; 9.623  ; 9.629  ;
; d[2]       ; B           ; 8.900  ; 8.943  ; 9.372  ; 9.263  ;
; d[2]       ; C           ; 9.480  ; 9.533  ; 9.800  ; 10.005 ;
; d[2]       ; N           ; 8.467  ; 8.408  ; 8.816  ; 8.809  ;
; d[2]       ; Z           ; 11.757 ; 11.739 ; 12.158 ; 12.088 ;
; d[2]       ; hb[0]       ; 10.779 ; 10.769 ; 11.128 ; 11.170 ;
; d[2]       ; hb[1]       ; 10.607 ; 10.656 ; 11.008 ; 11.005 ;
; d[2]       ; hb[2]       ; 10.609 ; 10.658 ; 11.010 ; 11.007 ;
; d[2]       ; hb[3]       ; 10.777 ; 10.768 ; 11.126 ; 11.169 ;
; d[2]       ; hb[4]       ; 10.171 ; 10.260 ; 10.572 ; 10.609 ;
; d[2]       ; hb[5]       ; 11.097 ; 11.096 ; 11.446 ; 11.497 ;
; d[2]       ; hb[6]       ; 10.418 ; 10.503 ; 10.809 ; 10.859 ;
; d[2]       ; s[2]        ; 8.495  ; 7.522  ; 8.071  ; 8.842  ;
; d[2]       ; s[3]        ; 8.183  ; 8.136  ; 8.532  ; 8.537  ;
; d[2]       ; v           ; 8.707  ; 8.692  ; 9.087  ; 9.093  ;
; d[3]       ; B           ; 7.674  ; 7.769  ; 8.180  ; 8.139  ;
; d[3]       ; C           ; 8.306  ; 8.307  ; 8.676  ; 8.813  ;
; d[3]       ; N           ; 7.771  ; 6.991  ; 7.432  ; 8.293  ;
; d[3]       ; Z           ; 10.340 ; 11.043 ; 11.642 ; 10.704 ;
; d[3]       ; hb[0]       ; 10.083 ; 9.538  ; 10.035 ; 10.654 ;
; d[3]       ; hb[1]       ; 9.756  ; 9.960  ; 10.492 ; 10.414 ;
; d[3]       ; hb[2]       ; 9.640  ; 9.962  ; 10.494 ; 10.270 ;
; d[3]       ; hb[3]       ; 10.081 ; 9.847  ; 10.340 ; 10.653 ;
; d[3]       ; hb[4]       ; 8.754  ; 9.564  ; 10.056 ; 9.225  ;
; d[3]       ; hb[5]       ; 10.401 ; 10.144 ; 10.644 ; 10.981 ;
; d[3]       ; hb[6]       ; 9.722  ; 9.807  ; 10.293 ; 10.343 ;
; d[3]       ; s[3]        ; 7.487  ; 6.719  ; 7.148  ; 8.021  ;
; d[3]       ; v           ; 8.011  ; 7.986  ; 8.571  ; 8.577  ;
; sel_mux    ; cki         ; 7.499  ; 7.518  ; 7.954  ; 7.930  ;
; v0         ; B           ; 9.555  ; 9.404  ; 10.012 ; 9.886  ;
; v0         ; C           ; 9.941  ; 10.188 ; 10.423 ; 10.645 ;
; v0         ; N           ; 8.999  ; 8.992  ; 9.456  ; 9.449  ;
; v0         ; Z           ; 12.341 ; 12.271 ; 12.798 ; 12.728 ;
; v0         ; hb[0]       ; 11.311 ; 11.353 ; 11.768 ; 11.810 ;
; v0         ; hb[1]       ; 11.191 ; 11.188 ; 11.648 ; 11.645 ;
; v0         ; hb[2]       ; 11.193 ; 11.190 ; 11.650 ; 11.647 ;
; v0         ; hb[3]       ; 11.309 ; 11.352 ; 11.766 ; 11.809 ;
; v0         ; hb[4]       ; 10.755 ; 10.792 ; 11.212 ; 11.249 ;
; v0         ; hb[5]       ; 11.629 ; 11.680 ; 12.086 ; 12.137 ;
; v0         ; hb[6]       ; 10.992 ; 11.042 ; 11.449 ; 11.499 ;
; v0         ; s[0]        ; 8.571  ; 8.535  ; 9.061  ; 8.961  ;
; v0         ; s[1]        ; 7.453  ; 7.501  ; 7.924  ; 7.958  ;
; v0         ; s[2]        ; 8.457  ; 8.484  ; 8.989  ; 8.844  ;
; v0         ; s[3]        ; 8.715  ; 8.720  ; 9.172  ; 9.177  ;
; v0         ; v           ; 9.270  ; 9.276  ; 9.727  ; 9.733  ;
; v1         ; B           ; 9.061  ; 8.973  ; 9.488  ; 9.391  ;
; v1         ; C           ; 9.510  ; 9.694  ; 9.928  ; 10.121 ;
; v1         ; N           ; 8.505  ; 8.498  ; 8.932  ; 8.925  ;
; v1         ; Z           ; 11.847 ; 11.777 ; 12.274 ; 12.204 ;
; v1         ; hb[0]       ; 10.817 ; 10.859 ; 11.244 ; 11.286 ;
; v1         ; hb[1]       ; 10.697 ; 10.694 ; 11.124 ; 11.121 ;
; v1         ; hb[2]       ; 10.699 ; 10.696 ; 11.126 ; 11.123 ;
; v1         ; hb[3]       ; 10.815 ; 10.858 ; 11.242 ; 11.285 ;
; v1         ; hb[4]       ; 10.261 ; 10.298 ; 10.688 ; 10.725 ;
; v1         ; hb[5]       ; 11.135 ; 11.186 ; 11.562 ; 11.613 ;
; v1         ; hb[6]       ; 10.498 ; 10.548 ; 10.925 ; 10.975 ;
; v1         ; s[0]        ; 8.000  ; 7.927  ; 8.431  ; 8.349  ;
; v1         ; s[1]        ; 7.011  ; 7.020  ; 7.432  ; 7.438  ;
; v1         ; s[2]        ; 8.246  ; 8.187  ; 8.671  ; 8.603  ;
; v1         ; s[3]        ; 8.221  ; 8.226  ; 8.648  ; 8.653  ;
; v1         ; v           ; 8.776  ; 8.782  ; 9.203  ; 9.209  ;
; v2         ; B           ; 6.635  ; 9.414  ; 9.990  ; 7.096  ;
; v2         ; C           ; 9.951  ;        ;        ; 10.623 ;
; v2         ; N           ; 8.938  ; 8.879  ; 9.434  ; 9.427  ;
; v2         ; Z           ; 12.228 ; 12.210 ; 12.776 ; 12.706 ;
; v2         ; hb[0]       ; 11.250 ; 11.240 ; 11.746 ; 11.788 ;
; v2         ; hb[1]       ; 11.078 ; 11.127 ; 11.626 ; 11.623 ;
; v2         ; hb[2]       ; 11.080 ; 11.129 ; 11.628 ; 11.625 ;
; v2         ; hb[3]       ; 11.248 ; 11.239 ; 11.744 ; 11.787 ;
; v2         ; hb[4]       ; 10.642 ; 10.731 ; 11.190 ; 11.227 ;
; v2         ; hb[5]       ; 11.568 ; 11.567 ; 12.064 ; 12.115 ;
; v2         ; hb[6]       ; 10.889 ; 10.974 ; 11.427 ; 11.477 ;
; v2         ; s[0]        ; 6.877  ; 6.802  ; 7.310  ; 7.267  ;
; v2         ; s[1]        ; 7.452  ; 6.849  ; 7.298  ; 7.935  ;
; v2         ; s[2]        ; 8.124  ; 8.044  ; 8.652  ; 8.500  ;
; v2         ; s[3]        ; 8.654  ; 8.607  ; 9.150  ; 9.155  ;
; v2         ; v           ; 9.178  ; 9.163  ; 9.705  ; 9.711  ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; d[0]       ; B           ; 9.048  ; 8.909  ; 9.457  ; 9.288  ;
; d[0]       ; C           ; 9.472  ; 9.707  ; 9.851  ; 10.116 ;
; d[0]       ; N           ; 8.451  ; 8.393  ; 8.830  ; 8.772  ;
; d[0]       ; Z           ; 9.905  ; 9.450  ; 9.936  ; 10.245 ;
; d[0]       ; hb[0]       ; 8.206  ; 8.279  ; 8.671  ; 8.753  ;
; d[0]       ; hb[1]       ; 8.207  ; 8.292  ; 8.675  ; 8.751  ;
; d[0]       ; hb[2]       ; 8.272  ; 7.927  ; 8.286  ; 8.768  ;
; d[0]       ; hb[3]       ; 8.213  ; 8.285  ; 8.678  ; 8.755  ;
; d[0]       ; hb[4]       ; 7.947  ; 8.460  ; 8.742  ; 8.491  ;
; d[0]       ; hb[5]       ; 8.367  ; 8.882  ; 9.162  ; 8.913  ;
; d[0]       ; hb[6]       ; 8.176  ; 8.255  ; 8.636  ; 8.724  ;
; d[0]       ; s[0]        ; 7.642  ; 7.970  ; 8.437  ; 8.001  ;
; d[0]       ; s[1]        ; 7.026  ; 7.044  ; 7.405  ; 7.423  ;
; d[0]       ; s[2]        ; 7.663  ; 7.585  ; 8.042  ; 7.964  ;
; d[0]       ; s[3]        ; 8.180  ; 8.133  ; 8.559  ; 8.512  ;
; d[0]       ; v           ; 8.661  ; 8.659  ; 9.040  ; 9.038  ;
; d[1]       ; B           ; 9.142  ; 9.117  ; 9.589  ; 9.468  ;
; d[1]       ; C           ; 9.680  ; 9.801  ; 10.031 ; 10.248 ;
; d[1]       ; N           ; 8.609  ; 8.600  ; 9.010  ; 8.952  ;
; d[1]       ; Z           ; 10.777 ; 10.377 ; 10.817 ; 11.155 ;
; d[1]       ; hb[0]       ; 9.077  ; 8.928  ; 9.266  ; 9.565  ;
; d[1]       ; hb[1]       ; 9.077  ; 9.187  ; 9.490  ; 9.565  ;
; d[1]       ; hb[2]       ; 9.004  ; 9.300  ; 9.624  ; 9.500  ;
; d[1]       ; hb[3]       ; 8.823  ; 8.929  ; 9.270  ; 9.286  ;
; d[1]       ; hb[4]       ; 9.181  ; 8.901  ; 9.221  ; 9.679  ;
; d[1]       ; hb[5]       ; 9.769  ; 9.873  ; 10.160 ; 10.191 ;
; d[1]       ; hb[6]       ; 9.086  ; 9.134  ; 9.455  ; 9.573  ;
; d[1]       ; s[1]        ; 6.794  ; 7.163  ; 7.572  ; 7.203  ;
; d[1]       ; s[2]        ; 7.853  ; 7.705  ; 8.222  ; 8.144  ;
; d[1]       ; s[3]        ; 8.338  ; 8.340  ; 8.739  ; 8.692  ;
; d[1]       ; v           ; 8.840  ; 8.817  ; 9.220  ; 9.218  ;
; d[2]       ; B           ; 8.556  ; 8.594  ; 9.027  ; 8.899  ;
; d[2]       ; C           ; 9.157  ; 9.215  ; 9.462  ; 9.686  ;
; d[2]       ; N           ; 8.023  ; 8.014  ; 8.441  ; 8.383  ;
; d[2]       ; Z           ; 10.386 ; 10.275 ; 10.774 ; 10.672 ;
; d[2]       ; hb[0]       ; 8.909  ; 8.982  ; 9.306  ; 9.379  ;
; d[2]       ; hb[1]       ; 8.721  ; 8.861  ; 9.118  ; 9.249  ;
; d[2]       ; hb[2]       ; 8.737  ; 8.782  ; 9.134  ; 9.179  ;
; d[2]       ; hb[3]       ; 8.989  ; 9.061  ; 9.386  ; 9.458  ;
; d[2]       ; hb[4]       ; 8.794  ; 8.798  ; 9.186  ; 9.195  ;
; d[2]       ; hb[5]       ; 9.570  ; 9.621  ; 9.967  ; 10.018 ;
; d[2]       ; hb[6]       ; 8.978  ; 9.031  ; 9.375  ; 9.428  ;
; d[2]       ; s[2]        ; 7.335  ; 7.252  ; 7.732  ; 7.640  ;
; d[2]       ; s[3]        ; 7.752  ; 7.754  ; 8.170  ; 8.123  ;
; d[2]       ; v           ; 8.254  ; 8.231  ; 8.651  ; 8.649  ;
; d[3]       ; B           ; 7.259  ; 7.307  ; 7.707  ; 7.663  ;
; d[3]       ; C           ; 7.870  ; 7.918  ; 8.226  ; 8.366  ;
; d[3]       ; N           ; 6.767  ; 6.732  ; 7.193  ; 7.158  ;
; d[3]       ; Z           ; 9.947  ; 9.909  ; 10.373 ; 10.335 ;
; d[3]       ; hb[0]       ; 8.384  ; 8.441  ; 8.810  ; 8.867  ;
; d[3]       ; hb[1]       ; 8.484  ; 8.543  ; 8.910  ; 8.969  ;
; d[3]       ; hb[2]       ; 8.472  ; 8.540  ; 8.898  ; 8.966  ;
; d[3]       ; hb[3]       ; 8.385  ; 8.444  ; 8.811  ; 8.870  ;
; d[3]       ; hb[4]       ; 8.417  ; 8.479  ; 8.843  ; 8.905  ;
; d[3]       ; hb[5]       ; 8.920  ; 8.989  ; 9.346  ; 9.415  ;
; d[3]       ; hb[6]       ; 8.633  ; 8.695  ; 9.059  ; 9.121  ;
; d[3]       ; s[3]        ; 6.496  ; 6.472  ; 6.922  ; 6.898  ;
; d[3]       ; v           ; 6.292  ; 6.293  ; 6.716  ; 6.711  ;
; sel_mux    ; cki         ; 7.291  ; 7.310  ; 7.718  ; 7.700  ;
; v0         ; B           ; 7.428  ; 6.602  ; 7.026  ; 7.872  ;
; v0         ; C           ; 7.984  ; 8.087  ; 8.435  ; 8.507  ;
; v0         ; N           ; 6.951  ; 6.916  ; 7.372  ; 7.337  ;
; v0         ; Z           ; 9.719  ; 9.617  ; 10.156 ; 10.106 ;
; v0         ; hb[0]       ; 8.373  ; 8.446  ; 8.862  ; 8.935  ;
; v0         ; hb[1]       ; 8.374  ; 8.459  ; 8.863  ; 8.948  ;
; v0         ; hb[2]       ; 8.069  ; 8.094  ; 8.506  ; 8.583  ;
; v0         ; hb[3]       ; 8.380  ; 8.452  ; 8.869  ; 8.941  ;
; v0         ; hb[4]       ; 8.114  ; 8.274  ; 8.603  ; 8.711  ;
; v0         ; hb[5]       ; 8.534  ; 8.696  ; 9.023  ; 9.133  ;
; v0         ; hb[6]       ; 8.343  ; 8.422  ; 8.832  ; 8.911  ;
; v0         ; s[0]        ; 7.809  ; 7.784  ; 8.298  ; 8.221  ;
; v0         ; s[1]        ; 6.605  ; 6.846  ; 7.259  ; 7.061  ;
; v0         ; s[2]        ; 7.415  ; 7.196  ; 7.743  ; 7.828  ;
; v0         ; s[3]        ; 6.680  ; 6.656  ; 7.101  ; 7.077  ;
; v0         ; v           ; 6.885  ; 7.159  ; 7.603  ; 7.306  ;
; v1         ; B           ; 6.383  ; 7.325  ; 7.741  ; 6.796  ;
; v1         ; C           ; 7.888  ; 7.989  ; 8.290  ; 8.400  ;
; v1         ; N           ; 6.846  ; 6.811  ; 7.262  ; 7.222  ;
; v1         ; Z           ; 9.187  ; 9.111  ; 9.602  ; 9.535  ;
; v1         ; hb[0]       ; 7.867  ; 7.940  ; 8.291  ; 8.364  ;
; v1         ; hb[1]       ; 7.868  ; 7.953  ; 8.292  ; 8.377  ;
; v1         ; hb[2]       ; 7.537  ; 7.588  ; 7.952  ; 8.012  ;
; v1         ; hb[3]       ; 7.874  ; 7.946  ; 8.298  ; 8.370  ;
; v1         ; hb[4]       ; 7.608  ; 7.742  ; 8.032  ; 8.157  ;
; v1         ; hb[5]       ; 8.028  ; 8.164  ; 8.452  ; 8.579  ;
; v1         ; hb[6]       ; 7.837  ; 7.916  ; 8.261  ; 8.340  ;
; v1         ; s[0]        ; 7.303  ; 7.252  ; 7.727  ; 7.667  ;
; v1         ; s[1]        ; 6.189  ; 6.654  ; 7.043  ; 6.591  ;
; v1         ; s[2]        ; 6.924  ; 6.678  ; 7.193  ; 7.252  ;
; v1         ; s[3]        ; 6.575  ; 6.551  ; 6.991  ; 6.962  ;
; v1         ; v           ; 7.077  ; 6.651  ; 7.085  ; 7.470  ;
; v2         ; B           ; 6.481  ; 8.222  ; 8.695  ; 6.930  ;
; v2         ; C           ; 8.785  ;        ;        ; 9.354  ;
; v2         ; N           ; 7.420  ; 7.120  ; 7.532  ; 7.877  ;
; v2         ; Z           ; 8.569  ; 8.516  ; 9.019  ; 8.936  ;
; v2         ; hb[0]       ; 7.272  ; 7.345  ; 7.692  ; 7.765  ;
; v2         ; hb[1]       ; 7.273  ; 7.358  ; 7.693  ; 7.778  ;
; v2         ; hb[2]       ; 6.998  ; 7.157  ; 7.504  ; 7.516  ;
; v2         ; hb[3]       ; 7.279  ; 7.351  ; 7.699  ; 7.771  ;
; v2         ; hb[4]       ; 7.013  ; 7.124  ; 7.433  ; 7.574  ;
; v2         ; hb[5]       ; 7.433  ; 7.546  ; 7.853  ; 7.996  ;
; v2         ; hb[6]       ; 7.242  ; 7.321  ; 7.662  ; 7.741  ;
; v2         ; s[0]        ; 6.708  ; 6.634  ; 7.128  ; 7.084  ;
; v2         ; s[1]        ; 6.904  ; 6.690  ; 7.124  ; 7.360  ;
; v2         ; s[2]        ; 7.415  ; 7.619  ; 8.145  ; 7.759  ;
; v2         ; s[3]        ; 7.149  ; 6.860  ; 7.261  ; 7.617  ;
; v2         ; v           ; 6.770  ; 7.394  ; 7.763  ; 7.193  ;
+------------+-------------+--------+--------+--------+--------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                              ;
+-------------+-----------------+------------------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                     ; Note                                                          ;
+-------------+-----------------+------------------------------------------------+---------------------------------------------------------------+
; 735.29 MHz  ; 250.0 MHz       ; ck_man                                         ; limit due to minimum period restriction (max I/O toggle rate) ;
; 1661.13 MHz ; 500.0 MHz       ; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ; limit due to minimum period restriction (tmin)                ;
+-------------+-----------------+------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                      ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; ck_man                                         ; -0.360 ; -0.597        ;
; div_freq_FINAL:inst|div_freq_1bit:inst12|inst2 ; 0.087  ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst3|inst2  ; 0.098  ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst20|inst2 ; 0.105  ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst18|inst2 ; 0.109  ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst21|inst2 ; 0.109  ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst8|inst2  ; 0.110  ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst9|inst2  ; 0.111  ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst14|inst2 ; 0.112  ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst2|inst2  ; 0.168  ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst22|inst2 ; 0.213  ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst10|inst2 ; 0.218  ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst13|inst2 ; 0.218  ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst7|inst2  ; 0.218  ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst15|inst2 ; 0.222  ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst19|inst2 ; 0.226  ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst5|inst2  ; 0.228  ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst17|inst2 ; 0.236  ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst1|inst2  ; 0.236  ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst6|inst2  ; 0.279  ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst11|inst2 ; 0.300  ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst|inst2   ; 0.314  ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst16|inst2 ; 0.354  ; 0.000         ;
; ck                                             ; 0.383  ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ; 0.398  ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                       ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; ck                                             ; -0.346 ; -0.346        ;
; div_freq_FINAL:inst|div_freq_1bit:inst16|inst2 ; -0.131 ; -0.131        ;
; div_freq_FINAL:inst|div_freq_1bit:inst|inst2   ; -0.090 ; -0.090        ;
; div_freq_FINAL:inst|div_freq_1bit:inst11|inst2 ; -0.076 ; -0.076        ;
; div_freq_FINAL:inst|div_freq_1bit:inst6|inst2  ; -0.054 ; -0.054        ;
; div_freq_FINAL:inst|div_freq_1bit:inst14|inst2 ; -0.015 ; -0.015        ;
; div_freq_FINAL:inst|div_freq_1bit:inst9|inst2  ; -0.014 ; -0.014        ;
; div_freq_FINAL:inst|div_freq_1bit:inst18|inst2 ; -0.013 ; -0.013        ;
; div_freq_FINAL:inst|div_freq_1bit:inst21|inst2 ; -0.011 ; -0.011        ;
; div_freq_FINAL:inst|div_freq_1bit:inst8|inst2  ; -0.006 ; -0.006        ;
; div_freq_FINAL:inst|div_freq_1bit:inst20|inst2 ; -0.003 ; -0.003        ;
; div_freq_FINAL:inst|div_freq_1bit:inst3|inst2  ; 0.000  ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst17|inst2 ; 0.012  ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst1|inst2  ; 0.012  ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst12|inst2 ; 0.019  ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst5|inst2  ; 0.021  ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst19|inst2 ; 0.022  ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst15|inst2 ; 0.038  ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst10|inst2 ; 0.052  ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst13|inst2 ; 0.054  ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst2|inst2  ; 0.054  ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst7|inst2  ; 0.054  ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst22|inst2 ; 0.057  ; 0.000         ;
; ck_man                                         ; 0.291  ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ; 0.341  ; 0.000         ;
+------------------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                        ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; ck_man                                         ; -3.000 ; -7.000        ;
; ck                                             ; -3.000 ; -4.000        ;
; div_freq_FINAL:inst|div_freq_1bit:inst10|inst2 ; -1.000 ; -1.000        ;
; div_freq_FINAL:inst|div_freq_1bit:inst11|inst2 ; -1.000 ; -1.000        ;
; div_freq_FINAL:inst|div_freq_1bit:inst12|inst2 ; -1.000 ; -1.000        ;
; div_freq_FINAL:inst|div_freq_1bit:inst13|inst2 ; -1.000 ; -1.000        ;
; div_freq_FINAL:inst|div_freq_1bit:inst14|inst2 ; -1.000 ; -1.000        ;
; div_freq_FINAL:inst|div_freq_1bit:inst15|inst2 ; -1.000 ; -1.000        ;
; div_freq_FINAL:inst|div_freq_1bit:inst16|inst2 ; -1.000 ; -1.000        ;
; div_freq_FINAL:inst|div_freq_1bit:inst17|inst2 ; -1.000 ; -1.000        ;
; div_freq_FINAL:inst|div_freq_1bit:inst18|inst2 ; -1.000 ; -1.000        ;
; div_freq_FINAL:inst|div_freq_1bit:inst19|inst2 ; -1.000 ; -1.000        ;
; div_freq_FINAL:inst|div_freq_1bit:inst1|inst2  ; -1.000 ; -1.000        ;
; div_freq_FINAL:inst|div_freq_1bit:inst20|inst2 ; -1.000 ; -1.000        ;
; div_freq_FINAL:inst|div_freq_1bit:inst21|inst2 ; -1.000 ; -1.000        ;
; div_freq_FINAL:inst|div_freq_1bit:inst22|inst2 ; -1.000 ; -1.000        ;
; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ; -1.000 ; -1.000        ;
; div_freq_FINAL:inst|div_freq_1bit:inst2|inst2  ; -1.000 ; -1.000        ;
; div_freq_FINAL:inst|div_freq_1bit:inst3|inst2  ; -1.000 ; -1.000        ;
; div_freq_FINAL:inst|div_freq_1bit:inst5|inst2  ; -1.000 ; -1.000        ;
; div_freq_FINAL:inst|div_freq_1bit:inst6|inst2  ; -1.000 ; -1.000        ;
; div_freq_FINAL:inst|div_freq_1bit:inst7|inst2  ; -1.000 ; -1.000        ;
; div_freq_FINAL:inst|div_freq_1bit:inst8|inst2  ; -1.000 ; -1.000        ;
; div_freq_FINAL:inst|div_freq_1bit:inst9|inst2  ; -1.000 ; -1.000        ;
; div_freq_FINAL:inst|div_freq_1bit:inst|inst2   ; -1.000 ; -1.000        ;
+------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ck_man'                                                                                                                                           ;
+--------+------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.360 ; cont_gen_4bits:inst9|cont_gen_1bit:inst1|inst6 ; cont_gen_4bits:inst9|cont_gen_1bit:inst3|inst6 ; ck_man       ; ck_man      ; 1.000        ; -0.055     ; 1.300      ;
; -0.237 ; cont_gen_4bits:inst9|cont_gen_1bit:inst2|inst6 ; cont_gen_4bits:inst9|cont_gen_1bit:inst3|inst6 ; ck_man       ; ck_man      ; 1.000        ; -0.055     ; 1.177      ;
; -0.125 ; cont_gen_4bits:inst9|cont_gen_1bit:inst6|inst6 ; cont_gen_4bits:inst9|cont_gen_1bit:inst6|inst6 ; ck_man       ; ck_man      ; 1.000        ; -0.069     ; 1.051      ;
; -0.112 ; cont_gen_4bits:inst9|cont_gen_1bit:inst2|inst6 ; cont_gen_4bits:inst9|cont_gen_1bit:inst2|inst6 ; ck_man       ; ck_man      ; 1.000        ; -0.055     ; 1.052      ;
; -0.103 ; cont_gen_4bits:inst9|cont_gen_1bit:inst3|inst6 ; cont_gen_4bits:inst9|cont_gen_1bit:inst3|inst6 ; ck_man       ; ck_man      ; 1.000        ; -0.055     ; 1.043      ;
; -0.011 ; cont_gen_4bits:inst9|cont_gen_1bit:inst1|inst6 ; cont_gen_4bits:inst9|cont_gen_1bit:inst2|inst6 ; ck_man       ; ck_man      ; 1.000        ; -0.055     ; 0.951      ;
; 0.051  ; cont_gen_4bits:inst9|cont_gen_1bit:inst1|inst6 ; cont_gen_4bits:inst9|cont_gen_1bit:inst6|inst6 ; ck_man       ; ck_man      ; 1.000        ; 0.263      ; 1.207      ;
; 0.169  ; cont_gen_4bits:inst9|cont_gen_1bit:inst2|inst6 ; cont_gen_4bits:inst9|cont_gen_1bit:inst6|inst6 ; ck_man       ; ck_man      ; 1.000        ; 0.263      ; 1.089      ;
; 0.330  ; cont_gen_4bits:inst9|cont_gen_1bit:inst3|inst6 ; cont_gen_4bits:inst9|cont_gen_1bit:inst6|inst6 ; ck_man       ; ck_man      ; 1.000        ; 0.263      ; 0.928      ;
; 0.357  ; cont_gen_4bits:inst9|cont_gen_1bit:inst1|inst6 ; cont_gen_4bits:inst9|cont_gen_1bit:inst1|inst6 ; ck_man       ; ck_man      ; 1.000        ; -0.055     ; 0.583      ;
+--------+------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst12|inst2'                                                                                                                                                                       ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.087 ; div_freq_FINAL:inst|div_freq_1bit:inst11|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst11|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst11|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst12|inst2 ; 0.500        ; 0.788      ; 1.396      ;
; 0.604 ; div_freq_FINAL:inst|div_freq_1bit:inst11|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst11|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst11|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst12|inst2 ; 1.000        ; 0.788      ; 1.379      ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst3|inst2'                                                                                                                                                                    ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; 0.098 ; div_freq_FINAL:inst|div_freq_1bit:inst5|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst5|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst5|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst3|inst2 ; 0.500        ; 0.789      ; 1.386      ;
; 0.622 ; div_freq_FINAL:inst|div_freq_1bit:inst5|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst5|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst5|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst3|inst2 ; 1.000        ; 0.789      ; 1.362      ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst20|inst2'                                                                                                                                                                       ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.105 ; div_freq_FINAL:inst|div_freq_1bit:inst21|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst21|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst21|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst20|inst2 ; 0.500        ; 0.803      ; 1.393      ;
; 0.625 ; div_freq_FINAL:inst|div_freq_1bit:inst21|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst21|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst21|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst20|inst2 ; 1.000        ; 0.803      ; 1.373      ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst18|inst2'                                                                                                                                                                       ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.109 ; div_freq_FINAL:inst|div_freq_1bit:inst19|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst19|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst19|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst18|inst2 ; 0.500        ; 0.803      ; 1.389      ;
; 0.632 ; div_freq_FINAL:inst|div_freq_1bit:inst19|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst19|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst19|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst18|inst2 ; 1.000        ; 0.803      ; 1.366      ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst21|inst2'                                                                                                                                                                       ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.109 ; div_freq_FINAL:inst|div_freq_1bit:inst22|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst22|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst22|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst21|inst2 ; 0.500        ; 0.803      ; 1.389      ;
; 0.630 ; div_freq_FINAL:inst|div_freq_1bit:inst22|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst22|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst22|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst21|inst2 ; 1.000        ; 0.803      ; 1.368      ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst8|inst2'                                                                                                                                                                    ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; 0.110 ; div_freq_FINAL:inst|div_freq_1bit:inst9|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst9|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst9|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst8|inst2 ; 0.500        ; 0.809      ; 1.394      ;
; 0.626 ; div_freq_FINAL:inst|div_freq_1bit:inst9|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst9|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst9|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst8|inst2 ; 1.000        ; 0.809      ; 1.378      ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst9|inst2'                                                                                                                                                                       ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                                   ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; 0.111 ; div_freq_FINAL:inst|div_freq_1bit:inst10|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst10|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst10|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst9|inst2 ; 0.500        ; 0.803      ; 1.387      ;
; 0.634 ; div_freq_FINAL:inst|div_freq_1bit:inst10|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst10|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst10|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst9|inst2 ; 1.000        ; 0.803      ; 1.364      ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst14|inst2'                                                                                                                                                                       ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.112 ; div_freq_FINAL:inst|div_freq_1bit:inst15|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst15|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst15|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst14|inst2 ; 0.500        ; 0.809      ; 1.392      ;
; 0.634 ; div_freq_FINAL:inst|div_freq_1bit:inst15|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst15|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst15|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst14|inst2 ; 1.000        ; 0.809      ; 1.370      ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst2|inst2'                                                                                                                                                                    ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; 0.168 ; div_freq_FINAL:inst|div_freq_1bit:inst3|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst3|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst3|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst2|inst2 ; 0.500        ; 0.839      ; 1.366      ;
; 0.698 ; div_freq_FINAL:inst|div_freq_1bit:inst3|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst3|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst3|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst2|inst2 ; 1.000        ; 0.839      ; 1.336      ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst22|inst2'                                                                                                                                                                       ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.213 ; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst22|inst2 ; 0.500        ; 0.666      ; 1.148      ;
; 0.730 ; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst22|inst2 ; 1.000        ; 0.666      ; 1.131      ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst10|inst2'                                                                                                                                                                       ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.218 ; div_freq_FINAL:inst|div_freq_1bit:inst12|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst12|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst12|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst10|inst2 ; 0.500        ; 0.666      ; 1.143      ;
; 0.737 ; div_freq_FINAL:inst|div_freq_1bit:inst12|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst12|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst12|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst10|inst2 ; 1.000        ; 0.666      ; 1.124      ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst13|inst2'                                                                                                                                                                       ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.218 ; div_freq_FINAL:inst|div_freq_1bit:inst14|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst14|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst14|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst13|inst2 ; 0.500        ; 0.677      ; 1.154      ;
; 0.734 ; div_freq_FINAL:inst|div_freq_1bit:inst14|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst14|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst14|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst13|inst2 ; 1.000        ; 0.677      ; 1.138      ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst7|inst2'                                                                                                                                                                    ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; 0.218 ; div_freq_FINAL:inst|div_freq_1bit:inst8|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst8|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst8|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst7|inst2 ; 0.500        ; 0.677      ; 1.154      ;
; 0.734 ; div_freq_FINAL:inst|div_freq_1bit:inst8|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst8|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst8|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst7|inst2 ; 1.000        ; 0.677      ; 1.138      ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst15|inst2'                                                                                                                                                                       ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.222 ; div_freq_FINAL:inst|div_freq_1bit:inst16|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst16|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst16|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst15|inst2 ; 0.500        ; 0.666      ; 1.139      ;
; 0.750 ; div_freq_FINAL:inst|div_freq_1bit:inst16|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst16|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst16|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst15|inst2 ; 1.000        ; 0.666      ; 1.111      ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst19|inst2'                                                                                                                                                                       ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.226 ; div_freq_FINAL:inst|div_freq_1bit:inst20|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst20|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst20|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst19|inst2 ; 0.500        ; 0.666      ; 1.135      ;
; 0.765 ; div_freq_FINAL:inst|div_freq_1bit:inst20|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst20|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst20|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst19|inst2 ; 1.000        ; 0.666      ; 1.096      ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst5|inst2'                                                                                                                                                                    ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; 0.228 ; div_freq_FINAL:inst|div_freq_1bit:inst6|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst6|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst6|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst5|inst2 ; 0.500        ; 0.666      ; 1.133      ;
; 0.767 ; div_freq_FINAL:inst|div_freq_1bit:inst6|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst6|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst6|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst5|inst2 ; 1.000        ; 0.666      ; 1.094      ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst17|inst2'                                                                                                                                                                       ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.236 ; div_freq_FINAL:inst|div_freq_1bit:inst18|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst18|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst18|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst17|inst2 ; 0.500        ; 0.676      ; 1.135      ;
; 0.775 ; div_freq_FINAL:inst|div_freq_1bit:inst18|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst18|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst18|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst17|inst2 ; 1.000        ; 0.676      ; 1.096      ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst1|inst2'                                                                                                                                                                    ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; 0.236 ; div_freq_FINAL:inst|div_freq_1bit:inst2|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst2|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst2|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst1|inst2 ; 0.500        ; 0.676      ; 1.135      ;
; 0.775 ; div_freq_FINAL:inst|div_freq_1bit:inst2|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst2|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst2|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst1|inst2 ; 1.000        ; 0.676      ; 1.096      ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst6|inst2'                                                                                                                                                                    ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; 0.279 ; div_freq_FINAL:inst|div_freq_1bit:inst7|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst7|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst7|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst6|inst2 ; 0.500        ; 0.965      ; 1.381      ;
; 0.819 ; div_freq_FINAL:inst|div_freq_1bit:inst7|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst7|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst7|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst6|inst2 ; 1.000        ; 0.965      ; 1.341      ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst11|inst2'                                                                                                                                                                       ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.300 ; div_freq_FINAL:inst|div_freq_1bit:inst13|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst13|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst13|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst11|inst2 ; 0.500        ; 0.986      ; 1.381      ;
; 0.840 ; div_freq_FINAL:inst|div_freq_1bit:inst13|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst13|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst13|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst11|inst2 ; 1.000        ; 0.986      ; 1.341      ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst|inst2'                                                                                                                                                                    ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock                                  ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 0.314 ; div_freq_FINAL:inst|div_freq_1bit:inst1|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst1|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst1|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst|inst2 ; 0.500        ; 0.773      ; 1.154      ;
; 0.858 ; div_freq_FINAL:inst|div_freq_1bit:inst1|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst1|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst1|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst|inst2 ; 1.000        ; 0.773      ; 1.110      ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst16|inst2'                                                                                                                                                                       ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.354 ; div_freq_FINAL:inst|div_freq_1bit:inst17|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst17|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst17|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst16|inst2 ; 0.500        ; 1.043      ; 1.384      ;
; 0.873 ; div_freq_FINAL:inst|div_freq_1bit:inst17|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst17|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst17|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst16|inst2 ; 1.000        ; 1.043      ; 1.365      ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ck'                                                                                                                                                                          ;
+-------+----------------------------------------------+----------------------------------------------+----------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                      ; Launch Clock                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------+----------------------------------------------+-------------+--------------+------------+------------+
; 0.383 ; div_freq_FINAL:inst|div_freq_1bit:inst|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst|inst2 ; ck          ; 0.500        ; 2.492      ; 2.784      ;
; 0.970 ; div_freq_FINAL:inst|div_freq_1bit:inst|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst|inst2 ; ck          ; 1.000        ; 2.492      ; 2.697      ;
+-------+----------------------------------------------+----------------------------------------------+----------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst23|inst2'                                                                                                                                                                       ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.398 ; div_freq_FINAL:inst|div_freq_1bit:inst24|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst24|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ; 1.000        ; -0.034     ; 0.583      ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ck'                                                                                                                                                                            ;
+--------+----------------------------------------------+----------------------------------------------+----------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                      ; Launch Clock                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+----------------------------------------------+----------------------------------------------+-------------+--------------+------------+------------+
; -0.346 ; div_freq_FINAL:inst|div_freq_1bit:inst|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst|inst2 ; ck          ; 0.000        ; 2.579      ; 2.577      ;
; 0.245  ; div_freq_FINAL:inst|div_freq_1bit:inst|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst|inst2 ; ck          ; -0.500       ; 2.579      ; 2.668      ;
+--------+----------------------------------------------+----------------------------------------------+----------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst16|inst2'                                                                                                                                                                         ;
+--------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -0.131 ; div_freq_FINAL:inst|div_freq_1bit:inst17|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst17|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst17|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst16|inst2 ; 0.000        ; 1.102      ; 1.295      ;
; 0.395  ; div_freq_FINAL:inst|div_freq_1bit:inst17|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst17|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst17|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst16|inst2 ; -0.500       ; 1.102      ; 1.321      ;
+--------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst|inst2'                                                                                                                                                                      ;
+--------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                       ; Launch Clock                                  ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; -0.090 ; div_freq_FINAL:inst|div_freq_1bit:inst1|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst1|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst1|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst|inst2 ; 0.000        ; 0.821      ; 1.055      ;
; 0.458  ; div_freq_FINAL:inst|div_freq_1bit:inst1|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst1|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst1|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst|inst2 ; -0.500       ; 0.821      ; 1.103      ;
+--------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst11|inst2'                                                                                                                                                                         ;
+--------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -0.076 ; div_freq_FINAL:inst|div_freq_1bit:inst13|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst13|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst13|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst11|inst2 ; 0.000        ; 1.043      ; 1.291      ;
; 0.464  ; div_freq_FINAL:inst|div_freq_1bit:inst13|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst13|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst13|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst11|inst2 ; -0.500       ; 1.043      ; 1.331      ;
+--------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst6|inst2'                                                                                                                                                                      ;
+--------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                       ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; -0.054 ; div_freq_FINAL:inst|div_freq_1bit:inst7|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst7|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst7|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst6|inst2 ; 0.000        ; 1.021      ; 1.291      ;
; 0.486  ; div_freq_FINAL:inst|div_freq_1bit:inst7|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst7|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst7|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst6|inst2 ; -0.500       ; 1.021      ; 1.331      ;
+--------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst14|inst2'                                                                                                                                                                         ;
+--------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -0.015 ; div_freq_FINAL:inst|div_freq_1bit:inst15|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst15|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst15|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst14|inst2 ; 0.000        ; 0.859      ; 1.168      ;
; 0.528  ; div_freq_FINAL:inst|div_freq_1bit:inst15|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst15|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst15|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst14|inst2 ; -0.500       ; 0.859      ; 1.211      ;
+--------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst9|inst2'                                                                                                                                                                         ;
+--------+------------------------------------------------+------------------------------------------------+------------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                        ; Launch Clock                                   ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+------------------------------------------------+------------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; -0.014 ; div_freq_FINAL:inst|div_freq_1bit:inst10|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst10|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst10|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst9|inst2 ; 0.000        ; 0.853      ; 1.163      ;
; 0.529  ; div_freq_FINAL:inst|div_freq_1bit:inst10|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst10|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst10|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst9|inst2 ; -0.500       ; 0.853      ; 1.206      ;
+--------+------------------------------------------------+------------------------------------------------+------------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst18|inst2'                                                                                                                                                                         ;
+--------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -0.013 ; div_freq_FINAL:inst|div_freq_1bit:inst19|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst19|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst19|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst18|inst2 ; 0.000        ; 0.853      ; 1.164      ;
; 0.531  ; div_freq_FINAL:inst|div_freq_1bit:inst19|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst19|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst19|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst18|inst2 ; -0.500       ; 0.853      ; 1.208      ;
+--------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst21|inst2'                                                                                                                                                                         ;
+--------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -0.011 ; div_freq_FINAL:inst|div_freq_1bit:inst22|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst22|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst22|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst21|inst2 ; 0.000        ; 0.853      ; 1.166      ;
; 0.532  ; div_freq_FINAL:inst|div_freq_1bit:inst22|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst22|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst22|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst21|inst2 ; -0.500       ; 0.853      ; 1.209      ;
+--------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst8|inst2'                                                                                                                                                                      ;
+--------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                       ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; -0.006 ; div_freq_FINAL:inst|div_freq_1bit:inst9|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst9|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst9|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst8|inst2 ; 0.000        ; 0.859      ; 1.177      ;
; 0.524  ; div_freq_FINAL:inst|div_freq_1bit:inst9|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst9|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst9|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst8|inst2 ; -0.500       ; 0.859      ; 1.207      ;
+--------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst20|inst2'                                                                                                                                                                         ;
+--------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -0.003 ; div_freq_FINAL:inst|div_freq_1bit:inst21|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst21|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst21|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst20|inst2 ; 0.000        ; 0.853      ; 1.174      ;
; 0.532  ; div_freq_FINAL:inst|div_freq_1bit:inst21|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst21|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst21|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst20|inst2 ; -0.500       ; 0.853      ; 1.209      ;
+--------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst3|inst2'                                                                                                                                                                     ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; 0.000 ; div_freq_FINAL:inst|div_freq_1bit:inst5|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst5|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst5|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst3|inst2 ; 0.000        ; 0.837      ; 1.161      ;
; 0.548 ; div_freq_FINAL:inst|div_freq_1bit:inst5|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst5|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst5|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst3|inst2 ; -0.500       ; 0.837      ; 1.209      ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst17|inst2'                                                                                                                                                                        ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.012 ; div_freq_FINAL:inst|div_freq_1bit:inst18|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst18|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst18|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst17|inst2 ; 0.000        ; 0.720      ; 1.056      ;
; 0.550 ; div_freq_FINAL:inst|div_freq_1bit:inst18|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst18|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst18|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst17|inst2 ; -0.500       ; 0.720      ; 1.094      ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst1|inst2'                                                                                                                                                                     ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; 0.012 ; div_freq_FINAL:inst|div_freq_1bit:inst2|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst2|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst2|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst1|inst2 ; 0.000        ; 0.720      ; 1.056      ;
; 0.550 ; div_freq_FINAL:inst|div_freq_1bit:inst2|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst2|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst2|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst1|inst2 ; -0.500       ; 0.720      ; 1.094      ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst12|inst2'                                                                                                                                                                        ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.019 ; div_freq_FINAL:inst|div_freq_1bit:inst11|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst11|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst11|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst12|inst2 ; 0.000        ; 0.837      ; 1.180      ;
; 0.548 ; div_freq_FINAL:inst|div_freq_1bit:inst11|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst11|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst11|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst12|inst2 ; -0.500       ; 0.837      ; 1.209      ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst5|inst2'                                                                                                                                                                     ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; 0.021 ; div_freq_FINAL:inst|div_freq_1bit:inst6|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst6|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst6|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst5|inst2 ; 0.000        ; 0.710      ; 1.055      ;
; 0.560 ; div_freq_FINAL:inst|div_freq_1bit:inst6|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst6|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst6|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst5|inst2 ; -0.500       ; 0.710      ; 1.094      ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst19|inst2'                                                                                                                                                                        ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.022 ; div_freq_FINAL:inst|div_freq_1bit:inst20|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst20|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst20|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst19|inst2 ; 0.000        ; 0.710      ; 1.056      ;
; 0.560 ; div_freq_FINAL:inst|div_freq_1bit:inst20|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst20|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst20|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst19|inst2 ; -0.500       ; 0.710      ; 1.094      ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst15|inst2'                                                                                                                                                                        ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.038 ; div_freq_FINAL:inst|div_freq_1bit:inst16|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst16|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst16|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst15|inst2 ; 0.000        ; 0.710      ; 1.072      ;
; 0.566 ; div_freq_FINAL:inst|div_freq_1bit:inst16|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst16|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst16|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst15|inst2 ; -0.500       ; 0.710      ; 1.100      ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst10|inst2'                                                                                                                                                                        ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.052 ; div_freq_FINAL:inst|div_freq_1bit:inst12|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst12|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst12|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst10|inst2 ; 0.000        ; 0.710      ; 1.086      ;
; 0.570 ; div_freq_FINAL:inst|div_freq_1bit:inst12|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst12|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst12|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst10|inst2 ; -0.500       ; 0.710      ; 1.104      ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst13|inst2'                                                                                                                                                                        ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.054 ; div_freq_FINAL:inst|div_freq_1bit:inst14|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst14|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst14|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst13|inst2 ; 0.000        ; 0.721      ; 1.099      ;
; 0.569 ; div_freq_FINAL:inst|div_freq_1bit:inst14|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst14|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst14|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst13|inst2 ; -0.500       ; 0.721      ; 1.114      ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst2|inst2'                                                                                                                                                                     ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; 0.054 ; div_freq_FINAL:inst|div_freq_1bit:inst3|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst3|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst3|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst2|inst2 ; 0.000        ; 0.890      ; 1.268      ;
; 0.590 ; div_freq_FINAL:inst|div_freq_1bit:inst3|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst3|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst3|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst2|inst2 ; -0.500       ; 0.890      ; 1.304      ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst7|inst2'                                                                                                                                                                     ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; 0.054 ; div_freq_FINAL:inst|div_freq_1bit:inst8|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst8|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst8|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst7|inst2 ; 0.000        ; 0.721      ; 1.099      ;
; 0.569 ; div_freq_FINAL:inst|div_freq_1bit:inst8|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst8|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst8|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst7|inst2 ; -0.500       ; 0.721      ; 1.114      ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst22|inst2'                                                                                                                                                                        ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.057 ; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst22|inst2 ; 0.000        ; 0.710      ; 1.091      ;
; 0.575 ; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst22|inst2 ; -0.500       ; 0.710      ; 1.109      ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ck_man'                                                                                                                                           ;
+-------+------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.291 ; cont_gen_4bits:inst9|cont_gen_1bit:inst3|inst6 ; cont_gen_4bits:inst9|cont_gen_1bit:inst6|inst6 ; ck_man       ; ck_man      ; 0.000        ; 0.387      ; 0.822      ;
; 0.312 ; cont_gen_4bits:inst9|cont_gen_1bit:inst1|inst6 ; cont_gen_4bits:inst9|cont_gen_1bit:inst1|inst6 ; ck_man       ; ck_man      ; 0.000        ; 0.055      ; 0.511      ;
; 0.420 ; cont_gen_4bits:inst9|cont_gen_1bit:inst2|inst6 ; cont_gen_4bits:inst9|cont_gen_1bit:inst6|inst6 ; ck_man       ; ck_man      ; 0.000        ; 0.387      ; 0.951      ;
; 0.487 ; cont_gen_4bits:inst9|cont_gen_1bit:inst1|inst6 ; cont_gen_4bits:inst9|cont_gen_1bit:inst6|inst6 ; ck_man       ; ck_man      ; 0.000        ; 0.387      ; 1.018      ;
; 0.634 ; cont_gen_4bits:inst9|cont_gen_1bit:inst1|inst6 ; cont_gen_4bits:inst9|cont_gen_1bit:inst3|inst6 ; ck_man       ; ck_man      ; 0.000        ; 0.055      ; 0.833      ;
; 0.635 ; cont_gen_4bits:inst9|cont_gen_1bit:inst1|inst6 ; cont_gen_4bits:inst9|cont_gen_1bit:inst2|inst6 ; ck_man       ; ck_man      ; 0.000        ; 0.055      ; 0.834      ;
; 0.710 ; cont_gen_4bits:inst9|cont_gen_1bit:inst6|inst6 ; cont_gen_4bits:inst9|cont_gen_1bit:inst6|inst6 ; ck_man       ; ck_man      ; 0.000        ; 0.069      ; 0.923      ;
; 0.714 ; cont_gen_4bits:inst9|cont_gen_1bit:inst3|inst6 ; cont_gen_4bits:inst9|cont_gen_1bit:inst3|inst6 ; ck_man       ; ck_man      ; 0.000        ; 0.055      ; 0.913      ;
; 0.718 ; cont_gen_4bits:inst9|cont_gen_1bit:inst2|inst6 ; cont_gen_4bits:inst9|cont_gen_1bit:inst2|inst6 ; ck_man       ; ck_man      ; 0.000        ; 0.055      ; 0.917      ;
; 0.724 ; cont_gen_4bits:inst9|cont_gen_1bit:inst2|inst6 ; cont_gen_4bits:inst9|cont_gen_1bit:inst3|inst6 ; ck_man       ; ck_man      ; 0.000        ; 0.055      ; 0.923      ;
+-------+------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst23|inst2'                                                                                                                                                                        ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.341 ; div_freq_FINAL:inst|div_freq_1bit:inst24|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst24|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ; 0.000        ; 0.034      ; 0.519      ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'ck_man'                                                                               ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; ck_man ; Rise       ; ck_man                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ck_man ; Rise       ; cont_gen_4bits:inst9|cont_gen_1bit:inst1|inst6 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ck_man ; Rise       ; cont_gen_4bits:inst9|cont_gen_1bit:inst2|inst6 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ck_man ; Rise       ; cont_gen_4bits:inst9|cont_gen_1bit:inst3|inst6 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ck_man ; Rise       ; cont_gen_4bits:inst9|cont_gen_1bit:inst6|inst6 ;
; 0.195  ; 0.379        ; 0.184          ; Low Pulse Width  ; ck_man ; Rise       ; cont_gen_4bits:inst9|cont_gen_1bit:inst6|inst6 ;
; 0.200  ; 0.384        ; 0.184          ; Low Pulse Width  ; ck_man ; Rise       ; cont_gen_4bits:inst9|cont_gen_1bit:inst1|inst6 ;
; 0.200  ; 0.384        ; 0.184          ; Low Pulse Width  ; ck_man ; Rise       ; cont_gen_4bits:inst9|cont_gen_1bit:inst2|inst6 ;
; 0.200  ; 0.384        ; 0.184          ; Low Pulse Width  ; ck_man ; Rise       ; cont_gen_4bits:inst9|cont_gen_1bit:inst3|inst6 ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; ck_man ; Rise       ; ck_man~input|o                                 ;
; 0.355  ; 0.355        ; 0.000          ; Low Pulse Width  ; ck_man ; Rise       ; inst9|inst6|inst6|clk                          ;
; 0.360  ; 0.360        ; 0.000          ; Low Pulse Width  ; ck_man ; Rise       ; inst9|inst1|inst6|clk                          ;
; 0.360  ; 0.360        ; 0.000          ; Low Pulse Width  ; ck_man ; Rise       ; inst9|inst2|inst6|clk                          ;
; 0.360  ; 0.360        ; 0.000          ; Low Pulse Width  ; ck_man ; Rise       ; inst9|inst3|inst6|clk                          ;
; 0.363  ; 0.363        ; 0.000          ; Low Pulse Width  ; ck_man ; Rise       ; inst2|inst4|datac                              ;
; 0.366  ; 0.366        ; 0.000          ; Low Pulse Width  ; ck_man ; Rise       ; inst2|inst4|combout                            ;
; 0.366  ; 0.366        ; 0.000          ; Low Pulse Width  ; ck_man ; Rise       ; inst2|inst4~clkctrl|inclk[0]                   ;
; 0.366  ; 0.366        ; 0.000          ; Low Pulse Width  ; ck_man ; Rise       ; inst2|inst4~clkctrl|outclk                     ;
; 0.400  ; 0.616        ; 0.216          ; High Pulse Width ; ck_man ; Rise       ; cont_gen_4bits:inst9|cont_gen_1bit:inst1|inst6 ;
; 0.400  ; 0.616        ; 0.216          ; High Pulse Width ; ck_man ; Rise       ; cont_gen_4bits:inst9|cont_gen_1bit:inst2|inst6 ;
; 0.400  ; 0.616        ; 0.216          ; High Pulse Width ; ck_man ; Rise       ; cont_gen_4bits:inst9|cont_gen_1bit:inst3|inst6 ;
; 0.405  ; 0.621        ; 0.216          ; High Pulse Width ; ck_man ; Rise       ; cont_gen_4bits:inst9|cont_gen_1bit:inst6|inst6 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ck_man ; Rise       ; ck_man~input|i                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ck_man ; Rise       ; ck_man~input|i                                 ;
; 0.632  ; 0.632        ; 0.000          ; High Pulse Width ; ck_man ; Rise       ; inst2|inst4|combout                            ;
; 0.633  ; 0.633        ; 0.000          ; High Pulse Width ; ck_man ; Rise       ; inst2|inst4~clkctrl|inclk[0]                   ;
; 0.633  ; 0.633        ; 0.000          ; High Pulse Width ; ck_man ; Rise       ; inst2|inst4~clkctrl|outclk                     ;
; 0.636  ; 0.636        ; 0.000          ; High Pulse Width ; ck_man ; Rise       ; inst2|inst4|datac                              ;
; 0.640  ; 0.640        ; 0.000          ; High Pulse Width ; ck_man ; Rise       ; inst9|inst1|inst6|clk                          ;
; 0.640  ; 0.640        ; 0.000          ; High Pulse Width ; ck_man ; Rise       ; inst9|inst2|inst6|clk                          ;
; 0.640  ; 0.640        ; 0.000          ; High Pulse Width ; ck_man ; Rise       ; inst9|inst3|inst6|clk                          ;
; 0.645  ; 0.645        ; 0.000          ; High Pulse Width ; ck_man ; Rise       ; inst9|inst6|inst6|clk                          ;
; 0.661  ; 0.661        ; 0.000          ; High Pulse Width ; ck_man ; Rise       ; ck_man~input|o                                 ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'ck'                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                       ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; ck    ; Rise       ; ck                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ck    ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst|inst2 ;
; 0.161  ; 0.345        ; 0.184          ; Low Pulse Width  ; ck    ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst|inst2 ;
; 0.321  ; 0.321        ; 0.000          ; Low Pulse Width  ; ck    ; Rise       ; inst|inst|inst2|clk                          ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; ck    ; Rise       ; ck~input|o                                   ;
; 0.438  ; 0.654        ; 0.216          ; High Pulse Width ; ck    ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst|inst2 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ck    ; Rise       ; ck~input|i                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ck    ; Rise       ; ck~input|i                                   ;
; 0.661  ; 0.661        ; 0.000          ; High Pulse Width ; ck    ; Rise       ; ck~input|o                                   ;
; 0.678  ; 0.678        ; 0.000          ; High Pulse Width ; ck    ; Rise       ; inst|inst|inst2|clk                          ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst10|inst2'                                                                               ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq_FINAL:inst|div_freq_1bit:inst10|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst12|inst2 ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst10|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst12|inst2 ;
; 0.330  ; 0.546        ; 0.216          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst10|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst12|inst2 ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst10|inst2 ; Rise       ; inst|inst12|inst2|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst10|inst2 ; Rise       ; inst|inst10|inst2|q                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst10|inst2 ; Rise       ; inst|inst10|inst2|q                            ;
; 0.570  ; 0.570        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst10|inst2 ; Rise       ; inst|inst12|inst2|clk                          ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst11|inst2'                                                                               ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq_FINAL:inst|div_freq_1bit:inst11|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst13|inst2 ;
; 0.275  ; 0.491        ; 0.216          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst11|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst13|inst2 ;
; 0.324  ; 0.508        ; 0.184          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst11|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst13|inst2 ;
; 0.484  ; 0.484        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst11|inst2 ; Rise       ; inst|inst13|inst2|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst11|inst2 ; Rise       ; inst|inst11|inst2|q                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst11|inst2 ; Rise       ; inst|inst11|inst2|q                            ;
; 0.515  ; 0.515        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst11|inst2 ; Rise       ; inst|inst13|inst2|clk                          ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst12|inst2'                                                                               ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq_FINAL:inst|div_freq_1bit:inst12|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst11|inst2 ;
; 0.288  ; 0.472        ; 0.184          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst12|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst11|inst2 ;
; 0.310  ; 0.526        ; 0.216          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst12|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst11|inst2 ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst12|inst2 ; Rise       ; inst|inst11|inst2|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst12|inst2 ; Rise       ; inst|inst12|inst2|q                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst12|inst2 ; Rise       ; inst|inst12|inst2|q                            ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst12|inst2 ; Rise       ; inst|inst11|inst2|clk                          ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst13|inst2'                                                                               ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq_FINAL:inst|div_freq_1bit:inst13|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst14|inst2 ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst13|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst14|inst2 ;
; 0.326  ; 0.542        ; 0.216          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst13|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst14|inst2 ;
; 0.432  ; 0.432        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst13|inst2 ; Rise       ; inst|inst14|inst2|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst13|inst2 ; Rise       ; inst|inst13|inst2|q                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst13|inst2 ; Rise       ; inst|inst13|inst2|q                            ;
; 0.566  ; 0.566        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst13|inst2 ; Rise       ; inst|inst14|inst2|clk                          ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst14|inst2'                                                                               ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq_FINAL:inst|div_freq_1bit:inst14|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst15|inst2 ;
; 0.290  ; 0.506        ; 0.216          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst14|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst15|inst2 ;
; 0.309  ; 0.493        ; 0.184          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst14|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst15|inst2 ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst14|inst2 ; Rise       ; inst|inst15|inst2|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst14|inst2 ; Rise       ; inst|inst14|inst2|q                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst14|inst2 ; Rise       ; inst|inst14|inst2|q                            ;
; 0.530  ; 0.530        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst14|inst2 ; Rise       ; inst|inst15|inst2|clk                          ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst15|inst2'                                                                               ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq_FINAL:inst|div_freq_1bit:inst15|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst16|inst2 ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst15|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst16|inst2 ;
; 0.330  ; 0.546        ; 0.216          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst15|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst16|inst2 ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst15|inst2 ; Rise       ; inst|inst16|inst2|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst15|inst2 ; Rise       ; inst|inst15|inst2|q                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst15|inst2 ; Rise       ; inst|inst15|inst2|q                            ;
; 0.570  ; 0.570        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst15|inst2 ; Rise       ; inst|inst16|inst2|clk                          ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst16|inst2'                                                                               ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq_FINAL:inst|div_freq_1bit:inst16|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst17|inst2 ;
; 0.289  ; 0.505        ; 0.216          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst16|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst17|inst2 ;
; 0.309  ; 0.493        ; 0.184          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst16|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst17|inst2 ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst16|inst2 ; Rise       ; inst|inst17|inst2|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst16|inst2 ; Rise       ; inst|inst16|inst2|q                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst16|inst2 ; Rise       ; inst|inst16|inst2|q                            ;
; 0.529  ; 0.529        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst16|inst2 ; Rise       ; inst|inst17|inst2|clk                          ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst17|inst2'                                                                               ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq_FINAL:inst|div_freq_1bit:inst17|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst18|inst2 ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst17|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst18|inst2 ;
; 0.319  ; 0.535        ; 0.216          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst17|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst18|inst2 ;
; 0.439  ; 0.439        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst17|inst2 ; Rise       ; inst|inst18|inst2|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst17|inst2 ; Rise       ; inst|inst17|inst2|q                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst17|inst2 ; Rise       ; inst|inst17|inst2|q                            ;
; 0.559  ; 0.559        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst17|inst2 ; Rise       ; inst|inst18|inst2|clk                          ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst18|inst2'                                                                               ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq_FINAL:inst|div_freq_1bit:inst18|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst19|inst2 ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst18|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst19|inst2 ;
; 0.315  ; 0.499        ; 0.184          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst18|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst19|inst2 ;
; 0.475  ; 0.475        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst18|inst2 ; Rise       ; inst|inst19|inst2|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst18|inst2 ; Rise       ; inst|inst18|inst2|q                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst18|inst2 ; Rise       ; inst|inst18|inst2|q                            ;
; 0.525  ; 0.525        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst18|inst2 ; Rise       ; inst|inst19|inst2|clk                          ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst19|inst2'                                                                               ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq_FINAL:inst|div_freq_1bit:inst19|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst20|inst2 ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst19|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst20|inst2 ;
; 0.330  ; 0.546        ; 0.216          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst19|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst20|inst2 ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst19|inst2 ; Rise       ; inst|inst20|inst2|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst19|inst2 ; Rise       ; inst|inst19|inst2|q                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst19|inst2 ; Rise       ; inst|inst19|inst2|q                            ;
; 0.570  ; 0.570        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst19|inst2 ; Rise       ; inst|inst20|inst2|clk                          ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst1|inst2'                                                                              ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                         ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-----------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq_FINAL:inst|div_freq_1bit:inst1|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst2|inst2 ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst1|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst2|inst2 ;
; 0.319  ; 0.535        ; 0.216          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst1|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst2|inst2 ;
; 0.439  ; 0.439        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst1|inst2 ; Rise       ; inst|inst2|inst2|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst1|inst2 ; Rise       ; inst|inst1|inst2|q                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst1|inst2 ; Rise       ; inst|inst1|inst2|q                            ;
; 0.559  ; 0.559        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst1|inst2 ; Rise       ; inst|inst2|inst2|clk                          ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst20|inst2'                                                                               ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq_FINAL:inst|div_freq_1bit:inst20|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst21|inst2 ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst20|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst21|inst2 ;
; 0.315  ; 0.499        ; 0.184          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst20|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst21|inst2 ;
; 0.475  ; 0.475        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst20|inst2 ; Rise       ; inst|inst21|inst2|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst20|inst2 ; Rise       ; inst|inst20|inst2|q                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst20|inst2 ; Rise       ; inst|inst20|inst2|q                            ;
; 0.525  ; 0.525        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst20|inst2 ; Rise       ; inst|inst21|inst2|clk                          ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst21|inst2'                                                                               ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq_FINAL:inst|div_freq_1bit:inst21|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst22|inst2 ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst21|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst22|inst2 ;
; 0.315  ; 0.499        ; 0.184          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst21|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst22|inst2 ;
; 0.475  ; 0.475        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst21|inst2 ; Rise       ; inst|inst22|inst2|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst21|inst2 ; Rise       ; inst|inst21|inst2|q                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst21|inst2 ; Rise       ; inst|inst21|inst2|q                            ;
; 0.525  ; 0.525        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst21|inst2 ; Rise       ; inst|inst22|inst2|clk                          ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst22|inst2'                                                                               ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq_FINAL:inst|div_freq_1bit:inst22|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst22|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ;
; 0.330  ; 0.546        ; 0.216          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst22|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst22|inst2 ; Rise       ; inst|inst23|inst2|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst22|inst2 ; Rise       ; inst|inst22|inst2|q                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst22|inst2 ; Rise       ; inst|inst22|inst2|q                            ;
; 0.570  ; 0.570        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst22|inst2 ; Rise       ; inst|inst23|inst2|clk                          ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst23|inst2'                                                                               ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst24|inst2 ;
; 0.291  ; 0.475        ; 0.184          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst24|inst2 ;
; 0.307  ; 0.523        ; 0.216          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst24|inst2 ;
; 0.451  ; 0.451        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ; Rise       ; inst|inst24|inst2|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ; Rise       ; inst|inst23|inst2|q                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ; Rise       ; inst|inst23|inst2|q                            ;
; 0.547  ; 0.547        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ; Rise       ; inst|inst24|inst2|clk                          ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst2|inst2'                                                                              ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                         ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-----------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq_FINAL:inst|div_freq_1bit:inst2|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst3|inst2 ;
; 0.297  ; 0.513        ; 0.216          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst2|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst3|inst2 ;
; 0.301  ; 0.485        ; 0.184          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst2|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst3|inst2 ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst2|inst2 ; Rise       ; inst|inst3|inst2|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst2|inst2 ; Rise       ; inst|inst2|inst2|q                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst2|inst2 ; Rise       ; inst|inst2|inst2|q                            ;
; 0.537  ; 0.537        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst2|inst2 ; Rise       ; inst|inst3|inst2|clk                          ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst3|inst2'                                                                              ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                         ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-----------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq_FINAL:inst|div_freq_1bit:inst3|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst5|inst2 ;
; 0.288  ; 0.504        ; 0.216          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst3|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst5|inst2 ;
; 0.310  ; 0.494        ; 0.184          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst3|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst5|inst2 ;
; 0.470  ; 0.470        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst3|inst2 ; Rise       ; inst|inst5|inst2|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst3|inst2 ; Rise       ; inst|inst3|inst2|q                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst3|inst2 ; Rise       ; inst|inst3|inst2|q                            ;
; 0.528  ; 0.528        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst3|inst2 ; Rise       ; inst|inst5|inst2|clk                          ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst5|inst2'                                                                              ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                         ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-----------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq_FINAL:inst|div_freq_1bit:inst5|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst6|inst2 ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst5|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst6|inst2 ;
; 0.330  ; 0.546        ; 0.216          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst5|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst6|inst2 ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst5|inst2 ; Rise       ; inst|inst6|inst2|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst5|inst2 ; Rise       ; inst|inst5|inst2|q                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst5|inst2 ; Rise       ; inst|inst5|inst2|q                            ;
; 0.570  ; 0.570        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst5|inst2 ; Rise       ; inst|inst6|inst2|clk                          ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst6|inst2'                                                                              ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                         ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-----------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq_FINAL:inst|div_freq_1bit:inst6|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst7|inst2 ;
; 0.280  ; 0.496        ; 0.216          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst6|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst7|inst2 ;
; 0.319  ; 0.503        ; 0.184          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst6|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst7|inst2 ;
; 0.479  ; 0.479        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst6|inst2 ; Rise       ; inst|inst7|inst2|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst6|inst2 ; Rise       ; inst|inst6|inst2|q                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst6|inst2 ; Rise       ; inst|inst6|inst2|q                            ;
; 0.520  ; 0.520        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst6|inst2 ; Rise       ; inst|inst7|inst2|clk                          ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst7|inst2'                                                                              ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                         ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-----------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq_FINAL:inst|div_freq_1bit:inst7|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst8|inst2 ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst7|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst8|inst2 ;
; 0.326  ; 0.542        ; 0.216          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst7|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst8|inst2 ;
; 0.432  ; 0.432        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst7|inst2 ; Rise       ; inst|inst8|inst2|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst7|inst2 ; Rise       ; inst|inst7|inst2|q                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst7|inst2 ; Rise       ; inst|inst7|inst2|q                            ;
; 0.566  ; 0.566        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst7|inst2 ; Rise       ; inst|inst8|inst2|clk                          ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst8|inst2'                                                                              ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                         ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-----------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq_FINAL:inst|div_freq_1bit:inst8|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst9|inst2 ;
; 0.290  ; 0.506        ; 0.216          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst8|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst9|inst2 ;
; 0.309  ; 0.493        ; 0.184          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst8|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst9|inst2 ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst8|inst2 ; Rise       ; inst|inst9|inst2|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst8|inst2 ; Rise       ; inst|inst8|inst2|q                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst8|inst2 ; Rise       ; inst|inst8|inst2|q                            ;
; 0.530  ; 0.530        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst8|inst2 ; Rise       ; inst|inst9|inst2|clk                          ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst9|inst2'                                                                               ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                         ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq_FINAL:inst|div_freq_1bit:inst9|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst10|inst2 ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst9|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst10|inst2 ;
; 0.315  ; 0.499        ; 0.184          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst9|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst10|inst2 ;
; 0.475  ; 0.475        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst9|inst2 ; Rise       ; inst|inst10|inst2|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst9|inst2 ; Rise       ; inst|inst9|inst2|q                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst9|inst2 ; Rise       ; inst|inst9|inst2|q                             ;
; 0.525  ; 0.525        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst9|inst2 ; Rise       ; inst|inst10|inst2|clk                          ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst|inst2'                                                                              ;
+--------+--------------+----------------+------------------+----------------------------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                        ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+----------------------------------------------+------------+-----------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq_FINAL:inst|div_freq_1bit:inst|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst1|inst2 ;
; 0.290  ; 0.506        ; 0.216          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst1|inst2 ;
; 0.309  ; 0.493        ; 0.184          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst1|inst2 ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst|inst2 ; Rise       ; inst|inst1|inst2|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst|inst2 ; Rise       ; inst|inst|inst2|q                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst|inst2 ; Rise       ; inst|inst|inst2|q                             ;
; 0.530  ; 0.530        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst|inst2 ; Rise       ; inst|inst1|inst2|clk                          ;
+--------+--------------+----------------+------------------+----------------------------------------------+------------+-----------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; d[*]      ; ck_man     ; -0.104 ; 0.243  ; Rise       ; ck_man          ;
;  d[0]     ; ck_man     ; -0.156 ; 0.191  ; Rise       ; ck_man          ;
;  d[1]     ; ck_man     ; -0.409 ; -0.049 ; Rise       ; ck_man          ;
;  d[2]     ; ck_man     ; -0.144 ; 0.243  ; Rise       ; ck_man          ;
;  d[3]     ; ck_man     ; -0.104 ; 0.172  ; Rise       ; ck_man          ;
; w[*]      ; ck_man     ; 0.268  ; 0.612  ; Rise       ; ck_man          ;
;  w[0]     ; ck_man     ; 0.268  ; 0.612  ; Rise       ; ck_man          ;
;  w[1]     ; ck_man     ; 0.182  ; 0.540  ; Rise       ; ck_man          ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; d[*]      ; ck_man     ; 0.806 ; 0.463 ; Rise       ; ck_man          ;
;  d[0]     ; ck_man     ; 0.565 ; 0.236 ; Rise       ; ck_man          ;
;  d[1]     ; ck_man     ; 0.806 ; 0.463 ; Rise       ; ck_man          ;
;  d[2]     ; ck_man     ; 0.602 ; 0.242 ; Rise       ; ck_man          ;
;  d[3]     ; ck_man     ; 0.565 ; 0.283 ; Rise       ; ck_man          ;
; w[*]      ; ck_man     ; 0.932 ; 0.619 ; Rise       ; ck_man          ;
;  w[0]     ; ck_man     ; 0.733 ; 0.428 ; Rise       ; ck_man          ;
;  w[1]     ; ck_man     ; 0.932 ; 0.619 ; Rise       ; ck_man          ;
+-----------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                      ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port                                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+
; B         ; ck_man                                         ; 10.409 ; 10.365 ; Rise       ; ck_man                                         ;
; C         ; ck_man                                         ; 10.982 ; 11.094 ; Rise       ; ck_man                                         ;
; N         ; ck_man                                         ; 9.970  ; 9.909  ; Rise       ; ck_man                                         ;
; Z         ; ck_man                                         ; 12.882 ; 12.993 ; Rise       ; ck_man                                         ;
; cki       ; ck_man                                         ; 5.067  ; 4.996  ; Rise       ; ck_man                                         ;
; ha[*]     ; ck_man                                         ; 9.283  ; 9.325  ; Rise       ; ck_man                                         ;
;  ha[0]    ; ck_man                                         ; 8.547  ; 8.624  ; Rise       ; ck_man                                         ;
;  ha[1]    ; ck_man                                         ; 8.746  ; 8.758  ; Rise       ; ck_man                                         ;
;  ha[2]    ; ck_man                                         ; 8.386  ; 8.401  ; Rise       ; ck_man                                         ;
;  ha[3]    ; ck_man                                         ; 8.558  ; 8.643  ; Rise       ; ck_man                                         ;
;  ha[4]    ; ck_man                                         ; 8.990  ; 9.097  ; Rise       ; ck_man                                         ;
;  ha[5]    ; ck_man                                         ; 9.283  ; 9.325  ; Rise       ; ck_man                                         ;
;  ha[6]    ; ck_man                                         ; 9.248  ; 9.280  ; Rise       ; ck_man                                         ;
; hb[*]     ; ck_man                                         ; 12.311 ; 12.323 ; Rise       ; ck_man                                         ;
;  hb[0]    ; ck_man                                         ; 12.030 ; 12.012 ; Rise       ; ck_man                                         ;
;  hb[1]    ; ck_man                                         ; 11.844 ; 11.954 ; Rise       ; ck_man                                         ;
;  hb[2]    ; ck_man                                         ; 11.847 ; 11.961 ; Rise       ; ck_man                                         ;
;  hb[3]    ; ck_man                                         ; 12.035 ; 12.015 ; Rise       ; ck_man                                         ;
;  hb[4]    ; ck_man                                         ; 11.457 ; 11.601 ; Rise       ; ck_man                                         ;
;  hb[5]    ; ck_man                                         ; 12.311 ; 12.323 ; Rise       ; ck_man                                         ;
;  hb[6]    ; ck_man                                         ; 11.728 ; 11.827 ; Rise       ; ck_man                                         ;
; q[*]      ; ck_man                                         ; 7.104  ; 7.084  ; Rise       ; ck_man                                         ;
;  q[0]     ; ck_man                                         ; 6.743  ; 6.723  ; Rise       ; ck_man                                         ;
;  q[1]     ; ck_man                                         ; 6.780  ; 6.766  ; Rise       ; ck_man                                         ;
;  q[2]     ; ck_man                                         ; 6.782  ; 6.771  ; Rise       ; ck_man                                         ;
;  q[3]     ; ck_man                                         ; 7.104  ; 7.084  ; Rise       ; ck_man                                         ;
; s[*]      ; ck_man                                         ; 9.711  ; 9.651  ; Rise       ; ck_man                                         ;
;  s[0]     ; ck_man                                         ; 9.527  ; 9.384  ; Rise       ; ck_man                                         ;
;  s[1]     ; ck_man                                         ; 8.595  ; 8.580  ; Rise       ; ck_man                                         ;
;  s[2]     ; ck_man                                         ; 9.483  ; 9.392  ; Rise       ; ck_man                                         ;
;  s[3]     ; ck_man                                         ; 9.711  ; 9.651  ; Rise       ; ck_man                                         ;
; v         ; ck_man                                         ; 10.171 ; 10.149 ; Rise       ; ck_man                                         ;
; cki       ; ck_man                                         ; 5.067  ; 4.996  ; Fall       ; ck_man                                         ;
; cki       ; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ; 5.012  ; 5.066  ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                              ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port                                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+
; B         ; ck_man                                         ; 8.823  ; 8.842  ; Rise       ; ck_man                                         ;
; C         ; ck_man                                         ; 9.483  ; 9.532  ; Rise       ; ck_man                                         ;
; N         ; ck_man                                         ; 8.218  ; 8.242  ; Rise       ; ck_man                                         ;
; Z         ; ck_man                                         ; 10.377 ; 10.419 ; Rise       ; ck_man                                         ;
; cki       ; ck_man                                         ; 4.978  ; 4.904  ; Rise       ; ck_man                                         ;
; ha[*]     ; ck_man                                         ; 7.516  ; 7.618  ; Rise       ; ck_man                                         ;
;  ha[0]    ; ck_man                                         ; 7.670  ; 7.735  ; Rise       ; ck_man                                         ;
;  ha[1]    ; ck_man                                         ; 7.862  ; 7.889  ; Rise       ; ck_man                                         ;
;  ha[2]    ; ck_man                                         ; 7.516  ; 7.618  ; Rise       ; ck_man                                         ;
;  ha[3]    ; ck_man                                         ; 7.689  ; 7.769  ; Rise       ; ck_man                                         ;
;  ha[4]    ; ck_man                                         ; 8.129  ; 8.184  ; Rise       ; ck_man                                         ;
;  ha[5]    ; ck_man                                         ; 8.378  ; 8.407  ; Rise       ; ck_man                                         ;
;  ha[6]    ; ck_man                                         ; 8.345  ; 8.414  ; Rise       ; ck_man                                         ;
; hb[*]     ; ck_man                                         ; 8.892  ; 8.980  ; Rise       ; ck_man                                         ;
;  hb[0]    ; ck_man                                         ; 9.216  ; 9.306  ; Rise       ; ck_man                                         ;
;  hb[1]    ; ck_man                                         ; 9.217  ; 9.309  ; Rise       ; ck_man                                         ;
;  hb[2]    ; ck_man                                         ; 8.892  ; 8.980  ; Rise       ; ck_man                                         ;
;  hb[3]    ; ck_man                                         ; 9.224  ; 9.316  ; Rise       ; ck_man                                         ;
;  hb[4]    ; ck_man                                         ; 8.983  ; 9.099  ; Rise       ; ck_man                                         ;
;  hb[5]    ; ck_man                                         ; 9.342  ; 9.486  ; Rise       ; ck_man                                         ;
;  hb[6]    ; ck_man                                         ; 9.198  ; 9.292  ; Rise       ; ck_man                                         ;
; q[*]      ; ck_man                                         ; 6.574  ; 6.552  ; Rise       ; ck_man                                         ;
;  q[0]     ; ck_man                                         ; 6.574  ; 6.552  ; Rise       ; ck_man                                         ;
;  q[1]     ; ck_man                                         ; 6.610  ; 6.595  ; Rise       ; ck_man                                         ;
;  q[2]     ; ck_man                                         ; 6.612  ; 6.599  ; Rise       ; ck_man                                         ;
;  q[3]     ; ck_man                                         ; 6.920  ; 6.899  ; Rise       ; ck_man                                         ;
; s[*]      ; ck_man                                         ; 7.684  ; 7.706  ; Rise       ; ck_man                                         ;
;  s[0]     ; ck_man                                         ; 8.726  ; 8.630  ; Rise       ; ck_man                                         ;
;  s[1]     ; ck_man                                         ; 7.684  ; 7.706  ; Rise       ; ck_man                                         ;
;  s[2]     ; ck_man                                         ; 8.466  ; 8.330  ; Rise       ; ck_man                                         ;
;  s[3]     ; ck_man                                         ; 7.970  ; 7.995  ; Rise       ; ck_man                                         ;
; v         ; ck_man                                         ; 7.972  ; 7.953  ; Rise       ; ck_man                                         ;
; cki       ; ck_man                                         ; 4.978  ; 4.904  ; Fall       ; ck_man                                         ;
; cki       ; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ; 4.885  ; 4.938  ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; d[0]       ; B           ; 8.546  ; 8.444  ; 8.922  ; 8.790  ;
; d[0]       ; C           ; 9.061  ; 9.231  ; 9.407  ; 9.607  ;
; d[0]       ; N           ; 8.073  ; 8.046  ; 8.449  ; 8.422  ;
; d[0]       ; Z           ; 11.019 ; 11.096 ; 11.395 ; 11.472 ;
; d[0]       ; hb[0]       ; 10.133 ; 10.149 ; 10.509 ; 10.525 ;
; d[0]       ; hb[1]       ; 9.981  ; 10.057 ; 10.357 ; 10.433 ;
; d[0]       ; hb[2]       ; 9.984  ; 10.064 ; 10.360 ; 10.440 ;
; d[0]       ; hb[3]       ; 10.138 ; 10.152 ; 10.514 ; 10.528 ;
; d[0]       ; hb[4]       ; 9.594  ; 9.704  ; 9.970  ; 10.080 ;
; d[0]       ; hb[5]       ; 10.414 ; 10.460 ; 10.790 ; 10.836 ;
; d[0]       ; hb[6]       ; 9.831  ; 9.930  ; 10.207 ; 10.306 ;
; d[0]       ; s[0]        ; 7.730  ; 7.573  ; 8.076  ; 7.948  ;
; d[0]       ; s[1]        ; 6.675  ; 6.704  ; 7.051  ; 7.080  ;
; d[0]       ; s[2]        ; 7.362  ; 7.178  ; 7.738  ; 7.554  ;
; d[0]       ; s[3]        ; 7.814  ; 7.788  ; 8.190  ; 8.164  ;
; d[0]       ; v           ; 8.301  ; 8.286  ; 8.677  ; 8.662  ;
; d[1]       ; B           ; 8.670  ; 8.679  ; 9.072  ; 8.977  ;
; d[1]       ; C           ; 9.296  ; 9.355  ; 9.594  ; 9.757  ;
; d[1]       ; N           ; 8.284  ; 8.210  ; 8.599  ; 8.572  ;
; d[1]       ; Z           ; 11.183 ; 11.307 ; 11.545 ; 11.622 ;
; d[1]       ; hb[0]       ; 10.344 ; 10.313 ; 10.659 ; 10.675 ;
; d[1]       ; hb[1]       ; 10.145 ; 10.268 ; 10.507 ; 10.583 ;
; d[1]       ; hb[2]       ; 10.148 ; 10.275 ; 10.510 ; 10.590 ;
; d[1]       ; hb[3]       ; 10.349 ; 10.316 ; 10.664 ; 10.678 ;
; d[1]       ; hb[4]       ; 9.758  ; 9.915  ; 10.120 ; 10.230 ;
; d[1]       ; hb[5]       ; 10.625 ; 10.624 ; 10.940 ; 10.986 ;
; d[1]       ; hb[6]       ; 10.042 ; 10.141 ; 10.357 ; 10.456 ;
; d[1]       ; s[1]        ; 6.906  ; 6.901  ; 7.204  ; 7.218  ;
; d[1]       ; s[2]        ; 7.522  ; 7.395  ; 7.888  ; 7.704  ;
; d[1]       ; s[3]        ; 8.025  ; 7.952  ; 8.340  ; 8.314  ;
; d[1]       ; v           ; 8.485  ; 8.450  ; 8.827  ; 8.812  ;
; d[2]       ; B           ; 8.191  ; 8.239  ; 8.597  ; 8.509  ;
; d[2]       ; C           ; 8.856  ; 8.876  ; 9.126  ; 9.282  ;
; d[2]       ; N           ; 7.844  ; 7.770  ; 8.124  ; 8.097  ;
; d[2]       ; Z           ; 10.743 ; 10.867 ; 11.070 ; 11.147 ;
; d[2]       ; hb[0]       ; 9.904  ; 9.873  ; 10.184 ; 10.200 ;
; d[2]       ; hb[1]       ; 9.705  ; 9.828  ; 10.032 ; 10.108 ;
; d[2]       ; hb[2]       ; 9.708  ; 9.835  ; 10.035 ; 10.115 ;
; d[2]       ; hb[3]       ; 9.909  ; 9.876  ; 10.189 ; 10.203 ;
; d[2]       ; hb[4]       ; 9.318  ; 9.475  ; 9.645  ; 9.755  ;
; d[2]       ; hb[5]       ; 10.185 ; 10.184 ; 10.465 ; 10.511 ;
; d[2]       ; hb[6]       ; 9.602  ; 9.701  ; 9.882  ; 9.981  ;
; d[2]       ; s[2]        ; 7.880  ; 6.912  ; 7.436  ; 8.083  ;
; d[2]       ; s[3]        ; 7.585  ; 7.512  ; 7.865  ; 7.839  ;
; d[2]       ; v           ; 8.045  ; 8.010  ; 8.352  ; 8.337  ;
; d[3]       ; B           ; 7.085  ; 7.155  ; 7.533  ; 7.477  ;
; d[3]       ; C           ; 7.772  ; 7.770  ; 8.094  ; 8.218  ;
; d[3]       ; N           ; 7.197  ; 6.467  ; 6.887  ; 7.618  ;
; d[3]       ; Z           ; 9.440  ; 10.220 ; 10.591 ; 9.910  ;
; d[3]       ; hb[0]       ; 9.257  ; 8.802  ; 9.138  ; 9.721  ;
; d[3]       ; hb[1]       ; 8.979  ; 9.181  ; 9.553  ; 9.502  ;
; d[3]       ; hb[2]       ; 8.868  ; 9.188  ; 9.556  ; 9.367  ;
; d[3]       ; hb[3]       ; 9.262  ; 9.081  ; 9.417  ; 9.724  ;
; d[3]       ; hb[4]       ; 8.015  ; 8.828  ; 9.166  ; 8.518  ;
; d[3]       ; hb[5]       ; 9.538  ; 9.361  ; 9.663  ; 10.032 ;
; d[3]       ; hb[6]       ; 8.955  ; 9.054  ; 9.388  ; 9.456  ;
; d[3]       ; s[3]        ; 6.938  ; 6.209  ; 6.628  ; 7.360  ;
; d[3]       ; v           ; 7.398  ; 7.354  ; 7.873  ; 7.858  ;
; sel_mux    ; cki         ; 6.890  ; 6.978  ; 7.276  ; 7.318  ;
; v0         ; B           ; 8.765  ; 8.655  ; 9.156  ; 9.074  ;
; v0         ; C           ; 9.272  ; 9.450  ; 9.691  ; 9.841  ;
; v0         ; N           ; 8.292  ; 8.265  ; 8.683  ; 8.656  ;
; v0         ; Z           ; 11.238 ; 11.315 ; 11.629 ; 11.706 ;
; v0         ; hb[0]       ; 10.352 ; 10.368 ; 10.743 ; 10.759 ;
; v0         ; hb[1]       ; 10.200 ; 10.276 ; 10.591 ; 10.667 ;
; v0         ; hb[2]       ; 10.203 ; 10.283 ; 10.594 ; 10.674 ;
; v0         ; hb[3]       ; 10.357 ; 10.371 ; 10.748 ; 10.762 ;
; v0         ; hb[4]       ; 9.813  ; 9.923  ; 10.204 ; 10.314 ;
; v0         ; hb[5]       ; 10.633 ; 10.679 ; 11.024 ; 11.070 ;
; v0         ; hb[6]       ; 10.050 ; 10.149 ; 10.441 ; 10.540 ;
; v0         ; s[0]        ; 7.939  ; 7.817  ; 8.361  ; 8.181  ;
; v0         ; s[1]        ; 6.894  ; 6.923  ; 7.301  ; 7.314  ;
; v0         ; s[2]        ; 7.820  ; 7.773  ; 8.278  ; 8.081  ;
; v0         ; s[3]        ; 8.033  ; 8.007  ; 8.424  ; 8.398  ;
; v0         ; v           ; 8.520  ; 8.505  ; 8.911  ; 8.896  ;
; v1         ; B           ; 8.329  ; 8.270  ; 8.703  ; 8.636  ;
; v1         ; C           ; 8.887  ; 9.014  ; 9.253  ; 9.388  ;
; v1         ; N           ; 7.875  ; 7.829  ; 8.241  ; 8.203  ;
; v1         ; Z           ; 10.802 ; 10.898 ; 11.176 ; 11.264 ;
; v1         ; hb[0]       ; 9.935  ; 9.932  ; 10.301 ; 10.306 ;
; v1         ; hb[1]       ; 9.764  ; 9.859  ; 10.138 ; 10.225 ;
; v1         ; hb[2]       ; 9.767  ; 9.866  ; 10.141 ; 10.232 ;
; v1         ; hb[3]       ; 9.940  ; 9.935  ; 10.306 ; 10.309 ;
; v1         ; hb[4]       ; 9.377  ; 9.506  ; 9.751  ; 9.872  ;
; v1         ; hb[5]       ; 10.216 ; 10.243 ; 10.582 ; 10.617 ;
; v1         ; hb[6]       ; 9.633  ; 9.732  ; 9.999  ; 10.098 ;
; v1         ; s[0]        ; 7.432  ; 7.277  ; 7.805  ; 7.642  ;
; v1         ; s[1]        ; 6.497  ; 6.492  ; 6.863  ; 6.858  ;
; v1         ; s[2]        ; 7.647  ; 7.523  ; 8.017  ; 7.885  ;
; v1         ; s[3]        ; 7.616  ; 7.571  ; 7.982  ; 7.945  ;
; v1         ; v           ; 8.084  ; 8.069  ; 8.458  ; 8.443  ;
; v2         ; B           ; 6.159  ; 8.679  ; 9.134  ; 6.529  ;
; v2         ; C           ; 9.296  ;        ;        ; 9.819  ;
; v2         ; N           ; 8.284  ; 8.210  ; 8.661  ; 8.634  ;
; v2         ; Z           ; 11.183 ; 11.307 ; 11.607 ; 11.684 ;
; v2         ; hb[0]       ; 10.344 ; 10.313 ; 10.721 ; 10.737 ;
; v2         ; hb[1]       ; 10.145 ; 10.268 ; 10.569 ; 10.645 ;
; v2         ; hb[2]       ; 10.148 ; 10.275 ; 10.572 ; 10.652 ;
; v2         ; hb[3]       ; 10.349 ; 10.316 ; 10.726 ; 10.740 ;
; v2         ; hb[4]       ; 9.758  ; 9.915  ; 10.182 ; 10.292 ;
; v2         ; hb[5]       ; 10.625 ; 10.624 ; 11.002 ; 11.048 ;
; v2         ; hb[6]       ; 10.042 ; 10.141 ; 10.419 ; 10.518 ;
; v2         ; s[0]        ; 6.388  ; 6.290  ; 6.729  ; 6.661  ;
; v2         ; s[1]        ; 6.908  ; 6.340  ; 6.723  ; 7.291  ;
; v2         ; s[2]        ; 7.522  ; 7.395  ; 7.950  ; 7.766  ;
; v2         ; s[3]        ; 8.025  ; 7.952  ; 8.402  ; 8.376  ;
; v2         ; v           ; 8.485  ; 8.450  ; 8.889  ; 8.874  ;
+------------+-------------+--------+--------+--------+--------+


+-----------------------------------------------------------+
; Minimum Propagation Delay                                 ;
+------------+-------------+-------+-------+-------+--------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF     ;
+------------+-------------+-------+-------+-------+--------+
; d[0]       ; B           ; 8.320 ; 8.221 ; 8.687 ; 8.560  ;
; d[0]       ; C           ; 8.862 ; 9.029 ; 9.201 ; 9.396  ;
; d[0]       ; N           ; 7.840 ; 7.770 ; 8.179 ; 8.109  ;
; d[0]       ; Z           ; 9.063 ; 8.793 ; 9.092 ; 9.511  ;
; d[0]       ; hb[0]       ; 7.590 ; 7.680 ; 7.947 ; 8.043  ;
; d[0]       ; hb[1]       ; 7.591 ; 7.683 ; 7.953 ; 8.039  ;
; d[0]       ; hb[2]       ; 7.593 ; 7.354 ; 7.607 ; 8.113  ;
; d[0]       ; hb[3]       ; 7.598 ; 7.690 ; 7.956 ; 8.052  ;
; d[0]       ; hb[4]       ; 7.357 ; 7.785 ; 8.075 ; 7.814  ;
; d[0]       ; hb[5]       ; 7.716 ; 8.172 ; 8.434 ; 8.201  ;
; d[0]       ; hb[6]       ; 7.572 ; 7.666 ; 7.928 ; 8.028  ;
; d[0]       ; s[0]        ; 7.100 ; 7.316 ; 7.818 ; 7.345  ;
; d[0]       ; s[1]        ; 6.523 ; 6.521 ; 6.862 ; 6.860  ;
; d[0]       ; s[2]        ; 7.104 ; 6.981 ; 7.443 ; 7.320  ;
; d[0]       ; s[3]        ; 7.592 ; 7.523 ; 7.931 ; 7.862  ;
; d[0]       ; v           ; 8.017 ; 7.990 ; 8.356 ; 8.329  ;
; d[1]       ; B           ; 8.411 ; 8.405 ; 8.800 ; 8.701  ;
; d[1]       ; C           ; 9.046 ; 9.120 ; 9.342 ; 9.509  ;
; d[1]       ; N           ; 7.955 ; 7.929 ; 8.320 ; 8.250  ;
; d[1]       ; Z           ; 9.857 ; 9.628 ; 9.868 ; 10.313 ;
; d[1]       ; hb[0]       ; 8.375 ; 8.258 ; 8.464 ; 8.763  ;
; d[1]       ; hb[1]       ; 8.373 ; 8.490 ; 8.668 ; 8.754  ;
; d[1]       ; hb[2]       ; 8.311 ; 8.564 ; 8.821 ; 8.709  ;
; d[1]       ; hb[3]       ; 8.148 ; 8.267 ; 8.473 ; 8.511  ;
; d[1]       ; hb[4]       ; 8.419 ; 8.246 ; 8.430 ; 8.931  ;
; d[1]       ; hb[5]       ; 8.974 ; 9.120 ; 9.255 ; 9.337  ;
; d[1]       ; hb[6]       ; 8.390 ; 8.459 ; 8.648 ; 8.773  ;
; d[1]       ; s[1]        ; 6.315 ; 6.633 ; 7.000 ; 6.644  ;
; d[1]       ; s[2]        ; 7.268 ; 7.089 ; 7.584 ; 7.461  ;
; d[1]       ; s[3]        ; 7.707 ; 7.682 ; 8.072 ; 8.003  ;
; d[1]       ; v           ; 8.149 ; 8.105 ; 8.497 ; 8.470  ;
; d[2]       ; B           ; 7.890 ; 7.939 ; 8.292 ; 8.197  ;
; d[2]       ; C           ; 8.580 ; 8.599 ; 8.838 ; 9.001  ;
; d[2]       ; N           ; 7.434 ; 7.408 ; 7.816 ; 7.746  ;
; d[2]       ; Z           ; 9.495 ; 9.543 ; 9.819 ; 9.880  ;
; d[2]       ; hb[0]       ; 8.224 ; 8.314 ; 8.548 ; 8.638  ;
; d[2]       ; hb[1]       ; 8.066 ; 8.132 ; 8.403 ; 8.456  ;
; d[2]       ; hb[2]       ; 8.044 ; 8.146 ; 8.368 ; 8.483  ;
; d[2]       ; hb[3]       ; 8.310 ; 8.400 ; 8.644 ; 8.737  ;
; d[2]       ; hb[4]       ; 8.064 ; 8.168 ; 8.388 ; 8.505  ;
; d[2]       ; hb[5]       ; 8.813 ; 8.915 ; 9.140 ; 9.252  ;
; d[2]       ; hb[6]       ; 8.274 ; 8.373 ; 8.598 ; 8.710  ;
; d[2]       ; s[2]        ; 6.811 ; 6.684 ; 7.148 ; 7.008  ;
; d[2]       ; s[3]        ; 7.186 ; 7.161 ; 7.568 ; 7.499  ;
; d[2]       ; v           ; 7.628 ; 7.584 ; 7.993 ; 7.966  ;
; d[3]       ; B           ; 6.719 ; 6.753 ; 7.114 ; 7.062  ;
; d[3]       ; C           ; 7.394 ; 7.428 ; 7.703 ; 7.823  ;
; d[3]       ; N           ; 6.300 ; 6.248 ; 6.676 ; 6.624  ;
; d[3]       ; Z           ; 9.100 ; 9.202 ; 9.476 ; 9.578  ;
; d[3]       ; hb[0]       ; 7.700 ; 7.764 ; 8.076 ; 8.140  ;
; d[3]       ; hb[1]       ; 7.835 ; 7.845 ; 8.211 ; 8.221  ;
; d[3]       ; hb[2]       ; 7.760 ; 7.883 ; 8.136 ; 8.259  ;
; d[3]       ; hb[3]       ; 7.705 ; 7.770 ; 8.081 ; 8.146  ;
; d[3]       ; hb[4]       ; 7.725 ; 7.858 ; 8.101 ; 8.234  ;
; d[3]       ; hb[5]       ; 8.148 ; 8.302 ; 8.524 ; 8.678  ;
; d[3]       ; hb[6]       ; 7.937 ; 8.006 ; 8.313 ; 8.382  ;
; d[3]       ; s[3]        ; 6.052 ; 6.001 ; 6.428 ; 6.377  ;
; d[3]       ; v           ; 5.852 ; 5.835 ; 6.227 ; 6.199  ;
; sel_mux    ; cki         ; 6.715 ; 6.792 ; 7.072 ; 7.118  ;
; v0         ; B           ; 6.869 ; 6.110 ; 6.496 ; 7.247  ;
; v0         ; C           ; 7.492 ; 7.578 ; 7.888 ; 7.946  ;
; v0         ; N           ; 6.467 ; 6.410 ; 6.836 ; 6.784  ;
; v0         ; Z           ; 8.894 ; 8.940 ; 9.271 ; 9.361  ;
; v0         ; hb[0]       ; 7.737 ; 7.827 ; 8.126 ; 8.222  ;
; v0         ; hb[1]       ; 7.738 ; 7.830 ; 8.132 ; 8.218  ;
; v0         ; hb[2]       ; 7.409 ; 7.501 ; 7.786 ; 7.922  ;
; v0         ; hb[3]       ; 7.745 ; 7.837 ; 8.135 ; 8.231  ;
; v0         ; hb[4]       ; 7.504 ; 7.616 ; 7.925 ; 7.993  ;
; v0         ; hb[5]       ; 7.863 ; 8.003 ; 8.284 ; 8.380  ;
; v0         ; hb[6]       ; 7.719 ; 7.813 ; 8.107 ; 8.207  ;
; v0         ; s[0]        ; 7.247 ; 7.147 ; 7.668 ; 7.524  ;
; v0         ; s[1]        ; 6.147 ; 6.335 ; 6.715 ; 6.522  ;
; v0         ; s[2]        ; 6.877 ; 6.630 ; 7.156 ; 7.171  ;
; v0         ; s[3]        ; 6.219 ; 6.163 ; 6.588 ; 6.537  ;
; v0         ; v           ; 6.389 ; 6.617 ; 7.030 ; 6.726  ;
; v1         ; B           ; 5.954 ; 6.786 ; 7.158 ; 6.283  ;
; v1         ; C           ; 7.427 ; 7.511 ; 7.777 ; 7.867  ;
; v1         ; N           ; 6.392 ; 6.337 ; 6.747 ; 6.689  ;
; v1         ; Z           ; 8.421 ; 8.488 ; 8.785 ; 8.858  ;
; v1         ; hb[0]       ; 7.276 ; 7.372 ; 7.640 ; 7.736  ;
; v1         ; hb[1]       ; 7.282 ; 7.368 ; 7.646 ; 7.732  ;
; v1         ; hb[2]       ; 6.936 ; 7.049 ; 7.300 ; 7.419  ;
; v1         ; hb[3]       ; 7.285 ; 7.381 ; 7.649 ; 7.745  ;
; v1         ; hb[4]       ; 7.052 ; 7.143 ; 7.422 ; 7.507  ;
; v1         ; hb[5]       ; 7.411 ; 7.530 ; 7.781 ; 7.894  ;
; v1         ; hb[6]       ; 7.257 ; 7.357 ; 7.621 ; 7.721  ;
; v1         ; s[0]        ; 6.795 ; 6.674 ; 7.165 ; 7.038  ;
; v1         ; s[1]        ; 5.775 ; 6.171 ; 6.529 ; 6.103  ;
; v1         ; s[2]        ; 6.445 ; 6.167 ; 6.671 ; 6.665  ;
; v1         ; s[3]        ; 6.144 ; 6.090 ; 6.499 ; 6.442  ;
; v1         ; v           ; 6.584 ; 6.172 ; 6.575 ; 6.897  ;
; v2         ; B           ; 6.029 ; 7.604 ; 7.995 ; 6.387  ;
; v2         ; C           ; 8.245 ;       ;       ; 8.704  ;
; v2         ; N           ; 6.894 ; 6.591 ; 6.969 ; 7.249  ;
; v2         ; Z           ; 7.892 ; 7.934 ; 8.253 ; 8.267  ;
; v2         ; hb[0]       ; 6.731 ; 6.821 ; 7.064 ; 7.154  ;
; v2         ; hb[1]       ; 6.732 ; 6.824 ; 7.065 ; 7.157  ;
; v2         ; hb[2]       ; 6.482 ; 6.645 ; 6.882 ; 6.914  ;
; v2         ; hb[3]       ; 6.739 ; 6.831 ; 7.072 ; 7.164  ;
; v2         ; hb[4]       ; 6.498 ; 6.614 ; 6.831 ; 6.975  ;
; v2         ; hb[5]       ; 6.857 ; 7.001 ; 7.190 ; 7.362  ;
; v2         ; hb[6]       ; 6.713 ; 6.807 ; 7.046 ; 7.140  ;
; v2         ; s[0]        ; 6.241 ; 6.145 ; 6.574 ; 6.506  ;
; v2         ; s[1]        ; 6.415 ; 6.204 ; 6.576 ; 6.773  ;
; v2         ; s[2]        ; 6.888 ; 7.011 ; 7.517 ; 7.115  ;
; v2         ; s[3]        ; 6.646 ; 6.344 ; 6.721 ; 7.002  ;
; v2         ; v           ; 6.294 ; 6.821 ; 7.163 ; 6.624  ;
+------------+-------------+-------+-------+-------+--------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                     ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; ck_man                                         ; 0.146 ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst12|inst2 ; 0.232 ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst3|inst2  ; 0.238 ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst20|inst2 ; 0.241 ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst8|inst2  ; 0.243 ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst14|inst2 ; 0.244 ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst21|inst2 ; 0.246 ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst18|inst2 ; 0.247 ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst9|inst2  ; 0.247 ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst2|inst2  ; 0.304 ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst22|inst2 ; 0.331 ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst10|inst2 ; 0.337 ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst13|inst2 ; 0.338 ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst7|inst2  ; 0.338 ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst15|inst2 ; 0.341 ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst19|inst2 ; 0.354 ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst5|inst2  ; 0.356 ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst1|inst2  ; 0.358 ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst17|inst2 ; 0.359 ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst6|inst2  ; 0.378 ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst11|inst2 ; 0.387 ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst|inst2   ; 0.391 ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst16|inst2 ; 0.421 ; 0.000         ;
; ck                                             ; 0.472 ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ; 0.626 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                       ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; ck                                             ; -0.233 ; -0.233        ;
; div_freq_FINAL:inst|div_freq_1bit:inst16|inst2 ; -0.069 ; -0.069        ;
; div_freq_FINAL:inst|div_freq_1bit:inst11|inst2 ; -0.045 ; -0.045        ;
; div_freq_FINAL:inst|div_freq_1bit:inst|inst2   ; -0.044 ; -0.044        ;
; div_freq_FINAL:inst|div_freq_1bit:inst6|inst2  ; -0.035 ; -0.035        ;
; div_freq_FINAL:inst|div_freq_1bit:inst17|inst2 ; -0.005 ; -0.005        ;
; div_freq_FINAL:inst|div_freq_1bit:inst1|inst2  ; -0.004 ; -0.004        ;
; div_freq_FINAL:inst|div_freq_1bit:inst15|inst2 ; -0.001 ; -0.001        ;
; div_freq_FINAL:inst|div_freq_1bit:inst19|inst2 ; 0.000  ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst5|inst2  ; 0.000  ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst10|inst2 ; 0.002  ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst13|inst2 ; 0.004  ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst7|inst2  ; 0.004  ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst22|inst2 ; 0.007  ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst18|inst2 ; 0.011  ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst14|inst2 ; 0.012  ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst21|inst2 ; 0.012  ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst9|inst2  ; 0.012  ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst20|inst2 ; 0.016  ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst3|inst2  ; 0.017  ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst8|inst2  ; 0.017  ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst12|inst2 ; 0.030  ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst2|inst2  ; 0.052  ; 0.000         ;
; ck_man                                         ; 0.167  ; 0.000         ;
; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ; 0.208  ; 0.000         ;
+------------------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                        ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; ck_man                                         ; -3.000 ; -7.740        ;
; ck                                             ; -3.000 ; -4.000        ;
; div_freq_FINAL:inst|div_freq_1bit:inst10|inst2 ; -1.000 ; -1.000        ;
; div_freq_FINAL:inst|div_freq_1bit:inst11|inst2 ; -1.000 ; -1.000        ;
; div_freq_FINAL:inst|div_freq_1bit:inst12|inst2 ; -1.000 ; -1.000        ;
; div_freq_FINAL:inst|div_freq_1bit:inst13|inst2 ; -1.000 ; -1.000        ;
; div_freq_FINAL:inst|div_freq_1bit:inst14|inst2 ; -1.000 ; -1.000        ;
; div_freq_FINAL:inst|div_freq_1bit:inst15|inst2 ; -1.000 ; -1.000        ;
; div_freq_FINAL:inst|div_freq_1bit:inst16|inst2 ; -1.000 ; -1.000        ;
; div_freq_FINAL:inst|div_freq_1bit:inst17|inst2 ; -1.000 ; -1.000        ;
; div_freq_FINAL:inst|div_freq_1bit:inst18|inst2 ; -1.000 ; -1.000        ;
; div_freq_FINAL:inst|div_freq_1bit:inst19|inst2 ; -1.000 ; -1.000        ;
; div_freq_FINAL:inst|div_freq_1bit:inst1|inst2  ; -1.000 ; -1.000        ;
; div_freq_FINAL:inst|div_freq_1bit:inst20|inst2 ; -1.000 ; -1.000        ;
; div_freq_FINAL:inst|div_freq_1bit:inst21|inst2 ; -1.000 ; -1.000        ;
; div_freq_FINAL:inst|div_freq_1bit:inst22|inst2 ; -1.000 ; -1.000        ;
; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ; -1.000 ; -1.000        ;
; div_freq_FINAL:inst|div_freq_1bit:inst2|inst2  ; -1.000 ; -1.000        ;
; div_freq_FINAL:inst|div_freq_1bit:inst3|inst2  ; -1.000 ; -1.000        ;
; div_freq_FINAL:inst|div_freq_1bit:inst5|inst2  ; -1.000 ; -1.000        ;
; div_freq_FINAL:inst|div_freq_1bit:inst6|inst2  ; -1.000 ; -1.000        ;
; div_freq_FINAL:inst|div_freq_1bit:inst7|inst2  ; -1.000 ; -1.000        ;
; div_freq_FINAL:inst|div_freq_1bit:inst8|inst2  ; -1.000 ; -1.000        ;
; div_freq_FINAL:inst|div_freq_1bit:inst9|inst2  ; -1.000 ; -1.000        ;
; div_freq_FINAL:inst|div_freq_1bit:inst|inst2   ; -1.000 ; -1.000        ;
+------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ck_man'                                                                                                                                          ;
+-------+------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.146 ; cont_gen_4bits:inst9|cont_gen_1bit:inst1|inst6 ; cont_gen_4bits:inst9|cont_gen_1bit:inst3|inst6 ; ck_man       ; ck_man      ; 1.000        ; -0.037     ; 0.804      ;
; 0.233 ; cont_gen_4bits:inst9|cont_gen_1bit:inst2|inst6 ; cont_gen_4bits:inst9|cont_gen_1bit:inst3|inst6 ; ck_man       ; ck_man      ; 1.000        ; -0.037     ; 0.717      ;
; 0.303 ; cont_gen_4bits:inst9|cont_gen_1bit:inst6|inst6 ; cont_gen_4bits:inst9|cont_gen_1bit:inst6|inst6 ; ck_man       ; ck_man      ; 1.000        ; -0.044     ; 0.640      ;
; 0.304 ; cont_gen_4bits:inst9|cont_gen_1bit:inst2|inst6 ; cont_gen_4bits:inst9|cont_gen_1bit:inst2|inst6 ; ck_man       ; ck_man      ; 1.000        ; -0.037     ; 0.646      ;
; 0.313 ; cont_gen_4bits:inst9|cont_gen_1bit:inst3|inst6 ; cont_gen_4bits:inst9|cont_gen_1bit:inst3|inst6 ; ck_man       ; ck_man      ; 1.000        ; -0.037     ; 0.637      ;
; 0.370 ; cont_gen_4bits:inst9|cont_gen_1bit:inst1|inst6 ; cont_gen_4bits:inst9|cont_gen_1bit:inst2|inst6 ; ck_man       ; ck_man      ; 1.000        ; -0.037     ; 0.580      ;
; 0.396 ; cont_gen_4bits:inst9|cont_gen_1bit:inst1|inst6 ; cont_gen_4bits:inst9|cont_gen_1bit:inst6|inst6 ; ck_man       ; ck_man      ; 1.000        ; 0.152      ; 0.743      ;
; 0.452 ; cont_gen_4bits:inst9|cont_gen_1bit:inst2|inst6 ; cont_gen_4bits:inst9|cont_gen_1bit:inst6|inst6 ; ck_man       ; ck_man      ; 1.000        ; 0.152      ; 0.687      ;
; 0.575 ; cont_gen_4bits:inst9|cont_gen_1bit:inst3|inst6 ; cont_gen_4bits:inst9|cont_gen_1bit:inst6|inst6 ; ck_man       ; ck_man      ; 1.000        ; 0.152      ; 0.564      ;
; 0.591 ; cont_gen_4bits:inst9|cont_gen_1bit:inst1|inst6 ; cont_gen_4bits:inst9|cont_gen_1bit:inst1|inst6 ; ck_man       ; ck_man      ; 1.000        ; -0.037     ; 0.359      ;
+-------+------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst12|inst2'                                                                                                                                                                       ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.232 ; div_freq_FINAL:inst|div_freq_1bit:inst11|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst11|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst11|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst12|inst2 ; 0.500        ; 0.472      ; 0.852      ;
; 0.737 ; div_freq_FINAL:inst|div_freq_1bit:inst11|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst11|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst11|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst12|inst2 ; 1.000        ; 0.472      ; 0.847      ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst3|inst2'                                                                                                                                                                    ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; 0.238 ; div_freq_FINAL:inst|div_freq_1bit:inst5|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst5|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst5|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst3|inst2 ; 0.500        ; 0.471      ; 0.845      ;
; 0.744 ; div_freq_FINAL:inst|div_freq_1bit:inst5|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst5|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst5|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst3|inst2 ; 1.000        ; 0.471      ; 0.839      ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst20|inst2'                                                                                                                                                                       ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.241 ; div_freq_FINAL:inst|div_freq_1bit:inst21|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst21|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst21|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst20|inst2 ; 0.500        ; 0.479      ; 0.850      ;
; 0.746 ; div_freq_FINAL:inst|div_freq_1bit:inst21|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst21|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst21|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst20|inst2 ; 1.000        ; 0.479      ; 0.845      ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst8|inst2'                                                                                                                                                                    ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; 0.243 ; div_freq_FINAL:inst|div_freq_1bit:inst9|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst9|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst9|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst8|inst2 ; 0.500        ; 0.481      ; 0.850      ;
; 0.748 ; div_freq_FINAL:inst|div_freq_1bit:inst9|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst9|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst9|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst8|inst2 ; 1.000        ; 0.481      ; 0.845      ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst14|inst2'                                                                                                                                                                       ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.244 ; div_freq_FINAL:inst|div_freq_1bit:inst15|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst15|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst15|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst14|inst2 ; 0.500        ; 0.481      ; 0.849      ;
; 0.751 ; div_freq_FINAL:inst|div_freq_1bit:inst15|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst15|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst15|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst14|inst2 ; 1.000        ; 0.481      ; 0.842      ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst21|inst2'                                                                                                                                                                       ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.246 ; div_freq_FINAL:inst|div_freq_1bit:inst22|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst22|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst22|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst21|inst2 ; 0.500        ; 0.479      ; 0.845      ;
; 0.753 ; div_freq_FINAL:inst|div_freq_1bit:inst22|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst22|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst22|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst21|inst2 ; 1.000        ; 0.479      ; 0.838      ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst18|inst2'                                                                                                                                                                       ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.247 ; div_freq_FINAL:inst|div_freq_1bit:inst19|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst19|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst19|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst18|inst2 ; 0.500        ; 0.479      ; 0.844      ;
; 0.754 ; div_freq_FINAL:inst|div_freq_1bit:inst19|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst19|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst19|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst18|inst2 ; 1.000        ; 0.479      ; 0.837      ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst9|inst2'                                                                                                                                                                       ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                                   ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; 0.247 ; div_freq_FINAL:inst|div_freq_1bit:inst10|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst10|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst10|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst9|inst2 ; 0.500        ; 0.479      ; 0.844      ;
; 0.754 ; div_freq_FINAL:inst|div_freq_1bit:inst10|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst10|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst10|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst9|inst2 ; 1.000        ; 0.479      ; 0.837      ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst2|inst2'                                                                                                                                                                    ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; 0.304 ; div_freq_FINAL:inst|div_freq_1bit:inst3|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst3|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst3|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst2|inst2 ; 0.500        ; 0.496      ; 0.804      ;
; 0.800 ; div_freq_FINAL:inst|div_freq_1bit:inst3|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst3|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst3|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst2|inst2 ; 1.000        ; 0.496      ; 0.808      ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst22|inst2'                                                                                                                                                                       ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.331 ; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst22|inst2 ; 0.500        ; 0.409      ; 0.690      ;
; 0.866 ; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst22|inst2 ; 1.000        ; 0.409      ; 0.655      ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst10|inst2'                                                                                                                                                                       ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.337 ; div_freq_FINAL:inst|div_freq_1bit:inst12|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst12|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst12|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst10|inst2 ; 0.500        ; 0.411      ; 0.686      ;
; 0.873 ; div_freq_FINAL:inst|div_freq_1bit:inst12|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst12|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst12|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst10|inst2 ; 1.000        ; 0.411      ; 0.650      ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst13|inst2'                                                                                                                                                                       ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.338 ; div_freq_FINAL:inst|div_freq_1bit:inst14|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst14|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst14|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst13|inst2 ; 0.500        ; 0.416      ; 0.690      ;
; 0.870 ; div_freq_FINAL:inst|div_freq_1bit:inst14|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst14|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst14|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst13|inst2 ; 1.000        ; 0.416      ; 0.658      ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst7|inst2'                                                                                                                                                                    ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; 0.338 ; div_freq_FINAL:inst|div_freq_1bit:inst8|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst8|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst8|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst7|inst2 ; 0.500        ; 0.416      ; 0.690      ;
; 0.870 ; div_freq_FINAL:inst|div_freq_1bit:inst8|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst8|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst8|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst7|inst2 ; 1.000        ; 0.416      ; 0.658      ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst15|inst2'                                                                                                                                                                       ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.341 ; div_freq_FINAL:inst|div_freq_1bit:inst16|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst16|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst16|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst15|inst2 ; 0.500        ; 0.409      ; 0.680      ;
; 0.876 ; div_freq_FINAL:inst|div_freq_1bit:inst16|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst16|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst16|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst15|inst2 ; 1.000        ; 0.409      ; 0.645      ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst19|inst2'                                                                                                                                                                       ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.354 ; div_freq_FINAL:inst|div_freq_1bit:inst20|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst20|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst20|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst19|inst2 ; 0.500        ; 0.410      ; 0.668      ;
; 0.873 ; div_freq_FINAL:inst|div_freq_1bit:inst20|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst20|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst20|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst19|inst2 ; 1.000        ; 0.410      ; 0.649      ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst5|inst2'                                                                                                                                                                    ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; 0.356 ; div_freq_FINAL:inst|div_freq_1bit:inst6|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst6|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst6|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst5|inst2 ; 0.500        ; 0.409      ; 0.665      ;
; 0.872 ; div_freq_FINAL:inst|div_freq_1bit:inst6|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst6|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst6|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst5|inst2 ; 1.000        ; 0.409      ; 0.649      ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst1|inst2'                                                                                                                                                                    ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; 0.358 ; div_freq_FINAL:inst|div_freq_1bit:inst2|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst2|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst2|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst1|inst2 ; 0.500        ; 0.414      ; 0.668      ;
; 0.877 ; div_freq_FINAL:inst|div_freq_1bit:inst2|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst2|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst2|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst1|inst2 ; 1.000        ; 0.414      ; 0.649      ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst17|inst2'                                                                                                                                                                       ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.359 ; div_freq_FINAL:inst|div_freq_1bit:inst18|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst18|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst18|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst17|inst2 ; 0.500        ; 0.415      ; 0.668      ;
; 0.878 ; div_freq_FINAL:inst|div_freq_1bit:inst18|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst18|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst18|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst17|inst2 ; 1.000        ; 0.415      ; 0.649      ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst6|inst2'                                                                                                                                                                    ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; 0.378 ; div_freq_FINAL:inst|div_freq_1bit:inst7|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst7|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst7|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst6|inst2 ; 0.500        ; 0.574      ; 0.808      ;
; 0.896 ; div_freq_FINAL:inst|div_freq_1bit:inst7|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst7|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst7|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst6|inst2 ; 1.000        ; 0.574      ; 0.790      ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst11|inst2'                                                                                                                                                                       ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.387 ; div_freq_FINAL:inst|div_freq_1bit:inst13|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst13|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst13|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst11|inst2 ; 0.500        ; 0.583      ; 0.808      ;
; 0.905 ; div_freq_FINAL:inst|div_freq_1bit:inst13|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst13|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst13|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst11|inst2 ; 1.000        ; 0.583      ; 0.790      ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst|inst2'                                                                                                                                                                    ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock                                  ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 0.391 ; div_freq_FINAL:inst|div_freq_1bit:inst1|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst1|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst1|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst|inst2 ; 0.500        ; 0.461      ; 0.682      ;
; 0.904 ; div_freq_FINAL:inst|div_freq_1bit:inst1|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst1|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst1|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst|inst2 ; 1.000        ; 0.461      ; 0.669      ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst16|inst2'                                                                                                                                                                       ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.421 ; div_freq_FINAL:inst|div_freq_1bit:inst17|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst17|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst17|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst16|inst2 ; 0.500        ; 0.624      ; 0.815      ;
; 0.914 ; div_freq_FINAL:inst|div_freq_1bit:inst17|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst17|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst17|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst16|inst2 ; 1.000        ; 0.624      ; 0.822      ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ck'                                                                                                                                                                          ;
+-------+----------------------------------------------+----------------------------------------------+----------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                      ; Launch Clock                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------+----------------------------------------------+-------------+--------------+------------+------------+
; 0.472 ; div_freq_FINAL:inst|div_freq_1bit:inst|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst|inst2 ; ck          ; 0.500        ; 1.589      ; 1.709      ;
; 0.980 ; div_freq_FINAL:inst|div_freq_1bit:inst|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst|inst2 ; ck          ; 1.000        ; 1.589      ; 1.701      ;
+-------+----------------------------------------------+----------------------------------------------+----------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div_freq_FINAL:inst|div_freq_1bit:inst23|inst2'                                                                                                                                                                       ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.626 ; div_freq_FINAL:inst|div_freq_1bit:inst24|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst24|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ; 1.000        ; -0.022     ; 0.359      ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ck'                                                                                                                                                                            ;
+--------+----------------------------------------------+----------------------------------------------+----------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                      ; Launch Clock                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+----------------------------------------------+----------------------------------------------+-------------+--------------+------------+------------+
; -0.233 ; div_freq_FINAL:inst|div_freq_1bit:inst|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst|inst2 ; ck          ; 0.000        ; 1.648      ; 1.624      ;
; 0.282  ; div_freq_FINAL:inst|div_freq_1bit:inst|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst|inst2 ; ck          ; -0.500       ; 1.648      ; 1.639      ;
+--------+----------------------------------------------+----------------------------------------------+----------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst16|inst2'                                                                                                                                                                         ;
+--------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -0.069 ; div_freq_FINAL:inst|div_freq_1bit:inst17|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst17|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst17|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst16|inst2 ; 0.000        ; 0.660      ; 0.780      ;
; 0.432  ; div_freq_FINAL:inst|div_freq_1bit:inst17|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst17|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst17|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst16|inst2 ; -0.500       ; 0.660      ; 0.781      ;
+--------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst11|inst2'                                                                                                                                                                         ;
+--------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -0.045 ; div_freq_FINAL:inst|div_freq_1bit:inst13|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst13|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst13|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst11|inst2 ; 0.000        ; 0.618      ; 0.762      ;
; 0.472  ; div_freq_FINAL:inst|div_freq_1bit:inst13|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst13|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst13|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst11|inst2 ; -0.500       ; 0.618      ; 0.779      ;
+--------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst|inst2'                                                                                                                                                                      ;
+--------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                       ; Launch Clock                                  ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; -0.044 ; div_freq_FINAL:inst|div_freq_1bit:inst1|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst1|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst1|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst|inst2 ; 0.000        ; 0.491      ; 0.636      ;
; 0.474  ; div_freq_FINAL:inst|div_freq_1bit:inst1|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst1|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst1|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst|inst2 ; -0.500       ; 0.491      ; 0.654      ;
+--------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst6|inst2'                                                                                                                                                                      ;
+--------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                       ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; -0.035 ; div_freq_FINAL:inst|div_freq_1bit:inst7|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst7|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst7|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst6|inst2 ; 0.000        ; 0.608      ; 0.762      ;
; 0.482  ; div_freq_FINAL:inst|div_freq_1bit:inst7|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst7|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst7|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst6|inst2 ; -0.500       ; 0.608      ; 0.779      ;
+--------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst17|inst2'                                                                                                                                                                         ;
+--------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -0.005 ; div_freq_FINAL:inst|div_freq_1bit:inst18|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst18|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst18|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst17|inst2 ; 0.000        ; 0.443      ; 0.627      ;
; 0.512  ; div_freq_FINAL:inst|div_freq_1bit:inst18|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst18|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst18|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst17|inst2 ; -0.500       ; 0.443      ; 0.644      ;
+--------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst1|inst2'                                                                                                                                                                      ;
+--------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                       ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; -0.004 ; div_freq_FINAL:inst|div_freq_1bit:inst2|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst2|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst2|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst1|inst2 ; 0.000        ; 0.442      ; 0.627      ;
; 0.513  ; div_freq_FINAL:inst|div_freq_1bit:inst2|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst2|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst2|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst1|inst2 ; -0.500       ; 0.442      ; 0.644      ;
+--------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst15|inst2'                                                                                                                                                                         ;
+--------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -0.001 ; div_freq_FINAL:inst|div_freq_1bit:inst16|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst16|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst16|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst15|inst2 ; 0.000        ; 0.437      ; 0.625      ;
; 0.532  ; div_freq_FINAL:inst|div_freq_1bit:inst16|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst16|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst16|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst15|inst2 ; -0.500       ; 0.437      ; 0.658      ;
+--------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst19|inst2'                                                                                                                                                                        ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.000 ; div_freq_FINAL:inst|div_freq_1bit:inst20|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst20|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst20|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst19|inst2 ; 0.000        ; 0.438      ; 0.627      ;
; 0.517 ; div_freq_FINAL:inst|div_freq_1bit:inst20|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst20|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst20|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst19|inst2 ; -0.500       ; 0.438      ; 0.644      ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst5|inst2'                                                                                                                                                                     ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; 0.000 ; div_freq_FINAL:inst|div_freq_1bit:inst6|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst6|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst6|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst5|inst2 ; 0.000        ; 0.437      ; 0.626      ;
; 0.515 ; div_freq_FINAL:inst|div_freq_1bit:inst6|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst6|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst6|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst5|inst2 ; -0.500       ; 0.437      ; 0.641      ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst10|inst2'                                                                                                                                                                        ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.002 ; div_freq_FINAL:inst|div_freq_1bit:inst12|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst12|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst12|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst10|inst2 ; 0.000        ; 0.439      ; 0.630      ;
; 0.534 ; div_freq_FINAL:inst|div_freq_1bit:inst12|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst12|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst12|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst10|inst2 ; -0.500       ; 0.439      ; 0.662      ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst13|inst2'                                                                                                                                                                        ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.004 ; div_freq_FINAL:inst|div_freq_1bit:inst14|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst14|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst14|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst13|inst2 ; 0.000        ; 0.444      ; 0.637      ;
; 0.533 ; div_freq_FINAL:inst|div_freq_1bit:inst14|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst14|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst14|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst13|inst2 ; -0.500       ; 0.444      ; 0.666      ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst7|inst2'                                                                                                                                                                     ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; 0.004 ; div_freq_FINAL:inst|div_freq_1bit:inst8|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst8|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst8|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst7|inst2 ; 0.000        ; 0.444      ; 0.637      ;
; 0.533 ; div_freq_FINAL:inst|div_freq_1bit:inst8|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst8|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst8|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst7|inst2 ; -0.500       ; 0.444      ; 0.666      ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst22|inst2'                                                                                                                                                                        ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.007 ; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst22|inst2 ; 0.000        ; 0.437      ; 0.633      ;
; 0.540 ; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst22|inst2 ; -0.500       ; 0.437      ; 0.666      ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst18|inst2'                                                                                                                                                                        ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.011 ; div_freq_FINAL:inst|div_freq_1bit:inst19|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst19|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst19|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst18|inst2 ; 0.000        ; 0.509      ; 0.709      ;
; 0.535 ; div_freq_FINAL:inst|div_freq_1bit:inst19|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst19|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst19|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst18|inst2 ; -0.500       ; 0.509      ; 0.733      ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst14|inst2'                                                                                                                                                                        ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.012 ; div_freq_FINAL:inst|div_freq_1bit:inst15|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst15|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst15|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst14|inst2 ; 0.000        ; 0.512      ; 0.713      ;
; 0.537 ; div_freq_FINAL:inst|div_freq_1bit:inst15|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst15|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst15|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst14|inst2 ; -0.500       ; 0.512      ; 0.738      ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst21|inst2'                                                                                                                                                                        ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.012 ; div_freq_FINAL:inst|div_freq_1bit:inst22|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst22|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst22|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst21|inst2 ; 0.000        ; 0.509      ; 0.710      ;
; 0.536 ; div_freq_FINAL:inst|div_freq_1bit:inst22|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst22|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst22|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst21|inst2 ; -0.500       ; 0.509      ; 0.734      ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst9|inst2'                                                                                                                                                                        ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                                   ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; 0.012 ; div_freq_FINAL:inst|div_freq_1bit:inst10|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst10|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst10|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst9|inst2 ; 0.000        ; 0.509      ; 0.710      ;
; 0.535 ; div_freq_FINAL:inst|div_freq_1bit:inst10|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst10|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst10|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst9|inst2 ; -0.500       ; 0.509      ; 0.733      ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst20|inst2'                                                                                                                                                                        ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.016 ; div_freq_FINAL:inst|div_freq_1bit:inst21|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst21|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst21|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst20|inst2 ; 0.000        ; 0.509      ; 0.714      ;
; 0.534 ; div_freq_FINAL:inst|div_freq_1bit:inst21|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst21|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst21|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst20|inst2 ; -0.500       ; 0.509      ; 0.732      ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst3|inst2'                                                                                                                                                                     ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; 0.017 ; div_freq_FINAL:inst|div_freq_1bit:inst5|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst5|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst5|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst3|inst2 ; 0.000        ; 0.501      ; 0.707      ;
; 0.545 ; div_freq_FINAL:inst|div_freq_1bit:inst5|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst5|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst5|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst3|inst2 ; -0.500       ; 0.501      ; 0.735      ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst8|inst2'                                                                                                                                                                     ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; 0.017 ; div_freq_FINAL:inst|div_freq_1bit:inst9|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst9|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst9|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst8|inst2 ; 0.000        ; 0.512      ; 0.718      ;
; 0.530 ; div_freq_FINAL:inst|div_freq_1bit:inst9|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst9|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst9|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst8|inst2 ; -0.500       ; 0.512      ; 0.731      ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst12|inst2'                                                                                                                                                                        ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.030 ; div_freq_FINAL:inst|div_freq_1bit:inst11|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst11|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst11|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst12|inst2 ; 0.000        ; 0.502      ; 0.721      ;
; 0.542 ; div_freq_FINAL:inst|div_freq_1bit:inst11|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst11|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst11|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst12|inst2 ; -0.500       ; 0.502      ; 0.733      ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst2|inst2'                                                                                                                                                                     ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; 0.052 ; div_freq_FINAL:inst|div_freq_1bit:inst3|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst3|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst3|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst2|inst2 ; 0.000        ; 0.527      ; 0.768      ;
; 0.556 ; div_freq_FINAL:inst|div_freq_1bit:inst3|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst3|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst3|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst2|inst2 ; -0.500       ; 0.527      ; 0.772      ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ck_man'                                                                                                                                           ;
+-------+------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.167 ; cont_gen_4bits:inst9|cont_gen_1bit:inst3|inst6 ; cont_gen_4bits:inst9|cont_gen_1bit:inst6|inst6 ; ck_man       ; ck_man      ; 0.000        ; 0.233      ; 0.484      ;
; 0.186 ; cont_gen_4bits:inst9|cont_gen_1bit:inst1|inst6 ; cont_gen_4bits:inst9|cont_gen_1bit:inst1|inst6 ; ck_man       ; ck_man      ; 0.000        ; 0.037      ; 0.307      ;
; 0.246 ; cont_gen_4bits:inst9|cont_gen_1bit:inst2|inst6 ; cont_gen_4bits:inst9|cont_gen_1bit:inst6|inst6 ; ck_man       ; ck_man      ; 0.000        ; 0.233      ; 0.563      ;
; 0.300 ; cont_gen_4bits:inst9|cont_gen_1bit:inst1|inst6 ; cont_gen_4bits:inst9|cont_gen_1bit:inst6|inst6 ; ck_man       ; ck_man      ; 0.000        ; 0.233      ; 0.617      ;
; 0.371 ; cont_gen_4bits:inst9|cont_gen_1bit:inst1|inst6 ; cont_gen_4bits:inst9|cont_gen_1bit:inst3|inst6 ; ck_man       ; ck_man      ; 0.000        ; 0.037      ; 0.492      ;
; 0.374 ; cont_gen_4bits:inst9|cont_gen_1bit:inst1|inst6 ; cont_gen_4bits:inst9|cont_gen_1bit:inst2|inst6 ; ck_man       ; ck_man      ; 0.000        ; 0.037      ; 0.495      ;
; 0.419 ; cont_gen_4bits:inst9|cont_gen_1bit:inst6|inst6 ; cont_gen_4bits:inst9|cont_gen_1bit:inst6|inst6 ; ck_man       ; ck_man      ; 0.000        ; 0.044      ; 0.547      ;
; 0.422 ; cont_gen_4bits:inst9|cont_gen_1bit:inst3|inst6 ; cont_gen_4bits:inst9|cont_gen_1bit:inst3|inst6 ; ck_man       ; ck_man      ; 0.000        ; 0.037      ; 0.543      ;
; 0.425 ; cont_gen_4bits:inst9|cont_gen_1bit:inst2|inst6 ; cont_gen_4bits:inst9|cont_gen_1bit:inst2|inst6 ; ck_man       ; ck_man      ; 0.000        ; 0.037      ; 0.546      ;
; 0.426 ; cont_gen_4bits:inst9|cont_gen_1bit:inst2|inst6 ; cont_gen_4bits:inst9|cont_gen_1bit:inst3|inst6 ; ck_man       ; ck_man      ; 0.000        ; 0.037      ; 0.547      ;
+-------+------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div_freq_FINAL:inst|div_freq_1bit:inst23|inst2'                                                                                                                                                                        ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.208 ; div_freq_FINAL:inst|div_freq_1bit:inst24|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst24|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ; 0.000        ; 0.022      ; 0.314      ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'ck_man'                                                                               ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; ck_man ; Rise       ; ck_man                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ck_man ; Rise       ; cont_gen_4bits:inst9|cont_gen_1bit:inst1|inst6 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ck_man ; Rise       ; cont_gen_4bits:inst9|cont_gen_1bit:inst2|inst6 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ck_man ; Rise       ; cont_gen_4bits:inst9|cont_gen_1bit:inst3|inst6 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ck_man ; Rise       ; cont_gen_4bits:inst9|cont_gen_1bit:inst6|inst6 ;
; -0.202 ; -0.018       ; 0.184          ; Low Pulse Width  ; ck_man ; Rise       ; cont_gen_4bits:inst9|cont_gen_1bit:inst6|inst6 ;
; -0.172 ; 0.012        ; 0.184          ; Low Pulse Width  ; ck_man ; Rise       ; cont_gen_4bits:inst9|cont_gen_1bit:inst1|inst6 ;
; -0.172 ; 0.012        ; 0.184          ; Low Pulse Width  ; ck_man ; Rise       ; cont_gen_4bits:inst9|cont_gen_1bit:inst2|inst6 ;
; -0.172 ; 0.012        ; 0.184          ; Low Pulse Width  ; ck_man ; Rise       ; cont_gen_4bits:inst9|cont_gen_1bit:inst3|inst6 ;
; -0.022 ; -0.022       ; 0.000          ; Low Pulse Width  ; ck_man ; Rise       ; inst9|inst6|inst6|clk                          ;
; 0.008  ; 0.008        ; 0.000          ; Low Pulse Width  ; ck_man ; Rise       ; inst9|inst1|inst6|clk                          ;
; 0.008  ; 0.008        ; 0.000          ; Low Pulse Width  ; ck_man ; Rise       ; inst9|inst2|inst6|clk                          ;
; 0.008  ; 0.008        ; 0.000          ; Low Pulse Width  ; ck_man ; Rise       ; inst9|inst3|inst6|clk                          ;
; 0.016  ; 0.016        ; 0.000          ; Low Pulse Width  ; ck_man ; Rise       ; inst2|inst4~clkctrl|inclk[0]                   ;
; 0.016  ; 0.016        ; 0.000          ; Low Pulse Width  ; ck_man ; Rise       ; inst2|inst4~clkctrl|outclk                     ;
; 0.097  ; 0.097        ; 0.000          ; Low Pulse Width  ; ck_man ; Rise       ; inst2|inst4|combout                            ;
; 0.100  ; 0.100        ; 0.000          ; Low Pulse Width  ; ck_man ; Rise       ; inst2|inst4|datac                              ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; ck_man ; Rise       ; ck_man~input|o                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ck_man ; Rise       ; ck_man~input|i                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ck_man ; Rise       ; ck_man~input|i                                 ;
; 0.769  ; 0.985        ; 0.216          ; High Pulse Width ; ck_man ; Rise       ; cont_gen_4bits:inst9|cont_gen_1bit:inst1|inst6 ;
; 0.769  ; 0.985        ; 0.216          ; High Pulse Width ; ck_man ; Rise       ; cont_gen_4bits:inst9|cont_gen_1bit:inst2|inst6 ;
; 0.769  ; 0.985        ; 0.216          ; High Pulse Width ; ck_man ; Rise       ; cont_gen_4bits:inst9|cont_gen_1bit:inst3|inst6 ;
; 0.796  ; 1.012        ; 0.216          ; High Pulse Width ; ck_man ; Rise       ; cont_gen_4bits:inst9|cont_gen_1bit:inst6|inst6 ;
; 0.882  ; 0.882        ; 0.000          ; High Pulse Width ; ck_man ; Rise       ; ck_man~input|o                                 ;
; 0.899  ; 0.899        ; 0.000          ; High Pulse Width ; ck_man ; Rise       ; inst2|inst4|datac                              ;
; 0.902  ; 0.902        ; 0.000          ; High Pulse Width ; ck_man ; Rise       ; inst2|inst4|combout                            ;
; 0.982  ; 0.982        ; 0.000          ; High Pulse Width ; ck_man ; Rise       ; inst2|inst4~clkctrl|inclk[0]                   ;
; 0.982  ; 0.982        ; 0.000          ; High Pulse Width ; ck_man ; Rise       ; inst2|inst4~clkctrl|outclk                     ;
; 0.991  ; 0.991        ; 0.000          ; High Pulse Width ; ck_man ; Rise       ; inst9|inst1|inst6|clk                          ;
; 0.991  ; 0.991        ; 0.000          ; High Pulse Width ; ck_man ; Rise       ; inst9|inst2|inst6|clk                          ;
; 0.991  ; 0.991        ; 0.000          ; High Pulse Width ; ck_man ; Rise       ; inst9|inst3|inst6|clk                          ;
; 1.018  ; 1.018        ; 0.000          ; High Pulse Width ; ck_man ; Rise       ; inst9|inst6|inst6|clk                          ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'ck'                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                       ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; ck    ; Rise       ; ck                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ck    ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst|inst2 ;
; 0.050  ; 0.234        ; 0.184          ; Low Pulse Width  ; ck    ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst|inst2 ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; ck    ; Rise       ; ck~input|o                                   ;
; 0.228  ; 0.228        ; 0.000          ; Low Pulse Width  ; ck    ; Rise       ; inst|inst|inst2|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ck    ; Rise       ; ck~input|i                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ck    ; Rise       ; ck~input|i                                   ;
; 0.547  ; 0.763        ; 0.216          ; High Pulse Width ; ck    ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst|inst2 ;
; 0.767  ; 0.767        ; 0.000          ; High Pulse Width ; ck    ; Rise       ; inst|inst|inst2|clk                          ;
; 0.882  ; 0.882        ; 0.000          ; High Pulse Width ; ck    ; Rise       ; ck~input|o                                   ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst10|inst2'                                                                               ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq_FINAL:inst|div_freq_1bit:inst10|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst12|inst2 ;
; 0.271  ; 0.455        ; 0.184          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst10|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst12|inst2 ;
; 0.325  ; 0.541        ; 0.216          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst10|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst12|inst2 ;
; 0.451  ; 0.451        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst10|inst2 ; Rise       ; inst|inst12|inst2|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst10|inst2 ; Rise       ; inst|inst10|inst2|q                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst10|inst2 ; Rise       ; inst|inst10|inst2|q                            ;
; 0.547  ; 0.547        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst10|inst2 ; Rise       ; inst|inst12|inst2|clk                          ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst11|inst2'                                                                               ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq_FINAL:inst|div_freq_1bit:inst11|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst13|inst2 ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst11|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst13|inst2 ;
; 0.327  ; 0.543        ; 0.216          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst11|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst13|inst2 ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst11|inst2 ; Rise       ; inst|inst13|inst2|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst11|inst2 ; Rise       ; inst|inst11|inst2|q                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst11|inst2 ; Rise       ; inst|inst11|inst2|q                            ;
; 0.549  ; 0.549        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst11|inst2 ; Rise       ; inst|inst13|inst2|clk                          ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst12|inst2'                                                                               ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq_FINAL:inst|div_freq_1bit:inst12|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst11|inst2 ;
; 0.264  ; 0.448        ; 0.184          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst12|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst11|inst2 ;
; 0.332  ; 0.548        ; 0.216          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst12|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst11|inst2 ;
; 0.444  ; 0.444        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst12|inst2 ; Rise       ; inst|inst11|inst2|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst12|inst2 ; Rise       ; inst|inst12|inst2|q                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst12|inst2 ; Rise       ; inst|inst12|inst2|q                            ;
; 0.554  ; 0.554        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst12|inst2 ; Rise       ; inst|inst11|inst2|clk                          ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst13|inst2'                                                                               ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq_FINAL:inst|div_freq_1bit:inst13|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst14|inst2 ;
; 0.275  ; 0.459        ; 0.184          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst13|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst14|inst2 ;
; 0.322  ; 0.538        ; 0.216          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst13|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst14|inst2 ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst13|inst2 ; Rise       ; inst|inst14|inst2|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst13|inst2 ; Rise       ; inst|inst13|inst2|q                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst13|inst2 ; Rise       ; inst|inst13|inst2|q                            ;
; 0.544  ; 0.544        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst13|inst2 ; Rise       ; inst|inst14|inst2|clk                          ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst14|inst2'                                                                               ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq_FINAL:inst|div_freq_1bit:inst14|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst15|inst2 ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst14|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst15|inst2 ;
; 0.322  ; 0.538        ; 0.216          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst14|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst15|inst2 ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst14|inst2 ; Rise       ; inst|inst15|inst2|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst14|inst2 ; Rise       ; inst|inst14|inst2|q                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst14|inst2 ; Rise       ; inst|inst14|inst2|q                            ;
; 0.544  ; 0.544        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst14|inst2 ; Rise       ; inst|inst15|inst2|clk                          ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst15|inst2'                                                                               ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq_FINAL:inst|div_freq_1bit:inst15|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst16|inst2 ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst15|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst16|inst2 ;
; 0.324  ; 0.540        ; 0.216          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst15|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst16|inst2 ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst15|inst2 ; Rise       ; inst|inst16|inst2|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst15|inst2 ; Rise       ; inst|inst15|inst2|q                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst15|inst2 ; Rise       ; inst|inst15|inst2|q                            ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst15|inst2 ; Rise       ; inst|inst16|inst2|clk                          ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst16|inst2'                                                                               ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq_FINAL:inst|div_freq_1bit:inst16|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst17|inst2 ;
; 0.247  ; 0.431        ; 0.184          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst16|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst17|inst2 ;
; 0.348  ; 0.564        ; 0.216          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst16|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst17|inst2 ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst16|inst2 ; Rise       ; inst|inst17|inst2|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst16|inst2 ; Rise       ; inst|inst16|inst2|q                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst16|inst2 ; Rise       ; inst|inst16|inst2|q                            ;
; 0.570  ; 0.570        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst16|inst2 ; Rise       ; inst|inst17|inst2|clk                          ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst17|inst2'                                                                               ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq_FINAL:inst|div_freq_1bit:inst17|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst18|inst2 ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst17|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst18|inst2 ;
; 0.318  ; 0.534        ; 0.216          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst17|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst18|inst2 ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst17|inst2 ; Rise       ; inst|inst18|inst2|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst17|inst2 ; Rise       ; inst|inst17|inst2|q                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst17|inst2 ; Rise       ; inst|inst17|inst2|q                            ;
; 0.540  ; 0.540        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst17|inst2 ; Rise       ; inst|inst18|inst2|clk                          ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst18|inst2'                                                                               ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq_FINAL:inst|div_freq_1bit:inst18|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst19|inst2 ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst18|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst19|inst2 ;
; 0.318  ; 0.534        ; 0.216          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst18|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst19|inst2 ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst18|inst2 ; Rise       ; inst|inst19|inst2|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst18|inst2 ; Rise       ; inst|inst18|inst2|q                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst18|inst2 ; Rise       ; inst|inst18|inst2|q                            ;
; 0.540  ; 0.540        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst18|inst2 ; Rise       ; inst|inst19|inst2|clk                          ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst19|inst2'                                                                               ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq_FINAL:inst|div_freq_1bit:inst19|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst20|inst2 ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst19|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst20|inst2 ;
; 0.325  ; 0.541        ; 0.216          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst19|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst20|inst2 ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst19|inst2 ; Rise       ; inst|inst20|inst2|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst19|inst2 ; Rise       ; inst|inst19|inst2|q                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst19|inst2 ; Rise       ; inst|inst19|inst2|q                            ;
; 0.547  ; 0.547        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst19|inst2 ; Rise       ; inst|inst20|inst2|clk                          ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst1|inst2'                                                                              ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                         ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-----------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq_FINAL:inst|div_freq_1bit:inst1|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst2|inst2 ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst1|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst2|inst2 ;
; 0.318  ; 0.534        ; 0.216          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst1|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst2|inst2 ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst1|inst2 ; Rise       ; inst|inst2|inst2|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst1|inst2 ; Rise       ; inst|inst1|inst2|q                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst1|inst2 ; Rise       ; inst|inst1|inst2|q                            ;
; 0.540  ; 0.540        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst1|inst2 ; Rise       ; inst|inst2|inst2|clk                          ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst20|inst2'                                                                               ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq_FINAL:inst|div_freq_1bit:inst20|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst21|inst2 ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst20|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst21|inst2 ;
; 0.318  ; 0.534        ; 0.216          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst20|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst21|inst2 ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst20|inst2 ; Rise       ; inst|inst21|inst2|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst20|inst2 ; Rise       ; inst|inst20|inst2|q                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst20|inst2 ; Rise       ; inst|inst20|inst2|q                            ;
; 0.540  ; 0.540        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst20|inst2 ; Rise       ; inst|inst21|inst2|clk                          ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst21|inst2'                                                                               ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq_FINAL:inst|div_freq_1bit:inst21|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst22|inst2 ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst21|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst22|inst2 ;
; 0.318  ; 0.534        ; 0.216          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst21|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst22|inst2 ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst21|inst2 ; Rise       ; inst|inst22|inst2|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst21|inst2 ; Rise       ; inst|inst21|inst2|q                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst21|inst2 ; Rise       ; inst|inst21|inst2|q                            ;
; 0.540  ; 0.540        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst21|inst2 ; Rise       ; inst|inst22|inst2|clk                          ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst22|inst2'                                                                               ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq_FINAL:inst|div_freq_1bit:inst22|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst22|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ;
; 0.325  ; 0.541        ; 0.216          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst22|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst22|inst2 ; Rise       ; inst|inst23|inst2|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst22|inst2 ; Rise       ; inst|inst22|inst2|q                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst22|inst2 ; Rise       ; inst|inst22|inst2|q                            ;
; 0.547  ; 0.547        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst22|inst2 ; Rise       ; inst|inst23|inst2|clk                          ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst23|inst2'                                                                               ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst24|inst2 ;
; 0.259  ; 0.443        ; 0.184          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst24|inst2 ;
; 0.337  ; 0.553        ; 0.216          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst24|inst2 ;
; 0.439  ; 0.439        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ; Rise       ; inst|inst24|inst2|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ; Rise       ; inst|inst23|inst2|q                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ; Rise       ; inst|inst23|inst2|q                            ;
; 0.559  ; 0.559        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ; Rise       ; inst|inst24|inst2|clk                          ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst2|inst2'                                                                              ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                         ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-----------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq_FINAL:inst|div_freq_1bit:inst2|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst3|inst2 ;
; 0.261  ; 0.445        ; 0.184          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst2|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst3|inst2 ;
; 0.334  ; 0.550        ; 0.216          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst2|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst3|inst2 ;
; 0.441  ; 0.441        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst2|inst2 ; Rise       ; inst|inst3|inst2|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst2|inst2 ; Rise       ; inst|inst2|inst2|q                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst2|inst2 ; Rise       ; inst|inst2|inst2|q                            ;
; 0.556  ; 0.556        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst2|inst2 ; Rise       ; inst|inst3|inst2|clk                          ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst3|inst2'                                                                              ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                         ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-----------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq_FINAL:inst|div_freq_1bit:inst3|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst5|inst2 ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst3|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst5|inst2 ;
; 0.322  ; 0.538        ; 0.216          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst3|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst5|inst2 ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst3|inst2 ; Rise       ; inst|inst5|inst2|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst3|inst2 ; Rise       ; inst|inst3|inst2|q                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst3|inst2 ; Rise       ; inst|inst3|inst2|q                            ;
; 0.544  ; 0.544        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst3|inst2 ; Rise       ; inst|inst5|inst2|clk                          ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst5|inst2'                                                                              ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                         ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-----------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq_FINAL:inst|div_freq_1bit:inst5|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst6|inst2 ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst5|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst6|inst2 ;
; 0.324  ; 0.540        ; 0.216          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst5|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst6|inst2 ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst5|inst2 ; Rise       ; inst|inst6|inst2|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst5|inst2 ; Rise       ; inst|inst5|inst2|q                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst5|inst2 ; Rise       ; inst|inst5|inst2|q                            ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst5|inst2 ; Rise       ; inst|inst6|inst2|clk                          ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst6|inst2'                                                                              ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                         ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-----------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq_FINAL:inst|div_freq_1bit:inst6|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst7|inst2 ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst6|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst7|inst2 ;
; 0.327  ; 0.543        ; 0.216          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst6|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst7|inst2 ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst6|inst2 ; Rise       ; inst|inst7|inst2|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst6|inst2 ; Rise       ; inst|inst6|inst2|q                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst6|inst2 ; Rise       ; inst|inst6|inst2|q                            ;
; 0.549  ; 0.549        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst6|inst2 ; Rise       ; inst|inst7|inst2|clk                          ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst7|inst2'                                                                              ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                         ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-----------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq_FINAL:inst|div_freq_1bit:inst7|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst8|inst2 ;
; 0.275  ; 0.459        ; 0.184          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst7|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst8|inst2 ;
; 0.322  ; 0.538        ; 0.216          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst7|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst8|inst2 ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst7|inst2 ; Rise       ; inst|inst8|inst2|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst7|inst2 ; Rise       ; inst|inst7|inst2|q                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst7|inst2 ; Rise       ; inst|inst7|inst2|q                            ;
; 0.544  ; 0.544        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst7|inst2 ; Rise       ; inst|inst8|inst2|clk                          ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst8|inst2'                                                                              ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                         ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-----------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq_FINAL:inst|div_freq_1bit:inst8|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst9|inst2 ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst8|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst9|inst2 ;
; 0.322  ; 0.538        ; 0.216          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst8|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst9|inst2 ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst8|inst2 ; Rise       ; inst|inst9|inst2|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst8|inst2 ; Rise       ; inst|inst8|inst2|q                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst8|inst2 ; Rise       ; inst|inst8|inst2|q                            ;
; 0.544  ; 0.544        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst8|inst2 ; Rise       ; inst|inst9|inst2|clk                          ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst9|inst2'                                                                               ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                         ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq_FINAL:inst|div_freq_1bit:inst9|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst10|inst2 ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst9|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst10|inst2 ;
; 0.318  ; 0.534        ; 0.216          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst9|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst10|inst2 ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst9|inst2 ; Rise       ; inst|inst10|inst2|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst9|inst2 ; Rise       ; inst|inst9|inst2|q                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst9|inst2 ; Rise       ; inst|inst9|inst2|q                             ;
; 0.540  ; 0.540        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst9|inst2 ; Rise       ; inst|inst10|inst2|clk                          ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'div_freq_FINAL:inst|div_freq_1bit:inst|inst2'                                                                              ;
+--------+--------------+----------------+------------------+----------------------------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                        ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+----------------------------------------------+------------+-----------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq_FINAL:inst|div_freq_1bit:inst|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst1|inst2 ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst1|inst2 ;
; 0.319  ; 0.535        ; 0.216          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst|inst2 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst1|inst2 ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst|inst2 ; Rise       ; inst|inst1|inst2|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst|inst2 ; Rise       ; inst|inst|inst2|q                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq_FINAL:inst|div_freq_1bit:inst|inst2 ; Rise       ; inst|inst|inst2|q                             ;
; 0.541  ; 0.541        ; 0.000          ; High Pulse Width ; div_freq_FINAL:inst|div_freq_1bit:inst|inst2 ; Rise       ; inst|inst1|inst2|clk                          ;
+--------+--------------+----------------+------------------+----------------------------------------------+------------+-----------------------------------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+-----------+------------+--------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+-------+------------+-----------------+
; d[*]      ; ck_man     ; 0.047  ; 0.595 ; Rise       ; ck_man          ;
;  d[0]     ; ck_man     ; -0.015 ; 0.593 ; Rise       ; ck_man          ;
;  d[1]     ; ck_man     ; -0.163 ; 0.423 ; Rise       ; ck_man          ;
;  d[2]     ; ck_man     ; 0.004  ; 0.595 ; Rise       ; ck_man          ;
;  d[3]     ; ck_man     ; 0.047  ; 0.580 ; Rise       ; ck_man          ;
; w[*]      ; ck_man     ; 0.257  ; 0.851 ; Rise       ; ck_man          ;
;  w[0]     ; ck_man     ; 0.257  ; 0.851 ; Rise       ; ck_man          ;
;  w[1]     ; ck_man     ; 0.207  ; 0.812 ; Rise       ; ck_man          ;
+-----------+------------+--------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Hold Times                                                             ;
+-----------+------------+-------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+--------+------------+-----------------+
; d[*]      ; ck_man     ; 0.416 ; -0.156 ; Rise       ; ck_man          ;
;  d[0]     ; ck_man     ; 0.274 ; -0.317 ; Rise       ; ck_man          ;
;  d[1]     ; ck_man     ; 0.416 ; -0.156 ; Rise       ; ck_man          ;
;  d[2]     ; ck_man     ; 0.294 ; -0.291 ; Rise       ; ck_man          ;
;  d[3]     ; ck_man     ; 0.254 ; -0.291 ; Rise       ; ck_man          ;
; w[*]      ; ck_man     ; 0.483 ; -0.092 ; Rise       ; ck_man          ;
;  w[0]     ; ck_man     ; 0.373 ; -0.188 ; Rise       ; ck_man          ;
;  w[1]     ; ck_man     ; 0.483 ; -0.092 ; Rise       ; ck_man          ;
+-----------+------------+-------+--------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                    ;
+-----------+------------------------------------------------+-------+-------+------------+------------------------------------------------+
; Data Port ; Clock Port                                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-----------+------------------------------------------------+-------+-------+------------+------------------------------------------------+
; B         ; ck_man                                         ; 6.579 ; 6.476 ; Rise       ; ck_man                                         ;
; C         ; ck_man                                         ; 6.921 ; 7.159 ; Rise       ; ck_man                                         ;
; N         ; ck_man                                         ; 6.232 ; 6.271 ; Rise       ; ck_man                                         ;
; Z         ; ck_man                                         ; 8.322 ; 8.040 ; Rise       ; ck_man                                         ;
; cki       ; ck_man                                         ; 3.523 ; 3.017 ; Rise       ; ck_man                                         ;
; ha[*]     ; ck_man                                         ; 5.931 ; 5.793 ; Rise       ; ck_man                                         ;
;  ha[0]    ; ck_man                                         ; 5.411 ; 5.342 ; Rise       ; ck_man                                         ;
;  ha[1]    ; ck_man                                         ; 5.533 ; 5.424 ; Rise       ; ck_man                                         ;
;  ha[2]    ; ck_man                                         ; 5.314 ; 5.181 ; Rise       ; ck_man                                         ;
;  ha[3]    ; ck_man                                         ; 5.433 ; 5.351 ; Rise       ; ck_man                                         ;
;  ha[4]    ; ck_man                                         ; 5.695 ; 5.634 ; Rise       ; ck_man                                         ;
;  ha[5]    ; ck_man                                         ; 5.904 ; 5.793 ; Rise       ; ck_man                                         ;
;  ha[6]    ; ck_man                                         ; 5.931 ; 5.745 ; Rise       ; ck_man                                         ;
; hb[*]     ; ck_man                                         ; 7.684 ; 7.754 ; Rise       ; ck_man                                         ;
;  hb[0]    ; ck_man                                         ; 7.493 ; 7.588 ; Rise       ; ck_man                                         ;
;  hb[1]    ; ck_man                                         ; 7.549 ; 7.454 ; Rise       ; ck_man                                         ;
;  hb[2]    ; ck_man                                         ; 7.547 ; 7.387 ; Rise       ; ck_man                                         ;
;  hb[3]    ; ck_man                                         ; 7.493 ; 7.587 ; Rise       ; ck_man                                         ;
;  hb[4]    ; ck_man                                         ; 7.310 ; 7.152 ; Rise       ; ck_man                                         ;
;  hb[5]    ; ck_man                                         ; 7.684 ; 7.754 ; Rise       ; ck_man                                         ;
;  hb[6]    ; ck_man                                         ; 7.461 ; 7.424 ; Rise       ; ck_man                                         ;
; q[*]      ; ck_man                                         ; 4.356 ; 4.406 ; Rise       ; ck_man                                         ;
;  q[0]     ; ck_man                                         ; 4.136 ; 4.186 ; Rise       ; ck_man                                         ;
;  q[1]     ; ck_man                                         ; 4.174 ; 4.229 ; Rise       ; ck_man                                         ;
;  q[2]     ; ck_man                                         ; 4.169 ; 4.227 ; Rise       ; ck_man                                         ;
;  q[3]     ; ck_man                                         ; 4.356 ; 4.406 ; Rise       ; ck_man                                         ;
; s[*]      ; ck_man                                         ; 6.080 ; 6.100 ; Rise       ; ck_man                                         ;
;  s[0]     ; ck_man                                         ; 5.834 ; 5.971 ; Rise       ; ck_man                                         ;
;  s[1]     ; ck_man                                         ; 5.396 ; 5.409 ; Rise       ; ck_man                                         ;
;  s[2]     ; ck_man                                         ; 5.831 ; 5.948 ; Rise       ; ck_man                                         ;
;  s[3]     ; ck_man                                         ; 6.080 ; 6.100 ; Rise       ; ck_man                                         ;
; v         ; ck_man                                         ; 6.388 ; 6.424 ; Rise       ; ck_man                                         ;
; cki       ; ck_man                                         ; 3.523 ; 3.017 ; Fall       ; ck_man                                         ;
; cki       ; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ; 3.233 ; 3.088 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ;
+-----------+------------------------------------------------+-------+-------+------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                            ;
+-----------+------------------------------------------------+-------+-------+------------+------------------------------------------------+
; Data Port ; Clock Port                                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-----------+------------------------------------------------+-------+-------+------------+------------------------------------------------+
; B         ; ck_man                                         ; 5.482 ; 5.488 ; Rise       ; ck_man                                         ;
; C         ; ck_man                                         ; 5.948 ; 6.077 ; Rise       ; ck_man                                         ;
; N         ; ck_man                                         ; 5.068 ; 5.203 ; Rise       ; ck_man                                         ;
; Z         ; ck_man                                         ; 6.616 ; 6.342 ; Rise       ; ck_man                                         ;
; cki       ; ck_man                                         ; 3.463 ; 2.960 ; Rise       ; ck_man                                         ;
; ha[*]     ; ck_man                                         ; 4.710 ; 4.693 ; Rise       ; ck_man                                         ;
;  ha[0]    ; ck_man                                         ; 4.814 ; 4.717 ; Rise       ; ck_man                                         ;
;  ha[1]    ; ck_man                                         ; 4.920 ; 4.818 ; Rise       ; ck_man                                         ;
;  ha[2]    ; ck_man                                         ; 4.710 ; 4.693 ; Rise       ; ck_man                                         ;
;  ha[3]    ; ck_man                                         ; 4.841 ; 4.746 ; Rise       ; ck_man                                         ;
;  ha[4]    ; ck_man                                         ; 5.166 ; 4.999 ; Rise       ; ck_man                                         ;
;  ha[5]    ; ck_man                                         ; 5.315 ; 5.155 ; Rise       ; ck_man                                         ;
;  ha[6]    ; ck_man                                         ; 5.305 ; 5.150 ; Rise       ; ck_man                                         ;
; hb[*]     ; ck_man                                         ; 5.496 ; 5.439 ; Rise       ; ck_man                                         ;
;  hb[0]    ; ck_man                                         ; 5.625 ; 5.614 ; Rise       ; ck_man                                         ;
;  hb[1]    ; ck_man                                         ; 5.625 ; 5.632 ; Rise       ; ck_man                                         ;
;  hb[2]    ; ck_man                                         ; 5.555 ; 5.439 ; Rise       ; ck_man                                         ;
;  hb[3]    ; ck_man                                         ; 5.632 ; 5.621 ; Rise       ; ck_man                                         ;
;  hb[4]    ; ck_man                                         ; 5.496 ; 5.638 ; Rise       ; ck_man                                         ;
;  hb[5]    ; ck_man                                         ; 5.743 ; 5.858 ; Rise       ; ck_man                                         ;
;  hb[6]    ; ck_man                                         ; 5.640 ; 5.619 ; Rise       ; ck_man                                         ;
; q[*]      ; ck_man                                         ; 4.028 ; 4.075 ; Rise       ; ck_man                                         ;
;  q[0]     ; ck_man                                         ; 4.028 ; 4.075 ; Rise       ; ck_man                                         ;
;  q[1]     ; ck_man                                         ; 4.066 ; 4.118 ; Rise       ; ck_man                                         ;
;  q[2]     ; ck_man                                         ; 4.060 ; 4.115 ; Rise       ; ck_man                                         ;
;  q[3]     ; ck_man                                         ; 4.240 ; 4.288 ; Rise       ; ck_man                                         ;
; s[*]      ; ck_man                                         ; 4.757 ; 4.807 ; Rise       ; ck_man                                         ;
;  s[0]     ; ck_man                                         ; 5.266 ; 5.396 ; Rise       ; ck_man                                         ;
;  s[1]     ; ck_man                                         ; 4.757 ; 4.807 ; Rise       ; ck_man                                         ;
;  s[2]     ; ck_man                                         ; 5.128 ; 5.175 ; Rise       ; ck_man                                         ;
;  s[3]     ; ck_man                                         ; 4.923 ; 5.040 ; Rise       ; ck_man                                         ;
; v         ; ck_man                                         ; 4.941 ; 4.966 ; Rise       ; ck_man                                         ;
; cki       ; ck_man                                         ; 3.463 ; 2.960 ; Fall       ; ck_man                                         ;
; cki       ; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ; 3.150 ; 3.009 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ;
+-----------+------------------------------------------------+-------+-------+------------+------------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; d[0]       ; B           ; 5.509 ; 5.347 ; 6.082 ; 5.901 ;
; d[0]       ; C           ; 5.792 ; 6.089 ; 6.346 ; 6.662 ;
; d[0]       ; N           ; 5.162 ; 5.201 ; 5.735 ; 5.774 ;
; d[0]       ; Z           ; 7.252 ; 6.970 ; 7.825 ; 7.543 ;
; d[0]       ; hb[0]       ; 6.423 ; 6.518 ; 6.996 ; 7.091 ;
; d[0]       ; hb[1]       ; 6.479 ; 6.384 ; 7.052 ; 6.957 ;
; d[0]       ; hb[2]       ; 6.477 ; 6.317 ; 7.050 ; 6.890 ;
; d[0]       ; hb[3]       ; 6.423 ; 6.517 ; 6.996 ; 7.090 ;
; d[0]       ; hb[4]       ; 6.240 ; 6.082 ; 6.813 ; 6.655 ;
; d[0]       ; hb[5]       ; 6.614 ; 6.684 ; 7.187 ; 7.257 ;
; d[0]       ; hb[6]       ; 6.391 ; 6.354 ; 6.964 ; 6.927 ;
; d[0]       ; s[0]        ; 4.791 ; 4.927 ; 5.345 ; 5.499 ;
; d[0]       ; s[1]        ; 4.273 ; 4.318 ; 4.846 ; 4.891 ;
; d[0]       ; s[2]        ; 4.618 ; 4.623 ; 5.191 ; 5.196 ;
; d[0]       ; s[3]        ; 5.010 ; 5.030 ; 5.583 ; 5.603 ;
; d[0]       ; v           ; 5.318 ; 5.354 ; 5.891 ; 5.927 ;
; d[1]       ; B           ; 5.564 ; 5.499 ; 6.179 ; 6.044 ;
; d[1]       ; C           ; 5.944 ; 6.144 ; 6.489 ; 6.759 ;
; d[1]       ; N           ; 5.217 ; 5.256 ; 5.832 ; 5.871 ;
; d[1]       ; Z           ; 7.307 ; 7.025 ; 7.922 ; 7.640 ;
; d[1]       ; hb[0]       ; 6.478 ; 6.573 ; 7.093 ; 7.188 ;
; d[1]       ; hb[1]       ; 6.534 ; 6.439 ; 7.149 ; 7.054 ;
; d[1]       ; hb[2]       ; 6.532 ; 6.372 ; 7.147 ; 6.987 ;
; d[1]       ; hb[3]       ; 6.478 ; 6.572 ; 7.093 ; 7.187 ;
; d[1]       ; hb[4]       ; 6.295 ; 6.137 ; 6.910 ; 6.752 ;
; d[1]       ; hb[5]       ; 6.669 ; 6.739 ; 7.284 ; 7.354 ;
; d[1]       ; hb[6]       ; 6.446 ; 6.409 ; 7.061 ; 7.024 ;
; d[1]       ; s[1]        ; 4.413 ; 4.431 ; 4.958 ; 4.977 ;
; d[1]       ; s[2]        ; 4.695 ; 4.745 ; 5.288 ; 5.293 ;
; d[1]       ; s[3]        ; 5.065 ; 5.085 ; 5.680 ; 5.700 ;
; d[1]       ; v           ; 5.373 ; 5.409 ; 5.988 ; 6.024 ;
; d[2]       ; B           ; 5.257 ; 5.236 ; 5.879 ; 5.765 ;
; d[2]       ; C           ; 5.681 ; 5.837 ; 6.210 ; 6.459 ;
; d[2]       ; N           ; 4.949 ; 4.959 ; 5.532 ; 5.571 ;
; d[2]       ; Z           ; 7.010 ; 6.757 ; 7.622 ; 7.340 ;
; d[2]       ; hb[0]       ; 6.210 ; 6.276 ; 6.793 ; 6.888 ;
; d[2]       ; hb[1]       ; 6.237 ; 6.142 ; 6.849 ; 6.754 ;
; d[2]       ; hb[2]       ; 6.235 ; 6.080 ; 6.847 ; 6.687 ;
; d[2]       ; hb[3]       ; 6.210 ; 6.275 ; 6.793 ; 6.887 ;
; d[2]       ; hb[4]       ; 5.998 ; 5.869 ; 6.610 ; 6.542 ;
; d[2]       ; hb[5]       ; 6.401 ; 6.442 ; 7.058 ; 7.054 ;
; d[2]       ; hb[6]       ; 6.149 ; 6.112 ; 6.761 ; 6.724 ;
; d[2]       ; s[2]        ; 4.880 ; 4.448 ; 5.015 ; 5.560 ;
; d[2]       ; s[3]        ; 4.797 ; 4.788 ; 5.380 ; 5.400 ;
; d[2]       ; v           ; 5.086 ; 5.112 ; 5.688 ; 5.724 ;
; d[3]       ; B           ; 4.568 ; 4.621 ; 5.178 ; 5.151 ;
; d[3]       ; C           ; 5.066 ; 5.148 ; 5.596 ; 5.758 ;
; d[3]       ; N           ; 4.577 ; 4.205 ; 4.727 ; 5.255 ;
; d[3]       ; Z           ; 6.256 ; 6.385 ; 7.306 ; 6.535 ;
; d[3]       ; hb[0]       ; 5.838 ; 5.522 ; 6.283 ; 6.572 ;
; d[3]       ; hb[1]       ; 5.646 ; 5.710 ; 6.533 ; 6.438 ;
; d[3]       ; hb[2]       ; 5.588 ; 5.708 ; 6.531 ; 6.371 ;
; d[3]       ; hb[3]       ; 5.838 ; 5.656 ; 6.450 ; 6.571 ;
; d[3]       ; hb[4]       ; 5.244 ; 5.497 ; 6.294 ; 5.647 ;
; d[3]       ; hb[5]       ; 6.029 ; 5.809 ; 6.639 ; 6.738 ;
; d[3]       ; hb[6]       ; 5.655 ; 5.637 ; 6.445 ; 6.408 ;
; d[3]       ; s[3]        ; 4.425 ; 4.034 ; 4.575 ; 5.084 ;
; d[3]       ; v           ; 4.714 ; 4.731 ; 5.372 ; 5.408 ;
; sel_mux    ; cki         ; 4.483 ; 4.392 ; 5.067 ; 4.956 ;
; v0         ; B           ; 5.654 ; 5.521 ; 6.244 ; 6.117 ;
; v0         ; C           ; 5.966 ; 6.234 ; 6.562 ; 6.824 ;
; v0         ; N           ; 5.307 ; 5.346 ; 5.897 ; 5.936 ;
; v0         ; Z           ; 7.397 ; 7.115 ; 7.987 ; 7.705 ;
; v0         ; hb[0]       ; 6.568 ; 6.663 ; 7.158 ; 7.253 ;
; v0         ; hb[1]       ; 6.624 ; 6.529 ; 7.214 ; 7.119 ;
; v0         ; hb[2]       ; 6.622 ; 6.462 ; 7.212 ; 7.052 ;
; v0         ; hb[3]       ; 6.568 ; 6.662 ; 7.158 ; 7.252 ;
; v0         ; hb[4]       ; 6.385 ; 6.227 ; 6.975 ; 6.817 ;
; v0         ; hb[5]       ; 6.759 ; 6.829 ; 7.349 ; 7.419 ;
; v0         ; hb[6]       ; 6.536 ; 6.499 ; 7.126 ; 7.089 ;
; v0         ; s[0]        ; 4.946 ; 5.102 ; 5.557 ; 5.672 ;
; v0         ; s[1]        ; 4.435 ; 4.463 ; 5.031 ; 5.053 ;
; v0         ; s[2]        ; 4.883 ; 5.036 ; 5.523 ; 5.572 ;
; v0         ; s[3]        ; 5.155 ; 5.175 ; 5.745 ; 5.765 ;
; v0         ; v           ; 5.463 ; 5.499 ; 6.053 ; 6.089 ;
; v1         ; B           ; 5.365 ; 5.260 ; 5.933 ; 5.821 ;
; v1         ; C           ; 5.705 ; 5.945 ; 6.266 ; 6.513 ;
; v1         ; N           ; 5.018 ; 5.057 ; 5.586 ; 5.625 ;
; v1         ; Z           ; 7.108 ; 6.826 ; 7.676 ; 7.394 ;
; v1         ; hb[0]       ; 6.279 ; 6.374 ; 6.847 ; 6.942 ;
; v1         ; hb[1]       ; 6.335 ; 6.240 ; 6.903 ; 6.808 ;
; v1         ; hb[2]       ; 6.333 ; 6.173 ; 6.901 ; 6.741 ;
; v1         ; hb[3]       ; 6.279 ; 6.373 ; 6.847 ; 6.941 ;
; v1         ; hb[4]       ; 6.096 ; 5.938 ; 6.664 ; 6.506 ;
; v1         ; hb[5]       ; 6.470 ; 6.540 ; 7.038 ; 7.108 ;
; v1         ; hb[6]       ; 6.247 ; 6.210 ; 6.815 ; 6.778 ;
; v1         ; s[0]        ; 4.605 ; 4.744 ; 5.172 ; 5.304 ;
; v1         ; s[1]        ; 4.174 ; 4.192 ; 4.735 ; 4.753 ;
; v1         ; s[2]        ; 4.757 ; 4.865 ; 5.339 ; 5.440 ;
; v1         ; s[3]        ; 4.866 ; 4.886 ; 5.434 ; 5.454 ;
; v1         ; v           ; 5.174 ; 5.210 ; 5.742 ; 5.778 ;
; v2         ; B           ; 3.986 ; 5.496 ; 6.250 ; 4.580 ;
; v2         ; C           ; 5.941 ;       ;       ; 6.830 ;
; v2         ; N           ; 5.209 ; 5.219 ; 5.903 ; 5.942 ;
; v2         ; Z           ; 7.270 ; 7.017 ; 7.993 ; 7.711 ;
; v2         ; hb[0]       ; 6.470 ; 6.536 ; 7.164 ; 7.259 ;
; v2         ; hb[1]       ; 6.497 ; 6.402 ; 7.220 ; 7.125 ;
; v2         ; hb[2]       ; 6.495 ; 6.340 ; 7.218 ; 7.058 ;
; v2         ; hb[3]       ; 6.470 ; 6.535 ; 7.164 ; 7.258 ;
; v2         ; hb[4]       ; 6.258 ; 6.129 ; 6.981 ; 6.823 ;
; v2         ; hb[5]       ; 6.661 ; 6.702 ; 7.355 ; 7.425 ;
; v2         ; hb[6]       ; 6.409 ; 6.372 ; 7.132 ; 7.095 ;
; v2         ; s[0]        ; 4.008 ; 4.017 ; 4.603 ; 4.631 ;
; v2         ; s[1]        ; 4.413 ; 4.108 ; 4.711 ; 5.057 ;
; v2         ; s[2]        ; 4.692 ; 4.742 ; 5.359 ; 5.364 ;
; v2         ; s[3]        ; 5.057 ; 5.048 ; 5.751 ; 5.771 ;
; v2         ; v           ; 5.346 ; 5.372 ; 6.059 ; 6.095 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; d[0]       ; B           ; 5.358 ; 5.201 ; 5.925 ; 5.749 ;
; d[0]       ; C           ; 5.661 ; 5.953 ; 6.209 ; 6.520 ;
; d[0]       ; N           ; 4.926 ; 4.935 ; 5.474 ; 5.483 ;
; d[0]       ; Z           ; 5.976 ; 5.474 ; 6.300 ; 6.257 ;
; d[0]       ; hb[0]       ; 4.757 ; 4.746 ; 5.468 ; 5.464 ;
; d[0]       ; hb[1]       ; 4.757 ; 4.764 ; 5.463 ; 5.463 ;
; d[0]       ; hb[2]       ; 4.930 ; 4.571 ; 5.239 ; 5.370 ;
; d[0]       ; hb[3]       ; 4.764 ; 4.753 ; 5.470 ; 5.459 ;
; d[0]       ; hb[4]       ; 4.628 ; 4.998 ; 5.411 ; 5.322 ;
; d[0]       ; hb[5]       ; 4.875 ; 5.142 ; 5.658 ; 5.542 ;
; d[0]       ; hb[6]       ; 4.772 ; 4.751 ; 5.470 ; 5.456 ;
; d[0]       ; s[0]        ; 4.398 ; 4.756 ; 5.181 ; 5.080 ;
; d[0]       ; s[1]        ; 4.167 ; 4.191 ; 4.715 ; 4.739 ;
; d[0]       ; s[2]        ; 4.424 ; 4.472 ; 4.972 ; 5.020 ;
; d[0]       ; s[3]        ; 4.781 ; 4.772 ; 5.329 ; 5.320 ;
; d[0]       ; v           ; 5.049 ; 5.074 ; 5.597 ; 5.622 ;
; d[1]       ; B           ; 5.392 ; 5.314 ; 5.993 ; 5.858 ;
; d[1]       ; C           ; 5.774 ; 5.987 ; 6.318 ; 6.588 ;
; d[1]       ; N           ; 5.039 ; 5.048 ; 5.583 ; 5.592 ;
; d[1]       ; Z           ; 6.443 ; 5.991 ; 6.828 ; 6.760 ;
; d[1]       ; hb[0]       ; 5.239 ; 5.118 ; 5.839 ; 5.892 ;
; d[1]       ; hb[1]       ; 5.239 ; 5.253 ; 5.876 ; 5.953 ;
; d[1]       ; hb[2]       ; 5.197 ; 5.310 ; 5.881 ; 5.861 ;
; d[1]       ; hb[3]       ; 5.107 ; 5.123 ; 5.844 ; 5.808 ;
; d[1]       ; hb[4]       ; 5.364 ; 5.104 ; 5.818 ; 5.873 ;
; d[1]       ; hb[5]       ; 5.641 ; 5.628 ; 6.340 ; 6.292 ;
; d[1]       ; hb[6]       ; 5.270 ; 5.238 ; 5.964 ; 5.975 ;
; d[1]       ; s[1]        ; 4.034 ; 4.240 ; 4.808 ; 4.625 ;
; d[1]       ; s[2]        ; 4.530 ; 4.535 ; 5.081 ; 5.129 ;
; d[1]       ; s[3]        ; 4.894 ; 4.885 ; 5.438 ; 5.429 ;
; d[1]       ; v           ; 5.162 ; 5.187 ; 5.706 ; 5.731 ;
; d[2]       ; B           ; 5.065 ; 5.025 ; 5.685 ; 5.547 ;
; d[2]       ; C           ; 5.485 ; 5.660 ; 6.007 ; 6.280 ;
; d[2]       ; N           ; 4.731 ; 4.759 ; 5.272 ; 5.281 ;
; d[2]       ; Z           ; 6.211 ; 5.917 ; 6.782 ; 6.488 ;
; d[2]       ; hb[0]       ; 5.135 ; 5.124 ; 5.706 ; 5.695 ;
; d[2]       ; hb[1]       ; 5.033 ; 5.193 ; 5.604 ; 5.764 ;
; d[2]       ; hb[2]       ; 5.038 ; 5.018 ; 5.609 ; 5.589 ;
; d[2]       ; hb[3]       ; 5.178 ; 5.167 ; 5.749 ; 5.738 ;
; d[2]       ; hb[4]       ; 5.072 ; 5.030 ; 5.643 ; 5.601 ;
; d[2]       ; hb[5]       ; 5.511 ; 5.463 ; 6.082 ; 6.034 ;
; d[2]       ; hb[6]       ; 5.192 ; 5.161 ; 5.763 ; 5.732 ;
; d[2]       ; s[2]        ; 4.238 ; 4.285 ; 4.809 ; 4.856 ;
; d[2]       ; s[3]        ; 4.586 ; 4.596 ; 5.127 ; 5.118 ;
; d[2]       ; v           ; 4.864 ; 4.879 ; 5.395 ; 5.420 ;
; d[3]       ; B           ; 4.336 ; 4.348 ; 4.912 ; 4.871 ;
; d[3]       ; C           ; 4.808 ; 4.931 ; 5.331 ; 5.507 ;
; d[3]       ; N           ; 4.023 ; 4.051 ; 4.583 ; 4.611 ;
; d[3]       ; Z           ; 6.021 ; 5.760 ; 6.581 ; 6.320 ;
; d[3]       ; hb[0]       ; 4.895 ; 4.888 ; 5.455 ; 5.448 ;
; d[3]       ; hb[1]       ; 4.946 ; 5.047 ; 5.506 ; 5.607 ;
; d[3]       ; hb[2]       ; 4.956 ; 4.935 ; 5.516 ; 5.495 ;
; d[3]       ; hb[3]       ; 4.898 ; 4.892 ; 5.458 ; 5.452 ;
; d[3]       ; hb[4]       ; 5.043 ; 4.900 ; 5.603 ; 5.460 ;
; d[3]       ; hb[5]       ; 5.220 ; 5.171 ; 5.780 ; 5.731 ;
; d[3]       ; hb[6]       ; 5.051 ; 5.035 ; 5.611 ; 5.595 ;
; d[3]       ; s[3]        ; 3.878 ; 3.888 ; 4.438 ; 4.448 ;
; d[3]       ; v           ; 3.783 ; 3.810 ; 4.344 ; 4.371 ;
; sel_mux    ; cki         ; 4.356 ; 4.271 ; 4.929 ; 4.820 ;
; v0         ; B           ; 4.425 ; 3.975 ; 4.535 ; 4.989 ;
; v0         ; C           ; 4.870 ; 5.020 ; 5.449 ; 5.579 ;
; v0         ; N           ; 4.122 ; 4.150 ; 4.685 ; 4.713 ;
; v0         ; Z           ; 5.860 ; 5.587 ; 6.431 ; 6.193 ;
; v0         ; hb[0]       ; 4.870 ; 4.859 ; 5.476 ; 5.465 ;
; v0         ; hb[1]       ; 4.870 ; 4.877 ; 5.476 ; 5.483 ;
; v0         ; hb[2]       ; 4.799 ; 4.684 ; 5.370 ; 5.290 ;
; v0         ; hb[3]       ; 4.877 ; 4.866 ; 5.483 ; 5.472 ;
; v0         ; hb[4]       ; 4.741 ; 4.882 ; 5.347 ; 5.453 ;
; v0         ; hb[5]       ; 4.988 ; 5.102 ; 5.594 ; 5.673 ;
; v0         ; hb[6]       ; 4.885 ; 4.864 ; 5.491 ; 5.470 ;
; v0         ; s[0]        ; 4.511 ; 4.640 ; 5.117 ; 5.211 ;
; v0         ; s[1]        ; 3.962 ; 4.105 ; 4.646 ; 4.562 ;
; v0         ; s[2]        ; 4.318 ; 4.289 ; 4.830 ; 4.978 ;
; v0         ; s[3]        ; 3.977 ; 3.987 ; 4.540 ; 4.550 ;
; v0         ; v           ; 4.098 ; 4.270 ; 4.818 ; 4.703 ;
; v1         ; B           ; 3.833 ; 4.355 ; 4.941 ; 4.420 ;
; v1         ; C           ; 4.815 ; 4.960 ; 5.384 ; 5.536 ;
; v1         ; N           ; 4.056 ; 4.084 ; 4.632 ; 4.660 ;
; v1         ; Z           ; 5.546 ; 5.283 ; 6.098 ; 5.842 ;
; v1         ; hb[0]       ; 4.566 ; 4.555 ; 5.125 ; 5.114 ;
; v1         ; hb[1]       ; 4.566 ; 4.573 ; 5.125 ; 5.132 ;
; v1         ; hb[2]       ; 4.485 ; 4.380 ; 5.037 ; 4.939 ;
; v1         ; hb[3]       ; 4.573 ; 4.562 ; 5.132 ; 5.121 ;
; v1         ; hb[4]       ; 4.437 ; 4.568 ; 4.996 ; 5.120 ;
; v1         ; hb[5]       ; 4.684 ; 4.788 ; 5.243 ; 5.340 ;
; v1         ; hb[6]       ; 4.581 ; 4.560 ; 5.140 ; 5.119 ;
; v1         ; s[0]        ; 4.207 ; 4.326 ; 4.766 ; 4.878 ;
; v1         ; s[1]        ; 3.707 ; 3.982 ; 4.497 ; 4.279 ;
; v1         ; s[2]        ; 4.018 ; 3.985 ; 4.492 ; 4.625 ;
; v1         ; s[3]        ; 3.911 ; 3.921 ; 4.487 ; 4.497 ;
; v1         ; v           ; 4.189 ; 4.007 ; 4.551 ; 4.780 ;
; v2         ; B           ; 3.896 ; 4.854 ; 5.515 ; 4.482 ;
; v2         ; C           ; 5.314 ;       ;       ; 6.110 ;
; v2         ; N           ; 4.371 ; 4.268 ; 4.766 ; 5.010 ;
; v2         ; Z           ; 5.138 ; 4.986 ; 5.744 ; 5.573 ;
; v2         ; hb[0]       ; 4.269 ; 4.258 ; 4.856 ; 4.845 ;
; v2         ; hb[1]       ; 4.269 ; 4.276 ; 4.856 ; 4.863 ;
; v2         ; hb[2]       ; 4.126 ; 4.171 ; 4.772 ; 4.730 ;
; v2         ; hb[3]       ; 4.276 ; 4.265 ; 4.863 ; 4.852 ;
; v2         ; hb[4]       ; 4.140 ; 4.160 ; 4.727 ; 4.766 ;
; v2         ; hb[5]       ; 4.387 ; 4.380 ; 4.974 ; 4.986 ;
; v2         ; hb[6]       ; 4.284 ; 4.263 ; 4.871 ; 4.850 ;
; v2         ; s[0]        ; 3.910 ; 3.918 ; 4.497 ; 4.524 ;
; v2         ; s[1]        ; 4.118 ; 4.012 ; 4.608 ; 4.745 ;
; v2         ; s[2]        ; 4.303 ; 4.550 ; 5.050 ; 4.946 ;
; v2         ; s[3]        ; 4.226 ; 4.105 ; 4.621 ; 4.847 ;
; v2         ; v           ; 4.037 ; 4.416 ; 4.899 ; 4.635 ;
+------------+-------------+-------+-------+-------+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                          ;
+-------------------------------------------------+--------+--------+----------+---------+---------------------+
; Clock                                           ; Setup  ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------+--------+--------+----------+---------+---------------------+
; Worst-case Slack                                ; -0.526 ; -0.346 ; N/A      ; N/A     ; -3.000              ;
;  ck                                             ; 0.310  ; -0.346 ; N/A      ; N/A     ; -3.000              ;
;  ck_man                                         ; -0.526 ; 0.167  ; N/A      ; N/A     ; -3.000              ;
;  div_freq_FINAL:inst|div_freq_1bit:inst10|inst2 ; 0.175  ; 0.002  ; N/A      ; N/A     ; -1.000              ;
;  div_freq_FINAL:inst|div_freq_1bit:inst11|inst2 ; 0.271  ; -0.076 ; N/A      ; N/A     ; -1.000              ;
;  div_freq_FINAL:inst|div_freq_1bit:inst12|inst2 ; 0.018  ; 0.019  ; N/A      ; N/A     ; -1.000              ;
;  div_freq_FINAL:inst|div_freq_1bit:inst13|inst2 ; 0.177  ; 0.004  ; N/A      ; N/A     ; -1.000              ;
;  div_freq_FINAL:inst|div_freq_1bit:inst14|inst2 ; 0.046  ; -0.015 ; N/A      ; N/A     ; -1.000              ;
;  div_freq_FINAL:inst|div_freq_1bit:inst15|inst2 ; 0.178  ; -0.001 ; N/A      ; N/A     ; -1.000              ;
;  div_freq_FINAL:inst|div_freq_1bit:inst16|inst2 ; 0.332  ; -0.133 ; N/A      ; N/A     ; -1.000              ;
;  div_freq_FINAL:inst|div_freq_1bit:inst17|inst2 ; 0.204  ; -0.005 ; N/A      ; N/A     ; -1.000              ;
;  div_freq_FINAL:inst|div_freq_1bit:inst18|inst2 ; 0.043  ; -0.013 ; N/A      ; N/A     ; -1.000              ;
;  div_freq_FINAL:inst|div_freq_1bit:inst19|inst2 ; 0.193  ; 0.000  ; N/A      ; N/A     ; -1.000              ;
;  div_freq_FINAL:inst|div_freq_1bit:inst1|inst2  ; 0.204  ; -0.004 ; N/A      ; N/A     ; -1.000              ;
;  div_freq_FINAL:inst|div_freq_1bit:inst20|inst2 ; 0.036  ; -0.003 ; N/A      ; N/A     ; -1.000              ;
;  div_freq_FINAL:inst|div_freq_1bit:inst21|inst2 ; 0.042  ; -0.011 ; N/A      ; N/A     ; -1.000              ;
;  div_freq_FINAL:inst|div_freq_1bit:inst22|inst2 ; 0.170  ; 0.007  ; N/A      ; N/A     ; -1.000              ;
;  div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ; 0.318  ; 0.208  ; N/A      ; N/A     ; -1.000              ;
;  div_freq_FINAL:inst|div_freq_1bit:inst2|inst2  ; 0.114  ; 0.052  ; N/A      ; N/A     ; -1.000              ;
;  div_freq_FINAL:inst|div_freq_1bit:inst3|inst2  ; 0.032  ; 0.000  ; N/A      ; N/A     ; -1.000              ;
;  div_freq_FINAL:inst|div_freq_1bit:inst5|inst2  ; 0.195  ; 0.000  ; N/A      ; N/A     ; -1.000              ;
;  div_freq_FINAL:inst|div_freq_1bit:inst6|inst2  ; 0.238  ; -0.054 ; N/A      ; N/A     ; -1.000              ;
;  div_freq_FINAL:inst|div_freq_1bit:inst7|inst2  ; 0.177  ; 0.004  ; N/A      ; N/A     ; -1.000              ;
;  div_freq_FINAL:inst|div_freq_1bit:inst8|inst2  ; 0.041  ; -0.006 ; N/A      ; N/A     ; -1.000              ;
;  div_freq_FINAL:inst|div_freq_1bit:inst9|inst2  ; 0.045  ; -0.014 ; N/A      ; N/A     ; -1.000              ;
;  div_freq_FINAL:inst|div_freq_1bit:inst|inst2   ; 0.275  ; -0.090 ; N/A      ; N/A     ; -1.000              ;
; Design-wide TNS                                 ; -1.033 ; -0.759 ; 0.0      ; 0.0     ; -34.74              ;
;  ck                                             ; 0.000  ; -0.346 ; N/A      ; N/A     ; -4.000              ;
;  ck_man                                         ; -1.033 ; 0.000  ; N/A      ; N/A     ; -7.740              ;
;  div_freq_FINAL:inst|div_freq_1bit:inst10|inst2 ; 0.000  ; 0.000  ; N/A      ; N/A     ; -1.000              ;
;  div_freq_FINAL:inst|div_freq_1bit:inst11|inst2 ; 0.000  ; -0.076 ; N/A      ; N/A     ; -1.000              ;
;  div_freq_FINAL:inst|div_freq_1bit:inst12|inst2 ; 0.000  ; 0.000  ; N/A      ; N/A     ; -1.000              ;
;  div_freq_FINAL:inst|div_freq_1bit:inst13|inst2 ; 0.000  ; 0.000  ; N/A      ; N/A     ; -1.000              ;
;  div_freq_FINAL:inst|div_freq_1bit:inst14|inst2 ; 0.000  ; -0.015 ; N/A      ; N/A     ; -1.000              ;
;  div_freq_FINAL:inst|div_freq_1bit:inst15|inst2 ; 0.000  ; -0.001 ; N/A      ; N/A     ; -1.000              ;
;  div_freq_FINAL:inst|div_freq_1bit:inst16|inst2 ; 0.000  ; -0.133 ; N/A      ; N/A     ; -1.000              ;
;  div_freq_FINAL:inst|div_freq_1bit:inst17|inst2 ; 0.000  ; -0.005 ; N/A      ; N/A     ; -1.000              ;
;  div_freq_FINAL:inst|div_freq_1bit:inst18|inst2 ; 0.000  ; -0.013 ; N/A      ; N/A     ; -1.000              ;
;  div_freq_FINAL:inst|div_freq_1bit:inst19|inst2 ; 0.000  ; 0.000  ; N/A      ; N/A     ; -1.000              ;
;  div_freq_FINAL:inst|div_freq_1bit:inst1|inst2  ; 0.000  ; -0.004 ; N/A      ; N/A     ; -1.000              ;
;  div_freq_FINAL:inst|div_freq_1bit:inst20|inst2 ; 0.000  ; -0.003 ; N/A      ; N/A     ; -1.000              ;
;  div_freq_FINAL:inst|div_freq_1bit:inst21|inst2 ; 0.000  ; -0.011 ; N/A      ; N/A     ; -1.000              ;
;  div_freq_FINAL:inst|div_freq_1bit:inst22|inst2 ; 0.000  ; 0.000  ; N/A      ; N/A     ; -1.000              ;
;  div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ; 0.000  ; 0.000  ; N/A      ; N/A     ; -1.000              ;
;  div_freq_FINAL:inst|div_freq_1bit:inst2|inst2  ; 0.000  ; 0.000  ; N/A      ; N/A     ; -1.000              ;
;  div_freq_FINAL:inst|div_freq_1bit:inst3|inst2  ; 0.000  ; 0.000  ; N/A      ; N/A     ; -1.000              ;
;  div_freq_FINAL:inst|div_freq_1bit:inst5|inst2  ; 0.000  ; 0.000  ; N/A      ; N/A     ; -1.000              ;
;  div_freq_FINAL:inst|div_freq_1bit:inst6|inst2  ; 0.000  ; -0.054 ; N/A      ; N/A     ; -1.000              ;
;  div_freq_FINAL:inst|div_freq_1bit:inst7|inst2  ; 0.000  ; 0.000  ; N/A      ; N/A     ; -1.000              ;
;  div_freq_FINAL:inst|div_freq_1bit:inst8|inst2  ; 0.000  ; -0.006 ; N/A      ; N/A     ; -1.000              ;
;  div_freq_FINAL:inst|div_freq_1bit:inst9|inst2  ; 0.000  ; -0.014 ; N/A      ; N/A     ; -1.000              ;
;  div_freq_FINAL:inst|div_freq_1bit:inst|inst2   ; 0.000  ; -0.090 ; N/A      ; N/A     ; -1.000              ;
+-------------------------------------------------+--------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+-----------+------------+--------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+-------+------------+-----------------+
; d[*]      ; ck_man     ; 0.047  ; 0.595 ; Rise       ; ck_man          ;
;  d[0]     ; ck_man     ; -0.015 ; 0.593 ; Rise       ; ck_man          ;
;  d[1]     ; ck_man     ; -0.163 ; 0.423 ; Rise       ; ck_man          ;
;  d[2]     ; ck_man     ; 0.004  ; 0.595 ; Rise       ; ck_man          ;
;  d[3]     ; ck_man     ; 0.047  ; 0.580 ; Rise       ; ck_man          ;
; w[*]      ; ck_man     ; 0.467  ; 0.885 ; Rise       ; ck_man          ;
;  w[0]     ; ck_man     ; 0.467  ; 0.885 ; Rise       ; ck_man          ;
;  w[1]     ; ck_man     ; 0.365  ; 0.812 ; Rise       ; ck_man          ;
+-----------+------------+--------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; d[*]      ; ck_man     ; 0.806 ; 0.463 ; Rise       ; ck_man          ;
;  d[0]     ; ck_man     ; 0.565 ; 0.236 ; Rise       ; ck_man          ;
;  d[1]     ; ck_man     ; 0.806 ; 0.463 ; Rise       ; ck_man          ;
;  d[2]     ; ck_man     ; 0.602 ; 0.242 ; Rise       ; ck_man          ;
;  d[3]     ; ck_man     ; 0.565 ; 0.283 ; Rise       ; ck_man          ;
; w[*]      ; ck_man     ; 0.932 ; 0.619 ; Rise       ; ck_man          ;
;  w[0]     ; ck_man     ; 0.733 ; 0.428 ; Rise       ; ck_man          ;
;  w[1]     ; ck_man     ; 0.932 ; 0.619 ; Rise       ; ck_man          ;
+-----------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                      ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port                                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+
; B         ; ck_man                                         ; 11.219 ; 11.151 ; Rise       ; ck_man                                         ;
; C         ; ck_man                                         ; 11.688 ; 11.852 ; Rise       ; ck_man                                         ;
; N         ; ck_man                                         ; 10.675 ; 10.656 ; Rise       ; ck_man                                         ;
; Z         ; ck_man                                         ; 14.005 ; 13.947 ; Rise       ; ck_man                                         ;
; cki       ; ck_man                                         ; 5.332  ; 5.178  ; Rise       ; ck_man                                         ;
; ha[*]     ; ck_man                                         ; 9.991  ; 9.975  ; Rise       ; ck_man                                         ;
;  ha[0]    ; ck_man                                         ; 9.150  ; 9.218  ; Rise       ; ck_man                                         ;
;  ha[1]    ; ck_man                                         ; 9.412  ; 9.355  ; Rise       ; ck_man                                         ;
;  ha[2]    ; ck_man                                         ; 9.000  ; 8.963  ; Rise       ; ck_man                                         ;
;  ha[3]    ; ck_man                                         ; 9.186  ; 9.244  ; Rise       ; ck_man                                         ;
;  ha[4]    ; ck_man                                         ; 9.643  ; 9.737  ; Rise       ; ck_man                                         ;
;  ha[5]    ; ck_man                                         ; 9.991  ; 9.975  ; Rise       ; ck_man                                         ;
;  ha[6]    ; ck_man                                         ; 9.937  ; 9.919  ; Rise       ; ck_man                                         ;
; hb[*]     ; ck_man                                         ; 13.305 ; 13.344 ; Rise       ; ck_man                                         ;
;  hb[0]    ; ck_man                                         ; 12.987 ; 13.017 ; Rise       ; ck_man                                         ;
;  hb[1]    ; ck_man                                         ; 12.855 ; 12.864 ; Rise       ; ck_man                                         ;
;  hb[2]    ; ck_man                                         ; 12.857 ; 12.866 ; Rise       ; ck_man                                         ;
;  hb[3]    ; ck_man                                         ; 12.985 ; 13.016 ; Rise       ; ck_man                                         ;
;  hb[4]    ; ck_man                                         ; 12.419 ; 12.468 ; Rise       ; ck_man                                         ;
;  hb[5]    ; ck_man                                         ; 13.305 ; 13.344 ; Rise       ; ck_man                                         ;
;  hb[6]    ; ck_man                                         ; 12.656 ; 12.711 ; Rise       ; ck_man                                         ;
; q[*]      ; ck_man                                         ; 7.531  ; 7.519  ; Rise       ; ck_man                                         ;
;  q[0]     ; ck_man                                         ; 7.136  ; 7.130  ; Rise       ; ck_man                                         ;
;  q[1]     ; ck_man                                         ; 7.176  ; 7.172  ; Rise       ; ck_man                                         ;
;  q[2]     ; ck_man                                         ; 7.181  ; 7.180  ; Rise       ; ck_man                                         ;
;  q[3]     ; ck_man                                         ; 7.531  ; 7.519  ; Rise       ; ck_man                                         ;
; s[*]      ; ck_man                                         ; 10.391 ; 10.384 ; Rise       ; ck_man                                         ;
;  s[0]     ; ck_man                                         ; 10.185 ; 10.126 ; Rise       ; ck_man                                         ;
;  s[1]     ; ck_man                                         ; 9.194  ; 9.190  ; Rise       ; ck_man                                         ;
;  s[2]     ; ck_man                                         ; 10.150 ; 10.125 ; Rise       ; ck_man                                         ;
;  s[3]     ; ck_man                                         ; 10.391 ; 10.384 ; Rise       ; ck_man                                         ;
; v         ; ck_man                                         ; 10.934 ; 10.940 ; Rise       ; ck_man                                         ;
; cki       ; ck_man                                         ; 5.332  ; 5.178  ; Fall       ; ck_man                                         ;
; cki       ; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ; 5.360  ; 5.320  ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                            ;
+-----------+------------------------------------------------+-------+-------+------------+------------------------------------------------+
; Data Port ; Clock Port                                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-----------+------------------------------------------------+-------+-------+------------+------------------------------------------------+
; B         ; ck_man                                         ; 5.482 ; 5.488 ; Rise       ; ck_man                                         ;
; C         ; ck_man                                         ; 5.948 ; 6.077 ; Rise       ; ck_man                                         ;
; N         ; ck_man                                         ; 5.068 ; 5.203 ; Rise       ; ck_man                                         ;
; Z         ; ck_man                                         ; 6.616 ; 6.342 ; Rise       ; ck_man                                         ;
; cki       ; ck_man                                         ; 3.463 ; 2.960 ; Rise       ; ck_man                                         ;
; ha[*]     ; ck_man                                         ; 4.710 ; 4.693 ; Rise       ; ck_man                                         ;
;  ha[0]    ; ck_man                                         ; 4.814 ; 4.717 ; Rise       ; ck_man                                         ;
;  ha[1]    ; ck_man                                         ; 4.920 ; 4.818 ; Rise       ; ck_man                                         ;
;  ha[2]    ; ck_man                                         ; 4.710 ; 4.693 ; Rise       ; ck_man                                         ;
;  ha[3]    ; ck_man                                         ; 4.841 ; 4.746 ; Rise       ; ck_man                                         ;
;  ha[4]    ; ck_man                                         ; 5.166 ; 4.999 ; Rise       ; ck_man                                         ;
;  ha[5]    ; ck_man                                         ; 5.315 ; 5.155 ; Rise       ; ck_man                                         ;
;  ha[6]    ; ck_man                                         ; 5.305 ; 5.150 ; Rise       ; ck_man                                         ;
; hb[*]     ; ck_man                                         ; 5.496 ; 5.439 ; Rise       ; ck_man                                         ;
;  hb[0]    ; ck_man                                         ; 5.625 ; 5.614 ; Rise       ; ck_man                                         ;
;  hb[1]    ; ck_man                                         ; 5.625 ; 5.632 ; Rise       ; ck_man                                         ;
;  hb[2]    ; ck_man                                         ; 5.555 ; 5.439 ; Rise       ; ck_man                                         ;
;  hb[3]    ; ck_man                                         ; 5.632 ; 5.621 ; Rise       ; ck_man                                         ;
;  hb[4]    ; ck_man                                         ; 5.496 ; 5.638 ; Rise       ; ck_man                                         ;
;  hb[5]    ; ck_man                                         ; 5.743 ; 5.858 ; Rise       ; ck_man                                         ;
;  hb[6]    ; ck_man                                         ; 5.640 ; 5.619 ; Rise       ; ck_man                                         ;
; q[*]      ; ck_man                                         ; 4.028 ; 4.075 ; Rise       ; ck_man                                         ;
;  q[0]     ; ck_man                                         ; 4.028 ; 4.075 ; Rise       ; ck_man                                         ;
;  q[1]     ; ck_man                                         ; 4.066 ; 4.118 ; Rise       ; ck_man                                         ;
;  q[2]     ; ck_man                                         ; 4.060 ; 4.115 ; Rise       ; ck_man                                         ;
;  q[3]     ; ck_man                                         ; 4.240 ; 4.288 ; Rise       ; ck_man                                         ;
; s[*]      ; ck_man                                         ; 4.757 ; 4.807 ; Rise       ; ck_man                                         ;
;  s[0]     ; ck_man                                         ; 5.266 ; 5.396 ; Rise       ; ck_man                                         ;
;  s[1]     ; ck_man                                         ; 4.757 ; 4.807 ; Rise       ; ck_man                                         ;
;  s[2]     ; ck_man                                         ; 5.128 ; 5.175 ; Rise       ; ck_man                                         ;
;  s[3]     ; ck_man                                         ; 4.923 ; 5.040 ; Rise       ; ck_man                                         ;
; v         ; ck_man                                         ; 4.941 ; 4.966 ; Rise       ; ck_man                                         ;
; cki       ; ck_man                                         ; 3.463 ; 2.960 ; Fall       ; ck_man                                         ;
; cki       ; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ; 3.150 ; 3.009 ; Rise       ; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ;
+-----------+------------------------------------------------+-------+-------+------------+------------------------------------------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; d[0]       ; B           ; 9.309  ; 9.162  ; 9.730  ; 9.551  ;
; d[0]       ; C           ; 9.699  ; 9.942  ; 10.088 ; 10.363 ;
; d[0]       ; N           ; 8.753  ; 8.746  ; 9.174  ; 9.167  ;
; d[0]       ; Z           ; 12.095 ; 12.025 ; 12.516 ; 12.446 ;
; d[0]       ; hb[0]       ; 11.065 ; 11.107 ; 11.486 ; 11.528 ;
; d[0]       ; hb[1]       ; 10.945 ; 10.942 ; 11.366 ; 11.363 ;
; d[0]       ; hb[2]       ; 10.947 ; 10.944 ; 11.368 ; 11.365 ;
; d[0]       ; hb[3]       ; 11.063 ; 11.106 ; 11.484 ; 11.527 ;
; d[0]       ; hb[4]       ; 10.509 ; 10.546 ; 10.930 ; 10.967 ;
; d[0]       ; hb[5]       ; 11.383 ; 11.434 ; 11.804 ; 11.855 ;
; d[0]       ; hb[6]       ; 10.746 ; 10.796 ; 11.167 ; 11.217 ;
; d[0]       ; s[0]        ; 8.338  ; 8.263  ; 8.726  ; 8.683  ;
; d[0]       ; s[1]        ; 7.207  ; 7.255  ; 7.628  ; 7.676  ;
; d[0]       ; s[2]        ; 7.971  ; 7.819  ; 8.392  ; 8.240  ;
; d[0]       ; s[3]        ; 8.469  ; 8.474  ; 8.890  ; 8.895  ;
; d[0]       ; v           ; 9.024  ; 9.030  ; 9.445  ; 9.451  ;
; d[1]       ; B           ; 9.443  ; 9.430  ; 9.908  ; 9.782  ;
; d[1]       ; C           ; 9.967  ; 10.076 ; 10.319 ; 10.541 ;
; d[1]       ; N           ; 8.954  ; 8.895  ; 9.352  ; 9.345  ;
; d[1]       ; Z           ; 12.244 ; 12.226 ; 12.694 ; 12.624 ;
; d[1]       ; hb[0]       ; 11.266 ; 11.256 ; 11.664 ; 11.706 ;
; d[1]       ; hb[1]       ; 11.094 ; 11.143 ; 11.544 ; 11.541 ;
; d[1]       ; hb[2]       ; 11.096 ; 11.145 ; 11.546 ; 11.543 ;
; d[1]       ; hb[3]       ; 11.264 ; 11.255 ; 11.662 ; 11.705 ;
; d[1]       ; hb[4]       ; 10.658 ; 10.747 ; 11.108 ; 11.145 ;
; d[1]       ; hb[5]       ; 11.584 ; 11.583 ; 11.982 ; 12.033 ;
; d[1]       ; hb[6]       ; 10.905 ; 10.990 ; 11.345 ; 11.395 ;
; d[1]       ; s[1]        ; 7.468  ; 7.477  ; 7.820  ; 7.842  ;
; d[1]       ; s[2]        ; 8.140  ; 8.060  ; 8.570  ; 8.418  ;
; d[1]       ; s[3]        ; 8.670  ; 8.623  ; 9.068  ; 9.073  ;
; d[1]       ; v           ; 9.194  ; 9.179  ; 9.623  ; 9.629  ;
; d[2]       ; B           ; 8.900  ; 8.943  ; 9.372  ; 9.263  ;
; d[2]       ; C           ; 9.480  ; 9.533  ; 9.800  ; 10.005 ;
; d[2]       ; N           ; 8.467  ; 8.408  ; 8.816  ; 8.809  ;
; d[2]       ; Z           ; 11.757 ; 11.739 ; 12.158 ; 12.088 ;
; d[2]       ; hb[0]       ; 10.779 ; 10.769 ; 11.128 ; 11.170 ;
; d[2]       ; hb[1]       ; 10.607 ; 10.656 ; 11.008 ; 11.005 ;
; d[2]       ; hb[2]       ; 10.609 ; 10.658 ; 11.010 ; 11.007 ;
; d[2]       ; hb[3]       ; 10.777 ; 10.768 ; 11.126 ; 11.169 ;
; d[2]       ; hb[4]       ; 10.171 ; 10.260 ; 10.572 ; 10.609 ;
; d[2]       ; hb[5]       ; 11.097 ; 11.096 ; 11.446 ; 11.497 ;
; d[2]       ; hb[6]       ; 10.418 ; 10.503 ; 10.809 ; 10.859 ;
; d[2]       ; s[2]        ; 8.495  ; 7.522  ; 8.071  ; 8.842  ;
; d[2]       ; s[3]        ; 8.183  ; 8.136  ; 8.532  ; 8.537  ;
; d[2]       ; v           ; 8.707  ; 8.692  ; 9.087  ; 9.093  ;
; d[3]       ; B           ; 7.674  ; 7.769  ; 8.180  ; 8.139  ;
; d[3]       ; C           ; 8.306  ; 8.307  ; 8.676  ; 8.813  ;
; d[3]       ; N           ; 7.771  ; 6.991  ; 7.432  ; 8.293  ;
; d[3]       ; Z           ; 10.340 ; 11.043 ; 11.642 ; 10.704 ;
; d[3]       ; hb[0]       ; 10.083 ; 9.538  ; 10.035 ; 10.654 ;
; d[3]       ; hb[1]       ; 9.756  ; 9.960  ; 10.492 ; 10.414 ;
; d[3]       ; hb[2]       ; 9.640  ; 9.962  ; 10.494 ; 10.270 ;
; d[3]       ; hb[3]       ; 10.081 ; 9.847  ; 10.340 ; 10.653 ;
; d[3]       ; hb[4]       ; 8.754  ; 9.564  ; 10.056 ; 9.225  ;
; d[3]       ; hb[5]       ; 10.401 ; 10.144 ; 10.644 ; 10.981 ;
; d[3]       ; hb[6]       ; 9.722  ; 9.807  ; 10.293 ; 10.343 ;
; d[3]       ; s[3]        ; 7.487  ; 6.719  ; 7.148  ; 8.021  ;
; d[3]       ; v           ; 8.011  ; 7.986  ; 8.571  ; 8.577  ;
; sel_mux    ; cki         ; 7.499  ; 7.518  ; 7.954  ; 7.930  ;
; v0         ; B           ; 9.555  ; 9.404  ; 10.012 ; 9.886  ;
; v0         ; C           ; 9.941  ; 10.188 ; 10.423 ; 10.645 ;
; v0         ; N           ; 8.999  ; 8.992  ; 9.456  ; 9.449  ;
; v0         ; Z           ; 12.341 ; 12.271 ; 12.798 ; 12.728 ;
; v0         ; hb[0]       ; 11.311 ; 11.353 ; 11.768 ; 11.810 ;
; v0         ; hb[1]       ; 11.191 ; 11.188 ; 11.648 ; 11.645 ;
; v0         ; hb[2]       ; 11.193 ; 11.190 ; 11.650 ; 11.647 ;
; v0         ; hb[3]       ; 11.309 ; 11.352 ; 11.766 ; 11.809 ;
; v0         ; hb[4]       ; 10.755 ; 10.792 ; 11.212 ; 11.249 ;
; v0         ; hb[5]       ; 11.629 ; 11.680 ; 12.086 ; 12.137 ;
; v0         ; hb[6]       ; 10.992 ; 11.042 ; 11.449 ; 11.499 ;
; v0         ; s[0]        ; 8.571  ; 8.535  ; 9.061  ; 8.961  ;
; v0         ; s[1]        ; 7.453  ; 7.501  ; 7.924  ; 7.958  ;
; v0         ; s[2]        ; 8.457  ; 8.484  ; 8.989  ; 8.844  ;
; v0         ; s[3]        ; 8.715  ; 8.720  ; 9.172  ; 9.177  ;
; v0         ; v           ; 9.270  ; 9.276  ; 9.727  ; 9.733  ;
; v1         ; B           ; 9.061  ; 8.973  ; 9.488  ; 9.391  ;
; v1         ; C           ; 9.510  ; 9.694  ; 9.928  ; 10.121 ;
; v1         ; N           ; 8.505  ; 8.498  ; 8.932  ; 8.925  ;
; v1         ; Z           ; 11.847 ; 11.777 ; 12.274 ; 12.204 ;
; v1         ; hb[0]       ; 10.817 ; 10.859 ; 11.244 ; 11.286 ;
; v1         ; hb[1]       ; 10.697 ; 10.694 ; 11.124 ; 11.121 ;
; v1         ; hb[2]       ; 10.699 ; 10.696 ; 11.126 ; 11.123 ;
; v1         ; hb[3]       ; 10.815 ; 10.858 ; 11.242 ; 11.285 ;
; v1         ; hb[4]       ; 10.261 ; 10.298 ; 10.688 ; 10.725 ;
; v1         ; hb[5]       ; 11.135 ; 11.186 ; 11.562 ; 11.613 ;
; v1         ; hb[6]       ; 10.498 ; 10.548 ; 10.925 ; 10.975 ;
; v1         ; s[0]        ; 8.000  ; 7.927  ; 8.431  ; 8.349  ;
; v1         ; s[1]        ; 7.011  ; 7.020  ; 7.432  ; 7.438  ;
; v1         ; s[2]        ; 8.246  ; 8.187  ; 8.671  ; 8.603  ;
; v1         ; s[3]        ; 8.221  ; 8.226  ; 8.648  ; 8.653  ;
; v1         ; v           ; 8.776  ; 8.782  ; 9.203  ; 9.209  ;
; v2         ; B           ; 6.635  ; 9.414  ; 9.990  ; 7.096  ;
; v2         ; C           ; 9.951  ;        ;        ; 10.623 ;
; v2         ; N           ; 8.938  ; 8.879  ; 9.434  ; 9.427  ;
; v2         ; Z           ; 12.228 ; 12.210 ; 12.776 ; 12.706 ;
; v2         ; hb[0]       ; 11.250 ; 11.240 ; 11.746 ; 11.788 ;
; v2         ; hb[1]       ; 11.078 ; 11.127 ; 11.626 ; 11.623 ;
; v2         ; hb[2]       ; 11.080 ; 11.129 ; 11.628 ; 11.625 ;
; v2         ; hb[3]       ; 11.248 ; 11.239 ; 11.744 ; 11.787 ;
; v2         ; hb[4]       ; 10.642 ; 10.731 ; 11.190 ; 11.227 ;
; v2         ; hb[5]       ; 11.568 ; 11.567 ; 12.064 ; 12.115 ;
; v2         ; hb[6]       ; 10.889 ; 10.974 ; 11.427 ; 11.477 ;
; v2         ; s[0]        ; 6.877  ; 6.802  ; 7.310  ; 7.267  ;
; v2         ; s[1]        ; 7.452  ; 6.849  ; 7.298  ; 7.935  ;
; v2         ; s[2]        ; 8.124  ; 8.044  ; 8.652  ; 8.500  ;
; v2         ; s[3]        ; 8.654  ; 8.607  ; 9.150  ; 9.155  ;
; v2         ; v           ; 9.178  ; 9.163  ; 9.705  ; 9.711  ;
+------------+-------------+--------+--------+--------+--------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; d[0]       ; B           ; 5.358 ; 5.201 ; 5.925 ; 5.749 ;
; d[0]       ; C           ; 5.661 ; 5.953 ; 6.209 ; 6.520 ;
; d[0]       ; N           ; 4.926 ; 4.935 ; 5.474 ; 5.483 ;
; d[0]       ; Z           ; 5.976 ; 5.474 ; 6.300 ; 6.257 ;
; d[0]       ; hb[0]       ; 4.757 ; 4.746 ; 5.468 ; 5.464 ;
; d[0]       ; hb[1]       ; 4.757 ; 4.764 ; 5.463 ; 5.463 ;
; d[0]       ; hb[2]       ; 4.930 ; 4.571 ; 5.239 ; 5.370 ;
; d[0]       ; hb[3]       ; 4.764 ; 4.753 ; 5.470 ; 5.459 ;
; d[0]       ; hb[4]       ; 4.628 ; 4.998 ; 5.411 ; 5.322 ;
; d[0]       ; hb[5]       ; 4.875 ; 5.142 ; 5.658 ; 5.542 ;
; d[0]       ; hb[6]       ; 4.772 ; 4.751 ; 5.470 ; 5.456 ;
; d[0]       ; s[0]        ; 4.398 ; 4.756 ; 5.181 ; 5.080 ;
; d[0]       ; s[1]        ; 4.167 ; 4.191 ; 4.715 ; 4.739 ;
; d[0]       ; s[2]        ; 4.424 ; 4.472 ; 4.972 ; 5.020 ;
; d[0]       ; s[3]        ; 4.781 ; 4.772 ; 5.329 ; 5.320 ;
; d[0]       ; v           ; 5.049 ; 5.074 ; 5.597 ; 5.622 ;
; d[1]       ; B           ; 5.392 ; 5.314 ; 5.993 ; 5.858 ;
; d[1]       ; C           ; 5.774 ; 5.987 ; 6.318 ; 6.588 ;
; d[1]       ; N           ; 5.039 ; 5.048 ; 5.583 ; 5.592 ;
; d[1]       ; Z           ; 6.443 ; 5.991 ; 6.828 ; 6.760 ;
; d[1]       ; hb[0]       ; 5.239 ; 5.118 ; 5.839 ; 5.892 ;
; d[1]       ; hb[1]       ; 5.239 ; 5.253 ; 5.876 ; 5.953 ;
; d[1]       ; hb[2]       ; 5.197 ; 5.310 ; 5.881 ; 5.861 ;
; d[1]       ; hb[3]       ; 5.107 ; 5.123 ; 5.844 ; 5.808 ;
; d[1]       ; hb[4]       ; 5.364 ; 5.104 ; 5.818 ; 5.873 ;
; d[1]       ; hb[5]       ; 5.641 ; 5.628 ; 6.340 ; 6.292 ;
; d[1]       ; hb[6]       ; 5.270 ; 5.238 ; 5.964 ; 5.975 ;
; d[1]       ; s[1]        ; 4.034 ; 4.240 ; 4.808 ; 4.625 ;
; d[1]       ; s[2]        ; 4.530 ; 4.535 ; 5.081 ; 5.129 ;
; d[1]       ; s[3]        ; 4.894 ; 4.885 ; 5.438 ; 5.429 ;
; d[1]       ; v           ; 5.162 ; 5.187 ; 5.706 ; 5.731 ;
; d[2]       ; B           ; 5.065 ; 5.025 ; 5.685 ; 5.547 ;
; d[2]       ; C           ; 5.485 ; 5.660 ; 6.007 ; 6.280 ;
; d[2]       ; N           ; 4.731 ; 4.759 ; 5.272 ; 5.281 ;
; d[2]       ; Z           ; 6.211 ; 5.917 ; 6.782 ; 6.488 ;
; d[2]       ; hb[0]       ; 5.135 ; 5.124 ; 5.706 ; 5.695 ;
; d[2]       ; hb[1]       ; 5.033 ; 5.193 ; 5.604 ; 5.764 ;
; d[2]       ; hb[2]       ; 5.038 ; 5.018 ; 5.609 ; 5.589 ;
; d[2]       ; hb[3]       ; 5.178 ; 5.167 ; 5.749 ; 5.738 ;
; d[2]       ; hb[4]       ; 5.072 ; 5.030 ; 5.643 ; 5.601 ;
; d[2]       ; hb[5]       ; 5.511 ; 5.463 ; 6.082 ; 6.034 ;
; d[2]       ; hb[6]       ; 5.192 ; 5.161 ; 5.763 ; 5.732 ;
; d[2]       ; s[2]        ; 4.238 ; 4.285 ; 4.809 ; 4.856 ;
; d[2]       ; s[3]        ; 4.586 ; 4.596 ; 5.127 ; 5.118 ;
; d[2]       ; v           ; 4.864 ; 4.879 ; 5.395 ; 5.420 ;
; d[3]       ; B           ; 4.336 ; 4.348 ; 4.912 ; 4.871 ;
; d[3]       ; C           ; 4.808 ; 4.931 ; 5.331 ; 5.507 ;
; d[3]       ; N           ; 4.023 ; 4.051 ; 4.583 ; 4.611 ;
; d[3]       ; Z           ; 6.021 ; 5.760 ; 6.581 ; 6.320 ;
; d[3]       ; hb[0]       ; 4.895 ; 4.888 ; 5.455 ; 5.448 ;
; d[3]       ; hb[1]       ; 4.946 ; 5.047 ; 5.506 ; 5.607 ;
; d[3]       ; hb[2]       ; 4.956 ; 4.935 ; 5.516 ; 5.495 ;
; d[3]       ; hb[3]       ; 4.898 ; 4.892 ; 5.458 ; 5.452 ;
; d[3]       ; hb[4]       ; 5.043 ; 4.900 ; 5.603 ; 5.460 ;
; d[3]       ; hb[5]       ; 5.220 ; 5.171 ; 5.780 ; 5.731 ;
; d[3]       ; hb[6]       ; 5.051 ; 5.035 ; 5.611 ; 5.595 ;
; d[3]       ; s[3]        ; 3.878 ; 3.888 ; 4.438 ; 4.448 ;
; d[3]       ; v           ; 3.783 ; 3.810 ; 4.344 ; 4.371 ;
; sel_mux    ; cki         ; 4.356 ; 4.271 ; 4.929 ; 4.820 ;
; v0         ; B           ; 4.425 ; 3.975 ; 4.535 ; 4.989 ;
; v0         ; C           ; 4.870 ; 5.020 ; 5.449 ; 5.579 ;
; v0         ; N           ; 4.122 ; 4.150 ; 4.685 ; 4.713 ;
; v0         ; Z           ; 5.860 ; 5.587 ; 6.431 ; 6.193 ;
; v0         ; hb[0]       ; 4.870 ; 4.859 ; 5.476 ; 5.465 ;
; v0         ; hb[1]       ; 4.870 ; 4.877 ; 5.476 ; 5.483 ;
; v0         ; hb[2]       ; 4.799 ; 4.684 ; 5.370 ; 5.290 ;
; v0         ; hb[3]       ; 4.877 ; 4.866 ; 5.483 ; 5.472 ;
; v0         ; hb[4]       ; 4.741 ; 4.882 ; 5.347 ; 5.453 ;
; v0         ; hb[5]       ; 4.988 ; 5.102 ; 5.594 ; 5.673 ;
; v0         ; hb[6]       ; 4.885 ; 4.864 ; 5.491 ; 5.470 ;
; v0         ; s[0]        ; 4.511 ; 4.640 ; 5.117 ; 5.211 ;
; v0         ; s[1]        ; 3.962 ; 4.105 ; 4.646 ; 4.562 ;
; v0         ; s[2]        ; 4.318 ; 4.289 ; 4.830 ; 4.978 ;
; v0         ; s[3]        ; 3.977 ; 3.987 ; 4.540 ; 4.550 ;
; v0         ; v           ; 4.098 ; 4.270 ; 4.818 ; 4.703 ;
; v1         ; B           ; 3.833 ; 4.355 ; 4.941 ; 4.420 ;
; v1         ; C           ; 4.815 ; 4.960 ; 5.384 ; 5.536 ;
; v1         ; N           ; 4.056 ; 4.084 ; 4.632 ; 4.660 ;
; v1         ; Z           ; 5.546 ; 5.283 ; 6.098 ; 5.842 ;
; v1         ; hb[0]       ; 4.566 ; 4.555 ; 5.125 ; 5.114 ;
; v1         ; hb[1]       ; 4.566 ; 4.573 ; 5.125 ; 5.132 ;
; v1         ; hb[2]       ; 4.485 ; 4.380 ; 5.037 ; 4.939 ;
; v1         ; hb[3]       ; 4.573 ; 4.562 ; 5.132 ; 5.121 ;
; v1         ; hb[4]       ; 4.437 ; 4.568 ; 4.996 ; 5.120 ;
; v1         ; hb[5]       ; 4.684 ; 4.788 ; 5.243 ; 5.340 ;
; v1         ; hb[6]       ; 4.581 ; 4.560 ; 5.140 ; 5.119 ;
; v1         ; s[0]        ; 4.207 ; 4.326 ; 4.766 ; 4.878 ;
; v1         ; s[1]        ; 3.707 ; 3.982 ; 4.497 ; 4.279 ;
; v1         ; s[2]        ; 4.018 ; 3.985 ; 4.492 ; 4.625 ;
; v1         ; s[3]        ; 3.911 ; 3.921 ; 4.487 ; 4.497 ;
; v1         ; v           ; 4.189 ; 4.007 ; 4.551 ; 4.780 ;
; v2         ; B           ; 3.896 ; 4.854 ; 5.515 ; 4.482 ;
; v2         ; C           ; 5.314 ;       ;       ; 6.110 ;
; v2         ; N           ; 4.371 ; 4.268 ; 4.766 ; 5.010 ;
; v2         ; Z           ; 5.138 ; 4.986 ; 5.744 ; 5.573 ;
; v2         ; hb[0]       ; 4.269 ; 4.258 ; 4.856 ; 4.845 ;
; v2         ; hb[1]       ; 4.269 ; 4.276 ; 4.856 ; 4.863 ;
; v2         ; hb[2]       ; 4.126 ; 4.171 ; 4.772 ; 4.730 ;
; v2         ; hb[3]       ; 4.276 ; 4.265 ; 4.863 ; 4.852 ;
; v2         ; hb[4]       ; 4.140 ; 4.160 ; 4.727 ; 4.766 ;
; v2         ; hb[5]       ; 4.387 ; 4.380 ; 4.974 ; 4.986 ;
; v2         ; hb[6]       ; 4.284 ; 4.263 ; 4.871 ; 4.850 ;
; v2         ; s[0]        ; 3.910 ; 3.918 ; 4.497 ; 4.524 ;
; v2         ; s[1]        ; 4.118 ; 4.012 ; 4.608 ; 4.745 ;
; v2         ; s[2]        ; 4.303 ; 4.550 ; 5.050 ; 4.946 ;
; v2         ; s[3]        ; 4.226 ; 4.105 ; 4.621 ; 4.847 ;
; v2         ; v           ; 4.037 ; 4.416 ; 4.899 ; 4.635 ;
+------------+-------------+-------+-------+-------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; cki           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; C             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; N             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Z             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; v             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ha[6]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ha[5]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ha[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ha[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ha[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ha[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ha[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hb[6]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hb[5]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hb[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hb[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hb[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hb[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hb[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; s[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; s[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; s[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; s[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; v2                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; v1                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; v0                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; d[0]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; d[1]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; d[2]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; d[3]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ck_man                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sel_mux                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; w[1]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; w[0]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ck                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; cki           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; C             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.33 V              ; -0.00317 V          ; 0.162 V                              ; 0.063 V                              ; 3.54e-09 s                  ; 3.41e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.33 V             ; -0.00317 V         ; 0.162 V                             ; 0.063 V                             ; 3.54e-09 s                 ; 3.41e-09 s                 ; Yes                       ; Yes                       ;
; q[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; q[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; q[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; q[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; N             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; Z             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; v             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; B             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; ha[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ha[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ha[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ha[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ha[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ha[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ha[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; hb[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; hb[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; hb[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; hb[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; hb[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; hb[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; hb[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; s[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; s[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; s[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; s[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.36e-07 V                   ; 2.35 V              ; -0.00444 V          ; 0.18 V                               ; 0.019 V                              ; 7.23e-10 s                  ; 9.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.36e-07 V                  ; 2.35 V             ; -0.00444 V         ; 0.18 V                              ; 0.019 V                             ; 7.23e-10 s                 ; 9.82e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; cki           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; C             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.64 V              ; -0.0109 V           ; 0.244 V                              ; 0.16 V                               ; 2.42e-09 s                  ; 2.37e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.64 V             ; -0.0109 V          ; 0.244 V                             ; 0.16 V                              ; 2.42e-09 s                 ; 2.37e-09 s                 ; No                        ; Yes                       ;
; q[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; q[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; q[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; q[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; N             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; Z             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; v             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; B             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; ha[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ha[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ha[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ha[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ha[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ha[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ha[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; hb[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; hb[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; hb[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; hb[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; hb[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; hb[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; hb[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; s[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; s[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; s[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; s[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-08 V                   ; 2.7 V               ; -0.0212 V           ; 0.204 V                              ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-08 V                  ; 2.7 V              ; -0.0212 V          ; 0.204 V                             ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                             ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; div_freq_FINAL:inst|div_freq_1bit:inst|inst2   ; ck                                             ; 1        ; 1        ; 0        ; 0        ;
; ck_man                                         ; ck_man                                         ; 12       ; 0        ; 0        ; 0        ;
; div_freq_FINAL:inst|div_freq_1bit:inst2|inst2  ; div_freq_FINAL:inst|div_freq_1bit:inst1|inst2  ; 1        ; 1        ; 0        ; 0        ;
; div_freq_FINAL:inst|div_freq_1bit:inst3|inst2  ; div_freq_FINAL:inst|div_freq_1bit:inst2|inst2  ; 1        ; 1        ; 0        ; 0        ;
; div_freq_FINAL:inst|div_freq_1bit:inst5|inst2  ; div_freq_FINAL:inst|div_freq_1bit:inst3|inst2  ; 1        ; 1        ; 0        ; 0        ;
; div_freq_FINAL:inst|div_freq_1bit:inst6|inst2  ; div_freq_FINAL:inst|div_freq_1bit:inst5|inst2  ; 1        ; 1        ; 0        ; 0        ;
; div_freq_FINAL:inst|div_freq_1bit:inst7|inst2  ; div_freq_FINAL:inst|div_freq_1bit:inst6|inst2  ; 1        ; 1        ; 0        ; 0        ;
; div_freq_FINAL:inst|div_freq_1bit:inst8|inst2  ; div_freq_FINAL:inst|div_freq_1bit:inst7|inst2  ; 1        ; 1        ; 0        ; 0        ;
; div_freq_FINAL:inst|div_freq_1bit:inst9|inst2  ; div_freq_FINAL:inst|div_freq_1bit:inst8|inst2  ; 1        ; 1        ; 0        ; 0        ;
; div_freq_FINAL:inst|div_freq_1bit:inst10|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst9|inst2  ; 1        ; 1        ; 0        ; 0        ;
; div_freq_FINAL:inst|div_freq_1bit:inst12|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst10|inst2 ; 1        ; 1        ; 0        ; 0        ;
; div_freq_FINAL:inst|div_freq_1bit:inst13|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst11|inst2 ; 1        ; 1        ; 0        ; 0        ;
; div_freq_FINAL:inst|div_freq_1bit:inst11|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst12|inst2 ; 1        ; 1        ; 0        ; 0        ;
; div_freq_FINAL:inst|div_freq_1bit:inst14|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst13|inst2 ; 1        ; 1        ; 0        ; 0        ;
; div_freq_FINAL:inst|div_freq_1bit:inst15|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst14|inst2 ; 1        ; 1        ; 0        ; 0        ;
; div_freq_FINAL:inst|div_freq_1bit:inst16|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst15|inst2 ; 1        ; 1        ; 0        ; 0        ;
; div_freq_FINAL:inst|div_freq_1bit:inst17|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst16|inst2 ; 1        ; 1        ; 0        ; 0        ;
; div_freq_FINAL:inst|div_freq_1bit:inst18|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst17|inst2 ; 1        ; 1        ; 0        ; 0        ;
; div_freq_FINAL:inst|div_freq_1bit:inst19|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst18|inst2 ; 1        ; 1        ; 0        ; 0        ;
; div_freq_FINAL:inst|div_freq_1bit:inst20|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst19|inst2 ; 1        ; 1        ; 0        ; 0        ;
; div_freq_FINAL:inst|div_freq_1bit:inst21|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst20|inst2 ; 1        ; 1        ; 0        ; 0        ;
; div_freq_FINAL:inst|div_freq_1bit:inst22|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst21|inst2 ; 1        ; 1        ; 0        ; 0        ;
; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst22|inst2 ; 1        ; 1        ; 0        ; 0        ;
; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ; 1        ; 0        ; 0        ; 0        ;
; div_freq_FINAL:inst|div_freq_1bit:inst1|inst2  ; div_freq_FINAL:inst|div_freq_1bit:inst|inst2   ; 1        ; 1        ; 0        ; 0        ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                              ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; div_freq_FINAL:inst|div_freq_1bit:inst|inst2   ; ck                                             ; 1        ; 1        ; 0        ; 0        ;
; ck_man                                         ; ck_man                                         ; 12       ; 0        ; 0        ; 0        ;
; div_freq_FINAL:inst|div_freq_1bit:inst2|inst2  ; div_freq_FINAL:inst|div_freq_1bit:inst1|inst2  ; 1        ; 1        ; 0        ; 0        ;
; div_freq_FINAL:inst|div_freq_1bit:inst3|inst2  ; div_freq_FINAL:inst|div_freq_1bit:inst2|inst2  ; 1        ; 1        ; 0        ; 0        ;
; div_freq_FINAL:inst|div_freq_1bit:inst5|inst2  ; div_freq_FINAL:inst|div_freq_1bit:inst3|inst2  ; 1        ; 1        ; 0        ; 0        ;
; div_freq_FINAL:inst|div_freq_1bit:inst6|inst2  ; div_freq_FINAL:inst|div_freq_1bit:inst5|inst2  ; 1        ; 1        ; 0        ; 0        ;
; div_freq_FINAL:inst|div_freq_1bit:inst7|inst2  ; div_freq_FINAL:inst|div_freq_1bit:inst6|inst2  ; 1        ; 1        ; 0        ; 0        ;
; div_freq_FINAL:inst|div_freq_1bit:inst8|inst2  ; div_freq_FINAL:inst|div_freq_1bit:inst7|inst2  ; 1        ; 1        ; 0        ; 0        ;
; div_freq_FINAL:inst|div_freq_1bit:inst9|inst2  ; div_freq_FINAL:inst|div_freq_1bit:inst8|inst2  ; 1        ; 1        ; 0        ; 0        ;
; div_freq_FINAL:inst|div_freq_1bit:inst10|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst9|inst2  ; 1        ; 1        ; 0        ; 0        ;
; div_freq_FINAL:inst|div_freq_1bit:inst12|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst10|inst2 ; 1        ; 1        ; 0        ; 0        ;
; div_freq_FINAL:inst|div_freq_1bit:inst13|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst11|inst2 ; 1        ; 1        ; 0        ; 0        ;
; div_freq_FINAL:inst|div_freq_1bit:inst11|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst12|inst2 ; 1        ; 1        ; 0        ; 0        ;
; div_freq_FINAL:inst|div_freq_1bit:inst14|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst13|inst2 ; 1        ; 1        ; 0        ; 0        ;
; div_freq_FINAL:inst|div_freq_1bit:inst15|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst14|inst2 ; 1        ; 1        ; 0        ; 0        ;
; div_freq_FINAL:inst|div_freq_1bit:inst16|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst15|inst2 ; 1        ; 1        ; 0        ; 0        ;
; div_freq_FINAL:inst|div_freq_1bit:inst17|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst16|inst2 ; 1        ; 1        ; 0        ; 0        ;
; div_freq_FINAL:inst|div_freq_1bit:inst18|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst17|inst2 ; 1        ; 1        ; 0        ; 0        ;
; div_freq_FINAL:inst|div_freq_1bit:inst19|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst18|inst2 ; 1        ; 1        ; 0        ; 0        ;
; div_freq_FINAL:inst|div_freq_1bit:inst20|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst19|inst2 ; 1        ; 1        ; 0        ; 0        ;
; div_freq_FINAL:inst|div_freq_1bit:inst21|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst20|inst2 ; 1        ; 1        ; 0        ; 0        ;
; div_freq_FINAL:inst|div_freq_1bit:inst22|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst21|inst2 ; 1        ; 1        ; 0        ; 0        ;
; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst22|inst2 ; 1        ; 1        ; 0        ; 0        ;
; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ; div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 ; 1        ; 0        ; 0        ; 0        ;
; div_freq_FINAL:inst|div_freq_1bit:inst1|inst2  ; div_freq_FINAL:inst|div_freq_1bit:inst|inst2   ; 1        ; 1        ; 0        ; 0        ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 12    ; 12   ;
; Unconstrained Input Port Paths  ; 148   ; 148  ;
; Unconstrained Output Ports      ; 28    ; 28   ;
; Unconstrained Output Port Paths ; 199   ; 199  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Tue Jan 30 22:44:36 2024
Info: Command: quartus_sta ProjetoFinalCD -c ProjetoFinalCD
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'ProjetoFinalCD.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name ck_man ck_man
    Info (332105): create_clock -period 1.000 -name div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 div_freq_FINAL:inst|div_freq_1bit:inst23|inst2
    Info (332105): create_clock -period 1.000 -name div_freq_FINAL:inst|div_freq_1bit:inst22|inst2 div_freq_FINAL:inst|div_freq_1bit:inst22|inst2
    Info (332105): create_clock -period 1.000 -name div_freq_FINAL:inst|div_freq_1bit:inst21|inst2 div_freq_FINAL:inst|div_freq_1bit:inst21|inst2
    Info (332105): create_clock -period 1.000 -name div_freq_FINAL:inst|div_freq_1bit:inst20|inst2 div_freq_FINAL:inst|div_freq_1bit:inst20|inst2
    Info (332105): create_clock -period 1.000 -name div_freq_FINAL:inst|div_freq_1bit:inst19|inst2 div_freq_FINAL:inst|div_freq_1bit:inst19|inst2
    Info (332105): create_clock -period 1.000 -name div_freq_FINAL:inst|div_freq_1bit:inst18|inst2 div_freq_FINAL:inst|div_freq_1bit:inst18|inst2
    Info (332105): create_clock -period 1.000 -name div_freq_FINAL:inst|div_freq_1bit:inst17|inst2 div_freq_FINAL:inst|div_freq_1bit:inst17|inst2
    Info (332105): create_clock -period 1.000 -name div_freq_FINAL:inst|div_freq_1bit:inst16|inst2 div_freq_FINAL:inst|div_freq_1bit:inst16|inst2
    Info (332105): create_clock -period 1.000 -name div_freq_FINAL:inst|div_freq_1bit:inst15|inst2 div_freq_FINAL:inst|div_freq_1bit:inst15|inst2
    Info (332105): create_clock -period 1.000 -name div_freq_FINAL:inst|div_freq_1bit:inst14|inst2 div_freq_FINAL:inst|div_freq_1bit:inst14|inst2
    Info (332105): create_clock -period 1.000 -name div_freq_FINAL:inst|div_freq_1bit:inst13|inst2 div_freq_FINAL:inst|div_freq_1bit:inst13|inst2
    Info (332105): create_clock -period 1.000 -name div_freq_FINAL:inst|div_freq_1bit:inst11|inst2 div_freq_FINAL:inst|div_freq_1bit:inst11|inst2
    Info (332105): create_clock -period 1.000 -name div_freq_FINAL:inst|div_freq_1bit:inst12|inst2 div_freq_FINAL:inst|div_freq_1bit:inst12|inst2
    Info (332105): create_clock -period 1.000 -name div_freq_FINAL:inst|div_freq_1bit:inst10|inst2 div_freq_FINAL:inst|div_freq_1bit:inst10|inst2
    Info (332105): create_clock -period 1.000 -name div_freq_FINAL:inst|div_freq_1bit:inst9|inst2 div_freq_FINAL:inst|div_freq_1bit:inst9|inst2
    Info (332105): create_clock -period 1.000 -name div_freq_FINAL:inst|div_freq_1bit:inst8|inst2 div_freq_FINAL:inst|div_freq_1bit:inst8|inst2
    Info (332105): create_clock -period 1.000 -name div_freq_FINAL:inst|div_freq_1bit:inst7|inst2 div_freq_FINAL:inst|div_freq_1bit:inst7|inst2
    Info (332105): create_clock -period 1.000 -name div_freq_FINAL:inst|div_freq_1bit:inst6|inst2 div_freq_FINAL:inst|div_freq_1bit:inst6|inst2
    Info (332105): create_clock -period 1.000 -name div_freq_FINAL:inst|div_freq_1bit:inst5|inst2 div_freq_FINAL:inst|div_freq_1bit:inst5|inst2
    Info (332105): create_clock -period 1.000 -name div_freq_FINAL:inst|div_freq_1bit:inst3|inst2 div_freq_FINAL:inst|div_freq_1bit:inst3|inst2
    Info (332105): create_clock -period 1.000 -name div_freq_FINAL:inst|div_freq_1bit:inst2|inst2 div_freq_FINAL:inst|div_freq_1bit:inst2|inst2
    Info (332105): create_clock -period 1.000 -name div_freq_FINAL:inst|div_freq_1bit:inst1|inst2 div_freq_FINAL:inst|div_freq_1bit:inst1|inst2
    Info (332105): create_clock -period 1.000 -name div_freq_FINAL:inst|div_freq_1bit:inst|inst2 div_freq_FINAL:inst|div_freq_1bit:inst|inst2
    Info (332105): create_clock -period 1.000 -name ck ck
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.526
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.526              -1.033 ck_man 
    Info (332119):     0.018               0.000 div_freq_FINAL:inst|div_freq_1bit:inst12|inst2 
    Info (332119):     0.032               0.000 div_freq_FINAL:inst|div_freq_1bit:inst3|inst2 
    Info (332119):     0.036               0.000 div_freq_FINAL:inst|div_freq_1bit:inst20|inst2 
    Info (332119):     0.041               0.000 div_freq_FINAL:inst|div_freq_1bit:inst8|inst2 
    Info (332119):     0.042               0.000 div_freq_FINAL:inst|div_freq_1bit:inst21|inst2 
    Info (332119):     0.043               0.000 div_freq_FINAL:inst|div_freq_1bit:inst18|inst2 
    Info (332119):     0.045               0.000 div_freq_FINAL:inst|div_freq_1bit:inst9|inst2 
    Info (332119):     0.046               0.000 div_freq_FINAL:inst|div_freq_1bit:inst14|inst2 
    Info (332119):     0.114               0.000 div_freq_FINAL:inst|div_freq_1bit:inst2|inst2 
    Info (332119):     0.170               0.000 div_freq_FINAL:inst|div_freq_1bit:inst22|inst2 
    Info (332119):     0.175               0.000 div_freq_FINAL:inst|div_freq_1bit:inst10|inst2 
    Info (332119):     0.177               0.000 div_freq_FINAL:inst|div_freq_1bit:inst13|inst2 
    Info (332119):     0.177               0.000 div_freq_FINAL:inst|div_freq_1bit:inst7|inst2 
    Info (332119):     0.178               0.000 div_freq_FINAL:inst|div_freq_1bit:inst15|inst2 
    Info (332119):     0.193               0.000 div_freq_FINAL:inst|div_freq_1bit:inst19|inst2 
    Info (332119):     0.195               0.000 div_freq_FINAL:inst|div_freq_1bit:inst5|inst2 
    Info (332119):     0.204               0.000 div_freq_FINAL:inst|div_freq_1bit:inst17|inst2 
    Info (332119):     0.204               0.000 div_freq_FINAL:inst|div_freq_1bit:inst1|inst2 
    Info (332119):     0.238               0.000 div_freq_FINAL:inst|div_freq_1bit:inst6|inst2 
    Info (332119):     0.271               0.000 div_freq_FINAL:inst|div_freq_1bit:inst11|inst2 
    Info (332119):     0.275               0.000 div_freq_FINAL:inst|div_freq_1bit:inst|inst2 
    Info (332119):     0.310               0.000 ck 
    Info (332119):     0.318               0.000 div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 
    Info (332119):     0.332               0.000 div_freq_FINAL:inst|div_freq_1bit:inst16|inst2 
Info (332146): Worst-case hold slack is -0.311
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.311              -0.311 ck 
    Info (332119):    -0.133              -0.133 div_freq_FINAL:inst|div_freq_1bit:inst16|inst2 
    Info (332119):    -0.079              -0.079 div_freq_FINAL:inst|div_freq_1bit:inst|inst2 
    Info (332119):    -0.072              -0.072 div_freq_FINAL:inst|div_freq_1bit:inst11|inst2 
    Info (332119):    -0.037              -0.037 div_freq_FINAL:inst|div_freq_1bit:inst6|inst2 
    Info (332119):     0.013               0.000 div_freq_FINAL:inst|div_freq_1bit:inst14|inst2 
    Info (332119):     0.015               0.000 div_freq_FINAL:inst|div_freq_1bit:inst18|inst2 
    Info (332119):     0.015               0.000 div_freq_FINAL:inst|div_freq_1bit:inst9|inst2 
    Info (332119):     0.017               0.000 div_freq_FINAL:inst|div_freq_1bit:inst21|inst2 
    Info (332119):     0.024               0.000 div_freq_FINAL:inst|div_freq_1bit:inst17|inst2 
    Info (332119):     0.024               0.000 div_freq_FINAL:inst|div_freq_1bit:inst1|inst2 
    Info (332119):     0.025               0.000 div_freq_FINAL:inst|div_freq_1bit:inst20|inst2 
    Info (332119):     0.025               0.000 div_freq_FINAL:inst|div_freq_1bit:inst3|inst2 
    Info (332119):     0.025               0.000 div_freq_FINAL:inst|div_freq_1bit:inst8|inst2 
    Info (332119):     0.034               0.000 div_freq_FINAL:inst|div_freq_1bit:inst5|inst2 
    Info (332119):     0.036               0.000 div_freq_FINAL:inst|div_freq_1bit:inst19|inst2 
    Info (332119):     0.047               0.000 div_freq_FINAL:inst|div_freq_1bit:inst12|inst2 
    Info (332119):     0.047               0.000 div_freq_FINAL:inst|div_freq_1bit:inst15|inst2 
    Info (332119):     0.051               0.000 div_freq_FINAL:inst|div_freq_1bit:inst10|inst2 
    Info (332119):     0.052               0.000 div_freq_FINAL:inst|div_freq_1bit:inst13|inst2 
    Info (332119):     0.052               0.000 div_freq_FINAL:inst|div_freq_1bit:inst7|inst2 
    Info (332119):     0.058               0.000 div_freq_FINAL:inst|div_freq_1bit:inst22|inst2 
    Info (332119):     0.090               0.000 div_freq_FINAL:inst|div_freq_1bit:inst2|inst2 
    Info (332119):     0.327               0.000 ck_man 
    Info (332119):     0.385               0.000 div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -7.000 ck_man 
    Info (332119):    -3.000              -4.000 ck 
    Info (332119):    -1.000              -1.000 div_freq_FINAL:inst|div_freq_1bit:inst10|inst2 
    Info (332119):    -1.000              -1.000 div_freq_FINAL:inst|div_freq_1bit:inst11|inst2 
    Info (332119):    -1.000              -1.000 div_freq_FINAL:inst|div_freq_1bit:inst12|inst2 
    Info (332119):    -1.000              -1.000 div_freq_FINAL:inst|div_freq_1bit:inst13|inst2 
    Info (332119):    -1.000              -1.000 div_freq_FINAL:inst|div_freq_1bit:inst14|inst2 
    Info (332119):    -1.000              -1.000 div_freq_FINAL:inst|div_freq_1bit:inst15|inst2 
    Info (332119):    -1.000              -1.000 div_freq_FINAL:inst|div_freq_1bit:inst16|inst2 
    Info (332119):    -1.000              -1.000 div_freq_FINAL:inst|div_freq_1bit:inst17|inst2 
    Info (332119):    -1.000              -1.000 div_freq_FINAL:inst|div_freq_1bit:inst18|inst2 
    Info (332119):    -1.000              -1.000 div_freq_FINAL:inst|div_freq_1bit:inst19|inst2 
    Info (332119):    -1.000              -1.000 div_freq_FINAL:inst|div_freq_1bit:inst1|inst2 
    Info (332119):    -1.000              -1.000 div_freq_FINAL:inst|div_freq_1bit:inst20|inst2 
    Info (332119):    -1.000              -1.000 div_freq_FINAL:inst|div_freq_1bit:inst21|inst2 
    Info (332119):    -1.000              -1.000 div_freq_FINAL:inst|div_freq_1bit:inst22|inst2 
    Info (332119):    -1.000              -1.000 div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 
    Info (332119):    -1.000              -1.000 div_freq_FINAL:inst|div_freq_1bit:inst2|inst2 
    Info (332119):    -1.000              -1.000 div_freq_FINAL:inst|div_freq_1bit:inst3|inst2 
    Info (332119):    -1.000              -1.000 div_freq_FINAL:inst|div_freq_1bit:inst5|inst2 
    Info (332119):    -1.000              -1.000 div_freq_FINAL:inst|div_freq_1bit:inst6|inst2 
    Info (332119):    -1.000              -1.000 div_freq_FINAL:inst|div_freq_1bit:inst7|inst2 
    Info (332119):    -1.000              -1.000 div_freq_FINAL:inst|div_freq_1bit:inst8|inst2 
    Info (332119):    -1.000              -1.000 div_freq_FINAL:inst|div_freq_1bit:inst9|inst2 
    Info (332119):    -1.000              -1.000 div_freq_FINAL:inst|div_freq_1bit:inst|inst2 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.360
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.360              -0.597 ck_man 
    Info (332119):     0.087               0.000 div_freq_FINAL:inst|div_freq_1bit:inst12|inst2 
    Info (332119):     0.098               0.000 div_freq_FINAL:inst|div_freq_1bit:inst3|inst2 
    Info (332119):     0.105               0.000 div_freq_FINAL:inst|div_freq_1bit:inst20|inst2 
    Info (332119):     0.109               0.000 div_freq_FINAL:inst|div_freq_1bit:inst18|inst2 
    Info (332119):     0.109               0.000 div_freq_FINAL:inst|div_freq_1bit:inst21|inst2 
    Info (332119):     0.110               0.000 div_freq_FINAL:inst|div_freq_1bit:inst8|inst2 
    Info (332119):     0.111               0.000 div_freq_FINAL:inst|div_freq_1bit:inst9|inst2 
    Info (332119):     0.112               0.000 div_freq_FINAL:inst|div_freq_1bit:inst14|inst2 
    Info (332119):     0.168               0.000 div_freq_FINAL:inst|div_freq_1bit:inst2|inst2 
    Info (332119):     0.213               0.000 div_freq_FINAL:inst|div_freq_1bit:inst22|inst2 
    Info (332119):     0.218               0.000 div_freq_FINAL:inst|div_freq_1bit:inst10|inst2 
    Info (332119):     0.218               0.000 div_freq_FINAL:inst|div_freq_1bit:inst13|inst2 
    Info (332119):     0.218               0.000 div_freq_FINAL:inst|div_freq_1bit:inst7|inst2 
    Info (332119):     0.222               0.000 div_freq_FINAL:inst|div_freq_1bit:inst15|inst2 
    Info (332119):     0.226               0.000 div_freq_FINAL:inst|div_freq_1bit:inst19|inst2 
    Info (332119):     0.228               0.000 div_freq_FINAL:inst|div_freq_1bit:inst5|inst2 
    Info (332119):     0.236               0.000 div_freq_FINAL:inst|div_freq_1bit:inst17|inst2 
    Info (332119):     0.236               0.000 div_freq_FINAL:inst|div_freq_1bit:inst1|inst2 
    Info (332119):     0.279               0.000 div_freq_FINAL:inst|div_freq_1bit:inst6|inst2 
    Info (332119):     0.300               0.000 div_freq_FINAL:inst|div_freq_1bit:inst11|inst2 
    Info (332119):     0.314               0.000 div_freq_FINAL:inst|div_freq_1bit:inst|inst2 
    Info (332119):     0.354               0.000 div_freq_FINAL:inst|div_freq_1bit:inst16|inst2 
    Info (332119):     0.383               0.000 ck 
    Info (332119):     0.398               0.000 div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 
Info (332146): Worst-case hold slack is -0.346
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.346              -0.346 ck 
    Info (332119):    -0.131              -0.131 div_freq_FINAL:inst|div_freq_1bit:inst16|inst2 
    Info (332119):    -0.090              -0.090 div_freq_FINAL:inst|div_freq_1bit:inst|inst2 
    Info (332119):    -0.076              -0.076 div_freq_FINAL:inst|div_freq_1bit:inst11|inst2 
    Info (332119):    -0.054              -0.054 div_freq_FINAL:inst|div_freq_1bit:inst6|inst2 
    Info (332119):    -0.015              -0.015 div_freq_FINAL:inst|div_freq_1bit:inst14|inst2 
    Info (332119):    -0.014              -0.014 div_freq_FINAL:inst|div_freq_1bit:inst9|inst2 
    Info (332119):    -0.013              -0.013 div_freq_FINAL:inst|div_freq_1bit:inst18|inst2 
    Info (332119):    -0.011              -0.011 div_freq_FINAL:inst|div_freq_1bit:inst21|inst2 
    Info (332119):    -0.006              -0.006 div_freq_FINAL:inst|div_freq_1bit:inst8|inst2 
    Info (332119):    -0.003              -0.003 div_freq_FINAL:inst|div_freq_1bit:inst20|inst2 
    Info (332119):     0.000               0.000 div_freq_FINAL:inst|div_freq_1bit:inst3|inst2 
    Info (332119):     0.012               0.000 div_freq_FINAL:inst|div_freq_1bit:inst17|inst2 
    Info (332119):     0.012               0.000 div_freq_FINAL:inst|div_freq_1bit:inst1|inst2 
    Info (332119):     0.019               0.000 div_freq_FINAL:inst|div_freq_1bit:inst12|inst2 
    Info (332119):     0.021               0.000 div_freq_FINAL:inst|div_freq_1bit:inst5|inst2 
    Info (332119):     0.022               0.000 div_freq_FINAL:inst|div_freq_1bit:inst19|inst2 
    Info (332119):     0.038               0.000 div_freq_FINAL:inst|div_freq_1bit:inst15|inst2 
    Info (332119):     0.052               0.000 div_freq_FINAL:inst|div_freq_1bit:inst10|inst2 
    Info (332119):     0.054               0.000 div_freq_FINAL:inst|div_freq_1bit:inst13|inst2 
    Info (332119):     0.054               0.000 div_freq_FINAL:inst|div_freq_1bit:inst2|inst2 
    Info (332119):     0.054               0.000 div_freq_FINAL:inst|div_freq_1bit:inst7|inst2 
    Info (332119):     0.057               0.000 div_freq_FINAL:inst|div_freq_1bit:inst22|inst2 
    Info (332119):     0.291               0.000 ck_man 
    Info (332119):     0.341               0.000 div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -7.000 ck_man 
    Info (332119):    -3.000              -4.000 ck 
    Info (332119):    -1.000              -1.000 div_freq_FINAL:inst|div_freq_1bit:inst10|inst2 
    Info (332119):    -1.000              -1.000 div_freq_FINAL:inst|div_freq_1bit:inst11|inst2 
    Info (332119):    -1.000              -1.000 div_freq_FINAL:inst|div_freq_1bit:inst12|inst2 
    Info (332119):    -1.000              -1.000 div_freq_FINAL:inst|div_freq_1bit:inst13|inst2 
    Info (332119):    -1.000              -1.000 div_freq_FINAL:inst|div_freq_1bit:inst14|inst2 
    Info (332119):    -1.000              -1.000 div_freq_FINAL:inst|div_freq_1bit:inst15|inst2 
    Info (332119):    -1.000              -1.000 div_freq_FINAL:inst|div_freq_1bit:inst16|inst2 
    Info (332119):    -1.000              -1.000 div_freq_FINAL:inst|div_freq_1bit:inst17|inst2 
    Info (332119):    -1.000              -1.000 div_freq_FINAL:inst|div_freq_1bit:inst18|inst2 
    Info (332119):    -1.000              -1.000 div_freq_FINAL:inst|div_freq_1bit:inst19|inst2 
    Info (332119):    -1.000              -1.000 div_freq_FINAL:inst|div_freq_1bit:inst1|inst2 
    Info (332119):    -1.000              -1.000 div_freq_FINAL:inst|div_freq_1bit:inst20|inst2 
    Info (332119):    -1.000              -1.000 div_freq_FINAL:inst|div_freq_1bit:inst21|inst2 
    Info (332119):    -1.000              -1.000 div_freq_FINAL:inst|div_freq_1bit:inst22|inst2 
    Info (332119):    -1.000              -1.000 div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 
    Info (332119):    -1.000              -1.000 div_freq_FINAL:inst|div_freq_1bit:inst2|inst2 
    Info (332119):    -1.000              -1.000 div_freq_FINAL:inst|div_freq_1bit:inst3|inst2 
    Info (332119):    -1.000              -1.000 div_freq_FINAL:inst|div_freq_1bit:inst5|inst2 
    Info (332119):    -1.000              -1.000 div_freq_FINAL:inst|div_freq_1bit:inst6|inst2 
    Info (332119):    -1.000              -1.000 div_freq_FINAL:inst|div_freq_1bit:inst7|inst2 
    Info (332119):    -1.000              -1.000 div_freq_FINAL:inst|div_freq_1bit:inst8|inst2 
    Info (332119):    -1.000              -1.000 div_freq_FINAL:inst|div_freq_1bit:inst9|inst2 
    Info (332119):    -1.000              -1.000 div_freq_FINAL:inst|div_freq_1bit:inst|inst2 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 0.146
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.146               0.000 ck_man 
    Info (332119):     0.232               0.000 div_freq_FINAL:inst|div_freq_1bit:inst12|inst2 
    Info (332119):     0.238               0.000 div_freq_FINAL:inst|div_freq_1bit:inst3|inst2 
    Info (332119):     0.241               0.000 div_freq_FINAL:inst|div_freq_1bit:inst20|inst2 
    Info (332119):     0.243               0.000 div_freq_FINAL:inst|div_freq_1bit:inst8|inst2 
    Info (332119):     0.244               0.000 div_freq_FINAL:inst|div_freq_1bit:inst14|inst2 
    Info (332119):     0.246               0.000 div_freq_FINAL:inst|div_freq_1bit:inst21|inst2 
    Info (332119):     0.247               0.000 div_freq_FINAL:inst|div_freq_1bit:inst18|inst2 
    Info (332119):     0.247               0.000 div_freq_FINAL:inst|div_freq_1bit:inst9|inst2 
    Info (332119):     0.304               0.000 div_freq_FINAL:inst|div_freq_1bit:inst2|inst2 
    Info (332119):     0.331               0.000 div_freq_FINAL:inst|div_freq_1bit:inst22|inst2 
    Info (332119):     0.337               0.000 div_freq_FINAL:inst|div_freq_1bit:inst10|inst2 
    Info (332119):     0.338               0.000 div_freq_FINAL:inst|div_freq_1bit:inst13|inst2 
    Info (332119):     0.338               0.000 div_freq_FINAL:inst|div_freq_1bit:inst7|inst2 
    Info (332119):     0.341               0.000 div_freq_FINAL:inst|div_freq_1bit:inst15|inst2 
    Info (332119):     0.354               0.000 div_freq_FINAL:inst|div_freq_1bit:inst19|inst2 
    Info (332119):     0.356               0.000 div_freq_FINAL:inst|div_freq_1bit:inst5|inst2 
    Info (332119):     0.358               0.000 div_freq_FINAL:inst|div_freq_1bit:inst1|inst2 
    Info (332119):     0.359               0.000 div_freq_FINAL:inst|div_freq_1bit:inst17|inst2 
    Info (332119):     0.378               0.000 div_freq_FINAL:inst|div_freq_1bit:inst6|inst2 
    Info (332119):     0.387               0.000 div_freq_FINAL:inst|div_freq_1bit:inst11|inst2 
    Info (332119):     0.391               0.000 div_freq_FINAL:inst|div_freq_1bit:inst|inst2 
    Info (332119):     0.421               0.000 div_freq_FINAL:inst|div_freq_1bit:inst16|inst2 
    Info (332119):     0.472               0.000 ck 
    Info (332119):     0.626               0.000 div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case hold slack is -0.233
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.233              -0.233 ck 
    Info (332119):    -0.069              -0.069 div_freq_FINAL:inst|div_freq_1bit:inst16|inst2 
    Info (332119):    -0.045              -0.045 div_freq_FINAL:inst|div_freq_1bit:inst11|inst2 
    Info (332119):    -0.044              -0.044 div_freq_FINAL:inst|div_freq_1bit:inst|inst2 
    Info (332119):    -0.035              -0.035 div_freq_FINAL:inst|div_freq_1bit:inst6|inst2 
    Info (332119):    -0.005              -0.005 div_freq_FINAL:inst|div_freq_1bit:inst17|inst2 
    Info (332119):    -0.004              -0.004 div_freq_FINAL:inst|div_freq_1bit:inst1|inst2 
    Info (332119):    -0.001              -0.001 div_freq_FINAL:inst|div_freq_1bit:inst15|inst2 
    Info (332119):     0.000               0.000 div_freq_FINAL:inst|div_freq_1bit:inst19|inst2 
    Info (332119):     0.000               0.000 div_freq_FINAL:inst|div_freq_1bit:inst5|inst2 
    Info (332119):     0.002               0.000 div_freq_FINAL:inst|div_freq_1bit:inst10|inst2 
    Info (332119):     0.004               0.000 div_freq_FINAL:inst|div_freq_1bit:inst13|inst2 
    Info (332119):     0.004               0.000 div_freq_FINAL:inst|div_freq_1bit:inst7|inst2 
    Info (332119):     0.007               0.000 div_freq_FINAL:inst|div_freq_1bit:inst22|inst2 
    Info (332119):     0.011               0.000 div_freq_FINAL:inst|div_freq_1bit:inst18|inst2 
    Info (332119):     0.012               0.000 div_freq_FINAL:inst|div_freq_1bit:inst14|inst2 
    Info (332119):     0.012               0.000 div_freq_FINAL:inst|div_freq_1bit:inst21|inst2 
    Info (332119):     0.012               0.000 div_freq_FINAL:inst|div_freq_1bit:inst9|inst2 
    Info (332119):     0.016               0.000 div_freq_FINAL:inst|div_freq_1bit:inst20|inst2 
    Info (332119):     0.017               0.000 div_freq_FINAL:inst|div_freq_1bit:inst3|inst2 
    Info (332119):     0.017               0.000 div_freq_FINAL:inst|div_freq_1bit:inst8|inst2 
    Info (332119):     0.030               0.000 div_freq_FINAL:inst|div_freq_1bit:inst12|inst2 
    Info (332119):     0.052               0.000 div_freq_FINAL:inst|div_freq_1bit:inst2|inst2 
    Info (332119):     0.167               0.000 ck_man 
    Info (332119):     0.208               0.000 div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -7.740 ck_man 
    Info (332119):    -3.000              -4.000 ck 
    Info (332119):    -1.000              -1.000 div_freq_FINAL:inst|div_freq_1bit:inst10|inst2 
    Info (332119):    -1.000              -1.000 div_freq_FINAL:inst|div_freq_1bit:inst11|inst2 
    Info (332119):    -1.000              -1.000 div_freq_FINAL:inst|div_freq_1bit:inst12|inst2 
    Info (332119):    -1.000              -1.000 div_freq_FINAL:inst|div_freq_1bit:inst13|inst2 
    Info (332119):    -1.000              -1.000 div_freq_FINAL:inst|div_freq_1bit:inst14|inst2 
    Info (332119):    -1.000              -1.000 div_freq_FINAL:inst|div_freq_1bit:inst15|inst2 
    Info (332119):    -1.000              -1.000 div_freq_FINAL:inst|div_freq_1bit:inst16|inst2 
    Info (332119):    -1.000              -1.000 div_freq_FINAL:inst|div_freq_1bit:inst17|inst2 
    Info (332119):    -1.000              -1.000 div_freq_FINAL:inst|div_freq_1bit:inst18|inst2 
    Info (332119):    -1.000              -1.000 div_freq_FINAL:inst|div_freq_1bit:inst19|inst2 
    Info (332119):    -1.000              -1.000 div_freq_FINAL:inst|div_freq_1bit:inst1|inst2 
    Info (332119):    -1.000              -1.000 div_freq_FINAL:inst|div_freq_1bit:inst20|inst2 
    Info (332119):    -1.000              -1.000 div_freq_FINAL:inst|div_freq_1bit:inst21|inst2 
    Info (332119):    -1.000              -1.000 div_freq_FINAL:inst|div_freq_1bit:inst22|inst2 
    Info (332119):    -1.000              -1.000 div_freq_FINAL:inst|div_freq_1bit:inst23|inst2 
    Info (332119):    -1.000              -1.000 div_freq_FINAL:inst|div_freq_1bit:inst2|inst2 
    Info (332119):    -1.000              -1.000 div_freq_FINAL:inst|div_freq_1bit:inst3|inst2 
    Info (332119):    -1.000              -1.000 div_freq_FINAL:inst|div_freq_1bit:inst5|inst2 
    Info (332119):    -1.000              -1.000 div_freq_FINAL:inst|div_freq_1bit:inst6|inst2 
    Info (332119):    -1.000              -1.000 div_freq_FINAL:inst|div_freq_1bit:inst7|inst2 
    Info (332119):    -1.000              -1.000 div_freq_FINAL:inst|div_freq_1bit:inst8|inst2 
    Info (332119):    -1.000              -1.000 div_freq_FINAL:inst|div_freq_1bit:inst9|inst2 
    Info (332119):    -1.000              -1.000 div_freq_FINAL:inst|div_freq_1bit:inst|inst2 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4675 megabytes
    Info: Processing ended: Tue Jan 30 22:44:38 2024
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


