# Digital-electronics-1
## Labs
*hello hello*
~~chyba~~

Meno|Priezvisko
------- | -------
Filip|Sisolak

**Source code**

```vhdl
architecture data flow 
```
