Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Dec  3 13:17:58 2024
| Host         : Macbook-SE-M16-Pepper running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Display_system_timing_summary_routed.rpt -pb Display_system_timing_summary_routed.pb -rpx Display_system_timing_summary_routed.rpx -warn_on_violation
| Design       : Display_system
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    149         
TIMING-18  Warning           Missing input or output delay  15          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (169)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (273)
5. checking no_input_delay (11)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (169)
--------------------------
 There are 127 register/latch pins with no clock driven by root clock pin: clk_div_inst/clk_out_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divClock_inst/clk_out_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (273)
--------------------------------------------------
 There are 273 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.591        0.000                      0                 2006        0.090        0.000                      0                 2006        4.500        0.000                       0                  1039  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.591        0.000                      0                 2006        0.090        0.000                      0                 2006        4.500        0.000                       0                  1039  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.591ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.591ns  (required time - arrival time)
  Source:                 at/memory/row_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/memory/col_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.165ns  (logic 1.782ns (19.443%)  route 7.383ns (80.557%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1038, routed)        1.558     5.079    at/memory/clk_IBUF_BUFG
    SLICE_X11Y31         FDRE                                         r  at/memory/row_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  at/memory/row_reg[1]_rep/Q
                         net (fo=103, routed)         0.884     6.419    at/memory/row_reg[1]_rep_n_0
    SLICE_X10Y28         LUT2 (Prop_lut2_I0_O)        0.150     6.569 f  at/memory/memory_array[3][31][6]_i_12/O
                         net (fo=278, routed)         1.881     8.450    at/memory/memory_array[3][31][6]_i_12_n_0
    SLICE_X33Y15         LUT5 (Prop_lut5_I4_O)        0.354     8.804 f  at/memory/col[31]_i_432/O
                         net (fo=1, routed)           0.709     9.513    at/memory/col[31]_i_432_n_0
    SLICE_X31Y13         LUT6 (Prop_lut6_I1_O)        0.326     9.839 f  at/memory/col[31]_i_202/O
                         net (fo=2, routed)           1.002    10.841    at/memory/col[31]_i_202_n_0
    SLICE_X31Y18         LUT6 (Prop_lut6_I5_O)        0.124    10.965 r  at/memory/col[31]_i_71/O
                         net (fo=2, routed)           0.490    11.455    at/memory/col[31]_i_71_n_0
    SLICE_X31Y19         LUT6 (Prop_lut6_I4_O)        0.124    11.579 r  at/memory/col[31]_i_24/O
                         net (fo=1, routed)           0.703    12.282    at/memory/col[31]_i_24_n_0
    SLICE_X14Y19         LUT6 (Prop_lut6_I3_O)        0.124    12.406 f  at/memory/col[31]_i_4/O
                         net (fo=1, routed)           1.081    13.487    at/memory/col[31]_i_4_n_0
    SLICE_X15Y30         LUT6 (Prop_lut6_I1_O)        0.124    13.611 r  at/memory/col[31]_i_1/O
                         net (fo=36, routed)          0.633    14.245    at/memory/col[31]_i_1_n_0
    SLICE_X14Y29         FDRE                                         r  at/memory/col_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1038, routed)        1.439    14.780    at/memory/clk_IBUF_BUFG
    SLICE_X14Y29         FDRE                                         r  at/memory/col_reg[1]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X14Y29         FDRE (Setup_fdre_C_CE)      -0.169    14.836    at/memory/col_reg[1]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                         -14.245    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.591ns  (required time - arrival time)
  Source:                 at/memory/row_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/memory/col_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.165ns  (logic 1.782ns (19.443%)  route 7.383ns (80.557%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1038, routed)        1.558     5.079    at/memory/clk_IBUF_BUFG
    SLICE_X11Y31         FDRE                                         r  at/memory/row_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  at/memory/row_reg[1]_rep/Q
                         net (fo=103, routed)         0.884     6.419    at/memory/row_reg[1]_rep_n_0
    SLICE_X10Y28         LUT2 (Prop_lut2_I0_O)        0.150     6.569 f  at/memory/memory_array[3][31][6]_i_12/O
                         net (fo=278, routed)         1.881     8.450    at/memory/memory_array[3][31][6]_i_12_n_0
    SLICE_X33Y15         LUT5 (Prop_lut5_I4_O)        0.354     8.804 f  at/memory/col[31]_i_432/O
                         net (fo=1, routed)           0.709     9.513    at/memory/col[31]_i_432_n_0
    SLICE_X31Y13         LUT6 (Prop_lut6_I1_O)        0.326     9.839 f  at/memory/col[31]_i_202/O
                         net (fo=2, routed)           1.002    10.841    at/memory/col[31]_i_202_n_0
    SLICE_X31Y18         LUT6 (Prop_lut6_I5_O)        0.124    10.965 r  at/memory/col[31]_i_71/O
                         net (fo=2, routed)           0.490    11.455    at/memory/col[31]_i_71_n_0
    SLICE_X31Y19         LUT6 (Prop_lut6_I4_O)        0.124    11.579 r  at/memory/col[31]_i_24/O
                         net (fo=1, routed)           0.703    12.282    at/memory/col[31]_i_24_n_0
    SLICE_X14Y19         LUT6 (Prop_lut6_I3_O)        0.124    12.406 f  at/memory/col[31]_i_4/O
                         net (fo=1, routed)           1.081    13.487    at/memory/col[31]_i_4_n_0
    SLICE_X15Y30         LUT6 (Prop_lut6_I1_O)        0.124    13.611 r  at/memory/col[31]_i_1/O
                         net (fo=36, routed)          0.633    14.245    at/memory/col[31]_i_1_n_0
    SLICE_X14Y29         FDRE                                         r  at/memory/col_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1038, routed)        1.439    14.780    at/memory/clk_IBUF_BUFG
    SLICE_X14Y29         FDRE                                         r  at/memory/col_reg[2]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X14Y29         FDRE (Setup_fdre_C_CE)      -0.169    14.836    at/memory/col_reg[2]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                         -14.245    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.591ns  (required time - arrival time)
  Source:                 at/memory/row_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/memory/col_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.165ns  (logic 1.782ns (19.443%)  route 7.383ns (80.557%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1038, routed)        1.558     5.079    at/memory/clk_IBUF_BUFG
    SLICE_X11Y31         FDRE                                         r  at/memory/row_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  at/memory/row_reg[1]_rep/Q
                         net (fo=103, routed)         0.884     6.419    at/memory/row_reg[1]_rep_n_0
    SLICE_X10Y28         LUT2 (Prop_lut2_I0_O)        0.150     6.569 f  at/memory/memory_array[3][31][6]_i_12/O
                         net (fo=278, routed)         1.881     8.450    at/memory/memory_array[3][31][6]_i_12_n_0
    SLICE_X33Y15         LUT5 (Prop_lut5_I4_O)        0.354     8.804 f  at/memory/col[31]_i_432/O
                         net (fo=1, routed)           0.709     9.513    at/memory/col[31]_i_432_n_0
    SLICE_X31Y13         LUT6 (Prop_lut6_I1_O)        0.326     9.839 f  at/memory/col[31]_i_202/O
                         net (fo=2, routed)           1.002    10.841    at/memory/col[31]_i_202_n_0
    SLICE_X31Y18         LUT6 (Prop_lut6_I5_O)        0.124    10.965 r  at/memory/col[31]_i_71/O
                         net (fo=2, routed)           0.490    11.455    at/memory/col[31]_i_71_n_0
    SLICE_X31Y19         LUT6 (Prop_lut6_I4_O)        0.124    11.579 r  at/memory/col[31]_i_24/O
                         net (fo=1, routed)           0.703    12.282    at/memory/col[31]_i_24_n_0
    SLICE_X14Y19         LUT6 (Prop_lut6_I3_O)        0.124    12.406 f  at/memory/col[31]_i_4/O
                         net (fo=1, routed)           1.081    13.487    at/memory/col[31]_i_4_n_0
    SLICE_X15Y30         LUT6 (Prop_lut6_I1_O)        0.124    13.611 r  at/memory/col[31]_i_1/O
                         net (fo=36, routed)          0.633    14.245    at/memory/col[31]_i_1_n_0
    SLICE_X14Y29         FDRE                                         r  at/memory/col_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1038, routed)        1.439    14.780    at/memory/clk_IBUF_BUFG
    SLICE_X14Y29         FDRE                                         r  at/memory/col_reg[4]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X14Y29         FDRE (Setup_fdre_C_CE)      -0.169    14.836    at/memory/col_reg[4]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                         -14.245    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.605ns  (required time - arrival time)
  Source:                 at/memory/row_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/memory/col_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.116ns  (logic 1.782ns (19.549%)  route 7.334ns (80.451%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1038, routed)        1.558     5.079    at/memory/clk_IBUF_BUFG
    SLICE_X11Y31         FDRE                                         r  at/memory/row_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  at/memory/row_reg[1]_rep/Q
                         net (fo=103, routed)         0.884     6.419    at/memory/row_reg[1]_rep_n_0
    SLICE_X10Y28         LUT2 (Prop_lut2_I0_O)        0.150     6.569 f  at/memory/memory_array[3][31][6]_i_12/O
                         net (fo=278, routed)         1.881     8.450    at/memory/memory_array[3][31][6]_i_12_n_0
    SLICE_X33Y15         LUT5 (Prop_lut5_I4_O)        0.354     8.804 f  at/memory/col[31]_i_432/O
                         net (fo=1, routed)           0.709     9.513    at/memory/col[31]_i_432_n_0
    SLICE_X31Y13         LUT6 (Prop_lut6_I1_O)        0.326     9.839 f  at/memory/col[31]_i_202/O
                         net (fo=2, routed)           1.002    10.841    at/memory/col[31]_i_202_n_0
    SLICE_X31Y18         LUT6 (Prop_lut6_I5_O)        0.124    10.965 r  at/memory/col[31]_i_71/O
                         net (fo=2, routed)           0.490    11.455    at/memory/col[31]_i_71_n_0
    SLICE_X31Y19         LUT6 (Prop_lut6_I4_O)        0.124    11.579 r  at/memory/col[31]_i_24/O
                         net (fo=1, routed)           0.703    12.282    at/memory/col[31]_i_24_n_0
    SLICE_X14Y19         LUT6 (Prop_lut6_I3_O)        0.124    12.406 f  at/memory/col[31]_i_4/O
                         net (fo=1, routed)           1.081    13.487    at/memory/col[31]_i_4_n_0
    SLICE_X15Y30         LUT6 (Prop_lut6_I1_O)        0.124    13.611 r  at/memory/col[31]_i_1/O
                         net (fo=36, routed)          0.583    14.195    at/memory/col[31]_i_1_n_0
    SLICE_X13Y30         FDRE                                         r  at/memory/col_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1038, routed)        1.439    14.780    at/memory/clk_IBUF_BUFG
    SLICE_X13Y30         FDRE                                         r  at/memory/col_reg[22]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X13Y30         FDRE (Setup_fdre_C_CE)      -0.205    14.800    at/memory/col_reg[22]
  -------------------------------------------------------------------
                         required time                         14.800    
                         arrival time                         -14.195    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.605ns  (required time - arrival time)
  Source:                 at/memory/row_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/memory/col_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.116ns  (logic 1.782ns (19.549%)  route 7.334ns (80.451%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1038, routed)        1.558     5.079    at/memory/clk_IBUF_BUFG
    SLICE_X11Y31         FDRE                                         r  at/memory/row_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  at/memory/row_reg[1]_rep/Q
                         net (fo=103, routed)         0.884     6.419    at/memory/row_reg[1]_rep_n_0
    SLICE_X10Y28         LUT2 (Prop_lut2_I0_O)        0.150     6.569 f  at/memory/memory_array[3][31][6]_i_12/O
                         net (fo=278, routed)         1.881     8.450    at/memory/memory_array[3][31][6]_i_12_n_0
    SLICE_X33Y15         LUT5 (Prop_lut5_I4_O)        0.354     8.804 f  at/memory/col[31]_i_432/O
                         net (fo=1, routed)           0.709     9.513    at/memory/col[31]_i_432_n_0
    SLICE_X31Y13         LUT6 (Prop_lut6_I1_O)        0.326     9.839 f  at/memory/col[31]_i_202/O
                         net (fo=2, routed)           1.002    10.841    at/memory/col[31]_i_202_n_0
    SLICE_X31Y18         LUT6 (Prop_lut6_I5_O)        0.124    10.965 r  at/memory/col[31]_i_71/O
                         net (fo=2, routed)           0.490    11.455    at/memory/col[31]_i_71_n_0
    SLICE_X31Y19         LUT6 (Prop_lut6_I4_O)        0.124    11.579 r  at/memory/col[31]_i_24/O
                         net (fo=1, routed)           0.703    12.282    at/memory/col[31]_i_24_n_0
    SLICE_X14Y19         LUT6 (Prop_lut6_I3_O)        0.124    12.406 f  at/memory/col[31]_i_4/O
                         net (fo=1, routed)           1.081    13.487    at/memory/col[31]_i_4_n_0
    SLICE_X15Y30         LUT6 (Prop_lut6_I1_O)        0.124    13.611 r  at/memory/col[31]_i_1/O
                         net (fo=36, routed)          0.583    14.195    at/memory/col[31]_i_1_n_0
    SLICE_X13Y30         FDRE                                         r  at/memory/col_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1038, routed)        1.439    14.780    at/memory/clk_IBUF_BUFG
    SLICE_X13Y30         FDRE                                         r  at/memory/col_reg[23]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X13Y30         FDRE (Setup_fdre_C_CE)      -0.205    14.800    at/memory/col_reg[23]
  -------------------------------------------------------------------
                         required time                         14.800    
                         arrival time                         -14.195    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.605ns  (required time - arrival time)
  Source:                 at/memory/row_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/memory/col_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.116ns  (logic 1.782ns (19.549%)  route 7.334ns (80.451%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1038, routed)        1.558     5.079    at/memory/clk_IBUF_BUFG
    SLICE_X11Y31         FDRE                                         r  at/memory/row_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  at/memory/row_reg[1]_rep/Q
                         net (fo=103, routed)         0.884     6.419    at/memory/row_reg[1]_rep_n_0
    SLICE_X10Y28         LUT2 (Prop_lut2_I0_O)        0.150     6.569 f  at/memory/memory_array[3][31][6]_i_12/O
                         net (fo=278, routed)         1.881     8.450    at/memory/memory_array[3][31][6]_i_12_n_0
    SLICE_X33Y15         LUT5 (Prop_lut5_I4_O)        0.354     8.804 f  at/memory/col[31]_i_432/O
                         net (fo=1, routed)           0.709     9.513    at/memory/col[31]_i_432_n_0
    SLICE_X31Y13         LUT6 (Prop_lut6_I1_O)        0.326     9.839 f  at/memory/col[31]_i_202/O
                         net (fo=2, routed)           1.002    10.841    at/memory/col[31]_i_202_n_0
    SLICE_X31Y18         LUT6 (Prop_lut6_I5_O)        0.124    10.965 r  at/memory/col[31]_i_71/O
                         net (fo=2, routed)           0.490    11.455    at/memory/col[31]_i_71_n_0
    SLICE_X31Y19         LUT6 (Prop_lut6_I4_O)        0.124    11.579 r  at/memory/col[31]_i_24/O
                         net (fo=1, routed)           0.703    12.282    at/memory/col[31]_i_24_n_0
    SLICE_X14Y19         LUT6 (Prop_lut6_I3_O)        0.124    12.406 f  at/memory/col[31]_i_4/O
                         net (fo=1, routed)           1.081    13.487    at/memory/col[31]_i_4_n_0
    SLICE_X15Y30         LUT6 (Prop_lut6_I1_O)        0.124    13.611 r  at/memory/col[31]_i_1/O
                         net (fo=36, routed)          0.583    14.195    at/memory/col[31]_i_1_n_0
    SLICE_X13Y30         FDRE                                         r  at/memory/col_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1038, routed)        1.439    14.780    at/memory/clk_IBUF_BUFG
    SLICE_X13Y30         FDRE                                         r  at/memory/col_reg[9]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X13Y30         FDRE (Setup_fdre_C_CE)      -0.205    14.800    at/memory/col_reg[9]
  -------------------------------------------------------------------
                         required time                         14.800    
                         arrival time                         -14.195    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.609ns  (required time - arrival time)
  Source:                 at/memory/row_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/memory/col_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.116ns  (logic 1.782ns (19.549%)  route 7.334ns (80.451%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1038, routed)        1.558     5.079    at/memory/clk_IBUF_BUFG
    SLICE_X11Y31         FDRE                                         r  at/memory/row_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  at/memory/row_reg[1]_rep/Q
                         net (fo=103, routed)         0.884     6.419    at/memory/row_reg[1]_rep_n_0
    SLICE_X10Y28         LUT2 (Prop_lut2_I0_O)        0.150     6.569 f  at/memory/memory_array[3][31][6]_i_12/O
                         net (fo=278, routed)         1.881     8.450    at/memory/memory_array[3][31][6]_i_12_n_0
    SLICE_X33Y15         LUT5 (Prop_lut5_I4_O)        0.354     8.804 f  at/memory/col[31]_i_432/O
                         net (fo=1, routed)           0.709     9.513    at/memory/col[31]_i_432_n_0
    SLICE_X31Y13         LUT6 (Prop_lut6_I1_O)        0.326     9.839 f  at/memory/col[31]_i_202/O
                         net (fo=2, routed)           1.002    10.841    at/memory/col[31]_i_202_n_0
    SLICE_X31Y18         LUT6 (Prop_lut6_I5_O)        0.124    10.965 r  at/memory/col[31]_i_71/O
                         net (fo=2, routed)           0.490    11.455    at/memory/col[31]_i_71_n_0
    SLICE_X31Y19         LUT6 (Prop_lut6_I4_O)        0.124    11.579 r  at/memory/col[31]_i_24/O
                         net (fo=1, routed)           0.703    12.282    at/memory/col[31]_i_24_n_0
    SLICE_X14Y19         LUT6 (Prop_lut6_I3_O)        0.124    12.406 f  at/memory/col[31]_i_4/O
                         net (fo=1, routed)           1.081    13.487    at/memory/col[31]_i_4_n_0
    SLICE_X15Y30         LUT6 (Prop_lut6_I1_O)        0.124    13.611 r  at/memory/col[31]_i_1/O
                         net (fo=36, routed)          0.584    14.195    at/memory/col[31]_i_1_n_0
    SLICE_X13Y33         FDRE                                         r  at/memory/col_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1038, routed)        1.443    14.784    at/memory/clk_IBUF_BUFG
    SLICE_X13Y33         FDRE                                         r  at/memory/col_reg[26]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X13Y33         FDRE (Setup_fdre_C_CE)      -0.205    14.804    at/memory/col_reg[26]
  -------------------------------------------------------------------
                         required time                         14.804    
                         arrival time                         -14.195    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.609ns  (required time - arrival time)
  Source:                 at/memory/row_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/memory/col_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.116ns  (logic 1.782ns (19.549%)  route 7.334ns (80.451%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1038, routed)        1.558     5.079    at/memory/clk_IBUF_BUFG
    SLICE_X11Y31         FDRE                                         r  at/memory/row_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  at/memory/row_reg[1]_rep/Q
                         net (fo=103, routed)         0.884     6.419    at/memory/row_reg[1]_rep_n_0
    SLICE_X10Y28         LUT2 (Prop_lut2_I0_O)        0.150     6.569 f  at/memory/memory_array[3][31][6]_i_12/O
                         net (fo=278, routed)         1.881     8.450    at/memory/memory_array[3][31][6]_i_12_n_0
    SLICE_X33Y15         LUT5 (Prop_lut5_I4_O)        0.354     8.804 f  at/memory/col[31]_i_432/O
                         net (fo=1, routed)           0.709     9.513    at/memory/col[31]_i_432_n_0
    SLICE_X31Y13         LUT6 (Prop_lut6_I1_O)        0.326     9.839 f  at/memory/col[31]_i_202/O
                         net (fo=2, routed)           1.002    10.841    at/memory/col[31]_i_202_n_0
    SLICE_X31Y18         LUT6 (Prop_lut6_I5_O)        0.124    10.965 r  at/memory/col[31]_i_71/O
                         net (fo=2, routed)           0.490    11.455    at/memory/col[31]_i_71_n_0
    SLICE_X31Y19         LUT6 (Prop_lut6_I4_O)        0.124    11.579 r  at/memory/col[31]_i_24/O
                         net (fo=1, routed)           0.703    12.282    at/memory/col[31]_i_24_n_0
    SLICE_X14Y19         LUT6 (Prop_lut6_I3_O)        0.124    12.406 f  at/memory/col[31]_i_4/O
                         net (fo=1, routed)           1.081    13.487    at/memory/col[31]_i_4_n_0
    SLICE_X15Y30         LUT6 (Prop_lut6_I1_O)        0.124    13.611 r  at/memory/col[31]_i_1/O
                         net (fo=36, routed)          0.584    14.195    at/memory/col[31]_i_1_n_0
    SLICE_X13Y33         FDRE                                         r  at/memory/col_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1038, routed)        1.443    14.784    at/memory/clk_IBUF_BUFG
    SLICE_X13Y33         FDRE                                         r  at/memory/col_reg[29]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X13Y33         FDRE (Setup_fdre_C_CE)      -0.205    14.804    at/memory/col_reg[29]
  -------------------------------------------------------------------
                         required time                         14.804    
                         arrival time                         -14.195    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.609ns  (required time - arrival time)
  Source:                 at/memory/row_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/memory/col_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.116ns  (logic 1.782ns (19.549%)  route 7.334ns (80.451%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1038, routed)        1.558     5.079    at/memory/clk_IBUF_BUFG
    SLICE_X11Y31         FDRE                                         r  at/memory/row_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  at/memory/row_reg[1]_rep/Q
                         net (fo=103, routed)         0.884     6.419    at/memory/row_reg[1]_rep_n_0
    SLICE_X10Y28         LUT2 (Prop_lut2_I0_O)        0.150     6.569 f  at/memory/memory_array[3][31][6]_i_12/O
                         net (fo=278, routed)         1.881     8.450    at/memory/memory_array[3][31][6]_i_12_n_0
    SLICE_X33Y15         LUT5 (Prop_lut5_I4_O)        0.354     8.804 f  at/memory/col[31]_i_432/O
                         net (fo=1, routed)           0.709     9.513    at/memory/col[31]_i_432_n_0
    SLICE_X31Y13         LUT6 (Prop_lut6_I1_O)        0.326     9.839 f  at/memory/col[31]_i_202/O
                         net (fo=2, routed)           1.002    10.841    at/memory/col[31]_i_202_n_0
    SLICE_X31Y18         LUT6 (Prop_lut6_I5_O)        0.124    10.965 r  at/memory/col[31]_i_71/O
                         net (fo=2, routed)           0.490    11.455    at/memory/col[31]_i_71_n_0
    SLICE_X31Y19         LUT6 (Prop_lut6_I4_O)        0.124    11.579 r  at/memory/col[31]_i_24/O
                         net (fo=1, routed)           0.703    12.282    at/memory/col[31]_i_24_n_0
    SLICE_X14Y19         LUT6 (Prop_lut6_I3_O)        0.124    12.406 f  at/memory/col[31]_i_4/O
                         net (fo=1, routed)           1.081    13.487    at/memory/col[31]_i_4_n_0
    SLICE_X15Y30         LUT6 (Prop_lut6_I1_O)        0.124    13.611 r  at/memory/col[31]_i_1/O
                         net (fo=36, routed)          0.584    14.195    at/memory/col[31]_i_1_n_0
    SLICE_X13Y33         FDRE                                         r  at/memory/col_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1038, routed)        1.443    14.784    at/memory/clk_IBUF_BUFG
    SLICE_X13Y33         FDRE                                         r  at/memory/col_reg[30]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X13Y33         FDRE (Setup_fdre_C_CE)      -0.205    14.804    at/memory/col_reg[30]
  -------------------------------------------------------------------
                         required time                         14.804    
                         arrival time                         -14.195    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.609ns  (required time - arrival time)
  Source:                 at/memory/row_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/memory/col_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.116ns  (logic 1.782ns (19.549%)  route 7.334ns (80.451%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1038, routed)        1.558     5.079    at/memory/clk_IBUF_BUFG
    SLICE_X11Y31         FDRE                                         r  at/memory/row_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  at/memory/row_reg[1]_rep/Q
                         net (fo=103, routed)         0.884     6.419    at/memory/row_reg[1]_rep_n_0
    SLICE_X10Y28         LUT2 (Prop_lut2_I0_O)        0.150     6.569 f  at/memory/memory_array[3][31][6]_i_12/O
                         net (fo=278, routed)         1.881     8.450    at/memory/memory_array[3][31][6]_i_12_n_0
    SLICE_X33Y15         LUT5 (Prop_lut5_I4_O)        0.354     8.804 f  at/memory/col[31]_i_432/O
                         net (fo=1, routed)           0.709     9.513    at/memory/col[31]_i_432_n_0
    SLICE_X31Y13         LUT6 (Prop_lut6_I1_O)        0.326     9.839 f  at/memory/col[31]_i_202/O
                         net (fo=2, routed)           1.002    10.841    at/memory/col[31]_i_202_n_0
    SLICE_X31Y18         LUT6 (Prop_lut6_I5_O)        0.124    10.965 r  at/memory/col[31]_i_71/O
                         net (fo=2, routed)           0.490    11.455    at/memory/col[31]_i_71_n_0
    SLICE_X31Y19         LUT6 (Prop_lut6_I4_O)        0.124    11.579 r  at/memory/col[31]_i_24/O
                         net (fo=1, routed)           0.703    12.282    at/memory/col[31]_i_24_n_0
    SLICE_X14Y19         LUT6 (Prop_lut6_I3_O)        0.124    12.406 f  at/memory/col[31]_i_4/O
                         net (fo=1, routed)           1.081    13.487    at/memory/col[31]_i_4_n_0
    SLICE_X15Y30         LUT6 (Prop_lut6_I1_O)        0.124    13.611 r  at/memory/col[31]_i_1/O
                         net (fo=36, routed)          0.584    14.195    at/memory/col[31]_i_1_n_0
    SLICE_X13Y33         FDRE                                         r  at/memory/col_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1038, routed)        1.443    14.784    at/memory/clk_IBUF_BUFG
    SLICE_X13Y33         FDRE                                         r  at/memory/col_reg[31]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X13Y33         FDRE (Setup_fdre_C_CE)      -0.205    14.804    at/memory/col_reg[31]
  -------------------------------------------------------------------
                         required time                         14.804    
                         arrival time                         -14.195    
  -------------------------------------------------------------------
                         slack                                  0.609    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 at/memory/memory_array_reg[1][15][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/memory/memory_array_reg[0][15][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.186ns (41.827%)  route 0.259ns (58.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1038, routed)        0.560     1.443    at/memory/clk_IBUF_BUFG
    SLICE_X36Y37         FDRE                                         r  at/memory/memory_array_reg[1][15][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  at/memory/memory_array_reg[1][15][2]/Q
                         net (fo=3, routed)           0.259     1.843    at/memory/memory_array_reg[1][15][2]_0
    SLICE_X35Y38         LUT6 (Prop_lut6_I4_O)        0.045     1.888 r  at/memory/memory_array[0][15][2]_i_1/O
                         net (fo=1, routed)           0.000     1.888    at/memory/memory_array[0][15][2]_i_1_n_0
    SLICE_X35Y38         FDRE                                         r  at/memory/memory_array_reg[0][15][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1038, routed)        0.829     1.956    at/memory/clk_IBUF_BUFG
    SLICE_X35Y38         FDRE                                         r  at/memory/memory_array_reg[0][15][2]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X35Y38         FDRE (Hold_fdre_C_D)         0.091     1.798    at/memory/memory_array_reg[0][15][2]
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 at/memory/memory_array_reg[2][17][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/memory/memory_array_reg[1][17][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.186ns (41.104%)  route 0.267ns (58.896%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1038, routed)        0.558     1.441    at/memory/clk_IBUF_BUFG
    SLICE_X35Y13         FDRE                                         r  at/memory/memory_array_reg[2][17][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  at/memory/memory_array_reg[2][17][3]/Q
                         net (fo=4, routed)           0.267     1.849    at/memory/memory_array_reg[2][17][3]_0
    SLICE_X36Y14         LUT6 (Prop_lut6_I4_O)        0.045     1.894 r  at/memory/memory_array[1][17][3]_i_1/O
                         net (fo=1, routed)           0.000     1.894    at/memory/memory_array[1][17][3]_i_1_n_0
    SLICE_X36Y14         FDRE                                         r  at/memory/memory_array_reg[1][17][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1038, routed)        0.827     1.954    at/memory/clk_IBUF_BUFG
    SLICE_X36Y14         FDRE                                         r  at/memory/memory_array_reg[1][17][3]/C
                         clock pessimism             -0.249     1.705    
    SLICE_X36Y14         FDRE (Hold_fdre_C_D)         0.091     1.796    at/memory/memory_array_reg[1][17][3]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 at/memory/memory_array_reg[3][24][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/memory/memory_array_reg[2][24][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1038, routed)        0.557     1.440    at/memory/clk_IBUF_BUFG
    SLICE_X9Y20          FDRE                                         r  at/memory/memory_array_reg[3][24][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.141     1.581 r  at/memory/memory_array_reg[3][24][2]/Q
                         net (fo=3, routed)           0.066     1.647    at/memory/memory_array_reg[3][24][2]_0
    SLICE_X8Y20          LUT6 (Prop_lut6_I4_O)        0.045     1.692 r  at/memory/memory_array[2][24][2]_i_1/O
                         net (fo=1, routed)           0.000     1.692    at/memory/memory_array[2][24][2]_i_1_n_0
    SLICE_X8Y20          FDRE                                         r  at/memory/memory_array_reg[2][24][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1038, routed)        0.825     1.952    at/memory/clk_IBUF_BUFG
    SLICE_X8Y20          FDRE                                         r  at/memory/memory_array_reg[2][24][2]/C
                         clock pessimism             -0.499     1.453    
    SLICE_X8Y20          FDRE (Hold_fdre_C_D)         0.121     1.574    at/memory/memory_array_reg[2][24][2]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 at/memory/memory_array_reg[3][1][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/memory/memory_array_reg[2][1][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1038, routed)        0.554     1.437    at/memory/clk_IBUF_BUFG
    SLICE_X31Y29         FDRE                                         r  at/memory/memory_array_reg[3][1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  at/memory/memory_array_reg[3][1][5]/Q
                         net (fo=3, routed)           0.066     1.644    at/memory/memory_array_reg[3][1][5]_0
    SLICE_X30Y29         LUT6 (Prop_lut6_I4_O)        0.045     1.689 r  at/memory/memory_array[2][1][5]_i_1/O
                         net (fo=1, routed)           0.000     1.689    at/memory/memory_array[2][1][5]_i_1_n_0
    SLICE_X30Y29         FDRE                                         r  at/memory/memory_array_reg[2][1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1038, routed)        0.821     1.948    at/memory/clk_IBUF_BUFG
    SLICE_X30Y29         FDRE                                         r  at/memory/memory_array_reg[2][1][5]/C
                         clock pessimism             -0.498     1.450    
    SLICE_X30Y29         FDRE (Hold_fdre_C_D)         0.121     1.571    at/memory/memory_array_reg[2][1][5]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.689    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 at/memory/memory_array_reg[1][13][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/memory/memory_array_reg[0][13][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.186ns (38.900%)  route 0.292ns (61.100%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1038, routed)        0.560     1.443    at/memory/clk_IBUF_BUFG
    SLICE_X35Y39         FDRE                                         r  at/memory/memory_array_reg[1][13][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  at/memory/memory_array_reg[1][13][3]/Q
                         net (fo=3, routed)           0.292     1.876    at/memory/memory_array_reg[1][13][3]_0
    SLICE_X36Y39         LUT6 (Prop_lut6_I4_O)        0.045     1.921 r  at/memory/memory_array[0][13][3]_i_1/O
                         net (fo=1, routed)           0.000     1.921    at/memory/memory_array[0][13][3]_i_1_n_0
    SLICE_X36Y39         FDRE                                         r  at/memory/memory_array_reg[0][13][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1038, routed)        0.830     1.957    at/memory/clk_IBUF_BUFG
    SLICE_X36Y39         FDRE                                         r  at/memory/memory_array_reg[0][13][3]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X36Y39         FDRE (Hold_fdre_C_D)         0.091     1.799    at/memory/memory_array_reg[0][13][3]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 at/memory/memory_array_reg[3][18][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/memory/memory_array_reg[2][18][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.186ns (38.930%)  route 0.292ns (61.070%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1038, routed)        0.557     1.440    at/memory/clk_IBUF_BUFG
    SLICE_X33Y17         FDRE                                         r  at/memory/memory_array_reg[3][18][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  at/memory/memory_array_reg[3][18][3]/Q
                         net (fo=3, routed)           0.292     1.873    at/memory/memory_array_reg[3][18][3]_0
    SLICE_X36Y17         LUT6 (Prop_lut6_I4_O)        0.045     1.918 r  at/memory/memory_array[2][18][3]_i_1/O
                         net (fo=1, routed)           0.000     1.918    at/memory/memory_array[2][18][3]_i_1_n_0
    SLICE_X36Y17         FDRE                                         r  at/memory/memory_array_reg[2][18][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1038, routed)        0.824     1.951    at/memory/clk_IBUF_BUFG
    SLICE_X36Y17         FDRE                                         r  at/memory/memory_array_reg[2][18][3]/C
                         clock pessimism             -0.249     1.702    
    SLICE_X36Y17         FDRE (Hold_fdre_C_D)         0.091     1.793    at/memory/memory_array_reg[2][18][3]
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 at/memory/memory_array_reg[1][9][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/memory/memory_array_reg[0][9][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.371%)  route 0.078ns (29.629%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1038, routed)        0.565     1.448    at/memory/clk_IBUF_BUFG
    SLICE_X9Y41          FDRE                                         r  at/memory/memory_array_reg[1][9][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  at/memory/memory_array_reg[1][9][0]/Q
                         net (fo=3, routed)           0.078     1.667    at/memory/memory_array_reg[1][9][0]_0
    SLICE_X8Y41          LUT3 (Prop_lut3_I1_O)        0.045     1.712 r  at/memory/memory_array[0][9][0]_i_1/O
                         net (fo=1, routed)           0.000     1.712    at/memory/memory_array[0][9][0]_i_1_n_0
    SLICE_X8Y41          FDRE                                         r  at/memory/memory_array_reg[0][9][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1038, routed)        0.835     1.962    at/memory/clk_IBUF_BUFG
    SLICE_X8Y41          FDRE                                         r  at/memory/memory_array_reg[0][9][0]/C
                         clock pessimism             -0.501     1.461    
    SLICE_X8Y41          FDRE (Hold_fdre_C_D)         0.120     1.581    at/memory/memory_array_reg[0][9][0]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 at/memory/memory_array_reg[2][17][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/memory/memory_array_reg[1][17][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.186ns (38.089%)  route 0.302ns (61.911%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1038, routed)        0.558     1.441    at/memory/clk_IBUF_BUFG
    SLICE_X37Y16         FDRE                                         r  at/memory/memory_array_reg[2][17][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  at/memory/memory_array_reg[2][17][2]/Q
                         net (fo=4, routed)           0.302     1.884    at/memory/memory_array_reg[2][17][2]_0
    SLICE_X33Y15         LUT6 (Prop_lut6_I4_O)        0.045     1.929 r  at/memory/memory_array[1][17][2]_i_1/O
                         net (fo=1, routed)           0.000     1.929    at/memory/memory_array[1][17][2]_i_1_n_0
    SLICE_X33Y15         FDRE                                         r  at/memory/memory_array_reg[1][17][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1038, routed)        0.826     1.953    at/memory/clk_IBUF_BUFG
    SLICE_X33Y15         FDRE                                         r  at/memory/memory_array_reg[1][17][2]/C
                         clock pessimism             -0.249     1.704    
    SLICE_X33Y15         FDRE (Hold_fdre_C_D)         0.092     1.796    at/memory/memory_array_reg[1][17][2]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 at/memory/memory_array_reg[2][15][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/memory/memory_array_reg[1][15][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.186ns (37.443%)  route 0.311ns (62.557%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1038, routed)        0.558     1.441    at/memory/clk_IBUF_BUFG
    SLICE_X35Y36         FDRE                                         r  at/memory/memory_array_reg[2][15][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  at/memory/memory_array_reg[2][15][1]/Q
                         net (fo=4, routed)           0.311     1.893    at/memory/memory_array_reg[2][15][1]_0
    SLICE_X36Y34         LUT5 (Prop_lut5_I3_O)        0.045     1.938 r  at/memory/memory_array[1][15][1]_i_1/O
                         net (fo=1, routed)           0.000     1.938    at/memory/memory_array[1][15][1]_i_1_n_0
    SLICE_X36Y34         FDRE                                         r  at/memory/memory_array_reg[1][15][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1038, routed)        0.826     1.953    at/memory/clk_IBUF_BUFG
    SLICE_X36Y34         FDRE                                         r  at/memory/memory_array_reg[1][15][1]/C
                         clock pessimism             -0.249     1.704    
    SLICE_X36Y34         FDRE (Hold_fdre_C_D)         0.091     1.795    at/memory/memory_array_reg[1][15][1]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 at/memory/memory_array_reg[1][19][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/memory/memory_array_reg[0][19][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.186ns (34.972%)  route 0.346ns (65.028%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1038, routed)        0.556     1.439    at/memory/clk_IBUF_BUFG
    SLICE_X37Y18         FDRE                                         r  at/memory/memory_array_reg[1][19][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  at/memory/memory_array_reg[1][19][4]/Q
                         net (fo=3, routed)           0.346     1.926    at/memory/memory_array_reg[1][19][4]_0
    SLICE_X34Y18         LUT6 (Prop_lut6_I4_O)        0.045     1.971 r  at/memory/memory_array[0][19][4]_i_1/O
                         net (fo=1, routed)           0.000     1.971    at/memory/memory_array[0][19][4]_i_1_n_0
    SLICE_X34Y18         FDRE                                         r  at/memory/memory_array_reg[0][19][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1038, routed)        0.822     1.949    at/memory/clk_IBUF_BUFG
    SLICE_X34Y18         FDRE                                         r  at/memory/memory_array_reg[0][19][4]/C
                         clock pessimism             -0.249     1.700    
    SLICE_X34Y18         FDRE (Hold_fdre_C_D)         0.120     1.820    at/memory/memory_array_reg[0][19][4]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.151    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y10   at/rom/addr_reg_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y43    rgb_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y39    rgb_reg_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y41    rgb_reg_reg[11]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y41    rgb_reg_reg[11]_lopt_replica_2/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y43    rgb_reg_reg[11]_lopt_replica_3/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y39    rgb_reg_reg[11]_lopt_replica_4/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y39    rgb_reg_reg[11]_lopt_replica_5/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y39    rgb_reg_reg[11]_lopt_replica_6/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y43    rgb_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y43    rgb_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y39    rgb_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y39    rgb_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y41    rgb_reg_reg[11]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y41    rgb_reg_reg[11]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y41    rgb_reg_reg[11]_lopt_replica_2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y41    rgb_reg_reg[11]_lopt_replica_2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y43    rgb_reg_reg[11]_lopt_replica_3/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y43    rgb_reg_reg[11]_lopt_replica_3/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y43    rgb_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y43    rgb_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y39    rgb_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y39    rgb_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y41    rgb_reg_reg[11]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y41    rgb_reg_reg[11]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y41    rgb_reg_reg[11]_lopt_replica_2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y41    rgb_reg_reg[11]_lopt_replica_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y43    rgb_reg_reg[11]_lopt_replica_3/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y43    rgb_reg_reg[11]_lopt_replica_3/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           255 Endpoints
Min Delay           255 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.630ns  (logic 4.818ns (45.320%)  route 5.813ns (54.680%))
  Logic Levels:           6  (FDRE=1 LUT5=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y11          FDRE                         0.000     0.000 r  display/ps_reg[1]/C
    SLICE_X8Y11          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  display/ps_reg[1]/Q
                         net (fo=26, routed)          1.342     1.860    display/ps[1]
    SLICE_X7Y9           LUT5 (Prop_lut5_I0_O)        0.124     1.984 r  display/seg_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     1.984    display/seg_OBUF[3]_inst_i_5_n_0
    SLICE_X7Y9           MUXF7 (Prop_muxf7_I1_O)      0.217     2.201 r  display/seg_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.882     3.083    display/seg_OBUF[3]_inst_i_3_n_0
    SLICE_X8Y9           LUT6 (Prop_lut6_I5_O)        0.299     3.382 r  display/seg_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.728     4.111    display/seg_OBUF[3]_inst_i_2_n_0
    SLICE_X11Y14         LUT6 (Prop_lut6_I0_O)        0.124     4.235 r  display/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.860     7.095    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    10.630 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.630    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_utf8_data_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.179ns  (logic 4.754ns (46.702%)  route 5.425ns (53.298%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDRE                         0.000     0.000 r  tx_utf8_data_reg[6]/C
    SLICE_X9Y8           FDRE (Prop_fdre_C_Q)         0.419     0.419 r  tx_utf8_data_reg[6]/Q
                         net (fo=112, routed)         1.067     1.486    display/Q[6]
    SLICE_X7Y8           LUT4 (Prop_lut4_I2_O)        0.299     1.785 r  display/seg_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.665     2.450    display/seg_OBUF[4]_inst_i_5_n_0
    SLICE_X7Y8           LUT6 (Prop_lut6_I5_O)        0.124     2.574 r  display/seg_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.000     2.574    display/seg_OBUF[4]_inst_i_3_n_0
    SLICE_X7Y8           MUXF7 (Prop_muxf7_I1_O)      0.217     2.791 r  display/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.693     6.484    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.695    10.179 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.179    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_utf8_data_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.069ns  (logic 4.861ns (48.277%)  route 5.208ns (51.723%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDRE                         0.000     0.000 r  tx_utf8_data_reg[7]/C
    SLICE_X9Y8           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tx_utf8_data_reg[7]/Q
                         net (fo=9, routed)           0.831     1.287    display/Q[7]
    SLICE_X9Y9           LUT4 (Prop_lut4_I0_O)        0.152     1.439 r  display/seg_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.729     2.167    display/seg_OBUF[2]_inst_i_5_n_0
    SLICE_X9Y8           LUT6 (Prop_lut6_I5_O)        0.326     2.493 r  display/seg_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.000     2.493    display/seg_OBUF[2]_inst_i_3_n_0
    SLICE_X9Y8           MUXF7 (Prop_muxf7_I1_O)      0.217     2.710 r  display/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.649     6.359    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.710    10.069 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.069    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_utf8_data_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.944ns  (logic 4.606ns (46.323%)  route 5.338ns (53.677%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDRE                         0.000     0.000 r  tx_utf8_data_reg[6]/C
    SLICE_X9Y8           FDRE (Prop_fdre_C_Q)         0.419     0.419 r  tx_utf8_data_reg[6]/Q
                         net (fo=112, routed)         1.067     1.486    display/Q[6]
    SLICE_X7Y8           LUT4 (Prop_lut4_I2_O)        0.324     1.810 f  display/seg_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           1.044     2.854    display/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X8Y8           LUT6 (Prop_lut6_I2_O)        0.332     3.186 r  display/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.227     6.413    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     9.944 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.944    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_utf8_data_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.851ns  (logic 4.233ns (42.973%)  route 5.618ns (57.027%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDRE                         0.000     0.000 r  tx_utf8_data_reg[13]/C
    SLICE_X4Y8           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tx_utf8_data_reg[13]/Q
                         net (fo=9, routed)           1.222     1.678    display/seg_OBUF[2]_inst_i_1_3
    SLICE_X9Y8           LUT4 (Prop_lut4_I2_O)        0.124     1.802 r  display/seg_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.905     2.707    display/seg_OBUF[1]_inst_i_4_n_0
    SLICE_X9Y9           LUT6 (Prop_lut6_I3_O)        0.124     2.831 r  display/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.491     6.322    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     9.851 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.851    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_utf8_data_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.531ns  (logic 4.277ns (44.870%)  route 5.255ns (55.130%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDRE                         0.000     0.000 r  tx_utf8_data_reg[8]/C
    SLICE_X6Y8           FDRE (Prop_fdre_C_Q)         0.518     0.518 r  tx_utf8_data_reg[8]/Q
                         net (fo=9, routed)           1.442     1.960    display/sel0__0[0]
    SLICE_X8Y9           LUT6 (Prop_lut6_I3_O)        0.124     2.084 r  display/seg_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.832     2.916    display/seg_OBUF[0]_inst_i_4_n_0
    SLICE_X8Y11          LUT4 (Prop_lut4_I2_O)        0.124     3.040 r  display/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.981     6.021    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511     9.531 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.531    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_utf8_data_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.235ns  (logic 4.208ns (45.569%)  route 5.027ns (54.431%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDRE                         0.000     0.000 r  tx_utf8_data_reg[9]/C
    SLICE_X4Y8           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tx_utf8_data_reg[9]/Q
                         net (fo=9, routed)           1.254     1.710    display/sel0__0[1]
    SLICE_X8Y8           LUT6 (Prop_lut6_I1_O)        0.124     1.834 r  display/seg_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.832     2.665    display/seg_OBUF[5]_inst_i_4_n_0
    SLICE_X8Y10          LUT4 (Prop_lut4_I2_O)        0.124     2.789 r  display/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.941     5.731    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504     9.235 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.235    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.694ns  (logic 4.145ns (47.678%)  route 4.549ns (52.322%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y11          FDRE                         0.000     0.000 r  display/ps_reg[1]/C
    SLICE_X8Y11          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  display/ps_reg[1]/Q
                         net (fo=26, routed)          0.695     1.213    display/ps[1]
    SLICE_X8Y11          LUT2 (Prop_lut2_I1_O)        0.124     1.337 r  display/an_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           3.853     5.191    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503     8.694 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.694    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.525ns  (logic 4.380ns (51.381%)  route 4.145ns (48.619%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y11          FDRE                         0.000     0.000 r  display/ps_reg[1]/C
    SLICE_X8Y11          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  display/ps_reg[1]/Q
                         net (fo=26, routed)          0.467     0.985    display/ps[1]
    SLICE_X9Y11          LUT2 (Prop_lut2_I1_O)        0.150     1.135 r  display/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.677     4.813    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.712     8.525 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.525    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.296ns  (logic 4.393ns (52.952%)  route 3.903ns (47.048%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y11          FDRE                         0.000     0.000 r  display/ps_reg[1]/C
    SLICE_X8Y11          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  display/ps_reg[1]/Q
                         net (fo=26, routed)          0.687     1.205    display/ps[1]
    SLICE_X8Y11          LUT2 (Prop_lut2_I0_O)        0.152     1.357 r  display/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.216     4.573    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.723     8.296 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.296    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx_inst/utf8_buffer_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rx_inst/rx_data_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.141ns (57.564%)  route 0.104ns (42.436%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE                         0.000     0.000 r  rx_inst/utf8_buffer_reg[23]/C
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rx_inst/utf8_buffer_reg[23]/Q
                         net (fo=1, routed)           0.104     0.245    rx_inst/utf8_buffer[23]
    SLICE_X4Y6           FDRE                                         r  rx_inst/rx_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst/rx_data_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_utf8_data_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.148ns (58.566%)  route 0.105ns (41.434%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE                         0.000     0.000 r  rx_inst/rx_data_reg[20]/C
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.148     0.148 r  rx_inst/rx_data_reg[20]/Q
                         net (fo=1, routed)           0.105     0.253    rx_data[20]
    SLICE_X5Y8           FDRE                                         r  tx_utf8_data_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst/rx_data_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_utf8_data_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.331%)  route 0.114ns (44.669%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE                         0.000     0.000 r  rx_inst/rx_data_reg[21]/C
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rx_inst/rx_data_reg[21]/Q
                         net (fo=1, routed)           0.114     0.255    rx_data[21]
    SLICE_X4Y8           FDRE                                         r  tx_utf8_data_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst/rx_data_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_utf8_data_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.727%)  route 0.121ns (46.273%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE                         0.000     0.000 r  rx_inst/rx_data_reg[13]/C
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rx_inst/rx_data_reg[13]/Q
                         net (fo=1, routed)           0.121     0.262    rx_data[13]
    SLICE_X4Y8           FDRE                                         r  tx_utf8_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[6].dFF2/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[6].dFF/state_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.148ns (56.059%)  route 0.116ns (43.941%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y6           FDRE                         0.000     0.000 r  genblk1[6].dFF2/state_reg/C
    SLICE_X8Y6           FDRE (Prop_fdre_C_Q)         0.148     0.148 r  genblk1[6].dFF2/state_reg/Q
                         net (fo=1, routed)           0.116     0.264    genblk1[6].dFF/state_reg_0
    SLICE_X8Y6           FDRE                                         r  genblk1[6].dFF/state_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst/rx_data_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_utf8_data_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE                         0.000     0.000 r  rx_inst/rx_data_reg[16]/C
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164     0.164 r  rx_inst/rx_data_reg[16]/Q
                         net (fo=1, routed)           0.101     0.265    rx_data[16]
    SLICE_X5Y8           FDRE                                         r  tx_utf8_data_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst/utf8_buffer_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rx_inst/rx_data_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.164ns (61.526%)  route 0.103ns (38.474%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDRE                         0.000     0.000 r  rx_inst/utf8_buffer_reg[17]/C
    SLICE_X6Y6           FDRE (Prop_fdre_C_Q)         0.164     0.164 r  rx_inst/utf8_buffer_reg[17]/Q
                         net (fo=1, routed)           0.103     0.267    rx_inst/utf8_buffer[17]
    SLICE_X4Y6           FDRE                                         r  rx_inst/rx_data_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst/rx_ready_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            single_pulse_inst/trigger_in_d_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDRE                         0.000     0.000 r  rx_inst/rx_ready_reg/C
    SLICE_X5Y5           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rx_inst/rx_ready_reg/Q
                         net (fo=3, routed)           0.127     0.268    single_pulse_inst/rx_ready
    SLICE_X5Y5           FDRE                                         r  single_pulse_inst/trigger_in_d_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst/utf8_buffer_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rx_inst/rx_data_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.358%)  route 0.128ns (47.642%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE                         0.000     0.000 r  rx_inst/utf8_buffer_reg[8]/C
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rx_inst/utf8_buffer_reg[8]/Q
                         net (fo=2, routed)           0.128     0.269    rx_inst/utf8_buffer[8]
    SLICE_X6Y7           FDRE                                         r  rx_inst/rx_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst/rx_data_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_utf8_data_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE                         0.000     0.000 r  rx_inst/rx_data_reg[15]/C
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164     0.164 r  rx_inst/rx_data_reg[15]/Q
                         net (fo=1, routed)           0.110     0.274    rx_data[15]
    SLICE_X6Y8           FDRE                                         r  tx_utf8_data_reg[15]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.215ns  (logic 4.144ns (66.686%)  route 2.070ns (33.314%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1038, routed)        1.638     5.159    clk_IBUF_BUFG
    SLICE_X2Y43          FDRE                                         r  rgb_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDRE (Prop_fdre_C_Q)         0.478     5.637 r  rgb_reg_reg[3]/Q
                         net (fo=1, routed)           2.070     7.708    rgb_OBUF[1]
    N18                  OBUF (Prop_obuf_I_O)         3.666    11.374 r  rgb_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.374    rgb[3]
    N18                                                               r  rgb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.199ns  (logic 3.959ns (63.872%)  route 2.240ns (36.128%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1038, routed)        1.635     5.156    vga/h_sync_reg_reg_0
    SLICE_X5Y43          FDRE                                         r  vga/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDRE (Prop_fdre_C_Q)         0.456     5.612 r  vga/v_sync_reg_reg/Q
                         net (fo=1, routed)           2.240     7.852    Vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503    11.355 r  Vsync_OBUF_inst/O
                         net (fo=0)                   0.000    11.355    Vsync
    R19                                                               r  Vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.086ns  (logic 4.043ns (66.431%)  route 2.043ns (33.569%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1038, routed)        1.638     5.159    clk_IBUF_BUFG
    SLICE_X2Y43          FDRE                                         r  rgb_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDRE (Prop_fdre_C_Q)         0.518     5.677 r  rgb_reg_reg[0]/Q
                         net (fo=1, routed)           2.043     7.720    rgb_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.525    11.245 r  rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.245    rgb[0]
    J18                                                               r  rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.080ns  (logic 4.021ns (66.136%)  route 2.059ns (33.864%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1038, routed)        1.638     5.159    clk_IBUF_BUFG
    SLICE_X2Y43          FDRE                                         r  rgb_reg_reg[3]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDRE (Prop_fdre_C_Q)         0.518     5.677 r  rgb_reg_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           2.059     7.736    rgb_reg_reg[3]_lopt_replica_2_1
    L18                  OBUF (Prop_obuf_I_O)         3.503    11.240 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.240    rgb[2]
    L18                                                               r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.048ns  (logic 3.953ns (65.352%)  route 2.096ns (34.648%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1038, routed)        1.634     5.155    vga/h_sync_reg_reg_0
    SLICE_X4Y42          FDRE                                         r  vga/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  vga/h_sync_reg_reg/Q
                         net (fo=1, routed)           2.096     7.707    Hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497    11.203 r  Hsync_OBUF_inst/O
                         net (fo=0)                   0.000    11.203    Hsync
    P19                                                               r  Hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_7/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.013ns  (logic 4.096ns (68.123%)  route 1.917ns (31.877%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1038, routed)        1.636     5.157    clk_IBUF_BUFG
    SLICE_X0Y39          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.419     5.576 r  rgb_reg_reg[11]_lopt_replica_7/Q
                         net (fo=1, routed)           1.917     7.493    rgb_reg_reg[11]_lopt_replica_7_1
    N19                  OBUF (Prop_obuf_I_O)         3.677    11.171 r  rgb_OBUF[8]_inst/O
                         net (fo=0)                   0.000    11.171    rgb[8]
    N19                                                               r  rgb[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.974ns  (logic 4.037ns (67.573%)  route 1.937ns (32.427%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1038, routed)        1.638     5.159    clk_IBUF_BUFG
    SLICE_X2Y43          FDRE                                         r  rgb_reg_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDRE (Prop_fdre_C_Q)         0.518     5.677 r  rgb_reg_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.937     7.614    rgb_reg_reg[3]_lopt_replica_1
    K18                  OBUF (Prop_obuf_I_O)         3.519    11.133 r  rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.133    rgb[1]
    K18                                                               r  rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.886ns  (logic 3.977ns (67.569%)  route 1.909ns (32.431%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1038, routed)        1.636     5.157    clk_IBUF_BUFG
    SLICE_X0Y39          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  rgb_reg_reg[11]_lopt_replica_6/Q
                         net (fo=1, routed)           1.909     7.522    rgb_reg_reg[11]_lopt_replica_6_1
    J17                  OBUF (Prop_obuf_I_O)         3.521    11.043 r  rgb_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.043    rgb[7]
    J17                                                               r  rgb[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.842ns  (logic 3.986ns (68.234%)  route 1.856ns (31.766%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1038, routed)        1.638     5.159    clk_IBUF_BUFG
    SLICE_X0Y43          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.456     5.615 r  rgb_reg_reg[11]_lopt_replica_3/Q
                         net (fo=1, routed)           1.856     7.471    rgb_reg_reg[11]_lopt_replica_3_1
    D17                  OBUF (Prop_obuf_I_O)         3.530    11.002 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.002    rgb[4]
    D17                                                               r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.674ns  (logic 3.985ns (70.240%)  route 1.688ns (29.760%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1038, routed)        1.636     5.157    clk_IBUF_BUFG
    SLICE_X0Y39          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  rgb_reg_reg[11]_lopt_replica_4/Q
                         net (fo=1, routed)           1.688     7.302    rgb_reg_reg[11]_lopt_replica_4_1
    G17                  OBUF (Prop_obuf_I_O)         3.529    10.831 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.831    rgb[5]
    G17                                                               r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1038, routed)        0.593     1.476    vga/h_sync_reg_reg_0
    SLICE_X7Y43          FDRE                                         r  vga/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  vga/h_count_reg_reg[0]/Q
                         net (fo=8, routed)           0.121     1.739    vga/h_count_reg_reg[3]_0[0]
    SLICE_X6Y43          LUT2 (Prop_lut2_I0_O)        0.045     1.784 r  vga/h_count_next[1]_i_1/O
                         net (fo=1, routed)           0.000     1.784    vga/h_count_next_0[1]
    SLICE_X6Y43          FDRE                                         r  vga/h_count_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.189ns (60.880%)  route 0.121ns (39.120%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1038, routed)        0.593     1.476    vga/h_sync_reg_reg_0
    SLICE_X7Y43          FDRE                                         r  vga/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  vga/h_count_reg_reg[0]/Q
                         net (fo=8, routed)           0.121     1.739    vga/h_count_reg_reg[3]_0[0]
    SLICE_X6Y43          LUT4 (Prop_lut4_I1_O)        0.048     1.787 r  vga/h_count_next[3]_i_1/O
                         net (fo=1, routed)           0.000     1.787    vga/h_count_next_0[3]
    SLICE_X6Y43          FDRE                                         r  vga/h_count_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.186ns (52.968%)  route 0.165ns (47.032%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1038, routed)        0.592     1.475    vga/h_sync_reg_reg_0
    SLICE_X4Y42          FDRE                                         r  vga/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  vga/h_count_reg_reg[8]/Q
                         net (fo=8, routed)           0.165     1.781    vga/w_x[8]
    SLICE_X4Y43          LUT6 (Prop_lut6_I1_O)        0.045     1.826 r  vga/h_count_next[9]_i_1/O
                         net (fo=1, routed)           0.000     1.826    vga/h_count_next_0[9]
    SLICE_X4Y43          FDRE                                         r  vga/h_count_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.186ns (50.369%)  route 0.183ns (49.631%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1038, routed)        0.592     1.475    vga/h_sync_reg_reg_0
    SLICE_X4Y42          FDRE                                         r  vga/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  vga/v_count_reg_reg[1]/Q
                         net (fo=12, routed)          0.183     1.799    vga/ADDRARDADDR[1]
    SLICE_X5Y42          LUT2 (Prop_lut2_I1_O)        0.045     1.844 r  vga/v_count_next[1]_i_1/O
                         net (fo=1, routed)           0.000     1.844    vga/v_count_next[1]_i_1_n_0
    SLICE_X5Y42          FDRE                                         r  vga/v_count_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.186ns (50.298%)  route 0.184ns (49.702%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1038, routed)        0.593     1.476    vga/h_sync_reg_reg_0
    SLICE_X7Y43          FDRE                                         r  vga/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  vga/h_count_reg_reg[5]/Q
                         net (fo=35, routed)          0.184     1.801    vga/w_x[5]
    SLICE_X4Y43          LUT3 (Prop_lut3_I0_O)        0.045     1.846 r  vga/h_count_next[6]_i_1/O
                         net (fo=1, routed)           0.000     1.846    vga/h_count_next_0[6]
    SLICE_X4Y43          FDRE                                         r  vga/h_count_next_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.098%)  route 0.185ns (49.902%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1038, routed)        0.593     1.476    vga/h_sync_reg_reg_0
    SLICE_X4Y44          FDRE                                         r  vga/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y44          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  vga/v_count_reg_reg[6]/Q
                         net (fo=8, routed)           0.185     1.802    vga/w_y[6]
    SLICE_X3Y44          LUT2 (Prop_lut2_I1_O)        0.045     1.847 r  vga/v_count_next[6]_i_1/O
                         net (fo=1, routed)           0.000     1.847    vga/v_count_next[6]_i_1_n_0
    SLICE_X3Y44          FDRE                                         r  vga/v_count_next_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.189ns (50.769%)  route 0.183ns (49.231%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1038, routed)        0.592     1.475    vga/h_sync_reg_reg_0
    SLICE_X4Y42          FDRE                                         r  vga/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  vga/v_count_reg_reg[1]/Q
                         net (fo=12, routed)          0.183     1.799    vga/ADDRARDADDR[1]
    SLICE_X5Y42          LUT5 (Prop_lut5_I3_O)        0.048     1.847 r  vga/v_count_next[3]_i_1/O
                         net (fo=1, routed)           0.000     1.847    vga/v_count_next[3]_i_1_n_0
    SLICE_X5Y42          FDRE                                         r  vga/v_count_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.189ns (50.698%)  route 0.184ns (49.302%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1038, routed)        0.593     1.476    vga/h_sync_reg_reg_0
    SLICE_X7Y43          FDRE                                         r  vga/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  vga/h_count_reg_reg[5]/Q
                         net (fo=35, routed)          0.184     1.801    vga/w_x[5]
    SLICE_X4Y43          LUT4 (Prop_lut4_I1_O)        0.048     1.849 r  vga/h_count_next[7]_i_1/O
                         net (fo=1, routed)           0.000     1.849    vga/h_count_next_0[7]
    SLICE_X4Y43          FDRE                                         r  vga/h_count_next_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.375ns  (logic 0.190ns (50.630%)  route 0.185ns (49.370%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1038, routed)        0.593     1.476    vga/h_sync_reg_reg_0
    SLICE_X4Y44          FDRE                                         r  vga/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y44          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  vga/v_count_reg_reg[6]/Q
                         net (fo=8, routed)           0.185     1.802    vga/w_y[6]
    SLICE_X3Y44          LUT3 (Prop_lut3_I0_O)        0.049     1.851 r  vga/v_count_next[7]_i_1/O
                         net (fo=1, routed)           0.000     1.851    vga/v_count_next[7]_i_1_n_0
    SLICE_X3Y44          FDRE                                         r  vga/v_count_next_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.396ns  (logic 0.186ns (46.956%)  route 0.210ns (53.044%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1038, routed)        0.593     1.476    vga/h_sync_reg_reg_0
    SLICE_X4Y44          FDRE                                         r  vga/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y44          FDRE (Prop_fdre_C_Q)         0.141     1.617 f  vga/h_count_reg_reg[9]/Q
                         net (fo=9, routed)           0.210     1.827    vga/w_x[9]
    SLICE_X4Y43          LUT6 (Prop_lut6_I0_O)        0.045     1.872 r  vga/h_count_next[8]_i_1/O
                         net (fo=1, routed)           0.000     1.872    vga/h_count_next_0[8]
    SLICE_X4Y43          FDRE                                         r  vga/h_count_next_reg[8]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          1987 Endpoints
Min Delay          1987 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tx_utf8_data_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/memory/memory_array_reg[2][12][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.836ns  (logic 0.828ns (5.984%)  route 13.008ns (94.016%))
  Logic Levels:           4  (FDRE=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDRE                         0.000     0.000 r  tx_utf8_data_reg[3]/C
    SLICE_X9Y8           FDRE (Prop_fdre_C_Q)         0.456     0.456 f  tx_utf8_data_reg[3]/Q
                         net (fo=112, routed)         3.907     4.363    at/memory/Q[3]
    SLICE_X12Y26         LUT4 (Prop_lut4_I1_O)        0.124     4.487 f  at/memory/memory_array[3][31][6]_i_6/O
                         net (fo=26, routed)          2.000     6.487    at/memory/memory_array[3][31][6]_i_6_n_0
    SLICE_X9Y22          LUT4 (Prop_lut4_I3_O)        0.124     6.611 f  at/memory/row[2]_i_3/O
                         net (fo=489, routed)         7.101    13.712    at/memory/row[2]_i_3_n_0
    SLICE_X28Y37         LUT6 (Prop_lut6_I3_O)        0.124    13.836 r  at/memory/memory_array[2][12][6]_i_2/O
                         net (fo=1, routed)           0.000    13.836    at/memory/memory_array[2][12][6]_i_2_n_0
    SLICE_X28Y37         FDRE                                         r  at/memory/memory_array_reg[2][12][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1038, routed)        1.443     4.784    at/memory/clk_IBUF_BUFG
    SLICE_X28Y37         FDRE                                         r  at/memory/memory_array_reg[2][12][6]/C

Slack:                    inf
  Source:                 tx_utf8_data_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/memory/memory_array_reg[1][13][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.721ns  (logic 0.828ns (6.034%)  route 12.893ns (93.966%))
  Logic Levels:           4  (FDRE=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDRE                         0.000     0.000 r  tx_utf8_data_reg[3]/C
    SLICE_X9Y8           FDRE (Prop_fdre_C_Q)         0.456     0.456 f  tx_utf8_data_reg[3]/Q
                         net (fo=112, routed)         3.907     4.363    at/memory/Q[3]
    SLICE_X12Y26         LUT4 (Prop_lut4_I1_O)        0.124     4.487 f  at/memory/memory_array[3][31][6]_i_6/O
                         net (fo=26, routed)          2.000     6.487    at/memory/memory_array[3][31][6]_i_6_n_0
    SLICE_X9Y22          LUT4 (Prop_lut4_I3_O)        0.124     6.611 f  at/memory/row[2]_i_3/O
                         net (fo=489, routed)         6.986    13.597    at/memory/row[2]_i_3_n_0
    SLICE_X30Y39         LUT6 (Prop_lut6_I3_O)        0.124    13.721 r  at/memory/memory_array[1][13][5]_i_1/O
                         net (fo=1, routed)           0.000    13.721    at/memory/memory_array[1][13][5]_i_1_n_0
    SLICE_X30Y39         FDRE                                         r  at/memory/memory_array_reg[1][13][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1038, routed)        1.443     4.784    at/memory/clk_IBUF_BUFG
    SLICE_X30Y39         FDRE                                         r  at/memory/memory_array_reg[1][13][5]/C

Slack:                    inf
  Source:                 tx_utf8_data_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/memory/memory_array_reg[0][3][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.683ns  (logic 0.828ns (6.051%)  route 12.855ns (93.949%))
  Logic Levels:           4  (FDRE=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDRE                         0.000     0.000 r  tx_utf8_data_reg[3]/C
    SLICE_X9Y8           FDRE (Prop_fdre_C_Q)         0.456     0.456 f  tx_utf8_data_reg[3]/Q
                         net (fo=112, routed)         3.907     4.363    at/memory/Q[3]
    SLICE_X12Y26         LUT4 (Prop_lut4_I1_O)        0.124     4.487 f  at/memory/memory_array[3][31][6]_i_6/O
                         net (fo=26, routed)          2.000     6.487    at/memory/memory_array[3][31][6]_i_6_n_0
    SLICE_X9Y22          LUT4 (Prop_lut4_I3_O)        0.124     6.611 f  at/memory/row[2]_i_3/O
                         net (fo=489, routed)         6.948    13.559    at/memory/row[2]_i_3_n_0
    SLICE_X37Y34         LUT6 (Prop_lut6_I3_O)        0.124    13.683 r  at/memory/memory_array[0][3][2]_i_1/O
                         net (fo=1, routed)           0.000    13.683    at/memory/memory_array[0][3][2]_i_1_n_0
    SLICE_X37Y34         FDRE                                         r  at/memory/memory_array_reg[0][3][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1038, routed)        1.439     4.780    at/memory/clk_IBUF_BUFG
    SLICE_X37Y34         FDRE                                         r  at/memory/memory_array_reg[0][3][2]/C

Slack:                    inf
  Source:                 tx_utf8_data_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/memory/memory_array_reg[0][12][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.670ns  (logic 0.828ns (6.057%)  route 12.842ns (93.943%))
  Logic Levels:           4  (FDRE=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDRE                         0.000     0.000 r  tx_utf8_data_reg[3]/C
    SLICE_X9Y8           FDRE (Prop_fdre_C_Q)         0.456     0.456 f  tx_utf8_data_reg[3]/Q
                         net (fo=112, routed)         3.907     4.363    at/memory/Q[3]
    SLICE_X12Y26         LUT4 (Prop_lut4_I1_O)        0.124     4.487 f  at/memory/memory_array[3][31][6]_i_6/O
                         net (fo=26, routed)          2.000     6.487    at/memory/memory_array[3][31][6]_i_6_n_0
    SLICE_X9Y22          LUT4 (Prop_lut4_I3_O)        0.124     6.611 f  at/memory/row[2]_i_3/O
                         net (fo=489, routed)         6.935    13.546    at/memory/row[2]_i_3_n_0
    SLICE_X30Y38         LUT6 (Prop_lut6_I3_O)        0.124    13.670 r  at/memory/memory_array[0][12][6]_i_2/O
                         net (fo=1, routed)           0.000    13.670    at/memory/memory_array[0][12][6]_i_2_n_0
    SLICE_X30Y38         FDRE                                         r  at/memory/memory_array_reg[0][12][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1038, routed)        1.442     4.783    at/memory/clk_IBUF_BUFG
    SLICE_X30Y38         FDRE                                         r  at/memory/memory_array_reg[0][12][6]/C

Slack:                    inf
  Source:                 tx_utf8_data_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/memory/memory_array_reg[0][13][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.617ns  (logic 0.828ns (6.080%)  route 12.789ns (93.920%))
  Logic Levels:           4  (FDRE=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDRE                         0.000     0.000 r  tx_utf8_data_reg[3]/C
    SLICE_X9Y8           FDRE (Prop_fdre_C_Q)         0.456     0.456 f  tx_utf8_data_reg[3]/Q
                         net (fo=112, routed)         3.907     4.363    at/memory/Q[3]
    SLICE_X12Y26         LUT4 (Prop_lut4_I1_O)        0.124     4.487 f  at/memory/memory_array[3][31][6]_i_6/O
                         net (fo=26, routed)          2.000     6.487    at/memory/memory_array[3][31][6]_i_6_n_0
    SLICE_X9Y22          LUT4 (Prop_lut4_I3_O)        0.124     6.611 f  at/memory/row[2]_i_3/O
                         net (fo=489, routed)         6.883    13.493    at/memory/row[2]_i_3_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I3_O)        0.124    13.617 r  at/memory/memory_array[0][13][6]_i_2/O
                         net (fo=1, routed)           0.000    13.617    at/memory/memory_array[0][13][6]_i_2_n_0
    SLICE_X31Y37         FDRE                                         r  at/memory/memory_array_reg[0][13][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1038, routed)        1.441     4.782    at/memory/clk_IBUF_BUFG
    SLICE_X31Y37         FDRE                                         r  at/memory/memory_array_reg[0][13][6]/C

Slack:                    inf
  Source:                 tx_utf8_data_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/memory/memory_array_reg[0][13][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.581ns  (logic 0.828ns (6.097%)  route 12.753ns (93.903%))
  Logic Levels:           4  (FDRE=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDRE                         0.000     0.000 r  tx_utf8_data_reg[3]/C
    SLICE_X9Y8           FDRE (Prop_fdre_C_Q)         0.456     0.456 f  tx_utf8_data_reg[3]/Q
                         net (fo=112, routed)         3.907     4.363    at/memory/Q[3]
    SLICE_X12Y26         LUT4 (Prop_lut4_I1_O)        0.124     4.487 f  at/memory/memory_array[3][31][6]_i_6/O
                         net (fo=26, routed)          2.000     6.487    at/memory/memory_array[3][31][6]_i_6_n_0
    SLICE_X9Y22          LUT4 (Prop_lut4_I3_O)        0.124     6.611 f  at/memory/row[2]_i_3/O
                         net (fo=489, routed)         6.846    13.457    at/memory/row[2]_i_3_n_0
    SLICE_X29Y39         LUT6 (Prop_lut6_I3_O)        0.124    13.581 r  at/memory/memory_array[0][13][4]_i_1/O
                         net (fo=1, routed)           0.000    13.581    at/memory/memory_array[0][13][4]_i_1_n_0
    SLICE_X29Y39         FDRE                                         r  at/memory/memory_array_reg[0][13][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1038, routed)        1.445     4.786    at/memory/clk_IBUF_BUFG
    SLICE_X29Y39         FDRE                                         r  at/memory/memory_array_reg[0][13][4]/C

Slack:                    inf
  Source:                 tx_utf8_data_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/memory/memory_array_reg[2][13][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.484ns  (logic 0.828ns (6.141%)  route 12.656ns (93.859%))
  Logic Levels:           4  (FDRE=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDRE                         0.000     0.000 r  tx_utf8_data_reg[3]/C
    SLICE_X9Y8           FDRE (Prop_fdre_C_Q)         0.456     0.456 f  tx_utf8_data_reg[3]/Q
                         net (fo=112, routed)         3.907     4.363    at/memory/Q[3]
    SLICE_X12Y26         LUT4 (Prop_lut4_I1_O)        0.124     4.487 f  at/memory/memory_array[3][31][6]_i_6/O
                         net (fo=26, routed)          2.000     6.487    at/memory/memory_array[3][31][6]_i_6_n_0
    SLICE_X9Y22          LUT4 (Prop_lut4_I3_O)        0.124     6.611 f  at/memory/row[2]_i_3/O
                         net (fo=489, routed)         6.749    13.360    at/memory/row[2]_i_3_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I3_O)        0.124    13.484 r  at/memory/memory_array[2][13][3]_i_1/O
                         net (fo=1, routed)           0.000    13.484    at/memory/memory_array[2][13][3]_i_1_n_0
    SLICE_X32Y39         FDRE                                         r  at/memory/memory_array_reg[2][13][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1038, routed)        1.443     4.784    at/memory/clk_IBUF_BUFG
    SLICE_X32Y39         FDRE                                         r  at/memory/memory_array_reg[2][13][3]/C

Slack:                    inf
  Source:                 tx_utf8_data_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/memory/memory_array_reg[2][12][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.454ns  (logic 0.828ns (6.154%)  route 12.626ns (93.846%))
  Logic Levels:           4  (FDRE=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDRE                         0.000     0.000 r  tx_utf8_data_reg[3]/C
    SLICE_X9Y8           FDRE (Prop_fdre_C_Q)         0.456     0.456 f  tx_utf8_data_reg[3]/Q
                         net (fo=112, routed)         3.907     4.363    at/memory/Q[3]
    SLICE_X12Y26         LUT4 (Prop_lut4_I1_O)        0.124     4.487 f  at/memory/memory_array[3][31][6]_i_6/O
                         net (fo=26, routed)          2.000     6.487    at/memory/memory_array[3][31][6]_i_6_n_0
    SLICE_X9Y22          LUT4 (Prop_lut4_I3_O)        0.124     6.611 f  at/memory/row[2]_i_3/O
                         net (fo=489, routed)         6.719    13.330    at/memory/row[2]_i_3_n_0
    SLICE_X33Y40         LUT6 (Prop_lut6_I3_O)        0.124    13.454 r  at/memory/memory_array[2][12][2]_i_1/O
                         net (fo=1, routed)           0.000    13.454    at/memory/memory_array[2][12][2]_i_1_n_0
    SLICE_X33Y40         FDRE                                         r  at/memory/memory_array_reg[2][12][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1038, routed)        1.443     4.784    at/memory/clk_IBUF_BUFG
    SLICE_X33Y40         FDRE                                         r  at/memory/memory_array_reg[2][12][2]/C

Slack:                    inf
  Source:                 tx_utf8_data_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/memory/memory_array_reg[2][31][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.439ns  (logic 0.952ns (7.084%)  route 12.487ns (92.916%))
  Logic Levels:           5  (FDRE=1 LUT4=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDRE                         0.000     0.000 r  tx_utf8_data_reg[3]/C
    SLICE_X9Y8           FDRE (Prop_fdre_C_Q)         0.456     0.456 f  tx_utf8_data_reg[3]/Q
                         net (fo=112, routed)         3.907     4.363    at/memory/Q[3]
    SLICE_X12Y26         LUT4 (Prop_lut4_I1_O)        0.124     4.487 f  at/memory/memory_array[3][31][6]_i_6/O
                         net (fo=26, routed)          2.000     6.487    at/memory/memory_array[3][31][6]_i_6_n_0
    SLICE_X9Y22          LUT4 (Prop_lut4_I3_O)        0.124     6.611 f  at/memory/row[2]_i_3/O
                         net (fo=489, routed)         5.311    11.922    at/memory/row[2]_i_3_n_0
    SLICE_X28Y26         LUT6 (Prop_lut6_I1_O)        0.124    12.046 r  at/memory/memory_array[1][31][6]_i_3/O
                         net (fo=2, routed)           0.463    12.509    at/memory/memory_array[1][31][6]_i_3_n_0
    SLICE_X29Y26         LUT6 (Prop_lut6_I0_O)        0.124    12.633 r  at/memory/memory_array[2][31][6]_i_1/O
                         net (fo=7, routed)           0.807    13.439    at/memory/memory_array[2][31][6]_i_1_n_0
    SLICE_X33Y22         FDRE                                         r  at/memory/memory_array_reg[2][31][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1038, routed)        1.431     4.772    at/memory/clk_IBUF_BUFG
    SLICE_X33Y22         FDRE                                         r  at/memory/memory_array_reg[2][31][0]/C

Slack:                    inf
  Source:                 tx_utf8_data_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/memory/memory_array_reg[1][12][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.438ns  (logic 0.828ns (6.162%)  route 12.610ns (93.838%))
  Logic Levels:           4  (FDRE=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDRE                         0.000     0.000 r  tx_utf8_data_reg[3]/C
    SLICE_X9Y8           FDRE (Prop_fdre_C_Q)         0.456     0.456 f  tx_utf8_data_reg[3]/Q
                         net (fo=112, routed)         3.907     4.363    at/memory/Q[3]
    SLICE_X12Y26         LUT4 (Prop_lut4_I1_O)        0.124     4.487 f  at/memory/memory_array[3][31][6]_i_6/O
                         net (fo=26, routed)          2.000     6.487    at/memory/memory_array[3][31][6]_i_6_n_0
    SLICE_X9Y22          LUT4 (Prop_lut4_I3_O)        0.124     6.611 f  at/memory/row[2]_i_3/O
                         net (fo=489, routed)         6.703    13.314    at/memory/row[2]_i_3_n_0
    SLICE_X28Y38         LUT6 (Prop_lut6_I3_O)        0.124    13.438 r  at/memory/memory_array[1][12][6]_i_2/O
                         net (fo=1, routed)           0.000    13.438    at/memory/memory_array[1][12][6]_i_2_n_0
    SLICE_X28Y38         FDRE                                         r  at/memory/memory_array_reg[1][12][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1038, routed)        1.444     4.785    at/memory/clk_IBUF_BUFG
    SLICE_X28Y38         FDRE                                         r  at/memory/memory_array_reg[1][12][6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/v_count_next_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/v_count_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.315ns  (logic 0.201ns (63.887%)  route 0.114ns (36.113%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE                         0.000     0.000 r  vga/v_count_next_reg[2]/C
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.201     0.201 r  vga/v_count_next_reg[2]/Q
                         net (fo=1, routed)           0.114     0.315    vga/v_count_next[2]
    SLICE_X5Y43          FDRE                                         r  vga/v_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1038, routed)        0.864     1.991    vga/h_sync_reg_reg_0
    SLICE_X5Y43          FDRE                                         r  vga/v_count_reg_reg[2]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/h_count_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.320ns  (logic 0.201ns (62.732%)  route 0.119ns (37.268%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDRE                         0.000     0.000 r  vga/h_count_next_reg[7]/C
    SLICE_X4Y43          FDRE (Prop_fdre_C_Q)         0.201     0.201 r  vga/h_count_next_reg[7]/Q
                         net (fo=1, routed)           0.119     0.320    vga/h_count_next[7]
    SLICE_X5Y43          FDRE                                         r  vga/h_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1038, routed)        0.864     1.991    vga/h_sync_reg_reg_0
    SLICE_X5Y43          FDRE                                         r  vga/h_count_reg_reg[7]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.326ns  (logic 0.214ns (65.678%)  route 0.112ns (34.322%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDRE                         0.000     0.000 r  vga/h_count_next_reg[8]/C
    SLICE_X4Y43          FDRE (Prop_fdre_C_Q)         0.214     0.214 r  vga/h_count_next_reg[8]/Q
                         net (fo=1, routed)           0.112     0.326    vga/h_count_next[8]
    SLICE_X4Y42          FDRE                                         r  vga/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1038, routed)        0.863     1.990    vga/h_sync_reg_reg_0
    SLICE_X4Y42          FDRE                                         r  vga/h_count_reg_reg[8]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/h_count_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.333ns  (logic 0.214ns (64.320%)  route 0.119ns (35.680%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDRE                         0.000     0.000 r  vga/h_count_next_reg[9]/C
    SLICE_X4Y43          FDRE (Prop_fdre_C_Q)         0.214     0.214 r  vga/h_count_next_reg[9]/Q
                         net (fo=1, routed)           0.119     0.333    vga/h_count_next[9]
    SLICE_X4Y44          FDRE                                         r  vga/h_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1038, routed)        0.864     1.991    vga/h_sync_reg_reg_0
    SLICE_X4Y44          FDRE                                         r  vga/h_count_reg_reg[9]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/h_count_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.333ns  (logic 0.214ns (64.180%)  route 0.119ns (35.820%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDRE                         0.000     0.000 r  vga/h_count_next_reg[6]/C
    SLICE_X4Y43          FDRE (Prop_fdre_C_Q)         0.214     0.214 r  vga/h_count_next_reg[6]/Q
                         net (fo=1, routed)           0.119     0.333    vga/h_count_next[6]
    SLICE_X4Y42          FDRE                                         r  vga/h_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1038, routed)        0.863     1.990    vga/h_sync_reg_reg_0
    SLICE_X4Y42          FDRE                                         r  vga/h_count_reg_reg[6]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/h_count_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.350ns  (logic 0.237ns (67.713%)  route 0.113ns (32.287%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          FDRE                         0.000     0.000 r  vga/h_count_next_reg[0]/C
    SLICE_X6Y43          FDRE (Prop_fdre_C_Q)         0.237     0.237 r  vga/h_count_next_reg[0]/Q
                         net (fo=1, routed)           0.113     0.350    vga/h_count_next[0]
    SLICE_X7Y43          FDRE                                         r  vga/h_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1038, routed)        0.864     1.991    vga/h_sync_reg_reg_0
    SLICE_X7Y43          FDRE                                         r  vga/h_count_reg_reg[0]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/h_count_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.353ns  (logic 0.237ns (67.107%)  route 0.116ns (32.893%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          FDRE                         0.000     0.000 r  vga/h_count_next_reg[5]/C
    SLICE_X6Y43          FDRE (Prop_fdre_C_Q)         0.237     0.237 r  vga/h_count_next_reg[5]/Q
                         net (fo=1, routed)           0.116     0.353    vga/h_count_next[5]
    SLICE_X7Y43          FDRE                                         r  vga/h_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1038, routed)        0.864     1.991    vga/h_sync_reg_reg_0
    SLICE_X7Y43          FDRE                                         r  vga/h_count_reg_reg[5]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/v_count_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.358ns  (logic 0.214ns (59.753%)  route 0.144ns (40.247%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE                         0.000     0.000 r  vga/v_count_next_reg[9]/C
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.214     0.214 r  vga/v_count_next_reg[9]/Q
                         net (fo=1, routed)           0.144     0.358    vga/v_count_next[9]
    SLICE_X5Y43          FDRE                                         r  vga/v_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1038, routed)        0.864     1.991    vga/h_sync_reg_reg_0
    SLICE_X5Y43          FDRE                                         r  vga/v_count_reg_reg[9]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/v_count_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.378ns  (logic 0.201ns (53.186%)  route 0.177ns (46.814%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDRE                         0.000     0.000 r  vga/v_count_next_reg[7]/C
    SLICE_X3Y44          FDRE (Prop_fdre_C_Q)         0.201     0.201 r  vga/v_count_next_reg[7]/Q
                         net (fo=1, routed)           0.177     0.378    vga/v_count_next[7]
    SLICE_X4Y44          FDRE                                         r  vga/v_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1038, routed)        0.864     1.991    vga/h_sync_reg_reg_0
    SLICE_X4Y44          FDRE                                         r  vga/v_count_reg_reg[7]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/v_count_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.382ns  (logic 0.214ns (55.994%)  route 0.168ns (44.006%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDRE                         0.000     0.000 r  vga/v_count_next_reg[6]/C
    SLICE_X3Y44          FDRE (Prop_fdre_C_Q)         0.214     0.214 r  vga/v_count_next_reg[6]/Q
                         net (fo=1, routed)           0.168     0.382    vga/v_count_next[6]
    SLICE_X4Y44          FDRE                                         r  vga/v_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1038, routed)        0.864     1.991    vga/h_sync_reg_reg_0
    SLICE_X4Y44          FDRE                                         r  vga/v_count_reg_reg[6]/C





