$date
	Fri Jul 29 14:43:24 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module boolean_TB $end
$var wire 1 ! f $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$scope module DUT_boolean $end
$var wire 1 ! F $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#10000
1!
1$
#20000
0!
1#
0$
#30000
1$
#40000
1"
0#
0$
#50000
1!
1$
#60000
0!
1#
0$
#70000
1$
#80000
