This is the final paper for my independent study in hardware accelerators.
In it, I discuss the motivation for developing multi-accelerated applications to evaluate accelerator-rich architectures, followed by the work I have done on the subject.
