// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module dense_latency_ap_ufixed_ap_fixed_16_6_5_3_0_config11_0_0_0_0_0_0 (
        ap_clk,
        ap_rst,
        data_0_V_read,
        data_1_V_read,
        data_2_V_read,
        data_3_V_read,
        data_4_V_read,
        data_7_V_read,
        data_8_V_read,
        data_9_V_read,
        data_10_V_read,
        data_13_V_read,
        data_14_V_read,
        data_15_V_read,
        data_19_V_read,
        data_20_V_read,
        data_21_V_read,
        data_22_V_read,
        data_23_V_read,
        data_24_V_read,
        data_25_V_read,
        data_26_V_read,
        data_27_V_read,
        data_28_V_read,
        data_29_V_read,
        data_30_V_read,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [5:0] data_0_V_read;
input  [5:0] data_1_V_read;
input  [5:0] data_2_V_read;
input  [5:0] data_3_V_read;
input  [5:0] data_4_V_read;
input  [5:0] data_7_V_read;
input  [5:0] data_8_V_read;
input  [5:0] data_9_V_read;
input  [5:0] data_10_V_read;
input  [5:0] data_13_V_read;
input  [5:0] data_14_V_read;
input  [5:0] data_15_V_read;
input  [5:0] data_19_V_read;
input  [5:0] data_20_V_read;
input  [5:0] data_21_V_read;
input  [5:0] data_22_V_read;
input  [5:0] data_23_V_read;
input  [5:0] data_24_V_read;
input  [5:0] data_25_V_read;
input  [5:0] data_26_V_read;
input  [5:0] data_27_V_read;
input  [5:0] data_28_V_read;
input  [5:0] data_29_V_read;
input  [5:0] data_30_V_read;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;
output  [15:0] ap_return_3;
output  [15:0] ap_return_4;
input   ap_ce;

reg[15:0] ap_return_0;
reg[15:0] ap_return_1;
reg[15:0] ap_return_2;
reg[15:0] ap_return_3;
reg[15:0] ap_return_4;

reg   [5:0] data_28_V_read22_reg_2034;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_pp0_stage0_11001;
reg   [5:0] data_21_V_read_3_reg_2039;
reg   [5:0] data_14_V_read11_reg_2045;
reg   [10:0] trunc_ln_reg_2050;
reg   [10:0] trunc_ln708_s_reg_2055;
reg   [9:0] lshr_ln708_s_reg_2060;
reg   [9:0] lshr_ln708_s_reg_2060_pp0_iter1_reg;
reg   [9:0] lshr_ln708_2_reg_2065;
reg   [9:0] lshr_ln708_3_reg_2070;
reg   [10:0] trunc_ln708_112_reg_2075;
reg   [10:0] trunc_ln708_116_reg_2080;
reg   [9:0] lshr_ln708_5_reg_2085;
reg   [9:0] lshr_ln708_6_reg_2091;
reg   [9:0] lshr_ln708_8_reg_2096;
reg   [10:0] trunc_ln708_120_reg_2101;
reg   [9:0] lshr_ln708_9_reg_2106;
reg   [9:0] lshr_ln708_10_reg_2111;
reg   [9:0] lshr_ln708_11_reg_2116;
reg   [10:0] trunc_ln708_123_reg_2121;
reg   [9:0] trunc_ln708_124_reg_2126;
reg   [9:0] lshr_ln708_12_reg_2131;
reg   [9:0] lshr_ln708_13_reg_2136;
wire   [11:0] add_ln703_fu_1469_p2;
reg   [11:0] add_ln703_reg_2141;
wire   [11:0] add_ln703_4_fu_1475_p2;
reg   [11:0] add_ln703_4_reg_2146;
wire   [11:0] add_ln703_12_fu_1481_p2;
reg   [11:0] add_ln703_12_reg_2151;
wire   [11:0] add_ln703_20_fu_1487_p2;
reg   [11:0] add_ln703_20_reg_2156;
wire   [11:0] add_ln703_22_fu_1493_p2;
reg   [11:0] add_ln703_22_reg_2161;
wire   [11:0] add_ln703_31_fu_1499_p2;
reg   [11:0] add_ln703_31_reg_2166;
wire   [11:0] add_ln703_33_fu_1505_p2;
reg   [11:0] add_ln703_33_reg_2171;
wire   [10:0] add_ln703_36_fu_1511_p2;
reg   [10:0] add_ln703_36_reg_2176;
wire   [13:0] add_ln703_6_fu_1700_p2;
reg   [13:0] add_ln703_6_reg_2181;
wire   [10:0] add_ln703_7_fu_1706_p2;
reg   [10:0] add_ln703_7_reg_2186;
wire   [10:0] add_ln703_9_fu_1721_p2;
reg   [10:0] add_ln703_9_reg_2191;
wire   [12:0] acc_1_V_fu_1740_p2;
reg   [12:0] acc_1_V_reg_2196;
wire   [11:0] add_ln703_15_fu_1746_p2;
reg   [11:0] add_ln703_15_reg_2201;
wire   [11:0] add_ln703_18_fu_1762_p2;
reg   [11:0] add_ln703_18_reg_2206;
wire   [13:0] add_ln703_24_fu_1794_p2;
reg   [13:0] add_ln703_24_reg_2211;
wire   [11:0] add_ln703_26_fu_1810_p2;
reg   [11:0] add_ln703_26_reg_2216;
wire   [11:0] add_ln703_28_fu_1826_p2;
reg   [11:0] add_ln703_28_reg_2221;
wire   [13:0] add_ln703_35_fu_1858_p2;
reg   [13:0] add_ln703_35_reg_2226;
wire   [12:0] add_ln703_37_fu_1867_p2;
reg   [12:0] add_ln703_37_reg_2231;
wire   [11:0] add_ln703_39_fu_1883_p2;
reg   [11:0] add_ln703_39_reg_2236;
wire   [5:0] mul_ln708_fu_244_p0;
wire    ap_block_pp0_stage0;
wire   [5:0] mul_ln708_1_fu_272_p0;
wire   [10:0] zext_ln1118_28_fu_1346_p1;
wire   [10:0] shl_ln_fu_615_p3;
wire   [11:0] zext_ln1118_fu_623_p1;
wire   [11:0] sub_ln1118_fu_627_p2;
wire   [10:0] shl_ln1118_s_fu_643_p3;
wire   [11:0] zext_ln1118_1_fu_651_p1;
wire   [11:0] sub_ln1118_1_fu_655_p2;
wire   [10:0] shl_ln1_fu_675_p3;
wire   [10:0] zext_ln1118_2_fu_671_p1;
wire   [10:0] sub_ln708_fu_683_p2;
wire   [11:0] zext_ln1118_3_fu_699_p1;
wire   [11:0] sub_ln1118_2_fu_703_p2;
wire   [10:0] trunc_ln708_108_fu_709_p4;
wire   [10:0] shl_ln1118_1_fu_727_p3;
wire   [11:0] zext_ln1118_5_fu_735_p1;
wire   [11:0] sub_ln1118_3_fu_739_p2;
wire   [10:0] trunc_ln708_109_fu_745_p4;
wire   [10:0] zext_ln1118_4_fu_723_p1;
wire   [10:0] sub_ln708_1_fu_759_p2;
wire   [9:0] lshr_ln708_1_fu_765_p4;
wire   [10:0] shl_ln708_s_fu_783_p3;
wire   [10:0] zext_ln1118_6_fu_779_p1;
wire   [10:0] sub_ln708_2_fu_791_p2;
wire   [11:0] zext_ln1118_7_fu_807_p1;
wire   [11:0] sub_ln1118_4_fu_811_p2;
wire   [10:0] trunc_ln708_110_fu_817_p4;
wire   [10:0] shl_ln708_1_fu_835_p3;
wire   [10:0] zext_ln1118_8_fu_831_p1;
wire   [10:0] sub_ln708_3_fu_843_p2;
wire   [11:0] zext_ln1118_9_fu_859_p1;
wire   [11:0] sub_ln1118_5_fu_863_p2;
wire   [10:0] trunc_ln708_111_fu_869_p4;
wire   [10:0] shl_ln1118_2_fu_883_p3;
wire   [11:0] zext_ln1118_10_fu_891_p1;
wire   [11:0] sub_ln1118_6_fu_895_p2;
wire   [10:0] shl_ln1118_3_fu_911_p3;
wire   [11:0] zext_ln1118_11_fu_919_p1;
wire   [11:0] sub_ln1118_7_fu_923_p2;
wire   [10:0] trunc_ln708_113_fu_929_p4;
wire   [10:0] shl_ln1118_4_fu_943_p3;
wire   [11:0] zext_ln1118_12_fu_951_p1;
wire   [11:0] sub_ln1118_8_fu_955_p2;
wire   [10:0] trunc_ln708_114_fu_961_p4;
wire   [10:0] shl_ln708_2_fu_979_p3;
wire   [10:0] zext_ln708_fu_975_p1;
wire   [10:0] sub_ln708_4_fu_987_p2;
wire   [9:0] lshr_ln708_4_fu_993_p4;
wire   [10:0] tmp_fu_1011_p3;
wire   [11:0] zext_ln1116_fu_1007_p1;
wire   [11:0] zext_ln1118_14_fu_1019_p1;
wire   [11:0] sub_ln1118_10_fu_1023_p2;
wire   [10:0] zext_ln1118_15_fu_1039_p1;
wire   [10:0] sub_ln708_5_fu_1043_p2;
wire   [10:0] shl_ln1118_6_fu_1059_p3;
wire   [11:0] zext_ln1118_16_fu_1067_p1;
wire   [11:0] sub_ln1118_11_fu_1071_p2;
wire   [10:0] trunc_ln708_117_fu_1077_p4;
wire   [10:0] shl_ln1118_7_fu_1095_p3;
wire   [11:0] zext_ln1118_18_fu_1103_p1;
wire   [11:0] sub_ln1118_12_fu_1107_p2;
wire   [10:0] trunc_ln708_118_fu_1113_p4;
wire   [10:0] zext_ln1118_17_fu_1091_p1;
wire   [10:0] sub_ln708_6_fu_1127_p2;
wire   [10:0] shl_ln708_5_fu_1147_p3;
wire   [10:0] zext_ln1118_21_fu_1143_p1;
wire   [10:0] sub_ln708_8_fu_1155_p2;
wire   [11:0] zext_ln1118_22_fu_1171_p1;
wire   [11:0] sub_ln1118_14_fu_1175_p2;
wire   [10:0] shl_ln1118_8_fu_1196_p3;
wire   [11:0] zext_ln1118_24_fu_1204_p1;
wire   [11:0] sub_ln1118_15_fu_1208_p2;
wire   [10:0] trunc_ln708_121_fu_1214_p4;
wire   [10:0] mul_ln708_fu_244_p2;
wire   [10:0] shl_ln708_6_fu_1242_p3;
wire   [10:0] zext_ln708_8_fu_1238_p1;
wire   [10:0] sub_ln708_9_fu_1250_p2;
wire   [10:0] shl_ln1118_9_fu_1270_p3;
wire   [11:0] zext_ln1118_26_fu_1278_p1;
wire   [11:0] sub_ln1118_16_fu_1282_p2;
wire   [10:0] trunc_ln708_122_fu_1288_p4;
wire   [10:0] zext_ln1118_25_fu_1266_p1;
wire   [10:0] sub_ln708_10_fu_1302_p2;
wire   [10:0] shl_ln1118_10_fu_1318_p3;
wire   [11:0] zext_ln1118_27_fu_1326_p1;
wire   [11:0] sub_ln1118_17_fu_1330_p2;
wire   [10:0] mul_ln708_1_fu_272_p2;
wire   [10:0] shl_ln708_7_fu_1361_p3;
wire   [10:0] sub_ln708_11_fu_1369_p2;
wire   [11:0] zext_ln1118_29_fu_1385_p1;
wire   [11:0] sub_ln1118_18_fu_1389_p2;
wire   [10:0] trunc_ln708_125_fu_1395_p4;
wire   [10:0] shl_ln1118_12_fu_1409_p3;
wire   [11:0] zext_ln1118_31_fu_1417_p1;
wire   [11:0] sub_ln1118_20_fu_1421_p2;
wire   [10:0] trunc_ln708_127_fu_1427_p4;
wire   [10:0] shl_ln708_8_fu_1445_p3;
wire   [10:0] zext_ln708_11_fu_1441_p1;
wire   [10:0] sub_ln708_12_fu_1453_p2;
wire  signed [11:0] sext_ln203_3_fu_755_p1;
wire  signed [11:0] sext_ln203_8_fu_971_p1;
wire  signed [11:0] sext_ln1118_5_fu_1224_p1;
wire  signed [11:0] sext_ln1118_6_fu_1298_p1;
wire  signed [11:0] sext_ln1118_fu_1123_p1;
wire  signed [11:0] sext_ln203_2_fu_719_p1;
wire  signed [11:0] sext_ln203_7_fu_939_p1;
wire  signed [11:0] sext_ln1116_4_fu_1405_p1;
wire  signed [11:0] sext_ln708_fu_1437_p1;
wire  signed [11:0] sext_ln203_4_fu_827_p1;
wire  signed [11:0] sext_ln203_5_fu_879_p1;
wire  signed [11:0] sext_ln1116_fu_1087_p1;
wire   [10:0] zext_ln708_1_fu_775_p1;
wire   [10:0] zext_ln708_3_fu_1003_p1;
wire   [10:0] shl_ln1118_5_fu_1532_p3;
wire   [11:0] zext_ln1118_13_fu_1539_p1;
wire   [11:0] sub_ln1118_9_fu_1543_p2;
wire   [10:0] trunc_ln708_115_fu_1549_p4;
wire   [10:0] shl_ln708_4_fu_1578_p3;
wire   [10:0] zext_ln1118_19_fu_1575_p1;
wire   [10:0] sub_ln708_7_fu_1585_p2;
wire   [9:0] lshr_ln708_7_fu_1591_p4;
wire   [11:0] zext_ln1118_20_fu_1605_p1;
wire   [11:0] sub_ln1118_13_fu_1609_p2;
wire   [10:0] trunc_ln708_119_fu_1615_p4;
wire   [10:0] shl_ln1118_11_fu_1650_p3;
wire   [11:0] zext_ln1118_30_fu_1657_p1;
wire   [11:0] sub_ln1118_19_fu_1661_p2;
wire   [10:0] trunc_ln708_126_fu_1667_p4;
wire  signed [12:0] sext_ln703_6_fu_1687_p1;
wire  signed [12:0] sext_ln203_10_fu_1563_p1;
wire   [12:0] add_ln703_5_fu_1690_p2;
wire  signed [13:0] sext_ln703_7_fu_1696_p1;
wire  signed [13:0] sext_ln703_fu_1684_p1;
wire   [10:0] zext_ln708_2_fu_1526_p1;
wire   [10:0] zext_ln708_5_fu_1601_p1;
wire   [9:0] add_ln703_8_fu_1712_p2;
wire   [10:0] zext_ln703_1_fu_1717_p1;
wire   [10:0] zext_ln708_6_fu_1629_p1;
wire  signed [11:0] sext_ln1116_3_fu_1644_p1;
wire   [11:0] add_ln703_13_fu_1730_p2;
wire  signed [12:0] sext_ln703_11_fu_1736_p1;
wire  signed [12:0] sext_ln703_10_fu_1727_p1;
wire  signed [11:0] sext_ln203_9_fu_1559_p1;
wire  signed [11:0] sext_ln1116_1_fu_1625_p1;
wire   [10:0] zext_ln708_4_fu_1566_p1;
wire   [10:0] zext_ln708_10_fu_1647_p1;
wire   [10:0] add_ln703_17_fu_1752_p2;
wire   [11:0] zext_ln703_4_fu_1758_p1;
wire   [11:0] zext_ln203_fu_1523_p1;
wire  signed [12:0] sext_ln703_14_fu_1768_p1;
wire  signed [12:0] sext_ln203_fu_1517_p1;
wire   [12:0] add_ln703_21_fu_1771_p2;
wire  signed [12:0] sext_ln703_16_fu_1781_p1;
wire  signed [12:0] sext_ln1116_2_fu_1632_p1;
wire   [12:0] add_ln703_23_fu_1784_p2;
wire  signed [13:0] sext_ln703_17_fu_1790_p1;
wire  signed [13:0] sext_ln703_15_fu_1777_p1;
wire   [10:0] zext_ln708_7_fu_1635_p1;
wire   [10:0] zext_ln708_9_fu_1638_p1;
wire   [10:0] add_ln703_25_fu_1800_p2;
wire   [11:0] zext_ln703_6_fu_1806_p1;
wire   [11:0] zext_ln1116_1_fu_1572_p1;
wire   [10:0] zext_ln708_12_fu_1681_p1;
wire   [10:0] add_ln703_27_fu_1816_p2;
wire  signed [11:0] sext_ln703_19_fu_1822_p1;
wire   [11:0] zext_ln1116_2_fu_1641_p1;
wire  signed [12:0] sext_ln703_23_fu_1832_p1;
wire  signed [12:0] sext_ln203_1_fu_1520_p1;
wire   [12:0] add_ln703_32_fu_1835_p2;
wire  signed [12:0] sext_ln703_25_fu_1845_p1;
wire  signed [12:0] sext_ln203_6_fu_1529_p1;
wire   [12:0] add_ln703_34_fu_1848_p2;
wire  signed [13:0] sext_ln703_26_fu_1854_p1;
wire  signed [13:0] sext_ln703_24_fu_1841_p1;
wire   [12:0] zext_ln703_8_fu_1864_p1;
wire  signed [12:0] sext_ln1116_5_fu_1677_p1;
wire   [10:0] add_ln703_38_fu_1873_p2;
wire   [11:0] zext_ln703_9_fu_1879_p1;
wire   [11:0] zext_ln203_1_fu_1569_p1;
wire   [11:0] zext_ln703_2_fu_1902_p1;
wire   [11:0] zext_ln703_fu_1899_p1;
wire   [11:0] add_ln703_10_fu_1905_p2;
wire   [14:0] zext_ln703_3_fu_1911_p1;
wire  signed [14:0] sext_ln703_8_fu_1896_p1;
wire   [14:0] add_ln703_11_fu_1915_p2;
wire  signed [15:0] sext_ln703_13_fu_1928_p1;
wire   [15:0] or_ln_fu_1889_p3;
wire   [15:0] zext_ln703_5_fu_1937_p1;
wire   [15:0] add_ln703_16_fu_1931_p2;
wire  signed [13:0] sext_ln703_20_fu_1952_p1;
wire   [13:0] zext_ln703_7_fu_1949_p1;
wire   [13:0] add_ln703_29_fu_1955_p2;
wire  signed [14:0] sext_ln703_21_fu_1961_p1;
wire  signed [14:0] sext_ln703_18_fu_1946_p1;
wire   [14:0] acc_3_V_fu_1965_p2;
wire   [13:0] zext_ln703_10_fu_1981_p1;
wire  signed [13:0] sext_ln703_28_fu_1978_p1;
wire   [13:0] add_ln703_40_fu_1984_p2;
wire  signed [14:0] sext_ln703_29_fu_1990_p1;
wire  signed [14:0] sext_ln703_27_fu_1975_p1;
wire   [14:0] acc_4_V_fu_1994_p2;
wire  signed [15:0] sext_ln703_9_fu_1921_p1;
wire  signed [15:0] sext_ln703_12_fu_1925_p1;
wire   [15:0] acc_2_V_fu_1940_p2;
wire  signed [15:0] sext_ln703_22_fu_1971_p1;
wire  signed [15:0] sext_ln703_30_fu_2000_p1;
reg    ap_ce_reg;
reg   [5:0] data_0_V_read_int_reg;
reg   [5:0] data_1_V_read_int_reg;
reg   [5:0] data_2_V_read_int_reg;
reg   [5:0] data_3_V_read_int_reg;
reg   [5:0] data_4_V_read_int_reg;
reg   [5:0] data_7_V_read_int_reg;
reg   [5:0] data_8_V_read_int_reg;
reg   [5:0] data_9_V_read_int_reg;
reg   [5:0] data_10_V_read_int_reg;
reg   [5:0] data_13_V_read_int_reg;
reg   [5:0] data_14_V_read_int_reg;
reg   [5:0] data_15_V_read_int_reg;
reg   [5:0] data_19_V_read_int_reg;
reg   [5:0] data_20_V_read_int_reg;
reg   [5:0] data_21_V_read_int_reg;
reg   [5:0] data_22_V_read_int_reg;
reg   [5:0] data_23_V_read_int_reg;
reg   [5:0] data_24_V_read_int_reg;
reg   [5:0] data_25_V_read_int_reg;
reg   [5:0] data_26_V_read_int_reg;
reg   [5:0] data_27_V_read_int_reg;
reg   [5:0] data_28_V_read_int_reg;
reg   [5:0] data_29_V_read_int_reg;
reg   [5:0] data_30_V_read_int_reg;
reg   [15:0] ap_return_0_int_reg;
reg   [15:0] ap_return_1_int_reg;
reg   [15:0] ap_return_2_int_reg;
reg   [15:0] ap_return_3_int_reg;
reg   [15:0] ap_return_4_int_reg;
wire   [10:0] mul_ln708_fu_244_p00;

always @ (posedge ap_clk) begin
    ap_ce_reg <= ap_ce;
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        acc_1_V_reg_2196[12 : 4] <= acc_1_V_fu_1740_p2[12 : 4];
        add_ln703_12_reg_2151[11 : 4] <= add_ln703_12_fu_1481_p2[11 : 4];
        add_ln703_15_reg_2201[11 : 4] <= add_ln703_15_fu_1746_p2[11 : 4];
        add_ln703_18_reg_2206 <= add_ln703_18_fu_1762_p2;
        add_ln703_20_reg_2156[11 : 4] <= add_ln703_20_fu_1487_p2[11 : 4];
        add_ln703_22_reg_2161[11 : 4] <= add_ln703_22_fu_1493_p2[11 : 4];
        add_ln703_24_reg_2211[13 : 4] <= add_ln703_24_fu_1794_p2[13 : 4];
        add_ln703_26_reg_2216 <= add_ln703_26_fu_1810_p2;
        add_ln703_28_reg_2221 <= add_ln703_28_fu_1826_p2;
        add_ln703_31_reg_2166[11 : 4] <= add_ln703_31_fu_1499_p2[11 : 4];
        add_ln703_33_reg_2171[11 : 4] <= add_ln703_33_fu_1505_p2[11 : 4];
        add_ln703_35_reg_2226[13 : 4] <= add_ln703_35_fu_1858_p2[13 : 4];
        add_ln703_36_reg_2176 <= add_ln703_36_fu_1511_p2;
        add_ln703_37_reg_2231 <= add_ln703_37_fu_1867_p2;
        add_ln703_39_reg_2236 <= add_ln703_39_fu_1883_p2;
        add_ln703_4_reg_2146[11 : 4] <= add_ln703_4_fu_1475_p2[11 : 4];
        add_ln703_6_reg_2181 <= add_ln703_6_fu_1700_p2;
        add_ln703_7_reg_2186 <= add_ln703_7_fu_1706_p2;
        add_ln703_9_reg_2191 <= add_ln703_9_fu_1721_p2;
        add_ln703_reg_2141[11 : 4] <= add_ln703_fu_1469_p2[11 : 4];
        data_14_V_read11_reg_2045 <= data_14_V_read_int_reg;
        data_21_V_read_3_reg_2039 <= data_21_V_read_int_reg;
        data_28_V_read22_reg_2034 <= data_28_V_read_int_reg;
        lshr_ln708_10_reg_2111 <= {{sub_ln708_9_fu_1250_p2[10:1]}};
        lshr_ln708_11_reg_2116 <= {{sub_ln708_10_fu_1302_p2[10:1]}};
        lshr_ln708_12_reg_2131 <= {{sub_ln708_11_fu_1369_p2[10:1]}};
        lshr_ln708_13_reg_2136 <= {{sub_ln708_12_fu_1453_p2[10:1]}};
        lshr_ln708_2_reg_2065 <= {{sub_ln708_2_fu_791_p2[10:1]}};
        lshr_ln708_3_reg_2070 <= {{sub_ln708_3_fu_843_p2[10:1]}};
        lshr_ln708_5_reg_2085 <= {{sub_ln708_5_fu_1043_p2[10:1]}};
        lshr_ln708_6_reg_2091 <= {{sub_ln708_6_fu_1127_p2[10:1]}};
        lshr_ln708_8_reg_2096 <= {{sub_ln708_8_fu_1155_p2[10:1]}};
        lshr_ln708_9_reg_2106 <= {{mul_ln708_fu_244_p2[10:1]}};
        lshr_ln708_s_reg_2060 <= {{sub_ln708_fu_683_p2[10:1]}};
        lshr_ln708_s_reg_2060_pp0_iter1_reg <= lshr_ln708_s_reg_2060;
        trunc_ln708_112_reg_2075 <= {{sub_ln1118_6_fu_895_p2[11:1]}};
        trunc_ln708_116_reg_2080 <= {{sub_ln1118_10_fu_1023_p2[11:1]}};
        trunc_ln708_120_reg_2101 <= {{sub_ln1118_14_fu_1175_p2[11:1]}};
        trunc_ln708_123_reg_2121 <= {{sub_ln1118_17_fu_1330_p2[11:1]}};
        trunc_ln708_124_reg_2126 <= {{mul_ln708_1_fu_272_p2[10:1]}};
        trunc_ln708_s_reg_2055 <= {{sub_ln1118_1_fu_655_p2[11:1]}};
        trunc_ln_reg_2050 <= {{sub_ln1118_fu_627_p2[11:1]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce_reg)) begin
        ap_return_0_int_reg <= sext_ln703_9_fu_1921_p1;
        ap_return_1_int_reg[15 : 4] <= sext_ln703_12_fu_1925_p1[15 : 4];
        ap_return_2_int_reg <= acc_2_V_fu_1940_p2;
        ap_return_3_int_reg <= sext_ln703_22_fu_1971_p1;
        ap_return_4_int_reg <= sext_ln703_30_fu_2000_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        data_0_V_read_int_reg <= data_0_V_read;
        data_10_V_read_int_reg <= data_10_V_read;
        data_13_V_read_int_reg <= data_13_V_read;
        data_14_V_read_int_reg <= data_14_V_read;
        data_15_V_read_int_reg <= data_15_V_read;
        data_19_V_read_int_reg <= data_19_V_read;
        data_1_V_read_int_reg <= data_1_V_read;
        data_20_V_read_int_reg <= data_20_V_read;
        data_21_V_read_int_reg <= data_21_V_read;
        data_22_V_read_int_reg <= data_22_V_read;
        data_23_V_read_int_reg <= data_23_V_read;
        data_24_V_read_int_reg <= data_24_V_read;
        data_25_V_read_int_reg <= data_25_V_read;
        data_26_V_read_int_reg <= data_26_V_read;
        data_27_V_read_int_reg <= data_27_V_read;
        data_28_V_read_int_reg <= data_28_V_read;
        data_29_V_read_int_reg <= data_29_V_read;
        data_2_V_read_int_reg <= data_2_V_read;
        data_30_V_read_int_reg <= data_30_V_read;
        data_3_V_read_int_reg <= data_3_V_read;
        data_4_V_read_int_reg <= data_4_V_read;
        data_7_V_read_int_reg <= data_7_V_read;
        data_8_V_read_int_reg <= data_8_V_read;
        data_9_V_read_int_reg <= data_9_V_read;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_0 = ap_return_0_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_0 = sext_ln703_9_fu_1921_p1;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_1 = ap_return_1_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_1 = sext_ln703_12_fu_1925_p1;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_2 = ap_return_2_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_2 = acc_2_V_fu_1940_p2;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_3 = ap_return_3_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_3 = sext_ln703_22_fu_1971_p1;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_4 = ap_return_4_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_4 = sext_ln703_30_fu_2000_p1;
    end
end

assign acc_1_V_fu_1740_p2 = ($signed(sext_ln703_11_fu_1736_p1) + $signed(sext_ln703_10_fu_1727_p1));

assign acc_2_V_fu_1940_p2 = (zext_ln703_5_fu_1937_p1 + add_ln703_16_fu_1931_p2);

assign acc_3_V_fu_1965_p2 = ($signed(sext_ln703_21_fu_1961_p1) + $signed(sext_ln703_18_fu_1946_p1));

assign acc_4_V_fu_1994_p2 = ($signed(sext_ln703_29_fu_1990_p1) + $signed(sext_ln703_27_fu_1975_p1));

assign add_ln703_10_fu_1905_p2 = (zext_ln703_2_fu_1902_p1 + zext_ln703_fu_1899_p1);

assign add_ln703_11_fu_1915_p2 = ($signed(zext_ln703_3_fu_1911_p1) + $signed(sext_ln703_8_fu_1896_p1));

assign add_ln703_12_fu_1481_p2 = ($signed(sext_ln1118_fu_1123_p1) + $signed(sext_ln1118_6_fu_1298_p1));

assign add_ln703_13_fu_1730_p2 = ($signed(sext_ln1116_3_fu_1644_p1) + $signed(12'd992));

assign add_ln703_15_fu_1746_p2 = ($signed(sext_ln203_9_fu_1559_p1) + $signed(sext_ln1116_1_fu_1625_p1));

assign add_ln703_16_fu_1931_p2 = ($signed(sext_ln703_13_fu_1928_p1) + $signed(or_ln_fu_1889_p3));

assign add_ln703_17_fu_1752_p2 = (zext_ln708_4_fu_1566_p1 + zext_ln708_10_fu_1647_p1);

assign add_ln703_18_fu_1762_p2 = (zext_ln703_4_fu_1758_p1 + zext_ln203_fu_1523_p1);

assign add_ln703_20_fu_1487_p2 = ($signed(sext_ln203_2_fu_719_p1) + $signed(sext_ln203_7_fu_939_p1));

assign add_ln703_21_fu_1771_p2 = ($signed(sext_ln703_14_fu_1768_p1) + $signed(sext_ln203_fu_1517_p1));

assign add_ln703_22_fu_1493_p2 = ($signed(sext_ln1116_4_fu_1405_p1) + $signed(sext_ln708_fu_1437_p1));

assign add_ln703_23_fu_1784_p2 = ($signed(sext_ln703_16_fu_1781_p1) + $signed(sext_ln1116_2_fu_1632_p1));

assign add_ln703_24_fu_1794_p2 = ($signed(sext_ln703_17_fu_1790_p1) + $signed(sext_ln703_15_fu_1777_p1));

assign add_ln703_25_fu_1800_p2 = (zext_ln708_7_fu_1635_p1 + zext_ln708_9_fu_1638_p1);

assign add_ln703_26_fu_1810_p2 = (zext_ln703_6_fu_1806_p1 + zext_ln1116_1_fu_1572_p1);

assign add_ln703_27_fu_1816_p2 = ($signed(zext_ln708_12_fu_1681_p1) + $signed(11'd1760));

assign add_ln703_28_fu_1826_p2 = ($signed(sext_ln703_19_fu_1822_p1) + $signed(zext_ln1116_2_fu_1641_p1));

assign add_ln703_29_fu_1955_p2 = ($signed(sext_ln703_20_fu_1952_p1) + $signed(zext_ln703_7_fu_1949_p1));

assign add_ln703_31_fu_1499_p2 = ($signed(sext_ln203_4_fu_827_p1) + $signed(sext_ln203_5_fu_879_p1));

assign add_ln703_32_fu_1835_p2 = ($signed(sext_ln703_23_fu_1832_p1) + $signed(sext_ln203_1_fu_1520_p1));

assign add_ln703_33_fu_1505_p2 = ($signed(sext_ln1116_fu_1087_p1) + $signed(sext_ln1116_4_fu_1405_p1));

assign add_ln703_34_fu_1848_p2 = ($signed(sext_ln703_25_fu_1845_p1) + $signed(sext_ln203_6_fu_1529_p1));

assign add_ln703_35_fu_1858_p2 = ($signed(sext_ln703_26_fu_1854_p1) + $signed(sext_ln703_24_fu_1841_p1));

assign add_ln703_36_fu_1511_p2 = (zext_ln708_1_fu_775_p1 + zext_ln708_3_fu_1003_p1);

assign add_ln703_37_fu_1867_p2 = ($signed(zext_ln703_8_fu_1864_p1) + $signed(sext_ln1116_5_fu_1677_p1));

assign add_ln703_38_fu_1873_p2 = (zext_ln708_6_fu_1629_p1 + 11'd544);

assign add_ln703_39_fu_1883_p2 = (zext_ln703_9_fu_1879_p1 + zext_ln203_1_fu_1569_p1);

assign add_ln703_40_fu_1984_p2 = ($signed(zext_ln703_10_fu_1981_p1) + $signed(sext_ln703_28_fu_1978_p1));

assign add_ln703_4_fu_1475_p2 = ($signed(sext_ln1118_5_fu_1224_p1) + $signed(sext_ln1118_6_fu_1298_p1));

assign add_ln703_5_fu_1690_p2 = ($signed(sext_ln703_6_fu_1687_p1) + $signed(sext_ln203_10_fu_1563_p1));

assign add_ln703_6_fu_1700_p2 = ($signed(sext_ln703_7_fu_1696_p1) + $signed(sext_ln703_fu_1684_p1));

assign add_ln703_7_fu_1706_p2 = (zext_ln708_2_fu_1526_p1 + zext_ln708_5_fu_1601_p1);

assign add_ln703_8_fu_1712_p2 = (trunc_ln708_124_reg_2126 + 10'd192);

assign add_ln703_9_fu_1721_p2 = (zext_ln703_1_fu_1717_p1 + zext_ln708_6_fu_1629_p1);

assign add_ln703_fu_1469_p2 = ($signed(sext_ln203_3_fu_755_p1) + $signed(sext_ln203_8_fu_971_p1));

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign lshr_ln708_1_fu_765_p4 = {{sub_ln708_1_fu_759_p2[10:1]}};

assign lshr_ln708_4_fu_993_p4 = {{sub_ln708_4_fu_987_p2[10:1]}};

assign lshr_ln708_7_fu_1591_p4 = {{sub_ln708_7_fu_1585_p2[10:1]}};

assign mul_ln708_1_fu_272_p0 = zext_ln1118_28_fu_1346_p1;

assign mul_ln708_1_fu_272_p2 = (mul_ln708_1_fu_272_p0 * $signed('h1A));

assign mul_ln708_fu_244_p0 = mul_ln708_fu_244_p00;

assign mul_ln708_fu_244_p00 = data_23_V_read_int_reg;

assign mul_ln708_fu_244_p2 = (mul_ln708_fu_244_p0 * $signed('h15));

assign or_ln_fu_1889_p3 = {{6'd63}, {lshr_ln708_s_reg_2060_pp0_iter1_reg}};

assign sext_ln1116_1_fu_1625_p1 = $signed(trunc_ln708_119_fu_1615_p4);

assign sext_ln1116_2_fu_1632_p1 = $signed(trunc_ln708_120_reg_2101);

assign sext_ln1116_3_fu_1644_p1 = $signed(trunc_ln708_123_reg_2121);

assign sext_ln1116_4_fu_1405_p1 = $signed(trunc_ln708_125_fu_1395_p4);

assign sext_ln1116_5_fu_1677_p1 = $signed(trunc_ln708_126_fu_1667_p4);

assign sext_ln1116_fu_1087_p1 = $signed(trunc_ln708_117_fu_1077_p4);

assign sext_ln1118_5_fu_1224_p1 = $signed(trunc_ln708_121_fu_1214_p4);

assign sext_ln1118_6_fu_1298_p1 = $signed(trunc_ln708_122_fu_1288_p4);

assign sext_ln1118_fu_1123_p1 = $signed(trunc_ln708_118_fu_1113_p4);

assign sext_ln203_10_fu_1563_p1 = $signed(trunc_ln708_116_reg_2080);

assign sext_ln203_1_fu_1520_p1 = $signed(trunc_ln708_s_reg_2055);

assign sext_ln203_2_fu_719_p1 = $signed(trunc_ln708_108_fu_709_p4);

assign sext_ln203_3_fu_755_p1 = $signed(trunc_ln708_109_fu_745_p4);

assign sext_ln203_4_fu_827_p1 = $signed(trunc_ln708_110_fu_817_p4);

assign sext_ln203_5_fu_879_p1 = $signed(trunc_ln708_111_fu_869_p4);

assign sext_ln203_6_fu_1529_p1 = $signed(trunc_ln708_112_reg_2075);

assign sext_ln203_7_fu_939_p1 = $signed(trunc_ln708_113_fu_929_p4);

assign sext_ln203_8_fu_971_p1 = $signed(trunc_ln708_114_fu_961_p4);

assign sext_ln203_9_fu_1559_p1 = $signed(trunc_ln708_115_fu_1549_p4);

assign sext_ln203_fu_1517_p1 = $signed(trunc_ln_reg_2050);

assign sext_ln703_10_fu_1727_p1 = $signed(add_ln703_12_reg_2151);

assign sext_ln703_11_fu_1736_p1 = $signed(add_ln703_13_fu_1730_p2);

assign sext_ln703_12_fu_1925_p1 = $signed(acc_1_V_reg_2196);

assign sext_ln703_13_fu_1928_p1 = $signed(add_ln703_15_reg_2201);

assign sext_ln703_14_fu_1768_p1 = $signed(add_ln703_20_reg_2156);

assign sext_ln703_15_fu_1777_p1 = $signed(add_ln703_21_fu_1771_p2);

assign sext_ln703_16_fu_1781_p1 = $signed(add_ln703_22_reg_2161);

assign sext_ln703_17_fu_1790_p1 = $signed(add_ln703_23_fu_1784_p2);

assign sext_ln703_18_fu_1946_p1 = $signed(add_ln703_24_reg_2211);

assign sext_ln703_19_fu_1822_p1 = $signed(add_ln703_27_fu_1816_p2);

assign sext_ln703_20_fu_1952_p1 = $signed(add_ln703_28_reg_2221);

assign sext_ln703_21_fu_1961_p1 = $signed(add_ln703_29_fu_1955_p2);

assign sext_ln703_22_fu_1971_p1 = $signed(acc_3_V_fu_1965_p2);

assign sext_ln703_23_fu_1832_p1 = $signed(add_ln703_31_reg_2166);

assign sext_ln703_24_fu_1841_p1 = $signed(add_ln703_32_fu_1835_p2);

assign sext_ln703_25_fu_1845_p1 = $signed(add_ln703_33_reg_2171);

assign sext_ln703_26_fu_1854_p1 = $signed(add_ln703_34_fu_1848_p2);

assign sext_ln703_27_fu_1975_p1 = $signed(add_ln703_35_reg_2226);

assign sext_ln703_28_fu_1978_p1 = $signed(add_ln703_37_reg_2231);

assign sext_ln703_29_fu_1990_p1 = $signed(add_ln703_40_fu_1984_p2);

assign sext_ln703_30_fu_2000_p1 = $signed(acc_4_V_fu_1994_p2);

assign sext_ln703_6_fu_1687_p1 = $signed(add_ln703_4_reg_2146);

assign sext_ln703_7_fu_1696_p1 = $signed(add_ln703_5_fu_1690_p2);

assign sext_ln703_8_fu_1896_p1 = $signed(add_ln703_6_reg_2181);

assign sext_ln703_9_fu_1921_p1 = $signed(add_ln703_11_fu_1915_p2);

assign sext_ln703_fu_1684_p1 = $signed(add_ln703_reg_2141);

assign sext_ln708_fu_1437_p1 = $signed(trunc_ln708_127_fu_1427_p4);

assign shl_ln1118_10_fu_1318_p3 = {{data_26_V_read_int_reg}, {5'd0}};

assign shl_ln1118_11_fu_1650_p3 = {{data_28_V_read22_reg_2034}, {5'd0}};

assign shl_ln1118_12_fu_1409_p3 = {{data_29_V_read_int_reg}, {5'd0}};

assign shl_ln1118_1_fu_727_p3 = {{data_3_V_read_int_reg}, {5'd0}};

assign shl_ln1118_2_fu_883_p3 = {{data_8_V_read_int_reg}, {5'd0}};

assign shl_ln1118_3_fu_911_p3 = {{data_9_V_read_int_reg}, {5'd0}};

assign shl_ln1118_4_fu_943_p3 = {{data_10_V_read_int_reg}, {5'd0}};

assign shl_ln1118_5_fu_1532_p3 = {{data_14_V_read11_reg_2045}, {5'd0}};

assign shl_ln1118_6_fu_1059_p3 = {{data_19_V_read_int_reg}, {5'd0}};

assign shl_ln1118_7_fu_1095_p3 = {{data_20_V_read_int_reg}, {5'd0}};

assign shl_ln1118_8_fu_1196_p3 = {{data_23_V_read_int_reg}, {5'd0}};

assign shl_ln1118_9_fu_1270_p3 = {{data_25_V_read_int_reg}, {5'd0}};

assign shl_ln1118_s_fu_643_p3 = {{data_1_V_read_int_reg}, {5'd0}};

assign shl_ln1_fu_675_p3 = {{data_2_V_read_int_reg}, {5'd0}};

assign shl_ln708_1_fu_835_p3 = {{data_7_V_read_int_reg}, {5'd0}};

assign shl_ln708_2_fu_979_p3 = {{data_13_V_read_int_reg}, {5'd0}};

assign shl_ln708_4_fu_1578_p3 = {{data_21_V_read_3_reg_2039}, {5'd0}};

assign shl_ln708_5_fu_1147_p3 = {{data_22_V_read_int_reg}, {5'd0}};

assign shl_ln708_6_fu_1242_p3 = {{data_24_V_read_int_reg}, {5'd0}};

assign shl_ln708_7_fu_1361_p3 = {{data_27_V_read_int_reg}, {5'd0}};

assign shl_ln708_8_fu_1445_p3 = {{data_30_V_read_int_reg}, {5'd0}};

assign shl_ln708_s_fu_783_p3 = {{data_4_V_read_int_reg}, {5'd0}};

assign shl_ln_fu_615_p3 = {{data_0_V_read_int_reg}, {5'd0}};

assign sub_ln1118_10_fu_1023_p2 = (zext_ln1116_fu_1007_p1 - zext_ln1118_14_fu_1019_p1);

assign sub_ln1118_11_fu_1071_p2 = (12'd0 - zext_ln1118_16_fu_1067_p1);

assign sub_ln1118_12_fu_1107_p2 = (12'd0 - zext_ln1118_18_fu_1103_p1);

assign sub_ln1118_13_fu_1609_p2 = (12'd0 - zext_ln1118_20_fu_1605_p1);

assign sub_ln1118_14_fu_1175_p2 = (12'd0 - zext_ln1118_22_fu_1171_p1);

assign sub_ln1118_15_fu_1208_p2 = (12'd0 - zext_ln1118_24_fu_1204_p1);

assign sub_ln1118_16_fu_1282_p2 = (12'd0 - zext_ln1118_26_fu_1278_p1);

assign sub_ln1118_17_fu_1330_p2 = (12'd0 - zext_ln1118_27_fu_1326_p1);

assign sub_ln1118_18_fu_1389_p2 = (12'd0 - zext_ln1118_29_fu_1385_p1);

assign sub_ln1118_19_fu_1661_p2 = (12'd0 - zext_ln1118_30_fu_1657_p1);

assign sub_ln1118_1_fu_655_p2 = (12'd0 - zext_ln1118_1_fu_651_p1);

assign sub_ln1118_20_fu_1421_p2 = (12'd0 - zext_ln1118_31_fu_1417_p1);

assign sub_ln1118_2_fu_703_p2 = (12'd0 - zext_ln1118_3_fu_699_p1);

assign sub_ln1118_3_fu_739_p2 = (12'd0 - zext_ln1118_5_fu_735_p1);

assign sub_ln1118_4_fu_811_p2 = (12'd0 - zext_ln1118_7_fu_807_p1);

assign sub_ln1118_5_fu_863_p2 = (12'd0 - zext_ln1118_9_fu_859_p1);

assign sub_ln1118_6_fu_895_p2 = (12'd0 - zext_ln1118_10_fu_891_p1);

assign sub_ln1118_7_fu_923_p2 = (12'd0 - zext_ln1118_11_fu_919_p1);

assign sub_ln1118_8_fu_955_p2 = (12'd0 - zext_ln1118_12_fu_951_p1);

assign sub_ln1118_9_fu_1543_p2 = (12'd0 - zext_ln1118_13_fu_1539_p1);

assign sub_ln1118_fu_627_p2 = (12'd0 - zext_ln1118_fu_623_p1);

assign sub_ln708_10_fu_1302_p2 = (shl_ln1118_9_fu_1270_p3 - zext_ln1118_25_fu_1266_p1);

assign sub_ln708_11_fu_1369_p2 = (shl_ln708_7_fu_1361_p3 - zext_ln1118_28_fu_1346_p1);

assign sub_ln708_12_fu_1453_p2 = (shl_ln708_8_fu_1445_p3 - zext_ln708_11_fu_1441_p1);

assign sub_ln708_1_fu_759_p2 = (shl_ln1118_1_fu_727_p3 - zext_ln1118_4_fu_723_p1);

assign sub_ln708_2_fu_791_p2 = (shl_ln708_s_fu_783_p3 - zext_ln1118_6_fu_779_p1);

assign sub_ln708_3_fu_843_p2 = (shl_ln708_1_fu_835_p3 - zext_ln1118_8_fu_831_p1);

assign sub_ln708_4_fu_987_p2 = (shl_ln708_2_fu_979_p3 - zext_ln708_fu_975_p1);

assign sub_ln708_5_fu_1043_p2 = (tmp_fu_1011_p3 - zext_ln1118_15_fu_1039_p1);

assign sub_ln708_6_fu_1127_p2 = (shl_ln1118_7_fu_1095_p3 - zext_ln1118_17_fu_1091_p1);

assign sub_ln708_7_fu_1585_p2 = (shl_ln708_4_fu_1578_p3 - zext_ln1118_19_fu_1575_p1);

assign sub_ln708_8_fu_1155_p2 = (shl_ln708_5_fu_1147_p3 - zext_ln1118_21_fu_1143_p1);

assign sub_ln708_9_fu_1250_p2 = (shl_ln708_6_fu_1242_p3 - zext_ln708_8_fu_1238_p1);

assign sub_ln708_fu_683_p2 = (shl_ln1_fu_675_p3 - zext_ln1118_2_fu_671_p1);

assign tmp_fu_1011_p3 = {{data_15_V_read_int_reg}, {5'd0}};

assign trunc_ln708_108_fu_709_p4 = {{sub_ln1118_2_fu_703_p2[11:1]}};

assign trunc_ln708_109_fu_745_p4 = {{sub_ln1118_3_fu_739_p2[11:1]}};

assign trunc_ln708_110_fu_817_p4 = {{sub_ln1118_4_fu_811_p2[11:1]}};

assign trunc_ln708_111_fu_869_p4 = {{sub_ln1118_5_fu_863_p2[11:1]}};

assign trunc_ln708_113_fu_929_p4 = {{sub_ln1118_7_fu_923_p2[11:1]}};

assign trunc_ln708_114_fu_961_p4 = {{sub_ln1118_8_fu_955_p2[11:1]}};

assign trunc_ln708_115_fu_1549_p4 = {{sub_ln1118_9_fu_1543_p2[11:1]}};

assign trunc_ln708_117_fu_1077_p4 = {{sub_ln1118_11_fu_1071_p2[11:1]}};

assign trunc_ln708_118_fu_1113_p4 = {{sub_ln1118_12_fu_1107_p2[11:1]}};

assign trunc_ln708_119_fu_1615_p4 = {{sub_ln1118_13_fu_1609_p2[11:1]}};

assign trunc_ln708_121_fu_1214_p4 = {{sub_ln1118_15_fu_1208_p2[11:1]}};

assign trunc_ln708_122_fu_1288_p4 = {{sub_ln1118_16_fu_1282_p2[11:1]}};

assign trunc_ln708_125_fu_1395_p4 = {{sub_ln1118_18_fu_1389_p2[11:1]}};

assign trunc_ln708_126_fu_1667_p4 = {{sub_ln1118_19_fu_1661_p2[11:1]}};

assign trunc_ln708_127_fu_1427_p4 = {{sub_ln1118_20_fu_1421_p2[11:1]}};

assign zext_ln1116_1_fu_1572_p1 = lshr_ln708_6_reg_2091;

assign zext_ln1116_2_fu_1641_p1 = lshr_ln708_11_reg_2116;

assign zext_ln1116_fu_1007_p1 = data_15_V_read_int_reg;

assign zext_ln1118_10_fu_891_p1 = shl_ln1118_2_fu_883_p3;

assign zext_ln1118_11_fu_919_p1 = shl_ln1118_3_fu_911_p3;

assign zext_ln1118_12_fu_951_p1 = shl_ln1118_4_fu_943_p3;

assign zext_ln1118_13_fu_1539_p1 = shl_ln1118_5_fu_1532_p3;

assign zext_ln1118_14_fu_1019_p1 = tmp_fu_1011_p3;

assign zext_ln1118_15_fu_1039_p1 = data_15_V_read_int_reg;

assign zext_ln1118_16_fu_1067_p1 = shl_ln1118_6_fu_1059_p3;

assign zext_ln1118_17_fu_1091_p1 = data_20_V_read_int_reg;

assign zext_ln1118_18_fu_1103_p1 = shl_ln1118_7_fu_1095_p3;

assign zext_ln1118_19_fu_1575_p1 = data_21_V_read_3_reg_2039;

assign zext_ln1118_1_fu_651_p1 = shl_ln1118_s_fu_643_p3;

assign zext_ln1118_20_fu_1605_p1 = shl_ln708_4_fu_1578_p3;

assign zext_ln1118_21_fu_1143_p1 = data_22_V_read_int_reg;

assign zext_ln1118_22_fu_1171_p1 = shl_ln708_5_fu_1147_p3;

assign zext_ln1118_24_fu_1204_p1 = shl_ln1118_8_fu_1196_p3;

assign zext_ln1118_25_fu_1266_p1 = data_25_V_read_int_reg;

assign zext_ln1118_26_fu_1278_p1 = shl_ln1118_9_fu_1270_p3;

assign zext_ln1118_27_fu_1326_p1 = shl_ln1118_10_fu_1318_p3;

assign zext_ln1118_28_fu_1346_p1 = data_27_V_read_int_reg;

assign zext_ln1118_29_fu_1385_p1 = shl_ln708_7_fu_1361_p3;

assign zext_ln1118_2_fu_671_p1 = data_2_V_read_int_reg;

assign zext_ln1118_30_fu_1657_p1 = shl_ln1118_11_fu_1650_p3;

assign zext_ln1118_31_fu_1417_p1 = shl_ln1118_12_fu_1409_p3;

assign zext_ln1118_3_fu_699_p1 = shl_ln1_fu_675_p3;

assign zext_ln1118_4_fu_723_p1 = data_3_V_read_int_reg;

assign zext_ln1118_5_fu_735_p1 = shl_ln1118_1_fu_727_p3;

assign zext_ln1118_6_fu_779_p1 = data_4_V_read_int_reg;

assign zext_ln1118_7_fu_807_p1 = shl_ln708_s_fu_783_p3;

assign zext_ln1118_8_fu_831_p1 = data_7_V_read_int_reg;

assign zext_ln1118_9_fu_859_p1 = shl_ln708_1_fu_835_p3;

assign zext_ln1118_fu_623_p1 = shl_ln_fu_615_p3;

assign zext_ln203_1_fu_1569_p1 = lshr_ln708_5_reg_2085;

assign zext_ln203_fu_1523_p1 = lshr_ln708_2_reg_2065;

assign zext_ln703_10_fu_1981_p1 = add_ln703_39_reg_2236;

assign zext_ln703_1_fu_1717_p1 = add_ln703_8_fu_1712_p2;

assign zext_ln703_2_fu_1902_p1 = add_ln703_9_reg_2191;

assign zext_ln703_3_fu_1911_p1 = add_ln703_10_fu_1905_p2;

assign zext_ln703_4_fu_1758_p1 = add_ln703_17_fu_1752_p2;

assign zext_ln703_5_fu_1937_p1 = add_ln703_18_reg_2206;

assign zext_ln703_6_fu_1806_p1 = add_ln703_25_fu_1800_p2;

assign zext_ln703_7_fu_1949_p1 = add_ln703_26_reg_2216;

assign zext_ln703_8_fu_1864_p1 = add_ln703_36_reg_2176;

assign zext_ln703_9_fu_1879_p1 = add_ln703_38_fu_1873_p2;

assign zext_ln703_fu_1899_p1 = add_ln703_7_reg_2186;

assign zext_ln708_10_fu_1647_p1 = lshr_ln708_12_reg_2131;

assign zext_ln708_11_fu_1441_p1 = data_30_V_read_int_reg;

assign zext_ln708_12_fu_1681_p1 = lshr_ln708_13_reg_2136;

assign zext_ln708_1_fu_775_p1 = lshr_ln708_1_fu_765_p4;

assign zext_ln708_2_fu_1526_p1 = lshr_ln708_3_reg_2070;

assign zext_ln708_3_fu_1003_p1 = lshr_ln708_4_fu_993_p4;

assign zext_ln708_4_fu_1566_p1 = lshr_ln708_5_reg_2085;

assign zext_ln708_5_fu_1601_p1 = lshr_ln708_7_fu_1591_p4;

assign zext_ln708_6_fu_1629_p1 = lshr_ln708_8_reg_2096;

assign zext_ln708_7_fu_1635_p1 = lshr_ln708_9_reg_2106;

assign zext_ln708_8_fu_1238_p1 = data_24_V_read_int_reg;

assign zext_ln708_9_fu_1638_p1 = lshr_ln708_10_reg_2111;

assign zext_ln708_fu_975_p1 = data_13_V_read_int_reg;

always @ (posedge ap_clk) begin
    add_ln703_reg_2141[3:0] <= 4'b0000;
    add_ln703_4_reg_2146[3:0] <= 4'b0000;
    add_ln703_12_reg_2151[3:0] <= 4'b0000;
    add_ln703_20_reg_2156[3:0] <= 4'b0000;
    add_ln703_22_reg_2161[3:0] <= 4'b0000;
    add_ln703_31_reg_2166[3:0] <= 4'b0000;
    add_ln703_33_reg_2171[3:0] <= 4'b0000;
    acc_1_V_reg_2196[3:0] <= 4'b0000;
    add_ln703_15_reg_2201[3:0] <= 4'b0000;
    add_ln703_24_reg_2211[3:0] <= 4'b0000;
    add_ln703_35_reg_2226[3:0] <= 4'b0000;
    ap_return_1_int_reg[3:0] <= 4'b0000;
end

endmodule //dense_latency_ap_ufixed_ap_fixed_16_6_5_3_0_config11_0_0_0_0_0_0
