

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-5e9d31b8132651796656877ecb58fde27177ba7a_modified_303.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:256:32,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      32 # L1 Hit Latency
-gpgpu_smem_latency                    30 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                 32,64 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                   96 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-kernelBased                            1 # Does the approximator work as kernel based (default = 0)
-kernelId                               1 # Kernel ids where the approximation applied 
-hybridApproximation                    0 # Hybrid approximator (default = 0)
-errorPercentage                      100 # Error percentage (number of max flushed accesses)
-l1dApproximator                        1 # Memory access delete unit (default = 0)
-l1dSlicingAccessInterval                 5000 # Slice access window length (default = 1000)
-l2Approximator                         0 # Memory access delete unit (default = 0)
-l2SlicingAccessInterval                 5000 # Slice access window length (default = 1000)
-smOccupancy                            0 # sm occupancy (default = 0)
-smSlicingInterval                   5000 # Slice access window length (default = 1000)
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  194 # ROP queue latency (default 85)
-dram_latency                          96 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-icnt_flit_size                        40 # icnt_flit_size
-mem_profiler                           0 # memory access runtime profiling (0 = not enabled)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    1 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name    hw_perf_bench_name # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           1 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     0 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                  1000 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365:1365:1365:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-mem_runtime_stat                     100 # memory access runtime profiling sampling freq
-L1D_metrics                            0 # memory access runtime profiling for L1 data cache
-noncoal_metrics                        0 # memory access runtime profiling for shared memory
-L2_metrics                             0 # memory access runtime profiling for L2 cache
-DRAM_metrics                           0 # memory access runtime profiling for DRAM
-Shmem_metrics                          0 # memory access runtime profiling for noncoalesced accesses
-store_enable                           0 # Enable stores for memory profiling
-accumulate_stats                       0 # Accumulate stats for the memory profiling
-dump_enable                            0 # Process dump enable flag - (def = 0)
-flush_l1d                              0 # Enable flushings for L1D caches - (default = 0)
-flush_l2                               0 # Enable flushings for L2 caches - (default = 0)
-flush_dram                             0 # Enable flushings for DRAM - (default = 0)
-flush_noncoalesceds                    0 # Enable flushings for non coalesced accesses - (default = 0)
-flush_shmems                           0 # Enable flushings for shared memory accesses - (default = 0)
-error_percentage                       2 # Error percentage for the flushes - (default = 1)
-flush_acc_type                         2 # Flush access types
-monitor_sampling_cycle                  200 # Monitoring sampling cycle - (default = 5000)
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028567347522
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
--------------------------------------------------------------
L1D access stats (for 0'th SM) 
--	Kid = 0 || L1D Acc = 183602, -- Miss = 148278, rate = 0.8076, -- PendHits = 34784, rate = 0.1895-- ResFail = 11232, rate = 0.0612
Error Per = 100 || Flushes = 1482 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 183816, -- Miss = 146640, rate = 0.7978, -- PendHits = 36297, rate = 0.1975-- ResFail = 10206, rate = 0.0555
Error Per = 100 || Flushes = 1466 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 183816, -- Miss = 147368, rate = 0.8017, -- PendHits = 35898, rate = 0.1953-- ResFail = 10509, rate = 0.0572
Error Per = 100 || Flushes = 1473 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 177008, -- Miss = 132756, rate = 0.7500, -- PendHits = 38502, rate = 0.2175-- ResFail = 9207, rate = 0.0520
Error Per = 100 || Flushes = 1327 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 179106, -- Miss = 143182, rate = 0.7994, -- PendHits = 35394, rate = 0.1976-- ResFail = 12097, rate = 0.0675
Error Per = 100 || Flushes = 1431 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 183816, -- Miss = 143728, rate = 0.7819, -- PendHits = 38661, rate = 0.2103-- ResFail = 11344, rate = 0.0617
Error Per = 100 || Flushes = 1437 || slicingInterval = 5000
--	Kid = 6 || L1D Acc = 178710, -- Miss = 142142, rate = 0.7954, -- PendHits = 35389, rate = 0.1980-- ResFail = 8743, rate = 0.0489
Error Per = 100 || Flushes = 1421 || slicingInterval = 5000
--	Kid = 7 || L1D Acc = 183816, -- Miss = 148460, rate = 0.8077, -- PendHits = 34376, rate = 0.1870-- ResFail = 10945, rate = 0.0595
Error Per = 100 || Flushes = 1484 || slicingInterval = 5000
--	Kid = 8 || L1D Acc = 182114, -- Miss = 147446, rate = 0.8096, -- PendHits = 34133, rate = 0.1874-- ResFail = 10012, rate = 0.0550
Error Per = 100 || Flushes = 1474 || slicingInterval = 5000
--	Kid = 9 || L1D Acc = 170530, -- Miss = 143223, rate = 0.8399, -- PendHits = 26721, rate = 0.1567-- ResFail = 11014, rate = 0.0646
Error Per = 100 || Flushes = 1432 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 1'th SM) 
--	Kid = 0 || L1D Acc = 183816, -- Miss = 147732, rate = 0.8037, -- PendHits = 35302, rate = 0.1921-- ResFail = 10017, rate = 0.0545
Error Per = 100 || Flushes = 1477 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 178710, -- Miss = 137046, rate = 0.7669, -- PendHits = 40226, rate = 0.2251-- ResFail = 11086, rate = 0.0620
Error Per = 100 || Flushes = 1370 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 183816, -- Miss = 148096, rate = 0.8057, -- PendHits = 35178, rate = 0.1914-- ResFail = 9656, rate = 0.0525
Error Per = 100 || Flushes = 1480 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 183816, -- Miss = 147004, rate = 0.7997, -- PendHits = 36116, rate = 0.1965-- ResFail = 11669, rate = 0.0635
Error Per = 100 || Flushes = 1470 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 183816, -- Miss = 148096, rate = 0.8057, -- PendHits = 35179, rate = 0.1914-- ResFail = 10604, rate = 0.0577
Error Per = 100 || Flushes = 1480 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 183602, -- Miss = 143546, rate = 0.7818, -- PendHits = 38910, rate = 0.2119-- ResFail = 9694, rate = 0.0528
Error Per = 100 || Flushes = 1435 || slicingInterval = 5000
--	Kid = 6 || L1D Acc = 183816, -- Miss = 148824, rate = 0.8096, -- PendHits = 34452, rate = 0.1874-- ResFail = 9412, rate = 0.0512
Error Per = 100 || Flushes = 1488 || slicingInterval = 5000
--	Kid = 7 || L1D Acc = 183816, -- Miss = 148096, rate = 0.8057, -- PendHits = 35000, rate = 0.1904-- ResFail = 9652, rate = 0.0525
Error Per = 100 || Flushes = 1480 || slicingInterval = 5000
--	Kid = 8 || L1D Acc = 183816, -- Miss = 147368, rate = 0.8017, -- PendHits = 35905, rate = 0.1953-- ResFail = 9731, rate = 0.0529
Error Per = 100 || Flushes = 1473 || slicingInterval = 5000
--	Kid = 9 || L1D Acc = 166852, -- Miss = 141906, rate = 0.8505, -- PendHits = 24467, rate = 0.1466-- ResFail = 10626, rate = 0.0637
Error Per = 100 || Flushes = 1419 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 2'th SM) 
--	Kid = 0 || L1D Acc = 182114, -- Miss = 146718, rate = 0.8056, -- PendHits = 34860, rate = 0.1914-- ResFail = 12995, rate = 0.0714
Error Per = 100 || Flushes = 1467 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 183816, -- Miss = 148460, rate = 0.8077, -- PendHits = 34815, rate = 0.1894-- ResFail = 9801, rate = 0.0533
Error Per = 100 || Flushes = 1484 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 182114, -- Miss = 147082, rate = 0.8076, -- PendHits = 34296, rate = 0.1883-- ResFail = 9059, rate = 0.0497
Error Per = 100 || Flushes = 1470 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 183816, -- Miss = 147368, rate = 0.8017, -- PendHits = 35817, rate = 0.1949-- ResFail = 11184, rate = 0.0608
Error Per = 100 || Flushes = 1473 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 177008, -- Miss = 132028, rate = 0.7459, -- PendHits = 43545, rate = 0.2460-- ResFail = 9276, rate = 0.0524
Error Per = 100 || Flushes = 1320 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 183816, -- Miss = 148824, rate = 0.8096, -- PendHits = 34452, rate = 0.1874-- ResFail = 10305, rate = 0.0561
Error Per = 100 || Flushes = 1488 || slicingInterval = 5000
--	Kid = 6 || L1D Acc = 178710, -- Miss = 144326, rate = 0.8076, -- PendHits = 33858, rate = 0.1895-- ResFail = 11879, rate = 0.0665
Error Per = 100 || Flushes = 1443 || slicingInterval = 5000
--	Kid = 7 || L1D Acc = 177008, -- Miss = 135304, rate = 0.7644, -- PendHits = 40537, rate = 0.2290-- ResFail = 8264, rate = 0.0467
Error Per = 100 || Flushes = 1353 || slicingInterval = 5000
--	Kid = 8 || L1D Acc = 178710, -- Miss = 142142, rate = 0.7954, -- PendHits = 35883, rate = 0.2008-- ResFail = 11883, rate = 0.0665
Error Per = 100 || Flushes = 1421 || slicingInterval = 5000
--	Kid = 9 || L1D Acc = 172716, -- Miss = 143304, rate = 0.8297, -- PendHits = 28857, rate = 0.1671-- ResFail = 9877, rate = 0.0572
Error Per = 100 || Flushes = 1433 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 3'th SM) 
--	Kid = 0 || L1D Acc = 177008, -- Miss = 139308, rate = 0.7870, -- PendHits = 35778, rate = 0.2021-- ResFail = 9659, rate = 0.0546
Error Per = 100 || Flushes = 1393 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 183744, -- Miss = 148024, rate = 0.8056, -- PendHits = 35066, rate = 0.1908-- ResFail = 9462, rate = 0.0515
Error Per = 100 || Flushes = 1480 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 178710, -- Miss = 141050, rate = 0.7893, -- PendHits = 35479, rate = 0.1985-- ResFail = 7671, rate = 0.0429
Error Per = 100 || Flushes = 1410 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 182114, -- Miss = 147446, rate = 0.8096, -- PendHits = 34133, rate = 0.1874-- ResFail = 9152, rate = 0.0503
Error Per = 100 || Flushes = 1474 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 183816, -- Miss = 148824, rate = 0.8096, -- PendHits = 34452, rate = 0.1874-- ResFail = 9664, rate = 0.0526
Error Per = 100 || Flushes = 1488 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 183816, -- Miss = 146640, rate = 0.7978, -- PendHits = 36280, rate = 0.1974-- ResFail = 9179, rate = 0.0499
Error Per = 100 || Flushes = 1466 || slicingInterval = 5000
--	Kid = 6 || L1D Acc = 183816, -- Miss = 146640, rate = 0.7978, -- PendHits = 36627, rate = 0.1993-- ResFail = 10146, rate = 0.0552
Error Per = 100 || Flushes = 1466 || slicingInterval = 5000
--	Kid = 7 || L1D Acc = 178710, -- Miss = 142870, rate = 0.7995, -- PendHits = 35127, rate = 0.1966-- ResFail = 9358, rate = 0.0524
Error Per = 100 || Flushes = 1428 || slicingInterval = 5000
--	Kid = 8 || L1D Acc = 183816, -- Miss = 145548, rate = 0.7918, -- PendHits = 37177, rate = 0.2023-- ResFail = 10341, rate = 0.0563
Error Per = 100 || Flushes = 1455 || slicingInterval = 5000
--	Kid = 9 || L1D Acc = 170140, -- Miss = 141525, rate = 0.8318, -- PendHits = 28162, rate = 0.1655-- ResFail = 11122, rate = 0.0654
Error Per = 100 || Flushes = 1415 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 4'th SM) 
--	Kid = 0 || L1D Acc = 183816, -- Miss = 148460, rate = 0.8077, -- PendHits = 34816, rate = 0.1894-- ResFail = 9651, rate = 0.0525
Error Per = 100 || Flushes = 1484 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 180412, -- Miss = 145704, rate = 0.8076, -- PendHits = 34177, rate = 0.1894-- ResFail = 8754, rate = 0.0485
Error Per = 100 || Flushes = 1457 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 182114, -- Miss = 147446, rate = 0.8096, -- PendHits = 34133, rate = 0.1874-- ResFail = 10280, rate = 0.0564
Error Per = 100 || Flushes = 1474 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 183816, -- Miss = 148096, rate = 0.8057, -- PendHits = 35168, rate = 0.1913-- ResFail = 8908, rate = 0.0485
Error Per = 100 || Flushes = 1480 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 177008, -- Miss = 140036, rate = 0.7911, -- PendHits = 34550, rate = 0.1952-- ResFail = 10123, rate = 0.0572
Error Per = 100 || Flushes = 1400 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 177008, -- Miss = 141128, rate = 0.7973, -- PendHits = 35356, rate = 0.1997-- ResFail = 9344, rate = 0.0528
Error Per = 100 || Flushes = 1411 || slicingInterval = 5000
--	Kid = 6 || L1D Acc = 183816, -- Miss = 148460, rate = 0.8077, -- PendHits = 34815, rate = 0.1894-- ResFail = 10678, rate = 0.0581
Error Per = 100 || Flushes = 1484 || slicingInterval = 5000
--	Kid = 7 || L1D Acc = 182114, -- Miss = 146718, rate = 0.8056, -- PendHits = 34858, rate = 0.1914-- ResFail = 7614, rate = 0.0418
Error Per = 100 || Flushes = 1467 || slicingInterval = 5000
--	Kid = 8 || L1D Acc = 182114, -- Miss = 147082, rate = 0.8076, -- PendHits = 34496, rate = 0.1894-- ResFail = 10868, rate = 0.0597
Error Per = 100 || Flushes = 1470 || slicingInterval = 5000
--	Kid = 9 || L1D Acc = 171496, -- Miss = 144636, rate = 0.8434, -- PendHits = 26390, rate = 0.1539-- ResFail = 10431, rate = 0.0608
Error Per = 100 || Flushes = 1446 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 5'th SM) 
--	Kid = 0 || L1D Acc = 183816, -- Miss = 147732, rate = 0.8037, -- PendHits = 35530, rate = 0.1933-- ResFail = 8646, rate = 0.0470
Error Per = 100 || Flushes = 1477 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 183816, -- Miss = 148096, rate = 0.8057, -- PendHits = 34887, rate = 0.1898-- ResFail = 10384, rate = 0.0565
Error Per = 100 || Flushes = 1480 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 178710, -- Miss = 143598, rate = 0.8035, -- PendHits = 34585, rate = 0.1935-- ResFail = 10845, rate = 0.0607
Error Per = 100 || Flushes = 1435 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 183816, -- Miss = 146640, rate = 0.7978, -- PendHits = 36564, rate = 0.1989-- ResFail = 8480, rate = 0.0461
Error Per = 100 || Flushes = 1466 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 183816, -- Miss = 147732, rate = 0.8037, -- PendHits = 35503, rate = 0.1931-- ResFail = 9452, rate = 0.0514
Error Per = 100 || Flushes = 1477 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 183816, -- Miss = 148096, rate = 0.8057, -- PendHits = 35024, rate = 0.1905-- ResFail = 10794, rate = 0.0587
Error Per = 100 || Flushes = 1480 || slicingInterval = 5000
--	Kid = 6 || L1D Acc = 178710, -- Miss = 136682, rate = 0.7648, -- PendHits = 40357, rate = 0.2258-- ResFail = 8874, rate = 0.0497
Error Per = 100 || Flushes = 1366 || slicingInterval = 5000
--	Kid = 7 || L1D Acc = 177008, -- Miss = 141492, rate = 0.7994, -- PendHits = 34993, rate = 0.1977-- ResFail = 11270, rate = 0.0637
Error Per = 100 || Flushes = 1414 || slicingInterval = 5000
--	Kid = 8 || L1D Acc = 183816, -- Miss = 148460, rate = 0.8077, -- PendHits = 34815, rate = 0.1894-- ResFail = 10831, rate = 0.0589
Error Per = 100 || Flushes = 1484 || slicingInterval = 5000
--	Kid = 9 || L1D Acc = 171496, -- Miss = 142530, rate = 0.8311, -- PendHits = 28540, rate = 0.1664-- ResFail = 12055, rate = 0.0703
Error Per = 100 || Flushes = 1425 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 6'th SM) 
--	Kid = 0 || L1D Acc = 182114, -- Miss = 147082, rate = 0.8076, -- PendHits = 34342, rate = 0.1886-- ResFail = 10617, rate = 0.0583
Error Per = 100 || Flushes = 1470 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 183816, -- Miss = 147732, rate = 0.8037, -- PendHits = 35544, rate = 0.1934-- ResFail = 12373, rate = 0.0673
Error Per = 100 || Flushes = 1477 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 182114, -- Miss = 143806, rate = 0.7896, -- PendHits = 37095, rate = 0.2037-- ResFail = 8846, rate = 0.0486
Error Per = 100 || Flushes = 1438 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 177008, -- Miss = 139308, rate = 0.7870, -- PendHits = 36973, rate = 0.2089-- ResFail = 10498, rate = 0.0593
Error Per = 100 || Flushes = 1393 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 178710, -- Miss = 142506, rate = 0.7974, -- PendHits = 35330, rate = 0.1977-- ResFail = 10980, rate = 0.0614
Error Per = 100 || Flushes = 1425 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 182114, -- Miss = 146718, rate = 0.8056, -- PendHits = 34860, rate = 0.1914-- ResFail = 9936, rate = 0.0546
Error Per = 100 || Flushes = 1467 || slicingInterval = 5000
--	Kid = 6 || L1D Acc = 183816, -- Miss = 147368, rate = 0.8017, -- PendHits = 35789, rate = 0.1947-- ResFail = 9896, rate = 0.0538
Error Per = 100 || Flushes = 1473 || slicingInterval = 5000
--	Kid = 7 || L1D Acc = 183816, -- Miss = 147732, rate = 0.8037, -- PendHits = 35542, rate = 0.1934-- ResFail = 9986, rate = 0.0543
Error Per = 100 || Flushes = 1477 || slicingInterval = 5000
--	Kid = 8 || L1D Acc = 183816, -- Miss = 148824, rate = 0.8096, -- PendHits = 34452, rate = 0.1874-- ResFail = 10312, rate = 0.0561
Error Per = 100 || Flushes = 1488 || slicingInterval = 5000
--	Kid = 9 || L1D Acc = 169106, -- Miss = 141576, rate = 0.8372, -- PendHits = 27040, rate = 0.1599-- ResFail = 10213, rate = 0.0604
Error Per = 100 || Flushes = 1415 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 7'th SM) 
--	Kid = 0 || L1D Acc = 183816, -- Miss = 146640, rate = 0.7978, -- PendHits = 36419, rate = 0.1981-- ResFail = 9351, rate = 0.0509
Error Per = 100 || Flushes = 1466 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 182114, -- Miss = 146718, rate = 0.8056, -- PendHits = 34855, rate = 0.1914-- ResFail = 9811, rate = 0.0539
Error Per = 100 || Flushes = 1467 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 178710, -- Miss = 143598, rate = 0.8035, -- PendHits = 34508, rate = 0.1931-- ResFail = 9003, rate = 0.0504
Error Per = 100 || Flushes = 1435 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 180412, -- Miss = 143156, rate = 0.7935, -- PendHits = 36577, rate = 0.2027-- ResFail = 11277, rate = 0.0625
Error Per = 100 || Flushes = 1431 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 183816, -- Miss = 148096, rate = 0.8057, -- PendHits = 35178, rate = 0.1914-- ResFail = 10205, rate = 0.0555
Error Per = 100 || Flushes = 1480 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 180412, -- Miss = 141336, rate = 0.7834, -- PendHits = 37787, rate = 0.2094-- ResFail = 10474, rate = 0.0581
Error Per = 100 || Flushes = 1413 || slicingInterval = 5000
--	Kid = 6 || L1D Acc = 183816, -- Miss = 148096, rate = 0.8057, -- PendHits = 35068, rate = 0.1908-- ResFail = 11675, rate = 0.0635
Error Per = 100 || Flushes = 1480 || slicingInterval = 5000
--	Kid = 7 || L1D Acc = 178710, -- Miss = 142142, rate = 0.7954, -- PendHits = 35549, rate = 0.1989-- ResFail = 10961, rate = 0.0613
Error Per = 100 || Flushes = 1421 || slicingInterval = 5000
--	Kid = 8 || L1D Acc = 183816, -- Miss = 145184, rate = 0.7898, -- PendHits = 37824, rate = 0.2058-- ResFail = 10963, rate = 0.0596
Error Per = 100 || Flushes = 1451 || slicingInterval = 5000
--	Kid = 9 || L1D Acc = 168747, -- Miss = 142659, rate = 0.8454, -- PendHits = 25628, rate = 0.1519-- ResFail = 10667, rate = 0.0632
Error Per = 100 || Flushes = 1426 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 8'th SM) 
--	Kid = 0 || L1D Acc = 183816, -- Miss = 147732, rate = 0.8037, -- PendHits = 35493, rate = 0.1931-- ResFail = 9083, rate = 0.0494
Error Per = 100 || Flushes = 1477 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 183816, -- Miss = 147732, rate = 0.8037, -- PendHits = 35542, rate = 0.1934-- ResFail = 10483, rate = 0.0570
Error Per = 100 || Flushes = 1477 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 183816, -- Miss = 147368, rate = 0.8017, -- PendHits = 35799, rate = 0.1948-- ResFail = 9577, rate = 0.0521
Error Per = 100 || Flushes = 1473 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 178710, -- Miss = 143962, rate = 0.8056, -- PendHits = 34086, rate = 0.1907-- ResFail = 10413, rate = 0.0583
Error Per = 100 || Flushes = 1439 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 180412, -- Miss = 140244, rate = 0.7774, -- PendHits = 37622, rate = 0.2085-- ResFail = 9240, rate = 0.0512
Error Per = 100 || Flushes = 1402 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 180412, -- Miss = 145340, rate = 0.8056, -- PendHits = 34540, rate = 0.1915-- ResFail = 10003, rate = 0.0554
Error Per = 100 || Flushes = 1453 || slicingInterval = 5000
--	Kid = 6 || L1D Acc = 177008, -- Miss = 140764, rate = 0.7952, -- PendHits = 35713, rate = 0.2018-- ResFail = 10322, rate = 0.0583
Error Per = 100 || Flushes = 1407 || slicingInterval = 5000
--	Kid = 7 || L1D Acc = 183816, -- Miss = 147732, rate = 0.8037, -- PendHits = 35543, rate = 0.1934-- ResFail = 10684, rate = 0.0581
Error Per = 100 || Flushes = 1477 || slicingInterval = 5000
--	Kid = 8 || L1D Acc = 178710, -- Miss = 142870, rate = 0.7995, -- PendHits = 35187, rate = 0.1969-- ResFail = 9726, rate = 0.0544
Error Per = 100 || Flushes = 1428 || slicingInterval = 5000
--	Kid = 9 || L1D Acc = 172852, -- Miss = 144237, rate = 0.8345, -- PendHits = 27858, rate = 0.1612-- ResFail = 12628, rate = 0.0731
Error Per = 100 || Flushes = 1442 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 9'th SM) 
--	Kid = 0 || L1D Acc = 183816, -- Miss = 148096, rate = 0.8057, -- PendHits = 34914, rate = 0.1899-- ResFail = 8150, rate = 0.0443
Error Per = 100 || Flushes = 1480 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 183816, -- Miss = 147732, rate = 0.8037, -- PendHits = 35533, rate = 0.1933-- ResFail = 9026, rate = 0.0491
Error Per = 100 || Flushes = 1477 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 183816, -- Miss = 148096, rate = 0.8057, -- PendHits = 35178, rate = 0.1914-- ResFail = 11601, rate = 0.0631
Error Per = 100 || Flushes = 1480 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 182114, -- Miss = 144898, rate = 0.7956, -- PendHits = 36565, rate = 0.2008-- ResFail = 10049, rate = 0.0552
Error Per = 100 || Flushes = 1448 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 180412, -- Miss = 143520, rate = 0.7955, -- PendHits = 36104, rate = 0.2001-- ResFail = 9905, rate = 0.0549
Error Per = 100 || Flushes = 1435 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 182510, -- Miss = 145574, rate = 0.7976, -- PendHits = 36114, rate = 0.1979-- ResFail = 10850, rate = 0.0594
Error Per = 100 || Flushes = 1455 || slicingInterval = 5000
--	Kid = 6 || L1D Acc = 180412, -- Miss = 144976, rate = 0.8036, -- PendHits = 34903, rate = 0.1935-- ResFail = 9576, rate = 0.0531
Error Per = 100 || Flushes = 1449 || slicingInterval = 5000
--	Kid = 7 || L1D Acc = 183816, -- Miss = 145912, rate = 0.7938, -- PendHits = 37263, rate = 0.2027-- ResFail = 10172, rate = 0.0553
Error Per = 100 || Flushes = 1459 || slicingInterval = 5000
--	Kid = 8 || L1D Acc = 182114, -- Miss = 141258, rate = 0.7757, -- PendHits = 39034, rate = 0.2143-- ResFail = 9120, rate = 0.0501
Error Per = 100 || Flushes = 1412 || slicingInterval = 5000
--	Kid = 9 || L1D Acc = 166462, -- Miss = 138804, rate = 0.8338, -- PendHits = 27219, rate = 0.1635-- ResFail = 11756, rate = 0.0706
Error Per = 100 || Flushes = 1388 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 10'th SM) 
--	Kid = 0 || L1D Acc = 180412, -- Miss = 142792, rate = 0.7915, -- PendHits = 36946, rate = 0.2048-- ResFail = 9352, rate = 0.0518
Error Per = 100 || Flushes = 1427 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 182114, -- Miss = 145262, rate = 0.7976, -- PendHits = 36312, rate = 0.1994-- ResFail = 10357, rate = 0.0569
Error Per = 100 || Flushes = 1452 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 178710, -- Miss = 142870, rate = 0.7995, -- PendHits = 35251, rate = 0.1973-- ResFail = 10921, rate = 0.0611
Error Per = 100 || Flushes = 1428 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 183816, -- Miss = 146276, rate = 0.7958, -- PendHits = 36998, rate = 0.2013-- ResFail = 10864, rate = 0.0591
Error Per = 100 || Flushes = 1462 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 182114, -- Miss = 146718, rate = 0.8056, -- PendHits = 34860, rate = 0.1914-- ResFail = 10821, rate = 0.0594
Error Per = 100 || Flushes = 1467 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 180412, -- Miss = 145704, rate = 0.8076, -- PendHits = 34150, rate = 0.1893-- ResFail = 9539, rate = 0.0529
Error Per = 100 || Flushes = 1457 || slicingInterval = 5000
--	Kid = 6 || L1D Acc = 183602, -- Miss = 146822, rate = 0.7997, -- PendHits = 36034, rate = 0.1963-- ResFail = 9921, rate = 0.0540
Error Per = 100 || Flushes = 1468 || slicingInterval = 5000
--	Kid = 7 || L1D Acc = 180412, -- Miss = 140608, rate = 0.7794, -- PendHits = 37230, rate = 0.2064-- ResFail = 10920, rate = 0.0605
Error Per = 100 || Flushes = 1406 || slicingInterval = 5000
--	Kid = 8 || L1D Acc = 178710, -- Miss = 143962, rate = 0.8056, -- PendHits = 34086, rate = 0.1907-- ResFail = 10641, rate = 0.0595
Error Per = 100 || Flushes = 1439 || slicingInterval = 5000
--	Kid = 9 || L1D Acc = 165818, -- Miss = 135639, rate = 0.8180, -- PendHits = 29072, rate = 0.1753-- ResFail = 10865, rate = 0.0655
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 11'th SM) 
--	Kid = 0 || L1D Acc = 183816, -- Miss = 148460, rate = 0.8077, -- PendHits = 34816, rate = 0.1894-- ResFail = 9784, rate = 0.0532
Error Per = 100 || Flushes = 1484 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 180808, -- Miss = 144560, rate = 0.7995, -- PendHits = 35529, rate = 0.1965-- ResFail = 10407, rate = 0.0576
Error Per = 100 || Flushes = 1445 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 183744, -- Miss = 145476, rate = 0.7917, -- PendHits = 37648, rate = 0.2049-- ResFail = 9803, rate = 0.0534
Error Per = 100 || Flushes = 1454 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 183816, -- Miss = 148096, rate = 0.8057, -- PendHits = 35081, rate = 0.1908-- ResFail = 9743, rate = 0.0530
Error Per = 100 || Flushes = 1480 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 183816, -- Miss = 148824, rate = 0.8096, -- PendHits = 34452, rate = 0.1874-- ResFail = 10337, rate = 0.0562
Error Per = 100 || Flushes = 1488 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 180412, -- Miss = 143156, rate = 0.7935, -- PendHits = 36491, rate = 0.2023-- ResFail = 9031, rate = 0.0501
Error Per = 100 || Flushes = 1431 || slicingInterval = 5000
--	Kid = 6 || L1D Acc = 183816, -- Miss = 147732, rate = 0.8037, -- PendHits = 35461, rate = 0.1929-- ResFail = 11403, rate = 0.0620
Error Per = 100 || Flushes = 1477 || slicingInterval = 5000
--	Kid = 7 || L1D Acc = 183816, -- Miss = 146640, rate = 0.7978, -- PendHits = 36065, rate = 0.1962-- ResFail = 10396, rate = 0.0566
Error Per = 100 || Flushes = 1466 || slicingInterval = 5000
--	Kid = 8 || L1D Acc = 183816, -- Miss = 148824, rate = 0.8096, -- PendHits = 34452, rate = 0.1874-- ResFail = 11314, rate = 0.0616
Error Per = 100 || Flushes = 1488 || slicingInterval = 5000
--	Kid = 9 || L1D Acc = 169106, -- Miss = 140172, rate = 0.8289, -- PendHits = 28189, rate = 0.1667-- ResFail = 10065, rate = 0.0595
Error Per = 100 || Flushes = 1401 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 12'th SM) 
--	Kid = 0 || L1D Acc = 183816, -- Miss = 140452, rate = 0.7641, -- PendHits = 41566, rate = 0.2261-- ResFail = 8839, rate = 0.0481
Error Per = 100 || Flushes = 1404 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 182114, -- Miss = 145990, rate = 0.8016, -- PendHits = 35582, rate = 0.1954-- ResFail = 10039, rate = 0.0551
Error Per = 100 || Flushes = 1459 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 181900, -- Miss = 144716, rate = 0.7956, -- PendHits = 36645, rate = 0.2015-- ResFail = 9632, rate = 0.0530
Error Per = 100 || Flushes = 1447 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 182114, -- Miss = 145262, rate = 0.7976, -- PendHits = 36249, rate = 0.1990-- ResFail = 10200, rate = 0.0560
Error Per = 100 || Flushes = 1452 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 183816, -- Miss = 147368, rate = 0.8017, -- PendHits = 35905, rate = 0.1953-- ResFail = 8036, rate = 0.0437
Error Per = 100 || Flushes = 1473 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 182114, -- Miss = 145626, rate = 0.7996, -- PendHits = 35426, rate = 0.1945-- ResFail = 8310, rate = 0.0456
Error Per = 100 || Flushes = 1456 || slicingInterval = 5000
--	Kid = 6 || L1D Acc = 182042, -- Miss = 146646, rate = 0.8056, -- PendHits = 34805, rate = 0.1912-- ResFail = 9653, rate = 0.0530
Error Per = 100 || Flushes = 1466 || slicingInterval = 5000
--	Kid = 7 || L1D Acc = 182114, -- Miss = 145626, rate = 0.7996, -- PendHits = 35917, rate = 0.1972-- ResFail = 9604, rate = 0.0527
Error Per = 100 || Flushes = 1456 || slicingInterval = 5000
--	Kid = 8 || L1D Acc = 183816, -- Miss = 144092, rate = 0.7839, -- PendHits = 38339, rate = 0.2086-- ResFail = 10527, rate = 0.0573
Error Per = 100 || Flushes = 1440 || slicingInterval = 5000
--	Kid = 9 || L1D Acc = 172530, -- Miss = 145638, rate = 0.8441, -- PendHits = 26484, rate = 0.1535-- ResFail = 9845, rate = 0.0571
Error Per = 100 || Flushes = 1456 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 13'th SM) 
--	Kid = 0 || L1D Acc = 177008, -- Miss = 140036, rate = 0.7911, -- PendHits = 36060, rate = 0.2037-- ResFail = 9860, rate = 0.0557
Error Per = 100 || Flushes = 1400 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 182114, -- Miss = 144898, rate = 0.7956, -- PendHits = 36627, rate = 0.2011-- ResFail = 9677, rate = 0.0531
Error Per = 100 || Flushes = 1448 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 183816, -- Miss = 147732, rate = 0.8037, -- PendHits = 35520, rate = 0.1932-- ResFail = 11196, rate = 0.0609
Error Per = 100 || Flushes = 1477 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 177008, -- Miss = 138944, rate = 0.7850, -- PendHits = 36618, rate = 0.2069-- ResFail = 10766, rate = 0.0608
Error Per = 100 || Flushes = 1389 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 183816, -- Miss = 148096, rate = 0.8057, -- PendHits = 35105, rate = 0.1910-- ResFail = 10523, rate = 0.0572
Error Per = 100 || Flushes = 1480 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 183816, -- Miss = 146640, rate = 0.7978, -- PendHits = 36327, rate = 0.1976-- ResFail = 9857, rate = 0.0536
Error Per = 100 || Flushes = 1466 || slicingInterval = 5000
--	Kid = 6 || L1D Acc = 183816, -- Miss = 148460, rate = 0.8077, -- PendHits = 34787, rate = 0.1892-- ResFail = 8822, rate = 0.0480
Error Per = 100 || Flushes = 1484 || slicingInterval = 5000
--	Kid = 7 || L1D Acc = 178710, -- Miss = 143598, rate = 0.8035, -- PendHits = 34579, rate = 0.1935-- ResFail = 9489, rate = 0.0531
Error Per = 100 || Flushes = 1435 || slicingInterval = 5000
--	Kid = 8 || L1D Acc = 180412, -- Miss = 144248, rate = 0.7995, -- PendHits = 35040, rate = 0.1942-- ResFail = 11457, rate = 0.0635
Error Per = 100 || Flushes = 1442 || slicingInterval = 5000
--	Kid = 9 || L1D Acc = 168140, -- Miss = 141216, rate = 0.8399, -- PendHits = 26351, rate = 0.1567-- ResFail = 11282, rate = 0.0671
Error Per = 100 || Flushes = 1412 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 14'th SM) 
--	Kid = 0 || L1D Acc = 183816, -- Miss = 148096, rate = 0.8057, -- PendHits = 35179, rate = 0.1914-- ResFail = 9973, rate = 0.0543
Error Per = 100 || Flushes = 1480 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 178710, -- Miss = 142870, rate = 0.7995, -- PendHits = 35233, rate = 0.1972-- ResFail = 9074, rate = 0.0508
Error Per = 100 || Flushes = 1428 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 182510, -- Miss = 147030, rate = 0.8056, -- PendHits = 34934, rate = 0.1914-- ResFail = 10090, rate = 0.0553
Error Per = 100 || Flushes = 1470 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 182510, -- Miss = 145938, rate = 0.7996, -- PendHits = 35853, rate = 0.1964-- ResFail = 8615, rate = 0.0472
Error Per = 100 || Flushes = 1459 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 178638, -- Miss = 138430, rate = 0.7749, -- PendHits = 38828, rate = 0.2174-- ResFail = 8469, rate = 0.0474
Error Per = 100 || Flushes = 1384 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 182114, -- Miss = 145262, rate = 0.7976, -- PendHits = 36184, rate = 0.1987-- ResFail = 10784, rate = 0.0592
Error Per = 100 || Flushes = 1452 || slicingInterval = 5000
--	Kid = 6 || L1D Acc = 182114, -- Miss = 145262, rate = 0.7976, -- PendHits = 36182, rate = 0.1987-- ResFail = 9352, rate = 0.0514
Error Per = 100 || Flushes = 1452 || slicingInterval = 5000
--	Kid = 7 || L1D Acc = 182114, -- Miss = 146354, rate = 0.8036, -- PendHits = 34891, rate = 0.1916-- ResFail = 8224, rate = 0.0452
Error Per = 100 || Flushes = 1463 || slicingInterval = 5000
--	Kid = 8 || L1D Acc = 183816, -- Miss = 147368, rate = 0.8017, -- PendHits = 35706, rate = 0.1942-- ResFail = 8003, rate = 0.0435
Error Per = 100 || Flushes = 1473 || slicingInterval = 5000
--	Kid = 9 || L1D Acc = 169106, -- Miss = 139821, rate = 0.8268, -- PendHits = 28722, rate = 0.1698-- ResFail = 10743, rate = 0.0635
Error Per = 100 || Flushes = 1398 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 15'th SM) 
--	Kid = 0 || L1D Acc = 183816, -- Miss = 146640, rate = 0.7978, -- PendHits = 36341, rate = 0.1977-- ResFail = 10450, rate = 0.0569
Error Per = 100 || Flushes = 1466 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 180412, -- Miss = 144976, rate = 0.8036, -- PendHits = 34624, rate = 0.1919-- ResFail = 11107, rate = 0.0616
Error Per = 100 || Flushes = 1449 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 183816, -- Miss = 146640, rate = 0.7978, -- PendHits = 36526, rate = 0.1987-- ResFail = 10050, rate = 0.0547
Error Per = 100 || Flushes = 1466 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 183602, -- Miss = 144274, rate = 0.7858, -- PendHits = 38275, rate = 0.2085-- ResFail = 9215, rate = 0.0502
Error Per = 100 || Flushes = 1442 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 183602, -- Miss = 146822, rate = 0.7997, -- PendHits = 35992, rate = 0.1960-- ResFail = 9227, rate = 0.0503
Error Per = 100 || Flushes = 1468 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 178710, -- Miss = 144326, rate = 0.8076, -- PendHits = 33859, rate = 0.1895-- ResFail = 9956, rate = 0.0557
Error Per = 100 || Flushes = 1443 || slicingInterval = 5000
--	Kid = 6 || L1D Acc = 180412, -- Miss = 145340, rate = 0.8056, -- PendHits = 34521, rate = 0.1913-- ResFail = 10020, rate = 0.0555
Error Per = 100 || Flushes = 1453 || slicingInterval = 5000
--	Kid = 7 || L1D Acc = 183816, -- Miss = 148096, rate = 0.8057, -- PendHits = 35157, rate = 0.1913-- ResFail = 11846, rate = 0.0644
Error Per = 100 || Flushes = 1480 || slicingInterval = 5000
--	Kid = 8 || L1D Acc = 182114, -- Miss = 147082, rate = 0.8076, -- PendHits = 34496, rate = 0.1894-- ResFail = 8969, rate = 0.0492
Error Per = 100 || Flushes = 1470 || slicingInterval = 5000
--	Kid = 9 || L1D Acc = 166784, -- Miss = 138807, rate = 0.8323, -- PendHits = 27182, rate = 0.1630-- ResFail = 12060, rate = 0.0723
Error Per = 100 || Flushes = 1388 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 16'th SM) 
--	Kid = 0 || L1D Acc = 183816, -- Miss = 145184, rate = 0.7898, -- PendHits = 36957, rate = 0.2011-- ResFail = 9775, rate = 0.0532
Error Per = 100 || Flushes = 1451 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 178710, -- Miss = 139958, rate = 0.7832, -- PendHits = 37453, rate = 0.2096-- ResFail = 9232, rate = 0.0517
Error Per = 100 || Flushes = 1399 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 183816, -- Miss = 148096, rate = 0.8057, -- PendHits = 35132, rate = 0.1911-- ResFail = 9630, rate = 0.0524
Error Per = 100 || Flushes = 1480 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 183816, -- Miss = 147732, rate = 0.8037, -- PendHits = 35541, rate = 0.1934-- ResFail = 10698, rate = 0.0582
Error Per = 100 || Flushes = 1477 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 177008, -- Miss = 141128, rate = 0.7973, -- PendHits = 34926, rate = 0.1973-- ResFail = 9265, rate = 0.0523
Error Per = 100 || Flushes = 1411 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 183816, -- Miss = 147368, rate = 0.8017, -- PendHits = 35785, rate = 0.1947-- ResFail = 11444, rate = 0.0623
Error Per = 100 || Flushes = 1473 || slicingInterval = 5000
--	Kid = 6 || L1D Acc = 182114, -- Miss = 141986, rate = 0.7797, -- PendHits = 38471, rate = 0.2112-- ResFail = 8014, rate = 0.0440
Error Per = 100 || Flushes = 1419 || slicingInterval = 5000
--	Kid = 7 || L1D Acc = 183816, -- Miss = 147004, rate = 0.7997, -- PendHits = 36272, rate = 0.1973-- ResFail = 10109, rate = 0.0550
Error Per = 100 || Flushes = 1470 || slicingInterval = 5000
--	Kid = 8 || L1D Acc = 180412, -- Miss = 144976, rate = 0.8036, -- PendHits = 34905, rate = 0.1935-- ResFail = 10583, rate = 0.0587
Error Per = 100 || Flushes = 1449 || slicingInterval = 5000
--	Kid = 9 || L1D Acc = 167750, -- Miss = 141273, rate = 0.8422, -- PendHits = 26062, rate = 0.1554-- ResFail = 10328, rate = 0.0616
Error Per = 100 || Flushes = 1412 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 17'th SM) 
--	Kid = 0 || L1D Acc = 177008, -- Miss = 141856, rate = 0.8014, -- PendHits = 34565, rate = 0.1953-- ResFail = 8639, rate = 0.0488
Error Per = 100 || Flushes = 1418 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 183816, -- Miss = 146640, rate = 0.7978, -- PendHits = 36524, rate = 0.1987-- ResFail = 12132, rate = 0.0660
Error Per = 100 || Flushes = 1466 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 177008, -- Miss = 142220, rate = 0.8035, -- PendHits = 34227, rate = 0.1934-- ResFail = 9085, rate = 0.0513
Error Per = 100 || Flushes = 1422 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 180412, -- Miss = 144248, rate = 0.7995, -- PendHits = 35632, rate = 0.1975-- ResFail = 10145, rate = 0.0562
Error Per = 100 || Flushes = 1442 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 178710, -- Miss = 140686, rate = 0.7872, -- PendHits = 36504, rate = 0.2043-- ResFail = 8600, rate = 0.0481
Error Per = 100 || Flushes = 1406 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 183816, -- Miss = 145548, rate = 0.7918, -- PendHits = 37468, rate = 0.2038-- ResFail = 11162, rate = 0.0607
Error Per = 100 || Flushes = 1455 || slicingInterval = 5000
--	Kid = 6 || L1D Acc = 179106, -- Miss = 143182, rate = 0.7994, -- PendHits = 35394, rate = 0.1976-- ResFail = 8786, rate = 0.0491
Error Per = 100 || Flushes = 1431 || slicingInterval = 5000
--	Kid = 7 || L1D Acc = 182114, -- Miss = 145626, rate = 0.7996, -- PendHits = 35930, rate = 0.1973-- ResFail = 10361, rate = 0.0569
Error Per = 100 || Flushes = 1456 || slicingInterval = 5000
--	Kid = 8 || L1D Acc = 183816, -- Miss = 147368, rate = 0.8017, -- PendHits = 35792, rate = 0.1947-- ResFail = 9178, rate = 0.0499
Error Per = 100 || Flushes = 1473 || slicingInterval = 5000
--	Kid = 9 || L1D Acc = 165818, -- Miss = 140553, rate = 0.8476, -- PendHits = 24744, rate = 0.1492-- ResFail = 9522, rate = 0.0574
Error Per = 100 || Flushes = 1405 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 18'th SM) 
--	Kid = 0 || L1D Acc = 178710, -- Miss = 139230, rate = 0.7791, -- PendHits = 37339, rate = 0.2089-- ResFail = 9873, rate = 0.0552
Error Per = 100 || Flushes = 1392 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 182114, -- Miss = 145990, rate = 0.8016, -- PendHits = 35541, rate = 0.1952-- ResFail = 9490, rate = 0.0521
Error Per = 100 || Flushes = 1459 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 182114, -- Miss = 147446, rate = 0.8096, -- PendHits = 34133, rate = 0.1874-- ResFail = 10667, rate = 0.0586
Error Per = 100 || Flushes = 1474 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 183816, -- Miss = 147732, rate = 0.8037, -- PendHits = 35471, rate = 0.1930-- ResFail = 10665, rate = 0.0580
Error Per = 100 || Flushes = 1477 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 183816, -- Miss = 148460, rate = 0.8077, -- PendHits = 34815, rate = 0.1894-- ResFail = 8106, rate = 0.0441
Error Per = 100 || Flushes = 1484 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 180412, -- Miss = 143520, rate = 0.7955, -- PendHits = 36198, rate = 0.2006-- ResFail = 9255, rate = 0.0513
Error Per = 100 || Flushes = 1435 || slicingInterval = 5000
--	Kid = 6 || L1D Acc = 180412, -- Miss = 141700, rate = 0.7854, -- PendHits = 37770, rate = 0.2094-- ResFail = 8773, rate = 0.0486
Error Per = 100 || Flushes = 1417 || slicingInterval = 5000
--	Kid = 7 || L1D Acc = 178496, -- Miss = 141232, rate = 0.7912, -- PendHits = 36028, rate = 0.2018-- ResFail = 7644, rate = 0.0428
Error Per = 100 || Flushes = 1412 || slicingInterval = 5000
--	Kid = 8 || L1D Acc = 183816, -- Miss = 148096, rate = 0.8057, -- PendHits = 35178, rate = 0.1914-- ResFail = 11377, rate = 0.0619
Error Per = 100 || Flushes = 1480 || slicingInterval = 5000
--	Kid = 9 || L1D Acc = 167496, -- Miss = 142263, rate = 0.8494, -- PendHits = 24842, rate = 0.1483-- ResFail = 10135, rate = 0.0605
Error Per = 100 || Flushes = 1422 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 19'th SM) 
--	Kid = 0 || L1D Acc = 178710, -- Miss = 142142, rate = 0.7954, -- PendHits = 35979, rate = 0.2013-- ResFail = 10754, rate = 0.0602
Error Per = 100 || Flushes = 1421 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 183816, -- Miss = 147004, rate = 0.7997, -- PendHits = 36267, rate = 0.1973-- ResFail = 9293, rate = 0.0506
Error Per = 100 || Flushes = 1470 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 177008, -- Miss = 136032, rate = 0.7685, -- PendHits = 39928, rate = 0.2256-- ResFail = 10009, rate = 0.0565
Error Per = 100 || Flushes = 1360 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 183816, -- Miss = 144820, rate = 0.7879, -- PendHits = 38220, rate = 0.2079-- ResFail = 10276, rate = 0.0559
Error Per = 100 || Flushes = 1448 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 180412, -- Miss = 143520, rate = 0.7955, -- PendHits = 36094, rate = 0.2001-- ResFail = 7899, rate = 0.0438
Error Per = 100 || Flushes = 1435 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 182114, -- Miss = 145262, rate = 0.7976, -- PendHits = 36218, rate = 0.1989-- ResFail = 9134, rate = 0.0502
Error Per = 100 || Flushes = 1452 || slicingInterval = 5000
--	Kid = 6 || L1D Acc = 183816, -- Miss = 146276, rate = 0.7958, -- PendHits = 36826, rate = 0.2003-- ResFail = 12082, rate = 0.0657
Error Per = 100 || Flushes = 1462 || slicingInterval = 5000
--	Kid = 7 || L1D Acc = 182114, -- Miss = 143078, rate = 0.7857, -- PendHits = 37295, rate = 0.2048-- ResFail = 9560, rate = 0.0525
Error Per = 100 || Flushes = 1430 || slicingInterval = 5000
--	Kid = 8 || L1D Acc = 183816, -- Miss = 144456, rate = 0.7859, -- PendHits = 38623, rate = 0.2101-- ResFail = 9188, rate = 0.0500
Error Per = 100 || Flushes = 1444 || slicingInterval = 5000
--	Kid = 9 || L1D Acc = 169496, -- Miss = 143976, rate = 0.8494, -- PendHits = 25120, rate = 0.1482-- ResFail = 9786, rate = 0.0577
Error Per = 100 || Flushes = 1439 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 20'th SM) 
--	Kid = 0 || L1D Acc = 178710, -- Miss = 138502, rate = 0.7750, -- PendHits = 39465, rate = 0.2208-- ResFail = 10859, rate = 0.0608
Error Per = 100 || Flushes = 1385 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 178710, -- Miss = 143234, rate = 0.8015, -- PendHits = 34891, rate = 0.1952-- ResFail = 9064, rate = 0.0507
Error Per = 100 || Flushes = 1432 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 183816, -- Miss = 146276, rate = 0.7958, -- PendHits = 35738, rate = 0.1944-- ResFail = 7923, rate = 0.0431
Error Per = 100 || Flushes = 1462 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 178638, -- Miss = 140614, rate = 0.7871, -- PendHits = 37304, rate = 0.2088-- ResFail = 10946, rate = 0.0613
Error Per = 100 || Flushes = 1406 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 183816, -- Miss = 145548, rate = 0.7918, -- PendHits = 37479, rate = 0.2039-- ResFail = 10621, rate = 0.0578
Error Per = 100 || Flushes = 1455 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 183744, -- Miss = 146568, rate = 0.7977, -- PendHits = 36632, rate = 0.1994-- ResFail = 9269, rate = 0.0504
Error Per = 100 || Flushes = 1465 || slicingInterval = 5000
--	Kid = 6 || L1D Acc = 178710, -- Miss = 142506, rate = 0.7974, -- PendHits = 35522, rate = 0.1988-- ResFail = 10134, rate = 0.0567
Error Per = 100 || Flushes = 1425 || slicingInterval = 5000
--	Kid = 7 || L1D Acc = 183816, -- Miss = 148096, rate = 0.8057, -- PendHits = 34746, rate = 0.1890-- ResFail = 12748, rate = 0.0694
Error Per = 100 || Flushes = 1480 || slicingInterval = 5000
--	Kid = 8 || L1D Acc = 180412, -- Miss = 143884, rate = 0.7975, -- PendHits = 35875, rate = 0.1989-- ResFail = 8805, rate = 0.0488
Error Per = 100 || Flushes = 1438 || slicingInterval = 5000
--	Kid = 9 || L1D Acc = 163564, -- Miss = 138075, rate = 0.8442, -- PendHits = 25042, rate = 0.1531-- ResFail = 10959, rate = 0.0670
Error Per = 100 || Flushes = 1380 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 21'th SM) 
--	Kid = 0 || L1D Acc = 177008, -- Miss = 140036, rate = 0.7911, -- PendHits = 36102, rate = 0.2040-- ResFail = 9996, rate = 0.0565
Error Per = 100 || Flushes = 1400 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 183816, -- Miss = 147732, rate = 0.8037, -- PendHits = 35096, rate = 0.1909-- ResFail = 9913, rate = 0.0539
Error Per = 100 || Flushes = 1477 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 183816, -- Miss = 147732, rate = 0.8037, -- PendHits = 35378, rate = 0.1925-- ResFail = 8765, rate = 0.0477
Error Per = 100 || Flushes = 1477 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 180412, -- Miss = 144248, rate = 0.7995, -- PendHits = 35620, rate = 0.1974-- ResFail = 11372, rate = 0.0630
Error Per = 100 || Flushes = 1442 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 183816, -- Miss = 143364, rate = 0.7799, -- PendHits = 39660, rate = 0.2158-- ResFail = 8832, rate = 0.0480
Error Per = 100 || Flushes = 1433 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 182114, -- Miss = 144534, rate = 0.7936, -- PendHits = 36878, rate = 0.2025-- ResFail = 8832, rate = 0.0485
Error Per = 100 || Flushes = 1445 || slicingInterval = 5000
--	Kid = 6 || L1D Acc = 183816, -- Miss = 147732, rate = 0.8037, -- PendHits = 35221, rate = 0.1916-- ResFail = 8373, rate = 0.0456
Error Per = 100 || Flushes = 1477 || slicingInterval = 5000
--	Kid = 7 || L1D Acc = 183816, -- Miss = 147004, rate = 0.7997, -- PendHits = 36033, rate = 0.1960-- ResFail = 10452, rate = 0.0569
Error Per = 100 || Flushes = 1470 || slicingInterval = 5000
--	Kid = 8 || L1D Acc = 178710, -- Miss = 142506, rate = 0.7974, -- PendHits = 35539, rate = 0.1989-- ResFail = 9429, rate = 0.0528
Error Per = 100 || Flushes = 1425 || slicingInterval = 5000
--	Kid = 9 || L1D Acc = 166276, -- Miss = 139032, rate = 0.8362, -- PendHits = 26877, rate = 0.1616-- ResFail = 11285, rate = 0.0679
Error Per = 100 || Flushes = 1390 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 22'th SM) 
--	Kid = 0 || L1D Acc = 182114, -- Miss = 144534, rate = 0.7936, -- PendHits = 37042, rate = 0.2034-- ResFail = 9460, rate = 0.0519
Error Per = 100 || Flushes = 1445 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 180412, -- Miss = 144976, rate = 0.8036, -- PendHits = 34711, rate = 0.1924-- ResFail = 9991, rate = 0.0554
Error Per = 100 || Flushes = 1449 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 182114, -- Miss = 147446, rate = 0.8096, -- PendHits = 34133, rate = 0.1874-- ResFail = 10443, rate = 0.0573
Error Per = 100 || Flushes = 1474 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 177008, -- Miss = 137124, rate = 0.7747, -- PendHits = 37598, rate = 0.2124-- ResFail = 11264, rate = 0.0636
Error Per = 100 || Flushes = 1371 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 182114, -- Miss = 144898, rate = 0.7956, -- PendHits = 36176, rate = 0.1986-- ResFail = 9316, rate = 0.0512
Error Per = 100 || Flushes = 1448 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 180412, -- Miss = 145340, rate = 0.8056, -- PendHits = 34504, rate = 0.1913-- ResFail = 9422, rate = 0.0522
Error Per = 100 || Flushes = 1453 || slicingInterval = 5000
--	Kid = 6 || L1D Acc = 183816, -- Miss = 142636, rate = 0.7760, -- PendHits = 39851, rate = 0.2168-- ResFail = 9562, rate = 0.0520
Error Per = 100 || Flushes = 1426 || slicingInterval = 5000
--	Kid = 7 || L1D Acc = 182510, -- Miss = 147030, rate = 0.8056, -- PendHits = 34917, rate = 0.1913-- ResFail = 10422, rate = 0.0571
Error Per = 100 || Flushes = 1470 || slicingInterval = 5000
--	Kid = 8 || L1D Acc = 183816, -- Miss = 147004, rate = 0.7997, -- PendHits = 36218, rate = 0.1970-- ResFail = 10969, rate = 0.0597
Error Per = 100 || Flushes = 1470 || slicingInterval = 5000
--	Kid = 9 || L1D Acc = 168784, -- Miss = 142626, rate = 0.8450, -- PendHits = 25748, rate = 0.1526-- ResFail = 11523, rate = 0.0683
Error Per = 100 || Flushes = 1426 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 23'th SM) 
--	Kid = 0 || L1D Acc = 182438, -- Miss = 147030, rate = 0.8059, -- PendHits = 34838, rate = 0.1910-- ResFail = 9657, rate = 0.0529
Error Per = 100 || Flushes = 1470 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 182114, -- Miss = 146354, rate = 0.8036, -- PendHits = 35083, rate = 0.1926-- ResFail = 11346, rate = 0.0623
Error Per = 100 || Flushes = 1463 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 177008, -- Miss = 137124, rate = 0.7747, -- PendHits = 38028, rate = 0.2148-- ResFail = 10123, rate = 0.0572
Error Per = 100 || Flushes = 1371 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 183816, -- Miss = 146640, rate = 0.7978, -- PendHits = 36534, rate = 0.1988-- ResFail = 10211, rate = 0.0556
Error Per = 100 || Flushes = 1466 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 183816, -- Miss = 145912, rate = 0.7938, -- PendHits = 37240, rate = 0.2026-- ResFail = 8110, rate = 0.0441
Error Per = 100 || Flushes = 1459 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 183816, -- Miss = 146640, rate = 0.7978, -- PendHits = 36536, rate = 0.1988-- ResFail = 9573, rate = 0.0521
Error Per = 100 || Flushes = 1466 || slicingInterval = 5000
--	Kid = 6 || L1D Acc = 177008, -- Miss = 140400, rate = 0.7932, -- PendHits = 35829, rate = 0.2024-- ResFail = 10488, rate = 0.0593
Error Per = 100 || Flushes = 1404 || slicingInterval = 5000
--	Kid = 7 || L1D Acc = 183816, -- Miss = 144456, rate = 0.7859, -- PendHits = 37663, rate = 0.2049-- ResFail = 9972, rate = 0.0542
Error Per = 100 || Flushes = 1444 || slicingInterval = 5000
--	Kid = 8 || L1D Acc = 178820, -- Miss = 143728, rate = 0.8038, -- PendHits = 34248, rate = 0.1915-- ResFail = 10198, rate = 0.0570
Error Per = 100 || Flushes = 1437 || slicingInterval = 5000
--	Kid = 9 || L1D Acc = 163242, -- Miss = 138774, rate = 0.8501, -- PendHits = 24116, rate = 0.1477-- ResFail = 11686, rate = 0.0716
Error Per = 100 || Flushes = 1387 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 24'th SM) 
--	Kid = 0 || L1D Acc = 183816, -- Miss = 147732, rate = 0.8037, -- PendHits = 35542, rate = 0.1934-- ResFail = 9171, rate = 0.0499
Error Per = 100 || Flushes = 1477 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 183602, -- Miss = 147550, rate = 0.8036, -- PendHits = 35409, rate = 0.1929-- ResFail = 9213, rate = 0.0502
Error Per = 100 || Flushes = 1475 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 183816, -- Miss = 147004, rate = 0.7997, -- PendHits = 36050, rate = 0.1961-- ResFail = 10802, rate = 0.0588
Error Per = 100 || Flushes = 1470 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 183816, -- Miss = 145184, rate = 0.7898, -- PendHits = 38088, rate = 0.2072-- ResFail = 10403, rate = 0.0566
Error Per = 100 || Flushes = 1451 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 180412, -- Miss = 143156, rate = 0.7935, -- PendHits = 35888, rate = 0.1989-- ResFail = 8988, rate = 0.0498
Error Per = 100 || Flushes = 1431 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 183816, -- Miss = 145184, rate = 0.7898, -- PendHits = 37957, rate = 0.2065-- ResFail = 10212, rate = 0.0556
Error Per = 100 || Flushes = 1451 || slicingInterval = 5000
--	Kid = 6 || L1D Acc = 183816, -- Miss = 148824, rate = 0.8096, -- PendHits = 34452, rate = 0.1874-- ResFail = 9320, rate = 0.0507
Error Per = 100 || Flushes = 1488 || slicingInterval = 5000
--	Kid = 7 || L1D Acc = 178710, -- Miss = 142870, rate = 0.7995, -- PendHits = 35134, rate = 0.1966-- ResFail = 9702, rate = 0.0543
Error Per = 100 || Flushes = 1428 || slicingInterval = 5000
--	Kid = 8 || L1D Acc = 180412, -- Miss = 142064, rate = 0.7874, -- PendHits = 37578, rate = 0.2083-- ResFail = 8385, rate = 0.0465
Error Per = 100 || Flushes = 1420 || slicingInterval = 5000
--	Kid = 9 || L1D Acc = 171281, -- Miss = 141294, rate = 0.8249, -- PendHits = 28715, rate = 0.1676-- ResFail = 11399, rate = 0.0666
Error Per = 100 || Flushes = 1412 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 25'th SM) 
--	Kid = 0 || L1D Acc = 178710, -- Miss = 141050, rate = 0.7893, -- PendHits = 36587, rate = 0.2047-- ResFail = 11741, rate = 0.0657
Error Per = 100 || Flushes = 1410 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 183816, -- Miss = 147004, rate = 0.7997, -- PendHits = 36112, rate = 0.1965-- ResFail = 10251, rate = 0.0558
Error Per = 100 || Flushes = 1470 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 180412, -- Miss = 142792, rate = 0.7915, -- PendHits = 36888, rate = 0.2045-- ResFail = 11935, rate = 0.0662
Error Per = 100 || Flushes = 1427 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 178710, -- Miss = 142142, rate = 0.7954, -- PendHits = 35362, rate = 0.1979-- ResFail = 11115, rate = 0.0622
Error Per = 100 || Flushes = 1421 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 183816, -- Miss = 147732, rate = 0.8037, -- PendHits = 35471, rate = 0.1930-- ResFail = 8774, rate = 0.0477
Error Per = 100 || Flushes = 1477 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 182114, -- Miss = 143442, rate = 0.7876, -- PendHits = 36859, rate = 0.2024-- ResFail = 8737, rate = 0.0480
Error Per = 100 || Flushes = 1434 || slicingInterval = 5000
--	Kid = 6 || L1D Acc = 183816, -- Miss = 148096, rate = 0.8057, -- PendHits = 35179, rate = 0.1914-- ResFail = 8288, rate = 0.0451
Error Per = 100 || Flushes = 1480 || slicingInterval = 5000
--	Kid = 7 || L1D Acc = 183816, -- Miss = 147368, rate = 0.8017, -- PendHits = 35899, rate = 0.1953-- ResFail = 11563, rate = 0.0629
Error Per = 100 || Flushes = 1473 || slicingInterval = 5000
--	Kid = 8 || L1D Acc = 178710, -- Miss = 141050, rate = 0.7893, -- PendHits = 36110, rate = 0.2021-- ResFail = 10271, rate = 0.0575
Error Per = 100 || Flushes = 1410 || slicingInterval = 5000
--	Kid = 9 || L1D Acc = 166140, -- Miss = 140556, rate = 0.8460, -- PendHits = 25183, rate = 0.1516-- ResFail = 11628, rate = 0.0700
Error Per = 100 || Flushes = 1405 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 26'th SM) 
--	Kid = 0 || L1D Acc = 182114, -- Miss = 145262, rate = 0.7976, -- PendHits = 36114, rate = 0.1983-- ResFail = 9784, rate = 0.0537
Error Per = 100 || Flushes = 1452 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 180412, -- Miss = 145340, rate = 0.8056, -- PendHits = 34542, rate = 0.1915-- ResFail = 10965, rate = 0.0608
Error Per = 100 || Flushes = 1453 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 183816, -- Miss = 145912, rate = 0.7938, -- PendHits = 37347, rate = 0.2032-- ResFail = 10085, rate = 0.0549
Error Per = 100 || Flushes = 1459 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 183816, -- Miss = 146640, rate = 0.7978, -- PendHits = 36373, rate = 0.1979-- ResFail = 8047, rate = 0.0438
Error Per = 100 || Flushes = 1466 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 183816, -- Miss = 147368, rate = 0.8017, -- PendHits = 35825, rate = 0.1949-- ResFail = 7821, rate = 0.0425
Error Per = 100 || Flushes = 1473 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 178710, -- Miss = 144326, rate = 0.8076, -- PendHits = 33859, rate = 0.1895-- ResFail = 10704, rate = 0.0599
Error Per = 100 || Flushes = 1443 || slicingInterval = 5000
--	Kid = 6 || L1D Acc = 182114, -- Miss = 144898, rate = 0.7956, -- PendHits = 36631, rate = 0.2011-- ResFail = 8949, rate = 0.0491
Error Per = 100 || Flushes = 1448 || slicingInterval = 5000
--	Kid = 7 || L1D Acc = 180412, -- Miss = 144248, rate = 0.7995, -- PendHits = 35536, rate = 0.1970-- ResFail = 10990, rate = 0.0609
Error Per = 100 || Flushes = 1442 || slicingInterval = 5000
--	Kid = 8 || L1D Acc = 182114, -- Miss = 145990, rate = 0.8016, -- PendHits = 35299, rate = 0.1938-- ResFail = 8708, rate = 0.0478
Error Per = 100 || Flushes = 1459 || slicingInterval = 5000
--	Kid = 9 || L1D Acc = 163564, -- Miss = 139479, rate = 0.8527, -- PendHits = 23466, rate = 0.1435-- ResFail = 11055, rate = 0.0676
Error Per = 100 || Flushes = 1394 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 27'th SM) 
--	Kid = 0 || L1D Acc = 183816, -- Miss = 143000, rate = 0.7780, -- PendHits = 39165, rate = 0.2131-- ResFail = 9389, rate = 0.0511
Error Per = 100 || Flushes = 1430 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 183816, -- Miss = 143728, rate = 0.7819, -- PendHits = 38420, rate = 0.2090-- ResFail = 7462, rate = 0.0406
Error Per = 100 || Flushes = 1437 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 183816, -- Miss = 144092, rate = 0.7839, -- PendHits = 37711, rate = 0.2052-- ResFail = 10622, rate = 0.0578
Error Per = 100 || Flushes = 1440 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 183816, -- Miss = 137904, rate = 0.7502, -- PendHits = 44616, rate = 0.2427-- ResFail = 11109, rate = 0.0604
Error Per = 100 || Flushes = 1379 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 183816, -- Miss = 148096, rate = 0.8057, -- PendHits = 35064, rate = 0.1908-- ResFail = 10574, rate = 0.0575
Error Per = 100 || Flushes = 1480 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 178710, -- Miss = 139230, rate = 0.7791, -- PendHits = 38307, rate = 0.2144-- ResFail = 11470, rate = 0.0642
Error Per = 100 || Flushes = 1392 || slicingInterval = 5000
--	Kid = 6 || L1D Acc = 183816, -- Miss = 147004, rate = 0.7997, -- PendHits = 35682, rate = 0.1941-- ResFail = 8670, rate = 0.0472
Error Per = 100 || Flushes = 1470 || slicingInterval = 5000
--	Kid = 7 || L1D Acc = 183744, -- Miss = 147296, rate = 0.8016, -- PendHits = 35905, rate = 0.1954-- ResFail = 10242, rate = 0.0557
Error Per = 100 || Flushes = 1472 || slicingInterval = 5000
--	Kid = 8 || L1D Acc = 183816, -- Miss = 148096, rate = 0.8057, -- PendHits = 35031, rate = 0.1906-- ResFail = 8919, rate = 0.0485
Error Per = 100 || Flushes = 1480 || slicingInterval = 5000
--	Kid = 9 || L1D Acc = 172208, -- Miss = 146337, rate = 0.8498, -- PendHits = 25470, rate = 0.1479-- ResFail = 11672, rate = 0.0678
Error Per = 100 || Flushes = 1463 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 28'th SM) 
--	Kid = 0 || L1D Acc = 183816, -- Miss = 148460, rate = 0.8077, -- PendHits = 34815, rate = 0.1894-- ResFail = 11670, rate = 0.0635
Error Per = 100 || Flushes = 1484 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 177008, -- Miss = 133120, rate = 0.7521, -- PendHits = 40228, rate = 0.2273-- ResFail = 10224, rate = 0.0578
Error Per = 100 || Flushes = 1331 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 182114, -- Miss = 145990, rate = 0.8016, -- PendHits = 35581, rate = 0.1954-- ResFail = 10607, rate = 0.0582
Error Per = 100 || Flushes = 1459 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 183816, -- Miss = 146276, rate = 0.7958, -- PendHits = 36552, rate = 0.1989-- ResFail = 9098, rate = 0.0495
Error Per = 100 || Flushes = 1462 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 183816, -- Miss = 139724, rate = 0.7601, -- PendHits = 42884, rate = 0.2333-- ResFail = 10796, rate = 0.0587
Error Per = 100 || Flushes = 1397 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 183816, -- Miss = 146276, rate = 0.7958, -- PendHits = 36954, rate = 0.2010-- ResFail = 10076, rate = 0.0548
Error Per = 100 || Flushes = 1462 || slicingInterval = 5000
--	Kid = 6 || L1D Acc = 180412, -- Miss = 145704, rate = 0.8076, -- PendHits = 33930, rate = 0.1881-- ResFail = 8639, rate = 0.0479
Error Per = 100 || Flushes = 1457 || slicingInterval = 5000
--	Kid = 7 || L1D Acc = 183816, -- Miss = 145912, rate = 0.7938, -- PendHits = 36000, rate = 0.1958-- ResFail = 9864, rate = 0.0537
Error Per = 100 || Flushes = 1459 || slicingInterval = 5000
--	Kid = 8 || L1D Acc = 177008, -- Miss = 137852, rate = 0.7788, -- PendHits = 36935, rate = 0.2087-- ResFail = 9308, rate = 0.0526
Error Per = 100 || Flushes = 1378 || slicingInterval = 5000
--	Kid = 9 || L1D Acc = 167886, -- Miss = 143259, rate = 0.8533, -- PendHits = 24098, rate = 0.1435-- ResFail = 9907, rate = 0.0590
Error Per = 100 || Flushes = 1432 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 29'th SM) 
--	Kid = 0 || L1D Acc = 183816, -- Miss = 147732, rate = 0.8037, -- PendHits = 35403, rate = 0.1926-- ResFail = 9751, rate = 0.0530
Error Per = 100 || Flushes = 1477 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 178710, -- Miss = 144326, rate = 0.8076, -- PendHits = 33858, rate = 0.1895-- ResFail = 9990, rate = 0.0559
Error Per = 100 || Flushes = 1443 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 182114, -- Miss = 144170, rate = 0.7916, -- PendHits = 36212, rate = 0.1988-- ResFail = 8266, rate = 0.0454
Error Per = 100 || Flushes = 1441 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 183816, -- Miss = 146276, rate = 0.7958, -- PendHits = 36710, rate = 0.1997-- ResFail = 8828, rate = 0.0480
Error Per = 100 || Flushes = 1462 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 182114, -- Miss = 146718, rate = 0.8056, -- PendHits = 34858, rate = 0.1914-- ResFail = 9312, rate = 0.0511
Error Per = 100 || Flushes = 1467 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 178710, -- Miss = 142506, rate = 0.7974, -- PendHits = 35329, rate = 0.1977-- ResFail = 10918, rate = 0.0611
Error Per = 100 || Flushes = 1425 || slicingInterval = 5000
--	Kid = 6 || L1D Acc = 183816, -- Miss = 147368, rate = 0.8017, -- PendHits = 35556, rate = 0.1934-- ResFail = 10648, rate = 0.0579
Error Per = 100 || Flushes = 1473 || slicingInterval = 5000
--	Kid = 7 || L1D Acc = 180412, -- Miss = 142428, rate = 0.7895, -- PendHits = 37220, rate = 0.2063-- ResFail = 10237, rate = 0.0567
Error Per = 100 || Flushes = 1424 || slicingInterval = 5000
--	Kid = 8 || L1D Acc = 183816, -- Miss = 147004, rate = 0.7997, -- PendHits = 36249, rate = 0.1972-- ResFail = 9821, rate = 0.0534
Error Per = 100 || Flushes = 1470 || slicingInterval = 5000
--	Kid = 9 || L1D Acc = 169818, -- Miss = 140118, rate = 0.8251, -- PendHits = 29080, rate = 0.1712-- ResFail = 10080, rate = 0.0594
Error Per = 100 || Flushes = 1401 || slicingInterval = 5000
6a9db41cf3f8496fb5b06301bea99cf4  /home/pars/Documents/expSetups/a6/PathFinder_500000_500_50_L1D_100
Extracting PTX file and ptxas options    1: PathFinder_500000_500_50_L1D_100.1.sm_75.ptx -arch=sm_75
Parallel calisiyor
self exe links to: /home/pars/Documents/expSetups/a6/PathFinder_500000_500_50_L1D_100
self exe links to: /home/pars/Documents/expSetups/a6/PathFinder_500000_500_50_L1D_100
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pars/Documents/expSetups/a6/PathFinder_500000_500_50_L1D_100
Running md5sum using "md5sum /home/pars/Documents/expSetups/a6/PathFinder_500000_500_50_L1D_100 "
self exe links to: /home/pars/Documents/expSetups/a6/PathFinder_500000_500_50_L1D_100
Extracting specific PTX file named PathFinder_500000_500_50_L1D_100.1.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z14dynproc_kerneliPiS_S_iiii : hostFun 0x0x56392a1adb8f, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing PathFinder_500000_500_50_L1D_100.1.sm_75.ptx
GPGPU-Sim PTX: allocating shared region for "_ZZ14dynproc_kerneliPiS_S_iiiiE4prev" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14dynproc_kerneliPiS_S_iiiiE6result" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14dynproc_kerneliPiS_S_iiii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file PathFinder_500000_500_50_L1D_100.1.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from PathFinder_500000_500_50_L1D_100.1.sm_75.ptx
GPGPU-Sim PTX: Kernel '_Z14dynproc_kerneliPiS_S_iiii' : regs=18, lmem=0, smem=2048, cmem=400
pyramidHeight: 50
gridSize: [500000]
border:[50]
blockSize: 256
blockGrid:[3206]
targetBlock:[156]
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6966b60c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6966b600..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6966b5f8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6966b5f0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6966b608..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6966b5ec..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6966b6a0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6966b6a8..

GPGPU-Sim PTX: cudaLaunch for 0x0x56392a1adb8f (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: Finding dominators for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: reconvergence points for _Z14dynproc_kerneliPiS_S_iiii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x0a8 (PathFinder_500000_500_50_L1D_100.1.sm_75.ptx:58) @%p4 bra $L__BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0d8 (PathFinder_500000_500_50_L1D_100.1.sm_75.ptx:67) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0f8 (PathFinder_500000_500_50_L1D_100.1.sm_75.ptx:71) @%p5 bra $L__BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (PathFinder_500000_500_50_L1D_100.1.sm_75.ptx:146) and.b16 %rs6, %rs8, 255;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x228 (PathFinder_500000_500_50_L1D_100.1.sm_75.ptx:112) @%p13 bra $L__BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x288 (PathFinder_500000_500_50_L1D_100.1.sm_75.ptx:127) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x298 (PathFinder_500000_500_50_L1D_100.1.sm_75.ptx:129) @%p14 bra $L__BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (PathFinder_500000_500_50_L1D_100.1.sm_75.ptx:146) and.b16 %rs6, %rs8, 255;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x2a8 (PathFinder_500000_500_50_L1D_100.1.sm_75.ptx:132) @%p15 bra $L__BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c0 (PathFinder_500000_500_50_L1D_100.1.sm_75.ptx:138) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2e8 (PathFinder_500000_500_50_L1D_100.1.sm_75.ptx:143) @%p16 bra $L__BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (PathFinder_500000_500_50_L1D_100.1.sm_75.ptx:146) and.b16 %rs6, %rs8, 255;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x300 (PathFinder_500000_500_50_L1D_100.1.sm_75.ptx:148) @%p17 bra $L__BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x330 (PathFinder_500000_500_50_L1D_100.1.sm_75.ptx:157) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14dynproc_kerneliPiS_S_iiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14dynproc_kerneliPiS_S_iiii'.
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (3206,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
Simulation cycle for kernel 0 is = 10000
Simulation cycle for kernel 0 is = 15000
Simulation cycle for kernel 0 is = 20000
Simulation cycle for kernel 0 is = 25000
Simulation cycle for kernel 0 is = 30000
Simulation cycle for kernel 0 is = 35000
Simulation cycle for kernel 0 is = 40000
Simulation cycle for kernel 0 is = 45000
Simulation cycle for kernel 0 is = 50000
Simulation cycle for kernel 0 is = 55000
Simulation cycle for kernel 0 is = 60000
Simulation cycle for kernel 0 is = 65000
Simulation cycle for kernel 0 is = 70000
Simulation cycle for kernel 0 is = 75000
Simulation cycle for kernel 0 is = 80000
Simulation cycle for kernel 0 is = 85000
Simulation cycle for kernel 0 is = 90000
Simulation cycle for kernel 0 is = 95000
Simulation cycle for kernel 0 is = 100000
Simulation cycle for kernel 0 is = 105000
Simulation cycle for kernel 0 is = 110000
Simulation cycle for kernel 0 is = 115000
Simulation cycle for kernel 0 is = 120000
Simulation cycle for kernel 0 is = 125000
Simulation cycle for kernel 0 is = 130000
Simulation cycle for kernel 0 is = 135000
Simulation cycle for kernel 0 is = 140000
Simulation cycle for kernel 0 is = 145000
Simulation cycle for kernel 0 is = 150000
Simulation cycle for kernel 0 is = 155000
Simulation cycle for kernel 0 is = 160000
Simulation cycle for kernel 0 is = 165000
Simulation cycle for kernel 0 is = 170000
Simulation cycle for kernel 0 is = 175000
Simulation cycle for kernel 0 is = 180000
Simulation cycle for kernel 0 is = 185000
Simulation cycle for kernel 0 is = 190000
Simulation cycle for kernel 0 is = 195000
Simulation cycle for kernel 0 is = 200000
Simulation cycle for kernel 0 is = 205000
Simulation cycle for kernel 0 is = 210000
Simulation cycle for kernel 0 is = 215000
Simulation cycle for kernel 0 is = 220000
Simulation cycle for kernel 0 is = 225000
Simulation cycle for kernel 0 is = 230000
Simulation cycle for kernel 0 is = 235000
Simulation cycle for kernel 0 is = 240000
Simulation cycle for kernel 0 is = 245000
Simulation cycle for kernel 0 is = 250000
Simulation cycle for kernel 0 is = 255000
Simulation cycle for kernel 0 is = 260000
Simulation cycle for kernel 0 is = 265000
Simulation cycle for kernel 0 is = 270000
Simulation cycle for kernel 0 is = 275000
Simulation cycle for kernel 0 is = 280000
Simulation cycle for kernel 0 is = 285000
Simulation cycle for kernel 0 is = 290000
Simulation cycle for kernel 0 is = 295000
Simulation cycle for kernel 0 is = 300000
Simulation cycle for kernel 0 is = 305000
Simulation cycle for kernel 0 is = 310000
Simulation cycle for kernel 0 is = 315000
Simulation cycle for kernel 0 is = 320000
Simulation cycle for kernel 0 is = 325000
Simulation cycle for kernel 0 is = 330000
Simulation cycle for kernel 0 is = 335000
Simulation cycle for kernel 0 is = 340000
Simulation cycle for kernel 0 is = 345000
Simulation cycle for kernel 0 is = 350000
Simulation cycle for kernel 0 is = 355000
Simulation cycle for kernel 0 is = 360000
Simulation cycle for kernel 0 is = 365000
Simulation cycle for kernel 0 is = 370000
Simulation cycle for kernel 0 is = 375000
Simulation cycle for kernel 0 is = 380000
Simulation cycle for kernel 0 is = 385000
Simulation cycle for kernel 0 is = 390000
Simulation cycle for kernel 0 is = 395000
Simulation cycle for kernel 0 is = 400000
Simulation cycle for kernel 0 is = 405000
Simulation cycle for kernel 0 is = 410000
Simulation cycle for kernel 0 is = 415000
Simulation cycle for kernel 0 is = 420000
Simulation cycle for kernel 0 is = 425000
Simulation cycle for kernel 0 is = 430000
Simulation cycle for kernel 0 is = 435000
Simulation cycle for kernel 0 is = 440000
Simulation cycle for kernel 0 is = 445000
Simulation cycle for kernel 0 is = 450000
Simulation cycle for kernel 0 is = 455000
Simulation cycle for kernel 0 is = 460000
Simulation cycle for kernel 0 is = 465000
Simulation cycle for kernel 0 is = 470000
Simulation cycle for kernel 0 is = 475000
Simulation cycle for kernel 0 is = 480000
Simulation cycle for kernel 0 is = 485000
Simulation cycle for kernel 0 is = 490000
Simulation cycle for kernel 0 is = 495000
Simulation cycle for kernel 0 is = 500000
Simulation cycle for kernel 0 is = 505000
Simulation cycle for kernel 0 is = 510000
Simulation cycle for kernel 0 is = 515000
Simulation cycle for kernel 0 is = 520000
Simulation cycle for kernel 0 is = 525000
Simulation cycle for kernel 0 is = 530000
Simulation cycle for kernel 0 is = 535000
Simulation cycle for kernel 0 is = 540000
Simulation cycle for kernel 0 is = 545000
Simulation cycle for kernel 0 is = 550000
Simulation cycle for kernel 0 is = 555000
Simulation cycle for kernel 0 is = 560000
Simulation cycle for kernel 0 is = 565000
Simulation cycle for kernel 0 is = 570000
Simulation cycle for kernel 0 is = 575000
Simulation cycle for kernel 0 is = 580000
Simulation cycle for kernel 0 is = 585000
Simulation cycle for kernel 0 is = 590000
Simulation cycle for kernel 0 is = 595000
Simulation cycle for kernel 0 is = 600000
Simulation cycle for kernel 0 is = 605000
Simulation cycle for kernel 0 is = 610000
Simulation cycle for kernel 0 is = 615000
Simulation cycle for kernel 0 is = 620000
Simulation cycle for kernel 0 is = 625000
Simulation cycle for kernel 0 is = 630000
Simulation cycle for kernel 0 is = 635000
Simulation cycle for kernel 0 is = 640000
Simulation cycle for kernel 0 is = 645000
Simulation cycle for kernel 0 is = 650000
Simulation cycle for kernel 0 is = 655000
Simulation cycle for kernel 0 is = 660000
Simulation cycle for kernel 0 is = 665000
Simulation cycle for kernel 0 is = 670000
Simulation cycle for kernel 0 is = 675000
Simulation cycle for kernel 0 is = 680000
Simulation cycle for kernel 0 is = 685000
Simulation cycle for kernel 0 is = 690000
Simulation cycle for kernel 0 is = 695000
Simulation cycle for kernel 0 is = 700000
Simulation cycle for kernel 0 is = 705000
Simulation cycle for kernel 0 is = 710000
Simulation cycle for kernel 0 is = 715000
Simulation cycle for kernel 0 is = 720000
Simulation cycle for kernel 0 is = 725000
Simulation cycle for kernel 0 is = 730000
Simulation cycle for kernel 0 is = 735000
Simulation cycle for kernel 0 is = 740000
Simulation cycle for kernel 0 is = 745000
Simulation cycle for kernel 0 is = 750000
Simulation cycle for kernel 0 is = 755000
Simulation cycle for kernel 0 is = 760000
Simulation cycle for kernel 0 is = 765000
Simulation cycle for kernel 0 is = 770000
Simulation cycle for kernel 0 is = 775000
Simulation cycle for kernel 0 is = 780000
Simulation cycle for kernel 0 is = 785000
Simulation cycle for kernel 0 is = 790000
Simulation cycle for kernel 0 is = 795000
Simulation cycle for kernel 0 is = 800000
Simulation cycle for kernel 0 is = 805000
Simulation cycle for kernel 0 is = 810000
Simulation cycle for kernel 0 is = 815000
Simulation cycle for kernel 0 is = 820000
Simulation cycle for kernel 0 is = 825000
Simulation cycle for kernel 0 is = 830000
Simulation cycle for kernel 0 is = 835000
Simulation cycle for kernel 0 is = 840000
Simulation cycle for kernel 0 is = 845000
Simulation cycle for kernel 0 is = 850000
Simulation cycle for kernel 0 is = 855000
Simulation cycle for kernel 0 is = 860000
Simulation cycle for kernel 0 is = 865000
Simulation cycle for kernel 0 is = 870000
Simulation cycle for kernel 0 is = 875000
Simulation cycle for kernel 0 is = 880000
Simulation cycle for kernel 0 is = 885000
Simulation cycle for kernel 0 is = 890000
Simulation cycle for kernel 0 is = 895000
Simulation cycle for kernel 0 is = 900000
Simulation cycle for kernel 0 is = 905000
Simulation cycle for kernel 0 is = 910000
Simulation cycle for kernel 0 is = 915000
Simulation cycle for kernel 0 is = 920000
Simulation cycle for kernel 0 is = 925000
Simulation cycle for kernel 0 is = 930000
Simulation cycle for kernel 0 is = 935000
Destroy streams for kernel 1: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 1 
gpu_sim_cycle = 939364
gpu_sim_insn = 1188529317
gpu_ipc =    1265.2489
gpu_tot_sim_cycle = 939364
gpu_tot_sim_insn = 1188529317
gpu_tot_ipc =    1265.2489
gpu_tot_issued_cta = 3206
gpu_occupancy = 99.1498% 
gpu_tot_occupancy = 99.1498% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.6437
partiton_level_parallism_total  =       4.6437
partiton_level_parallism_util =       4.7173
partiton_level_parallism_util_total  =       4.7173
L2_BW  =     202.8379 GB/Sec
L2_BW_total  =     202.8379 GB/Sec
gpu_total_sim_rate=84562

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 183602, Miss = 148278, Miss_rate = 0.808, Pending_hits = 34784, Reservation_fails = 11232
	L1D_cache_core[1]: Access = 183816, Miss = 147732, Miss_rate = 0.804, Pending_hits = 35302, Reservation_fails = 10017
	L1D_cache_core[2]: Access = 182114, Miss = 146718, Miss_rate = 0.806, Pending_hits = 34860, Reservation_fails = 12995
	L1D_cache_core[3]: Access = 177008, Miss = 139308, Miss_rate = 0.787, Pending_hits = 35778, Reservation_fails = 9659
	L1D_cache_core[4]: Access = 183816, Miss = 148460, Miss_rate = 0.808, Pending_hits = 34816, Reservation_fails = 9651
	L1D_cache_core[5]: Access = 183816, Miss = 147732, Miss_rate = 0.804, Pending_hits = 35530, Reservation_fails = 8646
	L1D_cache_core[6]: Access = 182114, Miss = 147082, Miss_rate = 0.808, Pending_hits = 34342, Reservation_fails = 10617
	L1D_cache_core[7]: Access = 183816, Miss = 146640, Miss_rate = 0.798, Pending_hits = 36419, Reservation_fails = 9351
	L1D_cache_core[8]: Access = 183816, Miss = 147732, Miss_rate = 0.804, Pending_hits = 35493, Reservation_fails = 9083
	L1D_cache_core[9]: Access = 183816, Miss = 148096, Miss_rate = 0.806, Pending_hits = 34914, Reservation_fails = 8150
	L1D_cache_core[10]: Access = 180412, Miss = 142792, Miss_rate = 0.791, Pending_hits = 36946, Reservation_fails = 9352
	L1D_cache_core[11]: Access = 183816, Miss = 148460, Miss_rate = 0.808, Pending_hits = 34816, Reservation_fails = 9784
	L1D_cache_core[12]: Access = 183816, Miss = 140452, Miss_rate = 0.764, Pending_hits = 41566, Reservation_fails = 8839
	L1D_cache_core[13]: Access = 177008, Miss = 140036, Miss_rate = 0.791, Pending_hits = 36060, Reservation_fails = 9860
	L1D_cache_core[14]: Access = 183816, Miss = 148096, Miss_rate = 0.806, Pending_hits = 35179, Reservation_fails = 9973
	L1D_cache_core[15]: Access = 183816, Miss = 146640, Miss_rate = 0.798, Pending_hits = 36341, Reservation_fails = 10450
	L1D_cache_core[16]: Access = 183816, Miss = 145184, Miss_rate = 0.790, Pending_hits = 36957, Reservation_fails = 9775
	L1D_cache_core[17]: Access = 177008, Miss = 141856, Miss_rate = 0.801, Pending_hits = 34565, Reservation_fails = 8639
	L1D_cache_core[18]: Access = 178710, Miss = 139230, Miss_rate = 0.779, Pending_hits = 37339, Reservation_fails = 9873
	L1D_cache_core[19]: Access = 178710, Miss = 142142, Miss_rate = 0.795, Pending_hits = 35979, Reservation_fails = 10754
	L1D_cache_core[20]: Access = 178710, Miss = 138502, Miss_rate = 0.775, Pending_hits = 39465, Reservation_fails = 10859
	L1D_cache_core[21]: Access = 177008, Miss = 140036, Miss_rate = 0.791, Pending_hits = 36102, Reservation_fails = 9996
	L1D_cache_core[22]: Access = 182114, Miss = 144534, Miss_rate = 0.794, Pending_hits = 37042, Reservation_fails = 9460
	L1D_cache_core[23]: Access = 182438, Miss = 147030, Miss_rate = 0.806, Pending_hits = 34838, Reservation_fails = 9657
	L1D_cache_core[24]: Access = 183816, Miss = 147732, Miss_rate = 0.804, Pending_hits = 35542, Reservation_fails = 9171
	L1D_cache_core[25]: Access = 178710, Miss = 141050, Miss_rate = 0.789, Pending_hits = 36587, Reservation_fails = 11741
	L1D_cache_core[26]: Access = 182114, Miss = 145262, Miss_rate = 0.798, Pending_hits = 36114, Reservation_fails = 9784
	L1D_cache_core[27]: Access = 183816, Miss = 143000, Miss_rate = 0.778, Pending_hits = 39165, Reservation_fails = 9389
	L1D_cache_core[28]: Access = 183816, Miss = 148460, Miss_rate = 0.808, Pending_hits = 34815, Reservation_fails = 11670
	L1D_cache_core[29]: Access = 183816, Miss = 147732, Miss_rate = 0.804, Pending_hits = 35403, Reservation_fails = 9751
	L1D_total_cache_accesses = 5455020
	L1D_total_cache_misses = 4346004
	L1D_total_cache_miss_rate = 0.7967
	L1D_total_cache_pending_hits = 1083059
	L1D_total_cache_reservation_fails = 298178
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.154
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9814
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1083059
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1185612
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 293583
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3096406
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1083059
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16143
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18252
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4595
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 45734
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 5374891
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 80129

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 293583
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 4595
ctas_completed 3206, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
39012, 46170, 46170, 46170, 46170, 46170, 46170, 39420, 39420, 46170, 46170, 46170, 46170, 46170, 46170, 39420, 39420, 46170, 46170, 46170, 46170, 46170, 46170, 39420, 39420, 46170, 46170, 46170, 46170, 46170, 46170, 39420, 
gpgpu_n_tot_thrd_icount = 1352052224
gpgpu_n_tot_w_icount = 42251632
gpgpu_n_stall_shd_mem = 923267
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4282018
gpgpu_n_mem_write_global = 80129
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 33672285
gpgpu_n_store_insn = 500000
gpgpu_n_shmem_insn = 197431360
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5745152
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 226
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 923041
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3521505	W0_Idle:42976	W0_Scoreboard:65690243	W1:83330	W2:83712	W3:83317	W4:83317	W5:83317	W6:83975	W7:83317	W8:83317	W9:83317	W10:83317	W11:83317	W12:83317	W13:83317	W14:186535	W15:166647	W16:166647	W17:166647	W18:166647	W19:166647	W20:166647	W21:166647	W22:166647	W23:166647	W24:166647	W25:166647	W26:166647	W27:166647	W28:166647	W29:166647	W30:166647	W31:166647	W32:38147911
single_issue_nums: WS0:10161954	WS1:10963862	WS2:10963862	WS3:10161954	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 34256144 {8:4282018,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3205160 {40:80129,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 171280720 {40:4282018,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 641032 {8:80129,}
maxmflatency = 651 
max_icnt2mem_latency = 242 
maxmrqlatency = 300 
max_icnt2sh_latency = 71 
averagemflatency = 345 
avg_icnt2mem_latency = 42 
avg_mrq_latency = 14 
avg_icnt2sh_latency = 3 
mrq_lat_table:1199063 	149814 	173808 	318190 	971455 	341796 	53822 	1170 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	583709 	3776765 	1673 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	4314005 	46490 	1652 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3355022 	735232 	226455 	42639 	2789 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	934 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     12212     12235      8306      8207      8289      8327      8234      8012      8326      8329      9549      9555     10279     10278     11075     11069 
dram[1]:     12230     12227      8184      8200      8338      8325      8013      8022      8294      8291      9553      9557     10274     10296     11090     11084 
dram[2]:     12242     12239      8058      8023      8328      8306      8175      8268      8296      8309      9563      9554     10292     10290     11078     11075 
dram[3]:     12243     12249      8014      8102      8357      8374      7939      7939      8314      8304      9552      9569     10285     10280     11105     11071 
dram[4]:     12258     12274      8117      8095      8417      8397      7922      7924      8301      8305      9565      9559     10276     10296     11049     11045 
dram[5]:     12270     12266      8205      8177      8392      8538      7961      7964      8318      8319      9558      9558     10292     10288     11067     11060 
dram[6]:     12201     12198      8170      8297      8587      8572      7987      7986      8330      8323      9549      9546     10285     10303     10982     10978 
dram[7]:     12204     12202      8318      8322      8591      8604      7979      7970      8318      8313      9560      9553     10301     10298     10963     10959 
dram[8]:     12187     12185      8324      8342      8489      8532      8452      8385      8320      8327      9536      9531     10300     10290     10956     10970 
dram[9]:     12194     12191      8377      8486      8175      8171      8189      8342      8312      8311      9551      9547     10285     10294     10982     10968 
dram[10]:     12190     12219      8510      8517      8233      8172      8320      8317      8307      8306      9559      9573     10308     10306     10965     11519 
dram[11]:     12217     12226      8240      8247      8283      8273      8320      8409      8391      8317      9558      9550     10303     10312     11515     11524 
average row accesses per activate:
dram[0]:  6.080698  6.189789  6.081818  6.078154  6.036409  6.115413  6.206449  6.180510  6.094195  6.115018  6.226985  6.159410  6.119545  6.075747  6.201784  6.088654 
dram[1]:  6.133798  6.148897  6.099562  6.068941  6.073604  6.106856  6.146055  6.186184  6.087527  6.150018  6.223714  6.178452  6.052956  6.096821  6.073118  6.092701 
dram[2]:  6.196740  6.128985  6.016541  6.085818  6.170534  6.140659  6.147944  6.176254  6.110989  6.179259  6.236636  6.222222  6.144330  6.168514  6.102414  6.097953 
dram[3]:  6.103687  6.116313  6.064493  6.247480  6.113097  6.156503  6.118055  6.128524  6.144015  6.132720  6.189911  6.162911  6.195176  6.154810  6.020570  6.156088 
dram[4]:  6.205119  6.271091  6.073321  6.108799  6.204663  6.207114  6.168755  6.181617  6.151493  6.145066  6.114327  6.103511  6.152174  6.206845  6.161683  6.187176 
dram[5]:  6.218959  6.181079  6.147372  6.217844  6.100473  6.161338  6.273885  6.177729  6.148435  6.286629  6.104281  6.126331  6.167036  6.251217  6.171291  6.106843 
dram[6]:  6.170543  6.155801  6.168879  6.161017  6.118700  6.216988  6.176861  6.162500  6.133456  6.174251  6.225000  6.153024  6.155179  6.217877  5.974230  6.040550 
dram[7]:  6.172758  6.085485  6.133847  6.082545  6.147415  6.142962  6.261487  6.236695  6.205128  6.227154  6.108712  6.165866  6.235426  6.193093  6.098684  6.087591 
dram[8]:  6.047361  6.159794  6.036101  6.071896  6.106050  6.151671  6.164827  6.199408  6.218622  6.060958  6.139441  6.180370  6.226950  6.184883  6.126698  6.094560 
dram[9]:  6.104744  6.079578  6.075245  6.178928  6.023733  6.104956  6.203333  6.282552  6.135244  6.103474  6.118402  6.188056  6.120690  6.145120  6.144224  6.076783 
dram[10]:  6.065942  6.111436  6.206679  6.206603  6.077983  6.157721  6.243102  6.171397  6.154016  6.126973  6.216921  6.275395  6.061751  6.050055  6.200223  6.178452 
dram[11]:  6.057588  6.098032  6.165439  6.130769  6.077677  6.080218  6.168817  6.180945  6.145381  6.126559  6.221021  6.209665  6.026373  6.107614  6.076111  6.233470 
average row locality = 3209123/522282 = 6.144426
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     16660     16663     16645     16641     16665     16664     16665     16663     16612     16614     16627     16612     16610     16607     16609     16609 
dram[1]:     16664     16656     16645     16646     16671     16665     16668     16666     16612     16605     16612     16608     16611     16610     16615     16614 
dram[2]:     16656     16657     16652     16656     16673     16684     16667     16670     16603     16604     16603     16608     16611     16615     16604     16604 
dram[3]:     16649     16653     16658     16657     16676     16678     16659     16657     16601     16601     16608     16603     16619     16621     16603     16603 
dram[4]:     16660     16656     16652     16652     16685     16673     16662     16666     16609     16610     16606     16607     16620     16607     16612     16613 
dram[5]:     16660     16657     16647     16646     16678     16685     16665     16674     16613     16611     16603     16602     16611     16621     16601     16610 
dram[6]:     16647     16644     16650     16641     16673     16681     16684     16682     16603     16609     16603     16607     16623     16619     16612     16604 
dram[7]:     16653     16660     16647     16647     16684     16678     16682     16678     16618     16615     16609     16611     16610     16602     16606     16600 
dram[8]:     16658     16661     16640     16642     16675     16671     16676     16677     16617     16624     16607     16607     16606     16617     16603     16613 
dram[9]:     16658     16662     16633     16634     16672     16672     16669     16663     16614     16613     16611     16603     16609     16608     16620     16619 
dram[10]:     16673     16658     16647     16653     16677     16669     16664     16663     16622     16616     16600     16600     16612     16604     16611     16608 
dram[11]:     16656     16664     16653     16657     16664     16671     16656     16658     16617     16621     16611     16624     16605     16610     16605     16607 
total dram reads = 3194113
bank skew: 16685/16600 = 1.01
chip skew: 266200/266146 = 1.00
number of total write accesses:
dram[0]:       272       272       320       320       320       320       320       320       320       320       320       320       312       308       320       320 
dram[1]:       276       276       320       320       320       320       320       320       320       320       320       320       308       308       320       320 
dram[2]:       276       276       320       320       320       320       320       320       320       320       320       320       308       308       320       320 
dram[3]:       276       276       320       320       320       320       320       320       320       320       320       320       308       308       320       320 
dram[4]:       276       276       320       320       320       320       320       320       320       320       320       320       308       308       320       320 
dram[5]:       276       276       320       320       320       320       320       320       320       320       320       320       308       304       320       320 
dram[6]:       276       276       320       320       320       320       320       320       320       320       320       320       304       304       320       320 
dram[7]:       276       276       320       320       320       320       320       320       320       320       320       320       304       304       320       320 
dram[8]:       276       276       320       320       320       320       320       320       320       320       320       320       304       304       320       320 
dram[9]:       276       276       320       320       320       320       320       320       320       320       320       320       304       304       320       320 
dram[10]:       276       276       320       320       320       320       320       320       320       320       320       320       304       304       320       320 
dram[11]:       276       276       320       320       320       320       320       320       320       320       320       320       304       304       320       320 
total dram writes = 60040
bank skew: 320/272 = 1.18
chip skew: 5008/5000 = 1.00
average mf latency per bank:
dram[0]:        466       465       465       464       464       463       463       463       463       463       462       462       464       462       464       463
dram[1]:        465       466       465       466       463       464       462       463       463       464       462       463       462       463       461       461
dram[2]:        464       465       464       463       463       464       463       463       462       462       462       463       462       463       461       462
dram[3]:        465       465       464       463       463       461       464       462       464       463       464       463       462       461       463       462
dram[4]:        466       467       463       465       462       463       461       463       463       463       463       464       462       464       462       463
dram[5]:        464       464       464       464       463       465       462       462       461       463       462       462       463       463       462       463
dram[6]:        465       466       463       463       464       462       463       463       463       463       462       462       463       461       463       462
dram[7]:        465       465       463       465       463       464       462       462       463       464       463       464       462       464       463       463
dram[8]:        464       464       463       464       463       463       461       463       461       464       463       462       462       462       462       463
dram[9]:        464       465       464       463       464       462       464       463       464       464       461       462       463       462       463       463
dram[10]:        464       464       464       465       462       464       462       462       464       464       463       465       464       465       461       462
dram[11]:        464       464       463       463       463       463       462       463       461       462       463       461       464       464       462       463
maximum mf latency per bank:
dram[0]:        539       543       612       623       546       475       523       522       517       597       518       502       470       481       474       488
dram[1]:        536       544       629       630       511       520       485       485       493       505       541       533       518       482       565       548
dram[2]:        533       543       632       626       507       506       522       504       496       555       488       474       476       480       473       529
dram[3]:        544       538       615       623       505       493       500       475       486       619       482       523       651       562       499       534
dram[4]:        542       536       613       621       475       538       496       508       501       517       534       524       543       539       525       526
dram[5]:        548       537       625       629       500       543       495       513       493       496       479       479       486       494       508       473
dram[6]:        536       540       612       617       510       513       466       486       510       501       523       505       504       546       475       479
dram[7]:        534       542       604       624       507       516       532       521       498       486       506       496       543       580       486       481
dram[8]:        543       540       615       614       549       544       523       528       550       525       499       519       475       502       520       498
dram[9]:        549       548       610       608       498       511       491       485       565       561       541       496       500       520       514       497
dram[10]:        541       539       616       623       501       526       494       506       512       495       531       539       477       495       480       470
dram[11]:        536       550       618       617       492       471       528       542       513       481       492       507       478       562       468       479

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2408968 n_nop=2052423 n_act=43645 n_pre=43629 n_ref_event=4572360550251980812 n_req=267417 n_rd=266166 n_rd_L2_A=0 n_write=0 n_wr_bk=5004 bw_util=0.4503
n_activity=2105372 dram_eff=0.5152
bk0: 16660a 2156103i bk1: 16663a 2160340i bk2: 16645a 2153447i bk3: 16641a 2154147i bk4: 16665a 2153876i bk5: 16664a 2153695i bk6: 16665a 2158078i bk7: 16663a 2158546i bk8: 16612a 2157358i bk9: 16614a 2156101i bk10: 16627a 2158239i bk11: 16612a 2157320i bk12: 16610a 2156992i bk13: 16607a 2155991i bk14: 16609a 2159334i bk15: 16609a 2157769i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.836805
Row_Buffer_Locality_read = 0.838958
Row_Buffer_Locality_write = 0.378897
Bank_Level_Parallism = 2.325625
Bank_Level_Parallism_Col = 1.943361
Bank_Level_Parallism_Ready = 1.276651
write_to_read_ratio_blp_rw_average = 0.030051
GrpLevelPara = 1.739046 

BW Util details:
bwutil = 0.450267 
total_CMD = 2408968 
util_bw = 1084680 
Wasted_Col = 568029 
Wasted_Row = 232773 
Idle = 523486 

BW Util Bottlenecks: 
RCDc_limit = 562971 
RCDWRc_limit = 4873 
WTRc_limit = 26412 
RTWc_limit = 30628 
CCDLc_limit = 198834 
rwq = 0 
CCDLc_limit_alone = 195676 
WTRc_limit_alone = 25392 
RTWc_limit_alone = 28490 

Commands details: 
total_CMD = 2408968 
n_nop = 2052423 
Read = 266166 
Write = 0 
L2_Alloc = 0 
L2_WB = 5004 
n_act = 43645 
n_pre = 43629 
n_ref = 4572360550251980812 
n_req = 267417 
total_req = 271170 

Dual Bus Interface Util: 
issued_total_row = 87274 
issued_total_col = 271170 
Row_Bus_Util =  0.036229 
CoL_Bus_Util = 0.112567 
Either_Row_CoL_Bus_Util = 0.148007 
Issued_on_Two_Bus_Simul_Util = 0.000788 
issued_two_Eff = 0.005326 
queue_avg = 3.964905 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=3.9649
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2408968 n_nop=2052322 n_act=43703 n_pre=43687 n_ref_event=0 n_req=267420 n_rd=266168 n_rd_L2_A=0 n_write=0 n_wr_bk=5008 bw_util=0.4503
n_activity=2113693 dram_eff=0.5132
bk0: 16664a 2157119i bk1: 16656a 2159195i bk2: 16645a 2156364i bk3: 16646a 2156118i bk4: 16671a 2154981i bk5: 16665a 2155371i bk6: 16668a 2155157i bk7: 16666a 2158061i bk8: 16612a 2155975i bk9: 16605a 2158714i bk10: 16612a 2158045i bk11: 16608a 2159987i bk12: 16611a 2156049i bk13: 16610a 2156827i bk14: 16615a 2155944i bk15: 16614a 2157678i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.836590
Row_Buffer_Locality_read = 0.838703
Row_Buffer_Locality_write = 0.387380
Bank_Level_Parallism = 2.312511
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.271218
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.450277 
total_CMD = 2408968 
util_bw = 1084704 
Wasted_Col = 572688 
Wasted_Row = 236554 
Idle = 515022 

BW Util Bottlenecks: 
RCDc_limit = 565978 
RCDWRc_limit = 4509 
WTRc_limit = 25925 
RTWc_limit = 31461 
CCDLc_limit = 198929 
rwq = 0 
CCDLc_limit_alone = 195761 
WTRc_limit_alone = 24985 
RTWc_limit_alone = 29233 

Commands details: 
total_CMD = 2408968 
n_nop = 2052322 
Read = 266168 
Write = 0 
L2_Alloc = 0 
L2_WB = 5008 
n_act = 43703 
n_pre = 43687 
n_ref = 0 
n_req = 267420 
total_req = 271176 

Dual Bus Interface Util: 
issued_total_row = 87390 
issued_total_col = 271176 
Row_Bus_Util =  0.036277 
CoL_Bus_Util = 0.112569 
Either_Row_CoL_Bus_Util = 0.148049 
Issued_on_Two_Bus_Simul_Util = 0.000797 
issued_two_Eff = 0.005383 
queue_avg = 3.956618 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=3.95662
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2408968 n_nop=2052705 n_act=43523 n_pre=43507 n_ref_event=0 n_req=267419 n_rd=266167 n_rd_L2_A=0 n_write=0 n_wr_bk=5008 bw_util=0.4503
n_activity=2113590 dram_eff=0.5132
bk0: 16656a 2160426i bk1: 16657a 2158429i bk2: 16652a 2153834i bk3: 16656a 2155928i bk4: 16673a 2157136i bk5: 16684a 2156001i bk6: 16667a 2154920i bk7: 16670a 2155347i bk8: 16603a 2155662i bk9: 16604a 2158026i bk10: 16603a 2159924i bk11: 16608a 2161048i bk12: 16611a 2158625i bk13: 16615a 2158305i bk14: 16604a 2156109i bk15: 16604a 2157499i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.837263
Row_Buffer_Locality_read = 0.839447
Row_Buffer_Locality_write = 0.373003
Bank_Level_Parallism = 2.310220
Bank_Level_Parallism_Col = 1.885912
Bank_Level_Parallism_Ready = 1.275693
write_to_read_ratio_blp_rw_average = 0.030458
GrpLevelPara = 1.728725 

BW Util details:
bwutil = 0.450276 
total_CMD = 2408968 
util_bw = 1084700 
Wasted_Col = 573592 
Wasted_Row = 235028 
Idle = 515648 

BW Util Bottlenecks: 
RCDc_limit = 565084 
RCDWRc_limit = 5116 
WTRc_limit = 26335 
RTWc_limit = 31076 
CCDLc_limit = 199543 
rwq = 0 
CCDLc_limit_alone = 195962 
WTRc_limit_alone = 25189 
RTWc_limit_alone = 28641 

Commands details: 
total_CMD = 2408968 
n_nop = 2052705 
Read = 266167 
Write = 0 
L2_Alloc = 0 
L2_WB = 5008 
n_act = 43523 
n_pre = 43507 
n_ref = 0 
n_req = 267419 
total_req = 271175 

Dual Bus Interface Util: 
issued_total_row = 87030 
issued_total_col = 271175 
Row_Bus_Util =  0.036128 
CoL_Bus_Util = 0.112569 
Either_Row_CoL_Bus_Util = 0.147890 
Issued_on_Two_Bus_Simul_Util = 0.000806 
issued_two_Eff = 0.005451 
queue_avg = 3.999518 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=3.99952
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2408968 n_nop=2052597 n_act=43573 n_pre=43557 n_ref_event=0 n_req=267398 n_rd=266146 n_rd_L2_A=0 n_write=0 n_wr_bk=5008 bw_util=0.4502
n_activity=2108207 dram_eff=0.5145
bk0: 16649a 2156329i bk1: 16653a 2157561i bk2: 16658a 2155008i bk3: 16657a 2158883i bk4: 16676a 2153824i bk5: 16678a 2154900i bk6: 16659a 2153644i bk7: 16657a 2156080i bk8: 16601a 2157019i bk9: 16601a 2156616i bk10: 16608a 2156460i bk11: 16603a 2156673i bk12: 16619a 2159758i bk13: 16621a 2157880i bk14: 16603a 2154508i bk15: 16603a 2158416i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.837063
Row_Buffer_Locality_read = 0.839295
Row_Buffer_Locality_write = 0.362620
Bank_Level_Parallism = 2.326159
Bank_Level_Parallism_Col = 1.897448
Bank_Level_Parallism_Ready = 1.276173
write_to_read_ratio_blp_rw_average = 0.030523
GrpLevelPara = 1.739877 

BW Util details:
bwutil = 0.450241 
total_CMD = 2408968 
util_bw = 1084616 
Wasted_Col = 568464 
Wasted_Row = 234223 
Idle = 521665 

BW Util Bottlenecks: 
RCDc_limit = 562318 
RCDWRc_limit = 4829 
WTRc_limit = 26501 
RTWc_limit = 31453 
CCDLc_limit = 197472 
rwq = 0 
CCDLc_limit_alone = 194244 
WTRc_limit_alone = 25442 
RTWc_limit_alone = 29284 

Commands details: 
total_CMD = 2408968 
n_nop = 2052597 
Read = 266146 
Write = 0 
L2_Alloc = 0 
L2_WB = 5008 
n_act = 43573 
n_pre = 43557 
n_ref = 0 
n_req = 267398 
total_req = 271154 

Dual Bus Interface Util: 
issued_total_row = 87130 
issued_total_col = 271154 
Row_Bus_Util =  0.036169 
CoL_Bus_Util = 0.112560 
Either_Row_CoL_Bus_Util = 0.147935 
Issued_on_Two_Bus_Simul_Util = 0.000794 
issued_two_Eff = 0.005368 
queue_avg = 3.981848 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=61 avg=3.98185
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2408968 n_nop=2052877 n_act=43386 n_pre=43370 n_ref_event=0 n_req=267442 n_rd=266190 n_rd_L2_A=0 n_write=0 n_wr_bk=5008 bw_util=0.4503
n_activity=2105518 dram_eff=0.5152
bk0: 16660a 2155780i bk1: 16656a 2156525i bk2: 16652a 2152608i bk3: 16652a 2155361i bk4: 16685a 2156460i bk5: 16673a 2157928i bk6: 16662a 2157317i bk7: 16666a 2158016i bk8: 16609a 2155608i bk9: 16610a 2155976i bk10: 16606a 2155091i bk11: 16607a 2156539i bk12: 16620a 2154609i bk13: 16607a 2158041i bk14: 16612a 2158665i bk15: 16613a 2159373i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.837789
Row_Buffer_Locality_read = 0.839975
Row_Buffer_Locality_write = 0.373003
Bank_Level_Parallism = 2.329649
Bank_Level_Parallism_Col = 1.905515
Bank_Level_Parallism_Ready = 1.285711
write_to_read_ratio_blp_rw_average = 0.029731
GrpLevelPara = 1.743343 

BW Util details:
bwutil = 0.450314 
total_CMD = 2408968 
util_bw = 1084792 
Wasted_Col = 565606 
Wasted_Row = 233928 
Idle = 524642 

BW Util Bottlenecks: 
RCDc_limit = 556619 
RCDWRc_limit = 4604 
WTRc_limit = 25701 
RTWc_limit = 31236 
CCDLc_limit = 196585 
rwq = 0 
CCDLc_limit_alone = 193341 
WTRc_limit_alone = 24592 
RTWc_limit_alone = 29101 

Commands details: 
total_CMD = 2408968 
n_nop = 2052877 
Read = 266190 
Write = 0 
L2_Alloc = 0 
L2_WB = 5008 
n_act = 43386 
n_pre = 43370 
n_ref = 0 
n_req = 267442 
total_req = 271198 

Dual Bus Interface Util: 
issued_total_row = 86756 
issued_total_col = 271198 
Row_Bus_Util =  0.036014 
CoL_Bus_Util = 0.112578 
Either_Row_CoL_Bus_Util = 0.147819 
Issued_on_Two_Bus_Simul_Util = 0.000773 
issued_two_Eff = 0.005232 
queue_avg = 3.996535 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=59 avg=3.99654
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2408968 n_nop=2053054 n_act=43299 n_pre=43283 n_ref_event=0 n_req=267435 n_rd=266184 n_rd_L2_A=0 n_write=0 n_wr_bk=5004 bw_util=0.4503
n_activity=2105350 dram_eff=0.5152
bk0: 16660a 2157374i bk1: 16657a 2158109i bk2: 16647a 2155222i bk3: 16646a 2157830i bk4: 16678a 2154652i bk5: 16685a 2155826i bk6: 16665a 2160009i bk7: 16674a 2158847i bk8: 16613a 2157082i bk9: 16611a 2161999i bk10: 16603a 2156335i bk11: 16602a 2157564i bk12: 16611a 2155700i bk13: 16621a 2160587i bk14: 16601a 2158320i bk15: 16610a 2157166i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.838110
Row_Buffer_Locality_read = 0.840310
Row_Buffer_Locality_write = 0.370104
Bank_Level_Parallism = 2.317907
Bank_Level_Parallism_Col = 1.892694
Bank_Level_Parallism_Ready = 1.274403
write_to_read_ratio_blp_rw_average = 0.029934
GrpLevelPara = 1.736284 

BW Util details:
bwutil = 0.450297 
total_CMD = 2408968 
util_bw = 1084752 
Wasted_Col = 567827 
Wasted_Row = 232726 
Idle = 523663 

BW Util Bottlenecks: 
RCDc_limit = 561150 
RCDWRc_limit = 4772 
WTRc_limit = 27796 
RTWc_limit = 30999 
CCDLc_limit = 197649 
rwq = 0 
CCDLc_limit_alone = 194094 
WTRc_limit_alone = 26445 
RTWc_limit_alone = 28795 

Commands details: 
total_CMD = 2408968 
n_nop = 2053054 
Read = 266184 
Write = 0 
L2_Alloc = 0 
L2_WB = 5004 
n_act = 43299 
n_pre = 43283 
n_ref = 0 
n_req = 267435 
total_req = 271188 

Dual Bus Interface Util: 
issued_total_row = 86582 
issued_total_col = 271188 
Row_Bus_Util =  0.035942 
CoL_Bus_Util = 0.112574 
Either_Row_CoL_Bus_Util = 0.147745 
Issued_on_Two_Bus_Simul_Util = 0.000770 
issued_two_Eff = 0.005215 
queue_avg = 3.950787 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=3.95079
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2408968 n_nop=2052661 n_act=43491 n_pre=43475 n_ref_event=0 n_req=267432 n_rd=266182 n_rd_L2_A=0 n_write=0 n_wr_bk=5000 bw_util=0.4503
n_activity=2110123 dram_eff=0.5141
bk0: 16647a 2157026i bk1: 16644a 2156906i bk2: 16650a 2157370i bk3: 16641a 2157253i bk4: 16673a 2155896i bk5: 16681a 2156613i bk6: 16684a 2158063i bk7: 16682a 2157476i bk8: 16603a 2156318i bk9: 16609a 2156174i bk10: 16603a 2158769i bk11: 16607a 2157778i bk12: 16623a 2158698i bk13: 16619a 2161874i bk14: 16612a 2152686i bk15: 16604a 2155583i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.837390
Row_Buffer_Locality_read = 0.839568
Row_Buffer_Locality_write = 0.373600
Bank_Level_Parallism = 2.317545
Bank_Level_Parallism_Col = 1.891246
Bank_Level_Parallism_Ready = 1.275913
write_to_read_ratio_blp_rw_average = 0.030940
GrpLevelPara = 1.736727 

BW Util details:
bwutil = 0.450287 
total_CMD = 2408968 
util_bw = 1084728 
Wasted_Col = 570760 
Wasted_Row = 234162 
Idle = 519318 

BW Util Bottlenecks: 
RCDc_limit = 563586 
RCDWRc_limit = 4802 
WTRc_limit = 24864 
RTWc_limit = 32187 
CCDLc_limit = 198028 
rwq = 0 
CCDLc_limit_alone = 194798 
WTRc_limit_alone = 23887 
RTWc_limit_alone = 29934 

Commands details: 
total_CMD = 2408968 
n_nop = 2052661 
Read = 266182 
Write = 0 
L2_Alloc = 0 
L2_WB = 5000 
n_act = 43491 
n_pre = 43475 
n_ref = 0 
n_req = 267432 
total_req = 271182 

Dual Bus Interface Util: 
issued_total_row = 86966 
issued_total_col = 271182 
Row_Bus_Util =  0.036101 
CoL_Bus_Util = 0.112572 
Either_Row_CoL_Bus_Util = 0.147909 
Issued_on_Two_Bus_Simul_Util = 0.000764 
issued_two_Eff = 0.005167 
queue_avg = 3.970775 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=3.97078
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2408968 n_nop=2052788 n_act=43414 n_pre=43398 n_ref_event=0 n_req=267450 n_rd=266200 n_rd_L2_A=0 n_write=0 n_wr_bk=5000 bw_util=0.4503
n_activity=2105520 dram_eff=0.5152
bk0: 16653a 2157680i bk1: 16660a 2155458i bk2: 16647a 2155764i bk3: 16647a 2154437i bk4: 16684a 2154136i bk5: 16678a 2154606i bk6: 16682a 2157767i bk7: 16678a 2159457i bk8: 16618a 2158328i bk9: 16615a 2158459i bk10: 16609a 2154297i bk11: 16611a 2156540i bk12: 16610a 2158980i bk13: 16602a 2156727i bk14: 16606a 2155531i bk15: 16600a 2156418i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.837689
Row_Buffer_Locality_read = 0.839808
Row_Buffer_Locality_write = 0.386400
Bank_Level_Parallism = 2.328248
Bank_Level_Parallism_Col = 1.905003
Bank_Level_Parallism_Ready = 1.282030
write_to_read_ratio_blp_rw_average = 0.031304
GrpLevelPara = 1.743581 

BW Util details:
bwutil = 0.450317 
total_CMD = 2408968 
util_bw = 1084800 
Wasted_Col = 565867 
Wasted_Row = 234207 
Idle = 524094 

BW Util Bottlenecks: 
RCDc_limit = 558421 
RCDWRc_limit = 4592 
WTRc_limit = 26339 
RTWc_limit = 31687 
CCDLc_limit = 196532 
rwq = 0 
CCDLc_limit_alone = 193116 
WTRc_limit_alone = 25184 
RTWc_limit_alone = 29426 

Commands details: 
total_CMD = 2408968 
n_nop = 2052788 
Read = 266200 
Write = 0 
L2_Alloc = 0 
L2_WB = 5000 
n_act = 43414 
n_pre = 43398 
n_ref = 0 
n_req = 267450 
total_req = 271200 

Dual Bus Interface Util: 
issued_total_row = 86812 
issued_total_col = 271200 
Row_Bus_Util =  0.036037 
CoL_Bus_Util = 0.112579 
Either_Row_CoL_Bus_Util = 0.147856 
Issued_on_Two_Bus_Simul_Util = 0.000760 
issued_two_Eff = 0.005143 
queue_avg = 4.006261 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=4.00626
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2408968 n_nop=2052570 n_act=43597 n_pre=43581 n_ref_event=0 n_req=267444 n_rd=266194 n_rd_L2_A=0 n_write=0 n_wr_bk=5000 bw_util=0.4503
n_activity=2105630 dram_eff=0.5152
bk0: 16658a 2154289i bk1: 16661a 2159648i bk2: 16640a 2153909i bk3: 16642a 2155825i bk4: 16675a 2152125i bk5: 16671a 2155898i bk6: 16676a 2156245i bk7: 16677a 2157192i bk8: 16617a 2157718i bk9: 16624a 2154772i bk10: 16607a 2153886i bk11: 16607a 2158052i bk12: 16606a 2160256i bk13: 16617a 2159589i bk14: 16603a 2155404i bk15: 16613a 2155169i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.837001
Row_Buffer_Locality_read = 0.839226
Row_Buffer_Locality_write = 0.363200
Bank_Level_Parallism = 2.328697
Bank_Level_Parallism_Col = 1.901330
Bank_Level_Parallism_Ready = 1.279826
write_to_read_ratio_blp_rw_average = 0.031302
GrpLevelPara = 1.740030 

BW Util details:
bwutil = 0.450307 
total_CMD = 2408968 
util_bw = 1084776 
Wasted_Col = 568287 
Wasted_Row = 233324 
Idle = 522581 

BW Util Bottlenecks: 
RCDc_limit = 562766 
RCDWRc_limit = 4802 
WTRc_limit = 27137 
RTWc_limit = 32324 
CCDLc_limit = 197977 
rwq = 0 
CCDLc_limit_alone = 194331 
WTRc_limit_alone = 25942 
RTWc_limit_alone = 29873 

Commands details: 
total_CMD = 2408968 
n_nop = 2052570 
Read = 266194 
Write = 0 
L2_Alloc = 0 
L2_WB = 5000 
n_act = 43597 
n_pre = 43581 
n_ref = 0 
n_req = 267444 
total_req = 271194 

Dual Bus Interface Util: 
issued_total_row = 87178 
issued_total_col = 271194 
Row_Bus_Util =  0.036189 
CoL_Bus_Util = 0.112577 
Either_Row_CoL_Bus_Util = 0.147946 
Issued_on_Two_Bus_Simul_Util = 0.000819 
issued_two_Eff = 0.005539 
queue_avg = 3.988443 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=3.98844
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2408968 n_nop=2052441 n_act=43629 n_pre=43613 n_ref_event=0 n_req=267410 n_rd=266160 n_rd_L2_A=0 n_write=0 n_wr_bk=5000 bw_util=0.4503
n_activity=2102770 dram_eff=0.5158
bk0: 16658a 2154189i bk1: 16662a 2154017i bk2: 16633a 2153064i bk3: 16634a 2155386i bk4: 16672a 2151741i bk5: 16672a 2155028i bk6: 16669a 2156869i bk7: 16663a 2159247i bk8: 16614a 2156285i bk9: 16613a 2156314i bk10: 16611a 2156398i bk11: 16603a 2157873i bk12: 16609a 2157203i bk13: 16608a 2159785i bk14: 16620a 2157863i bk15: 16619a 2155707i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.836861
Row_Buffer_Locality_read = 0.839089
Row_Buffer_Locality_write = 0.362400
Bank_Level_Parallism = 2.331231
Bank_Level_Parallism_Col = 1.900413
Bank_Level_Parallism_Ready = 1.281472
write_to_read_ratio_blp_rw_average = 0.030463
GrpLevelPara = 1.738306 

BW Util details:
bwutil = 0.450251 
total_CMD = 2408968 
util_bw = 1084640 
Wasted_Col = 568626 
Wasted_Row = 231757 
Idle = 523945 

BW Util Bottlenecks: 
RCDc_limit = 562613 
RCDWRc_limit = 4903 
WTRc_limit = 27832 
RTWc_limit = 31457 
CCDLc_limit = 197648 
rwq = 0 
CCDLc_limit_alone = 194124 
WTRc_limit_alone = 26583 
RTWc_limit_alone = 29182 

Commands details: 
total_CMD = 2408968 
n_nop = 2052441 
Read = 266160 
Write = 0 
L2_Alloc = 0 
L2_WB = 5000 
n_act = 43629 
n_pre = 43613 
n_ref = 0 
n_req = 267410 
total_req = 271160 

Dual Bus Interface Util: 
issued_total_row = 87242 
issued_total_col = 271160 
Row_Bus_Util =  0.036216 
CoL_Bus_Util = 0.112563 
Either_Row_CoL_Bus_Util = 0.148000 
Issued_on_Two_Bus_Simul_Util = 0.000778 
issued_two_Eff = 0.005259 
queue_avg = 4.014891 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=4.01489
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2408968 n_nop=2052775 n_act=43447 n_pre=43431 n_ref_event=0 n_req=267427 n_rd=266177 n_rd_L2_A=0 n_write=0 n_wr_bk=5000 bw_util=0.4503
n_activity=2105274 dram_eff=0.5152
bk0: 16673a 2153412i bk1: 16658a 2156603i bk2: 16647a 2155624i bk3: 16653a 2155695i bk4: 16677a 2153659i bk5: 16669a 2154678i bk6: 16664a 2158658i bk7: 16663a 2158615i bk8: 16622a 2154635i bk9: 16616a 2156025i bk10: 16600a 2156859i bk11: 16600a 2159628i bk12: 16612a 2156294i bk13: 16604a 2154228i bk14: 16611a 2156736i bk15: 16608a 2157980i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.837552
Row_Buffer_Locality_read = 0.839738
Row_Buffer_Locality_write = 0.372000
Bank_Level_Parallism = 2.329538
Bank_Level_Parallism_Col = 1.903323
Bank_Level_Parallism_Ready = 1.281434
write_to_read_ratio_blp_rw_average = 0.031429
GrpLevelPara = 1.739216 

BW Util details:
bwutil = 0.450279 
total_CMD = 2408968 
util_bw = 1084708 
Wasted_Col = 567759 
Wasted_Row = 233523 
Idle = 522978 

BW Util Bottlenecks: 
RCDc_limit = 558145 
RCDWRc_limit = 4952 
WTRc_limit = 26615 
RTWc_limit = 33174 
CCDLc_limit = 198769 
rwq = 0 
CCDLc_limit_alone = 195163 
WTRc_limit_alone = 25523 
RTWc_limit_alone = 30660 

Commands details: 
total_CMD = 2408968 
n_nop = 2052775 
Read = 266177 
Write = 0 
L2_Alloc = 0 
L2_WB = 5000 
n_act = 43447 
n_pre = 43431 
n_ref = 0 
n_req = 267427 
total_req = 271177 

Dual Bus Interface Util: 
issued_total_row = 86878 
issued_total_col = 271177 
Row_Bus_Util =  0.036064 
CoL_Bus_Util = 0.112570 
Either_Row_CoL_Bus_Util = 0.147861 
Issued_on_Two_Bus_Simul_Util = 0.000773 
issued_two_Eff = 0.005228 
queue_avg = 4.002937 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=4.00294
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2408968 n_nop=2052401 n_act=43623 n_pre=43607 n_ref_event=0 n_req=267429 n_rd=266179 n_rd_L2_A=0 n_write=0 n_wr_bk=5000 bw_util=0.4503
n_activity=2107378 dram_eff=0.5147
bk0: 16656a 2153194i bk1: 16664a 2155292i bk2: 16653a 2156182i bk3: 16657a 2155459i bk4: 16664a 2151613i bk5: 16671a 2152928i bk6: 16656a 2158296i bk7: 16658a 2156573i bk8: 16617a 2155949i bk9: 16621a 2156383i bk10: 16611a 2159475i bk11: 16624a 2159099i bk12: 16605a 2153938i bk13: 16610a 2156072i bk14: 16605a 2157717i bk15: 16607a 2159252i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.836895
Row_Buffer_Locality_read = 0.838999
Row_Buffer_Locality_write = 0.388800
Bank_Level_Parallism = 2.325635
Bank_Level_Parallism_Col = 1.900768
Bank_Level_Parallism_Ready = 1.278256
write_to_read_ratio_blp_rw_average = 0.030679
GrpLevelPara = 1.737691 

BW Util details:
bwutil = 0.450282 
total_CMD = 2408968 
util_bw = 1084716 
Wasted_Col = 569387 
Wasted_Row = 234839 
Idle = 520026 

BW Util Bottlenecks: 
RCDc_limit = 561577 
RCDWRc_limit = 4720 
WTRc_limit = 26978 
RTWc_limit = 31699 
CCDLc_limit = 197779 
rwq = 0 
CCDLc_limit_alone = 194420 
WTRc_limit_alone = 25866 
RTWc_limit_alone = 29452 

Commands details: 
total_CMD = 2408968 
n_nop = 2052401 
Read = 266179 
Write = 0 
L2_Alloc = 0 
L2_WB = 5000 
n_act = 43623 
n_pre = 43607 
n_ref = 0 
n_req = 267429 
total_req = 271179 

Dual Bus Interface Util: 
issued_total_row = 87230 
issued_total_col = 271179 
Row_Bus_Util =  0.036211 
CoL_Bus_Util = 0.112571 
Either_Row_CoL_Bus_Util = 0.148016 
Issued_on_Two_Bus_Simul_Util = 0.000765 
issued_two_Eff = 0.005166 
queue_avg = 3.997387 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=3.99739

========= L2 cache stats =========
L2_cache_bank[0]: Access = 182083, Miss = 135697, Miss_rate = 0.745, Pending_hits = 23991, Reservation_fails = 0
L2_cache_bank[1]: Access = 181577, Miss = 135677, Miss_rate = 0.747, Pending_hits = 23709, Reservation_fails = 0
L2_cache_bank[2]: Access = 181754, Miss = 135706, Miss_rate = 0.747, Pending_hits = 23897, Reservation_fails = 0
L2_cache_bank[3]: Access = 182071, Miss = 135674, Miss_rate = 0.745, Pending_hits = 24018, Reservation_fails = 0
L2_cache_bank[4]: Access = 181562, Miss = 135673, Miss_rate = 0.747, Pending_hits = 23512, Reservation_fails = 0
L2_cache_bank[5]: Access = 181755, Miss = 135702, Miss_rate = 0.747, Pending_hits = 23672, Reservation_fails = 0
L2_cache_bank[6]: Access = 182059, Miss = 135677, Miss_rate = 0.745, Pending_hits = 23634, Reservation_fails = 0
L2_cache_bank[7]: Access = 181491, Miss = 135677, Miss_rate = 0.748, Pending_hits = 23340, Reservation_fails = 0
L2_cache_bank[8]: Access = 181664, Miss = 135710, Miss_rate = 0.747, Pending_hits = 23562, Reservation_fails = 0
L2_cache_bank[9]: Access = 182003, Miss = 135688, Miss_rate = 0.746, Pending_hits = 23802, Reservation_fails = 0
L2_cache_bank[10]: Access = 181512, Miss = 135682, Miss_rate = 0.748, Pending_hits = 23663, Reservation_fails = 0
L2_cache_bank[11]: Access = 181698, Miss = 135710, Miss_rate = 0.747, Pending_hits = 23818, Reservation_fails = 0
L2_cache_bank[12]: Access = 182031, Miss = 135699, Miss_rate = 0.745, Pending_hits = 23790, Reservation_fails = 0
L2_cache_bank[13]: Access = 181503, Miss = 135691, Miss_rate = 0.748, Pending_hits = 23442, Reservation_fails = 0
L2_cache_bank[14]: Access = 181714, Miss = 135713, Miss_rate = 0.747, Pending_hits = 23598, Reservation_fails = 0
L2_cache_bank[15]: Access = 182050, Miss = 135695, Miss_rate = 0.745, Pending_hits = 23790, Reservation_fails = 0
L2_cache_bank[16]: Access = 181521, Miss = 135686, Miss_rate = 0.747, Pending_hits = 23541, Reservation_fails = 0
L2_cache_bank[17]: Access = 181642, Miss = 135716, Miss_rate = 0.747, Pending_hits = 23601, Reservation_fails = 0
L2_cache_bank[18]: Access = 181967, Miss = 135690, Miss_rate = 0.746, Pending_hits = 23730, Reservation_fails = 0
L2_cache_bank[19]: Access = 181461, Miss = 135678, Miss_rate = 0.748, Pending_hits = 23714, Reservation_fails = 0
L2_cache_bank[20]: Access = 181718, Miss = 135710, Miss_rate = 0.747, Pending_hits = 23766, Reservation_fails = 0
L2_cache_bank[21]: Access = 182059, Miss = 135675, Miss_rate = 0.745, Pending_hits = 23979, Reservation_fails = 0
L2_cache_bank[22]: Access = 181535, Miss = 135671, Miss_rate = 0.747, Pending_hits = 23802, Reservation_fails = 0
L2_cache_bank[23]: Access = 181717, Miss = 135716, Miss_rate = 0.747, Pending_hits = 23900, Reservation_fails = 0
L2_total_cache_accesses = 4362147
L2_total_cache_misses = 3256613
L2_total_cache_miss_rate = 0.7466
L2_total_cache_pending_hits = 569271
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 518634
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 569271
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 799310
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2394803
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 569271
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17629
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15625
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 46875
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4282018
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 80129
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.024
L2_cache_fill_port_util = 0.142

icnt_total_pkts_mem_to_simt=4362147
icnt_total_pkts_simt_to_mem=4362147
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 4362147
Req_Network_cycles = 939364
Req_Network_injected_packets_per_cycle =       4.6437 
Req_Network_conflicts_per_cycle =       0.7990
Req_Network_conflicts_per_cycle_util =       0.8117
Req_Bank_Level_Parallism =       4.7173
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.2933
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1935

Reply_Network_injected_packets_num = 4362147
Reply_Network_cycles = 939364
Reply_Network_injected_packets_per_cycle =        4.6437
Reply_Network_conflicts_per_cycle =        2.4854
Reply_Network_conflicts_per_cycle_util =       2.5220
Reply_Bank_Level_Parallism =       4.7120
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2487
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1548
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 54 min, 15 sec (14055 sec)
gpgpu_simulation_rate = 84562 (inst/sec)
gpgpu_simulation_rate = 66 (cycle/sec)
gpgpu_silicon_slowdown = 20681818x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6966b60c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6966b600..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6966b5f8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6966b5f0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6966b608..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6966b5ec..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6966b6a0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6966b6a8..

GPGPU-Sim PTX: cudaLaunch for 0x0x56392a1adb8f (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (3206,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
Simulation cycle for kernel 1 is = 10000
Simulation cycle for kernel 1 is = 15000
Simulation cycle for kernel 1 is = 20000
Simulation cycle for kernel 1 is = 25000
Simulation cycle for kernel 1 is = 30000
Simulation cycle for kernel 1 is = 35000
Simulation cycle for kernel 1 is = 40000
Simulation cycle for kernel 1 is = 45000
Simulation cycle for kernel 1 is = 50000
Simulation cycle for kernel 1 is = 55000
Simulation cycle for kernel 1 is = 60000
Simulation cycle for kernel 1 is = 65000
Simulation cycle for kernel 1 is = 70000
Simulation cycle for kernel 1 is = 75000
Simulation cycle for kernel 1 is = 80000
Simulation cycle for kernel 1 is = 85000
Simulation cycle for kernel 1 is = 90000
Simulation cycle for kernel 1 is = 95000
Simulation cycle for kernel 1 is = 100000
Simulation cycle for kernel 1 is = 105000
Simulation cycle for kernel 1 is = 110000
Simulation cycle for kernel 1 is = 115000
Simulation cycle for kernel 1 is = 120000
Simulation cycle for kernel 1 is = 125000
Simulation cycle for kernel 1 is = 130000
Simulation cycle for kernel 1 is = 135000
Simulation cycle for kernel 1 is = 140000
Simulation cycle for kernel 1 is = 145000
Simulation cycle for kernel 1 is = 150000
Simulation cycle for kernel 1 is = 155000
Simulation cycle for kernel 1 is = 160000
Simulation cycle for kernel 1 is = 165000
Simulation cycle for kernel 1 is = 170000
Simulation cycle for kernel 1 is = 175000
Simulation cycle for kernel 1 is = 180000
Simulation cycle for kernel 1 is = 185000
Simulation cycle for kernel 1 is = 190000
Simulation cycle for kernel 1 is = 195000
Simulation cycle for kernel 1 is = 200000
Simulation cycle for kernel 1 is = 205000
Simulation cycle for kernel 1 is = 210000
Simulation cycle for kernel 1 is = 215000
Simulation cycle for kernel 1 is = 220000
Simulation cycle for kernel 1 is = 225000
Simulation cycle for kernel 1 is = 230000
Simulation cycle for kernel 1 is = 235000
Simulation cycle for kernel 1 is = 240000
Simulation cycle for kernel 1 is = 245000
Simulation cycle for kernel 1 is = 250000
Simulation cycle for kernel 1 is = 255000
Simulation cycle for kernel 1 is = 260000
Simulation cycle for kernel 1 is = 265000
Simulation cycle for kernel 1 is = 270000
Simulation cycle for kernel 1 is = 275000
Simulation cycle for kernel 1 is = 280000
Simulation cycle for kernel 1 is = 285000
Simulation cycle for kernel 1 is = 290000
Simulation cycle for kernel 1 is = 295000
Simulation cycle for kernel 1 is = 300000
Simulation cycle for kernel 1 is = 305000
Simulation cycle for kernel 1 is = 310000
Simulation cycle for kernel 1 is = 315000
Simulation cycle for kernel 1 is = 320000
Simulation cycle for kernel 1 is = 325000
Simulation cycle for kernel 1 is = 330000
Simulation cycle for kernel 1 is = 335000
Simulation cycle for kernel 1 is = 340000
Simulation cycle for kernel 1 is = 345000
Simulation cycle for kernel 1 is = 350000
Simulation cycle for kernel 1 is = 355000
Simulation cycle for kernel 1 is = 360000
Simulation cycle for kernel 1 is = 365000
Simulation cycle for kernel 1 is = 370000
Simulation cycle for kernel 1 is = 375000
Simulation cycle for kernel 1 is = 380000
Simulation cycle for kernel 1 is = 385000
Simulation cycle for kernel 1 is = 390000
Simulation cycle for kernel 1 is = 395000
Simulation cycle for kernel 1 is = 400000
Simulation cycle for kernel 1 is = 405000
Simulation cycle for kernel 1 is = 410000
Simulation cycle for kernel 1 is = 415000
Simulation cycle for kernel 1 is = 420000
Simulation cycle for kernel 1 is = 425000
Simulation cycle for kernel 1 is = 430000
Simulation cycle for kernel 1 is = 435000
Simulation cycle for kernel 1 is = 440000
Simulation cycle for kernel 1 is = 445000
Simulation cycle for kernel 1 is = 450000
Simulation cycle for kernel 1 is = 455000
Simulation cycle for kernel 1 is = 460000
Simulation cycle for kernel 1 is = 465000
Simulation cycle for kernel 1 is = 470000
Simulation cycle for kernel 1 is = 475000
Simulation cycle for kernel 1 is = 480000
Simulation cycle for kernel 1 is = 485000
Simulation cycle for kernel 1 is = 490000
Simulation cycle for kernel 1 is = 495000
Simulation cycle for kernel 1 is = 500000
Simulation cycle for kernel 1 is = 505000
Simulation cycle for kernel 1 is = 510000
Simulation cycle for kernel 1 is = 515000
Simulation cycle for kernel 1 is = 520000
Simulation cycle for kernel 1 is = 525000
Simulation cycle for kernel 1 is = 530000
Simulation cycle for kernel 1 is = 535000
Simulation cycle for kernel 1 is = 540000
Simulation cycle for kernel 1 is = 545000
Simulation cycle for kernel 1 is = 550000
Simulation cycle for kernel 1 is = 555000
Simulation cycle for kernel 1 is = 560000
Simulation cycle for kernel 1 is = 565000
Simulation cycle for kernel 1 is = 570000
Simulation cycle for kernel 1 is = 575000
Simulation cycle for kernel 1 is = 580000
Simulation cycle for kernel 1 is = 585000
Simulation cycle for kernel 1 is = 590000
Simulation cycle for kernel 1 is = 595000
Simulation cycle for kernel 1 is = 600000
Simulation cycle for kernel 1 is = 605000
Simulation cycle for kernel 1 is = 610000
Simulation cycle for kernel 1 is = 615000
Simulation cycle for kernel 1 is = 620000
Simulation cycle for kernel 1 is = 625000
Simulation cycle for kernel 1 is = 630000
Simulation cycle for kernel 1 is = 635000
Simulation cycle for kernel 1 is = 640000
Simulation cycle for kernel 1 is = 645000
Simulation cycle for kernel 1 is = 650000
Simulation cycle for kernel 1 is = 655000
Simulation cycle for kernel 1 is = 660000
Simulation cycle for kernel 1 is = 665000
Simulation cycle for kernel 1 is = 670000
Simulation cycle for kernel 1 is = 675000
Simulation cycle for kernel 1 is = 680000
Simulation cycle for kernel 1 is = 685000
Simulation cycle for kernel 1 is = 690000
Simulation cycle for kernel 1 is = 695000
Simulation cycle for kernel 1 is = 700000
Simulation cycle for kernel 1 is = 705000
Simulation cycle for kernel 1 is = 710000
Simulation cycle for kernel 1 is = 715000
Simulation cycle for kernel 1 is = 720000
Simulation cycle for kernel 1 is = 725000
Simulation cycle for kernel 1 is = 730000
Simulation cycle for kernel 1 is = 735000
Simulation cycle for kernel 1 is = 740000
Simulation cycle for kernel 1 is = 745000
Simulation cycle for kernel 1 is = 750000
Simulation cycle for kernel 1 is = 755000
Simulation cycle for kernel 1 is = 760000
Simulation cycle for kernel 1 is = 765000
Simulation cycle for kernel 1 is = 770000
Simulation cycle for kernel 1 is = 775000
Simulation cycle for kernel 1 is = 780000
Simulation cycle for kernel 1 is = 785000
Simulation cycle for kernel 1 is = 790000
Simulation cycle for kernel 1 is = 795000
Simulation cycle for kernel 1 is = 800000
Simulation cycle for kernel 1 is = 805000
Simulation cycle for kernel 1 is = 810000
Simulation cycle for kernel 1 is = 815000
Simulation cycle for kernel 1 is = 820000
Simulation cycle for kernel 1 is = 825000
Simulation cycle for kernel 1 is = 830000
Simulation cycle for kernel 1 is = 835000
Simulation cycle for kernel 1 is = 840000
Simulation cycle for kernel 1 is = 845000
Simulation cycle for kernel 1 is = 850000
Simulation cycle for kernel 1 is = 855000
Simulation cycle for kernel 1 is = 860000
Simulation cycle for kernel 1 is = 865000
Simulation cycle for kernel 1 is = 870000
Simulation cycle for kernel 1 is = 875000
Simulation cycle for kernel 1 is = 880000
Simulation cycle for kernel 1 is = 885000
Simulation cycle for kernel 1 is = 890000
Simulation cycle for kernel 1 is = 895000
Simulation cycle for kernel 1 is = 900000
Simulation cycle for kernel 1 is = 905000
Simulation cycle for kernel 1 is = 910000
Simulation cycle for kernel 1 is = 915000
Simulation cycle for kernel 1 is = 920000
Simulation cycle for kernel 1 is = 925000
Simulation cycle for kernel 1 is = 930000
Simulation cycle for kernel 1 is = 935000
Simulation cycle for kernel 1 is = 940000
Destroy streams for kernel 2: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 2 
gpu_sim_cycle = 942136
gpu_sim_insn = 1188529317
gpu_ipc =    1261.5262
gpu_tot_sim_cycle = 1881500
gpu_tot_sim_insn = 2377058634
gpu_tot_ipc =    1263.3849
gpu_tot_issued_cta = 6412
gpu_occupancy = 98.9882% 
gpu_tot_occupancy = 99.0688% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.5905
partiton_level_parallism_total  =       4.6171
partiton_level_parallism_util =       4.6643
partiton_level_parallism_util_total  =       4.6908
L2_BW  =     200.5122 GB/Sec
L2_BW_total  =     201.6733 GB/Sec
gpu_total_sim_rate=86109

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 364646, Miss = 293576, Miss_rate = 0.805, Pending_hits = 69545, Reservation_fails = 21935
	L1D_cache_core[1]: Access = 366262, Miss = 292697, Miss_rate = 0.799, Pending_hits = 72217, Reservation_fails = 21257
	L1D_cache_core[2]: Access = 359340, Miss = 289303, Miss_rate = 0.805, Pending_hits = 68812, Reservation_fails = 25165
	L1D_cache_core[3]: Access = 352536, Miss = 272139, Miss_rate = 0.772, Pending_hits = 74163, Reservation_fails = 18330
	L1D_cache_core[4]: Access = 366175, Miss = 296279, Miss_rate = 0.809, Pending_hits = 68816, Reservation_fails = 17294
	L1D_cache_core[5]: Access = 361046, Miss = 287400, Miss_rate = 0.796, Pending_hits = 72210, Reservation_fails = 19090
	L1D_cache_core[6]: Access = 359347, Miss = 287480, Miss_rate = 0.800, Pending_hits = 70571, Reservation_fails = 20209
	L1D_cache_core[7]: Access = 366165, Miss = 288265, Miss_rate = 0.787, Pending_hits = 73118, Reservation_fails = 16306
	L1D_cache_core[8]: Access = 361049, Miss = 285588, Miss_rate = 0.791, Pending_hits = 71239, Reservation_fails = 19114
	L1D_cache_core[9]: Access = 362751, Miss = 292040, Miss_rate = 0.805, Pending_hits = 69373, Reservation_fails = 17821
	L1D_cache_core[10]: Access = 362776, Miss = 289517, Miss_rate = 0.798, Pending_hits = 71940, Reservation_fails = 19659
	L1D_cache_core[11]: Access = 366187, Miss = 295187, Miss_rate = 0.806, Pending_hits = 69909, Reservation_fails = 18680
	L1D_cache_core[12]: Access = 364471, Miss = 282888, Miss_rate = 0.776, Pending_hits = 79245, Reservation_fails = 18094
	L1D_cache_core[13]: Access = 352568, Miss = 273985, Miss_rate = 0.777, Pending_hits = 75490, Reservation_fails = 18929
	L1D_cache_core[14]: Access = 366204, Miss = 295920, Miss_rate = 0.808, Pending_hits = 69203, Reservation_fails = 20645
	L1D_cache_core[15]: Access = 362779, Miss = 290639, Miss_rate = 0.801, Pending_hits = 70285, Reservation_fails = 22704
	L1D_cache_core[16]: Access = 366233, Miss = 290860, Miss_rate = 0.794, Pending_hits = 72963, Reservation_fails = 19347
	L1D_cache_core[17]: Access = 354252, Miss = 281538, Miss_rate = 0.795, Pending_hits = 71538, Reservation_fails = 18756
	L1D_cache_core[18]: Access = 361067, Miss = 286687, Miss_rate = 0.794, Pending_hits = 71677, Reservation_fails = 19278
	L1D_cache_core[19]: Access = 361056, Miss = 287404, Miss_rate = 0.796, Pending_hits = 72021, Reservation_fails = 18958
	L1D_cache_core[20]: Access = 361022, Miss = 285551, Miss_rate = 0.791, Pending_hits = 73980, Reservation_fails = 20750
	L1D_cache_core[21]: Access = 359347, Miss = 286756, Miss_rate = 0.798, Pending_hits = 70740, Reservation_fails = 18481
	L1D_cache_core[22]: Access = 359375, Miss = 286424, Miss_rate = 0.797, Pending_hits = 71876, Reservation_fails = 20501
	L1D_cache_core[23]: Access = 364791, Miss = 293027, Miss_rate = 0.803, Pending_hits = 70653, Reservation_fails = 19939
	L1D_cache_core[24]: Access = 364241, Miss = 292895, Miss_rate = 0.804, Pending_hits = 70017, Reservation_fails = 17878
	L1D_cache_core[25]: Access = 361056, Miss = 282666, Miss_rate = 0.783, Pending_hits = 75654, Reservation_fails = 20621
	L1D_cache_core[26]: Access = 364477, Miss = 290906, Miss_rate = 0.798, Pending_hits = 71929, Reservation_fails = 16719
	L1D_cache_core[27]: Access = 366195, Miss = 290466, Miss_rate = 0.793, Pending_hits = 73537, Reservation_fails = 20045
	L1D_cache_core[28]: Access = 364599, Miss = 293546, Miss_rate = 0.805, Pending_hits = 69826, Reservation_fails = 23584
	L1D_cache_core[29]: Access = 364487, Miss = 293090, Miss_rate = 0.804, Pending_hits = 70181, Reservation_fails = 17980
	L1D_total_cache_accesses = 10866500
	L1D_total_cache_misses = 8654719
	L1D_total_cache_miss_rate = 0.7965
	L1D_total_cache_pending_hits = 2152728
	L1D_total_cache_reservation_fails = 588069
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.153
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 26767
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2152728
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2365828
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 578836
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6160919
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2152728
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 32286
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 36497
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 9233
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 91475
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 10706242
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 160258

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 578836
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 9233
ctas_completed 6412, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
78432, 92340, 92340, 92340, 92340, 92340, 92340, 78840, 78840, 92340, 92340, 91682, 91682, 91682, 91682, 78432, 78840, 92340, 92340, 92340, 92340, 92340, 92340, 78840, 78840, 92340, 92340, 92340, 92340, 92340, 92340, 78840, 
gpgpu_n_tot_thrd_icount = 2704104448
gpgpu_n_tot_w_icount = 84503264
gpgpu_n_stall_shd_mem = 1837791
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8526747
gpgpu_n_mem_write_global = 160258
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 67344570
gpgpu_n_store_insn = 1000000
gpgpu_n_shmem_insn = 394862720
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 11490304
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 379
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1837412
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7010664	W0_Idle:91840	W0_Scoreboard:131889088	W1:166660	W2:167424	W3:166634	W4:166634	W5:166634	W6:167950	W7:166634	W8:166634	W9:166634	W10:166634	W11:166634	W12:166634	W13:166634	W14:373070	W15:333294	W16:333294	W17:333294	W18:333294	W19:333294	W20:333294	W21:333294	W22:333294	W23:333294	W24:333294	W25:333294	W26:333294	W27:333294	W28:333294	W29:333294	W30:333294	W31:333294	W32:76295822
single_issue_nums: WS0:20323908	WS1:21927724	WS2:21927724	WS3:20323908	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 68213976 {8:8526747,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6410320 {40:160258,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 341069880 {40:8526747,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1282064 {8:160258,}
maxmflatency = 651 
max_icnt2mem_latency = 252 
maxmrqlatency = 300 
max_icnt2sh_latency = 71 
averagemflatency = 346 
avg_icnt2mem_latency = 42 
avg_mrq_latency = 15 
avg_icnt2sh_latency = 3 
mrq_lat_table:2274655 	281127 	334655 	639211 	1994840 	747718 	127873 	2645 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1164356 	7519291 	3358 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	8592053 	91406 	3546 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	6718110 	1441781 	439961 	82087 	5051 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	1871 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     12212     12235      8306      8276      8521      8546      8234      8198      8796      8404      9549      9555     10279     10278     11075     11069 
dram[1]:     12230     12227      8396      8277      8568      8592      8238      8247      8409      8621      9553      9557     10274     10296     11090     11084 
dram[2]:     12242     12239      8284      8508      8573      8573      8247      8268      8513      8496      9563      9554     10292     10290     11078     11075 
dram[3]:     12243     12249      8326      8331      8605      8581      7939      7939      8518      8418      9552      9569     10285     10280     11105     11071 
dram[4]:     12258     12274      8341      8334      8547      8537      7922      8152      8346      8335      9565      9559     10276     10296     11049     11045 
dram[5]:     12270     12266      8398      8401      8574      8538      8174      8169      8352      8360      9558      9558     10292     10288     11067     11060 
dram[6]:     12201     12198      8398      8425      8587      8572      8174      8188      8502      8323      9549      9546     10285     10303     10982     10978 
dram[7]:     12204     12202      8318      8322      8591      8604      8175      7970      8413      8421      9560      9553     10301     10298     10963     10959 
dram[8]:     12187     12185      8416      8563      8489      8532      8452      8385      8361      8484      9536      9531     10300     10290     10956     10970 
dram[9]:     12194     12191      8546      8575      8563      8532      8467      8459      8452      8438      9551      9547     10285     10294     10982     10968 
dram[10]:     12190     12219      8575      8517      8534      8568      8483      8411      8735      8487      9559      9573     10308     10306     10965     11519 
dram[11]:     12217     12226      8673      8397      8595      8592      8394      8420      8396      8412      9558      9550     10303     10312     11515     11524 
average row accesses per activate:
dram[0]:  5.890909  5.890261  5.875022  5.873767  5.851027  5.858724  5.968140  5.939037  5.901999  5.927341  5.990490  5.990307  5.950509  5.953343  5.952271  5.951171 
dram[1]:  5.915161  5.983139  5.875463  5.895388  5.904088  5.944167  5.913784  5.911347  5.868074  5.896076  6.032007  5.964931  5.921820  5.984557  5.937968  5.954927 
dram[2]:  5.998921  5.957367  5.865459  5.955381  5.935576  5.913652  5.906870  5.994609  5.892460  5.964777  5.964592  5.922380  5.990111  6.008843  5.940022  5.968806 
dram[3]:  5.934068  5.938278  5.898410  5.950819  5.940495  5.981884  5.958542  5.987067  5.927467  5.900938  5.914686  5.856440  6.002524  5.985819  5.924337  6.026812 
dram[4]:  5.978872  6.068740  5.893891  5.957545  5.983495  5.997302  5.981342  5.962460  5.980811  5.956964  5.849947  5.873415  5.955154  5.997300  5.986695  6.032065 
dram[5]:  6.002336  5.979032  5.973694  6.009899  5.912312  5.970120  5.966166  5.944583  5.990844  6.020942  5.916105  5.953418  5.954944  6.068294  5.958811  5.942352 
dram[6]:  5.943890  5.968342  5.984030  5.955016  5.954651  5.968688  5.990666  5.960371  5.913282  5.939847  5.973472  5.934543  6.032585  6.076390  5.824024  5.916844 
dram[7]:  6.003958  5.956646  5.919077  5.926656  5.922408  5.891047  6.020198  5.981524  5.940182  5.964950  5.914864  5.941239  5.972745  5.994957  5.939005  5.885037 
dram[8]:  5.908044  5.953061  5.927493  5.983139  5.871064  5.923350  5.979036  5.974226  5.935765  5.913729  5.939783  5.939081  6.042090  5.974019  5.877958  5.898317 
dram[9]:  5.923377  5.946750  5.919730  5.929815  5.886869  5.935576  5.926795  6.018939  5.894876  5.926847  5.958914  6.010090  5.968442  5.950170  5.948759  5.931968 
dram[10]:  5.905974  5.920936  5.961408  5.969935  5.880402  5.925591  6.024567  5.977244  5.916002  5.920333  5.974391  6.005041  5.946240  5.918074  5.938292  5.995677 
dram[11]:  5.901361  5.925959  5.954156  5.938790  5.884873  5.881213  5.972073  5.980107  5.946712  5.919432  5.980455  5.994431  5.909204  5.922817  5.887356  6.001081 
average row locality = 6402731/1076711 = 5.946564
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     33208     33222     33209     33196     33185     33182     33184     33158     33204     33205     33225     33212     33155     33153     33153     33129 
dram[1]:     33232     33191     33188     33196     33204     33163     33176     33180     33200     33200     33197     33178     33178     33178     33168     33150 
dram[2]:     33195     33232     33185     33202     33192     33193     33202     33200     33209     33201     33194     33183     33167     33145     33132     33150 
dram[3]:     33226     33220     33219     33230     33184     33189     33184     33170     33182     33198     33187     33169     33146     33198     33133     33124 
dram[4]:     33227     33207     33217     33232     33192     33179     33180     33194     33189     33199     33173     33201     33181     33165     33154     33153 
dram[5]:     33238     33198     33215     33225     33215     33207     33167     33201     33209     33190     33195     33197     33156     33171     33130     33151 
dram[6]:     33204     33204     33183     33194     33192     33199     33214     33230     33185     33216     33166     33204     33175     33180     33117     33156 
dram[7]:     33211     33222     33188     33207     33195     33201     33222     33187     33206     33196     33188     33206     33161     33141     33156     33130 
dram[8]:     33180     33190     33188     33190     33217     33224     33209     33218     33199     33223     33180     33182     33155     33192     33137     33152 
dram[9]:     33231     33226     33168     33207     33195     33192     33196     33209     33205     33220     33198     33196     33137     33166     33175     33164 
dram[10]:     33251     33235     33200     33194     33176     33207     33192     33199     33224     33207     33201     33198     33145     33153     33152     33144 
dram[11]:     33219     33210     33213     33210     33219     33210     33200     33209     33207     33196     33193     33205     33174     33155     33149     33174 
total dram reads = 6372386
bank skew: 33251/33117 = 1.00
chip skew: 531143/530959 = 1.00
number of total write accesses:
dram[0]:       656       656       668       668       640       640       640       640       640       640       640       640       600       600       576       576 
dram[1]:       660       660       668       664       640       640       640       640       640       640       640       640       600       600       576       576 
dram[2]:       660       660       664       664       640       640       640       640       640       640       640       640       600       600       576       576 
dram[3]:       660       660       664       664       640       640       640       640       640       640       640       640       600       596       576       576 
dram[4]:       660       660       664       664       640       640       640       640       640       640       640       640       600       600       576       576 
dram[5]:       660       660       664       664       640       640       640       640       640       640       640       640       600       600       576       576 
dram[6]:       660       660       664       664       640       640       640       640       640       640       640       640       596       596       576       576 
dram[7]:       660       660       664       664       640       640       640       640       640       640       640       640       596       596       576       576 
dram[8]:       660       660       664       664       640       640       640       640       640       640       640       640       596       596       576       576 
dram[9]:       660       660       664       664       640       640       640       640       640       640       640       640       596       596       576       576 
dram[10]:       660       660       664       664       640       640       640       640       640       640       640       640       592       592       576       576 
dram[11]:       660       660       664       664       640       640       640       640       640       640       640       640       592       596       576       576 
total dram writes = 121380
bank skew: 668/576 = 1.16
chip skew: 10124/10104 = 1.00
average mf latency per bank:
dram[0]:        463       464       463       464       463       463       463       463       463       463       463       463       464       464       464       464
dram[1]:        464       465       464       464       462       463       463       463       464       464       463       464       464       464       464       464
dram[2]:        463       465       464       464       463       465       462       462       462       463       463       464       463       464       463       464
dram[3]:        464       463       464       464       464       463       463       463       463       463       463       463       463       463       464       464
dram[4]:        464       464       463       464       463       463       462       464       464       464       463       463       462       463       463       463
dram[5]:        463       463       463       463       463       463       463       463       463       464       463       463       463       463       462       463
dram[6]:        463       464       462       462       463       462       462       463       463       463       463       464       463       463       464       464
dram[7]:        463       464       463       464       463       463       462       462       464       464       464       463       463       464       464       465
dram[8]:        463       464       464       464       463       464       462       462       463       464       463       463       463       464       464       464
dram[9]:        463       464       464       463       463       463       463       463       464       464       462       462       464       464       463       464
dram[10]:        464       463       464       464       463       464       463       463       464       464       463       465       464       464       463       463
dram[11]:        463       463       463       463       463       463       462       463       463       463       464       463       463       464       463       464
maximum mf latency per bank:
dram[0]:        539       543       612       623       620       622       523       538       555       597       518       518       607       611       516       560
dram[1]:        536       544       629       630       616       627       585       497       553       553       541       533       575       604       565       548
dram[2]:        533       566       632       626       623       633       522       504       496       555       505       520       588       594       483       529
dram[3]:        544       538       615       623       614       622       500       526       503       619       485       523       651       562       516       558
dram[4]:        542       536       613       621       626       630       496       508       538       525       534       542       543       539       534       526
dram[5]:        548       537       625       629       633       622       524       524       493       497       525       538       503       514       508       604
dram[6]:        536       565       612       619       615       621       486       502       510       522       523       548       504       565       475       482
dram[7]:        534       542       604       634       616       626       532       521       508       486       506       537       543       580       496       485
dram[8]:        543       542       615       614       616       620       523       528       550       525       573       565       487       608       520       498
dram[9]:        549       548       610       620       613       634       499       496       565       561       542       529       524       523       514       498
dram[10]:        541       539       616       623       599       614       507       506       562       495       531       539       536       518       480       478
dram[11]:        536       550       618       617       603       621       528       543       513       520       504       519       512       562       497       525

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4825044 n_nop=4107637 n_act=90087 n_pre=90071 n_ref_event=4572360550251980812 n_req=533510 n_rd=530980 n_rd_L2_A=0 n_write=0 n_wr_bk=10120 bw_util=0.4486
n_activity=4256916 dram_eff=0.5084
bk0: 33208a 4309352i bk1: 33222a 4313814i bk2: 33209a 4308668i bk3: 33196a 4310267i bk4: 33185a 4309918i bk5: 33182a 4307815i bk6: 33184a 4313767i bk7: 33158a 4315220i bk8: 33204a 4309838i bk9: 33205a 4311950i bk10: 33225a 4314620i bk11: 33212a 4318284i bk12: 33155a 4314441i bk13: 33153a 4317096i bk14: 33153a 4316703i bk15: 33129a 4320723i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831150
Row_Buffer_Locality_read = 0.833297
Row_Buffer_Locality_write = 0.380632
Bank_Level_Parallism = 2.310894
Bank_Level_Parallism_Col = 1.894687
Bank_Level_Parallism_Ready = 1.259175
write_to_read_ratio_blp_rw_average = 0.029840
GrpLevelPara = 1.723615 

BW Util details:
bwutil = 0.448576 
total_CMD = 4825044 
util_bw = 2164400 
Wasted_Col = 1186337 
Wasted_Row = 485270 
Idle = 989037 

BW Util Bottlenecks: 
RCDc_limit = 1181562 
RCDWRc_limit = 9917 
WTRc_limit = 53610 
RTWc_limit = 62359 
CCDLc_limit = 406636 
rwq = 0 
CCDLc_limit_alone = 399461 
WTRc_limit_alone = 51334 
RTWc_limit_alone = 57460 

Commands details: 
total_CMD = 4825044 
n_nop = 4107637 
Read = 530980 
Write = 0 
L2_Alloc = 0 
L2_WB = 10120 
n_act = 90087 
n_pre = 90071 
n_ref = 4572360550251980812 
n_req = 533510 
total_req = 541100 

Dual Bus Interface Util: 
issued_total_row = 180158 
issued_total_col = 541100 
Row_Bus_Util =  0.037338 
CoL_Bus_Util = 0.112144 
Either_Row_CoL_Bus_Util = 0.148684 
Issued_on_Two_Bus_Simul_Util = 0.000798 
issued_two_Eff = 0.005368 
queue_avg = 4.201063 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=4.20106
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4825044 n_nop=4107862 n_act=89955 n_pre=89939 n_ref_event=0 n_req=533510 n_rd=530979 n_rd_L2_A=0 n_write=0 n_wr_bk=10124 bw_util=0.4486
n_activity=4264708 dram_eff=0.5075
bk0: 33232a 4311059i bk1: 33191a 4319069i bk2: 33188a 4311107i bk3: 33196a 4313256i bk4: 33204a 4308939i bk5: 33163a 4313854i bk6: 33176a 4308187i bk7: 33180a 4313593i bk8: 33200a 4307417i bk9: 33200a 4311672i bk10: 33197a 4314389i bk11: 33178a 4314516i bk12: 33178a 4311866i bk13: 33178a 4315550i bk14: 33168a 4313187i bk15: 33150a 4318962i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831398
Row_Buffer_Locality_read = 0.833498
Row_Buffer_Locality_write = 0.390755
Bank_Level_Parallism = 2.307599
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.258970
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.448579 
total_CMD = 4825044 
util_bw = 2164412 
Wasted_Col = 1188250 
Wasted_Row = 490932 
Idle = 981450 

BW Util Bottlenecks: 
RCDc_limit = 1182399 
RCDWRc_limit = 9409 
WTRc_limit = 53042 
RTWc_limit = 64431 
CCDLc_limit = 405856 
rwq = 0 
CCDLc_limit_alone = 398276 
WTRc_limit_alone = 50679 
RTWc_limit_alone = 59214 

Commands details: 
total_CMD = 4825044 
n_nop = 4107862 
Read = 530979 
Write = 0 
L2_Alloc = 0 
L2_WB = 10124 
n_act = 89955 
n_pre = 89939 
n_ref = 0 
n_req = 533510 
total_req = 541103 

Dual Bus Interface Util: 
issued_total_row = 179894 
issued_total_col = 541103 
Row_Bus_Util =  0.037283 
CoL_Bus_Util = 0.112145 
Either_Row_CoL_Bus_Util = 0.148637 
Issued_on_Two_Bus_Simul_Util = 0.000791 
issued_two_Eff = 0.005319 
queue_avg = 4.219757 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=4.21976
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4825044 n_nop=4108468 n_act=89693 n_pre=89677 n_ref_event=0 n_req=533512 n_rd=530982 n_rd_L2_A=0 n_write=0 n_wr_bk=10120 bw_util=0.4486
n_activity=4261477 dram_eff=0.5079
bk0: 33195a 4317043i bk1: 33232a 4316249i bk2: 33185a 4308176i bk3: 33202a 4316540i bk4: 33192a 4313070i bk5: 33193a 4313171i bk6: 33202a 4310864i bk7: 33200a 4315796i bk8: 33209a 4309568i bk9: 33201a 4316141i bk10: 33194a 4313502i bk11: 33183a 4314573i bk12: 33167a 4315933i bk13: 33145a 4317894i bk14: 33132a 4315711i bk15: 33150a 4319057i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831889
Row_Buffer_Locality_read = 0.834021
Row_Buffer_Locality_write = 0.384585
Bank_Level_Parallism = 2.302084
Bank_Level_Parallism_Col = 1.866392
Bank_Level_Parallism_Ready = 1.257478
write_to_read_ratio_blp_rw_average = 0.030980
GrpLevelPara = 1.720030 

BW Util details:
bwutil = 0.448578 
total_CMD = 4825044 
util_bw = 2164408 
Wasted_Col = 1191004 
Wasted_Row = 485727 
Idle = 983905 

BW Util Bottlenecks: 
RCDc_limit = 1180980 
RCDWRc_limit = 10019 
WTRc_limit = 55076 
RTWc_limit = 64866 
CCDLc_limit = 409026 
rwq = 0 
CCDLc_limit_alone = 400951 
WTRc_limit_alone = 52553 
RTWc_limit_alone = 59314 

Commands details: 
total_CMD = 4825044 
n_nop = 4108468 
Read = 530982 
Write = 0 
L2_Alloc = 0 
L2_WB = 10120 
n_act = 89693 
n_pre = 89677 
n_ref = 0 
n_req = 533512 
total_req = 541102 

Dual Bus Interface Util: 
issued_total_row = 179370 
issued_total_col = 541102 
Row_Bus_Util =  0.037175 
CoL_Bus_Util = 0.112144 
Either_Row_CoL_Bus_Util = 0.148512 
Issued_on_Two_Bus_Simul_Util = 0.000807 
issued_two_Eff = 0.005437 
queue_avg = 4.253720 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=59 avg=4.25372
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4825044 n_nop=4108314 n_act=89738 n_pre=89722 n_ref_event=0 n_req=533488 n_rd=530959 n_rd_L2_A=0 n_write=0 n_wr_bk=10116 bw_util=0.4486
n_activity=4250601 dram_eff=0.5092
bk0: 33226a 4308680i bk1: 33220a 4310474i bk2: 33219a 4307876i bk3: 33230a 4312696i bk4: 33184a 4310268i bk5: 33189a 4315151i bk6: 33184a 4312572i bk7: 33170a 4316199i bk8: 33182a 4312620i bk9: 33198a 4313314i bk10: 33187a 4310384i bk11: 33169a 4310124i bk12: 33146a 4317153i bk13: 33198a 4316990i bk14: 33133a 4312762i bk15: 33124a 4321971i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831798
Row_Buffer_Locality_read = 0.833987
Row_Buffer_Locality_write = 0.372084
Bank_Level_Parallism = 2.316232
Bank_Level_Parallism_Col = 1.877646
Bank_Level_Parallism_Ready = 1.261030
write_to_read_ratio_blp_rw_average = 0.030999
GrpLevelPara = 1.729188 

BW Util details:
bwutil = 0.448555 
total_CMD = 4825044 
util_bw = 2164300 
Wasted_Col = 1181487 
Wasted_Row = 483339 
Idle = 995918 

BW Util Bottlenecks: 
RCDc_limit = 1176028 
RCDWRc_limit = 9693 
WTRc_limit = 55838 
RTWc_limit = 64214 
CCDLc_limit = 404648 
rwq = 0 
CCDLc_limit_alone = 397088 
WTRc_limit_alone = 53324 
RTWc_limit_alone = 59168 

Commands details: 
total_CMD = 4825044 
n_nop = 4108314 
Read = 530959 
Write = 0 
L2_Alloc = 0 
L2_WB = 10116 
n_act = 89738 
n_pre = 89722 
n_ref = 0 
n_req = 533488 
total_req = 541075 

Dual Bus Interface Util: 
issued_total_row = 179460 
issued_total_col = 541075 
Row_Bus_Util =  0.037193 
CoL_Bus_Util = 0.112139 
Either_Row_CoL_Bus_Util = 0.148544 
Issued_on_Two_Bus_Simul_Util = 0.000789 
issued_two_Eff = 0.005309 
queue_avg = 4.241206 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=61 avg=4.24121
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4825044 n_nop=4108767 n_act=89447 n_pre=89431 n_ref_event=0 n_req=533573 n_rd=531043 n_rd_L2_A=0 n_write=0 n_wr_bk=10120 bw_util=0.4486
n_activity=4249064 dram_eff=0.5094
bk0: 33227a 4311127i bk1: 33207a 4316362i bk2: 33217a 4307690i bk3: 33232a 4312300i bk4: 33192a 4313240i bk5: 33179a 4318244i bk6: 33180a 4316383i bk7: 33194a 4316315i bk8: 33189a 4313329i bk9: 33199a 4314188i bk10: 33173a 4304692i bk11: 33201a 4311262i bk12: 33181a 4311006i bk13: 33165a 4315703i bk14: 33154a 4317110i bk15: 33153a 4323189i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.832370
Row_Buffer_Locality_read = 0.834526
Row_Buffer_Locality_write = 0.379842
Bank_Level_Parallism = 2.315758
Bank_Level_Parallism_Col = 1.879439
Bank_Level_Parallism_Ready = 1.265044
write_to_read_ratio_blp_rw_average = 0.030187
GrpLevelPara = 1.728657 

BW Util details:
bwutil = 0.448628 
total_CMD = 4825044 
util_bw = 2164652 
Wasted_Col = 1177517 
Wasted_Row = 482542 
Idle = 1000333 

BW Util Bottlenecks: 
RCDc_limit = 1167707 
RCDWRc_limit = 9565 
WTRc_limit = 53979 
RTWc_limit = 63291 
CCDLc_limit = 404176 
rwq = 0 
CCDLc_limit_alone = 396559 
WTRc_limit_alone = 51395 
RTWc_limit_alone = 58258 

Commands details: 
total_CMD = 4825044 
n_nop = 4108767 
Read = 531043 
Write = 0 
L2_Alloc = 0 
L2_WB = 10120 
n_act = 89447 
n_pre = 89431 
n_ref = 0 
n_req = 533573 
total_req = 541163 

Dual Bus Interface Util: 
issued_total_row = 178878 
issued_total_col = 541163 
Row_Bus_Util =  0.037073 
CoL_Bus_Util = 0.112157 
Either_Row_CoL_Bus_Util = 0.148450 
Issued_on_Two_Bus_Simul_Util = 0.000780 
issued_two_Eff = 0.005255 
queue_avg = 4.243796 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=4.2438
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4825044 n_nop=4108855 n_act=89346 n_pre=89330 n_ref_event=0 n_req=533595 n_rd=531065 n_rd_L2_A=0 n_write=0 n_wr_bk=10120 bw_util=0.4486
n_activity=4250209 dram_eff=0.5093
bk0: 33238a 4311479i bk1: 33198a 4313802i bk2: 33215a 4311745i bk3: 33225a 4316050i bk4: 33215a 4311528i bk5: 33207a 4315939i bk6: 33167a 4314217i bk7: 33201a 4315353i bk8: 33209a 4314458i bk9: 33190a 4319275i bk10: 33195a 4312121i bk11: 33197a 4315439i bk12: 33156a 4311328i bk13: 33171a 4323379i bk14: 33130a 4317748i bk15: 33151a 4317967i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.832566
Row_Buffer_Locality_read = 0.834736
Row_Buffer_Locality_write = 0.377075
Bank_Level_Parallism = 2.308674
Bank_Level_Parallism_Col = 1.872584
Bank_Level_Parallism_Ready = 1.259148
write_to_read_ratio_blp_rw_average = 0.030395
GrpLevelPara = 1.724183 

BW Util details:
bwutil = 0.448647 
total_CMD = 4825044 
util_bw = 2164740 
Wasted_Col = 1181302 
Wasted_Row = 481779 
Idle = 997223 

BW Util Bottlenecks: 
RCDc_limit = 1174262 
RCDWRc_limit = 9786 
WTRc_limit = 54690 
RTWc_limit = 63983 
CCDLc_limit = 404893 
rwq = 0 
CCDLc_limit_alone = 396997 
WTRc_limit_alone = 52017 
RTWc_limit_alone = 58760 

Commands details: 
total_CMD = 4825044 
n_nop = 4108855 
Read = 531065 
Write = 0 
L2_Alloc = 0 
L2_WB = 10120 
n_act = 89346 
n_pre = 89330 
n_ref = 0 
n_req = 533595 
total_req = 541185 

Dual Bus Interface Util: 
issued_total_row = 178676 
issued_total_col = 541185 
Row_Bus_Util =  0.037031 
CoL_Bus_Util = 0.112162 
Either_Row_CoL_Bus_Util = 0.148432 
Issued_on_Two_Bus_Simul_Util = 0.000761 
issued_two_Eff = 0.005127 
queue_avg = 4.204051 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.20405
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4825044 n_nop=4108581 n_act=89554 n_pre=89538 n_ref_event=0 n_req=533547 n_rd=531019 n_rd_L2_A=0 n_write=0 n_wr_bk=10112 bw_util=0.4486
n_activity=4258526 dram_eff=0.5083
bk0: 33204a 4311357i bk1: 33204a 4314636i bk2: 33183a 4315351i bk3: 33194a 4313785i bk4: 33192a 4315232i bk5: 33199a 4314577i bk6: 33214a 4314731i bk7: 33230a 4314085i bk8: 33185a 4311397i bk9: 33216a 4314301i bk10: 33166a 4314083i bk11: 33204a 4312690i bk12: 33175a 4317711i bk13: 33180a 4323811i bk14: 33117a 4309566i bk15: 33156a 4317078i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.832161
Row_Buffer_Locality_read = 0.834305
Row_Buffer_Locality_write = 0.381725
Bank_Level_Parallism = 2.307582
Bank_Level_Parallism_Col = 1.871996
Bank_Level_Parallism_Ready = 1.261730
write_to_read_ratio_blp_rw_average = 0.030671
GrpLevelPara = 1.724706 

BW Util details:
bwutil = 0.448602 
total_CMD = 4825044 
util_bw = 2164524 
Wasted_Col = 1184789 
Wasted_Row = 483988 
Idle = 991743 

BW Util Bottlenecks: 
RCDc_limit = 1177269 
RCDWRc_limit = 9589 
WTRc_limit = 52288 
RTWc_limit = 63761 
CCDLc_limit = 404836 
rwq = 0 
CCDLc_limit_alone = 397802 
WTRc_limit_alone = 50041 
RTWc_limit_alone = 58974 

Commands details: 
total_CMD = 4825044 
n_nop = 4108581 
Read = 531019 
Write = 0 
L2_Alloc = 0 
L2_WB = 10112 
n_act = 89554 
n_pre = 89538 
n_ref = 0 
n_req = 533547 
total_req = 541131 

Dual Bus Interface Util: 
issued_total_row = 179092 
issued_total_col = 541131 
Row_Bus_Util =  0.037117 
CoL_Bus_Util = 0.112150 
Either_Row_CoL_Bus_Util = 0.148488 
Issued_on_Two_Bus_Simul_Util = 0.000779 
issued_two_Eff = 0.005248 
queue_avg = 4.204122 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=4.20412
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4825044 n_nop=4108288 n_act=89703 n_pre=89687 n_ref_event=0 n_req=533545 n_rd=531017 n_rd_L2_A=0 n_write=0 n_wr_bk=10112 bw_util=0.4486
n_activity=4252350 dram_eff=0.509
bk0: 33211a 4314655i bk1: 33222a 4314208i bk2: 33188a 4310244i bk3: 33207a 4313207i bk4: 33195a 4309379i bk5: 33201a 4310070i bk6: 33222a 4316330i bk7: 33187a 4320210i bk8: 33206a 4310191i bk9: 33196a 4314202i bk10: 33188a 4307376i bk11: 33206a 4310118i bk12: 33161a 4314899i bk13: 33141a 4315014i bk14: 33156a 4314369i bk15: 33130a 4313875i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831881
Row_Buffer_Locality_read = 0.834015
Row_Buffer_Locality_write = 0.383703
Bank_Level_Parallism = 2.316297
Bank_Level_Parallism_Col = 1.879017
Bank_Level_Parallism_Ready = 1.263514
write_to_read_ratio_blp_rw_average = 0.031136
GrpLevelPara = 1.728123 

BW Util details:
bwutil = 0.448600 
total_CMD = 4825044 
util_bw = 2164516 
Wasted_Col = 1180609 
Wasted_Row = 483959 
Idle = 995960 

BW Util Bottlenecks: 
RCDc_limit = 1173110 
RCDWRc_limit = 9476 
WTRc_limit = 54477 
RTWc_limit = 64003 
CCDLc_limit = 405122 
rwq = 0 
CCDLc_limit_alone = 397413 
WTRc_limit_alone = 51869 
RTWc_limit_alone = 58902 

Commands details: 
total_CMD = 4825044 
n_nop = 4108288 
Read = 531017 
Write = 0 
L2_Alloc = 0 
L2_WB = 10112 
n_act = 89703 
n_pre = 89687 
n_ref = 0 
n_req = 533545 
total_req = 541129 

Dual Bus Interface Util: 
issued_total_row = 179390 
issued_total_col = 541129 
Row_Bus_Util =  0.037179 
CoL_Bus_Util = 0.112150 
Either_Row_CoL_Bus_Util = 0.148549 
Issued_on_Two_Bus_Simul_Util = 0.000780 
issued_two_Eff = 0.005250 
queue_avg = 4.244320 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=4.24432
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4825044 n_nop=4108098 n_act=89834 n_pre=89818 n_ref_event=0 n_req=533564 n_rd=531036 n_rd_L2_A=0 n_write=0 n_wr_bk=10112 bw_util=0.4486
n_activity=4252866 dram_eff=0.509
bk0: 33180a 4311637i bk1: 33190a 4317095i bk2: 33188a 4310665i bk3: 33190a 4317583i bk4: 33217a 4304781i bk5: 33224a 4313177i bk6: 33209a 4314130i bk7: 33218a 4316230i bk8: 33199a 4310179i bk9: 33223a 4313747i bk10: 33180a 4307897i bk11: 33182a 4310340i bk12: 33155a 4317227i bk13: 33192a 4315971i bk14: 33137a 4309760i bk15: 33152a 4311326i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831642
Row_Buffer_Locality_read = 0.833821
Row_Buffer_Locality_write = 0.373813
Bank_Level_Parallism = 2.317320
Bank_Level_Parallism_Col = 1.879803
Bank_Level_Parallism_Ready = 1.264140
write_to_read_ratio_blp_rw_average = 0.030959
GrpLevelPara = 1.727135 

BW Util details:
bwutil = 0.448616 
total_CMD = 4825044 
util_bw = 2164592 
Wasted_Col = 1182208 
Wasted_Row = 484090 
Idle = 994154 

BW Util Bottlenecks: 
RCDc_limit = 1176239 
RCDWRc_limit = 9662 
WTRc_limit = 54504 
RTWc_limit = 64486 
CCDLc_limit = 405612 
rwq = 0 
CCDLc_limit_alone = 397585 
WTRc_limit_alone = 51918 
RTWc_limit_alone = 59045 

Commands details: 
total_CMD = 4825044 
n_nop = 4108098 
Read = 531036 
Write = 0 
L2_Alloc = 0 
L2_WB = 10112 
n_act = 89834 
n_pre = 89818 
n_ref = 0 
n_req = 533564 
total_req = 541148 

Dual Bus Interface Util: 
issued_total_row = 179652 
issued_total_col = 541148 
Row_Bus_Util =  0.037233 
CoL_Bus_Util = 0.112154 
Either_Row_CoL_Bus_Util = 0.148588 
Issued_on_Two_Bus_Simul_Util = 0.000799 
issued_two_Eff = 0.005376 
queue_avg = 4.227739 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=4.22774
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4825044 n_nop=4108045 n_act=89805 n_pre=89789 n_ref_event=0 n_req=533613 n_rd=531085 n_rd_L2_A=0 n_write=0 n_wr_bk=10112 bw_util=0.4487
n_activity=4251924 dram_eff=0.5091
bk0: 33231a 4307139i bk1: 33226a 4312131i bk2: 33168a 4309706i bk3: 33207a 4309697i bk4: 33195a 4306929i bk5: 33192a 4314184i bk6: 33196a 4313856i bk7: 33209a 4318716i bk8: 33205a 4308698i bk9: 33220a 4313706i bk10: 33198a 4314446i bk11: 33196a 4315342i bk12: 33137a 4313761i bk13: 33166a 4316346i bk14: 33175a 4314833i bk15: 33164a 4315209i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831711
Row_Buffer_Locality_read = 0.833882
Row_Buffer_Locality_write = 0.375791
Bank_Level_Parallism = 2.316213
Bank_Level_Parallism_Col = 1.878451
Bank_Level_Parallism_Ready = 1.265547
write_to_read_ratio_blp_rw_average = 0.030309
GrpLevelPara = 1.724401 

BW Util details:
bwutil = 0.448657 
total_CMD = 4825044 
util_bw = 2164788 
Wasted_Col = 1182908 
Wasted_Row = 483116 
Idle = 994232 

BW Util Bottlenecks: 
RCDc_limit = 1177033 
RCDWRc_limit = 9917 
WTRc_limit = 56296 
RTWc_limit = 62208 
CCDLc_limit = 405307 
rwq = 0 
CCDLc_limit_alone = 397744 
WTRc_limit_alone = 53710 
RTWc_limit_alone = 57231 

Commands details: 
total_CMD = 4825044 
n_nop = 4108045 
Read = 531085 
Write = 0 
L2_Alloc = 0 
L2_WB = 10112 
n_act = 89805 
n_pre = 89789 
n_ref = 0 
n_req = 533613 
total_req = 541197 

Dual Bus Interface Util: 
issued_total_row = 179594 
issued_total_col = 541197 
Row_Bus_Util =  0.037221 
CoL_Bus_Util = 0.112164 
Either_Row_CoL_Bus_Util = 0.148599 
Issued_on_Two_Bus_Simul_Util = 0.000786 
issued_two_Eff = 0.005289 
queue_avg = 4.245162 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=4.24516
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4825044 n_nop=4108285 n_act=89708 n_pre=89692 n_ref_event=0 n_req=533604 n_rd=531078 n_rd_L2_A=0 n_write=0 n_wr_bk=10104 bw_util=0.4486
n_activity=4250218 dram_eff=0.5093
bk0: 33251a 4306577i bk1: 33235a 4311685i bk2: 33200a 4310170i bk3: 33194a 4312174i bk4: 33176a 4307789i bk5: 33207a 4309275i bk6: 33192a 4318043i bk7: 33199a 4319347i bk8: 33224a 4310138i bk9: 33207a 4313127i bk10: 33201a 4311913i bk11: 33198a 4315662i bk12: 33145a 4315230i bk13: 33153a 4312021i bk14: 33152a 4311421i bk15: 33144a 4318262i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831890
Row_Buffer_Locality_read = 0.834045
Row_Buffer_Locality_write = 0.378860
Bank_Level_Parallism = 2.319690
Bank_Level_Parallism_Col = 1.880488
Bank_Level_Parallism_Ready = 1.265856
write_to_read_ratio_blp_rw_average = 0.030303
GrpLevelPara = 1.726845 

BW Util details:
bwutil = 0.448644 
total_CMD = 4825044 
util_bw = 2164728 
Wasted_Col = 1179904 
Wasted_Row = 482310 
Idle = 998102 

BW Util Bottlenecks: 
RCDc_limit = 1170573 
RCDWRc_limit = 10134 
WTRc_limit = 53960 
RTWc_limit = 63606 
CCDLc_limit = 405688 
rwq = 0 
CCDLc_limit_alone = 397965 
WTRc_limit_alone = 51579 
RTWc_limit_alone = 58264 

Commands details: 
total_CMD = 4825044 
n_nop = 4108285 
Read = 531078 
Write = 0 
L2_Alloc = 0 
L2_WB = 10104 
n_act = 89708 
n_pre = 89692 
n_ref = 0 
n_req = 533604 
total_req = 541182 

Dual Bus Interface Util: 
issued_total_row = 179400 
issued_total_col = 541182 
Row_Bus_Util =  0.037181 
CoL_Bus_Util = 0.112161 
Either_Row_CoL_Bus_Util = 0.148550 
Issued_on_Two_Bus_Simul_Util = 0.000792 
issued_two_Eff = 0.005334 
queue_avg = 4.235790 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=4.23579
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4825044 n_nop=4107773 n_act=89889 n_pre=89873 n_ref_event=0 n_req=533670 n_rd=531143 n_rd_L2_A=0 n_write=0 n_wr_bk=10108 bw_util=0.4487
n_activity=4254171 dram_eff=0.5089
bk0: 33219a 4306377i bk1: 33210a 4310396i bk2: 33213a 4311117i bk3: 33210a 4311885i bk4: 33219a 4305470i bk5: 33210a 4308644i bk6: 33200a 4316352i bk7: 33209a 4317200i bk8: 33207a 4312086i bk9: 33196a 4313621i bk10: 33193a 4315234i bk11: 33205a 4315586i bk12: 33174a 4309340i bk13: 33155a 4312715i bk14: 33149a 4313972i bk15: 33174a 4319796i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831572
Row_Buffer_Locality_read = 0.833666
Row_Buffer_Locality_write = 0.391373
Bank_Level_Parallism = 2.315731
Bank_Level_Parallism_Col = 1.879458
Bank_Level_Parallism_Ready = 1.262907
write_to_read_ratio_blp_rw_average = 0.030253
GrpLevelPara = 1.726573 

BW Util details:
bwutil = 0.448701 
total_CMD = 4825044 
util_bw = 2165004 
Wasted_Col = 1182489 
Wasted_Row = 485830 
Idle = 991721 

BW Util Bottlenecks: 
RCDc_limit = 1175528 
RCDWRc_limit = 9552 
WTRc_limit = 54036 
RTWc_limit = 63642 
CCDLc_limit = 406383 
rwq = 0 
CCDLc_limit_alone = 398815 
WTRc_limit_alone = 51541 
RTWc_limit_alone = 58569 

Commands details: 
total_CMD = 4825044 
n_nop = 4107773 
Read = 531143 
Write = 0 
L2_Alloc = 0 
L2_WB = 10108 
n_act = 89889 
n_pre = 89873 
n_ref = 0 
n_req = 533670 
total_req = 541251 

Dual Bus Interface Util: 
issued_total_row = 179762 
issued_total_col = 541251 
Row_Bus_Util =  0.037256 
CoL_Bus_Util = 0.112175 
Either_Row_CoL_Bus_Util = 0.148656 
Issued_on_Two_Bus_Simul_Util = 0.000776 
issued_two_Eff = 0.005217 
queue_avg = 4.238811 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=4.23881

========= L2 cache stats =========
L2_cache_bank[0]: Access = 361965, Miss = 270735, Miss_rate = 0.748, Pending_hits = 47052, Reservation_fails = 0
L2_cache_bank[1]: Access = 361738, Miss = 270665, Miss_rate = 0.748, Pending_hits = 46932, Reservation_fails = 0
L2_cache_bank[2]: Access = 362115, Miss = 270755, Miss_rate = 0.748, Pending_hits = 47090, Reservation_fails = 0
L2_cache_bank[3]: Access = 361948, Miss = 270644, Miss_rate = 0.748, Pending_hits = 47119, Reservation_fails = 0
L2_cache_bank[4]: Access = 361756, Miss = 270684, Miss_rate = 0.748, Pending_hits = 46564, Reservation_fails = 0
L2_cache_bank[5]: Access = 362095, Miss = 270714, Miss_rate = 0.748, Pending_hits = 46918, Reservation_fails = 0
L2_cache_bank[6]: Access = 362025, Miss = 270669, Miss_rate = 0.748, Pending_hits = 46635, Reservation_fails = 0
L2_cache_bank[7]: Access = 361758, Miss = 270706, Miss_rate = 0.748, Pending_hits = 46219, Reservation_fails = 0
L2_cache_bank[8]: Access = 361973, Miss = 270721, Miss_rate = 0.748, Pending_hits = 46385, Reservation_fails = 0
L2_cache_bank[9]: Access = 361967, Miss = 270738, Miss_rate = 0.748, Pending_hits = 46345, Reservation_fails = 0
L2_cache_bank[10]: Access = 361721, Miss = 270733, Miss_rate = 0.748, Pending_hits = 46238, Reservation_fails = 0
L2_cache_bank[11]: Access = 362093, Miss = 270748, Miss_rate = 0.748, Pending_hits = 46551, Reservation_fails = 0
L2_cache_bank[12]: Access = 361932, Miss = 270644, Miss_rate = 0.748, Pending_hits = 46336, Reservation_fails = 0
L2_cache_bank[13]: Access = 361854, Miss = 270791, Miss_rate = 0.748, Pending_hits = 46154, Reservation_fails = 0
L2_cache_bank[14]: Access = 362122, Miss = 270735, Miss_rate = 0.748, Pending_hits = 46559, Reservation_fails = 0
L2_cache_bank[15]: Access = 362045, Miss = 270698, Miss_rate = 0.748, Pending_hits = 46721, Reservation_fails = 0
L2_cache_bank[16]: Access = 361780, Miss = 270673, Miss_rate = 0.748, Pending_hits = 46685, Reservation_fails = 0
L2_cache_bank[17]: Access = 362083, Miss = 270779, Miss_rate = 0.748, Pending_hits = 46871, Reservation_fails = 0
L2_cache_bank[18]: Access = 361944, Miss = 270713, Miss_rate = 0.748, Pending_hits = 46902, Reservation_fails = 0
L2_cache_bank[19]: Access = 361770, Miss = 270788, Miss_rate = 0.749, Pending_hits = 47020, Reservation_fails = 0
L2_cache_bank[20]: Access = 362160, Miss = 270749, Miss_rate = 0.748, Pending_hits = 47107, Reservation_fails = 0
L2_cache_bank[21]: Access = 362136, Miss = 270745, Miss_rate = 0.748, Pending_hits = 47097, Reservation_fails = 0
L2_cache_bank[22]: Access = 361885, Miss = 270782, Miss_rate = 0.748, Pending_hits = 47033, Reservation_fails = 0
L2_cache_bank[23]: Access = 362140, Miss = 270777, Miss_rate = 0.748, Pending_hits = 47242, Reservation_fails = 0
L2_total_cache_accesses = 8687005
L2_total_cache_misses = 6497386
L2_total_cache_miss_rate = 0.7479
L2_total_cache_pending_hits = 1121775
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1032586
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1121775
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1597679
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4774707
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1121775
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 35258
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 31250
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 93750
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8526747
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 160258
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.024
L2_cache_fill_port_util = 0.141

icnt_total_pkts_mem_to_simt=8687005
icnt_total_pkts_simt_to_mem=8687005
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 8687005
Req_Network_cycles = 1881500
Req_Network_injected_packets_per_cycle =       4.6171 
Req_Network_conflicts_per_cycle =       0.7809
Req_Network_conflicts_per_cycle_util =       0.7934
Req_Bank_Level_Parallism =       4.6908
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.2853
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1924

Reply_Network_injected_packets_num = 8687005
Reply_Network_cycles = 1881500
Reply_Network_injected_packets_per_cycle =        4.6171
Reply_Network_conflicts_per_cycle =        2.4352
Reply_Network_conflicts_per_cycle_util =       2.4714
Reply_Bank_Level_Parallism =       4.6857
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2419
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1539
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 7 hrs, 40 min, 5 sec (27605 sec)
gpgpu_simulation_rate = 86109 (inst/sec)
gpgpu_simulation_rate = 68 (cycle/sec)
gpgpu_silicon_slowdown = 20073529x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6966b60c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6966b600..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6966b5f8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6966b5f0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6966b608..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6966b5ec..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6966b6a0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6966b6a8..

GPGPU-Sim PTX: cudaLaunch for 0x0x56392a1adb8f (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (3206,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 28 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 29 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
Simulation cycle for kernel 2 is = 10000
Simulation cycle for kernel 2 is = 15000
Simulation cycle for kernel 2 is = 20000
Simulation cycle for kernel 2 is = 25000
Simulation cycle for kernel 2 is = 30000
Simulation cycle for kernel 2 is = 35000
Simulation cycle for kernel 2 is = 40000
Simulation cycle for kernel 2 is = 45000
Simulation cycle for kernel 2 is = 50000
Simulation cycle for kernel 2 is = 55000
Simulation cycle for kernel 2 is = 60000
Simulation cycle for kernel 2 is = 65000
Simulation cycle for kernel 2 is = 70000
Simulation cycle for kernel 2 is = 75000
Simulation cycle for kernel 2 is = 80000
Simulation cycle for kernel 2 is = 85000
Simulation cycle for kernel 2 is = 90000
Simulation cycle for kernel 2 is = 95000
Simulation cycle for kernel 2 is = 100000
Simulation cycle for kernel 2 is = 105000
Simulation cycle for kernel 2 is = 110000
Simulation cycle for kernel 2 is = 115000
Simulation cycle for kernel 2 is = 120000
Simulation cycle for kernel 2 is = 125000
Simulation cycle for kernel 2 is = 130000
Simulation cycle for kernel 2 is = 135000
Simulation cycle for kernel 2 is = 140000
Simulation cycle for kernel 2 is = 145000
Simulation cycle for kernel 2 is = 150000
Simulation cycle for kernel 2 is = 155000
Simulation cycle for kernel 2 is = 160000
Simulation cycle for kernel 2 is = 165000
Simulation cycle for kernel 2 is = 170000
Simulation cycle for kernel 2 is = 175000
Simulation cycle for kernel 2 is = 180000
Simulation cycle for kernel 2 is = 185000
Simulation cycle for kernel 2 is = 190000
Simulation cycle for kernel 2 is = 195000
Simulation cycle for kernel 2 is = 200000
Simulation cycle for kernel 2 is = 205000
Simulation cycle for kernel 2 is = 210000
Simulation cycle for kernel 2 is = 215000
Simulation cycle for kernel 2 is = 220000
Simulation cycle for kernel 2 is = 225000
Simulation cycle for kernel 2 is = 230000
Simulation cycle for kernel 2 is = 235000
Simulation cycle for kernel 2 is = 240000
Simulation cycle for kernel 2 is = 245000
Simulation cycle for kernel 2 is = 250000
Simulation cycle for kernel 2 is = 255000
Simulation cycle for kernel 2 is = 260000
Simulation cycle for kernel 2 is = 265000
Simulation cycle for kernel 2 is = 270000
Simulation cycle for kernel 2 is = 275000
Simulation cycle for kernel 2 is = 280000
Simulation cycle for kernel 2 is = 285000
Simulation cycle for kernel 2 is = 290000
Simulation cycle for kernel 2 is = 295000
Simulation cycle for kernel 2 is = 300000
Simulation cycle for kernel 2 is = 305000
Simulation cycle for kernel 2 is = 310000
Simulation cycle for kernel 2 is = 315000
Simulation cycle for kernel 2 is = 320000
Simulation cycle for kernel 2 is = 325000
Simulation cycle for kernel 2 is = 330000
Simulation cycle for kernel 2 is = 335000
Simulation cycle for kernel 2 is = 340000
Simulation cycle for kernel 2 is = 345000
Simulation cycle for kernel 2 is = 350000
Simulation cycle for kernel 2 is = 355000
Simulation cycle for kernel 2 is = 360000
Simulation cycle for kernel 2 is = 365000
Simulation cycle for kernel 2 is = 370000
Simulation cycle for kernel 2 is = 375000
Simulation cycle for kernel 2 is = 380000
Simulation cycle for kernel 2 is = 385000
Simulation cycle for kernel 2 is = 390000
Simulation cycle for kernel 2 is = 395000
Simulation cycle for kernel 2 is = 400000
Simulation cycle for kernel 2 is = 405000
Simulation cycle for kernel 2 is = 410000
Simulation cycle for kernel 2 is = 415000
Simulation cycle for kernel 2 is = 420000
Simulation cycle for kernel 2 is = 425000
Simulation cycle for kernel 2 is = 430000
Simulation cycle for kernel 2 is = 435000
Simulation cycle for kernel 2 is = 440000
Simulation cycle for kernel 2 is = 445000
Simulation cycle for kernel 2 is = 450000
Simulation cycle for kernel 2 is = 455000
Simulation cycle for kernel 2 is = 460000
Simulation cycle for kernel 2 is = 465000
Simulation cycle for kernel 2 is = 470000
Simulation cycle for kernel 2 is = 475000
Simulation cycle for kernel 2 is = 480000
Simulation cycle for kernel 2 is = 485000
Simulation cycle for kernel 2 is = 490000
Simulation cycle for kernel 2 is = 495000
Simulation cycle for kernel 2 is = 500000
Simulation cycle for kernel 2 is = 505000
Simulation cycle for kernel 2 is = 510000
Simulation cycle for kernel 2 is = 515000
Simulation cycle for kernel 2 is = 520000
Simulation cycle for kernel 2 is = 525000
Simulation cycle for kernel 2 is = 530000
Simulation cycle for kernel 2 is = 535000
Simulation cycle for kernel 2 is = 540000
Simulation cycle for kernel 2 is = 545000
Simulation cycle for kernel 2 is = 550000
Simulation cycle for kernel 2 is = 555000
Simulation cycle for kernel 2 is = 560000
Simulation cycle for kernel 2 is = 565000
Simulation cycle for kernel 2 is = 570000
Simulation cycle for kernel 2 is = 575000
Simulation cycle for kernel 2 is = 580000
Simulation cycle for kernel 2 is = 585000
Simulation cycle for kernel 2 is = 590000
Simulation cycle for kernel 2 is = 595000
Simulation cycle for kernel 2 is = 600000
Simulation cycle for kernel 2 is = 605000
Simulation cycle for kernel 2 is = 610000
Simulation cycle for kernel 2 is = 615000
Simulation cycle for kernel 2 is = 620000
Simulation cycle for kernel 2 is = 625000
Simulation cycle for kernel 2 is = 630000
Simulation cycle for kernel 2 is = 635000
Simulation cycle for kernel 2 is = 640000
Simulation cycle for kernel 2 is = 645000
Simulation cycle for kernel 2 is = 650000
Simulation cycle for kernel 2 is = 655000
Simulation cycle for kernel 2 is = 660000
Simulation cycle for kernel 2 is = 665000
Simulation cycle for kernel 2 is = 670000
Simulation cycle for kernel 2 is = 675000
Simulation cycle for kernel 2 is = 680000
Simulation cycle for kernel 2 is = 685000
Simulation cycle for kernel 2 is = 690000
Simulation cycle for kernel 2 is = 695000
Simulation cycle for kernel 2 is = 700000
Simulation cycle for kernel 2 is = 705000
Simulation cycle for kernel 2 is = 710000
Simulation cycle for kernel 2 is = 715000
Simulation cycle for kernel 2 is = 720000
Simulation cycle for kernel 2 is = 725000
Simulation cycle for kernel 2 is = 730000
Simulation cycle for kernel 2 is = 735000
Simulation cycle for kernel 2 is = 740000
Simulation cycle for kernel 2 is = 745000
Simulation cycle for kernel 2 is = 750000
Simulation cycle for kernel 2 is = 755000
Simulation cycle for kernel 2 is = 760000
Simulation cycle for kernel 2 is = 765000
Simulation cycle for kernel 2 is = 770000
Simulation cycle for kernel 2 is = 775000
Simulation cycle for kernel 2 is = 780000
Simulation cycle for kernel 2 is = 785000
Simulation cycle for kernel 2 is = 790000
Simulation cycle for kernel 2 is = 795000
Simulation cycle for kernel 2 is = 800000
Simulation cycle for kernel 2 is = 805000
Simulation cycle for kernel 2 is = 810000
Simulation cycle for kernel 2 is = 815000
Simulation cycle for kernel 2 is = 820000
Simulation cycle for kernel 2 is = 825000
Simulation cycle for kernel 2 is = 830000
Simulation cycle for kernel 2 is = 835000
Simulation cycle for kernel 2 is = 840000
Simulation cycle for kernel 2 is = 845000
Simulation cycle for kernel 2 is = 850000
Simulation cycle for kernel 2 is = 855000
Simulation cycle for kernel 2 is = 860000
Simulation cycle for kernel 2 is = 865000
Simulation cycle for kernel 2 is = 870000
Simulation cycle for kernel 2 is = 875000
Simulation cycle for kernel 2 is = 880000
Simulation cycle for kernel 2 is = 885000
Simulation cycle for kernel 2 is = 890000
Simulation cycle for kernel 2 is = 895000
Simulation cycle for kernel 2 is = 900000
Simulation cycle for kernel 2 is = 905000
Simulation cycle for kernel 2 is = 910000
Simulation cycle for kernel 2 is = 915000
Simulation cycle for kernel 2 is = 920000
Simulation cycle for kernel 2 is = 925000
Simulation cycle for kernel 2 is = 930000
Simulation cycle for kernel 2 is = 935000
Simulation cycle for kernel 2 is = 940000
Destroy streams for kernel 3: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 3 
gpu_sim_cycle = 944199
gpu_sim_insn = 1188529317
gpu_ipc =    1258.7699
gpu_tot_sim_cycle = 2825699
gpu_tot_sim_insn = 3565587951
gpu_tot_ipc =    1261.8428
gpu_tot_issued_cta = 9618
gpu_occupancy = 98.9666% 
gpu_tot_occupancy = 99.0347% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.6195
partiton_level_parallism_total  =       4.6179
partiton_level_parallism_util =       4.6957
partiton_level_parallism_util_total  =       4.6924
L2_BW  =     201.7790 GB/Sec
L2_BW_total  =     201.7086 GB/Sec
gpu_total_sim_rate=86528

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 546760, Miss = 439930, Miss_rate = 0.805, Pending_hits = 104769, Reservation_fails = 33207
	L1D_cache_core[1]: Access = 549864, Miss = 437335, Miss_rate = 0.795, Pending_hits = 110338, Reservation_fails = 30982
	L1D_cache_core[2]: Access = 543156, Miss = 437399, Miss_rate = 0.805, Pending_hits = 103990, Reservation_fails = 34676
	L1D_cache_core[3]: Access = 536352, Miss = 419143, Miss_rate = 0.781, Pending_hits = 110366, Reservation_fails = 27120
	L1D_cache_core[4]: Access = 549991, Miss = 442191, Miss_rate = 0.804, Pending_hits = 106157, Reservation_fails = 26670
	L1D_cache_core[5]: Access = 539756, Miss = 429906, Miss_rate = 0.796, Pending_hits = 107597, Reservation_fails = 29753
	L1D_cache_core[6]: Access = 541461, Miss = 432378, Miss_rate = 0.799, Pending_hits = 107202, Reservation_fails = 30225
	L1D_cache_core[7]: Access = 546577, Miss = 432513, Miss_rate = 0.791, Pending_hits = 108735, Reservation_fails = 26086
	L1D_cache_core[8]: Access = 544865, Miss = 432956, Miss_rate = 0.795, Pending_hits = 106957, Reservation_fails = 29799
	L1D_cache_core[9]: Access = 546567, Miss = 438316, Miss_rate = 0.802, Pending_hits = 105930, Reservation_fails = 28263
	L1D_cache_core[10]: Access = 546592, Miss = 436885, Miss_rate = 0.799, Pending_hits = 107812, Reservation_fails = 29588
	L1D_cache_core[11]: Access = 550003, Miss = 441463, Miss_rate = 0.803, Pending_hits = 106604, Reservation_fails = 28717
	L1D_cache_core[12]: Access = 546513, Miss = 429534, Miss_rate = 0.786, Pending_hits = 114063, Reservation_fails = 27662
	L1D_cache_core[13]: Access = 534682, Miss = 421431, Miss_rate = 0.788, Pending_hits = 109623, Reservation_fails = 28266
	L1D_cache_core[14]: Access = 543212, Miss = 434136, Miss_rate = 0.799, Pending_hits = 106818, Reservation_fails = 31825
	L1D_cache_core[15]: Access = 539787, Miss = 429219, Miss_rate = 0.795, Pending_hits = 107618, Reservation_fails = 33983
	L1D_cache_core[16]: Access = 548347, Miss = 434666, Miss_rate = 0.793, Pending_hits = 110232, Reservation_fails = 29130
	L1D_cache_core[17]: Access = 538068, Miss = 430362, Miss_rate = 0.800, Pending_hits = 105990, Reservation_fails = 28961
	L1D_cache_core[18]: Access = 539777, Miss = 429193, Miss_rate = 0.795, Pending_hits = 106895, Reservation_fails = 28409
	L1D_cache_core[19]: Access = 538460, Miss = 428116, Miss_rate = 0.795, Pending_hits = 107737, Reservation_fails = 30281
	L1D_cache_core[20]: Access = 543136, Miss = 432269, Miss_rate = 0.796, Pending_hits = 108837, Reservation_fails = 32799
	L1D_cache_core[21]: Access = 543163, Miss = 434852, Miss_rate = 0.801, Pending_hits = 105919, Reservation_fails = 28244
	L1D_cache_core[22]: Access = 541489, Miss = 428774, Miss_rate = 0.792, Pending_hits = 110321, Reservation_fails = 28245
	L1D_cache_core[23]: Access = 546905, Miss = 436105, Miss_rate = 0.797, Pending_hits = 108479, Reservation_fails = 30523
	L1D_cache_core[24]: Access = 548057, Miss = 441355, Miss_rate = 0.805, Pending_hits = 104832, Reservation_fails = 25539
	L1D_cache_core[25]: Access = 544872, Miss = 430034, Miss_rate = 0.789, Pending_hits = 111495, Reservation_fails = 30540
	L1D_cache_core[26]: Access = 544889, Miss = 434426, Miss_rate = 0.797, Pending_hits = 107747, Reservation_fails = 27150
	L1D_cache_core[27]: Access = 550011, Miss = 433466, Miss_rate = 0.788, Pending_hits = 112585, Reservation_fails = 29487
	L1D_cache_core[28]: Access = 545011, Miss = 437066, Miss_rate = 0.802, Pending_hits = 105926, Reservation_fails = 34390
	L1D_cache_core[29]: Access = 543197, Miss = 434868, Miss_rate = 0.801, Pending_hits = 105966, Reservation_fails = 27302
	L1D_total_cache_accesses = 16321520
	L1D_total_cache_misses = 13000287
	L1D_total_cache_miss_rate = 0.7965
	L1D_total_cache_pending_hits = 3237540
	L1D_total_cache_reservation_fails = 887822
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.153
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 35264
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3237540
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3551343
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 873314
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9256986
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3237540
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 48429
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 54752
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 14508
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 137206
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16081133
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 240387

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 873314
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 14508
ctas_completed 9618, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
117852, 138510, 138510, 138510, 138510, 138510, 138510, 118260, 118260, 138510, 138510, 137852, 137852, 137852, 137852, 117852, 116800, 136800, 136800, 136800, 136800, 136800, 136800, 116800, 118260, 138510, 138510, 138510, 138510, 138510, 138510, 118260, 
gpgpu_n_tot_thrd_icount = 4056156672
gpgpu_n_tot_w_icount = 126754896
gpgpu_n_stall_shd_mem = 2761058
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 12808329
gpgpu_n_mem_write_global = 240387
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 101016855
gpgpu_n_store_insn = 1500000
gpgpu_n_shmem_insn = 592294080
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 17235456
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 605
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2760453
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:10521911	W0_Idle:171882	W0_Scoreboard:198104539	W1:249990	W2:251136	W3:249951	W4:249951	W5:249951	W6:251925	W7:249951	W8:249951	W9:249951	W10:249951	W11:249951	W12:249951	W13:249951	W14:559605	W15:499941	W16:499941	W17:499941	W18:499941	W19:499941	W20:499941	W21:499941	W22:499941	W23:499941	W24:499941	W25:499941	W26:499941	W27:499941	W28:499941	W29:499941	W30:499941	W31:499941	W32:114443733
single_issue_nums: WS0:30485862	WS1:32891586	WS2:32891586	WS3:30485862	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 102466632 {8:12808329,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9615480 {40:240387,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 512333160 {40:12808329,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1923096 {8:240387,}
maxmflatency = 653 
max_icnt2mem_latency = 252 
maxmrqlatency = 300 
max_icnt2sh_latency = 71 
averagemflatency = 346 
avg_icnt2mem_latency = 42 
avg_mrq_latency = 15 
avg_icnt2sh_latency = 3 
mrq_lat_table:3363903 	413903 	498082 	959858 	3020018 	1156253 	196230 	4227 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1764849 	11278908 	4959 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	12907141 	136458 	5117 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	10096022 	2160619 	660937 	123375 	7741 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	2810 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     12212     12235      8479      8800      8521      8561      8234      8198      8796      8404      9549      9555     10279     10278     11075     11069 
dram[1]:     12230     12227      8698      8651      8568      8592      8238      8613      8409      8621      9553      9557     10274     10296     11090     11084 
dram[2]:     12242     12239      8284      8508      8573      8573      8892      8726      8513      8496      9563      9554     10292     10290     11078     11075 
dram[3]:     12243     12249      8562      8639      8605      8581      8612      7939      8518      8418      9552      9569     10285     10280     11105     11071 
dram[4]:     12258     12274      8469      8456      8547      8537      7922      8152      8346      8335      9565      9559     10276     10296     11049     11045 
dram[5]:     12270     12266      8519      8401      8574      8538      8207      8169      8352      8434      9558      9558     10292     10288     11067     11060 
dram[6]:     12201     12198      8398      8425      8587      8572      8174      8188      8502      8323      9549      9546     10285     10303     10982     10978 
dram[7]:     12204     12202      8376      8400      8591      8604      8175      7970      8413      8421      9560      9553     10301     10298     10963     10959 
dram[8]:     12187     12185      8637      8563      8489      8532      8452      8385      8361      8484      9536      9531     10300     10290     10956     10970 
dram[9]:     12194     12191      8546      8575      8563      8532      8467      8459      8452      8438      9551      9547     10285     10294     10982     10968 
dram[10]:     12190     12219      8575      8517      8534      8568      8483      8411      8735      8696      9559      9573     10308     10306     10965     11519 
dram[11]:     12217     12226      8673      8397      8595      8592      8394      8420      8396      8412      9558      9550     10303     10312     11515     11524 
average row accesses per activate:
dram[0]:  5.836241  5.870292  5.799259  5.830731  5.796432  5.796803  5.827024  5.814651  5.808286  5.840257  5.867354  5.869973  5.821894  5.857778  5.872683  5.840434 
dram[1]:  5.896171  5.904190  5.834422  5.862465  5.860688  5.869412  5.804224  5.817960  5.761685  5.784765  5.886262  5.859653  5.842124  5.868276  5.888066  5.905970 
dram[2]:  5.927213  5.914575  5.838857  5.915977  5.872141  5.871656  5.802087  5.883716  5.788506  5.857226  5.854218  5.810663  5.876276  5.886000  5.851280  5.894371 
dram[3]:  5.902281  5.884029  5.875176  5.909756  5.880729  5.911646  5.897324  5.924443  5.831022  5.831527  5.812035  5.763425  5.852731  5.809093  5.855237  5.905796 
dram[4]:  5.908524  5.955954  5.871951  5.925461  5.909542  5.936173  5.890406  5.897491  5.881406  5.851748  5.784987  5.809938  5.838055  5.864792  5.865682  5.900955 
dram[5]:  5.888550  5.893889  5.905166  5.924852  5.864371  5.897279  5.886928  5.865143  5.884579  5.895512  5.852281  5.873254  5.838428  5.915977  5.852164  5.872111 
dram[6]:  5.852293  5.886060  5.875499  5.848428  5.872917  5.847295  5.908887  5.871630  5.819842  5.820391  5.866190  5.845633  5.866768  5.905885  5.798377  5.896913 
dram[7]:  5.902694  5.890024  5.831139  5.827919  5.798586  5.796595  5.869504  5.872388  5.842419  5.838894  5.813175  5.865682  5.828811  5.828635  5.894135  5.834636 
dram[8]:  5.874180  5.861601  5.846361  5.886706  5.819693  5.866768  5.843567  5.864020  5.816407  5.824029  5.834733  5.825783  5.869810  5.843622  5.796803  5.841503 
dram[9]:  5.848852  5.881284  5.835958  5.826719  5.833528  5.887634  5.785433  5.871100  5.792988  5.811071  5.822455  5.900047  5.845174  5.841386  5.853986  5.821532 
dram[10]:  5.846395  5.872806  5.880756  5.871759  5.815370  5.828016  5.876571  5.873269  5.808259  5.841872  5.846881  5.868581  5.832925  5.826406  5.824645  5.877393 
dram[11]:  5.829209  5.878017  5.848166  5.843371  5.846118  5.837784  5.814264  5.832887  5.860220  5.833897  5.838680  5.868683  5.822052  5.822667  5.802249  5.899741 
average row locality = 9612481/1641678 = 5.855278
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     49933     49945     49818     49804     49789     49798     49785     49766     49810     49811     49832     49825     49807     49805     49819     49807 
dram[1]:     49953     49915     49789     49796     49822     49785     49775     49777     49806     49804     49805     49778     49829     49836     49848     49829 
dram[2]:     49915     49950     49793     49815     49820     49810     49803     49801     49819     49810     49796     49784     49821     49792     49816     49825 
dram[3]:     49946     49932     49834     49851     49805     49808     49787     49786     49796     49812     49790     49775     49796     49849     49803     49799 
dram[4]:     49940     49920     49830     49836     49802     49796     49799     49812     49799     49810     49777     49801     49836     49819     49817     49817 
dram[5]:     49948     49911     49818     49819     49830     49822     49793     49819     49826     49807     49797     49806     49810     49825     49807     49819 
dram[6]:     49914     49915     49778     49799     49809     49807     49826     49845     49799     49827     49781     49822     49831     49838     49782     49824 
dram[7]:     49921     49937     49791     49810     49796     49802     49821     49781     49812     49811     49794     49806     49814     49795     49824     49804 
dram[8]:     49896     49900     49793     49791     49821     49827     49816     49827     49816     49835     49787     49786     49809     49838     49810     49822 
dram[9]:     49943     49939     49774     49823     49800     49799     49804     49817     49823     49834     49804     49816     49786     49812     49846     49842 
dram[10]:     49957     49944     49811     49799     49778     49811     49799     49812     49833     49819     49821     49819     49792     49806     49827     49815 
dram[11]:     49927     49918     49826     49820     49832     49819     49815     49812     49818     49809     49815     49814     49821     49803     49825     49846 
total dram reads = 9566423
bank skew: 49957/49766 = 1.00
chip skew: 797320/797119 = 1.00
number of total write accesses:
dram[0]:       988       984       988       988       960       960       960       960       960       960       960       960       952       952       912       912 
dram[1]:       988       988       988       984       960       960       960       960       960       960       960       960       952       952       920       920 
dram[2]:       988       988       984       984       960       960       960       960       960       960       960       960       956       956       920       920 
dram[3]:       988       988       984       984       960       960       960       960       960       960       960       960       956       948       920       916 
dram[4]:       988       988       984       984       960       960       960       960       960       960       960       960       948       948       916       916 
dram[5]:       984       984       984       984       960       960       960       960       960       960       960       960       948       944       916       916 
dram[6]:       984       984       984       984       960       960       960       960       960       960       960       960       944       952       916       916 
dram[7]:       984       984       984       984       960       960       960       960       960       960       960       960       952       952       916       912 
dram[8]:       984       984       984       984       960       960       960       960       960       960       960       960       948       944       912       912 
dram[9]:       984       984       984       984       960       960       960       960       960       960       960       960       948       948       916       916 
dram[10]:       984       980       984       984       960       960       960       960       960       960       960       960       948       948       920       924 
dram[11]:       980       980       984       984       960       960       960       960       960       960       960       960       948       948       924       924 
total dram writes = 184232
bank skew: 988/912 = 1.08
chip skew: 15376/15332 = 1.00
average mf latency per bank:
dram[0]:        464       464       464       465       464       464       464       464       463       464       463       463       464       464       464       465
dram[1]:        464       465       465       465       463       463       464       464       464       465       463       464       463       463       464       464
dram[2]:        464       464       465       465       464       465       463       463       463       463       464       464       463       464       463       463
dram[3]:        464       464       464       464       464       463       464       464       463       464       463       464       462       463       464       464
dram[4]:        464       464       464       465       463       463       463       464       464       465       463       464       462       463       463       463
dram[5]:        463       464       465       464       463       464       463       463       463       463       463       463       463       463       463       463
dram[6]:        464       465       463       464       463       463       463       463       463       464       463       464       463       463       464       464
dram[7]:        464       464       464       465       463       464       463       463       464       464       463       463       463       463       464       464
dram[8]:        463       463       465       465       464       464       463       463       463       464       464       463       463       463       463       463
dram[9]:        463       464       464       463       464       463       464       464       464       464       462       463       463       463       463       464
dram[10]:        464       464       463       465       463       464       463       463       464       465       463       465       463       463       463       463
dram[11]:        464       463       464       464       463       463       462       463       464       463       464       463       463       464       463       464
maximum mf latency per bank:
dram[0]:        539       543       623       623       620       622       523       548       555       597       518       551       607       611       516       560
dram[1]:        539       561       635       653       616       627       585       558       553       553       541       549       575       604       565       548
dram[2]:        533       566       632       627       623       633       522       587       496       555       590       520       588       594       549       529
dram[3]:        544       538       629       623       614       622       538       526       503       619       485       523       651       562       516       558
dram[4]:        542       536       631       622       626       630       496       508       538       525       534       542       543       587       534       526
dram[5]:        548       546       625       629       633       622       524       524       493       497       525       538       559       514       537       604
dram[6]:        558       565       612       619       615       621       491       502       510       525       523       548       531       565       504       511
dram[7]:        544       542       615       634       616       626       532       521       508       491       510       537       543       580       497       491
dram[8]:        556       557       621       615       616       620       523       528       550       525       578       565       487       608       520       501
dram[9]:        556       548       616       624       613       634       499       496       565       561       542       529       524       565       514       526
dram[10]:        541       549       616       625       599       614       507       506       562       525       531       539       567       520       500       512
dram[11]:        551       550       629       629       603       621       528       543       513       520       504       519       591       592       497       525

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7246411 n_nop=6165068 n_act=137295 n_pre=137279 n_ref_event=4572360550251980812 n_req=800993 n_rd=797154 n_rd_L2_A=0 n_write=0 n_wr_bk=15356 bw_util=0.4485
n_activity=6411063 dram_eff=0.5069
bk0: 49933a 6467529i bk1: 49945a 6476189i bk2: 49818a 6466089i bk3: 49804a 6470903i bk4: 49789a 6467977i bk5: 49798a 6467843i bk6: 49785a 6466655i bk7: 49766a 6470409i bk8: 49810a 6467718i bk9: 49811a 6471328i bk10: 49832a 6470863i bk11: 49825a 6476049i bk12: 49807a 6469861i bk13: 49805a 6474506i bk14: 49819a 6474532i bk15: 49807a 6476331i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.828599
Row_Buffer_Locality_read = 0.830744
Row_Buffer_Locality_write = 0.383173
Bank_Level_Parallism = 2.315593
Bank_Level_Parallism_Col = 1.884422
Bank_Level_Parallism_Ready = 1.256926
write_to_read_ratio_blp_rw_average = 0.030316
GrpLevelPara = 1.725021 

BW Util details:
bwutil = 0.448503 
total_CMD = 7246411 
util_bw = 3250040 
Wasted_Col = 1806261 
Wasted_Row = 736336 
Idle = 1453774 

BW Util Bottlenecks: 
RCDc_limit = 1804160 
RCDWRc_limit = 14811 
WTRc_limit = 81168 
RTWc_limit = 95334 
CCDLc_limit = 612889 
rwq = 0 
CCDLc_limit_alone = 601877 
WTRc_limit_alone = 77633 
RTWc_limit_alone = 87857 

Commands details: 
total_CMD = 7246411 
n_nop = 6165068 
Read = 797154 
Write = 0 
L2_Alloc = 0 
L2_WB = 15356 
n_act = 137295 
n_pre = 137279 
n_ref = 4572360550251980812 
n_req = 800993 
total_req = 812510 

Dual Bus Interface Util: 
issued_total_row = 274574 
issued_total_col = 812510 
Row_Bus_Util =  0.037891 
CoL_Bus_Util = 0.112126 
Either_Row_CoL_Bus_Util = 0.149225 
Issued_on_Two_Bus_Simul_Util = 0.000792 
issued_two_Eff = 0.005309 
queue_avg = 4.286911 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=4.28691
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7246411 n_nop=6165860 n_act=136864 n_pre=136848 n_ref_event=0 n_req=800990 n_rd=797147 n_rd_L2_A=0 n_write=0 n_wr_bk=15372 bw_util=0.4485
n_activity=6417830 dram_eff=0.5064
bk0: 49953a 6472728i bk1: 49915a 6478195i bk2: 49789a 6471671i bk3: 49796a 6477174i bk4: 49822a 6468965i bk5: 49785a 6475721i bk6: 49775a 6463176i bk7: 49777a 6471595i bk8: 49806a 6459491i bk9: 49804a 6466341i bk10: 49805a 6469354i bk11: 49778a 6472230i bk12: 49829a 6469617i bk13: 49836a 6472733i bk14: 49848a 6473503i bk15: 49829a 6478319i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829136
Row_Buffer_Locality_read = 0.831248
Row_Buffer_Locality_write = 0.391101
Bank_Level_Parallism = 2.312979
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.256432
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.448508 
total_CMD = 7246411 
util_bw = 3250076 
Wasted_Col = 1807010 
Wasted_Row = 739872 
Idle = 1449453 

BW Util Bottlenecks: 
RCDc_limit = 1803490 
RCDWRc_limit = 14514 
WTRc_limit = 80938 
RTWc_limit = 98039 
CCDLc_limit = 612104 
rwq = 0 
CCDLc_limit_alone = 600646 
WTRc_limit_alone = 77312 
RTWc_limit_alone = 90207 

Commands details: 
total_CMD = 7246411 
n_nop = 6165860 
Read = 797147 
Write = 0 
L2_Alloc = 0 
L2_WB = 15372 
n_act = 136864 
n_pre = 136848 
n_ref = 0 
n_req = 800990 
total_req = 812519 

Dual Bus Interface Util: 
issued_total_row = 273712 
issued_total_col = 812519 
Row_Bus_Util =  0.037772 
CoL_Bus_Util = 0.112127 
Either_Row_CoL_Bus_Util = 0.149115 
Issued_on_Two_Bus_Simul_Util = 0.000784 
issued_two_Eff = 0.005257 
queue_avg = 4.295691 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.29569
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7246411 n_nop=6166490 n_act=136578 n_pre=136562 n_ref_event=0 n_req=801014 n_rd=797170 n_rd_L2_A=0 n_write=0 n_wr_bk=15376 bw_util=0.4485
n_activity=6413366 dram_eff=0.5068
bk0: 49915a 6476024i bk1: 49950a 6479085i bk2: 49793a 6468840i bk3: 49815a 6481366i bk4: 49820a 6474415i bk5: 49810a 6475775i bk6: 49803a 6465408i bk7: 49801a 6474772i bk8: 49819a 6466334i bk9: 49810a 6475617i bk10: 49796a 6470437i bk11: 49784a 6472089i bk12: 49821a 6471293i bk13: 49792a 6475993i bk14: 49816a 6470679i bk15: 49825a 6478378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829499
Row_Buffer_Locality_read = 0.831667
Row_Buffer_Locality_write = 0.379813
Bank_Level_Parallism = 2.307338
Bank_Level_Parallism_Col = 1.863270
Bank_Level_Parallism_Ready = 1.254897
write_to_read_ratio_blp_rw_average = 0.031095
GrpLevelPara = 1.721515 

BW Util details:
bwutil = 0.448523 
total_CMD = 7246411 
util_bw = 3250184 
Wasted_Col = 1810418 
Wasted_Row = 734451 
Idle = 1451358 

BW Util Bottlenecks: 
RCDc_limit = 1801996 
RCDWRc_limit = 15113 
WTRc_limit = 84771 
RTWc_limit = 98162 
CCDLc_limit = 616575 
rwq = 0 
CCDLc_limit_alone = 604357 
WTRc_limit_alone = 80745 
RTWc_limit_alone = 89970 

Commands details: 
total_CMD = 7246411 
n_nop = 6166490 
Read = 797170 
Write = 0 
L2_Alloc = 0 
L2_WB = 15376 
n_act = 136578 
n_pre = 136562 
n_ref = 0 
n_req = 801014 
total_req = 812546 

Dual Bus Interface Util: 
issued_total_row = 273140 
issued_total_col = 812546 
Row_Bus_Util =  0.037693 
CoL_Bus_Util = 0.112131 
Either_Row_CoL_Bus_Util = 0.149028 
Issued_on_Two_Bus_Simul_Util = 0.000796 
issued_two_Eff = 0.005338 
queue_avg = 4.319681 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=4.31968
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7246411 n_nop=6166405 n_act=136577 n_pre=136561 n_ref_event=0 n_req=801010 n_rd=797169 n_rd_L2_A=0 n_write=0 n_wr_bk=15364 bw_util=0.4485
n_activity=6405085 dram_eff=0.5074
bk0: 49946a 6468723i bk1: 49932a 6470878i bk2: 49834a 6469995i bk3: 49851a 6477191i bk4: 49805a 6471523i bk5: 49808a 6477134i bk6: 49787a 6472333i bk7: 49786a 6477374i bk8: 49796a 6470270i bk9: 49812a 6473737i bk10: 49790a 6468104i bk11: 49775a 6467192i bk12: 49796a 6470612i bk13: 49849a 6468670i bk14: 49803a 6471155i bk15: 49799a 6480441i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829499
Row_Buffer_Locality_read = 0.831686
Row_Buffer_Locality_write = 0.375683
Bank_Level_Parallism = 2.316226
Bank_Level_Parallism_Col = 1.871938
Bank_Level_Parallism_Ready = 1.257359
write_to_read_ratio_blp_rw_average = 0.030937
GrpLevelPara = 1.728367 

BW Util details:
bwutil = 0.448516 
total_CMD = 7246411 
util_bw = 3250132 
Wasted_Col = 1798655 
Wasted_Row = 734341 
Idle = 1463283 

BW Util Bottlenecks: 
RCDc_limit = 1794363 
RCDWRc_limit = 14493 
WTRc_limit = 83135 
RTWc_limit = 97418 
CCDLc_limit = 610738 
rwq = 0 
CCDLc_limit_alone = 599396 
WTRc_limit_alone = 79386 
RTWc_limit_alone = 89825 

Commands details: 
total_CMD = 7246411 
n_nop = 6166405 
Read = 797169 
Write = 0 
L2_Alloc = 0 
L2_WB = 15364 
n_act = 136577 
n_pre = 136561 
n_ref = 0 
n_req = 801010 
total_req = 812533 

Dual Bus Interface Util: 
issued_total_row = 273138 
issued_total_col = 812533 
Row_Bus_Util =  0.037693 
CoL_Bus_Util = 0.112129 
Either_Row_CoL_Bus_Util = 0.149040 
Issued_on_Two_Bus_Simul_Util = 0.000782 
issued_two_Eff = 0.005245 
queue_avg = 4.300603 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.3006
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7246411 n_nop=6167160 n_act=136225 n_pre=136209 n_ref_event=0 n_req=801049 n_rd=797211 n_rd_L2_A=0 n_write=0 n_wr_bk=15352 bw_util=0.4485
n_activity=6398480 dram_eff=0.508
bk0: 49940a 6469006i bk1: 49920a 6474101i bk2: 49830a 6468401i bk3: 49836a 6475754i bk4: 49802a 6474210i bk5: 49796a 6480618i bk6: 49799a 6474437i bk7: 49812a 6477650i bk8: 49799a 6472851i bk9: 49810a 6471130i bk10: 49777a 6461621i bk11: 49801a 6469102i bk12: 49836a 6466410i bk13: 49819a 6472770i bk14: 49817a 6471328i bk15: 49817a 6479708i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829947
Row_Buffer_Locality_read = 0.832097
Row_Buffer_Locality_write = 0.383273
Bank_Level_Parallism = 2.318906
Bank_Level_Parallism_Col = 1.876353
Bank_Level_Parallism_Ready = 1.262379
write_to_read_ratio_blp_rw_average = 0.030480
GrpLevelPara = 1.729637 

BW Util details:
bwutil = 0.448533 
total_CMD = 7246411 
util_bw = 3250252 
Wasted_Col = 1792763 
Wasted_Row = 732464 
Idle = 1470932 

BW Util Bottlenecks: 
RCDc_limit = 1784315 
RCDWRc_limit = 14824 
WTRc_limit = 81946 
RTWc_limit = 96231 
CCDLc_limit = 609894 
rwq = 0 
CCDLc_limit_alone = 598387 
WTRc_limit_alone = 78145 
RTWc_limit_alone = 88525 

Commands details: 
total_CMD = 7246411 
n_nop = 6167160 
Read = 797211 
Write = 0 
L2_Alloc = 0 
L2_WB = 15352 
n_act = 136225 
n_pre = 136209 
n_ref = 0 
n_req = 801049 
total_req = 812563 

Dual Bus Interface Util: 
issued_total_row = 272434 
issued_total_col = 812563 
Row_Bus_Util =  0.037596 
CoL_Bus_Util = 0.112133 
Either_Row_CoL_Bus_Util = 0.148936 
Issued_on_Two_Bus_Simul_Util = 0.000793 
issued_two_Eff = 0.005324 
queue_avg = 4.309326 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.30933
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7246411 n_nop=6166978 n_act=136202 n_pre=136186 n_ref_event=0 n_req=801092 n_rd=797257 n_rd_L2_A=0 n_write=0 n_wr_bk=15340 bw_util=0.4486
n_activity=6402810 dram_eff=0.5077
bk0: 49948a 6470814i bk1: 49911a 6473008i bk2: 49818a 6471830i bk3: 49819a 6477423i bk4: 49830a 6471538i bk5: 49822a 6477331i bk6: 49793a 6471854i bk7: 49819a 6472926i bk8: 49826a 6473475i bk9: 49807a 6481608i bk10: 49797a 6471267i bk11: 49806a 6474375i bk12: 49810a 6466181i bk13: 49825a 6480168i bk14: 49807a 6474241i bk15: 49819a 6477540i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829985
Row_Buffer_Locality_read = 0.832131
Row_Buffer_Locality_write = 0.383833
Bank_Level_Parallism = 2.312963
Bank_Level_Parallism_Col = 1.869367
Bank_Level_Parallism_Ready = 1.258102
write_to_read_ratio_blp_rw_average = 0.030402
GrpLevelPara = 1.723873 

BW Util details:
bwutil = 0.448551 
total_CMD = 7246411 
util_bw = 3250388 
Wasted_Col = 1798415 
Wasted_Row = 730365 
Idle = 1467243 

BW Util Bottlenecks: 
RCDc_limit = 1790812 
RCDWRc_limit = 14968 
WTRc_limit = 81402 
RTWc_limit = 96552 
CCDLc_limit = 611947 
rwq = 0 
CCDLc_limit_alone = 600243 
WTRc_limit_alone = 77466 
RTWc_limit_alone = 88784 

Commands details: 
total_CMD = 7246411 
n_nop = 6166978 
Read = 797257 
Write = 0 
L2_Alloc = 0 
L2_WB = 15340 
n_act = 136202 
n_pre = 136186 
n_ref = 0 
n_req = 801092 
total_req = 812597 

Dual Bus Interface Util: 
issued_total_row = 272388 
issued_total_col = 812597 
Row_Bus_Util =  0.037589 
CoL_Bus_Util = 0.112138 
Either_Row_CoL_Bus_Util = 0.148961 
Issued_on_Two_Bus_Simul_Util = 0.000766 
issued_two_Eff = 0.005143 
queue_avg = 4.270651 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.27065
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7246411 n_nop=6166251 n_act=136669 n_pre=136653 n_ref_event=0 n_req=801033 n_rd=797197 n_rd_L2_A=0 n_write=0 n_wr_bk=15344 bw_util=0.4485
n_activity=6410830 dram_eff=0.507
bk0: 49914a 6468686i bk1: 49915a 6473451i bk2: 49778a 6474001i bk3: 49799a 6472306i bk4: 49809a 6474352i bk5: 49807a 6472774i bk6: 49826a 6473026i bk7: 49845a 6472909i bk8: 49799a 6470246i bk9: 49827a 6472114i bk10: 49781a 6469745i bk11: 49822a 6468902i bk12: 49831a 6469868i bk13: 49838a 6477673i bk14: 49782a 6467999i bk15: 49824a 6480427i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829389
Row_Buffer_Locality_read = 0.831521
Row_Buffer_Locality_write = 0.386340
Bank_Level_Parallism = 2.315214
Bank_Level_Parallism_Col = 1.870978
Bank_Level_Parallism_Ready = 1.259399
write_to_read_ratio_blp_rw_average = 0.030644
GrpLevelPara = 1.725976 

BW Util details:
bwutil = 0.448521 
total_CMD = 7246411 
util_bw = 3250164 
Wasted_Col = 1802229 
Wasted_Row = 733033 
Idle = 1460985 

BW Util Bottlenecks: 
RCDc_limit = 1798048 
RCDWRc_limit = 14702 
WTRc_limit = 81776 
RTWc_limit = 96579 
CCDLc_limit = 611308 
rwq = 0 
CCDLc_limit_alone = 600533 
WTRc_limit_alone = 78190 
RTWc_limit_alone = 89390 

Commands details: 
total_CMD = 7246411 
n_nop = 6166251 
Read = 797197 
Write = 0 
L2_Alloc = 0 
L2_WB = 15344 
n_act = 136669 
n_pre = 136653 
n_ref = 0 
n_req = 801033 
total_req = 812541 

Dual Bus Interface Util: 
issued_total_row = 273322 
issued_total_col = 812541 
Row_Bus_Util =  0.037718 
CoL_Bus_Util = 0.112130 
Either_Row_CoL_Bus_Util = 0.149061 
Issued_on_Two_Bus_Simul_Util = 0.000787 
issued_two_Eff = 0.005280 
queue_avg = 4.279298 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=4.2793
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7246411 n_nop=6165620 n_act=137018 n_pre=137002 n_ref_event=0 n_req=800956 n_rd=797119 n_rd_L2_A=0 n_write=0 n_wr_bk=15348 bw_util=0.4485
n_activity=6410596 dram_eff=0.507
bk0: 49921a 6471515i bk1: 49937a 6475247i bk2: 49791a 6467705i bk3: 49810a 6471717i bk4: 49796a 6464987i bk5: 49802a 6466952i bk6: 49821a 6471770i bk7: 49781a 6479817i bk8: 49812a 6467606i bk9: 49811a 6472737i bk10: 49794a 6465728i bk11: 49806a 6471964i bk12: 49814a 6469395i bk13: 49795a 6469171i bk14: 49824a 6475408i bk15: 49804a 6473778i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.828937
Row_Buffer_Locality_read = 0.831064
Row_Buffer_Locality_write = 0.387021
Bank_Level_Parallism = 2.317961
Bank_Level_Parallism_Col = 1.872292
Bank_Level_Parallism_Ready = 1.257930
write_to_read_ratio_blp_rw_average = 0.030711
GrpLevelPara = 1.726238 

BW Util details:
bwutil = 0.448480 
total_CMD = 7246411 
util_bw = 3249868 
Wasted_Col = 1802632 
Wasted_Row = 734419 
Idle = 1459492 

BW Util Bottlenecks: 
RCDc_limit = 1797487 
RCDWRc_limit = 14542 
WTRc_limit = 82675 
RTWc_limit = 95389 
CCDLc_limit = 611781 
rwq = 0 
CCDLc_limit_alone = 600313 
WTRc_limit_alone = 78744 
RTWc_limit_alone = 87852 

Commands details: 
total_CMD = 7246411 
n_nop = 6165620 
Read = 797119 
Write = 0 
L2_Alloc = 0 
L2_WB = 15348 
n_act = 137018 
n_pre = 137002 
n_ref = 0 
n_req = 800956 
total_req = 812467 

Dual Bus Interface Util: 
issued_total_row = 274020 
issued_total_col = 812467 
Row_Bus_Util =  0.037815 
CoL_Bus_Util = 0.112120 
Either_Row_CoL_Bus_Util = 0.149148 
Issued_on_Two_Bus_Simul_Util = 0.000786 
issued_two_Eff = 0.005270 
queue_avg = 4.310140 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=4.31014
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7246411 n_nop=6165482 n_act=137054 n_pre=137038 n_ref_event=0 n_req=801007 n_rd=797174 n_rd_L2_A=0 n_write=0 n_wr_bk=15332 bw_util=0.4485
n_activity=6411539 dram_eff=0.5069
bk0: 49896a 6474354i bk1: 49900a 6478106i bk2: 49793a 6468743i bk3: 49791a 6477954i bk4: 49821a 6464600i bk5: 49827a 6474639i bk6: 49816a 6470719i bk7: 49827a 6475612i bk8: 49816a 6465341i bk9: 49835a 6473145i bk10: 49787a 6463597i bk11: 49786a 6469461i bk12: 49809a 6470748i bk13: 49838a 6472952i bk14: 49810a 6465576i bk15: 49822a 6471747i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.828903
Row_Buffer_Locality_read = 0.831064
Row_Buffer_Locality_write = 0.379337
Bank_Level_Parallism = 2.317798
Bank_Level_Parallism_Col = 1.872473
Bank_Level_Parallism_Ready = 1.257939
write_to_read_ratio_blp_rw_average = 0.031109
GrpLevelPara = 1.725768 

BW Util details:
bwutil = 0.448501 
total_CMD = 7246411 
util_bw = 3250024 
Wasted_Col = 1802171 
Wasted_Row = 736079 
Idle = 1458137 

BW Util Bottlenecks: 
RCDc_limit = 1800323 
RCDWRc_limit = 14838 
WTRc_limit = 81754 
RTWc_limit = 97680 
CCDLc_limit = 613861 
rwq = 0 
CCDLc_limit_alone = 601830 
WTRc_limit_alone = 77829 
RTWc_limit_alone = 89574 

Commands details: 
total_CMD = 7246411 
n_nop = 6165482 
Read = 797174 
Write = 0 
L2_Alloc = 0 
L2_WB = 15332 
n_act = 137054 
n_pre = 137038 
n_ref = 0 
n_req = 801007 
total_req = 812506 

Dual Bus Interface Util: 
issued_total_row = 274092 
issued_total_col = 812506 
Row_Bus_Util =  0.037825 
CoL_Bus_Util = 0.112125 
Either_Row_CoL_Bus_Util = 0.149167 
Issued_on_Two_Bus_Simul_Util = 0.000782 
issued_two_Eff = 0.005245 
queue_avg = 4.286272 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=4.28627
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7246411 n_nop=6165131 n_act=137154 n_pre=137138 n_ref_event=0 n_req=801098 n_rd=797262 n_rd_L2_A=0 n_write=0 n_wr_bk=15344 bw_util=0.4486
n_activity=6410732 dram_eff=0.507
bk0: 49943a 6465195i bk1: 49939a 6473855i bk2: 49774a 6467899i bk3: 49823a 6468988i bk4: 49800a 6466624i bk5: 49799a 6477465i bk6: 49804a 6467132i bk7: 49817a 6474567i bk8: 49823a 6463735i bk9: 49834a 6470376i bk10: 49804a 6468117i bk11: 49816a 6472492i bk12: 49786a 6469653i bk13: 49812a 6474284i bk14: 49846a 6471960i bk15: 49842a 6471626i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.828797
Row_Buffer_Locality_read = 0.830936
Row_Buffer_Locality_write = 0.384254
Bank_Level_Parallism = 2.319589
Bank_Level_Parallism_Col = 1.873751
Bank_Level_Parallism_Ready = 1.259787
write_to_read_ratio_blp_rw_average = 0.030544
GrpLevelPara = 1.724194 

BW Util details:
bwutil = 0.448556 
total_CMD = 7246411 
util_bw = 3250424 
Wasted_Col = 1803366 
Wasted_Row = 734688 
Idle = 1457933 

BW Util Bottlenecks: 
RCDc_limit = 1801184 
RCDWRc_limit = 14584 
WTRc_limit = 84655 
RTWc_limit = 95883 
CCDLc_limit = 613279 
rwq = 0 
CCDLc_limit_alone = 601644 
WTRc_limit_alone = 80695 
RTWc_limit_alone = 88208 

Commands details: 
total_CMD = 7246411 
n_nop = 6165131 
Read = 797262 
Write = 0 
L2_Alloc = 0 
L2_WB = 15344 
n_act = 137154 
n_pre = 137138 
n_ref = 0 
n_req = 801098 
total_req = 812606 

Dual Bus Interface Util: 
issued_total_row = 274292 
issued_total_col = 812606 
Row_Bus_Util =  0.037852 
CoL_Bus_Util = 0.112139 
Either_Row_CoL_Bus_Util = 0.149216 
Issued_on_Two_Bus_Simul_Util = 0.000775 
issued_two_Eff = 0.005196 
queue_avg = 4.303748 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=4.30375
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7246411 n_nop=6165643 n_act=136955 n_pre=136939 n_ref_event=0 n_req=801081 n_rd=797243 n_rd_L2_A=0 n_write=0 n_wr_bk=15352 bw_util=0.4486
n_activity=6399972 dram_eff=0.5079
bk0: 49957a 6463680i bk1: 49944a 6472047i bk2: 49811a 6469920i bk3: 49799a 6473597i bk4: 49778a 6467831i bk5: 49811a 6466583i bk6: 49799a 6471908i bk7: 49812a 6475928i bk8: 49833a 6467432i bk9: 49819a 6472349i bk10: 49821a 6467459i bk11: 49819a 6473083i bk12: 49792a 6469034i bk13: 49806a 6468267i bk14: 49827a 6466210i bk15: 49815a 6476062i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829042
Row_Buffer_Locality_read = 0.831188
Row_Buffer_Locality_write = 0.383273
Bank_Level_Parallism = 2.325760
Bank_Level_Parallism_Col = 1.876773
Bank_Level_Parallism_Ready = 1.261142
write_to_read_ratio_blp_rw_average = 0.030604
GrpLevelPara = 1.728188 

BW Util details:
bwutil = 0.448550 
total_CMD = 7246411 
util_bw = 3250380 
Wasted_Col = 1795592 
Wasted_Row = 729628 
Idle = 1470811 

BW Util Bottlenecks: 
RCDc_limit = 1788987 
RCDWRc_limit = 15396 
WTRc_limit = 82923 
RTWc_limit = 97490 
CCDLc_limit = 613330 
rwq = 0 
CCDLc_limit_alone = 601715 
WTRc_limit_alone = 79208 
RTWc_limit_alone = 89590 

Commands details: 
total_CMD = 7246411 
n_nop = 6165643 
Read = 797243 
Write = 0 
L2_Alloc = 0 
L2_WB = 15352 
n_act = 136955 
n_pre = 136939 
n_ref = 0 
n_req = 801081 
total_req = 812595 

Dual Bus Interface Util: 
issued_total_row = 273894 
issued_total_col = 812595 
Row_Bus_Util =  0.037797 
CoL_Bus_Util = 0.112138 
Either_Row_CoL_Bus_Util = 0.149145 
Issued_on_Two_Bus_Simul_Util = 0.000789 
issued_two_Eff = 0.005293 
queue_avg = 4.310950 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=4.31095
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7246411 n_nop=6165140 n_act=137135 n_pre=137119 n_ref_event=0 n_req=801158 n_rd=797320 n_rd_L2_A=0 n_write=0 n_wr_bk=15352 bw_util=0.4486
n_activity=6408510 dram_eff=0.5072
bk0: 49927a 6462684i bk1: 49918a 6469785i bk2: 49826a 6465929i bk3: 49820a 6469316i bk4: 49832a 6466084i bk5: 49819a 6469832i bk6: 49815a 6470817i bk7: 49812a 6473399i bk8: 49818a 6471003i bk9: 49809a 6473192i bk10: 49815a 6467675i bk11: 49814a 6472297i bk12: 49821a 6465902i bk13: 49803a 6469514i bk14: 49825a 6469450i bk15: 49846a 6478560i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.828834
Row_Buffer_Locality_read = 0.830950
Row_Buffer_Locality_write = 0.389265
Bank_Level_Parallism = 2.321405
Bank_Level_Parallism_Col = 1.876270
Bank_Level_Parallism_Ready = 1.259455
write_to_read_ratio_blp_rw_average = 0.030581
GrpLevelPara = 1.728397 

BW Util details:
bwutil = 0.448593 
total_CMD = 7246411 
util_bw = 3250688 
Wasted_Col = 1799638 
Wasted_Row = 736889 
Idle = 1459196 

BW Util Bottlenecks: 
RCDc_limit = 1796639 
RCDWRc_limit = 14769 
WTRc_limit = 83535 
RTWc_limit = 97764 
CCDLc_limit = 612029 
rwq = 0 
CCDLc_limit_alone = 600516 
WTRc_limit_alone = 79725 
RTWc_limit_alone = 90061 

Commands details: 
total_CMD = 7246411 
n_nop = 6165140 
Read = 797320 
Write = 0 
L2_Alloc = 0 
L2_WB = 15352 
n_act = 137135 
n_pre = 137119 
n_ref = 0 
n_req = 801158 
total_req = 812672 

Dual Bus Interface Util: 
issued_total_row = 274254 
issued_total_col = 812672 
Row_Bus_Util =  0.037847 
CoL_Bus_Util = 0.112148 
Either_Row_CoL_Bus_Util = 0.149215 
Issued_on_Two_Bus_Simul_Util = 0.000780 
issued_two_Eff = 0.005230 
queue_avg = 4.309752 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=4.30975

========= L2 cache stats =========
L2_cache_bank[0]: Access = 543779, Miss = 406409, Miss_rate = 0.747, Pending_hits = 70331, Reservation_fails = 0
L2_cache_bank[1]: Access = 543665, Miss = 406373, Miss_rate = 0.747, Pending_hits = 70334, Reservation_fails = 0
L2_cache_bank[2]: Access = 543617, Miss = 406447, Miss_rate = 0.748, Pending_hits = 70238, Reservation_fails = 0
L2_cache_bank[3]: Access = 543742, Miss = 406332, Miss_rate = 0.747, Pending_hits = 70368, Reservation_fails = 0
L2_cache_bank[4]: Access = 543655, Miss = 406395, Miss_rate = 0.748, Pending_hits = 69804, Reservation_fails = 0
L2_cache_bank[5]: Access = 543563, Miss = 406399, Miss_rate = 0.748, Pending_hits = 69980, Reservation_fails = 0
L2_cache_bank[6]: Access = 543777, Miss = 406369, Miss_rate = 0.747, Pending_hits = 69675, Reservation_fails = 0
L2_cache_bank[7]: Access = 543662, Miss = 406424, Miss_rate = 0.748, Pending_hits = 69448, Reservation_fails = 0
L2_cache_bank[8]: Access = 543490, Miss = 406412, Miss_rate = 0.748, Pending_hits = 69434, Reservation_fails = 0
L2_cache_bank[9]: Access = 543774, Miss = 406423, Miss_rate = 0.747, Pending_hits = 69317, Reservation_fails = 0
L2_cache_bank[10]: Access = 543665, Miss = 406441, Miss_rate = 0.748, Pending_hits = 69184, Reservation_fails = 0
L2_cache_bank[11]: Access = 543644, Miss = 406440, Miss_rate = 0.748, Pending_hits = 69407, Reservation_fails = 0
L2_cache_bank[12]: Access = 543784, Miss = 406332, Miss_rate = 0.747, Pending_hits = 69165, Reservation_fails = 0
L2_cache_bank[13]: Access = 543842, Miss = 406489, Miss_rate = 0.747, Pending_hits = 69179, Reservation_fails = 0
L2_cache_bank[14]: Access = 543638, Miss = 406385, Miss_rate = 0.748, Pending_hits = 69332, Reservation_fails = 0
L2_cache_bank[15]: Access = 543815, Miss = 406358, Miss_rate = 0.747, Pending_hits = 69495, Reservation_fails = 0
L2_cache_bank[16]: Access = 543665, Miss = 406360, Miss_rate = 0.747, Pending_hits = 69375, Reservation_fails = 0
L2_cache_bank[17]: Access = 543534, Miss = 406438, Miss_rate = 0.748, Pending_hits = 69338, Reservation_fails = 0
L2_cache_bank[18]: Access = 543685, Miss = 406392, Miss_rate = 0.747, Pending_hits = 69636, Reservation_fails = 0
L2_cache_bank[19]: Access = 543652, Miss = 406494, Miss_rate = 0.748, Pending_hits = 69975, Reservation_fails = 0
L2_cache_bank[20]: Access = 543642, Miss = 406430, Miss_rate = 0.748, Pending_hits = 69905, Reservation_fails = 0
L2_cache_bank[21]: Access = 543927, Miss = 406437, Miss_rate = 0.747, Pending_hits = 70084, Reservation_fails = 0
L2_cache_bank[22]: Access = 543826, Miss = 406491, Miss_rate = 0.747, Pending_hits = 70162, Reservation_fails = 0
L2_cache_bank[23]: Access = 543673, Miss = 406453, Miss_rate = 0.748, Pending_hits = 70380, Reservation_fails = 0
L2_total_cache_accesses = 13048716
L2_total_cache_misses = 9753923
L2_total_cache_miss_rate = 0.7475
L2_total_cache_pending_hits = 1673546
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1568360
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1673546
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2397012
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 7169411
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1673546
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 52887
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 46875
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 140625
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12808329
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 240387
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.024
L2_cache_fill_port_util = 0.141

icnt_total_pkts_mem_to_simt=13048716
icnt_total_pkts_simt_to_mem=13048716
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 13048716
Req_Network_cycles = 2825699
Req_Network_injected_packets_per_cycle =       4.6179 
Req_Network_conflicts_per_cycle =       0.7781
Req_Network_conflicts_per_cycle_util =       0.7907
Req_Bank_Level_Parallism =       4.6924
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.2834
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1924

Reply_Network_injected_packets_num = 13048716
Reply_Network_cycles = 2825699
Reply_Network_injected_packets_per_cycle =        4.6179
Reply_Network_conflicts_per_cycle =        2.4318
Reply_Network_conflicts_per_cycle_util =       2.4681
Reply_Bank_Level_Parallism =       4.6869
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2419
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1539
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 11 hrs, 26 min, 47 sec (41207 sec)
gpgpu_simulation_rate = 86528 (inst/sec)
gpgpu_simulation_rate = 68 (cycle/sec)
gpgpu_silicon_slowdown = 20073529x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6966b60c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6966b600..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6966b5f8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6966b5f0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6966b608..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6966b5ec..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6966b6a0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6966b6a8..

GPGPU-Sim PTX: cudaLaunch for 0x0x56392a1adb8f (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (3206,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 28 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 29 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
Simulation cycle for kernel 3 is = 10000
Simulation cycle for kernel 3 is = 15000
Simulation cycle for kernel 3 is = 20000
Simulation cycle for kernel 3 is = 25000
Simulation cycle for kernel 3 is = 30000
Simulation cycle for kernel 3 is = 35000
Simulation cycle for kernel 3 is = 40000
Simulation cycle for kernel 3 is = 45000
Simulation cycle for kernel 3 is = 50000
Simulation cycle for kernel 3 is = 55000
Simulation cycle for kernel 3 is = 60000
Simulation cycle for kernel 3 is = 65000
Simulation cycle for kernel 3 is = 70000
Simulation cycle for kernel 3 is = 75000
Simulation cycle for kernel 3 is = 80000
Simulation cycle for kernel 3 is = 85000
Simulation cycle for kernel 3 is = 90000
Simulation cycle for kernel 3 is = 95000
Simulation cycle for kernel 3 is = 100000
Simulation cycle for kernel 3 is = 105000
Simulation cycle for kernel 3 is = 110000
Simulation cycle for kernel 3 is = 115000
Simulation cycle for kernel 3 is = 120000
Simulation cycle for kernel 3 is = 125000
Simulation cycle for kernel 3 is = 130000
Simulation cycle for kernel 3 is = 135000
Simulation cycle for kernel 3 is = 140000
Simulation cycle for kernel 3 is = 145000
Simulation cycle for kernel 3 is = 150000
Simulation cycle for kernel 3 is = 155000
Simulation cycle for kernel 3 is = 160000
Simulation cycle for kernel 3 is = 165000
Simulation cycle for kernel 3 is = 170000
Simulation cycle for kernel 3 is = 175000
Simulation cycle for kernel 3 is = 180000
Simulation cycle for kernel 3 is = 185000
Simulation cycle for kernel 3 is = 190000
Simulation cycle for kernel 3 is = 195000
Simulation cycle for kernel 3 is = 200000
Simulation cycle for kernel 3 is = 205000
Simulation cycle for kernel 3 is = 210000
Simulation cycle for kernel 3 is = 215000
Simulation cycle for kernel 3 is = 220000
Simulation cycle for kernel 3 is = 225000
Simulation cycle for kernel 3 is = 230000
Simulation cycle for kernel 3 is = 235000
Simulation cycle for kernel 3 is = 240000
Simulation cycle for kernel 3 is = 245000
Simulation cycle for kernel 3 is = 250000
Simulation cycle for kernel 3 is = 255000
Simulation cycle for kernel 3 is = 260000
Simulation cycle for kernel 3 is = 265000
Simulation cycle for kernel 3 is = 270000
Simulation cycle for kernel 3 is = 275000
Simulation cycle for kernel 3 is = 280000
Simulation cycle for kernel 3 is = 285000
Simulation cycle for kernel 3 is = 290000
Simulation cycle for kernel 3 is = 295000
Simulation cycle for kernel 3 is = 300000
Simulation cycle for kernel 3 is = 305000
Simulation cycle for kernel 3 is = 310000
Simulation cycle for kernel 3 is = 315000
Simulation cycle for kernel 3 is = 320000
Simulation cycle for kernel 3 is = 325000
Simulation cycle for kernel 3 is = 330000
Simulation cycle for kernel 3 is = 335000
Simulation cycle for kernel 3 is = 340000
Simulation cycle for kernel 3 is = 345000
Simulation cycle for kernel 3 is = 350000
Simulation cycle for kernel 3 is = 355000
Simulation cycle for kernel 3 is = 360000
Simulation cycle for kernel 3 is = 365000
Simulation cycle for kernel 3 is = 370000
Simulation cycle for kernel 3 is = 375000
Simulation cycle for kernel 3 is = 380000
Simulation cycle for kernel 3 is = 385000
Simulation cycle for kernel 3 is = 390000
Simulation cycle for kernel 3 is = 395000
Simulation cycle for kernel 3 is = 400000
Simulation cycle for kernel 3 is = 405000
Simulation cycle for kernel 3 is = 410000
Simulation cycle for kernel 3 is = 415000
Simulation cycle for kernel 3 is = 420000
Simulation cycle for kernel 3 is = 425000
Simulation cycle for kernel 3 is = 430000
Simulation cycle for kernel 3 is = 435000
Simulation cycle for kernel 3 is = 440000
Simulation cycle for kernel 3 is = 445000
Simulation cycle for kernel 3 is = 450000
Simulation cycle for kernel 3 is = 455000
Simulation cycle for kernel 3 is = 460000
Simulation cycle for kernel 3 is = 465000
Simulation cycle for kernel 3 is = 470000
Simulation cycle for kernel 3 is = 475000
Simulation cycle for kernel 3 is = 480000
Simulation cycle for kernel 3 is = 485000
Simulation cycle for kernel 3 is = 490000
Simulation cycle for kernel 3 is = 495000
Simulation cycle for kernel 3 is = 500000
Simulation cycle for kernel 3 is = 505000
Simulation cycle for kernel 3 is = 510000
Simulation cycle for kernel 3 is = 515000
Simulation cycle for kernel 3 is = 520000
Simulation cycle for kernel 3 is = 525000
Simulation cycle for kernel 3 is = 530000
Simulation cycle for kernel 3 is = 535000
Simulation cycle for kernel 3 is = 540000
Simulation cycle for kernel 3 is = 545000
Simulation cycle for kernel 3 is = 550000
Simulation cycle for kernel 3 is = 555000
Simulation cycle for kernel 3 is = 560000
Simulation cycle for kernel 3 is = 565000
Simulation cycle for kernel 3 is = 570000
Simulation cycle for kernel 3 is = 575000
Simulation cycle for kernel 3 is = 580000
Simulation cycle for kernel 3 is = 585000
Simulation cycle for kernel 3 is = 590000
Simulation cycle for kernel 3 is = 595000
Simulation cycle for kernel 3 is = 600000
Simulation cycle for kernel 3 is = 605000
Simulation cycle for kernel 3 is = 610000
Simulation cycle for kernel 3 is = 615000
Simulation cycle for kernel 3 is = 620000
Simulation cycle for kernel 3 is = 625000
Simulation cycle for kernel 3 is = 630000
Simulation cycle for kernel 3 is = 635000
Simulation cycle for kernel 3 is = 640000
Simulation cycle for kernel 3 is = 645000
Simulation cycle for kernel 3 is = 650000
Simulation cycle for kernel 3 is = 655000
Simulation cycle for kernel 3 is = 660000
Simulation cycle for kernel 3 is = 665000
Simulation cycle for kernel 3 is = 670000
Simulation cycle for kernel 3 is = 675000
Simulation cycle for kernel 3 is = 680000
Simulation cycle for kernel 3 is = 685000
Simulation cycle for kernel 3 is = 690000
Simulation cycle for kernel 3 is = 695000
Simulation cycle for kernel 3 is = 700000
Simulation cycle for kernel 3 is = 705000
Simulation cycle for kernel 3 is = 710000
Simulation cycle for kernel 3 is = 715000
Simulation cycle for kernel 3 is = 720000
Simulation cycle for kernel 3 is = 725000
Simulation cycle for kernel 3 is = 730000
Simulation cycle for kernel 3 is = 735000
Simulation cycle for kernel 3 is = 740000
Simulation cycle for kernel 3 is = 745000
Simulation cycle for kernel 3 is = 750000
Simulation cycle for kernel 3 is = 755000
Simulation cycle for kernel 3 is = 760000
Simulation cycle for kernel 3 is = 765000
Simulation cycle for kernel 3 is = 770000
Simulation cycle for kernel 3 is = 775000
Simulation cycle for kernel 3 is = 780000
Simulation cycle for kernel 3 is = 785000
Simulation cycle for kernel 3 is = 790000
Simulation cycle for kernel 3 is = 795000
Simulation cycle for kernel 3 is = 800000
Simulation cycle for kernel 3 is = 805000
Simulation cycle for kernel 3 is = 810000
Simulation cycle for kernel 3 is = 815000
Simulation cycle for kernel 3 is = 820000
Simulation cycle for kernel 3 is = 825000
Simulation cycle for kernel 3 is = 830000
Simulation cycle for kernel 3 is = 835000
Simulation cycle for kernel 3 is = 840000
Simulation cycle for kernel 3 is = 845000
Simulation cycle for kernel 3 is = 850000
Simulation cycle for kernel 3 is = 855000
Simulation cycle for kernel 3 is = 860000
Simulation cycle for kernel 3 is = 865000
Simulation cycle for kernel 3 is = 870000
Simulation cycle for kernel 3 is = 875000
Simulation cycle for kernel 3 is = 880000
Simulation cycle for kernel 3 is = 885000
Simulation cycle for kernel 3 is = 890000
Simulation cycle for kernel 3 is = 895000
Simulation cycle for kernel 3 is = 900000
Simulation cycle for kernel 3 is = 905000
Simulation cycle for kernel 3 is = 910000
Simulation cycle for kernel 3 is = 915000
Simulation cycle for kernel 3 is = 920000
Simulation cycle for kernel 3 is = 925000
Simulation cycle for kernel 3 is = 930000
Simulation cycle for kernel 3 is = 935000
Simulation cycle for kernel 3 is = 940000
Simulation cycle for kernel 3 is = 945000
Destroy streams for kernel 4: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 4 
gpu_sim_cycle = 945579
gpu_sim_insn = 1188529317
gpu_ipc =    1256.9329
gpu_tot_sim_cycle = 3771278
gpu_tot_sim_insn = 4754117268
gpu_tot_ipc =    1260.6117
gpu_tot_issued_cta = 12824
gpu_occupancy = 99.0093% 
gpu_tot_occupancy = 99.0283% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.6300
partiton_level_parallism_total  =       4.6209
partiton_level_parallism_util =       4.7047
partiton_level_parallism_util_total  =       4.6955
L2_BW  =     202.2397 GB/Sec
L2_BW_total  =     201.8418 GB/Sec
gpu_total_sim_rate=86788

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 728874, Miss = 586648, Miss_rate = 0.805, Pending_hits = 139600, Reservation_fails = 44120
	L1D_cache_core[1]: Access = 733680, Miss = 584703, Miss_rate = 0.797, Pending_hits = 146192, Reservation_fails = 41011
	L1D_cache_core[2]: Access = 726972, Miss = 586223, Miss_rate = 0.806, Pending_hits = 138442, Reservation_fails = 44487
	L1D_cache_core[3]: Access = 717160, Miss = 564431, Miss_rate = 0.787, Pending_hits = 145276, Reservation_fails = 37563
	L1D_cache_core[4]: Access = 732105, Miss = 588909, Miss_rate = 0.804, Pending_hits = 140850, Reservation_fails = 38280
	L1D_cache_core[5]: Access = 723572, Miss = 578366, Miss_rate = 0.799, Pending_hits = 142412, Reservation_fails = 39884
	L1D_cache_core[6]: Access = 723575, Miss = 578368, Miss_rate = 0.799, Pending_hits = 142790, Reservation_fails = 41488
	L1D_cache_core[7]: Access = 730321, Miss = 580537, Miss_rate = 0.795, Pending_hits = 143889, Reservation_fails = 36064
	L1D_cache_core[8]: Access = 723575, Miss = 576918, Miss_rate = 0.797, Pending_hits = 141168, Reservation_fails = 40314
	L1D_cache_core[9]: Access = 725277, Miss = 577182, Miss_rate = 0.796, Pending_hits = 144122, Reservation_fails = 38485
	L1D_cache_core[10]: Access = 728706, Miss = 583239, Miss_rate = 0.800, Pending_hits = 143033, Reservation_fails = 38896
	L1D_cache_core[11]: Access = 733819, Miss = 589559, Miss_rate = 0.803, Pending_hits = 141781, Reservation_fails = 39122
	L1D_cache_core[12]: Access = 728627, Miss = 576252, Miss_rate = 0.791, Pending_hits = 148792, Reservation_fails = 36863
	L1D_cache_core[13]: Access = 718498, Miss = 568799, Miss_rate = 0.792, Pending_hits = 145276, Reservation_fails = 38792
	L1D_cache_core[14]: Access = 727028, Miss = 581504, Miss_rate = 0.800, Pending_hits = 142724, Reservation_fails = 41736
	L1D_cache_core[15]: Access = 716795, Miss = 569619, Miss_rate = 0.795, Pending_hits = 143583, Reservation_fails = 45164
	L1D_cache_core[16]: Access = 725355, Miss = 572154, Miss_rate = 0.789, Pending_hits = 148777, Reservation_fails = 38682
	L1D_cache_core[17]: Access = 721884, Miss = 577730, Miss_rate = 0.800, Pending_hits = 141841, Reservation_fails = 39156
	L1D_cache_core[18]: Access = 723593, Miss = 577289, Miss_rate = 0.798, Pending_hits = 142073, Reservation_fails = 38541
	L1D_cache_core[19]: Access = 720574, Miss = 575562, Miss_rate = 0.799, Pending_hits = 141870, Reservation_fails = 39917
	L1D_cache_core[20]: Access = 726738, Miss = 580547, Miss_rate = 0.799, Pending_hits = 143580, Reservation_fails = 42721
	L1D_cache_core[21]: Access = 725277, Miss = 580478, Miss_rate = 0.800, Pending_hits = 141867, Reservation_fails = 36869
	L1D_cache_core[22]: Access = 721901, Miss = 573386, Miss_rate = 0.794, Pending_hits = 145548, Reservation_fails = 39173
	L1D_cache_core[23]: Access = 727317, Miss = 581809, Miss_rate = 0.800, Pending_hits = 142656, Reservation_fails = 40642
	L1D_cache_core[24]: Access = 731873, Miss = 589451, Miss_rate = 0.805, Pending_hits = 140011, Reservation_fails = 36482
	L1D_cache_core[25]: Access = 721880, Miss = 565702, Miss_rate = 0.784, Pending_hits = 151310, Reservation_fails = 39649
	L1D_cache_core[26]: Access = 727003, Miss = 579324, Miss_rate = 0.797, Pending_hits = 144425, Reservation_fails = 36221
	L1D_cache_core[27]: Access = 732125, Miss = 579456, Miss_rate = 0.791, Pending_hits = 148117, Reservation_fails = 41167
	L1D_cache_core[28]: Access = 727125, Miss = 576140, Miss_rate = 0.792, Pending_hits = 147616, Reservation_fails = 45606
	L1D_cache_core[29]: Access = 725311, Miss = 581950, Miss_rate = 0.802, Pending_hits = 140023, Reservation_fails = 35704
	L1D_total_cache_accesses = 21776540
	L1D_total_cache_misses = 17362235
	L1D_total_cache_miss_rate = 0.7973
	L1D_total_cache_pending_hits = 4309644
	L1D_total_cache_reservation_fails = 1192799
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.153
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 40122
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4309644
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4742603
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1173931
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 12363655
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 4309644
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 64539
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73046
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 18868
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 182931
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 21456024
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 320516

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1173931
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 18868
ctas_completed 12824, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
157272, 184680, 184680, 184680, 184680, 184680, 184680, 157680, 156220, 182970, 182970, 182312, 182312, 182312, 182312, 155812, 156220, 182970, 182970, 182970, 182970, 182970, 182970, 156220, 157680, 184680, 184680, 184680, 184680, 184680, 184680, 157680, 
gpgpu_n_tot_thrd_icount = 5408208896
gpgpu_n_tot_w_icount = 169006528
gpgpu_n_stall_shd_mem = 3684208
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 17106258
gpgpu_n_mem_write_global = 320516
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 134689140
gpgpu_n_store_insn = 2000000
gpgpu_n_shmem_insn = 789725440
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 22980608
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 718
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3683490
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:13974311	W0_Idle:213883	W0_Scoreboard:264536662	W1:333320	W2:334848	W3:333268	W4:333268	W5:333268	W6:335900	W7:333268	W8:333268	W9:333268	W10:333268	W11:333268	W12:333268	W13:333268	W14:746140	W15:666588	W16:666588	W17:666588	W18:666588	W19:666588	W20:666588	W21:666588	W22:666588	W23:666588	W24:666588	W25:666588	W26:666588	W27:666588	W28:666588	W29:666588	W30:666588	W31:666588	W32:152591644
single_issue_nums: WS0:40647816	WS1:43855448	WS2:43855448	WS3:40647816	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 136850064 {8:17106258,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12820640 {40:320516,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 684250320 {40:17106258,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2564128 {8:320516,}
maxmflatency = 709 
max_icnt2mem_latency = 252 
maxmrqlatency = 339 
max_icnt2sh_latency = 77 
averagemflatency = 347 
avg_icnt2mem_latency = 42 
avg_mrq_latency = 15 
avg_icnt2sh_latency = 3 
mrq_lat_table:4378415 	545955 	665463 	1292120 	4032954 	1622937 	279090 	5485 	55 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2333505 	15086717 	6552 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	17236435 	183272 	7067 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	13508775 	2867459 	877091 	163243 	10161 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	3750 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     12212     12235      8653      8800      8770      8776      8686      8543      8796      8699      9549      9555     10279     10278     11075     11069 
dram[1]:     12230     12227      8698      8651      8836      8822      8781      8718      8752      8732      9553      9557     10274     10296     11090     11084 
dram[2]:     12242     12239      8422      8508      8573      8606      8892      8726      8743      8626      9563      9554     10292     10290     11078     11075 
dram[3]:     12243     12249      8628      8639      8605      8581      8612      8343      8632      8658      9552      9569     10285     10280     11105     11071 
dram[4]:     12258     12274      8565      8563      8562      8537      8847      8389      8644      8667      9565      9559     10276     10296     11049     11045 
dram[5]:     12270     12266      8522      8511      8574      8538      8385      8591      8676      8697      9558      9558     10292     10288     11067     11060 
dram[6]:     12201     12198      8726      8750      8587      8715      8593      8598      8716      8755      9549      9546     10285     10303     10982     10978 
dram[7]:     12204     12202      8724      8567      8758      8820      8585      8743      8764      8493      9560      9553     10301     10298     10963     10959 
dram[8]:     12187     12185      8637      8881      8774      8861      8751      8398      8754      8786      9536      9531     10300     10290     10956     10970 
dram[9]:     12194     12191      8565      8783      8745      8532      8467      8469      8848      8481      9551      9547     10285     10294     10982     10968 
dram[10]:     12190     12219      8575      8517      8534      8582      8659      8654      8735      8696      9559      9573     10308     10306     10965     11519 
dram[11]:     12217     12226      8673      8447      8595      8592      8662      8700      8611      8592      9558      9550     10303     10312     11515     11524 
average row accesses per activate:
dram[0]:  5.838234  5.881097  5.805889  5.836957  5.829275  5.823771  5.846107  5.854247  5.832226  5.844746  5.871339  5.873999  5.831557  5.870173  5.864915  5.860694 
dram[1]:  5.891148  5.892910  5.851826  5.867352  5.870310  5.891487  5.842133  5.845305  5.772204  5.783969  5.866901  5.873657  5.837443  5.874945  5.896141  5.889095 
dram[2]:  5.902162  5.867374  5.856029  5.917751  5.886510  5.903933  5.830073  5.891890  5.784507  5.834105  5.869898  5.847826  5.852846  5.867382  5.859075  5.896783 
dram[3]:  5.870954  5.872290  5.858682  5.897196  5.894477  5.924271  5.913005  5.933594  5.804558  5.840217  5.815480  5.803376  5.823458  5.798993  5.868655  5.888605 
dram[4]:  5.876350  5.911806  5.867650  5.923029  5.924871  5.942260  5.914673  5.888781  5.884304  5.850456  5.794302  5.814586  5.823319  5.866520  5.852732  5.892706 
dram[5]:  5.870362  5.875275  5.905565  5.921775  5.892945  5.918866  5.893765  5.881078  5.876750  5.891076  5.839416  5.867669  5.842336  5.905689  5.865746  5.853321 
dram[6]:  5.829383  5.854805  5.864893  5.866989  5.896135  5.891437  5.904067  5.873978  5.810955  5.818689  5.860833  5.841516  5.882311  5.900592  5.784457  5.880772 
dram[7]:  5.879856  5.885850  5.841479  5.845434  5.837790  5.842925  5.879954  5.890193  5.835184  5.870514  5.805447  5.838247  5.857757  5.826786  5.882415  5.843917 
dram[8]:  5.847862  5.875527  5.854026  5.881768  5.876264  5.908762  5.880571  5.906944  5.847205  5.844450  5.836920  5.813579  5.861333  5.849746  5.801496  5.830581 
dram[9]:  5.854619  5.853481  5.852624  5.824519  5.866450  5.914645  5.843427  5.903802  5.823519  5.843662  5.842658  5.898374  5.861975  5.860467  5.828372  5.810357 
dram[10]:  5.831257  5.866333  5.882327  5.860463  5.859425  5.861204  5.877608  5.888968  5.848033  5.841019  5.859036  5.891360  5.854097  5.832386  5.800278  5.863205 
dram[11]:  5.845959  5.858656  5.843780  5.835341  5.867843  5.853688  5.834673  5.846673  5.862451  5.840875  5.864862  5.882514  5.826045  5.828996  5.805009  5.893362 
average row locality = 12822474/2187943 = 5.860516
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     66572     66582     66515     66505     66466     66467     66425     66395     66424     66427     66443     66438     66429     66419     66427     66420 
dram[1]:     66606     66573     66488     66503     66490     66460     66403     66410     66424     66427     66416     66393     66438     66438     66458     66443 
dram[2]:     66560     66594     66497     66509     66486     66483     66446     66441     66439     66428     66409     66392     66421     66399     66425     66424 
dram[3]:     66582     66562     66539     66554     66488     66488     66426     66427     66415     66422     66401     66384     66412     66468     66405     66408 
dram[4]:     66573     66557     66524     66539     66477     66471     66433     66447     66408     66422     66384     66414     66457     66441     66423     66425 
dram[5]:     66587     66549     66519     66513     66506     66504     66421     66442     66434     66420     66407     66413     66417     66432     66413     66418 
dram[6]:     66557     66556     66475     66493     66495     66483     66455     66473     66413     66432     66388     66431     66456     66457     66385     66431 
dram[7]:     66560     66587     66477     66493     66476     66488     66441     66410     66417     66416     66402     66417     66435     66420     66432     66416 
dram[8]:     66541     66546     66480     66479     66499     66514     66448     66458     66420     66447     66396     66385     66423     66449     66419     66427 
dram[9]:     66589     66576     66464     66516     66493     66480     66447     66452     66435     66438     66409     66426     66401     66419     66460     66457 
dram[10]:     66596     66588     66503     66489     66454     66486     66432     66455     66447     66437     66432     66435     66405     66420     66434     66431 
dram[11]:     66566     66559     66515     66506     66503     66494     66452     66449     66424     66412     66428     66423     66429     66422     66442     66456 
total dram reads = 12760632
bank skew: 66606/66384 = 1.00
chip skew: 1063480/1063287 = 1.00
number of total write accesses:
dram[0]:      1360      1356      1336      1336      1280      1280      1280      1280      1280      1280      1280      1280      1276      1276      1216      1216 
dram[1]:      1364      1364      1336      1328      1280      1280      1280      1280      1280      1280      1280      1280      1276      1276      1216      1216 
dram[2]:      1364      1364      1328      1328      1280      1280      1280      1280      1280      1280      1280      1280      1276      1276      1216      1216 
dram[3]:      1364      1364      1328      1328      1280      1280      1280      1280      1280      1280      1280      1280      1276      1276      1216      1216 
dram[4]:      1364      1364      1328      1328      1280      1280      1280      1280      1280      1280      1280      1280      1276      1280      1216      1216 
dram[5]:      1364      1364      1328      1328      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1216      1216 
dram[6]:      1364      1364      1328      1328      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1216      1216 
dram[7]:      1364      1364      1328      1328      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1216      1216 
dram[8]:      1364      1364      1328      1328      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1216      1216 
dram[9]:      1364      1364      1328      1328      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1216      1216 
dram[10]:      1364      1364      1328      1328      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1216      1216 
dram[11]:      1364      1364      1328      1328      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1216      1216 
total dram writes = 247368
bank skew: 1364/1216 = 1.12
chip skew: 20616/20608 = 1.00
average mf latency per bank:
dram[0]:        464       465       466       466       465       465       465       465       464       464       464       464       465       465       465       465
dram[1]:        464       466       466       466       464       465       465       465       465       466       464       465       464       465       465       465
dram[2]:        465       465       466       466       465       465       464       464       464       464       465       465       464       465       465       465
dram[3]:        464       464       465       465       465       464       465       465       464       465       464       464       464       464       465       465
dram[4]:        465       465       465       466       464       464       464       466       465       466       464       465       463       464       465       465
dram[5]:        464       464       465       465       464       465       465       464       464       465       464       464       464       464       464       465
dram[6]:        465       466       465       465       464       464       464       465       465       465       464       465       464       464       465       465
dram[7]:        464       464       465       466       465       466       464       465       465       465       464       464       464       464       465       465
dram[8]:        464       464       466       466       465       465       464       464       464       465       465       465       463       464       464       464
dram[9]:        464       464       465       465       465       465       465       465       465       465       464       464       464       465       464       465
dram[10]:        464       465       464       465       464       465       464       464       465       466       464       465       464       464       465       465
dram[11]:        464       464       465       465       464       464       463       464       465       465       464       464       464       465       464       465
maximum mf latency per bank:
dram[0]:        696       543       623       623       620       630       523       548       555       597       554       551       607       611       516       560
dram[1]:        709       561       635       653       616       627       585       558       553       553       541       549       575       604       565       548
dram[2]:        568       566       632       627       638       643       547       587       507       555       590       520       588       594       549       529
dram[3]:        544       538       629       624       619       622       538       526       503       619       485       523       651       562       516       558
dram[4]:        542       536       631       629       626       637       585       548       538       525       534       542       543       587       534       526
dram[5]:        548       546       625       629       633       637       524       524       500       507       525       538       559       514       537       604
dram[6]:        558       565       612       619       616       621       538       508       510       525       523       548       531       565       504       511
dram[7]:        544       542       615       634       616       635       532       521       508       582       517       537       543       580       503       491
dram[8]:        556       557       621       615       616       621       523       543       550       525       578       565       522       608       520       537
dram[9]:        556       548       616       624       614       634       499       496       565       561       567       563       524       576       520       526
dram[10]:        541       652       616       625       599       614       507       518       562       525       531       539       567       528       518       512
dram[11]:        551       550       629       629       621       630       528       543       513       520       504       519       591       592       497       525

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9671317 n_nop=8229240 n_act=182725 n_pre=182709 n_ref_event=4572360550251980812 n_req=1068507 n_rd=1063354 n_rd_L2_A=0 n_write=0 n_wr_bk=20612 bw_util=0.4483
n_activity=8577323 dram_eff=0.5055
bk0: 66572a 8631991i bk1: 66582a 8645322i bk2: 66515a 8629686i bk3: 66505a 8637582i bk4: 66466a 8636059i bk5: 66467a 8636745i bk6: 66425a 8636213i bk7: 66395a 8641058i bk8: 66424a 8637505i bk9: 66427a 8641403i bk10: 66443a 8638196i bk11: 66438a 8645600i bk12: 66429a 8638147i bk13: 66419a 8646856i bk14: 66427a 8640172i bk15: 66420a 8645990i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.828994
Row_Buffer_Locality_read = 0.831096
Row_Buffer_Locality_write = 0.395304
Bank_Level_Parallism = 2.297851
Bank_Level_Parallism_Col = 1.865786
Bank_Level_Parallism_Ready = 1.248617
write_to_read_ratio_blp_rw_average = 0.030342
GrpLevelPara = 1.719490 

BW Util details:
bwutil = 0.448322 
total_CMD = 9671317 
util_bw = 4335864 
Wasted_Col = 2438491 
Wasted_Row = 990710 
Idle = 1906252 

BW Util Bottlenecks: 
RCDc_limit = 2429164 
RCDWRc_limit = 19248 
WTRc_limit = 109096 
RTWc_limit = 129396 
CCDLc_limit = 821085 
rwq = 0 
CCDLc_limit_alone = 806594 
WTRc_limit_alone = 104445 
RTWc_limit_alone = 119556 

Commands details: 
total_CMD = 9671317 
n_nop = 8229240 
Read = 1063354 
Write = 0 
L2_Alloc = 0 
L2_WB = 20612 
n_act = 182725 
n_pre = 182709 
n_ref = 4572360550251980812 
n_req = 1068507 
total_req = 1083966 

Dual Bus Interface Util: 
issued_total_row = 365434 
issued_total_col = 1083966 
Row_Bus_Util =  0.037785 
CoL_Bus_Util = 0.112080 
Either_Row_CoL_Bus_Util = 0.149109 
Issued_on_Two_Bus_Simul_Util = 0.000757 
issued_two_Eff = 0.005078 
queue_avg = 4.405487 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.40549
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9671317 n_nop=8229912 n_act=182378 n_pre=182362 n_ref_event=0 n_req=1068524 n_rd=1063370 n_rd_L2_A=0 n_write=0 n_wr_bk=20616 bw_util=0.4483
n_activity=8584843 dram_eff=0.5051
bk0: 66606a 8638594i bk1: 66573a 8646399i bk2: 66488a 8638397i bk3: 66503a 8645700i bk4: 66490a 8635917i bk5: 66460a 8646676i bk6: 66403a 8634158i bk7: 66410a 8640575i bk8: 66424a 8626021i bk9: 66427a 8632627i bk10: 66416a 8635292i bk11: 66393a 8642785i bk12: 66438a 8636747i bk13: 66438a 8642762i bk14: 66458a 8642019i bk15: 66443a 8645228i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829322
Row_Buffer_Locality_read = 0.831403
Row_Buffer_Locality_write = 0.399884
Bank_Level_Parallism = 2.295961
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.247406
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.448330 
total_CMD = 9671317 
util_bw = 4335944 
Wasted_Col = 2439267 
Wasted_Row = 995480 
Idle = 1900626 

BW Util Bottlenecks: 
RCDc_limit = 2429304 
RCDWRc_limit = 19006 
WTRc_limit = 109627 
RTWc_limit = 133559 
CCDLc_limit = 820779 
rwq = 0 
CCDLc_limit_alone = 805753 
WTRc_limit_alone = 104928 
RTWc_limit_alone = 123232 

Commands details: 
total_CMD = 9671317 
n_nop = 8229912 
Read = 1063370 
Write = 0 
L2_Alloc = 0 
L2_WB = 20616 
n_act = 182378 
n_pre = 182362 
n_ref = 0 
n_req = 1068524 
total_req = 1083986 

Dual Bus Interface Util: 
issued_total_row = 364740 
issued_total_col = 1083986 
Row_Bus_Util =  0.037714 
CoL_Bus_Util = 0.112083 
Either_Row_CoL_Bus_Util = 0.149039 
Issued_on_Two_Bus_Simul_Util = 0.000757 
issued_two_Eff = 0.005079 
queue_avg = 4.419449 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.41945
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9671317 n_nop=8230364 n_act=182138 n_pre=182122 n_ref_event=0 n_req=1068505 n_rd=1063353 n_rd_L2_A=0 n_write=0 n_wr_bk=20608 bw_util=0.4483
n_activity=8583040 dram_eff=0.5052
bk0: 66560a 8642828i bk1: 66594a 8643388i bk2: 66497a 8637004i bk3: 66509a 8650756i bk4: 66486a 8642289i bk5: 66483a 8647421i bk6: 66446a 8635470i bk7: 66441a 8645638i bk8: 66439a 8632568i bk9: 66428a 8643314i bk10: 66409a 8639833i bk11: 66392a 8644002i bk12: 66421a 8638692i bk13: 66399a 8643977i bk14: 66425a 8637881i bk15: 66424a 8648628i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829543
Row_Buffer_Locality_read = 0.831649
Row_Buffer_Locality_write = 0.394798
Bank_Level_Parallism = 2.290709
Bank_Level_Parallism_Col = 1.849033
Bank_Level_Parallism_Ready = 1.246170
write_to_read_ratio_blp_rw_average = 0.031014
GrpLevelPara = 1.716668 

BW Util details:
bwutil = 0.448320 
total_CMD = 9671317 
util_bw = 4335844 
Wasted_Col = 2444562 
Wasted_Row = 989118 
Idle = 1901793 

BW Util Bottlenecks: 
RCDc_limit = 2429535 
RCDWRc_limit = 19490 
WTRc_limit = 113345 
RTWc_limit = 132174 
CCDLc_limit = 825457 
rwq = 0 
CCDLc_limit_alone = 809689 
WTRc_limit_alone = 108223 
RTWc_limit_alone = 121528 

Commands details: 
total_CMD = 9671317 
n_nop = 8230364 
Read = 1063353 
Write = 0 
L2_Alloc = 0 
L2_WB = 20608 
n_act = 182138 
n_pre = 182122 
n_ref = 0 
n_req = 1068505 
total_req = 1083961 

Dual Bus Interface Util: 
issued_total_row = 364260 
issued_total_col = 1083961 
Row_Bus_Util =  0.037664 
CoL_Bus_Util = 0.112080 
Either_Row_CoL_Bus_Util = 0.148992 
Issued_on_Two_Bus_Simul_Util = 0.000752 
issued_two_Eff = 0.005044 
queue_avg = 4.434856 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=4.43486
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9671317 n_nop=8230065 n_act=182264 n_pre=182248 n_ref_event=0 n_req=1068533 n_rd=1063381 n_rd_L2_A=0 n_write=0 n_wr_bk=20608 bw_util=0.4483
n_activity=8572713 dram_eff=0.5058
bk0: 66582a 8632881i bk1: 66562a 8638385i bk2: 66539a 8634494i bk3: 66554a 8643938i bk4: 66488a 8639701i bk5: 66488a 8648722i bk6: 66426a 8641775i bk7: 66427a 8647719i bk8: 66415a 8634412i bk9: 66422a 8643854i bk10: 66401a 8635411i bk11: 66384a 8638542i bk12: 66412a 8635754i bk13: 66468a 8635013i bk14: 66405a 8641529i bk15: 66408a 8648484i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829430
Row_Buffer_Locality_read = 0.831569
Row_Buffer_Locality_write = 0.387811
Bank_Level_Parallism = 2.298621
Bank_Level_Parallism_Col = 1.856388
Bank_Level_Parallism_Ready = 1.248613
write_to_read_ratio_blp_rw_average = 0.030662
GrpLevelPara = 1.722639 

BW Util details:
bwutil = 0.448332 
total_CMD = 9671317 
util_bw = 4335956 
Wasted_Col = 2432656 
Wasted_Row = 989035 
Idle = 1913670 

BW Util Bottlenecks: 
RCDc_limit = 2425412 
RCDWRc_limit = 19166 
WTRc_limit = 112226 
RTWc_limit = 130757 
CCDLc_limit = 817455 
rwq = 0 
CCDLc_limit_alone = 802789 
WTRc_limit_alone = 107300 
RTWc_limit_alone = 121017 

Commands details: 
total_CMD = 9671317 
n_nop = 8230065 
Read = 1063381 
Write = 0 
L2_Alloc = 0 
L2_WB = 20608 
n_act = 182264 
n_pre = 182248 
n_ref = 0 
n_req = 1068533 
total_req = 1083989 

Dual Bus Interface Util: 
issued_total_row = 364512 
issued_total_col = 1083989 
Row_Bus_Util =  0.037690 
CoL_Bus_Util = 0.112083 
Either_Row_CoL_Bus_Util = 0.149023 
Issued_on_Two_Bus_Simul_Util = 0.000750 
issued_two_Eff = 0.005030 
queue_avg = 4.407959 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.40796
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9671317 n_nop=8231004 n_act=181838 n_pre=181822 n_ref_event=0 n_req=1068548 n_rd=1063395 n_rd_L2_A=0 n_write=0 n_wr_bk=20612 bw_util=0.4483
n_activity=8562659 dram_eff=0.5064
bk0: 66573a 8632726i bk1: 66557a 8639676i bk2: 66524a 8633291i bk3: 66539a 8641916i bk4: 66477a 8644963i bk5: 66471a 8650707i bk6: 66433a 8642971i bk7: 66447a 8643764i bk8: 66408a 8641793i bk9: 66422a 8639966i bk10: 66384a 8628236i bk11: 66414a 8637509i bk12: 66457a 8631689i bk13: 66441a 8641299i bk14: 66423a 8636433i bk15: 66425a 8646719i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829831
Row_Buffer_Locality_read = 0.831942
Row_Buffer_Locality_write = 0.394139
Bank_Level_Parallism = 2.303055
Bank_Level_Parallism_Col = 1.861718
Bank_Level_Parallism_Ready = 1.253811
write_to_read_ratio_blp_rw_average = 0.030373
GrpLevelPara = 1.724244 

BW Util details:
bwutil = 0.448339 
total_CMD = 9671317 
util_bw = 4336028 
Wasted_Col = 2423805 
Wasted_Row = 985976 
Idle = 1925508 

BW Util Bottlenecks: 
RCDc_limit = 2410002 
RCDWRc_limit = 19188 
WTRc_limit = 111009 
RTWc_limit = 129429 
CCDLc_limit = 817150 
rwq = 0 
CCDLc_limit_alone = 802139 
WTRc_limit_alone = 106014 
RTWc_limit_alone = 119413 

Commands details: 
total_CMD = 9671317 
n_nop = 8231004 
Read = 1063395 
Write = 0 
L2_Alloc = 0 
L2_WB = 20612 
n_act = 181838 
n_pre = 181822 
n_ref = 0 
n_req = 1068548 
total_req = 1084007 

Dual Bus Interface Util: 
issued_total_row = 363660 
issued_total_col = 1084007 
Row_Bus_Util =  0.037602 
CoL_Bus_Util = 0.112085 
Either_Row_CoL_Bus_Util = 0.148926 
Issued_on_Two_Bus_Simul_Util = 0.000760 
issued_two_Eff = 0.005106 
queue_avg = 4.428303 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.4283
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9671317 n_nop=8231083 n_act=181691 n_pre=181675 n_ref_event=0 n_req=1068549 n_rd=1063395 n_rd_L2_A=0 n_write=0 n_wr_bk=20616 bw_util=0.4483
n_activity=8573160 dram_eff=0.5058
bk0: 66587a 8635284i bk1: 66549a 8639707i bk2: 66519a 8638958i bk3: 66513a 8647311i bk4: 66506a 8640067i bk5: 66504a 8648520i bk6: 66421a 8640543i bk7: 66442a 8642281i bk8: 66434a 8641605i bk9: 66420a 8649177i bk10: 66407a 8638047i bk11: 66413a 8644534i bk12: 66417a 8634714i bk13: 66432a 8652892i bk14: 66413a 8644122i bk15: 66418a 8646856i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829969
Row_Buffer_Locality_read = 0.832051
Row_Buffer_Locality_write = 0.400272
Bank_Level_Parallism = 2.294159
Bank_Level_Parallism_Col = 1.853884
Bank_Level_Parallism_Ready = 1.248373
write_to_read_ratio_blp_rw_average = 0.030399
GrpLevelPara = 1.718368 

BW Util details:
bwutil = 0.448341 
total_CMD = 9671317 
util_bw = 4336044 
Wasted_Col = 2430661 
Wasted_Row = 987699 
Idle = 1916913 

BW Util Bottlenecks: 
RCDc_limit = 2416269 
RCDWRc_limit = 19439 
WTRc_limit = 110601 
RTWc_limit = 130206 
CCDLc_limit = 819212 
rwq = 0 
CCDLc_limit_alone = 804225 
WTRc_limit_alone = 105554 
RTWc_limit_alone = 120266 

Commands details: 
total_CMD = 9671317 
n_nop = 8231083 
Read = 1063395 
Write = 0 
L2_Alloc = 0 
L2_WB = 20616 
n_act = 181691 
n_pre = 181675 
n_ref = 0 
n_req = 1068549 
total_req = 1084011 

Dual Bus Interface Util: 
issued_total_row = 363366 
issued_total_col = 1084011 
Row_Bus_Util =  0.037572 
CoL_Bus_Util = 0.112085 
Either_Row_CoL_Bus_Util = 0.148918 
Issued_on_Two_Bus_Simul_Util = 0.000739 
issued_two_Eff = 0.004960 
queue_avg = 4.384864 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.38486
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9671317 n_nop=8229953 n_act=182350 n_pre=182334 n_ref_event=0 n_req=1068534 n_rd=1063380 n_rd_L2_A=0 n_write=0 n_wr_bk=20616 bw_util=0.4483
n_activity=8579577 dram_eff=0.5054
bk0: 66557a 8632374i bk1: 66556a 8639155i bk2: 66475a 8639851i bk3: 66493a 8640609i bk4: 66495a 8643689i bk5: 66483a 8644967i bk6: 66455a 8641349i bk7: 66473a 8641307i bk8: 66413a 8636548i bk9: 66432a 8641450i bk10: 66388a 8638256i bk11: 66431a 8637677i bk12: 66456a 8640198i bk13: 66457a 8650025i bk14: 66385a 8632407i bk15: 66431a 8649599i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829349
Row_Buffer_Locality_read = 0.831421
Row_Buffer_Locality_write = 0.402018
Bank_Level_Parallism = 2.296965
Bank_Level_Parallism_Col = 1.854423
Bank_Level_Parallism_Ready = 1.248488
write_to_read_ratio_blp_rw_average = 0.030527
GrpLevelPara = 1.718897 

BW Util details:
bwutil = 0.448334 
total_CMD = 9671317 
util_bw = 4335984 
Wasted_Col = 2436938 
Wasted_Row = 988200 
Idle = 1910195 

BW Util Bottlenecks: 
RCDc_limit = 2427792 
RCDWRc_limit = 18934 
WTRc_limit = 111576 
RTWc_limit = 130153 
CCDLc_limit = 820876 
rwq = 0 
CCDLc_limit_alone = 806486 
WTRc_limit_alone = 106808 
RTWc_limit_alone = 120531 

Commands details: 
total_CMD = 9671317 
n_nop = 8229953 
Read = 1063380 
Write = 0 
L2_Alloc = 0 
L2_WB = 20616 
n_act = 182350 
n_pre = 182334 
n_ref = 0 
n_req = 1068534 
total_req = 1083996 

Dual Bus Interface Util: 
issued_total_row = 364684 
issued_total_col = 1083996 
Row_Bus_Util =  0.037708 
CoL_Bus_Util = 0.112084 
Either_Row_CoL_Bus_Util = 0.149035 
Issued_on_Two_Bus_Simul_Util = 0.000756 
issued_two_Eff = 0.005076 
queue_avg = 4.402478 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=4.40248
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9671317 n_nop=8229674 n_act=182522 n_pre=182506 n_ref_event=0 n_req=1068441 n_rd=1063287 n_rd_L2_A=0 n_write=0 n_wr_bk=20616 bw_util=0.4483
n_activity=8578994 dram_eff=0.5054
bk0: 66560a 8638642i bk1: 66587a 8644078i bk2: 66477a 8633216i bk3: 66493a 8640330i bk4: 66476a 8633218i bk5: 66488a 8637184i bk6: 66441a 8639903i bk7: 66410a 8651411i bk8: 66417a 8634624i bk9: 66416a 8644627i bk10: 66402a 8633199i bk11: 66417a 8639073i bk12: 66435a 8640399i bk13: 66420a 8636764i bk14: 66432a 8643348i bk15: 66416a 8642803i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829174
Row_Buffer_Locality_read = 0.831235
Row_Buffer_Locality_write = 0.403958
Bank_Level_Parallism = 2.298836
Bank_Level_Parallism_Col = 1.855641
Bank_Level_Parallism_Ready = 1.248874
write_to_read_ratio_blp_rw_average = 0.030357
GrpLevelPara = 1.719320 

BW Util details:
bwutil = 0.448296 
total_CMD = 9671317 
util_bw = 4335612 
Wasted_Col = 2436109 
Wasted_Row = 988403 
Idle = 1911193 

BW Util Bottlenecks: 
RCDc_limit = 2424158 
RCDWRc_limit = 19100 
WTRc_limit = 111170 
RTWc_limit = 127310 
CCDLc_limit = 820655 
rwq = 0 
CCDLc_limit_alone = 805844 
WTRc_limit_alone = 106064 
RTWc_limit_alone = 117605 

Commands details: 
total_CMD = 9671317 
n_nop = 8229674 
Read = 1063287 
Write = 0 
L2_Alloc = 0 
L2_WB = 20616 
n_act = 182522 
n_pre = 182506 
n_ref = 0 
n_req = 1068441 
total_req = 1083903 

Dual Bus Interface Util: 
issued_total_row = 365028 
issued_total_col = 1083903 
Row_Bus_Util =  0.037743 
CoL_Bus_Util = 0.112074 
Either_Row_CoL_Bus_Util = 0.149064 
Issued_on_Two_Bus_Simul_Util = 0.000754 
issued_two_Eff = 0.005055 
queue_avg = 4.411201 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.4112
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9671317 n_nop=8229802 n_act=182427 n_pre=182411 n_ref_event=0 n_req=1068485 n_rd=1063331 n_rd_L2_A=0 n_write=0 n_wr_bk=20616 bw_util=0.4483
n_activity=8575739 dram_eff=0.5056
bk0: 66541a 8637168i bk1: 66546a 8646173i bk2: 66480a 8634073i bk3: 66479a 8644208i bk4: 66499a 8636087i bk5: 66514a 8647259i bk6: 66448a 8641219i bk7: 66458a 8647663i bk8: 66420a 8634926i bk9: 66447a 8642763i bk10: 66396a 8631150i bk11: 66385a 8635815i bk12: 66423a 8637456i bk13: 66449a 8641575i bk14: 66419a 8631705i bk15: 66427a 8637641i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829269
Row_Buffer_Locality_read = 0.831346
Row_Buffer_Locality_write = 0.400854
Bank_Level_Parallism = 2.300272
Bank_Level_Parallism_Col = 1.857941
Bank_Level_Parallism_Ready = 1.249635
write_to_read_ratio_blp_rw_average = 0.031014
GrpLevelPara = 1.720883 

BW Util details:
bwutil = 0.448314 
total_CMD = 9671317 
util_bw = 4335788 
Wasted_Col = 2432754 
Wasted_Row = 990471 
Idle = 1912304 

BW Util Bottlenecks: 
RCDc_limit = 2425380 
RCDWRc_limit = 19202 
WTRc_limit = 109999 
RTWc_limit = 132078 
CCDLc_limit = 821139 
rwq = 0 
CCDLc_limit_alone = 805432 
WTRc_limit_alone = 104925 
RTWc_limit_alone = 121445 

Commands details: 
total_CMD = 9671317 
n_nop = 8229802 
Read = 1063331 
Write = 0 
L2_Alloc = 0 
L2_WB = 20616 
n_act = 182427 
n_pre = 182411 
n_ref = 0 
n_req = 1068485 
total_req = 1083947 

Dual Bus Interface Util: 
issued_total_row = 364838 
issued_total_col = 1083947 
Row_Bus_Util =  0.037724 
CoL_Bus_Util = 0.112079 
Either_Row_CoL_Bus_Util = 0.149051 
Issued_on_Two_Bus_Simul_Util = 0.000752 
issued_two_Eff = 0.005043 
queue_avg = 4.398738 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=4.39874
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9671317 n_nop=8229412 n_act=182516 n_pre=182500 n_ref_event=0 n_req=1068616 n_rd=1063462 n_rd_L2_A=0 n_write=0 n_wr_bk=20616 bw_util=0.4484
n_activity=8581213 dram_eff=0.5053
bk0: 66589a 8630458i bk1: 66576a 8638396i bk2: 66464a 8634564i bk3: 66516a 8635035i bk4: 66493a 8635708i bk5: 66480a 8649994i bk6: 66447a 8641354i bk7: 66452a 8647952i bk8: 66435a 8633441i bk9: 66438a 8642656i bk10: 66409a 8637041i bk11: 66426a 8641162i bk12: 66401a 8640112i bk13: 66419a 8645970i bk14: 66460a 8635796i bk15: 66457a 8637675i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829207
Row_Buffer_Locality_read = 0.831303
Row_Buffer_Locality_write = 0.396779
Bank_Level_Parallism = 2.298381
Bank_Level_Parallism_Col = 1.856648
Bank_Level_Parallism_Ready = 1.250557
write_to_read_ratio_blp_rw_average = 0.030652
GrpLevelPara = 1.718707 

BW Util details:
bwutil = 0.448368 
total_CMD = 9671317 
util_bw = 4336312 
Wasted_Col = 2436919 
Wasted_Row = 991117 
Idle = 1906969 

BW Util Bottlenecks: 
RCDc_limit = 2429527 
RCDWRc_limit = 19102 
WTRc_limit = 111175 
RTWc_limit = 130061 
CCDLc_limit = 821208 
rwq = 0 
CCDLc_limit_alone = 806083 
WTRc_limit_alone = 106147 
RTWc_limit_alone = 119964 

Commands details: 
total_CMD = 9671317 
n_nop = 8229412 
Read = 1063462 
Write = 0 
L2_Alloc = 0 
L2_WB = 20616 
n_act = 182516 
n_pre = 182500 
n_ref = 0 
n_req = 1068616 
total_req = 1084078 

Dual Bus Interface Util: 
issued_total_row = 365016 
issued_total_col = 1084078 
Row_Bus_Util =  0.037742 
CoL_Bus_Util = 0.112092 
Either_Row_CoL_Bus_Util = 0.149091 
Issued_on_Two_Bus_Simul_Util = 0.000743 
issued_two_Eff = 0.004986 
queue_avg = 4.411242 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=4.41124
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9671317 n_nop=8229691 n_act=182445 n_pre=182429 n_ref_event=0 n_req=1068598 n_rd=1063444 n_rd_L2_A=0 n_write=0 n_wr_bk=20616 bw_util=0.4484
n_activity=8571693 dram_eff=0.5059
bk0: 66596a 8627309i bk1: 66588a 8638003i bk2: 66503a 8635536i bk3: 66489a 8638977i bk4: 66454a 8638598i bk5: 66486a 8636179i bk6: 66432a 8639330i bk7: 66455a 8647045i bk8: 66447a 8639416i bk9: 66437a 8642604i bk10: 66432a 8635267i bk11: 66435a 8645223i bk12: 66405a 8638710i bk13: 66420a 8638238i bk14: 66434a 8631042i bk15: 66431a 8644736i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829271
Row_Buffer_Locality_read = 0.831356
Row_Buffer_Locality_write = 0.399107
Bank_Level_Parallism = 2.304264
Bank_Level_Parallism_Col = 1.859813
Bank_Level_Parallism_Ready = 1.251518
write_to_read_ratio_blp_rw_average = 0.030468
GrpLevelPara = 1.722420 

BW Util details:
bwutil = 0.448361 
total_CMD = 9671317 
util_bw = 4336240 
Wasted_Col = 2429058 
Wasted_Row = 986144 
Idle = 1919875 

BW Util Bottlenecks: 
RCDc_limit = 2418199 
RCDWRc_limit = 19815 
WTRc_limit = 111533 
RTWc_limit = 130206 
CCDLc_limit = 819304 
rwq = 0 
CCDLc_limit_alone = 804479 
WTRc_limit_alone = 106730 
RTWc_limit_alone = 120184 

Commands details: 
total_CMD = 9671317 
n_nop = 8229691 
Read = 1063444 
Write = 0 
L2_Alloc = 0 
L2_WB = 20616 
n_act = 182445 
n_pre = 182429 
n_ref = 0 
n_req = 1068598 
total_req = 1084060 

Dual Bus Interface Util: 
issued_total_row = 364874 
issued_total_col = 1084060 
Row_Bus_Util =  0.037727 
CoL_Bus_Util = 0.112090 
Either_Row_CoL_Bus_Util = 0.149062 
Issued_on_Two_Bus_Simul_Util = 0.000756 
issued_two_Eff = 0.005069 
queue_avg = 4.424946 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=4.42495
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9671317 n_nop=8229111 n_act=182697 n_pre=182681 n_ref_event=0 n_req=1068634 n_rd=1063480 n_rd_L2_A=0 n_write=0 n_wr_bk=20616 bw_util=0.4484
n_activity=8577049 dram_eff=0.5056
bk0: 66566a 8630976i bk1: 66559a 8635826i bk2: 66515a 8631416i bk3: 66506a 8636179i bk4: 66503a 8635194i bk5: 66494a 8639620i bk6: 66452a 8639955i bk7: 66449a 8642838i bk8: 66424a 8638624i bk9: 66412a 8641546i bk10: 66428a 8636564i bk11: 66423a 8640856i bk12: 66429a 8634115i bk13: 66422a 8639245i bk14: 66442a 8634546i bk15: 66456a 8646692i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829041
Row_Buffer_Locality_read = 0.831106
Row_Buffer_Locality_write = 0.402794
Bank_Level_Parallism = 2.301539
Bank_Level_Parallism_Col = 1.859578
Bank_Level_Parallism_Ready = 1.250880
write_to_read_ratio_blp_rw_average = 0.030521
GrpLevelPara = 1.722430 

BW Util details:
bwutil = 0.448376 
total_CMD = 9671317 
util_bw = 4336384 
Wasted_Col = 2433677 
Wasted_Row = 993302 
Idle = 1907954 

BW Util Bottlenecks: 
RCDc_limit = 2424785 
RCDWRc_limit = 19131 
WTRc_limit = 111409 
RTWc_limit = 132083 
CCDLc_limit = 820581 
rwq = 0 
CCDLc_limit_alone = 805749 
WTRc_limit_alone = 106597 
RTWc_limit_alone = 122063 

Commands details: 
total_CMD = 9671317 
n_nop = 8229111 
Read = 1063480 
Write = 0 
L2_Alloc = 0 
L2_WB = 20616 
n_act = 182697 
n_pre = 182681 
n_ref = 0 
n_req = 1068634 
total_req = 1084096 

Dual Bus Interface Util: 
issued_total_row = 365378 
issued_total_col = 1084096 
Row_Bus_Util =  0.037780 
CoL_Bus_Util = 0.112094 
Either_Row_CoL_Bus_Util = 0.149122 
Issued_on_Two_Bus_Simul_Util = 0.000752 
issued_two_Eff = 0.005040 
queue_avg = 4.427920 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.42792

========= L2 cache stats =========
L2_cache_bank[0]: Access = 726415, Miss = 542125, Miss_rate = 0.746, Pending_hits = 95225, Reservation_fails = 0
L2_cache_bank[1]: Access = 725986, Miss = 542069, Miss_rate = 0.747, Pending_hits = 95053, Reservation_fails = 0
L2_cache_bank[2]: Access = 726027, Miss = 542147, Miss_rate = 0.747, Pending_hits = 95197, Reservation_fails = 0
L2_cache_bank[3]: Access = 726359, Miss = 542063, Miss_rate = 0.746, Pending_hits = 95630, Reservation_fails = 0
L2_cache_bank[4]: Access = 725915, Miss = 542099, Miss_rate = 0.747, Pending_hits = 94835, Reservation_fails = 0
L2_cache_bank[5]: Access = 725912, Miss = 542086, Miss_rate = 0.747, Pending_hits = 95121, Reservation_fails = 0
L2_cache_bank[6]: Access = 726329, Miss = 542084, Miss_rate = 0.746, Pending_hits = 94870, Reservation_fails = 0
L2_cache_bank[7]: Access = 725897, Miss = 542129, Miss_rate = 0.747, Pending_hits = 94332, Reservation_fails = 0
L2_cache_bank[8]: Access = 725837, Miss = 542095, Miss_rate = 0.747, Pending_hits = 94287, Reservation_fails = 0
L2_cache_bank[9]: Access = 726391, Miss = 542132, Miss_rate = 0.746, Pending_hits = 94515, Reservation_fails = 0
L2_cache_bank[10]: Access = 725970, Miss = 542120, Miss_rate = 0.747, Pending_hits = 94084, Reservation_fails = 0
L2_cache_bank[11]: Access = 726052, Miss = 542107, Miss_rate = 0.747, Pending_hits = 94531, Reservation_fails = 0
L2_cache_bank[12]: Access = 726425, Miss = 542040, Miss_rate = 0.746, Pending_hits = 94393, Reservation_fails = 0
L2_cache_bank[13]: Access = 726149, Miss = 542172, Miss_rate = 0.747, Pending_hits = 94305, Reservation_fails = 0
L2_cache_bank[14]: Access = 726022, Miss = 542056, Miss_rate = 0.747, Pending_hits = 94466, Reservation_fails = 0
L2_cache_bank[15]: Access = 726426, Miss = 542063, Miss_rate = 0.746, Pending_hits = 94839, Reservation_fails = 0
L2_cache_bank[16]: Access = 725952, Miss = 542042, Miss_rate = 0.747, Pending_hits = 94508, Reservation_fails = 0
L2_cache_bank[17]: Access = 725912, Miss = 542121, Miss_rate = 0.747, Pending_hits = 94714, Reservation_fails = 0
L2_cache_bank[18]: Access = 726277, Miss = 542114, Miss_rate = 0.746, Pending_hits = 95067, Reservation_fails = 0
L2_cache_bank[19]: Access = 725911, Miss = 542180, Miss_rate = 0.747, Pending_hits = 95256, Reservation_fails = 0
L2_cache_bank[20]: Access = 725985, Miss = 542119, Miss_rate = 0.747, Pending_hits = 95109, Reservation_fails = 0
L2_cache_bank[21]: Access = 726514, Miss = 542157, Miss_rate = 0.746, Pending_hits = 95350, Reservation_fails = 0
L2_cache_bank[22]: Access = 726071, Miss = 542175, Miss_rate = 0.747, Pending_hits = 94919, Reservation_fails = 0
L2_cache_bank[23]: Access = 726040, Miss = 542137, Miss_rate = 0.747, Pending_hits = 95194, Reservation_fails = 0
L2_total_cache_accesses = 17426774
L2_total_cache_misses = 13010632
L2_total_cache_miss_rate = 0.7466
L2_total_cache_pending_hits = 2275800
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2069826
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2275800
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3196398
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9564234
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2275800
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 70516
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 62500
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 187500
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 17106258
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 320516
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.024
L2_cache_fill_port_util = 0.141

icnt_total_pkts_mem_to_simt=17426774
icnt_total_pkts_simt_to_mem=17426774
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 17426774
Req_Network_cycles = 3771278
Req_Network_injected_packets_per_cycle =       4.6209 
Req_Network_conflicts_per_cycle =       0.7767
Req_Network_conflicts_per_cycle_util =       0.7892
Req_Bank_Level_Parallism =       4.6955
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.2838
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1925

Reply_Network_injected_packets_num = 17426774
Reply_Network_cycles = 3771278
Reply_Network_injected_packets_per_cycle =        4.6209
Reply_Network_conflicts_per_cycle =        2.4155
Reply_Network_conflicts_per_cycle_util =       2.4515
Reply_Bank_Level_Parallism =       4.6898
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2405
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1540
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 15 hrs, 12 min, 58 sec (54778 sec)
gpgpu_simulation_rate = 86788 (inst/sec)
gpgpu_simulation_rate = 68 (cycle/sec)
gpgpu_silicon_slowdown = 20073529x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6966b60c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6966b600..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6966b5f8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6966b5f0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6966b608..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6966b5ec..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6966b6a0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6966b6a8..

GPGPU-Sim PTX: cudaLaunch for 0x0x56392a1adb8f (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (3206,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 28 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 29 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
Simulation cycle for kernel 4 is = 10000
Simulation cycle for kernel 4 is = 15000
Simulation cycle for kernel 4 is = 20000
Simulation cycle for kernel 4 is = 25000
Simulation cycle for kernel 4 is = 30000
Simulation cycle for kernel 4 is = 35000
Simulation cycle for kernel 4 is = 40000
Simulation cycle for kernel 4 is = 45000
Simulation cycle for kernel 4 is = 50000
Simulation cycle for kernel 4 is = 55000
Simulation cycle for kernel 4 is = 60000
Simulation cycle for kernel 4 is = 65000
Simulation cycle for kernel 4 is = 70000
Simulation cycle for kernel 4 is = 75000
Simulation cycle for kernel 4 is = 80000
Simulation cycle for kernel 4 is = 85000
Simulation cycle for kernel 4 is = 90000
Simulation cycle for kernel 4 is = 95000
Simulation cycle for kernel 4 is = 100000
Simulation cycle for kernel 4 is = 105000
Simulation cycle for kernel 4 is = 110000
Simulation cycle for kernel 4 is = 115000
Simulation cycle for kernel 4 is = 120000
Simulation cycle for kernel 4 is = 125000
Simulation cycle for kernel 4 is = 130000
Simulation cycle for kernel 4 is = 135000
Simulation cycle for kernel 4 is = 140000
Simulation cycle for kernel 4 is = 145000
Simulation cycle for kernel 4 is = 150000
Simulation cycle for kernel 4 is = 155000
Simulation cycle for kernel 4 is = 160000
Simulation cycle for kernel 4 is = 165000
Simulation cycle for kernel 4 is = 170000
Simulation cycle for kernel 4 is = 175000
Simulation cycle for kernel 4 is = 180000
Simulation cycle for kernel 4 is = 185000
Simulation cycle for kernel 4 is = 190000
Simulation cycle for kernel 4 is = 195000
Simulation cycle for kernel 4 is = 200000
Simulation cycle for kernel 4 is = 205000
Simulation cycle for kernel 4 is = 210000
Simulation cycle for kernel 4 is = 215000
Simulation cycle for kernel 4 is = 220000
Simulation cycle for kernel 4 is = 225000
Simulation cycle for kernel 4 is = 230000
Simulation cycle for kernel 4 is = 235000
Simulation cycle for kernel 4 is = 240000
Simulation cycle for kernel 4 is = 245000
Simulation cycle for kernel 4 is = 250000
Simulation cycle for kernel 4 is = 255000
Simulation cycle for kernel 4 is = 260000
Simulation cycle for kernel 4 is = 265000
Simulation cycle for kernel 4 is = 270000
Simulation cycle for kernel 4 is = 275000
Simulation cycle for kernel 4 is = 280000
Simulation cycle for kernel 4 is = 285000
Simulation cycle for kernel 4 is = 290000
Simulation cycle for kernel 4 is = 295000
Simulation cycle for kernel 4 is = 300000
Simulation cycle for kernel 4 is = 305000
Simulation cycle for kernel 4 is = 310000
Simulation cycle for kernel 4 is = 315000
Simulation cycle for kernel 4 is = 320000
Simulation cycle for kernel 4 is = 325000
Simulation cycle for kernel 4 is = 330000
Simulation cycle for kernel 4 is = 335000
Simulation cycle for kernel 4 is = 340000
Simulation cycle for kernel 4 is = 345000
Simulation cycle for kernel 4 is = 350000
Simulation cycle for kernel 4 is = 355000
Simulation cycle for kernel 4 is = 360000
Simulation cycle for kernel 4 is = 365000
Simulation cycle for kernel 4 is = 370000
Simulation cycle for kernel 4 is = 375000
Simulation cycle for kernel 4 is = 380000
Simulation cycle for kernel 4 is = 385000
Simulation cycle for kernel 4 is = 390000
Simulation cycle for kernel 4 is = 395000
Simulation cycle for kernel 4 is = 400000
Simulation cycle for kernel 4 is = 405000
Simulation cycle for kernel 4 is = 410000
Simulation cycle for kernel 4 is = 415000
Simulation cycle for kernel 4 is = 420000
Simulation cycle for kernel 4 is = 425000
Simulation cycle for kernel 4 is = 430000
Simulation cycle for kernel 4 is = 435000
Simulation cycle for kernel 4 is = 440000
Simulation cycle for kernel 4 is = 445000
Simulation cycle for kernel 4 is = 450000
Simulation cycle for kernel 4 is = 455000
Simulation cycle for kernel 4 is = 460000
Simulation cycle for kernel 4 is = 465000
Simulation cycle for kernel 4 is = 470000
Simulation cycle for kernel 4 is = 475000
Simulation cycle for kernel 4 is = 480000
Simulation cycle for kernel 4 is = 485000
Simulation cycle for kernel 4 is = 490000
Simulation cycle for kernel 4 is = 495000
Simulation cycle for kernel 4 is = 500000
Simulation cycle for kernel 4 is = 505000
Simulation cycle for kernel 4 is = 510000
Simulation cycle for kernel 4 is = 515000
Simulation cycle for kernel 4 is = 520000
Simulation cycle for kernel 4 is = 525000
Simulation cycle for kernel 4 is = 530000
Simulation cycle for kernel 4 is = 535000
Simulation cycle for kernel 4 is = 540000
Simulation cycle for kernel 4 is = 545000
Simulation cycle for kernel 4 is = 550000
Simulation cycle for kernel 4 is = 555000
Simulation cycle for kernel 4 is = 560000
Simulation cycle for kernel 4 is = 565000
Simulation cycle for kernel 4 is = 570000
Simulation cycle for kernel 4 is = 575000
Simulation cycle for kernel 4 is = 580000
Simulation cycle for kernel 4 is = 585000
Simulation cycle for kernel 4 is = 590000
Simulation cycle for kernel 4 is = 595000
Simulation cycle for kernel 4 is = 600000
Simulation cycle for kernel 4 is = 605000
Simulation cycle for kernel 4 is = 610000
Simulation cycle for kernel 4 is = 615000
Simulation cycle for kernel 4 is = 620000
Simulation cycle for kernel 4 is = 625000
Simulation cycle for kernel 4 is = 630000
Simulation cycle for kernel 4 is = 635000
Simulation cycle for kernel 4 is = 640000
Simulation cycle for kernel 4 is = 645000
Simulation cycle for kernel 4 is = 650000
Simulation cycle for kernel 4 is = 655000
Simulation cycle for kernel 4 is = 660000
Simulation cycle for kernel 4 is = 665000
Simulation cycle for kernel 4 is = 670000
Simulation cycle for kernel 4 is = 675000
Simulation cycle for kernel 4 is = 680000
Simulation cycle for kernel 4 is = 685000
Simulation cycle for kernel 4 is = 690000
Simulation cycle for kernel 4 is = 695000
Simulation cycle for kernel 4 is = 700000
Simulation cycle for kernel 4 is = 705000
Simulation cycle for kernel 4 is = 710000
Simulation cycle for kernel 4 is = 715000
Simulation cycle for kernel 4 is = 720000
Simulation cycle for kernel 4 is = 725000
Simulation cycle for kernel 4 is = 730000
Simulation cycle for kernel 4 is = 735000
Simulation cycle for kernel 4 is = 740000
Simulation cycle for kernel 4 is = 745000
Simulation cycle for kernel 4 is = 750000
Simulation cycle for kernel 4 is = 755000
Simulation cycle for kernel 4 is = 760000
Simulation cycle for kernel 4 is = 765000
Simulation cycle for kernel 4 is = 770000
Simulation cycle for kernel 4 is = 775000
Simulation cycle for kernel 4 is = 780000
Simulation cycle for kernel 4 is = 785000
Simulation cycle for kernel 4 is = 790000
Simulation cycle for kernel 4 is = 795000
Simulation cycle for kernel 4 is = 800000
Simulation cycle for kernel 4 is = 805000
Simulation cycle for kernel 4 is = 810000
Simulation cycle for kernel 4 is = 815000
Simulation cycle for kernel 4 is = 820000
Simulation cycle for kernel 4 is = 825000
Simulation cycle for kernel 4 is = 830000
Simulation cycle for kernel 4 is = 835000
Simulation cycle for kernel 4 is = 840000
Simulation cycle for kernel 4 is = 845000
Simulation cycle for kernel 4 is = 850000
Simulation cycle for kernel 4 is = 855000
Simulation cycle for kernel 4 is = 860000
Simulation cycle for kernel 4 is = 865000
Simulation cycle for kernel 4 is = 870000
Simulation cycle for kernel 4 is = 875000
Simulation cycle for kernel 4 is = 880000
Simulation cycle for kernel 4 is = 885000
Simulation cycle for kernel 4 is = 890000
Simulation cycle for kernel 4 is = 895000
Simulation cycle for kernel 4 is = 900000
Simulation cycle for kernel 4 is = 905000
Simulation cycle for kernel 4 is = 910000
Simulation cycle for kernel 4 is = 915000
Simulation cycle for kernel 4 is = 920000
Simulation cycle for kernel 4 is = 925000
Simulation cycle for kernel 4 is = 930000
Simulation cycle for kernel 4 is = 935000
Simulation cycle for kernel 4 is = 940000
Destroy streams for kernel 5: size 0
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6966b60c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6966b600..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6966b5f8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6966b5f0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6966b608..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6966b5ec..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6966b6a0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6966b6a8..

GPGPU-Sim PTX: cudaLaunch for 0x0x56392a1adb8f (mode=performance simulation) on stream 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 5 
gpu_sim_cycle = 942043
gpu_sim_insn = 1188529317
gpu_ipc =    1261.6508
gpu_tot_sim_cycle = 4713321
gpu_tot_sim_insn = 5942646585
gpu_tot_ipc =    1260.8195
gpu_tot_issued_cta = 16030
gpu_occupancy = 98.9664% 
gpu_tot_occupancy = 99.0160% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.6374
partiton_level_parallism_total  =       4.6242
partiton_level_parallism_util =       4.7076
partiton_level_parallism_util_total  =       4.6979
L2_BW  =     202.5606 GB/Sec
L2_BW_total  =     201.9854 GB/Sec
gpu_total_sim_rate=87158

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 912690, Miss = 732924, Miss_rate = 0.803, Pending_hits = 176477, Reservation_fails = 52722
	L1D_cache_core[1]: Access = 915722, Miss = 731713, Miss_rate = 0.799, Pending_hits = 180688, Reservation_fails = 49604
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
	L1D_cache_core[2]: Access = 909086, Miss = 730029, Miss_rate = 0.803, Pending_hits = 176141, Reservation_fails = 53105
	L1D_cache_core[3]: Access = 899274, Miss = 711149, Miss_rate = 0.791, Pending_hits = 179814, Reservation_fails = 47434
	L1D_cache_core[4]: Access = 908899, Miss = 719299, Miss_rate = 0.791, Pending_hits = 179726, Reservation_fails = 46127
	L1D_cache_core[5]: Access = 905686, Miss = 724356, Miss_rate = 0.800, Pending_hits = 177982, Reservation_fails = 50592
	L1D_cache_core[6]: Access = 905689, Miss = 723630, Miss_rate = 0.799, Pending_hits = 178813, Reservation_fails = 52781
	L1D_cache_core[7]: Access = 914137, Miss = 718077, Miss_rate = 0.786, Pending_hits = 188702, Reservation_fails = 44971
	L1D_cache_core[8]: Access = 902285, Miss = 720516, Miss_rate = 0.799, Pending_hits = 175747, Reservation_fails = 49007
	L1D_cache_core[9]: Access = 909093, Miss = 725642, Miss_rate = 0.798, Pending_hits = 178937, Reservation_fails = 48007
	L1D_cache_core[10]: Access = 912522, Miss = 729879, Miss_rate = 0.800, Pending_hits = 179665, Reservation_fails = 48556
	L1D_cache_core[11]: Access = 912529, Miss = 731701, Miss_rate = 0.802, Pending_hits = 177593, Reservation_fails = 49039
	L1D_cache_core[12]: Access = 912443, Miss = 724348, Miss_rate = 0.794, Pending_hits = 183846, Reservation_fails = 47492
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (3206,1,1) blockDim = (256,1,1) 
	L1D_cache_core[13]: Access = 895506, Miss = 708835, Miss_rate = 0.792, Pending_hits = 181126, Reservation_fails = 49491
	L1D_cache_core[14]: Access = 905738, Miss = 725466, Miss_rate = 0.801, Pending_hits = 176770, Reservation_fails = 51884
	L1D_cache_core[15]: Access = 900611, Miss = 716259, Miss_rate = 0.795, Pending_hits = 179568, Reservation_fails = 54203
	L1D_cache_core[16]: Access = 909171, Miss = 718794, Miss_rate = 0.791, Pending_hits = 185411, Reservation_fails = 49397
	L1D_cache_core[17]: Access = 902296, Miss = 722342, Miss_rate = 0.801, Pending_hits = 177108, Reservation_fails = 47587
	L1D_cache_core[18]: Access = 902303, Miss = 720887, Miss_rate = 0.799, Pending_hits = 176580, Reservation_fails = 49709
	L1D_cache_core[19]: Access = 902688, Miss = 721552, Miss_rate = 0.799, Pending_hits = 177331, Reservation_fails = 50645
	L1D_cache_core[20]: Access = 910554, Miss = 728643, Miss_rate = 0.800, Pending_hits = 178759, Reservation_fails = 51551
	L1D_cache_core[21]: Access = 907787, Miss = 725688, Miss_rate = 0.799, Pending_hits = 178608, Reservation_fails = 47500
	L1D_cache_core[22]: Access = 905717, Miss = 721118, Miss_rate = 0.796, Pending_hits = 180796, Reservation_fails = 48904
	L1D_cache_core[23]: Access = 907729, Miss = 727877, Miss_rate = 0.802, Pending_hits = 176470, Reservation_fails = 49724
	L1D_cache_core[24]: Access = 915689, Miss = 737911, Miss_rate = 0.806, Pending_hits = 174826, Reservation_fails = 46854
	L1D_cache_core[25]: Access = 902292, Miss = 710678, Miss_rate = 0.788, Pending_hits = 186098, Reservation_fails = 50759
	L1D_cache_core[26]: Access = 910819, Miss = 727784, Miss_rate = 0.799, Pending_hits = 179241, Reservation_fails = 47081
	L1D_cache_core[27]: Access = 914239, Miss = 723990, Miss_rate = 0.792, Pending_hits = 184991, Reservation_fails = 51176
	L1D_cache_core[28]: Access = 909239, Miss = 723222, Miss_rate = 0.795, Pending_hits = 182113, Reservation_fails = 54882
	L1D_cache_core[29]: Access = 909127, Miss = 730410, Miss_rate = 0.803, Pending_hits = 174612, Reservation_fails = 45406
	L1D_total_cache_accesses = 27231560
	L1D_total_cache_misses = 21714719
	L1D_total_cache_miss_rate = 0.7974
	L1D_total_cache_pending_hits = 5384539
	L1D_total_cache_reservation_fails = 1486190
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.153
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 51640
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5384539
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5930574
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1461925
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 15464162
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 5384539
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 80662
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 91317
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 24265
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 228666
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 26830915
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 400645

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1461925
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 24265
ctas_completed 16030, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
196692, 230850, 230850, 230850, 230850, 230850, 230850, 197100, 195640, 229140, 229140, 228482, 228482, 228482, 228482, 195232, 195640, 229140, 229140, 229140, 229140, 229140, 229140, 195640, 197100, 230850, 230850, 230850, 230850, 230850, 230850, 197100, 
gpgpu_n_tot_thrd_icount = 6760261120
gpgpu_n_tot_w_icount = 211258160
gpgpu_n_stall_shd_mem = 4607417
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 21394736
gpgpu_n_mem_write_global = 400645
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 168361425
gpgpu_n_store_insn = 2500000
gpgpu_n_shmem_insn = 987156800
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 28725760
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 886
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4606531
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:17477817	W0_Idle:259288	W0_Scoreboard:330678131	W1:416650	W2:418560	W3:416585	W4:416585	W5:416585	W6:419875	W7:416585	W8:416585	W9:416585	W10:416585	W11:416585	W12:416585	W13:416585	W14:932675	W15:833235	W16:833235	W17:833235	W18:833235	W19:833235	W20:833235	W21:833235	W22:833235	W23:833235	W24:833235	W25:833235	W26:833235	W27:833235	W28:833235	W29:833235	W30:833235	W31:833235	W32:190739555
single_issue_nums: WS0:50809770	WS1:54819310	WS2:54819310	WS3:50809770	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 171157888 {8:21394736,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16025800 {40:400645,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 855789440 {40:21394736,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3205160 {8:400645,}
maxmflatency = 709 
max_icnt2mem_latency = 252 
maxmrqlatency = 339 
max_icnt2sh_latency = 78 
averagemflatency = 347 
avg_icnt2mem_latency = 42 
avg_mrq_latency = 15 
avg_icnt2sh_latency = 3 
mrq_lat_table:5501070 	684126 	831009 	1610770 	5032874 	2018903 	345994 	6969 	55 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2934302 	18853013 	8066 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	21557632 	229129 	8620 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	16891010 	3587221 	1098653 	205726 	12700 	71 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	4688 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     12212     12235      8653      8800      8770      8776      8686      8543      8796      8699      9549      9555     10279     10278     11075     11069 
dram[1]:     12230     12227      8698      8651      8836      8822      8781      8718      8752      8732      9553      9557     10274     10296     11090     11084 
dram[2]:     12242     12239      8422      8508      8573      8606      8892      8726      8743      8626      9563      9554     10292     10290     11078     11075 
dram[3]:     12243     12249      8628      8639      8605      8581      8612      8343      8632      8658      9552      9569     10285     10280     11105     11071 
dram[4]:     12258     12274      8565      8718      8562      8537      8847      8389      8644      8667      9565      9559     10276     10296     11049     11045 
dram[5]:     12270     12266      8522      8511      8574      8538      8385      8591      8676      8697      9558      9558     10292     10288     11067     11060 
dram[6]:     12201     12198      8726      8750      8587      8715      8593      8598      8716      8755      9549      9546     10285     10303     10982     10978 
dram[7]:     12204     12202      8724      8567      8758      8820      8585      8743      8764      8493      9560      9553     10301     10298     10963     10959 
dram[8]:     12187     12185      8637      8881      8774      8861      8751      8398      8754      8786      9536      9531     10300     10290     10956     10970 
dram[9]:     12194     12191      8565      8783      8745      8532      8467      8469      8848      8481      9551      9547     10285     10294     10982     10968 
dram[10]:     12190     12219      8575      8517      8534      8582      8659      8654      8735      8696      9559      9573     10308     10306     10965     11519 
dram[11]:     12217     12226      8673      8641      8595      8592      8662      8700      8611      8592      9558      9550     10303     10312     11515     11524 
average row accesses per activate:
dram[0]:  5.832531  5.892794  5.862727  5.867449  5.858255  5.858526  5.859861  5.877298  5.841273  5.851847  5.883058  5.903769  5.827071  5.842765  5.846531  5.850659 
dram[1]:  5.875386  5.877934  5.873892  5.872891  5.879479  5.882884  5.869180  5.886859  5.811317  5.823743  5.884323  5.900806  5.828595  5.874886  5.869724  5.871842 
dram[2]:  5.884808  5.878109  5.848740  5.906796  5.896696  5.902382  5.851826  5.895283  5.829192  5.843188  5.889304  5.884643  5.838068  5.873935  5.865270  5.898953 
dram[3]:  5.873280  5.899767  5.842948  5.883898  5.879296  5.903061  5.900969  5.916643  5.825159  5.850886  5.847684  5.846903  5.853404  5.843881  5.874155  5.901861 
dram[4]:  5.902202  5.932042  5.864172  5.916867  5.904307  5.923710  5.883572  5.863764  5.884480  5.861285  5.829014  5.826715  5.835967  5.885950  5.880798  5.912048 
dram[5]:  5.913686  5.896982  5.887511  5.920961  5.892542  5.911942  5.861778  5.851265  5.877384  5.895503  5.853917  5.878583  5.852353  5.915580  5.886089  5.867131 
dram[6]:  5.858784  5.869403  5.873918  5.878899  5.906705  5.917015  5.889343  5.869290  5.837494  5.855610  5.872010  5.854699  5.900537  5.904634  5.808317  5.884124 
dram[7]:  5.904009  5.898414  5.842488  5.852838  5.867655  5.849646  5.880194  5.888583  5.885662  5.920502  5.829968  5.864147  5.879580  5.862815  5.873698  5.846450 
dram[8]:  5.854453  5.889092  5.836374  5.866929  5.868447  5.896513  5.859288  5.876847  5.879718  5.866685  5.867407  5.850943  5.885432  5.881466  5.817294  5.848559 
dram[9]:  5.870404  5.890775  5.840165  5.832845  5.846121  5.886421  5.827692  5.858686  5.824916  5.833683  5.861456  5.902637  5.891165  5.888003  5.860132  5.844645 
dram[10]:  5.872263  5.898259  5.877419  5.873954  5.847695  5.869315  5.843542  5.863834  5.829170  5.827786  5.843995  5.877393  5.882643  5.841597  5.832471  5.884593 
dram[11]:  5.866049  5.873464  5.868413  5.864144  5.882432  5.873207  5.830447  5.850736  5.837470  5.849586  5.854158  5.880327  5.818480  5.818017  5.829374  5.880285 
average row locality = 16031770/2731729 = 5.868726
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     83236     83242     83124     83115     83086     83084     83062     83040     83101     83100     83110     83097     83032     83023     83043     83020 
dram[1]:     83268     83222     83101     83124     83118     83084     83048     83058     83097     83095     83075     83061     83048     83041     83057     83046 
dram[2]:     83208     83248     83108     83116     83109     83101     83088     83089     83109     83105     83075     83056     83026     83004     83022     83035 
dram[3]:     83238     83220     83148     83157     83086     83087     83081     83072     83092     83098     83064     83047     83011     83074     83025     83023 
dram[4]:     83225     83203     83129     83146     83081     83071     83082     83100     83089     83094     83054     83091     83066     83051     83037     83031 
dram[5]:     83234     83210     83120     83115     83115     83118     83060     83080     83100     83098     83071     83070     83037     83057     83013     83026 
dram[6]:     83219     83218     83074     83086     83109     83095     83105     83120     83082     83101     83053     83088     83069     83062     83003     83045 
dram[7]:     83227     83248     83083     83108     83085     83092     83087     83053     83094     83085     83056     83082     83043     83022     83043     83036 
dram[8]:     83204     83210     83089     83092     83108     83130     83089     83110     83092     83124     83058     83052     83026     83058     83033     83031 
dram[9]:     83244     83228     83079     83126     83106     83093     83105     83098     83106     83115     83073     83081     83013     83033     83073     83057 
dram[10]:     83247     83234     83112     83098     83070     83091     83075     83101     83132     83118     83099     83106     83010     83018     83029     83033 
dram[11]:     83223     83223     83119     83111     83107     83117     83092     83090     83105     83097     83092     83083     83037     83042     83043     83065 
total dram reads = 15954482
bank skew: 83268/83003 = 1.00
chip skew: 1329646/1329444 = 1.00
number of total write accesses:
dram[0]:      1680      1672      1656      1656      1600      1600      1600      1600      1600      1600      1600      1600      1600      1600      1548      1548 
dram[1]:      1684      1684      1656      1648      1600      1600      1600      1600      1600      1600      1600      1600      1600      1600      1548      1548 
dram[2]:      1684      1684      1648      1648      1600      1600      1600      1600      1600      1600      1600      1600      1600      1600      1552      1552 
dram[3]:      1684      1684      1648      1648      1600      1600      1600      1600      1600      1600      1600      1600      1600      1600      1552      1552 
dram[4]:      1684      1684      1648      1648      1600      1600      1600      1600      1600      1600      1600      1600      1600      1600      1552      1552 
dram[5]:      1684      1684      1648      1648      1600      1600      1600      1600      1600      1600      1600      1600      1600      1600      1548      1548 
dram[6]:      1684      1684      1648      1648      1600      1600      1600      1600      1600      1600      1600      1600      1600      1600      1548      1544 
dram[7]:      1684      1684      1648      1648      1600      1600      1600      1600      1600      1600      1600      1600      1600      1600      1548      1548 
dram[8]:      1684      1684      1648      1648      1600      1600      1600      1600      1600      1600      1600      1600      1600      1600      1548      1548 
dram[9]:      1684      1684      1648      1648      1600      1600      1600      1600      1600      1600      1600      1600      1600      1600      1548      1548 
dram[10]:      1684      1684      1648      1648      1600      1600      1600      1600      1600      1600      1600      1600      1600      1600      1548      1548 
dram[11]:      1684      1684      1648      1648      1600      1600      1600      1600      1600      1600      1600      1600      1600      1600      1548      1552 
total dram writes = 309152
bank skew: 1684/1544 = 1.09
chip skew: 25768/25756 = 1.00
average mf latency per bank:
dram[0]:        464       464       465       466       465       465       465       465       464       465       465       465       465       465       465       465
dram[1]:        464       466       466       466       464       464       465       465       465       466       464       465       464       465       465       465
dram[2]:        465       465       466       466       464       465       464       464       464       464       465       465       464       465       465       465
dram[3]:        465       464       466       466       465       465       464       465       464       464       464       464       464       464       464       465
dram[4]:        465       465       465       465       464       465       464       466       465       465       464       464       463       464       464       465
dram[5]:        464       464       465       466       464       465       465       465       465       465       464       464       464       464       464       464
dram[6]:        465       465       465       465       464       464       464       465       465       465       464       465       464       464       465       465
dram[7]:        465       465       465       466       464       465       465       465       465       465       464       464       464       464       465       465
dram[8]:        464       465       465       466       465       465       464       464       464       465       465       465       463       464       464       464
dram[9]:        464       464       465       465       465       465       465       465       465       465       464       464       464       465       464       465
dram[10]:        465       465       465       465       464       465       464       464       465       466       464       465       464       464       465       465
dram[11]:        465       464       465       465       463       464       464       464       465       465       464       464       464       464       464       464
maximum mf latency per bank:
dram[0]:        696       543       623       633       620       630       523       548       555       597       554       551       607       611       516       560
dram[1]:        709       561       635       653       616       627       585       558       556       566       541       549       575       604       565       548
dram[2]:        568       566       632       637       638       643       547       587       538       555       590       520       588       594       549       529
dram[3]:        545       542       629       633       619       622       538       542       540       619       485       523       651       562       516       558
dram[4]:        542       536       632       629       626       637       585       548       538       525       534       542       543       587       534       526
dram[5]:        548       546       625       629       633       637       524       524       500       511       566       626       559       514       537       604
dram[6]:        558       565       627       624       616       621       538       524       510       525       523       548       531       565       504       511
dram[7]:        547       549       621       634       616       635       572       572       508       582       517       537       543       580       507       509
dram[8]:        556       566       621       631       616       621       523       543       550       525       578       565       522       608       520       537
dram[9]:        561       548       616       629       614       634       517       535       565       561       567       563       524       576       520       526
dram[10]:        541       652       616       626       599       614       507       521       562       525       531       539       567       528       549       547
dram[11]:        551       550       629       629       621       630       555       543       559       602       504       525       591       592       497       525

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12087155 n_nop=10285126 n_act=227994 n_pre=227978 n_ref_event=4572360550251980812 n_req=1335955 n_rd=1329515 n_rd_L2_A=0 n_write=0 n_wr_bk=25760 bw_util=0.4485
n_activity=10717414 dram_eff=0.5058
bk0: 83236a 10787091i bk1: 83242a 10805080i bk2: 83124a 10792274i bk3: 83115a 10796395i bk4: 83086a 10795278i bk5: 83084a 10799023i bk6: 83062a 10795537i bk7: 83040a 10803400i bk8: 83101a 10794435i bk9: 83100a 10799707i bk10: 83110a 10796752i bk11: 83097a 10807240i bk12: 83032a 10793233i bk13: 83023a 10801031i bk14: 83043a 10794146i bk15: 83020a 10802800i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829343
Row_Buffer_Locality_read = 0.831438
Row_Buffer_Locality_write = 0.396894
Bank_Level_Parallism = 2.298981
Bank_Level_Parallism_Col = 1.865837
Bank_Level_Parallism_Ready = 1.250327
write_to_read_ratio_blp_rw_average = 0.030508
GrpLevelPara = 1.719015 

BW Util details:
bwutil = 0.448501 
total_CMD = 12087155 
util_bw = 5421100 
Wasted_Col = 3042752 
Wasted_Row = 1234581 
Idle = 2388722 

BW Util Bottlenecks: 
RCDc_limit = 3026357 
RCDWRc_limit = 24060 
WTRc_limit = 137186 
RTWc_limit = 163062 
CCDLc_limit = 1027452 
rwq = 0 
CCDLc_limit_alone = 1008939 
WTRc_limit_alone = 131331 
RTWc_limit_alone = 150404 

Commands details: 
total_CMD = 12087155 
n_nop = 10285126 
Read = 1329515 
Write = 0 
L2_Alloc = 0 
L2_WB = 25760 
n_act = 227994 
n_pre = 227978 
n_ref = 4572360550251980812 
n_req = 1335955 
total_req = 1355275 

Dual Bus Interface Util: 
issued_total_row = 455972 
issued_total_col = 1355275 
Row_Bus_Util =  0.037724 
CoL_Bus_Util = 0.112125 
Either_Row_CoL_Bus_Util = 0.149086 
Issued_on_Two_Bus_Simul_Util = 0.000763 
issued_two_Eff = 0.005115 
queue_avg = 4.389012 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.38901
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12087155 n_nop=10285733 n_act=227691 n_pre=227675 n_ref_event=0 n_req=1335985 n_rd=1329543 n_rd_L2_A=0 n_write=0 n_wr_bk=25768 bw_util=0.4485
n_activity=10723013 dram_eff=0.5056
bk0: 83268a 10792085i bk1: 83222a 10800686i bk2: 83101a 10796060i bk3: 83124a 10804721i bk4: 83118a 10793842i bk5: 83084a 10805005i bk6: 83048a 10795381i bk7: 83058a 10804085i bk8: 83097a 10783913i bk9: 83095a 10792689i bk10: 83075a 10792662i bk11: 83061a 10803426i bk12: 83048a 10793396i bk13: 83041a 10804085i bk14: 83057a 10795945i bk15: 83046a 10801059i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829574
Row_Buffer_Locality_read = 0.831654
Row_Buffer_Locality_write = 0.400186
Bank_Level_Parallism = 2.299623
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.249361
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.448513 
total_CMD = 12087155 
util_bw = 5421244 
Wasted_Col = 3039683 
Wasted_Row = 1238081 
Idle = 2388147 

BW Util Bottlenecks: 
RCDc_limit = 3026499 
RCDWRc_limit = 23607 
WTRc_limit = 137204 
RTWc_limit = 166943 
CCDLc_limit = 1027256 
rwq = 0 
CCDLc_limit_alone = 1008399 
WTRc_limit_alone = 131218 
RTWc_limit_alone = 154072 

Commands details: 
total_CMD = 12087155 
n_nop = 10285733 
Read = 1329543 
Write = 0 
L2_Alloc = 0 
L2_WB = 25768 
n_act = 227691 
n_pre = 227675 
n_ref = 0 
n_req = 1335985 
total_req = 1355311 

Dual Bus Interface Util: 
issued_total_row = 455366 
issued_total_col = 1355311 
Row_Bus_Util =  0.037674 
CoL_Bus_Util = 0.112128 
Either_Row_CoL_Bus_Util = 0.149036 
Issued_on_Two_Bus_Simul_Util = 0.000766 
issued_two_Eff = 0.005138 
queue_avg = 4.401799 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.4018
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12087155 n_nop=10286154 n_act=227433 n_pre=227417 n_ref_event=0 n_req=1335941 n_rd=1329499 n_rd_L2_A=0 n_write=0 n_wr_bk=25768 bw_util=0.4485
n_activity=10724733 dram_eff=0.5055
bk0: 83208a 10797184i bk1: 83248a 10800540i bk2: 83108a 10792633i bk3: 83116a 10808401i bk4: 83109a 10802392i bk5: 83101a 10806503i bk6: 83088a 10795627i bk7: 83089a 10805422i bk8: 83109a 10791953i bk9: 83105a 10801623i bk10: 83075a 10800567i bk11: 83056a 10806778i bk12: 83026a 10794019i bk13: 83004a 10802673i bk14: 83022a 10794595i bk15: 83035a 10805775i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829761
Row_Buffer_Locality_read = 0.831869
Row_Buffer_Locality_write = 0.394753
Bank_Level_Parallism = 2.292789
Bank_Level_Parallism_Col = 1.852342
Bank_Level_Parallism_Ready = 1.248869
write_to_read_ratio_blp_rw_average = 0.031057
GrpLevelPara = 1.717091 

BW Util details:
bwutil = 0.448498 
total_CMD = 12087155 
util_bw = 5421068 
Wasted_Col = 3049409 
Wasted_Row = 1235458 
Idle = 2381220 

BW Util Bottlenecks: 
RCDc_limit = 3029449 
RCDWRc_limit = 24081 
WTRc_limit = 140835 
RTWc_limit = 164480 
CCDLc_limit = 1031192 
rwq = 0 
CCDLc_limit_alone = 1011759 
WTRc_limit_alone = 134441 
RTWc_limit_alone = 151441 

Commands details: 
total_CMD = 12087155 
n_nop = 10286154 
Read = 1329499 
Write = 0 
L2_Alloc = 0 
L2_WB = 25768 
n_act = 227433 
n_pre = 227417 
n_ref = 0 
n_req = 1335941 
total_req = 1355267 

Dual Bus Interface Util: 
issued_total_row = 454850 
issued_total_col = 1355267 
Row_Bus_Util =  0.037631 
CoL_Bus_Util = 0.112125 
Either_Row_CoL_Bus_Util = 0.149001 
Issued_on_Two_Bus_Simul_Util = 0.000754 
issued_two_Eff = 0.005062 
queue_avg = 4.408016 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.40802
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12087155 n_nop=10286008 n_act=227543 n_pre=227527 n_ref_event=0 n_req=1335965 n_rd=1329523 n_rd_L2_A=0 n_write=0 n_wr_bk=25768 bw_util=0.4485
n_activity=10718583 dram_eff=0.5058
bk0: 83238a 10788866i bk1: 83220a 10800065i bk2: 83148a 10788556i bk3: 83157a 10801645i bk4: 83086a 10795311i bk5: 83087a 10806725i bk6: 83081a 10798240i bk7: 83072a 10805748i bk8: 83092a 10789880i bk9: 83098a 10799971i bk10: 83064a 10793564i bk11: 83047a 10798945i bk12: 83011a 10795717i bk13: 83074a 10797387i bk14: 83025a 10798243i bk15: 83023a 10809643i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829682
Row_Buffer_Locality_read = 0.831822
Row_Buffer_Locality_write = 0.388078
Bank_Level_Parallism = 2.299051
Bank_Level_Parallism_Col = 1.858327
Bank_Level_Parallism_Ready = 1.251030
write_to_read_ratio_blp_rw_average = 0.030885
GrpLevelPara = 1.721614 

BW Util details:
bwutil = 0.448506 
total_CMD = 12087155 
util_bw = 5421164 
Wasted_Col = 3038583 
Wasted_Row = 1237050 
Idle = 2390358 

BW Util Bottlenecks: 
RCDc_limit = 3024939 
RCDWRc_limit = 23938 
WTRc_limit = 140405 
RTWc_limit = 164329 
CCDLc_limit = 1023878 
rwq = 0 
CCDLc_limit_alone = 1005033 
WTRc_limit_alone = 134072 
RTWc_limit_alone = 151817 

Commands details: 
total_CMD = 12087155 
n_nop = 10286008 
Read = 1329523 
Write = 0 
L2_Alloc = 0 
L2_WB = 25768 
n_act = 227543 
n_pre = 227527 
n_ref = 0 
n_req = 1335965 
total_req = 1355291 

Dual Bus Interface Util: 
issued_total_row = 455070 
issued_total_col = 1355291 
Row_Bus_Util =  0.037649 
CoL_Bus_Util = 0.112127 
Either_Row_CoL_Bus_Util = 0.149013 
Issued_on_Two_Bus_Simul_Util = 0.000762 
issued_two_Eff = 0.005116 
queue_avg = 4.391058 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.39106
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12087155 n_nop=10286829 n_act=227155 n_pre=227139 n_ref_event=0 n_req=1335992 n_rd=1329550 n_rd_L2_A=0 n_write=0 n_wr_bk=25768 bw_util=0.4485
n_activity=10702768 dram_eff=0.5065
bk0: 83225a 10793032i bk1: 83203a 10802712i bk2: 83129a 10790092i bk3: 83146a 10801311i bk4: 83081a 10799288i bk5: 83071a 10807346i bk6: 83082a 10795614i bk7: 83100a 10797379i bk8: 83089a 10797470i bk9: 83094a 10797061i bk10: 83054a 10786382i bk11: 83091a 10795053i bk12: 83066a 10788254i bk13: 83051a 10800906i bk14: 83037a 10797085i bk15: 83031a 10807361i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829976
Row_Buffer_Locality_read = 0.832091
Row_Buffer_Locality_write = 0.393356
Bank_Level_Parallism = 2.304581
Bank_Level_Parallism_Col = 1.863961
Bank_Level_Parallism_Ready = 1.255166
write_to_read_ratio_blp_rw_average = 0.030543
GrpLevelPara = 1.724068 

BW Util details:
bwutil = 0.448515 
total_CMD = 12087155 
util_bw = 5421272 
Wasted_Col = 3025809 
Wasted_Row = 1231890 
Idle = 2408184 

BW Util Bottlenecks: 
RCDc_limit = 3006629 
RCDWRc_limit = 23686 
WTRc_limit = 138486 
RTWc_limit = 162932 
CCDLc_limit = 1022386 
rwq = 0 
CCDLc_limit_alone = 1003350 
WTRc_limit_alone = 132168 
RTWc_limit_alone = 150214 

Commands details: 
total_CMD = 12087155 
n_nop = 10286829 
Read = 1329550 
Write = 0 
L2_Alloc = 0 
L2_WB = 25768 
n_act = 227155 
n_pre = 227139 
n_ref = 0 
n_req = 1335992 
total_req = 1355318 

Dual Bus Interface Util: 
issued_total_row = 454294 
issued_total_col = 1355318 
Row_Bus_Util =  0.037585 
CoL_Bus_Util = 0.112129 
Either_Row_CoL_Bus_Util = 0.148945 
Issued_on_Two_Bus_Simul_Util = 0.000768 
issued_two_Eff = 0.005158 
queue_avg = 4.416068 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.41607
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12087155 n_nop=10286869 n_act=227011 n_pre=226995 n_ref_event=0 n_req=1335964 n_rd=1329524 n_rd_L2_A=0 n_write=0 n_wr_bk=25760 bw_util=0.4485
n_activity=10710088 dram_eff=0.5062
bk0: 83234a 10796576i bk1: 83210a 10800494i bk2: 83120a 10793462i bk3: 83115a 10805838i bk4: 83115a 10794524i bk5: 83118a 10806327i bk6: 83060a 10795861i bk7: 83080a 10795912i bk8: 83100a 10797491i bk9: 83098a 10807441i bk10: 83071a 10794060i bk11: 83070a 10800063i bk12: 83037a 10790226i bk13: 83057a 10810882i bk14: 83013a 10801831i bk15: 83026a 10807026i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830080
Row_Buffer_Locality_read = 0.832165
Row_Buffer_Locality_write = 0.399534
Bank_Level_Parallism = 2.299454
Bank_Level_Parallism_Col = 1.859061
Bank_Level_Parallism_Ready = 1.251473
write_to_read_ratio_blp_rw_average = 0.030839
GrpLevelPara = 1.720514 

BW Util details:
bwutil = 0.448504 
total_CMD = 12087155 
util_bw = 5421136 
Wasted_Col = 3031313 
Wasted_Row = 1231223 
Idle = 2403483 

BW Util Bottlenecks: 
RCDc_limit = 3011248 
RCDWRc_limit = 24199 
WTRc_limit = 137923 
RTWc_limit = 164808 
CCDLc_limit = 1025071 
rwq = 0 
CCDLc_limit_alone = 1006034 
WTRc_limit_alone = 131625 
RTWc_limit_alone = 152069 

Commands details: 
total_CMD = 12087155 
n_nop = 10286869 
Read = 1329524 
Write = 0 
L2_Alloc = 0 
L2_WB = 25760 
n_act = 227011 
n_pre = 226995 
n_ref = 0 
n_req = 1335964 
total_req = 1355284 

Dual Bus Interface Util: 
issued_total_row = 454006 
issued_total_col = 1355284 
Row_Bus_Util =  0.037561 
CoL_Bus_Util = 0.112126 
Either_Row_CoL_Bus_Util = 0.148942 
Issued_on_Two_Bus_Simul_Util = 0.000745 
issued_two_Eff = 0.005001 
queue_avg = 4.382384 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.38238
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12087155 n_nop=10286069 n_act=227454 n_pre=227438 n_ref_event=0 n_req=1335968 n_rd=1329529 n_rd_L2_A=0 n_write=0 n_wr_bk=25756 bw_util=0.4485
n_activity=10715238 dram_eff=0.5059
bk0: 83219a 10791071i bk1: 83218a 10796682i bk2: 83074a 10797801i bk3: 83086a 10799686i bk4: 83109a 10801395i bk5: 83095a 10806119i bk6: 83105a 10798279i bk7: 83120a 10798404i bk8: 83082a 10795098i bk9: 83101a 10803460i bk10: 83053a 10796184i bk11: 83088a 10795071i bk12: 83069a 10799267i bk13: 83062a 10809126i bk14: 83003a 10790822i bk15: 83045a 10809196i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829749
Row_Buffer_Locality_read = 0.831825
Row_Buffer_Locality_write = 0.400994
Bank_Level_Parallism = 2.299701
Bank_Level_Parallism_Col = 1.858572
Bank_Level_Parallism_Ready = 1.251554
write_to_read_ratio_blp_rw_average = 0.030654
GrpLevelPara = 1.720794 

BW Util details:
bwutil = 0.448504 
total_CMD = 12087155 
util_bw = 5421140 
Wasted_Col = 3034750 
Wasted_Row = 1231996 
Idle = 2399269 

BW Util Bottlenecks: 
RCDc_limit = 3021230 
RCDWRc_limit = 23631 
WTRc_limit = 140145 
RTWc_limit = 163141 
CCDLc_limit = 1024652 
rwq = 0 
CCDLc_limit_alone = 1006363 
WTRc_limit_alone = 134109 
RTWc_limit_alone = 150888 

Commands details: 
total_CMD = 12087155 
n_nop = 10286069 
Read = 1329529 
Write = 0 
L2_Alloc = 0 
L2_WB = 25756 
n_act = 227454 
n_pre = 227438 
n_ref = 0 
n_req = 1335968 
total_req = 1355285 

Dual Bus Interface Util: 
issued_total_row = 454892 
issued_total_col = 1355285 
Row_Bus_Util =  0.037634 
CoL_Bus_Util = 0.112126 
Either_Row_CoL_Bus_Util = 0.149008 
Issued_on_Two_Bus_Simul_Util = 0.000752 
issued_two_Eff = 0.005048 
queue_avg = 4.391301 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=4.3913
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12087155 n_nop=10286093 n_act=227521 n_pre=227505 n_ref_event=0 n_req=1335884 n_rd=1329444 n_rd_L2_A=0 n_write=0 n_wr_bk=25760 bw_util=0.4485
n_activity=10709248 dram_eff=0.5062
bk0: 83227a 10795710i bk1: 83248a 10800079i bk2: 83083a 10787704i bk3: 83108a 10796153i bk4: 83085a 10792462i bk5: 83092a 10793740i bk6: 83087a 10797291i bk7: 83053a 10809028i bk8: 83094a 10797407i bk9: 83085a 10808227i bk10: 83056a 10790739i bk11: 83082a 10798877i bk12: 83043a 10801474i bk13: 83022a 10800772i bk14: 83043a 10799644i bk15: 83036a 10799025i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829688
Row_Buffer_Locality_read = 0.831760
Row_Buffer_Locality_write = 0.402019
Bank_Level_Parallism = 2.302510
Bank_Level_Parallism_Col = 1.860309
Bank_Level_Parallism_Ready = 1.251255
write_to_read_ratio_blp_rw_average = 0.030649
GrpLevelPara = 1.721712 

BW Util details:
bwutil = 0.448477 
total_CMD = 12087155 
util_bw = 5420816 
Wasted_Col = 3030804 
Wasted_Row = 1231242 
Idle = 2404293 

BW Util Bottlenecks: 
RCDc_limit = 3014353 
RCDWRc_limit = 23531 
WTRc_limit = 138320 
RTWc_limit = 161102 
CCDLc_limit = 1023859 
rwq = 0 
CCDLc_limit_alone = 1005236 
WTRc_limit_alone = 132084 
RTWc_limit_alone = 148715 

Commands details: 
total_CMD = 12087155 
n_nop = 10286093 
Read = 1329444 
Write = 0 
L2_Alloc = 0 
L2_WB = 25760 
n_act = 227521 
n_pre = 227505 
n_ref = 0 
n_req = 1335884 
total_req = 1355204 

Dual Bus Interface Util: 
issued_total_row = 455026 
issued_total_col = 1355204 
Row_Bus_Util =  0.037645 
CoL_Bus_Util = 0.112119 
Either_Row_CoL_Bus_Util = 0.149006 
Issued_on_Two_Bus_Simul_Util = 0.000758 
issued_two_Eff = 0.005090 
queue_avg = 4.396969 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.39697
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12087155 n_nop=10285473 n_act=227776 n_pre=227760 n_ref_event=0 n_req=1335946 n_rd=1329506 n_rd_L2_A=0 n_write=0 n_wr_bk=25760 bw_util=0.4485
n_activity=10713563 dram_eff=0.506
bk0: 83204a 10793236i bk1: 83210a 10804249i bk2: 83089a 10786893i bk3: 83092a 10798999i bk4: 83108a 10790703i bk5: 83130a 10803766i bk6: 83089a 10797479i bk7: 83110a 10803494i bk8: 83092a 10794029i bk9: 83124a 10803473i bk10: 83058a 10788269i bk11: 83052a 10796088i bk12: 83026a 10798874i bk13: 83058a 10805522i bk14: 83033a 10789102i bk15: 83031a 10795948i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829505
Row_Buffer_Locality_read = 0.831593
Row_Buffer_Locality_write = 0.398447
Bank_Level_Parallism = 2.301888
Bank_Level_Parallism_Col = 1.859657
Bank_Level_Parallism_Ready = 1.251011
write_to_read_ratio_blp_rw_average = 0.031410
GrpLevelPara = 1.720929 

BW Util details:
bwutil = 0.448498 
total_CMD = 12087155 
util_bw = 5421064 
Wasted_Col = 3037454 
Wasted_Row = 1234278 
Idle = 2394359 

BW Util Bottlenecks: 
RCDc_limit = 3025710 
RCDWRc_limit = 23868 
WTRc_limit = 136866 
RTWc_limit = 167432 
CCDLc_limit = 1027463 
rwq = 0 
CCDLc_limit_alone = 1007759 
WTRc_limit_alone = 130606 
RTWc_limit_alone = 153988 

Commands details: 
total_CMD = 12087155 
n_nop = 10285473 
Read = 1329506 
Write = 0 
L2_Alloc = 0 
L2_WB = 25760 
n_act = 227776 
n_pre = 227760 
n_ref = 0 
n_req = 1335946 
total_req = 1355266 

Dual Bus Interface Util: 
issued_total_row = 455536 
issued_total_col = 1355266 
Row_Bus_Util =  0.037688 
CoL_Bus_Util = 0.112124 
Either_Row_CoL_Bus_Util = 0.149058 
Issued_on_Two_Bus_Simul_Util = 0.000755 
issued_two_Eff = 0.005062 
queue_avg = 4.389857 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=4.38986
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12087155 n_nop=10284816 n_act=228007 n_pre=227991 n_ref_event=0 n_req=1336070 n_rd=1329630 n_rd_L2_A=0 n_write=0 n_wr_bk=25760 bw_util=0.4485
n_activity=10723418 dram_eff=0.5056
bk0: 83244a 10788368i bk1: 83228a 10799390i bk2: 83079a 10789221i bk3: 83126a 10792313i bk4: 83106a 10791198i bk5: 83093a 10806481i bk6: 83105a 10795417i bk7: 83098a 10804119i bk8: 83106a 10789146i bk9: 83115a 10796716i bk10: 83073a 10795395i bk11: 83081a 10800080i bk12: 83013a 10799421i bk13: 83033a 10806684i bk14: 83073a 10796042i bk15: 83057a 10800416i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829348
Row_Buffer_Locality_read = 0.831462
Row_Buffer_Locality_write = 0.392857
Bank_Level_Parallism = 2.300320
Bank_Level_Parallism_Col = 1.858782
Bank_Level_Parallism_Ready = 1.251603
write_to_read_ratio_blp_rw_average = 0.030868
GrpLevelPara = 1.719061 

BW Util details:
bwutil = 0.448539 
total_CMD = 12087155 
util_bw = 5421560 
Wasted_Col = 3041936 
Wasted_Row = 1235957 
Idle = 2387702 

BW Util Bottlenecks: 
RCDc_limit = 3031571 
RCDWRc_limit = 23666 
WTRc_limit = 139362 
RTWc_limit = 163064 
CCDLc_limit = 1027109 
rwq = 0 
CCDLc_limit_alone = 1008205 
WTRc_limit_alone = 133007 
RTWc_limit_alone = 150515 

Commands details: 
total_CMD = 12087155 
n_nop = 10284816 
Read = 1329630 
Write = 0 
L2_Alloc = 0 
L2_WB = 25760 
n_act = 228007 
n_pre = 227991 
n_ref = 0 
n_req = 1336070 
total_req = 1355390 

Dual Bus Interface Util: 
issued_total_row = 455998 
issued_total_col = 1355390 
Row_Bus_Util =  0.037726 
CoL_Bus_Util = 0.112135 
Either_Row_CoL_Bus_Util = 0.149112 
Issued_on_Two_Bus_Simul_Util = 0.000749 
issued_two_Eff = 0.005021 
queue_avg = 4.399102 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.3991
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12087155 n_nop=10285131 n_act=227981 n_pre=227965 n_ref_event=0 n_req=1336013 n_rd=1329573 n_rd_L2_A=0 n_write=0 n_wr_bk=25760 bw_util=0.4485
n_activity=10713049 dram_eff=0.506
bk0: 83247a 10789859i bk1: 83234a 10800342i bk2: 83112a 10791111i bk3: 83098a 10798463i bk4: 83070a 10795332i bk5: 83091a 10796593i bk6: 83075a 10791522i bk7: 83101a 10802849i bk8: 83132a 10792634i bk9: 83118a 10797845i bk10: 83099a 10787253i bk11: 83106a 10800875i bk12: 83010a 10798906i bk13: 83018a 10797626i bk14: 83029a 10789020i bk15: 83033a 10804963i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829360
Row_Buffer_Locality_read = 0.831442
Row_Buffer_Locality_write = 0.399534
Bank_Level_Parallism = 2.305890
Bank_Level_Parallism_Col = 1.861820
Bank_Level_Parallism_Ready = 1.251996
write_to_read_ratio_blp_rw_average = 0.030640
GrpLevelPara = 1.722779 

BW Util details:
bwutil = 0.448520 
total_CMD = 12087155 
util_bw = 5421332 
Wasted_Col = 3031641 
Wasted_Row = 1231779 
Idle = 2402403 

BW Util Bottlenecks: 
RCDc_limit = 3020842 
RCDWRc_limit = 24354 
WTRc_limit = 138946 
RTWc_limit = 164495 
CCDLc_limit = 1025147 
rwq = 0 
CCDLc_limit_alone = 1006271 
WTRc_limit_alone = 132887 
RTWc_limit_alone = 151678 

Commands details: 
total_CMD = 12087155 
n_nop = 10285131 
Read = 1329573 
Write = 0 
L2_Alloc = 0 
L2_WB = 25760 
n_act = 227981 
n_pre = 227965 
n_ref = 0 
n_req = 1336013 
total_req = 1355333 

Dual Bus Interface Util: 
issued_total_row = 455946 
issued_total_col = 1355333 
Row_Bus_Util =  0.037722 
CoL_Bus_Util = 0.112130 
Either_Row_CoL_Bus_Util = 0.149086 
Issued_on_Two_Bus_Simul_Util = 0.000766 
issued_two_Eff = 0.005136 
queue_avg = 4.411131 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=4.41113
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12087155 n_nop=10284498 n_act=228211 n_pre=228195 n_ref_event=0 n_req=1336087 n_rd=1329646 n_rd_L2_A=0 n_write=0 n_wr_bk=25764 bw_util=0.4485
n_activity=10719941 dram_eff=0.5058
bk0: 83223a 10789358i bk1: 83223a 10795824i bk2: 83119a 10790597i bk3: 83111a 10797219i bk4: 83107a 10797447i bk5: 83117a 10801741i bk6: 83092a 10796965i bk7: 83090a 10803041i bk8: 83105a 10789750i bk9: 83097a 10796620i bk10: 83092a 10792400i bk11: 83083a 10796657i bk12: 83037a 10788251i bk13: 83042a 10793709i bk14: 83043a 10794645i bk15: 83065a 10803443i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829198
Row_Buffer_Locality_read = 0.831279
Row_Buffer_Locality_write = 0.399472
Bank_Level_Parallism = 2.302943
Bank_Level_Parallism_Col = 1.861358
Bank_Level_Parallism_Ready = 1.251734
write_to_read_ratio_blp_rw_average = 0.030748
GrpLevelPara = 1.722140 

BW Util details:
bwutil = 0.448546 
total_CMD = 12087155 
util_bw = 5421640 
Wasted_Col = 3036032 
Wasted_Row = 1240184 
Idle = 2389299 

BW Util Bottlenecks: 
RCDc_limit = 3023937 
RCDWRc_limit = 23706 
WTRc_limit = 140138 
RTWc_limit = 165072 
CCDLc_limit = 1025860 
rwq = 0 
CCDLc_limit_alone = 1007025 
WTRc_limit_alone = 133849 
RTWc_limit_alone = 152526 

Commands details: 
total_CMD = 12087155 
n_nop = 10284498 
Read = 1329646 
Write = 0 
L2_Alloc = 0 
L2_WB = 25764 
n_act = 228211 
n_pre = 228195 
n_ref = 0 
n_req = 1336087 
total_req = 1355410 

Dual Bus Interface Util: 
issued_total_row = 456406 
issued_total_col = 1355410 
Row_Bus_Util =  0.037760 
CoL_Bus_Util = 0.112136 
Either_Row_CoL_Bus_Util = 0.149138 
Issued_on_Two_Bus_Simul_Util = 0.000758 
issued_two_Eff = 0.005081 
queue_avg = 4.401680 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.40168

========= L2 cache stats =========
L2_cache_bank[0]: Access = 908338, Miss = 677822, Miss_rate = 0.746, Pending_hits = 118515, Reservation_fails = 0
L2_cache_bank[1]: Access = 907940, Miss = 677741, Miss_rate = 0.746, Pending_hits = 118481, Reservation_fails = 0
L2_cache_bank[2]: Access = 908197, Miss = 677844, Miss_rate = 0.746, Pending_hits = 118785, Reservation_fails = 0
L2_cache_bank[3]: Access = 908183, Miss = 677751, Miss_rate = 0.746, Pending_hits = 118899, Reservation_fails = 0
L2_cache_bank[4]: Access = 907855, Miss = 677765, Miss_rate = 0.747, Pending_hits = 118330, Reservation_fails = 0
L2_cache_bank[5]: Access = 908093, Miss = 677774, Miss_rate = 0.746, Pending_hits = 118781, Reservation_fails = 0
L2_cache_bank[6]: Access = 908190, Miss = 677765, Miss_rate = 0.746, Pending_hits = 118231, Reservation_fails = 0
L2_cache_bank[7]: Access = 907838, Miss = 677798, Miss_rate = 0.747, Pending_hits = 117647, Reservation_fails = 0
L2_cache_bank[8]: Access = 908012, Miss = 677783, Miss_rate = 0.746, Pending_hits = 117384, Reservation_fails = 0
L2_cache_bank[9]: Access = 908228, Miss = 677807, Miss_rate = 0.746, Pending_hits = 117493, Reservation_fails = 0
L2_cache_bank[10]: Access = 907907, Miss = 677770, Miss_rate = 0.747, Pending_hits = 117029, Reservation_fails = 0
L2_cache_bank[11]: Access = 908241, Miss = 677794, Miss_rate = 0.746, Pending_hits = 117680, Reservation_fails = 0
L2_cache_bank[12]: Access = 908330, Miss = 677734, Miss_rate = 0.746, Pending_hits = 117160, Reservation_fails = 0
L2_cache_bank[13]: Access = 908159, Miss = 677835, Miss_rate = 0.746, Pending_hits = 117281, Reservation_fails = 0
L2_cache_bank[14]: Access = 908266, Miss = 677738, Miss_rate = 0.746, Pending_hits = 117453, Reservation_fails = 0
L2_cache_bank[15]: Access = 908315, Miss = 677746, Miss_rate = 0.746, Pending_hits = 117571, Reservation_fails = 0
L2_cache_bank[16]: Access = 907935, Miss = 677719, Miss_rate = 0.746, Pending_hits = 117369, Reservation_fails = 0
L2_cache_bank[17]: Access = 908134, Miss = 677827, Miss_rate = 0.746, Pending_hits = 117916, Reservation_fails = 0
L2_cache_bank[18]: Access = 908193, Miss = 677819, Miss_rate = 0.746, Pending_hits = 118010, Reservation_fails = 0
L2_cache_bank[19]: Access = 907925, Miss = 677851, Miss_rate = 0.747, Pending_hits = 118463, Reservation_fails = 0
L2_cache_bank[20]: Access = 908238, Miss = 677794, Miss_rate = 0.746, Pending_hits = 118304, Reservation_fails = 0
L2_cache_bank[21]: Access = 908442, Miss = 677819, Miss_rate = 0.746, Pending_hits = 118424, Reservation_fails = 0
L2_cache_bank[22]: Access = 908108, Miss = 677838, Miss_rate = 0.746, Pending_hits = 118169, Reservation_fails = 0
L2_cache_bank[23]: Access = 908314, Miss = 677848, Miss_rate = 0.746, Pending_hits = 118671, Reservation_fails = 0
L2_total_cache_accesses = 21795381
L2_total_cache_misses = 16266982
L2_total_cache_miss_rate = 0.7463
L2_total_cache_pending_hits = 2832046
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2608208
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2832046
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3995646
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 11958836
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2832046
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 88145
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 78125
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 234375
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 21394736
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 400645
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.024
L2_cache_fill_port_util = 0.141

icnt_total_pkts_mem_to_simt=21795381
icnt_total_pkts_simt_to_mem=21795381
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 21795381
Req_Network_cycles = 4713321
Req_Network_injected_packets_per_cycle =       4.6242 
Req_Network_conflicts_per_cycle =       0.7773
Req_Network_conflicts_per_cycle_util =       0.7897
Req_Bank_Level_Parallism =       4.6979
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.2841
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1927

Reply_Network_injected_packets_num = 21795381
Reply_Network_cycles = 4713321
Reply_Network_injected_packets_per_cycle =        4.6242
Reply_Network_conflicts_per_cycle =        2.4201
Reply_Network_conflicts_per_cycle_util =       2.4555
Reply_Bank_Level_Parallism =       4.6920
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2410
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1541
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 18 hrs, 56 min, 22 sec (68182 sec)
gpgpu_simulation_rate = 87158 (inst/sec)
gpgpu_simulation_rate = 69 (cycle/sec)
gpgpu_silicon_slowdown = 19782608x
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 28 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 29 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
Simulation cycle for kernel 5 is = 10000
Simulation cycle for kernel 5 is = 15000
Simulation cycle for kernel 5 is = 20000
Simulation cycle for kernel 5 is = 25000
Simulation cycle for kernel 5 is = 30000
Simulation cycle for kernel 5 is = 35000
Simulation cycle for kernel 5 is = 40000
Simulation cycle for kernel 5 is = 45000
Simulation cycle for kernel 5 is = 50000
Simulation cycle for kernel 5 is = 55000
Simulation cycle for kernel 5 is = 60000
Simulation cycle for kernel 5 is = 65000
Simulation cycle for kernel 5 is = 70000
Simulation cycle for kernel 5 is = 75000
Simulation cycle for kernel 5 is = 80000
Simulation cycle for kernel 5 is = 85000
Simulation cycle for kernel 5 is = 90000
Simulation cycle for kernel 5 is = 95000
Simulation cycle for kernel 5 is = 100000
Simulation cycle for kernel 5 is = 105000
Simulation cycle for kernel 5 is = 110000
Simulation cycle for kernel 5 is = 115000
Simulation cycle for kernel 5 is = 120000
Simulation cycle for kernel 5 is = 125000
Simulation cycle for kernel 5 is = 130000
Simulation cycle for kernel 5 is = 135000
Simulation cycle for kernel 5 is = 140000
Simulation cycle for kernel 5 is = 145000
Simulation cycle for kernel 5 is = 150000
Simulation cycle for kernel 5 is = 155000
Simulation cycle for kernel 5 is = 160000
Simulation cycle for kernel 5 is = 165000
Simulation cycle for kernel 5 is = 170000
Simulation cycle for kernel 5 is = 175000
Simulation cycle for kernel 5 is = 180000
Simulation cycle for kernel 5 is = 185000
Simulation cycle for kernel 5 is = 190000
Simulation cycle for kernel 5 is = 195000
Simulation cycle for kernel 5 is = 200000
Simulation cycle for kernel 5 is = 205000
Simulation cycle for kernel 5 is = 210000
Simulation cycle for kernel 5 is = 215000
Simulation cycle for kernel 5 is = 220000
Simulation cycle for kernel 5 is = 225000
Simulation cycle for kernel 5 is = 230000
Simulation cycle for kernel 5 is = 235000
Simulation cycle for kernel 5 is = 240000
Simulation cycle for kernel 5 is = 245000
Simulation cycle for kernel 5 is = 250000
Simulation cycle for kernel 5 is = 255000
Simulation cycle for kernel 5 is = 260000
Simulation cycle for kernel 5 is = 265000
Simulation cycle for kernel 5 is = 270000
Simulation cycle for kernel 5 is = 275000
Simulation cycle for kernel 5 is = 280000
Simulation cycle for kernel 5 is = 285000
Simulation cycle for kernel 5 is = 290000
Simulation cycle for kernel 5 is = 295000
Simulation cycle for kernel 5 is = 300000
Simulation cycle for kernel 5 is = 305000
Simulation cycle for kernel 5 is = 310000
Simulation cycle for kernel 5 is = 315000
Simulation cycle for kernel 5 is = 320000
Simulation cycle for kernel 5 is = 325000
Simulation cycle for kernel 5 is = 330000
Simulation cycle for kernel 5 is = 335000
Simulation cycle for kernel 5 is = 340000
Simulation cycle for kernel 5 is = 345000
Simulation cycle for kernel 5 is = 350000
Simulation cycle for kernel 5 is = 355000
Simulation cycle for kernel 5 is = 360000
Simulation cycle for kernel 5 is = 365000
Simulation cycle for kernel 5 is = 370000
Simulation cycle for kernel 5 is = 375000
Simulation cycle for kernel 5 is = 380000
Simulation cycle for kernel 5 is = 385000
Simulation cycle for kernel 5 is = 390000
Simulation cycle for kernel 5 is = 395000
Simulation cycle for kernel 5 is = 400000
Simulation cycle for kernel 5 is = 405000
Simulation cycle for kernel 5 is = 410000
Simulation cycle for kernel 5 is = 415000
Simulation cycle for kernel 5 is = 420000
Simulation cycle for kernel 5 is = 425000
Simulation cycle for kernel 5 is = 430000
Simulation cycle for kernel 5 is = 435000
Simulation cycle for kernel 5 is = 440000
Simulation cycle for kernel 5 is = 445000
Simulation cycle for kernel 5 is = 450000
Simulation cycle for kernel 5 is = 455000
Simulation cycle for kernel 5 is = 460000
Simulation cycle for kernel 5 is = 465000
Simulation cycle for kernel 5 is = 470000
Simulation cycle for kernel 5 is = 475000
Simulation cycle for kernel 5 is = 480000
Simulation cycle for kernel 5 is = 485000
Simulation cycle for kernel 5 is = 490000
Simulation cycle for kernel 5 is = 495000
Simulation cycle for kernel 5 is = 500000
Simulation cycle for kernel 5 is = 505000
Simulation cycle for kernel 5 is = 510000
Simulation cycle for kernel 5 is = 515000
Simulation cycle for kernel 5 is = 520000
Simulation cycle for kernel 5 is = 525000
Simulation cycle for kernel 5 is = 530000
Simulation cycle for kernel 5 is = 535000
Simulation cycle for kernel 5 is = 540000
Simulation cycle for kernel 5 is = 545000
Simulation cycle for kernel 5 is = 550000
Simulation cycle for kernel 5 is = 555000
Simulation cycle for kernel 5 is = 560000
Simulation cycle for kernel 5 is = 565000
Simulation cycle for kernel 5 is = 570000
Simulation cycle for kernel 5 is = 575000
Simulation cycle for kernel 5 is = 580000
Simulation cycle for kernel 5 is = 585000
Simulation cycle for kernel 5 is = 590000
Simulation cycle for kernel 5 is = 595000
Simulation cycle for kernel 5 is = 600000
Simulation cycle for kernel 5 is = 605000
Simulation cycle for kernel 5 is = 610000
Simulation cycle for kernel 5 is = 615000
Simulation cycle for kernel 5 is = 620000
Simulation cycle for kernel 5 is = 625000
Simulation cycle for kernel 5 is = 630000
Simulation cycle for kernel 5 is = 635000
Simulation cycle for kernel 5 is = 640000
Simulation cycle for kernel 5 is = 645000
Simulation cycle for kernel 5 is = 650000
Simulation cycle for kernel 5 is = 655000
Simulation cycle for kernel 5 is = 660000
Simulation cycle for kernel 5 is = 665000
Simulation cycle for kernel 5 is = 670000
Simulation cycle for kernel 5 is = 675000
Simulation cycle for kernel 5 is = 680000
Simulation cycle for kernel 5 is = 685000
Simulation cycle for kernel 5 is = 690000
Simulation cycle for kernel 5 is = 695000
Simulation cycle for kernel 5 is = 700000
Simulation cycle for kernel 5 is = 705000
Simulation cycle for kernel 5 is = 710000
Simulation cycle for kernel 5 is = 715000
Simulation cycle for kernel 5 is = 720000
Simulation cycle for kernel 5 is = 725000
Simulation cycle for kernel 5 is = 730000
Simulation cycle for kernel 5 is = 735000
Simulation cycle for kernel 5 is = 740000
Simulation cycle for kernel 5 is = 745000
Simulation cycle for kernel 5 is = 750000
Simulation cycle for kernel 5 is = 755000
Simulation cycle for kernel 5 is = 760000
Simulation cycle for kernel 5 is = 765000
Simulation cycle for kernel 5 is = 770000
Simulation cycle for kernel 5 is = 775000
Simulation cycle for kernel 5 is = 780000
Simulation cycle for kernel 5 is = 785000
Simulation cycle for kernel 5 is = 790000
Simulation cycle for kernel 5 is = 795000
Simulation cycle for kernel 5 is = 800000
Simulation cycle for kernel 5 is = 805000
Simulation cycle for kernel 5 is = 810000
Simulation cycle for kernel 5 is = 815000
Simulation cycle for kernel 5 is = 820000
Simulation cycle for kernel 5 is = 825000
Simulation cycle for kernel 5 is = 830000
Simulation cycle for kernel 5 is = 835000
Simulation cycle for kernel 5 is = 840000
Simulation cycle for kernel 5 is = 845000
Simulation cycle for kernel 5 is = 850000
Simulation cycle for kernel 5 is = 855000
Simulation cycle for kernel 5 is = 860000
Simulation cycle for kernel 5 is = 865000
Simulation cycle for kernel 5 is = 870000
Simulation cycle for kernel 5 is = 875000
Simulation cycle for kernel 5 is = 880000
Simulation cycle for kernel 5 is = 885000
Simulation cycle for kernel 5 is = 890000
Simulation cycle for kernel 5 is = 895000
Simulation cycle for kernel 5 is = 900000
Simulation cycle for kernel 5 is = 905000
Simulation cycle for kernel 5 is = 910000
Simulation cycle for kernel 5 is = 915000
Simulation cycle for kernel 5 is = 920000
Simulation cycle for kernel 5 is = 925000
Simulation cycle for kernel 5 is = 930000
Simulation cycle for kernel 5 is = 935000
Simulation cycle for kernel 5 is = 940000
Destroy streams for kernel 6: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 6 
gpu_sim_cycle = 941898
gpu_sim_insn = 1188529317
gpu_ipc =    1261.8450
gpu_tot_sim_cycle = 5655219
gpu_tot_sim_insn = 7131175902
gpu_tot_ipc =    1260.9902
gpu_tot_issued_cta = 19236
gpu_occupancy = 98.8677% 
gpu_tot_occupancy = 98.9912% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.6432
partiton_level_parallism_total  =       4.6274
partiton_level_parallism_util =       4.7115
partiton_level_parallism_util_total  =       4.7002
L2_BW  =     202.8144 GB/Sec
L2_BW_total  =     202.1235 GB/Sec
gpu_total_sim_rate=86904

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1091400, Miss = 875794, Miss_rate = 0.802, Pending_hits = 211790, Reservation_fails = 62353
	L1D_cache_core[1]: Access = 1097836, Miss = 878067, Miss_rate = 0.800, Pending_hits = 215715, Reservation_fails = 59804
	L1D_cache_core[2]: Access = 1092902, Miss = 878853, Miss_rate = 0.804, Pending_hits = 210593, Reservation_fails = 63040
	L1D_cache_core[3]: Access = 1077984, Miss = 851835, Miss_rate = 0.790, Pending_hits = 216987, Reservation_fails = 56826
	L1D_cache_core[4]: Access = 1087609, Miss = 857801, Miss_rate = 0.789, Pending_hits = 218433, Reservation_fails = 55360
	L1D_cache_core[5]: Access = 1089502, Miss = 872452, Miss_rate = 0.801, Pending_hits = 213161, Reservation_fails = 60683
	L1D_cache_core[6]: Access = 1086101, Miss = 867878, Miss_rate = 0.799, Pending_hits = 214322, Reservation_fails = 63202
	L1D_cache_core[7]: Access = 1097953, Miss = 865809, Miss_rate = 0.789, Pending_hits = 224221, Reservation_fails = 53753
	L1D_cache_core[8]: Access = 1086101, Miss = 864608, Miss_rate = 0.796, Pending_hits = 213344, Reservation_fails = 59956
	L1D_cache_core[9]: Access = 1091207, Miss = 871268, Miss_rate = 0.798, Pending_hits = 214662, Reservation_fails = 57303
	L1D_cache_core[10]: Access = 1092934, Miss = 875583, Miss_rate = 0.801, Pending_hits = 213679, Reservation_fails = 59458
	L1D_cache_core[11]: Access = 1091239, Miss = 875663, Miss_rate = 0.802, Pending_hits = 211796, Reservation_fails = 59426
	L1D_cache_core[12]: Access = 1096259, Miss = 872080, Miss_rate = 0.796, Pending_hits = 219176, Reservation_fails = 57481
	L1D_cache_core[13]: Access = 1079322, Miss = 856567, Miss_rate = 0.794, Pending_hits = 216667, Reservation_fails = 58114
	L1D_cache_core[14]: Access = 1086150, Miss = 868986, Miss_rate = 0.800, Pending_hits = 213024, Reservation_fails = 61644
	L1D_cache_core[15]: Access = 1081023, Miss = 861235, Miss_rate = 0.797, Pending_hits = 214453, Reservation_fails = 64539
	L1D_cache_core[16]: Access = 1089907, Miss = 862626, Miss_rate = 0.791, Pending_hits = 221184, Reservation_fails = 58227
	L1D_cache_core[17]: Access = 1086112, Miss = 870438, Miss_rate = 0.801, Pending_hits = 212287, Reservation_fails = 57362
	L1D_cache_core[18]: Access = 1081013, Miss = 862665, Miss_rate = 0.798, Pending_hits = 211801, Reservation_fails = 59270
	L1D_cache_core[19]: Access = 1079696, Miss = 858676, Miss_rate = 0.795, Pending_hits = 216203, Reservation_fails = 62239
	L1D_cache_core[20]: Access = 1094370, Miss = 875647, Miss_rate = 0.800, Pending_hits = 213942, Reservation_fails = 59814
	L1D_cache_core[21]: Access = 1091603, Miss = 873784, Miss_rate = 0.800, Pending_hits = 213667, Reservation_fails = 57152
	L1D_cache_core[22]: Access = 1089319, Miss = 868668, Miss_rate = 0.797, Pending_hits = 216074, Reservation_fails = 58473
	L1D_cache_core[23]: Access = 1091545, Miss = 875973, Miss_rate = 0.803, Pending_hits = 211650, Reservation_fails = 58369
	L1D_cache_core[24]: Access = 1096101, Miss = 878883, Miss_rate = 0.802, Pending_hits = 211365, Reservation_fails = 56406
	L1D_cache_core[25]: Access = 1086108, Miss = 858410, Miss_rate = 0.790, Pending_hits = 221640, Reservation_fails = 60254
	L1D_cache_core[26]: Access = 1094635, Miss = 875152, Miss_rate = 0.799, Pending_hits = 214768, Reservation_fails = 56550
	L1D_cache_core[27]: Access = 1096353, Miss = 870708, Miss_rate = 0.794, Pending_hits = 219847, Reservation_fails = 61326
	L1D_cache_core[28]: Access = 1093055, Miss = 869498, Miss_rate = 0.795, Pending_hits = 218931, Reservation_fails = 64921
	L1D_cache_core[29]: Access = 1091241, Miss = 876400, Miss_rate = 0.803, Pending_hits = 210199, Reservation_fails = 53802
	L1D_total_cache_accesses = 32686580
	L1D_total_cache_misses = 26072007
	L1D_total_cache_miss_rate = 0.7976
	L1D_total_cache_pending_hits = 6455581
	L1D_total_cache_reservation_fails = 1777107
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.153
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 62209
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6455581
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7120233
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1748127
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 18567783
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 6455581
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 96783
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 109600
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 28980
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 274391
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 32205806
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 480774

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1748127
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 28980
ctas_completed 19236, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
234652, 275310, 275310, 275310, 275310, 275310, 275310, 235060, 235060, 275310, 275310, 274652, 274652, 274652, 274652, 234652, 233600, 273600, 273600, 273600, 273600, 273600, 273600, 233600, 235060, 275310, 275310, 275310, 275310, 275310, 275310, 235060, 
gpgpu_n_tot_thrd_icount = 8112313344
gpgpu_n_tot_w_icount = 253509792
gpgpu_n_stall_shd_mem = 5530555
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 25688016
gpgpu_n_mem_write_global = 480774
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 202033710
gpgpu_n_store_insn = 3000000
gpgpu_n_shmem_insn = 1184588160
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 34470912
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 982
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 5529573
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:20981355	W0_Idle:305914	W0_Scoreboard:396924831	W1:499980	W2:502272	W3:499902	W4:499902	W5:499902	W6:503850	W7:499902	W8:499902	W9:499902	W10:499902	W11:499902	W12:499902	W13:499902	W14:1119210	W15:999882	W16:999882	W17:999882	W18:999882	W19:999882	W20:999882	W21:999882	W22:999882	W23:999882	W24:999882	W25:999882	W26:999882	W27:999882	W28:999882	W29:999882	W30:999882	W31:999882	W32:228887466
single_issue_nums: WS0:60971724	WS1:65783172	WS2:65783172	WS3:60971724	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 205504128 {8:25688016,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19230960 {40:480774,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1027520640 {40:25688016,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3846192 {8:480774,}
maxmflatency = 709 
max_icnt2mem_latency = 252 
maxmrqlatency = 339 
max_icnt2sh_latency = 78 
averagemflatency = 346 
avg_icnt2mem_latency = 42 
avg_mrq_latency = 15 
avg_icnt2sh_latency = 3 
mrq_lat_table:6628251 	819597 	994453 	1928518 	6042351 	2406044 	413626 	8547 	56 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3535729 	22623297 	9764 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	25885143 	273270 	10377 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	20280574 	4309763 	1317809 	245566 	15007 	71 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	5624 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     12212     12235      8653      8800      8770      8776      8686      8543      8796      8699      9549      9555     10279     10278     11075     11069 
dram[1]:     12230     12227      8698      8651      8836      8822      8781      8718      8752      8732      9553      9557     10274     10296     11090     11084 
dram[2]:     12242     12239      8422      8508      8573      8606      8892      8726      8743      8626      9563      9554     10292     10290     11078     11075 
dram[3]:     12243     12249      8628      8639      8605      8581      8612      8343      8674      8658      9552      9569     10285     10280     11105     11071 
dram[4]:     12258     12274      8565      8718      8562      8537      8847      8389      8644      8667      9565      9559     10276     10296     11049     11045 
dram[5]:     12270     12266      8522      8511      8574      8538      8385      8591      8676      8697      9558      9558     10292     10288     11067     11060 
dram[6]:     12201     12198      8726      8750      8587      8715      8593      8598      8716      8755      9549      9546     10285     10303     10982     10978 
dram[7]:     12204     12202      8724      8567      8758      8820      8585      8743      8764      8493      9560      9553     10301     10298     10963     10959 
dram[8]:     12187     12185      8637      8881      8774      8861      8751      8398      8754      8786      9536      9531     10300     10290     10956     10970 
dram[9]:     12194     12191      8565      8783      8745      8532      8467      8469      8848      8481      9551      9547     10285     10294     10982     10968 
dram[10]:     12190     12219      8575      8517      8534      8582      8659      8654      8735      8696      9559      9573     10308     10306     10965     11519 
dram[11]:     12217     12226      8673      8641      8595      8592      8662      8700      8611      8592      9558      9550     10303     10312     11515     11524 
average row accesses per activate:
dram[0]:  5.844139  5.881853  5.839604  5.836351  5.823277  5.840145  5.859241  5.869739  5.841486  5.846549  5.862216  5.894105  5.830171  5.846262  5.849720  5.855656 
dram[1]:  5.870427  5.890290  5.858220  5.867829  5.861889  5.875601  5.853285  5.857118  5.795708  5.798923  5.872200  5.882122  5.837849  5.872114  5.873219  5.855356 
dram[2]:  5.876595  5.885249  5.848515  5.898382  5.895452  5.913760  5.831800  5.873585  5.815718  5.823608  5.871168  5.859701  5.835042  5.871270  5.867671  5.889764 
dram[3]:  5.887195  5.903040  5.828528  5.877806  5.882833  5.907300  5.890725  5.909831  5.809394  5.832916  5.819872  5.822045  5.832819  5.821186  5.870406  5.893544 
dram[4]:  5.906059  5.911141  5.860257  5.900206  5.895356  5.910539  5.868877  5.853579  5.859624  5.837257  5.814514  5.810300  5.831384  5.874311  5.857953  5.890215 
dram[5]:  5.909546  5.905524  5.884297  5.906370  5.885939  5.895641  5.850333  5.851227  5.863689  5.874692  5.850350  5.869382  5.826200  5.895523  5.870750  5.860937 
dram[6]:  5.858935  5.867044  5.870569  5.874890  5.890437  5.902857  5.889313  5.867658  5.842578  5.859240  5.859341  5.849693  5.877375  5.885248  5.802955  5.877567 
dram[7]:  5.905011  5.902886  5.838567  5.840753  5.862258  5.854605  5.868022  5.878192  5.883082  5.904568  5.841537  5.865968  5.869252  5.857385  5.867350  5.843493 
dram[8]:  5.870738  5.893325  5.821145  5.873227  5.859240  5.886748  5.846746  5.876276  5.884634  5.863780  5.850967  5.848458  5.867342  5.864517  5.808408  5.844866 
dram[9]:  5.882139  5.894728  5.842556  5.846885  5.847896  5.906261  5.821509  5.862309  5.833595  5.814205  5.857201  5.888719  5.889104  5.879909  5.848174  5.839345 
dram[10]:  5.870790  5.890121  5.882740  5.875711  5.854855  5.889758  5.857201  5.868842  5.828322  5.836556  5.827546  5.866788  5.881210  5.839503  5.827081  5.870729 
dram[11]:  5.863809  5.879033  5.857427  5.849340  5.882691  5.876151  5.836343  5.856942  5.838762  5.851019  5.838783  5.871805  5.820638  5.824932  5.832285  5.870080 
average row locality = 19241443/3282292 = 5.862197
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     99898     99901     99765     99750     99692     99696     99672     99646     99719     99724     99717     99708     99698     99688     99720     99687 
dram[1]:     99926     99883     99739     99748     99729     99699     99658     99665     99722     99708     99688     99669     99719     99714     99729     99717 
dram[2]:     99867     99903     99728     99745     99725     99705     99687     99694     99719     99721     99688     99674     99700     99682     99693     99705 
dram[3]:     99895     99876     99776     99795     99687     99696     99680     99668     99703     99712     99680     99665     99691     99759     99681     99675 
dram[4]:     99886     99866     99771     99776     99688     99680     99690     99704     99702     99699     99675     99707     99749     99729     99697     99695 
dram[5]:     99898     99871     99741     99739     99734     99740     99666     99693     99707     99707     99678     99681     99724     99742     99681     99707 
dram[6]:     99870     99874     99695     99710     99734     99721     99709     99722     99691     99713     99662     99696     99746     99739     99685     99715 
dram[7]:     99880     99897     99721     99741     99706     99704     99693     99655     99703     99691     99679     99699     99719     99698     99711     99701 
dram[8]:     99855     99864     99713     99711     99713     99736     99704     99734     99700     99732     99671     99669     99705     99732     99692     99707 
dram[9]:     99897     99882     99696     99741     99712     99702     99714     99701     99712     99722     99684     99693     99682     99702     99753     99736 
dram[10]:     99897     99886     99738     99724     99679     99693     99684     99707     99738     99722     99713     99713     99683     99691     99712     99711 
dram[11]:     99889     99891     99746     99748     99714     99726     99695     99703     99719     99707     99696     99693     99706     99710     99714     99741 
total dram reads = 19148228
bank skew: 99926/99646 = 1.00
chip skew: 1595798/1595598 = 1.00
number of total write accesses:
dram[0]:      2064      2056      2004      2004      1920      1920      1920      1920      1920      1920      1920      1920      1904      1904      1896      1896 
dram[1]:      2068      2068      2004      1992      1920      1920      1920      1920      1920      1920      1920      1920      1904      1904      1896      1896 
dram[2]:      2068      2068      1992      1992      1920      1920      1920      1920      1920      1920      1920      1920      1904      1904      1896      1896 
dram[3]:      2068      2068      1992      1992      1920      1920      1920      1920      1920      1920      1920      1920      1904      1904      1896      1896 
dram[4]:      2068      2068      1992      1992      1920      1920      1920      1920      1920      1920      1920      1920      1900      1900      1896      1896 
dram[5]:      2068      2068      1992      1992      1920      1920      1920      1920      1920      1920      1920      1920      1900      1904      1896      1896 
dram[6]:      2068      2068      1992      1992      1920      1920      1920      1920      1920      1920      1920      1920      1900      1900      1896      1896 
dram[7]:      2068      2068      1992      1992      1920      1920      1920      1920      1920      1920      1920      1920      1900      1900      1896      1896 
dram[8]:      2068      2068      1992      1992      1920      1920      1920      1920      1920      1920      1920      1920      1896      1900      1896      1896 
dram[9]:      2068      2068      1992      1992      1920      1920      1920      1920      1920      1920      1920      1920      1896      1896      1892      1892 
dram[10]:      2068      2068      1992      1992      1920      1920      1920      1920      1920      1920      1920      1920      1896      1896      1892      1892 
dram[11]:      2068      2068      1992      1992      1920      1920      1920      1920      1920      1920      1920      1920      1892      1892      1892      1892 
total dram writes = 372860
bank skew: 2068/1892 = 1.09
chip skew: 31092/31048 = 1.00
average mf latency per bank:
dram[0]:        464       465       465       466       465       465       465       465       464       465       465       465       465       465       465       465
dram[1]:        464       465       465       466       464       464       465       465       465       466       464       465       465       465       465       465
dram[2]:        465       465       466       466       465       465       464       464       464       464       464       465       464       465       465       465
dram[3]:        465       465       466       466       465       465       464       465       464       465       464       464       464       464       464       465
dram[4]:        465       465       465       465       464       465       464       466       465       465       464       465       463       464       464       464
dram[5]:        464       464       465       465       464       465       465       464       465       465       464       464       464       464       464       464
dram[6]:        464       465       465       465       464       464       464       465       465       465       464       465       464       465       465       465
dram[7]:        464       465       465       466       464       465       465       465       464       465       464       464       464       465       465       465
dram[8]:        464       465       466       466       465       465       464       464       464       464       465       465       464       464       464       464
dram[9]:        464       464       465       465       465       465       465       465       465       465       464       464       464       465       464       465
dram[10]:        464       465       465       466       465       465       465       465       464       465       464       465       464       464       464       464
dram[11]:        464       464       465       465       464       464       464       464       465       465       464       464       464       465       464       464
maximum mf latency per bank:
dram[0]:        696       543       623       633       639       630       523       548       555       597       554       551       607       615       551       560
dram[1]:        709       561       635       653       625       636       585       558       556       566       541       549       575       604       565       548
dram[2]:        568       572       632       637       638       643       547       587       538       555       590       520       588       594       549       530
dram[3]:        545       567       629       633       623       622       538       542       540       619       485       542       651       562       516       558
dram[4]:        542       550       632       629       630       637       585       548       538       525       534       542       543       587       534       526
dram[5]:        548       546       625       629       638       640       524       524       500       511       566       626       559       531       537       604
dram[6]:        562       565       627       624       616       621       538       524       510       525       523       548       531       565       532       519
dram[7]:        547       549       621       634       616       635       572       572       508       582       517       537       543       580       531       509
dram[8]:        556       566       621       631       616       625       528       543       550       525       578       565       530       608       530       537
dram[9]:        561       548       616       629       614       634       517       535       565       561       567       563       526       576       533       553
dram[10]:        602       652       616       626       624       617       509       521       562       525       531       545       567       528       549       547
dram[11]:        551       550       629       629       621       630       555       543       559       602       504       532       591       592       497       525

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14502621 n_nop=12338845 n_act=274041 n_pre=274025 n_ref_event=4572360550251980812 n_req=1603453 n_rd=1595681 n_rd_L2_A=0 n_write=0 n_wr_bk=31088 bw_util=0.4487
n_activity=12862161 dram_eff=0.5059
bk0: 99898a 12944214i bk1: 99901a 12960527i bk2: 99765a 12944775i bk3: 99750a 12948820i bk4: 99692a 12943826i bk5: 99696a 12953184i bk6: 99672a 12951553i bk7: 99646a 12959319i bk8: 99719a 12951300i bk9: 99724a 12958429i bk10: 99717a 12949034i bk11: 99708a 12962913i bk12: 99698a 12950291i bk13: 99688a 12958584i bk14: 99720a 12948181i bk15: 99687a 12962768i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829096
Row_Buffer_Locality_read = 0.831215
Row_Buffer_Locality_write = 0.393978
Bank_Level_Parallism = 2.302912
Bank_Level_Parallism_Col = 1.867838
Bank_Level_Parallism_Ready = 1.252666
write_to_read_ratio_blp_rw_average = 0.030627
GrpLevelPara = 1.720976 

BW Util details:
bwutil = 0.448683 
total_CMD = 14502621 
util_bw = 6507076 
Wasted_Col = 3645695 
Wasted_Row = 1482808 
Idle = 2867042 

BW Util Bottlenecks: 
RCDc_limit = 3631297 
RCDWRc_limit = 29196 
WTRc_limit = 165591 
RTWc_limit = 194747 
CCDLc_limit = 1229545 
rwq = 0 
CCDLc_limit_alone = 1207080 
WTRc_limit_alone = 158426 
RTWc_limit_alone = 179447 

Commands details: 
total_CMD = 14502621 
n_nop = 12338845 
Read = 1595681 
Write = 0 
L2_Alloc = 0 
L2_WB = 31088 
n_act = 274041 
n_pre = 274025 
n_ref = 4572360550251980812 
n_req = 1603453 
total_req = 1626769 

Dual Bus Interface Util: 
issued_total_row = 548066 
issued_total_col = 1626769 
Row_Bus_Util =  0.037791 
CoL_Bus_Util = 0.112171 
Either_Row_CoL_Bus_Util = 0.149199 
Issued_on_Two_Bus_Simul_Util = 0.000763 
issued_two_Eff = 0.005111 
queue_avg = 4.372856 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.37286
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14502621 n_nop=12339560 n_act=273752 n_pre=273736 n_ref_event=0 n_req=1603486 n_rd=1595713 n_rd_L2_A=0 n_write=0 n_wr_bk=31092 bw_util=0.4487
n_activity=12865973 dram_eff=0.5058
bk0: 99926a 12946736i bk1: 99883a 12958844i bk2: 99739a 12949057i bk3: 99748a 12960056i bk4: 99729a 12946816i bk5: 99699a 12960645i bk6: 99658a 12950841i bk7: 99665a 12956704i bk8: 99722a 12936582i bk9: 99708a 12943770i bk10: 99688a 12947552i bk11: 99669a 12958815i bk12: 99719a 12948521i bk13: 99714a 12960491i bk14: 99729a 12951932i bk15: 99717a 12954922i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829279
Row_Buffer_Locality_read = 0.831378
Row_Buffer_Locality_write = 0.398559
Bank_Level_Parallism = 2.303608
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.252314
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.448693 
total_CMD = 14502621 
util_bw = 6507220 
Wasted_Col = 3647001 
Wasted_Row = 1484468 
Idle = 2863932 

BW Util Bottlenecks: 
RCDc_limit = 3633249 
RCDWRc_limit = 28654 
WTRc_limit = 165273 
RTWc_limit = 199780 
CCDLc_limit = 1231552 
rwq = 0 
CCDLc_limit_alone = 1208563 
WTRc_limit_alone = 157888 
RTWc_limit_alone = 184176 

Commands details: 
total_CMD = 14502621 
n_nop = 12339560 
Read = 1595713 
Write = 0 
L2_Alloc = 0 
L2_WB = 31092 
n_act = 273752 
n_pre = 273736 
n_ref = 0 
n_req = 1603486 
total_req = 1626805 

Dual Bus Interface Util: 
issued_total_row = 547488 
issued_total_col = 1626805 
Row_Bus_Util =  0.037751 
CoL_Bus_Util = 0.112173 
Either_Row_CoL_Bus_Util = 0.149150 
Issued_on_Two_Bus_Simul_Util = 0.000774 
issued_two_Eff = 0.005193 
queue_avg = 4.393146 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.39315
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14502621 n_nop=12340292 n_act=273345 n_pre=273329 n_ref_event=0 n_req=1603406 n_rd=1595636 n_rd_L2_A=0 n_write=0 n_wr_bk=31080 bw_util=0.4487
n_activity=12866186 dram_eff=0.5057
bk0: 99867a 12952033i bk1: 99903a 12958930i bk2: 99728a 12945504i bk3: 99745a 12964198i bk4: 99725a 12957038i bk5: 99705a 12965832i bk6: 99687a 12948340i bk7: 99694a 12961590i bk8: 99719a 12942916i bk9: 99721a 12955308i bk10: 99688a 12951826i bk11: 99674a 12960875i bk12: 99700a 12948544i bk13: 99682a 12959179i bk14: 99693a 12949548i bk15: 99705a 12959873i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829525
Row_Buffer_Locality_read = 0.831650
Row_Buffer_Locality_write = 0.393050
Bank_Level_Parallism = 2.298456
Bank_Level_Parallism_Col = 1.857490
Bank_Level_Parallism_Ready = 1.252087
write_to_read_ratio_blp_rw_average = 0.031266
GrpLevelPara = 1.719687 

BW Util details:
bwutil = 0.448668 
total_CMD = 14502621 
util_bw = 6506864 
Wasted_Col = 3654897 
Wasted_Row = 1481153 
Idle = 2859707 

BW Util Bottlenecks: 
RCDc_limit = 3633825 
RCDWRc_limit = 28948 
WTRc_limit = 169950 
RTWc_limit = 198750 
CCDLc_limit = 1235226 
rwq = 0 
CCDLc_limit_alone = 1211586 
WTRc_limit_alone = 162271 
RTWc_limit_alone = 182789 

Commands details: 
total_CMD = 14502621 
n_nop = 12340292 
Read = 1595636 
Write = 0 
L2_Alloc = 0 
L2_WB = 31080 
n_act = 273345 
n_pre = 273329 
n_ref = 0 
n_req = 1603406 
total_req = 1626716 

Dual Bus Interface Util: 
issued_total_row = 546674 
issued_total_col = 1626716 
Row_Bus_Util =  0.037695 
CoL_Bus_Util = 0.112167 
Either_Row_CoL_Bus_Util = 0.149099 
Issued_on_Two_Bus_Simul_Util = 0.000763 
issued_two_Eff = 0.005115 
queue_avg = 4.405897 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.4059
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14502621 n_nop=12339930 n_act=273547 n_pre=273531 n_ref_event=0 n_req=1603409 n_rd=1595639 n_rd_L2_A=0 n_write=0 n_wr_bk=31080 bw_util=0.4487
n_activity=12866976 dram_eff=0.5057
bk0: 99895a 12945393i bk1: 99876a 12957783i bk2: 99776a 12942185i bk3: 99795a 12959488i bk4: 99687a 12954511i bk5: 99696a 12966584i bk6: 99680a 12955328i bk7: 99668a 12966296i bk8: 99703a 12942950i bk9: 99712a 12955999i bk10: 99680a 12945382i bk11: 99665a 12951509i bk12: 99691a 12946848i bk13: 99759a 12950301i bk14: 99681a 12952935i bk15: 99675a 12966131i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829399
Row_Buffer_Locality_read = 0.831553
Row_Buffer_Locality_write = 0.387130
Bank_Level_Parallism = 2.301275
Bank_Level_Parallism_Col = 1.860334
Bank_Level_Parallism_Ready = 1.252649
write_to_read_ratio_blp_rw_average = 0.031058
GrpLevelPara = 1.722075 

BW Util details:
bwutil = 0.448669 
total_CMD = 14502621 
util_bw = 6506876 
Wasted_Col = 3646255 
Wasted_Row = 1485776 
Idle = 2863714 

BW Util Bottlenecks: 
RCDc_limit = 3631993 
RCDWRc_limit = 28951 
WTRc_limit = 165996 
RTWc_limit = 197891 
CCDLc_limit = 1230268 
rwq = 0 
CCDLc_limit_alone = 1207451 
WTRc_limit_alone = 158487 
RTWc_limit_alone = 182583 

Commands details: 
total_CMD = 14502621 
n_nop = 12339930 
Read = 1595639 
Write = 0 
L2_Alloc = 0 
L2_WB = 31080 
n_act = 273547 
n_pre = 273531 
n_ref = 0 
n_req = 1603409 
total_req = 1626719 

Dual Bus Interface Util: 
issued_total_row = 547078 
issued_total_col = 1626719 
Row_Bus_Util =  0.037723 
CoL_Bus_Util = 0.112167 
Either_Row_CoL_Bus_Util = 0.149124 
Issued_on_Two_Bus_Simul_Util = 0.000766 
issued_two_Eff = 0.005135 
queue_avg = 4.380496 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.3805
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14502621 n_nop=12340494 n_act=273289 n_pre=273273 n_ref_event=0 n_req=1603482 n_rd=1595714 n_rd_L2_A=0 n_write=0 n_wr_bk=31072 bw_util=0.4487
n_activity=12852498 dram_eff=0.5063
bk0: 99886a 12949550i bk1: 99866a 12958174i bk2: 99771a 12946665i bk3: 99776a 12958052i bk4: 99688a 12957950i bk5: 99680a 12964391i bk6: 99690a 12951907i bk7: 99704a 12955659i bk8: 99702a 12950205i bk9: 99699a 12950513i bk10: 99675a 12940239i bk11: 99707a 12949014i bk12: 99749a 12943110i bk13: 99729a 12956683i bk14: 99697a 12947370i bk15: 99695a 12959674i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829568
Row_Buffer_Locality_read = 0.831692
Row_Buffer_Locality_write = 0.393280
Bank_Level_Parallism = 2.305665
Bank_Level_Parallism_Col = 1.865005
Bank_Level_Parallism_Ready = 1.256147
write_to_read_ratio_blp_rw_average = 0.030638
GrpLevelPara = 1.723876 

BW Util details:
bwutil = 0.448687 
total_CMD = 14502621 
util_bw = 6507144 
Wasted_Col = 3635507 
Wasted_Row = 1482545 
Idle = 2877425 

BW Util Bottlenecks: 
RCDc_limit = 3615329 
RCDWRc_limit = 28647 
WTRc_limit = 167465 
RTWc_limit = 195114 
CCDLc_limit = 1228955 
rwq = 0 
CCDLc_limit_alone = 1205703 
WTRc_limit_alone = 159743 
RTWc_limit_alone = 179584 

Commands details: 
total_CMD = 14502621 
n_nop = 12340494 
Read = 1595714 
Write = 0 
L2_Alloc = 0 
L2_WB = 31072 
n_act = 273289 
n_pre = 273273 
n_ref = 0 
n_req = 1603482 
total_req = 1626786 

Dual Bus Interface Util: 
issued_total_row = 546562 
issued_total_col = 1626786 
Row_Bus_Util =  0.037687 
CoL_Bus_Util = 0.112172 
Either_Row_CoL_Bus_Util = 0.149085 
Issued_on_Two_Bus_Simul_Util = 0.000774 
issued_two_Eff = 0.005190 
queue_avg = 4.400095 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.40009
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14502621 n_nop=12340885 n_act=272939 n_pre=272923 n_ref_event=0 n_req=1603478 n_rd=1595709 n_rd_L2_A=0 n_write=0 n_wr_bk=31076 bw_util=0.4487
n_activity=12852114 dram_eff=0.5063
bk0: 99898a 12952342i bk1: 99871a 12958109i bk2: 99741a 12948483i bk3: 99739a 12962508i bk4: 99734a 12949716i bk5: 99740a 12962081i bk6: 99666a 12950088i bk7: 99693a 12953217i bk8: 99707a 12953147i bk9: 99707a 12963438i bk10: 99678a 12950611i bk11: 99681a 12958284i bk12: 99724a 12941370i bk13: 99742a 12966875i bk14: 99681a 12953785i bk15: 99707a 12961250i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829786
Row_Buffer_Locality_read = 0.831888
Row_Buffer_Locality_write = 0.397992
Bank_Level_Parallism = 2.302965
Bank_Level_Parallism_Col = 1.862098
Bank_Level_Parallism_Ready = 1.253327
write_to_read_ratio_blp_rw_average = 0.030935
GrpLevelPara = 1.721872 

BW Util details:
bwutil = 0.448687 
total_CMD = 14502621 
util_bw = 6507140 
Wasted_Col = 3634954 
Wasted_Row = 1479014 
Idle = 2881513 

BW Util Bottlenecks: 
RCDc_limit = 3614423 
RCDWRc_limit = 29030 
WTRc_limit = 165248 
RTWc_limit = 197955 
CCDLc_limit = 1230002 
rwq = 0 
CCDLc_limit_alone = 1206801 
WTRc_limit_alone = 157714 
RTWc_limit_alone = 182288 

Commands details: 
total_CMD = 14502621 
n_nop = 12340885 
Read = 1595709 
Write = 0 
L2_Alloc = 0 
L2_WB = 31076 
n_act = 272939 
n_pre = 272923 
n_ref = 0 
n_req = 1603478 
total_req = 1626785 

Dual Bus Interface Util: 
issued_total_row = 545862 
issued_total_col = 1626785 
Row_Bus_Util =  0.037639 
CoL_Bus_Util = 0.112172 
Either_Row_CoL_Bus_Util = 0.149058 
Issued_on_Two_Bus_Simul_Util = 0.000752 
issued_two_Eff = 0.005047 
queue_avg = 4.373699 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.3737
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14502621 n_nop=12340315 n_act=273297 n_pre=273281 n_ref_event=0 n_req=1603450 n_rd=1595682 n_rd_L2_A=0 n_write=0 n_wr_bk=31072 bw_util=0.4487
n_activity=12861134 dram_eff=0.5059
bk0: 99870a 12944181i bk1: 99874a 12952453i bk2: 99695a 12951993i bk3: 99710a 12954508i bk4: 99734a 12956435i bk5: 99721a 12963833i bk6: 99709a 12955894i bk7: 99722a 12955899i bk8: 99691a 12951481i bk9: 99713a 12960013i bk10: 99662a 12951163i bk11: 99696a 12953103i bk12: 99746a 12953634i bk13: 99739a 12964746i bk14: 99685a 12942620i bk15: 99715a 12964310i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829559
Row_Buffer_Locality_read = 0.831641
Row_Buffer_Locality_write = 0.402034
Bank_Level_Parallism = 2.302725
Bank_Level_Parallism_Col = 1.862083
Bank_Level_Parallism_Ready = 1.253830
write_to_read_ratio_blp_rw_average = 0.030870
GrpLevelPara = 1.722123 

BW Util details:
bwutil = 0.448679 
total_CMD = 14502621 
util_bw = 6507016 
Wasted_Col = 3638958 
Wasted_Row = 1480989 
Idle = 2875658 

BW Util Bottlenecks: 
RCDc_limit = 3624078 
RCDWRc_limit = 28412 
WTRc_limit = 167044 
RTWc_limit = 195649 
CCDLc_limit = 1228819 
rwq = 0 
CCDLc_limit_alone = 1206188 
WTRc_limit_alone = 159610 
RTWc_limit_alone = 180452 

Commands details: 
total_CMD = 14502621 
n_nop = 12340315 
Read = 1595682 
Write = 0 
L2_Alloc = 0 
L2_WB = 31072 
n_act = 273297 
n_pre = 273281 
n_ref = 0 
n_req = 1603450 
total_req = 1626754 

Dual Bus Interface Util: 
issued_total_row = 546578 
issued_total_col = 1626754 
Row_Bus_Util =  0.037688 
CoL_Bus_Util = 0.112170 
Either_Row_CoL_Bus_Util = 0.149098 
Issued_on_Two_Bus_Simul_Util = 0.000760 
issued_two_Eff = 0.005099 
queue_avg = 4.383114 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=4.38311
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14502621 n_nop=12340558 n_act=273261 n_pre=273245 n_ref_event=0 n_req=1603366 n_rd=1595598 n_rd_L2_A=0 n_write=0 n_wr_bk=31072 bw_util=0.4487
n_activity=12852773 dram_eff=0.5062
bk0: 99880a 12952841i bk1: 99897a 12958339i bk2: 99721a 12941867i bk3: 99741a 12951337i bk4: 99706a 12947041i bk5: 99704a 12951768i bk6: 99693a 12953481i bk7: 99655a 12967237i bk8: 99703a 12955072i bk9: 99691a 12965691i bk10: 99679a 12949079i bk11: 99699a 12957468i bk12: 99719a 12959003i bk13: 99698a 12958894i bk14: 99711a 12953813i bk15: 99701a 12953342i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829573
Row_Buffer_Locality_read = 0.831659
Row_Buffer_Locality_write = 0.401004
Bank_Level_Parallism = 2.304501
Bank_Level_Parallism_Col = 1.862208
Bank_Level_Parallism_Ready = 1.252765
write_to_read_ratio_blp_rw_average = 0.030949
GrpLevelPara = 1.722745 

BW Util details:
bwutil = 0.448655 
total_CMD = 14502621 
util_bw = 6506680 
Wasted_Col = 3633937 
Wasted_Row = 1476302 
Idle = 2885702 

BW Util Bottlenecks: 
RCDc_limit = 3613785 
RCDWRc_limit = 28702 
WTRc_limit = 166298 
RTWc_limit = 195218 
CCDLc_limit = 1228728 
rwq = 0 
CCDLc_limit_alone = 1205708 
WTRc_limit_alone = 158734 
RTWc_limit_alone = 179762 

Commands details: 
total_CMD = 14502621 
n_nop = 12340558 
Read = 1595598 
Write = 0 
L2_Alloc = 0 
L2_WB = 31072 
n_act = 273261 
n_pre = 273245 
n_ref = 0 
n_req = 1603366 
total_req = 1626670 

Dual Bus Interface Util: 
issued_total_row = 546506 
issued_total_col = 1626670 
Row_Bus_Util =  0.037683 
CoL_Bus_Util = 0.112164 
Either_Row_CoL_Bus_Util = 0.149081 
Issued_on_Two_Bus_Simul_Util = 0.000766 
issued_two_Eff = 0.005140 
queue_avg = 4.387359 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.38736
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14502621 n_nop=12339707 n_act=273625 n_pre=273609 n_ref_event=0 n_req=1603405 n_rd=1595638 n_rd_L2_A=0 n_write=0 n_wr_bk=31068 bw_util=0.4487
n_activity=12854472 dram_eff=0.5062
bk0: 99855a 12949558i bk1: 99864a 12961648i bk2: 99713a 12938594i bk3: 99711a 12955153i bk4: 99713a 12944611i bk5: 99736a 12960351i bk6: 99704a 12953078i bk7: 99734a 12962711i bk8: 99700a 12951446i bk9: 99732a 12960170i bk10: 99671a 12941540i bk11: 99669a 12952809i bk12: 99705a 12953781i bk13: 99732a 12962185i bk14: 99692a 12943155i bk15: 99707a 12951479i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829350
Row_Buffer_Locality_read = 0.831456
Row_Buffer_Locality_write = 0.396678
Bank_Level_Parallism = 2.306002
Bank_Level_Parallism_Col = 1.863031
Bank_Level_Parallism_Ready = 1.252675
write_to_read_ratio_blp_rw_average = 0.031654
GrpLevelPara = 1.722797 

BW Util details:
bwutil = 0.448665 
total_CMD = 14502621 
util_bw = 6506824 
Wasted_Col = 3639085 
Wasted_Row = 1478198 
Idle = 2878514 

BW Util Bottlenecks: 
RCDc_limit = 3625160 
RCDWRc_limit = 28958 
WTRc_limit = 164773 
RTWc_limit = 201371 
CCDLc_limit = 1231408 
rwq = 0 
CCDLc_limit_alone = 1207261 
WTRc_limit_alone = 157147 
RTWc_limit_alone = 184850 

Commands details: 
total_CMD = 14502621 
n_nop = 12339707 
Read = 1595638 
Write = 0 
L2_Alloc = 0 
L2_WB = 31068 
n_act = 273625 
n_pre = 273609 
n_ref = 0 
n_req = 1603405 
total_req = 1626706 

Dual Bus Interface Util: 
issued_total_row = 547234 
issued_total_col = 1626706 
Row_Bus_Util =  0.037733 
CoL_Bus_Util = 0.112166 
Either_Row_CoL_Bus_Util = 0.149140 
Issued_on_Two_Bus_Simul_Util = 0.000760 
issued_two_Eff = 0.005098 
queue_avg = 4.379899 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=4.3799
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14502621 n_nop=12339439 n_act=273659 n_pre=273643 n_ref_event=0 n_req=1603493 n_rd=1595729 n_rd_L2_A=0 n_write=0 n_wr_bk=31056 bw_util=0.4487
n_activity=12864787 dram_eff=0.5058
bk0: 99897a 12944817i bk1: 99882a 12956889i bk2: 99696a 12943953i bk3: 99741a 12951003i bk4: 99712a 12946832i bk5: 99702a 12966789i bk6: 99714a 12951443i bk7: 99701a 12963767i bk8: 99712a 12947689i bk9: 99722a 12950229i bk10: 99684a 12950432i bk11: 99693a 12956306i bk12: 99682a 12957656i bk13: 99702a 12963319i bk14: 99753a 12949482i bk15: 99736a 12956065i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829338
Row_Buffer_Locality_read = 0.831464
Row_Buffer_Locality_write = 0.392452
Bank_Level_Parallism = 2.302830
Bank_Level_Parallism_Col = 1.861393
Bank_Level_Parallism_Ready = 1.253202
write_to_read_ratio_blp_rw_average = 0.031210
GrpLevelPara = 1.720694 

BW Util details:
bwutil = 0.448687 
total_CMD = 14502621 
util_bw = 6507140 
Wasted_Col = 3645200 
Wasted_Row = 1481131 
Idle = 2869150 

BW Util Bottlenecks: 
RCDc_limit = 3630508 
RCDWRc_limit = 28560 
WTRc_limit = 167311 
RTWc_limit = 198008 
CCDLc_limit = 1231888 
rwq = 0 
CCDLc_limit_alone = 1208908 
WTRc_limit_alone = 159702 
RTWc_limit_alone = 182637 

Commands details: 
total_CMD = 14502621 
n_nop = 12339439 
Read = 1595729 
Write = 0 
L2_Alloc = 0 
L2_WB = 31056 
n_act = 273659 
n_pre = 273643 
n_ref = 0 
n_req = 1603493 
total_req = 1626785 

Dual Bus Interface Util: 
issued_total_row = 547302 
issued_total_col = 1626785 
Row_Bus_Util =  0.037738 
CoL_Bus_Util = 0.112172 
Either_Row_CoL_Bus_Util = 0.149158 
Issued_on_Two_Bus_Simul_Util = 0.000752 
issued_two_Eff = 0.005041 
queue_avg = 4.385864 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.38586
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14502621 n_nop=12339790 n_act=273612 n_pre=273596 n_ref_event=0 n_req=1603455 n_rd=1595691 n_rd_L2_A=0 n_write=0 n_wr_bk=31056 bw_util=0.4487
n_activity=12856483 dram_eff=0.5061
bk0: 99897a 12944776i bk1: 99886a 12955725i bk2: 99738a 12946448i bk3: 99724a 12954819i bk4: 99679a 12953389i bk5: 99693a 12958642i bk6: 99684a 12951622i bk7: 99707a 12961390i bk8: 99738a 12949893i bk9: 99722a 12956746i bk10: 99713a 12940207i bk11: 99713a 12955628i bk12: 99683a 12954957i bk13: 99691a 12953471i bk14: 99712a 12942211i bk15: 99711a 12959430i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829363
Row_Buffer_Locality_read = 0.831474
Row_Buffer_Locality_write = 0.395672
Bank_Level_Parallism = 2.307205
Bank_Level_Parallism_Col = 1.864340
Bank_Level_Parallism_Ready = 1.254418
write_to_read_ratio_blp_rw_average = 0.030868
GrpLevelPara = 1.724165 

BW Util details:
bwutil = 0.448677 
total_CMD = 14502621 
util_bw = 6506988 
Wasted_Col = 3634954 
Wasted_Row = 1479210 
Idle = 2881469 

BW Util Bottlenecks: 
RCDc_limit = 3622349 
RCDWRc_limit = 29536 
WTRc_limit = 167703 
RTWc_limit = 197412 
CCDLc_limit = 1229000 
rwq = 0 
CCDLc_limit_alone = 1206135 
WTRc_limit_alone = 160176 
RTWc_limit_alone = 182074 

Commands details: 
total_CMD = 14502621 
n_nop = 12339790 
Read = 1595691 
Write = 0 
L2_Alloc = 0 
L2_WB = 31056 
n_act = 273612 
n_pre = 273596 
n_ref = 0 
n_req = 1603455 
total_req = 1626747 

Dual Bus Interface Util: 
issued_total_row = 547208 
issued_total_col = 1626747 
Row_Bus_Util =  0.037732 
CoL_Bus_Util = 0.112169 
Either_Row_CoL_Bus_Util = 0.149134 
Issued_on_Two_Bus_Simul_Util = 0.000767 
issued_two_Eff = 0.005143 
queue_avg = 4.397189 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=61 avg=4.39719
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14502621 n_nop=12338949 n_act=273973 n_pre=273957 n_ref_event=0 n_req=1603560 n_rd=1595798 n_rd_L2_A=0 n_write=0 n_wr_bk=31048 bw_util=0.4487
n_activity=12865006 dram_eff=0.5058
bk0: 99889a 12943552i bk1: 99891a 12951425i bk2: 99746a 12946855i bk3: 99748a 12951190i bk4: 99714a 12954611i bk5: 99726a 12960165i bk6: 99695a 12954615i bk7: 99703a 12961308i bk8: 99719a 12947639i bk9: 99707a 12954960i bk10: 99696a 12946179i bk11: 99693a 12952733i bk12: 99706a 12944322i bk13: 99710a 12951429i bk14: 99714a 12948617i bk15: 99741a 12958611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829150
Row_Buffer_Locality_read = 0.831259
Row_Buffer_Locality_write = 0.395388
Bank_Level_Parallism = 2.304976
Bank_Level_Parallism_Col = 1.863852
Bank_Level_Parallism_Ready = 1.254710
write_to_read_ratio_blp_rw_average = 0.030736
GrpLevelPara = 1.723431 

BW Util details:
bwutil = 0.448704 
total_CMD = 14502621 
util_bw = 6507384 
Wasted_Col = 3638914 
Wasted_Row = 1489036 
Idle = 2867287 

BW Util Bottlenecks: 
RCDc_limit = 3625716 
RCDWRc_limit = 28997 
WTRc_limit = 165893 
RTWc_limit = 196983 
CCDLc_limit = 1229396 
rwq = 0 
CCDLc_limit_alone = 1206568 
WTRc_limit_alone = 158256 
RTWc_limit_alone = 181792 

Commands details: 
total_CMD = 14502621 
n_nop = 12338949 
Read = 1595798 
Write = 0 
L2_Alloc = 0 
L2_WB = 31048 
n_act = 273973 
n_pre = 273957 
n_ref = 0 
n_req = 1603560 
total_req = 1626846 

Dual Bus Interface Util: 
issued_total_row = 547930 
issued_total_col = 1626846 
Row_Bus_Util =  0.037781 
CoL_Bus_Util = 0.112176 
Either_Row_CoL_Bus_Util = 0.149192 
Issued_on_Two_Bus_Simul_Util = 0.000766 
issued_two_Eff = 0.005132 
queue_avg = 4.376492 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.37649

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1090528, Miss = 813517, Miss_rate = 0.746, Pending_hits = 141887, Reservation_fails = 0
L2_cache_bank[1]: Access = 1090448, Miss = 813424, Miss_rate = 0.746, Pending_hits = 142116, Reservation_fails = 0
L2_cache_bank[2]: Access = 1090173, Miss = 813546, Miss_rate = 0.746, Pending_hits = 142226, Reservation_fails = 0
L2_cache_bank[3]: Access = 1090336, Miss = 813427, Miss_rate = 0.746, Pending_hits = 142355, Reservation_fails = 0
L2_cache_bank[4]: Access = 1090359, Miss = 813431, Miss_rate = 0.746, Pending_hits = 141851, Reservation_fails = 0
L2_cache_bank[5]: Access = 1090076, Miss = 813453, Miss_rate = 0.746, Pending_hits = 142169, Reservation_fails = 0
L2_cache_bank[6]: Access = 1090388, Miss = 813417, Miss_rate = 0.746, Pending_hits = 141762, Reservation_fails = 0
L2_cache_bank[7]: Access = 1090376, Miss = 813470, Miss_rate = 0.746, Pending_hits = 141129, Reservation_fails = 0
L2_cache_bank[8]: Access = 1090021, Miss = 813482, Miss_rate = 0.746, Pending_hits = 140759, Reservation_fails = 0
L2_cache_bank[9]: Access = 1090425, Miss = 813480, Miss_rate = 0.746, Pending_hits = 141049, Reservation_fails = 0
L2_cache_bank[10]: Access = 1090436, Miss = 813453, Miss_rate = 0.746, Pending_hits = 140628, Reservation_fails = 0
L2_cache_bank[11]: Access = 1090240, Miss = 813504, Miss_rate = 0.746, Pending_hits = 141194, Reservation_fails = 0
L2_cache_bank[12]: Access = 1090509, Miss = 813416, Miss_rate = 0.746, Pending_hits = 140726, Reservation_fails = 0
L2_cache_bank[13]: Access = 1090650, Miss = 813514, Miss_rate = 0.746, Pending_hits = 141001, Reservation_fails = 0
L2_cache_bank[14]: Access = 1090221, Miss = 813436, Miss_rate = 0.746, Pending_hits = 140877, Reservation_fails = 0
L2_cache_bank[15]: Access = 1090430, Miss = 813410, Miss_rate = 0.746, Pending_hits = 141179, Reservation_fails = 0
L2_cache_bank[16]: Access = 1090386, Miss = 813377, Miss_rate = 0.746, Pending_hits = 141135, Reservation_fails = 0
L2_cache_bank[17]: Access = 1090072, Miss = 813509, Miss_rate = 0.746, Pending_hits = 141559, Reservation_fails = 0
L2_cache_bank[18]: Access = 1090358, Miss = 813474, Miss_rate = 0.746, Pending_hits = 141696, Reservation_fails = 0
L2_cache_bank[19]: Access = 1090453, Miss = 813503, Miss_rate = 0.746, Pending_hits = 142300, Reservation_fails = 0
L2_cache_bank[20]: Access = 1090256, Miss = 813468, Miss_rate = 0.746, Pending_hits = 141845, Reservation_fails = 0
L2_cache_bank[21]: Access = 1090658, Miss = 813471, Miss_rate = 0.746, Pending_hits = 141956, Reservation_fails = 0
L2_cache_bank[22]: Access = 1090662, Miss = 813503, Miss_rate = 0.746, Pending_hits = 141724, Reservation_fails = 0
L2_cache_bank[23]: Access = 1090329, Miss = 813543, Miss_rate = 0.746, Pending_hits = 141872, Reservation_fails = 0
L2_total_cache_accesses = 26168790
L2_total_cache_misses = 19523228
L2_total_cache_miss_rate = 0.7461
L2_total_cache_pending_hits = 3396995
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3142793
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3396995
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4794831
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 14353397
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3396995
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 105774
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 93750
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 281250
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 25688016
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 480774
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.024
L2_cache_fill_port_util = 0.141

icnt_total_pkts_mem_to_simt=26168790
icnt_total_pkts_simt_to_mem=26168790
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 26168790
Req_Network_cycles = 5655219
Req_Network_injected_packets_per_cycle =       4.6274 
Req_Network_conflicts_per_cycle =       0.7790
Req_Network_conflicts_per_cycle_util =       0.7912
Req_Bank_Level_Parallism =       4.7002
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.2845
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1928

Reply_Network_injected_packets_num = 26168790
Reply_Network_cycles = 5655219
Reply_Network_injected_packets_per_cycle =        4.6274
Reply_Network_conflicts_per_cycle =        2.4204
Reply_Network_conflicts_per_cycle_util =       2.4554
Reply_Bank_Level_Parallism =       4.6942
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2409
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1542
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 22 hrs, 47 min, 38 sec (82058 sec)
gpgpu_simulation_rate = 86904 (inst/sec)
gpgpu_simulation_rate = 68 (cycle/sec)
gpgpu_silicon_slowdown = 20073529x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6966b60c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6966b600..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6966b5f8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6966b5f0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6966b608..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6966b5ec..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6966b6a0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6966b6a8..

GPGPU-Sim PTX: cudaLaunch for 0x0x56392a1adb8f (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (3206,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 28 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 29 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
Simulation cycle for kernel 6 is = 10000
Simulation cycle for kernel 6 is = 15000
Simulation cycle for kernel 6 is = 20000
Simulation cycle for kernel 6 is = 25000
Simulation cycle for kernel 6 is = 30000
Simulation cycle for kernel 6 is = 35000
Simulation cycle for kernel 6 is = 40000
Simulation cycle for kernel 6 is = 45000
Simulation cycle for kernel 6 is = 50000
Simulation cycle for kernel 6 is = 55000
Simulation cycle for kernel 6 is = 60000
Simulation cycle for kernel 6 is = 65000
Simulation cycle for kernel 6 is = 70000
Simulation cycle for kernel 6 is = 75000
Simulation cycle for kernel 6 is = 80000
Simulation cycle for kernel 6 is = 85000
Simulation cycle for kernel 6 is = 90000
Simulation cycle for kernel 6 is = 95000
Simulation cycle for kernel 6 is = 100000
Simulation cycle for kernel 6 is = 105000
Simulation cycle for kernel 6 is = 110000
Simulation cycle for kernel 6 is = 115000
Simulation cycle for kernel 6 is = 120000
Simulation cycle for kernel 6 is = 125000
Simulation cycle for kernel 6 is = 130000
Simulation cycle for kernel 6 is = 135000
Simulation cycle for kernel 6 is = 140000
Simulation cycle for kernel 6 is = 145000
Simulation cycle for kernel 6 is = 150000
Simulation cycle for kernel 6 is = 155000
Simulation cycle for kernel 6 is = 160000
Simulation cycle for kernel 6 is = 165000
Simulation cycle for kernel 6 is = 170000
Simulation cycle for kernel 6 is = 175000
Simulation cycle for kernel 6 is = 180000
Simulation cycle for kernel 6 is = 185000
Simulation cycle for kernel 6 is = 190000
Simulation cycle for kernel 6 is = 195000
Simulation cycle for kernel 6 is = 200000
Simulation cycle for kernel 6 is = 205000
Simulation cycle for kernel 6 is = 210000
Simulation cycle for kernel 6 is = 215000
Simulation cycle for kernel 6 is = 220000
Simulation cycle for kernel 6 is = 225000
Simulation cycle for kernel 6 is = 230000
Simulation cycle for kernel 6 is = 235000
Simulation cycle for kernel 6 is = 240000
Simulation cycle for kernel 6 is = 245000
Simulation cycle for kernel 6 is = 250000
Simulation cycle for kernel 6 is = 255000
Simulation cycle for kernel 6 is = 260000
Simulation cycle for kernel 6 is = 265000
Simulation cycle for kernel 6 is = 270000
Simulation cycle for kernel 6 is = 275000
Simulation cycle for kernel 6 is = 280000
Simulation cycle for kernel 6 is = 285000
Simulation cycle for kernel 6 is = 290000
Simulation cycle for kernel 6 is = 295000
Simulation cycle for kernel 6 is = 300000
Simulation cycle for kernel 6 is = 305000
Simulation cycle for kernel 6 is = 310000
Simulation cycle for kernel 6 is = 315000
Simulation cycle for kernel 6 is = 320000
Simulation cycle for kernel 6 is = 325000
Simulation cycle for kernel 6 is = 330000
Simulation cycle for kernel 6 is = 335000
Simulation cycle for kernel 6 is = 340000
Simulation cycle for kernel 6 is = 345000
Simulation cycle for kernel 6 is = 350000
Simulation cycle for kernel 6 is = 355000
Simulation cycle for kernel 6 is = 360000
Simulation cycle for kernel 6 is = 365000
Simulation cycle for kernel 6 is = 370000
Simulation cycle for kernel 6 is = 375000
Simulation cycle for kernel 6 is = 380000
Simulation cycle for kernel 6 is = 385000
Simulation cycle for kernel 6 is = 390000
Simulation cycle for kernel 6 is = 395000
Simulation cycle for kernel 6 is = 400000
Simulation cycle for kernel 6 is = 405000
Simulation cycle for kernel 6 is = 410000
Simulation cycle for kernel 6 is = 415000
Simulation cycle for kernel 6 is = 420000
Simulation cycle for kernel 6 is = 425000
Simulation cycle for kernel 6 is = 430000
Simulation cycle for kernel 6 is = 435000
Simulation cycle for kernel 6 is = 440000
Simulation cycle for kernel 6 is = 445000
Simulation cycle for kernel 6 is = 450000
Simulation cycle for kernel 6 is = 455000
Simulation cycle for kernel 6 is = 460000
Simulation cycle for kernel 6 is = 465000
Simulation cycle for kernel 6 is = 470000
Simulation cycle for kernel 6 is = 475000
Simulation cycle for kernel 6 is = 480000
Simulation cycle for kernel 6 is = 485000
Simulation cycle for kernel 6 is = 490000
Simulation cycle for kernel 6 is = 495000
Simulation cycle for kernel 6 is = 500000
Simulation cycle for kernel 6 is = 505000
Simulation cycle for kernel 6 is = 510000
Simulation cycle for kernel 6 is = 515000
Simulation cycle for kernel 6 is = 520000
Simulation cycle for kernel 6 is = 525000
Simulation cycle for kernel 6 is = 530000
Simulation cycle for kernel 6 is = 535000
Simulation cycle for kernel 6 is = 540000
Simulation cycle for kernel 6 is = 545000
Simulation cycle for kernel 6 is = 550000
Simulation cycle for kernel 6 is = 555000
Simulation cycle for kernel 6 is = 560000
Simulation cycle for kernel 6 is = 565000
Simulation cycle for kernel 6 is = 570000
Simulation cycle for kernel 6 is = 575000
Simulation cycle for kernel 6 is = 580000
Simulation cycle for kernel 6 is = 585000
Simulation cycle for kernel 6 is = 590000
Simulation cycle for kernel 6 is = 595000
Simulation cycle for kernel 6 is = 600000
Simulation cycle for kernel 6 is = 605000
Simulation cycle for kernel 6 is = 610000
Simulation cycle for kernel 6 is = 615000
Simulation cycle for kernel 6 is = 620000
Simulation cycle for kernel 6 is = 625000
Simulation cycle for kernel 6 is = 630000
Simulation cycle for kernel 6 is = 635000
Simulation cycle for kernel 6 is = 640000
Simulation cycle for kernel 6 is = 645000
Simulation cycle for kernel 6 is = 650000
Simulation cycle for kernel 6 is = 655000
Simulation cycle for kernel 6 is = 660000
Simulation cycle for kernel 6 is = 665000
Simulation cycle for kernel 6 is = 670000
Simulation cycle for kernel 6 is = 675000
Simulation cycle for kernel 6 is = 680000
Simulation cycle for kernel 6 is = 685000
Simulation cycle for kernel 6 is = 690000
Simulation cycle for kernel 6 is = 695000
Simulation cycle for kernel 6 is = 700000
Simulation cycle for kernel 6 is = 705000
Simulation cycle for kernel 6 is = 710000
Simulation cycle for kernel 6 is = 715000
Simulation cycle for kernel 6 is = 720000
Simulation cycle for kernel 6 is = 725000
Simulation cycle for kernel 6 is = 730000
Simulation cycle for kernel 6 is = 735000
Simulation cycle for kernel 6 is = 740000
Simulation cycle for kernel 6 is = 745000
Simulation cycle for kernel 6 is = 750000
Simulation cycle for kernel 6 is = 755000
Simulation cycle for kernel 6 is = 760000
Simulation cycle for kernel 6 is = 765000
Simulation cycle for kernel 6 is = 770000
Simulation cycle for kernel 6 is = 775000
Simulation cycle for kernel 6 is = 780000
Simulation cycle for kernel 6 is = 785000
Simulation cycle for kernel 6 is = 790000
Simulation cycle for kernel 6 is = 795000
Simulation cycle for kernel 6 is = 800000
Simulation cycle for kernel 6 is = 805000
Simulation cycle for kernel 6 is = 810000
Simulation cycle for kernel 6 is = 815000
Simulation cycle for kernel 6 is = 820000
Simulation cycle for kernel 6 is = 825000
Simulation cycle for kernel 6 is = 830000
Simulation cycle for kernel 6 is = 835000
Simulation cycle for kernel 6 is = 840000
Simulation cycle for kernel 6 is = 845000
Simulation cycle for kernel 6 is = 850000
Simulation cycle for kernel 6 is = 855000
Simulation cycle for kernel 6 is = 860000
Simulation cycle for kernel 6 is = 865000
Simulation cycle for kernel 6 is = 870000
Simulation cycle for kernel 6 is = 875000
Simulation cycle for kernel 6 is = 880000
Simulation cycle for kernel 6 is = 885000
Simulation cycle for kernel 6 is = 890000
Simulation cycle for kernel 6 is = 895000
Simulation cycle for kernel 6 is = 900000
Simulation cycle for kernel 6 is = 905000
Simulation cycle for kernel 6 is = 910000
Simulation cycle for kernel 6 is = 915000
Simulation cycle for kernel 6 is = 920000
Simulation cycle for kernel 6 is = 925000
Simulation cycle for kernel 6 is = 930000
Simulation cycle for kernel 6 is = 935000
Simulation cycle for kernel 6 is = 940000
Destroy streams for kernel 7: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 7 
gpu_sim_cycle = 944077
gpu_sim_insn = 1188529317
gpu_ipc =    1258.9326
gpu_tot_sim_cycle = 6599296
gpu_tot_sim_insn = 8319705219
gpu_tot_ipc =    1260.6958
gpu_tot_issued_cta = 22442
gpu_occupancy = 98.8806% 
gpu_tot_occupancy = 98.9754% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.6228
partiton_level_parallism_total  =       4.6267
partiton_level_parallism_util =       4.6943
partiton_level_parallism_util_total  =       4.6993
L2_BW  =     201.9218 GB/Sec
L2_BW_total  =     202.0947 GB/Sec
gpu_total_sim_rate=86630

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1273514, Miss = 1022876, Miss_rate = 0.803, Pending_hits = 246284, Reservation_fails = 71280
	L1D_cache_core[1]: Access = 1281652, Miss = 1021431, Miss_rate = 0.797, Pending_hits = 255119, Reservation_fails = 70758
	L1D_cache_core[2]: Access = 1275016, Miss = 1021567, Miss_rate = 0.801, Pending_hits = 249232, Reservation_fails = 71636
	L1D_cache_core[3]: Access = 1261800, Miss = 999931, Miss_rate = 0.792, Pending_hits = 252134, Reservation_fails = 67161
	L1D_cache_core[4]: Access = 1269723, Miss = 1005247, Miss_rate = 0.792, Pending_hits = 252566, Reservation_fails = 64854
	L1D_cache_core[5]: Access = 1271616, Miss = 1012618, Miss_rate = 0.796, Pending_hits = 252364, Reservation_fails = 67894
	L1D_cache_core[6]: Access = 1266513, Miss = 1012490, Miss_rate = 0.799, Pending_hits = 249541, Reservation_fails = 73004
	L1D_cache_core[7]: Access = 1280067, Miss = 1012891, Miss_rate = 0.791, Pending_hits = 258718, Reservation_fails = 63897
	L1D_cache_core[8]: Access = 1269917, Miss = 1012704, Miss_rate = 0.797, Pending_hits = 248524, Reservation_fails = 69998
	L1D_cache_core[9]: Access = 1275023, Miss = 1017908, Miss_rate = 0.798, Pending_hits = 250823, Reservation_fails = 66913
	L1D_cache_core[10]: Access = 1276750, Miss = 1022587, Miss_rate = 0.801, Pending_hits = 249823, Reservation_fails = 69255
	L1D_cache_core[11]: Access = 1269949, Miss = 1018897, Miss_rate = 0.802, Pending_hits = 246714, Reservation_fails = 69775
	L1D_cache_core[12]: Access = 1280003, Miss = 1019376, Miss_rate = 0.796, Pending_hits = 254927, Reservation_fails = 69954
	L1D_cache_core[13]: Access = 1263138, Miss = 1003207, Miss_rate = 0.794, Pending_hits = 252776, Reservation_fails = 69556
	L1D_cache_core[14]: Access = 1266562, Miss = 1014690, Miss_rate = 0.801, Pending_hits = 247141, Reservation_fails = 70948
	L1D_cache_core[15]: Access = 1263137, Miss = 1008317, Miss_rate = 0.798, Pending_hits = 248931, Reservation_fails = 73806
	L1D_cache_core[16]: Access = 1268617, Miss = 998944, Miss_rate = 0.787, Pending_hits = 260540, Reservation_fails = 66206
	L1D_cache_core[17]: Access = 1264608, Miss = 1013854, Miss_rate = 0.802, Pending_hits = 246514, Reservation_fails = 67933
	L1D_cache_core[18]: Access = 1264829, Miss = 1011489, Miss_rate = 0.800, Pending_hits = 246253, Reservation_fails = 69038
	L1D_cache_core[19]: Access = 1261810, Miss = 1004666, Miss_rate = 0.796, Pending_hits = 251591, Reservation_fails = 71349
	L1D_cache_core[20]: Access = 1278186, Miss = 1023015, Miss_rate = 0.800, Pending_hits = 249682, Reservation_fails = 70443
	L1D_cache_core[21]: Access = 1273717, Miss = 1019046, Miss_rate = 0.800, Pending_hits = 249754, Reservation_fails = 67498
	L1D_cache_core[22]: Access = 1271829, Miss = 1015698, Miss_rate = 0.799, Pending_hits = 251008, Reservation_fails = 66939
	L1D_cache_core[23]: Access = 1271957, Miss = 1020949, Miss_rate = 0.803, Pending_hits = 246526, Reservation_fails = 69067
	L1D_cache_core[24]: Access = 1278215, Miss = 1023053, Miss_rate = 0.800, Pending_hits = 248662, Reservation_fails = 66787
	L1D_cache_core[25]: Access = 1269924, Miss = 1003958, Miss_rate = 0.791, Pending_hits = 256974, Reservation_fails = 68552
	L1D_cache_core[26]: Access = 1273345, Miss = 1016930, Miss_rate = 0.799, Pending_hits = 250189, Reservation_fails = 65257
	L1D_cache_core[27]: Access = 1273361, Miss = 1009652, Miss_rate = 0.793, Pending_hits = 256513, Reservation_fails = 71095
	L1D_cache_core[28]: Access = 1276871, Miss = 1015046, Miss_rate = 0.795, Pending_hits = 256509, Reservation_fails = 75698
	L1D_cache_core[29]: Access = 1269951, Miss = 1017086, Miss_rate = 0.801, Pending_hits = 247593, Reservation_fails = 63600
	L1D_total_cache_accesses = 38141600
	L1D_total_cache_misses = 30420123
	L1D_total_cache_miss_rate = 0.7976
	L1D_total_cache_pending_hits = 7533925
	L1D_total_cache_reservation_fails = 2070151
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.153
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 74652
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7533925
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8306485
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2036485
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 21665635
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 7533925
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 112900
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 127874
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 33666
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 320129
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 37580697
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 560903

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2036485
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 33666
ctas_completed 22442, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
274072, 321480, 321480, 321480, 321480, 321480, 321480, 274480, 274480, 321480, 321480, 320822, 320822, 320822, 320822, 274072, 273020, 319770, 319770, 319770, 319770, 319770, 319770, 273020, 273020, 319770, 319770, 319770, 319770, 319770, 319770, 273020, 
gpgpu_n_tot_thrd_icount = 9464365568
gpgpu_n_tot_w_icount = 295761424
gpgpu_n_stall_shd_mem = 6453784
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 29972120
gpgpu_n_mem_write_global = 560903
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 235705995
gpgpu_n_store_insn = 3500000
gpgpu_n_shmem_insn = 1382019520
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 40216064
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1169
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6452615
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:24512401	W0_Idle:353804	W0_Scoreboard:463331191	W1:583310	W2:585984	W3:583219	W4:583219	W5:583219	W6:587825	W7:583219	W8:583219	W9:583219	W10:583219	W11:583219	W12:583219	W13:583219	W14:1305745	W15:1166529	W16:1166529	W17:1166529	W18:1166529	W19:1166529	W20:1166529	W21:1166529	W22:1166529	W23:1166529	W24:1166529	W25:1166529	W26:1166529	W27:1166529	W28:1166529	W29:1166529	W30:1166529	W31:1166529	W32:267035377
single_issue_nums: WS0:71133678	WS1:76747034	WS2:76747034	WS3:71133678	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 239776960 {8:29972120,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 22436120 {40:560903,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1198884800 {40:29972120,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4487224 {8:560903,}
maxmflatency = 709 
max_icnt2mem_latency = 252 
maxmrqlatency = 339 
max_icnt2sh_latency = 78 
averagemflatency = 347 
avg_icnt2mem_latency = 42 
avg_mrq_latency = 15 
avg_icnt2sh_latency = 3 
mrq_lat_table:7692917 	949784 	1157784 	2253433 	7080875 	2819930 	485480 	10486 	56 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4142636 	26378884 	11503 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	30203700 	317341 	11982 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	23671047 	5024278 	1535433 	285198 	16995 	72 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	6564 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     12212     12235      8653      8800      8770      8776      8686      8543      8796      8699      9549      9555     10279     10278     11075     11069 
dram[1]:     12230     12227      8698      8669      8836      8822      8781      8718      8752      8732      9553      9557     10274     10296     11090     11084 
dram[2]:     12242     12239      8422      8521      8654      8606      8892      8726      8743      8809      9563      9554     10292     10290     11078     11075 
dram[3]:     12243     12249      8628      8639      8605      8819      8612      8343      8674      8658      9552      9569     10285     10280     11105     11071 
dram[4]:     12258     12274      8565      8718      8787      8588      8847      8389      8644      8667      9565      9559     10276     10296     11049     11045 
dram[5]:     12270     12266      8522      8511      8574      8538      8385      8591      8676      8697      9558      9558     10292     10288     11067     11060 
dram[6]:     12201     12198      8726      8750      8587      8715      8593      8598      8716      8755      9549      9546     10285     10303     10982     10978 
dram[7]:     12204     12202      8724      8567      8758      8820      8585      8743      8764      8493      9560      9553     10301     10298     10963     10959 
dram[8]:     12187     12185      8637      8881      8774      8861      8751      8398      8754      8786      9536      9531     10300     10290     10956     10970 
dram[9]:     12194     12191      8565      8783      8745      8532      8467      8469      8848      8481      9551      9547     10285     10294     10982     10968 
dram[10]:     12190     12219      8575      8517      8534      8802      8659      8654      8735      8696      9559      9573     10308     10306     10965     11519 
dram[11]:     12217     12226      8673      8641      8595      8677      8662      8700      8611      8592      9558      9550     10303     10312     11515     11524 
average row accesses per activate:
dram[0]:  5.799624  5.841051  5.824838  5.823670  5.791402  5.811789  5.853357  5.851232  5.812702  5.828953  5.820568  5.865302  5.798026  5.812195  5.812105  5.827132 
dram[1]:  5.830142  5.852212  5.836726  5.844098  5.839525  5.846585  5.823729  5.834057  5.772346  5.770427  5.849662  5.852713  5.813687  5.859184  5.839662  5.818761 
dram[2]:  5.840337  5.848787  5.822168  5.880523  5.851496  5.885287  5.795427  5.831504  5.781119  5.801628  5.826677  5.824336  5.830282  5.839189  5.834033  5.860575 
dram[3]:  5.854809  5.888878  5.815327  5.863684  5.862207  5.874548  5.862633  5.875144  5.789904  5.798383  5.786026  5.783002  5.798739  5.791828  5.843053  5.847247 
dram[4]:  5.878148  5.878136  5.849830  5.873074  5.858009  5.886215  5.831637  5.826321  5.828188  5.822108  5.777305  5.779162  5.803345  5.840519  5.816096  5.857386 
dram[5]:  5.863332  5.871180  5.844824  5.855541  5.852832  5.852782  5.818635  5.833624  5.828763  5.829775  5.814540  5.827407  5.799603  5.861949  5.845550  5.827457 
dram[6]:  5.815953  5.820187  5.825396  5.834140  5.860013  5.882708  5.867062  5.840020  5.832327  5.837545  5.825239  5.826744  5.849352  5.854088  5.771290  5.850521 
dram[7]:  5.866420  5.858228  5.808174  5.818851  5.829520  5.820277  5.826785  5.827746  5.852872  5.876351  5.824345  5.844811  5.841871  5.841797  5.830863  5.814301 
dram[8]:  5.824889  5.843342  5.804139  5.851426  5.819326  5.855562  5.809564  5.834723  5.842824  5.830092  5.827390  5.822445  5.842232  5.845912  5.800675  5.835264 
dram[9]:  5.838049  5.846046  5.812056  5.830277  5.813603  5.863748  5.785781  5.822099  5.797768  5.770932  5.812276  5.849099  5.852449  5.838595  5.833134  5.824887 
dram[10]:  5.829338  5.846196  5.861573  5.860464  5.818137  5.851902  5.818793  5.844477  5.795697  5.789114  5.805016  5.828604  5.840556  5.805077  5.802453  5.835672 
dram[11]:  5.808823  5.818570  5.842297  5.835561  5.851939  5.844159  5.811677  5.852378  5.787829  5.799941  5.801579  5.841398  5.785852  5.787472  5.797143  5.844992 
average row locality = 22450745/3850211 = 5.831042
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    116593    116592    116440    116434    116380    116379    116273    116254    116316    116328    116317    116312    116308    116303    116320    116290 
dram[1]:    116614    116572    116422    116415    116394    116360    116264    116267    116330    116320    116287    116266    116333    116322    116331    116320 
dram[2]:    116562    116597    116401    116415    116388    116363    116299    116315    116340    116337    116294    116282    116311    116291    116300    116310 
dram[3]:    116583    116570    116438    116467    116350    116367    116294    116279    116315    116318    116283    116274    116305    116380    116282    116284 
dram[4]:    116574    116562    116442    116443    116360    116352    116306    116316    116301    116313    116286    116312    116363    116341    116313    116305 
dram[5]:    116607    116576    116412    116404    116403    116402    116284    116305    116330    116327    116289    116297    116334    116343    116291    116314 
dram[6]:    116573    116571    116361    116379    116400    116400    116306    116328    116314    116331    116271    116307    116355    116356    116290    116326 
dram[7]:    116569    116587    116387    116410    116386    116381    116302    116263    116316    116303    116288    116307    116334    116315    116324    116306 
dram[8]:    116555    116558    116387    116392    116391    116399    116311    116327    116314    116345    116285    116279    116312    116333    116299    116313 
dram[9]:    116592    116583    116378    116424    116369    116369    116307    116307    116323    116336    116290    116305    116294    116321    116352    116344 
dram[10]:    116592    116586    116419    116391    116338    116361    116293    116312    116345    116328    116324    116321    116296    116306    116329    116327 
dram[11]:    116592    116585    116414    116425    116391    116405    116307    116312    116331    116303    116307    116303    116324    116322    116338    116350 
total dram reads = 22342274
bank skew: 116614/116254 = 1.00
chip skew: 1862009/1861778 = 1.00
number of total write accesses:
dram[0]:      2400      2388      2324      2324      2240      2240      2240      2240      2240      2240      2240      2240      2228      2228      2176      2176 
dram[1]:      2404      2404      2324      2312      2240      2240      2240      2240      2240      2240      2240      2240      2228      2228      2176      2176 
dram[2]:      2404      2404      2312      2312      2240      2240      2240      2240      2240      2240      2240      2240      2228      2228      2176      2176 
dram[3]:      2404      2404      2312      2312      2240      2240      2240      2240      2240      2240      2240      2240      2228      2228      2176      2176 
dram[4]:      2404      2404      2312      2312      2240      2240      2240      2240      2240      2240      2240      2240      2228      2228      2176      2176 
dram[5]:      2404      2404      2312      2312      2240      2240      2240      2240      2240      2240      2240      2240      2228      2224      2176      2176 
dram[6]:      2404      2404      2312      2312      2240      2240      2240      2240      2240      2240      2240      2240      2224      2224      2176      2176 
dram[7]:      2404      2404      2312      2312      2240      2240      2240      2240      2240      2240      2240      2240      2224      2224      2176      2176 
dram[8]:      2404      2404      2312      2312      2240      2240      2240      2240      2240      2240      2240      2240      2224      2224      2176      2176 
dram[9]:      2404      2404      2312      2312      2240      2240      2240      2240      2240      2240      2240      2240      2224      2224      2176      2176 
dram[10]:      2404      2404      2312      2312      2240      2240      2240      2240      2240      2240      2240      2240      2224      2224      2176      2176 
dram[11]:      2404      2404      2312      2312      2240      2240      2240      2240      2240      2240      2240      2240      2224      2224      2176      2176 
total dram writes = 433884
bank skew: 2404/2176 = 1.10
chip skew: 36172/36152 = 1.00
average mf latency per bank:
dram[0]:        465       465       465       466       465       465       465       465       464       464       465       465       465       465       465       465
dram[1]:        465       466       466       466       464       465       465       465       465       466       464       465       465       465       465       465
dram[2]:        465       465       466       466       465       465       464       464       464       464       464       465       464       465       465       465
dram[3]:        465       464       466       466       465       465       464       465       464       465       464       464       464       464       464       465
dram[4]:        465       465       465       465       464       465       465       466       465       465       464       465       463       464       464       465
dram[5]:        464       464       465       465       464       465       465       465       465       465       464       465       464       465       464       465
dram[6]:        465       465       465       465       464       464       464       465       465       465       465       465       465       465       465       465
dram[7]:        464       465       465       466       464       465       465       465       464       465       464       464       464       465       465       465
dram[8]:        464       465       466       466       465       465       464       465       464       464       464       465       464       464       464       464
dram[9]:        464       464       466       466       465       465       465       465       464       465       464       464       464       464       464       465
dram[10]:        464       465       465       466       464       465       465       465       464       465       464       465       464       465       464       465
dram[11]:        464       464       465       465       463       464       464       464       465       465       464       464       464       464       464       464
maximum mf latency per bank:
dram[0]:        696       543       631       636       639       630       523       548       555       597       554       551       607       615       551       560
dram[1]:        709       561       635       653       625       636       585       558       556       566       541       562       575       604       565       548
dram[2]:        568       572       632       637       638       643       547       590       538       555       590       520       588       594       549       530
dram[3]:        545       567       629       647       623       622       538       542       540       619       504       542       651       562       558       558
dram[4]:        549       584       638       629       630       637       585       548       542       548       534       542       543       587       534       526
dram[5]:        548       546       625       629       638       640       524       524       500       511       566       626       559       531       537       604
dram[6]:        571       565       627       636       616       621       538       524       521       525       523       565       531       565       532       519
dram[7]:        547       549       621       634       616       635       572       572       508       582       524       537       559       580       531       509
dram[8]:        556       566       621       631       616       625       554       543       550       554       578       570       530       608       530       537
dram[9]:        561       548       616       629       614       634       517       552       565       561       567       563       526       576       533       553
dram[10]:        602       652       616       626       624       617       531       521       562       525       531       545       567       528       549       547
dram[11]:        552       559       629       629       621       630       555       554       559       602       513       545       591       592       497       525

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=16923675 n_nop=14396034 n_act=321279 n_pre=321263 n_ref_event=4572360550251980812 n_req=1870880 n_rd=1861839 n_rd_L2_A=0 n_write=0 n_wr_bk=36164 bw_util=0.4486
n_activity=15015917 dram_eff=0.5056
bk0: 116593a 15095354i bk1: 116592a 15118161i bk2: 116440a 15102495i bk3: 116434a 15108981i bk4: 116380a 15097831i bk5: 116379a 15109256i bk6: 116273a 15111835i bk7: 116254a 15118854i bk8: 116316a 15109805i bk9: 116328a 15120136i bk10: 116317a 15105099i bk11: 116312a 15124897i bk12: 116308a 15106623i bk13: 116303a 15115422i bk14: 116320a 15105834i bk15: 116290a 15123185i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.828276
Row_Buffer_Locality_read = 0.830397
Row_Buffer_Locality_write = 0.391550
Bank_Level_Parallism = 2.305903
Bank_Level_Parallism_Col = 1.866719
Bank_Level_Parallism_Ready = 1.251619
write_to_read_ratio_blp_rw_average = 0.030538
GrpLevelPara = 1.721851 

BW Util details:
bwutil = 0.448603 
total_CMD = 16923675 
util_bw = 7592012 
Wasted_Col = 4264396 
Wasted_Row = 1732781 
Idle = 3334486 

BW Util Bottlenecks: 
RCDc_limit = 4255722 
RCDWRc_limit = 34370 
WTRc_limit = 193912 
RTWc_limit = 226096 
CCDLc_limit = 1436441 
rwq = 0 
CCDLc_limit_alone = 1409792 
WTRc_limit_alone = 185389 
RTWc_limit_alone = 207970 

Commands details: 
total_CMD = 16923675 
n_nop = 14396034 
Read = 1861839 
Write = 0 
L2_Alloc = 0 
L2_WB = 36164 
n_act = 321279 
n_pre = 321263 
n_ref = 4572360550251980812 
n_req = 1870880 
total_req = 1898003 

Dual Bus Interface Util: 
issued_total_row = 642542 
issued_total_col = 1898003 
Row_Bus_Util =  0.037967 
CoL_Bus_Util = 0.112151 
Either_Row_CoL_Bus_Util = 0.149355 
Issued_on_Two_Bus_Simul_Util = 0.000762 
issued_two_Eff = 0.005105 
queue_avg = 4.400885 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.40089
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=16923675 n_nop=14397056 n_act=320900 n_pre=320884 n_ref_event=0 n_req=1870860 n_rd=1861817 n_rd_L2_A=0 n_write=0 n_wr_bk=36172 bw_util=0.4486
n_activity=15019914 dram_eff=0.5055
bk0: 116614a 15101700i bk1: 116572a 15115663i bk2: 116422a 15105888i bk3: 116415a 15118232i bk4: 116394a 15105585i bk5: 116360a 15121619i bk6: 116264a 15108217i bk7: 116267a 15117087i bk8: 116330a 15094981i bk9: 116320a 15102977i bk10: 116287a 15105636i bk11: 116266a 15117734i bk12: 116333a 15104531i bk13: 116322a 15121474i bk14: 116331a 15109214i bk15: 116320a 15114132i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.828477
Row_Buffer_Locality_read = 0.830577
Row_Buffer_Locality_write = 0.395997
Bank_Level_Parallism = 2.306125
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.251001
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.448600 
total_CMD = 16923675 
util_bw = 7591956 
Wasted_Col = 4265519 
Wasted_Row = 1734632 
Idle = 3331568 

BW Util Bottlenecks: 
RCDc_limit = 4256511 
RCDWRc_limit = 33658 
WTRc_limit = 194196 
RTWc_limit = 232477 
CCDLc_limit = 1438225 
rwq = 0 
CCDLc_limit_alone = 1410750 
WTRc_limit_alone = 185337 
RTWc_limit_alone = 213861 

Commands details: 
total_CMD = 16923675 
n_nop = 14397056 
Read = 1861817 
Write = 0 
L2_Alloc = 0 
L2_WB = 36172 
n_act = 320900 
n_pre = 320884 
n_ref = 0 
n_req = 1870860 
total_req = 1897989 

Dual Bus Interface Util: 
issued_total_row = 641784 
issued_total_col = 1897989 
Row_Bus_Util =  0.037922 
CoL_Bus_Util = 0.112150 
Either_Row_CoL_Bus_Util = 0.149295 
Issued_on_Two_Bus_Simul_Util = 0.000777 
issued_two_Eff = 0.005206 
queue_avg = 4.415657 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.41566
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=16923675 n_nop=14397381 n_act=320658 n_pre=320642 n_ref_event=0 n_req=1870845 n_rd=1861805 n_rd_L2_A=0 n_write=0 n_wr_bk=36160 bw_util=0.4486
n_activity=15025186 dram_eff=0.5053
bk0: 116562a 15106392i bk1: 116597a 15113589i bk2: 116401a 15100961i bk3: 116415a 15124871i bk4: 116388a 15112128i bk5: 116363a 15126023i bk6: 116299a 15104011i bk7: 116315a 15118973i bk8: 116340a 15100182i bk9: 116337a 15117123i bk10: 116294a 15108235i bk11: 116282a 15121266i bk12: 116311a 15108392i bk13: 116291a 15117343i bk14: 116300a 15108739i bk15: 116310a 15120561i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.828605
Row_Buffer_Locality_read = 0.830719
Row_Buffer_Locality_write = 0.393252
Bank_Level_Parallism = 2.301679
Bank_Level_Parallism_Col = 1.857523
Bank_Level_Parallism_Ready = 1.250926
write_to_read_ratio_blp_rw_average = 0.031003
GrpLevelPara = 1.720334 

BW Util details:
bwutil = 0.448594 
total_CMD = 16923675 
util_bw = 7591860 
Wasted_Col = 4275502 
Wasted_Row = 1731602 
Idle = 3324711 

BW Util Bottlenecks: 
RCDc_limit = 4259642 
RCDWRc_limit = 33814 
WTRc_limit = 199736 
RTWc_limit = 229884 
CCDLc_limit = 1442709 
rwq = 0 
CCDLc_limit_alone = 1414486 
WTRc_limit_alone = 190523 
RTWc_limit_alone = 210874 

Commands details: 
total_CMD = 16923675 
n_nop = 14397381 
Read = 1861805 
Write = 0 
L2_Alloc = 0 
L2_WB = 36160 
n_act = 320658 
n_pre = 320642 
n_ref = 0 
n_req = 1870845 
total_req = 1897965 

Dual Bus Interface Util: 
issued_total_row = 641300 
issued_total_col = 1897965 
Row_Bus_Util =  0.037894 
CoL_Bus_Util = 0.112149 
Either_Row_CoL_Bus_Util = 0.149276 
Issued_on_Two_Bus_Simul_Util = 0.000766 
issued_two_Eff = 0.005134 
queue_avg = 4.418213 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.41821
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=16923675 n_nop=14397272 n_act=320722 n_pre=320706 n_ref_event=0 n_req=1870829 n_rd=1861789 n_rd_L2_A=0 n_write=0 n_wr_bk=36160 bw_util=0.4486
n_activity=15022285 dram_eff=0.5054
bk0: 116583a 15100811i bk1: 116570a 15116982i bk2: 116438a 15101999i bk3: 116467a 15121739i bk4: 116350a 15111750i bk5: 116367a 15124861i bk6: 116294a 15115242i bk7: 116279a 15124857i bk8: 116315a 15102941i bk9: 116318a 15114269i bk10: 116283a 15103291i bk11: 116274a 15110964i bk12: 116305a 15102148i bk13: 116380a 15108400i bk14: 116282a 15112803i bk15: 116284a 15124376i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.828569
Row_Buffer_Locality_read = 0.830710
Row_Buffer_Locality_write = 0.387611
Bank_Level_Parallism = 2.303893
Bank_Level_Parallism_Col = 1.860260
Bank_Level_Parallism_Ready = 1.251424
write_to_read_ratio_blp_rw_average = 0.030994
GrpLevelPara = 1.722788 

BW Util details:
bwutil = 0.448590 
total_CMD = 16923675 
util_bw = 7591796 
Wasted_Col = 4263710 
Wasted_Row = 1736345 
Idle = 3331824 

BW Util Bottlenecks: 
RCDc_limit = 4255467 
RCDWRc_limit = 33678 
WTRc_limit = 193835 
RTWc_limit = 230345 
CCDLc_limit = 1436612 
rwq = 0 
CCDLc_limit_alone = 1409237 
WTRc_limit_alone = 184837 
RTWc_limit_alone = 211968 

Commands details: 
total_CMD = 16923675 
n_nop = 14397272 
Read = 1861789 
Write = 0 
L2_Alloc = 0 
L2_WB = 36160 
n_act = 320722 
n_pre = 320706 
n_ref = 0 
n_req = 1870829 
total_req = 1897949 

Dual Bus Interface Util: 
issued_total_row = 641428 
issued_total_col = 1897949 
Row_Bus_Util =  0.037901 
CoL_Bus_Util = 0.112148 
Either_Row_CoL_Bus_Util = 0.149282 
Issued_on_Two_Bus_Simul_Util = 0.000767 
issued_two_Eff = 0.005135 
queue_avg = 4.392513 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.39251
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=16923675 n_nop=14397741 n_act=320496 n_pre=320480 n_ref_event=0 n_req=1870929 n_rd=1861889 n_rd_L2_A=0 n_write=0 n_wr_bk=36160 bw_util=0.4486
n_activity=15008695 dram_eff=0.5059
bk0: 116574a 15104096i bk1: 116562a 15115245i bk2: 116442a 15106518i bk3: 116443a 15117353i bk4: 116360a 15113165i bk5: 116352a 15125500i bk6: 116306a 15107902i bk7: 116316a 15116190i bk8: 116301a 15107002i bk9: 116313a 15111291i bk10: 116286a 15095627i bk11: 116312a 15104827i bk12: 116363a 15099346i bk13: 116341a 15114749i bk14: 116313a 15103515i bk15: 116305a 15121114i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.828699
Row_Buffer_Locality_read = 0.830823
Row_Buffer_Locality_write = 0.391150
Bank_Level_Parallism = 2.308146
Bank_Level_Parallism_Col = 1.864770
Bank_Level_Parallism_Ready = 1.255251
write_to_read_ratio_blp_rw_average = 0.030554
GrpLevelPara = 1.724859 

BW Util details:
bwutil = 0.448614 
total_CMD = 16923675 
util_bw = 7592196 
Wasted_Col = 4255334 
Wasted_Row = 1733220 
Idle = 3342925 

BW Util Bottlenecks: 
RCDc_limit = 4240795 
RCDWRc_limit = 33790 
WTRc_limit = 195112 
RTWc_limit = 227593 
CCDLc_limit = 1434816 
rwq = 0 
CCDLc_limit_alone = 1407371 
WTRc_limit_alone = 186075 
RTWc_limit_alone = 209185 

Commands details: 
total_CMD = 16923675 
n_nop = 14397741 
Read = 1861889 
Write = 0 
L2_Alloc = 0 
L2_WB = 36160 
n_act = 320496 
n_pre = 320480 
n_ref = 0 
n_req = 1870929 
total_req = 1898049 

Dual Bus Interface Util: 
issued_total_row = 640976 
issued_total_col = 1898049 
Row_Bus_Util =  0.037875 
CoL_Bus_Util = 0.112153 
Either_Row_CoL_Bus_Util = 0.149254 
Issued_on_Two_Bus_Simul_Util = 0.000774 
issued_two_Eff = 0.005183 
queue_avg = 4.411519 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.41152
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=16923675 n_nop=14397621 n_act=320418 n_pre=320402 n_ref_event=0 n_req=1870957 n_rd=1861918 n_rd_L2_A=0 n_write=0 n_wr_bk=36156 bw_util=0.4486
n_activity=15013160 dram_eff=0.5057
bk0: 116607a 15106151i bk1: 116576a 15116873i bk2: 116412a 15103517i bk3: 116404a 15117304i bk4: 116403a 15106803i bk5: 116402a 15117945i bk6: 116284a 15106816i bk7: 116305a 15113988i bk8: 116330a 15110674i bk9: 116327a 15119807i bk10: 116289a 15104469i bk11: 116297a 15113281i bk12: 116334a 15098116i bk13: 116343a 15127007i bk14: 116291a 15114842i bk15: 116314a 15120010i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.828743
Row_Buffer_Locality_read = 0.830850
Row_Buffer_Locality_write = 0.394734
Bank_Level_Parallism = 2.306046
Bank_Level_Parallism_Col = 1.861770
Bank_Level_Parallism_Ready = 1.251905
write_to_read_ratio_blp_rw_average = 0.030898
GrpLevelPara = 1.722753 

BW Util details:
bwutil = 0.448620 
total_CMD = 16923675 
util_bw = 7592296 
Wasted_Col = 4256764 
Wasted_Row = 1731626 
Idle = 3342989 

BW Util Bottlenecks: 
RCDc_limit = 4240514 
RCDWRc_limit = 33788 
WTRc_limit = 192204 
RTWc_limit = 231518 
CCDLc_limit = 1438506 
rwq = 0 
CCDLc_limit_alone = 1411033 
WTRc_limit_alone = 183216 
RTWc_limit_alone = 213033 

Commands details: 
total_CMD = 16923675 
n_nop = 14397621 
Read = 1861918 
Write = 0 
L2_Alloc = 0 
L2_WB = 36156 
n_act = 320418 
n_pre = 320402 
n_ref = 0 
n_req = 1870957 
total_req = 1898074 

Dual Bus Interface Util: 
issued_total_row = 640820 
issued_total_col = 1898074 
Row_Bus_Util =  0.037865 
CoL_Bus_Util = 0.112155 
Either_Row_CoL_Bus_Util = 0.149262 
Issued_on_Two_Bus_Simul_Util = 0.000759 
issued_two_Eff = 0.005083 
queue_avg = 4.393043 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.39304
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=16923675 n_nop=14397469 n_act=320533 n_pre=320517 n_ref_event=0 n_req=1870906 n_rd=1861868 n_rd_L2_A=0 n_write=0 n_wr_bk=36152 bw_util=0.4486
n_activity=15014616 dram_eff=0.5056
bk0: 116573a 15095687i bk1: 116571a 15107500i bk2: 116361a 15107121i bk3: 116379a 15113243i bk4: 116400a 15113914i bk5: 116400a 15126679i bk6: 116306a 15116257i bk7: 116328a 15115202i bk8: 116314a 15113912i bk9: 116331a 15120312i bk10: 116271a 15107202i bk11: 116307a 15114204i bk12: 116355a 15111155i bk13: 116356a 15123924i bk14: 116290a 15098720i bk15: 116326a 15124222i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.828677
Row_Buffer_Locality_read = 0.830759
Row_Buffer_Locality_write = 0.399757
Bank_Level_Parallism = 2.305486
Bank_Level_Parallism_Col = 1.861444
Bank_Level_Parallism_Ready = 1.252769
write_to_read_ratio_blp_rw_average = 0.030700
GrpLevelPara = 1.722780 

BW Util details:
bwutil = 0.448607 
total_CMD = 16923675 
util_bw = 7592080 
Wasted_Col = 4257113 
Wasted_Row = 1730034 
Idle = 3344448 

BW Util Bottlenecks: 
RCDc_limit = 4247003 
RCDWRc_limit = 33447 
WTRc_limit = 193174 
RTWc_limit = 226882 
CCDLc_limit = 1435372 
rwq = 0 
CCDLc_limit_alone = 1408662 
WTRc_limit_alone = 184448 
RTWc_limit_alone = 208898 

Commands details: 
total_CMD = 16923675 
n_nop = 14397469 
Read = 1861868 
Write = 0 
L2_Alloc = 0 
L2_WB = 36152 
n_act = 320533 
n_pre = 320517 
n_ref = 0 
n_req = 1870906 
total_req = 1898020 

Dual Bus Interface Util: 
issued_total_row = 641050 
issued_total_col = 1898020 
Row_Bus_Util =  0.037879 
CoL_Bus_Util = 0.112152 
Either_Row_CoL_Bus_Util = 0.149271 
Issued_on_Two_Bus_Simul_Util = 0.000760 
issued_two_Eff = 0.005092 
queue_avg = 4.404629 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=4.40463
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=16923675 n_nop=14397696 n_act=320547 n_pre=320531 n_ref_event=0 n_req=1870816 n_rd=1861778 n_rd_L2_A=0 n_write=0 n_wr_bk=36152 bw_util=0.4486
n_activity=15003186 dram_eff=0.506
bk0: 116569a 15106904i bk1: 116587a 15112676i bk2: 116387a 15096688i bk3: 116410a 15108299i bk4: 116386a 15101701i bk5: 116381a 15106020i bk6: 116302a 15107733i bk7: 116263a 15121007i bk8: 116316a 15112788i bk9: 116303a 15126447i bk10: 116288a 15106862i bk11: 116307a 15117089i bk12: 116334a 15118347i bk13: 116315a 15121143i bk14: 116324a 15111102i bk15: 116306a 15111374i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.828661
Row_Buffer_Locality_read = 0.830747
Row_Buffer_Locality_write = 0.398982
Bank_Level_Parallism = 2.309133
Bank_Level_Parallism_Col = 1.863842
Bank_Level_Parallism_Ready = 1.252679
write_to_read_ratio_blp_rw_average = 0.030891
GrpLevelPara = 1.724867 

BW Util details:
bwutil = 0.448586 
total_CMD = 16923675 
util_bw = 7591720 
Wasted_Col = 4248650 
Wasted_Row = 1726442 
Idle = 3356863 

BW Util Bottlenecks: 
RCDc_limit = 4235831 
RCDWRc_limit = 33586 
WTRc_limit = 193271 
RTWc_limit = 227976 
CCDLc_limit = 1434636 
rwq = 0 
CCDLc_limit_alone = 1407110 
WTRc_limit_alone = 184370 
RTWc_limit_alone = 209351 

Commands details: 
total_CMD = 16923675 
n_nop = 14397696 
Read = 1861778 
Write = 0 
L2_Alloc = 0 
L2_WB = 36152 
n_act = 320547 
n_pre = 320531 
n_ref = 0 
n_req = 1870816 
total_req = 1897930 

Dual Bus Interface Util: 
issued_total_row = 641078 
issued_total_col = 1897930 
Row_Bus_Util =  0.037881 
CoL_Bus_Util = 0.112146 
Either_Row_CoL_Bus_Util = 0.149257 
Issued_on_Two_Bus_Simul_Util = 0.000770 
issued_two_Eff = 0.005158 
queue_avg = 4.411148 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.41115
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=16923675 n_nop=14396993 n_act=320871 n_pre=320855 n_ref_event=0 n_req=1870838 n_rd=1861800 n_rd_L2_A=0 n_write=0 n_wr_bk=36152 bw_util=0.4486
n_activity=15005566 dram_eff=0.5059
bk0: 116555a 15103504i bk1: 116558a 15116966i bk2: 116387a 15095546i bk3: 116392a 15114795i bk4: 116391a 15097445i bk5: 116399a 15119411i bk6: 116311a 15108617i bk7: 116327a 15118548i bk8: 116314a 15103593i bk9: 116345a 15116435i bk10: 116285a 15099339i bk11: 116279a 15111137i bk12: 116312a 15111427i bk13: 116333a 15124889i bk14: 116299a 15105252i bk15: 116313a 15114971i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.828490
Row_Buffer_Locality_read = 0.830597
Row_Buffer_Locality_write = 0.394556
Bank_Level_Parallism = 2.309070
Bank_Level_Parallism_Col = 1.863505
Bank_Level_Parallism_Ready = 1.252071
write_to_read_ratio_blp_rw_average = 0.031547
GrpLevelPara = 1.724156 

BW Util details:
bwutil = 0.448591 
total_CMD = 16923675 
util_bw = 7591808 
Wasted_Col = 4256053 
Wasted_Row = 1728836 
Idle = 3346978 

BW Util Bottlenecks: 
RCDc_limit = 4246760 
RCDWRc_limit = 33767 
WTRc_limit = 190501 
RTWc_limit = 234434 
CCDLc_limit = 1437347 
rwq = 0 
CCDLc_limit_alone = 1409052 
WTRc_limit_alone = 181694 
RTWc_limit_alone = 214946 

Commands details: 
total_CMD = 16923675 
n_nop = 14396993 
Read = 1861800 
Write = 0 
L2_Alloc = 0 
L2_WB = 36152 
n_act = 320871 
n_pre = 320855 
n_ref = 0 
n_req = 1870838 
total_req = 1897952 

Dual Bus Interface Util: 
issued_total_row = 641726 
issued_total_col = 1897952 
Row_Bus_Util =  0.037919 
CoL_Bus_Util = 0.112148 
Either_Row_CoL_Bus_Util = 0.149299 
Issued_on_Two_Bus_Simul_Util = 0.000768 
issued_two_Eff = 0.005144 
queue_avg = 4.399178 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=4.39918
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=16923675 n_nop=14395970 n_act=321231 n_pre=321215 n_ref_event=0 n_req=1870932 n_rd=1861894 n_rd_L2_A=0 n_write=0 n_wr_bk=36152 bw_util=0.4486
n_activity=15025014 dram_eff=0.5053
bk0: 116592a 15098711i bk1: 116583a 15110686i bk2: 116378a 15098690i bk3: 116424a 15110832i bk4: 116369a 15103231i bk5: 116369a 15125703i bk6: 116307a 15106606i bk7: 116307a 15122522i bk8: 116323a 15104547i bk9: 116336a 15107760i bk10: 116290a 15104966i bk11: 116305a 15113828i bk12: 116294a 15114424i bk13: 116321a 15120991i bk14: 116352a 15108031i bk15: 116344a 15116174i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.828306
Row_Buffer_Locality_read = 0.830440
Row_Buffer_Locality_write = 0.388692
Bank_Level_Parallism = 2.305549
Bank_Level_Parallism_Col = 1.860793
Bank_Level_Parallism_Ready = 1.252095
write_to_read_ratio_blp_rw_average = 0.030875
GrpLevelPara = 1.721518 

BW Util details:
bwutil = 0.448613 
total_CMD = 16923675 
util_bw = 7592184 
Wasted_Col = 4268075 
Wasted_Row = 1734778 
Idle = 3328638 

BW Util Bottlenecks: 
RCDc_limit = 4260128 
RCDWRc_limit = 33680 
WTRc_limit = 193850 
RTWc_limit = 228795 
CCDLc_limit = 1439106 
rwq = 0 
CCDLc_limit_alone = 1412332 
WTRc_limit_alone = 184953 
RTWc_limit_alone = 210918 

Commands details: 
total_CMD = 16923675 
n_nop = 14395970 
Read = 1861894 
Write = 0 
L2_Alloc = 0 
L2_WB = 36152 
n_act = 321231 
n_pre = 321215 
n_ref = 0 
n_req = 1870932 
total_req = 1898046 

Dual Bus Interface Util: 
issued_total_row = 642446 
issued_total_col = 1898046 
Row_Bus_Util =  0.037961 
CoL_Bus_Util = 0.112153 
Either_Row_CoL_Bus_Util = 0.149359 
Issued_on_Two_Bus_Simul_Util = 0.000756 
issued_two_Eff = 0.005059 
queue_avg = 4.404017 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.40402
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=16923675 n_nop=14396554 n_act=321080 n_pre=321064 n_ref_event=0 n_req=1870906 n_rd=1861868 n_rd_L2_A=0 n_write=0 n_wr_bk=36152 bw_util=0.4486
n_activity=15019965 dram_eff=0.5055
bk0: 116592a 15097339i bk1: 116586a 15111563i bk2: 116419a 15103161i bk3: 116391a 15114730i bk4: 116338a 15109201i bk5: 116361a 15116445i bk6: 116293a 15108205i bk7: 116312a 15121535i bk8: 116345a 15107750i bk9: 116328a 15112621i bk10: 116324a 15098783i bk11: 116321a 15113141i bk12: 116296a 15111776i bk13: 116306a 15109220i bk14: 116329a 15100805i bk15: 116327a 15117497i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.828385
Row_Buffer_Locality_read = 0.830504
Row_Buffer_Locality_write = 0.391790
Bank_Level_Parallism = 2.308803
Bank_Level_Parallism_Col = 1.863717
Bank_Level_Parallism_Ready = 1.253175
write_to_read_ratio_blp_rw_average = 0.030717
GrpLevelPara = 1.724655 

BW Util details:
bwutil = 0.448607 
total_CMD = 16923675 
util_bw = 7592080 
Wasted_Col = 4257255 
Wasted_Row = 1735435 
Idle = 3338905 

BW Util Bottlenecks: 
RCDc_limit = 4251107 
RCDWRc_limit = 34483 
WTRc_limit = 194393 
RTWc_limit = 230001 
CCDLc_limit = 1435637 
rwq = 0 
CCDLc_limit_alone = 1408691 
WTRc_limit_alone = 185594 
RTWc_limit_alone = 211854 

Commands details: 
total_CMD = 16923675 
n_nop = 14396554 
Read = 1861868 
Write = 0 
L2_Alloc = 0 
L2_WB = 36152 
n_act = 321080 
n_pre = 321064 
n_ref = 0 
n_req = 1870906 
total_req = 1898020 

Dual Bus Interface Util: 
issued_total_row = 642144 
issued_total_col = 1898020 
Row_Bus_Util =  0.037944 
CoL_Bus_Util = 0.112152 
Either_Row_CoL_Bus_Util = 0.149325 
Issued_on_Two_Bus_Simul_Util = 0.000771 
issued_two_Eff = 0.005161 
queue_avg = 4.409009 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=61 avg=4.40901
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=16923675 n_nop=14395527 n_act=321524 n_pre=321508 n_ref_event=0 n_req=1871047 n_rd=1862009 n_rd_L2_A=0 n_write=0 n_wr_bk=36152 bw_util=0.4486
n_activity=15026500 dram_eff=0.5053
bk0: 116592a 15094239i bk1: 116585a 15101625i bk2: 116414a 15104789i bk3: 116425a 15109232i bk4: 116391a 15111561i bk5: 116405a 15116955i bk6: 116307a 15110674i bk7: 116312a 15122925i bk8: 116331a 15101632i bk9: 116303a 15110309i bk10: 116307a 15101438i bk11: 116303a 15113481i bk12: 116324a 15099139i bk13: 116322a 15107017i bk14: 116338a 15105211i bk15: 116350a 15120818i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.828160
Row_Buffer_Locality_read = 0.830287
Row_Buffer_Locality_write = 0.390131
Bank_Level_Parallism = 2.307806
Bank_Level_Parallism_Col = 1.863512
Bank_Level_Parallism_Ready = 1.253572
write_to_read_ratio_blp_rw_average = 0.030640
GrpLevelPara = 1.724307 

BW Util details:
bwutil = 0.448640 
total_CMD = 16923675 
util_bw = 7592644 
Wasted_Col = 4262903 
Wasted_Row = 1741903 
Idle = 3326225 

BW Util Bottlenecks: 
RCDc_limit = 4256836 
RCDWRc_limit = 34131 
WTRc_limit = 193020 
RTWc_limit = 229013 
CCDLc_limit = 1435807 
rwq = 0 
CCDLc_limit_alone = 1409136 
WTRc_limit_alone = 184217 
RTWc_limit_alone = 211145 

Commands details: 
total_CMD = 16923675 
n_nop = 14395527 
Read = 1862009 
Write = 0 
L2_Alloc = 0 
L2_WB = 36152 
n_act = 321524 
n_pre = 321508 
n_ref = 0 
n_req = 1871047 
total_req = 1898161 

Dual Bus Interface Util: 
issued_total_row = 643032 
issued_total_col = 1898161 
Row_Bus_Util =  0.037996 
CoL_Bus_Util = 0.112160 
Either_Row_CoL_Bus_Util = 0.149385 
Issued_on_Two_Bus_Simul_Util = 0.000771 
issued_two_Eff = 0.005160 
queue_avg = 4.398293 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.39829

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1272649, Miss = 949187, Miss_rate = 0.746, Pending_hits = 164971, Reservation_fails = 0
L2_cache_bank[1]: Access = 1272048, Miss = 949120, Miss_rate = 0.746, Pending_hits = 165076, Reservation_fails = 0
L2_cache_bank[2]: Access = 1271993, Miss = 949219, Miss_rate = 0.746, Pending_hits = 165178, Reservation_fails = 0
L2_cache_bank[3]: Access = 1272512, Miss = 949070, Miss_rate = 0.746, Pending_hits = 165347, Reservation_fails = 0
L2_cache_bank[4]: Access = 1272013, Miss = 949123, Miss_rate = 0.746, Pending_hits = 164701, Reservation_fails = 0
L2_cache_bank[5]: Access = 1271912, Miss = 949138, Miss_rate = 0.746, Pending_hits = 165007, Reservation_fails = 0
L2_cache_bank[6]: Access = 1272555, Miss = 949078, Miss_rate = 0.746, Pending_hits = 164627, Reservation_fails = 0
L2_cache_bank[7]: Access = 1271997, Miss = 949167, Miss_rate = 0.746, Pending_hits = 163890, Reservation_fails = 0
L2_cache_bank[8]: Access = 1271840, Miss = 949173, Miss_rate = 0.746, Pending_hits = 163673, Reservation_fails = 0
L2_cache_bank[9]: Access = 1272592, Miss = 949172, Miss_rate = 0.746, Pending_hits = 164038, Reservation_fails = 0
L2_cache_bank[10]: Access = 1272083, Miss = 949178, Miss_rate = 0.746, Pending_hits = 163472, Reservation_fails = 0
L2_cache_bank[11]: Access = 1272064, Miss = 949196, Miss_rate = 0.746, Pending_hits = 164148, Reservation_fails = 0
L2_cache_bank[12]: Access = 1272640, Miss = 949098, Miss_rate = 0.746, Pending_hits = 163676, Reservation_fails = 0
L2_cache_bank[13]: Access = 1272237, Miss = 949226, Miss_rate = 0.746, Pending_hits = 163705, Reservation_fails = 0
L2_cache_bank[14]: Access = 1271993, Miss = 949134, Miss_rate = 0.746, Pending_hits = 163496, Reservation_fails = 0
L2_cache_bank[15]: Access = 1272541, Miss = 949100, Miss_rate = 0.746, Pending_hits = 164066, Reservation_fails = 0
L2_cache_bank[16]: Access = 1271986, Miss = 949082, Miss_rate = 0.746, Pending_hits = 163653, Reservation_fails = 0
L2_cache_bank[17]: Access = 1271849, Miss = 949174, Miss_rate = 0.746, Pending_hits = 164192, Reservation_fails = 0
L2_cache_bank[18]: Access = 1272441, Miss = 949133, Miss_rate = 0.746, Pending_hits = 164398, Reservation_fails = 0
L2_cache_bank[19]: Access = 1271999, Miss = 949217, Miss_rate = 0.746, Pending_hits = 164801, Reservation_fails = 0
L2_cache_bank[20]: Access = 1271997, Miss = 949164, Miss_rate = 0.746, Pending_hits = 164466, Reservation_fails = 0
L2_cache_bank[21]: Access = 1272742, Miss = 949160, Miss_rate = 0.746, Pending_hits = 164769, Reservation_fails = 0
L2_cache_bank[22]: Access = 1272238, Miss = 949232, Miss_rate = 0.746, Pending_hits = 164429, Reservation_fails = 0
L2_cache_bank[23]: Access = 1272102, Miss = 949233, Miss_rate = 0.746, Pending_hits = 164911, Reservation_fails = 0
L2_total_cache_accesses = 30533023
L2_total_cache_misses = 22779774
L2_total_cache_miss_rate = 0.7461
L2_total_cache_pending_hits = 3944690
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3685156
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3944690
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5594156
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 16748118
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3944690
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 123403
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 109375
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 328125
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 29972120
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 560903
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.024
L2_cache_fill_port_util = 0.141

icnt_total_pkts_mem_to_simt=30533023
icnt_total_pkts_simt_to_mem=30533023
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 30533023
Req_Network_cycles = 6599296
Req_Network_injected_packets_per_cycle =       4.6267 
Req_Network_conflicts_per_cycle =       0.7785
Req_Network_conflicts_per_cycle_util =       0.7907
Req_Bank_Level_Parallism =       4.6993
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.2840
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1928

Reply_Network_injected_packets_num = 30533023
Reply_Network_cycles = 6599296
Reply_Network_injected_packets_per_cycle =        4.6267
Reply_Network_conflicts_per_cycle =        2.4182
Reply_Network_conflicts_per_cycle_util =       2.4530
Reply_Bank_Level_Parallism =       4.6933
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2404
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1542
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 1 days, 2 hrs, 40 min, 37 sec (96037 sec)
gpgpu_simulation_rate = 86630 (inst/sec)
gpgpu_simulation_rate = 68 (cycle/sec)
gpgpu_silicon_slowdown = 20073529x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6966b60c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6966b600..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6966b5f8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6966b5f0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6966b608..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6966b5ec..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6966b6a0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6966b6a8..

GPGPU-Sim PTX: cudaLaunch for 0x0x56392a1adb8f (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (3206,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 28 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 29 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
Simulation cycle for kernel 7 is = 10000
Simulation cycle for kernel 7 is = 15000
Simulation cycle for kernel 7 is = 20000
Simulation cycle for kernel 7 is = 25000
Simulation cycle for kernel 7 is = 30000
Simulation cycle for kernel 7 is = 35000
Simulation cycle for kernel 7 is = 40000
Simulation cycle for kernel 7 is = 45000
Simulation cycle for kernel 7 is = 50000
Simulation cycle for kernel 7 is = 55000
Simulation cycle for kernel 7 is = 60000
Simulation cycle for kernel 7 is = 65000
Simulation cycle for kernel 7 is = 70000
Simulation cycle for kernel 7 is = 75000
Simulation cycle for kernel 7 is = 80000
Simulation cycle for kernel 7 is = 85000
Simulation cycle for kernel 7 is = 90000
Simulation cycle for kernel 7 is = 95000
Simulation cycle for kernel 7 is = 100000
Simulation cycle for kernel 7 is = 105000
Simulation cycle for kernel 7 is = 110000
Simulation cycle for kernel 7 is = 115000
Simulation cycle for kernel 7 is = 120000
Simulation cycle for kernel 7 is = 125000
Simulation cycle for kernel 7 is = 130000
Simulation cycle for kernel 7 is = 135000
Simulation cycle for kernel 7 is = 140000
Simulation cycle for kernel 7 is = 145000
Simulation cycle for kernel 7 is = 150000
Simulation cycle for kernel 7 is = 155000
Simulation cycle for kernel 7 is = 160000
Simulation cycle for kernel 7 is = 165000
Simulation cycle for kernel 7 is = 170000
Simulation cycle for kernel 7 is = 175000
Simulation cycle for kernel 7 is = 180000
Simulation cycle for kernel 7 is = 185000
Simulation cycle for kernel 7 is = 190000
Simulation cycle for kernel 7 is = 195000
Simulation cycle for kernel 7 is = 200000
Simulation cycle for kernel 7 is = 205000
Simulation cycle for kernel 7 is = 210000
Simulation cycle for kernel 7 is = 215000
Simulation cycle for kernel 7 is = 220000
Simulation cycle for kernel 7 is = 225000
Simulation cycle for kernel 7 is = 230000
Simulation cycle for kernel 7 is = 235000
Simulation cycle for kernel 7 is = 240000
Simulation cycle for kernel 7 is = 245000
Simulation cycle for kernel 7 is = 250000
Simulation cycle for kernel 7 is = 255000
Simulation cycle for kernel 7 is = 260000
Simulation cycle for kernel 7 is = 265000
Simulation cycle for kernel 7 is = 270000
Simulation cycle for kernel 7 is = 275000
Simulation cycle for kernel 7 is = 280000
Simulation cycle for kernel 7 is = 285000
Simulation cycle for kernel 7 is = 290000
Simulation cycle for kernel 7 is = 295000
Simulation cycle for kernel 7 is = 300000
Simulation cycle for kernel 7 is = 305000
Simulation cycle for kernel 7 is = 310000
Simulation cycle for kernel 7 is = 315000
Simulation cycle for kernel 7 is = 320000
Simulation cycle for kernel 7 is = 325000
Simulation cycle for kernel 7 is = 330000
Simulation cycle for kernel 7 is = 335000
Simulation cycle for kernel 7 is = 340000
Simulation cycle for kernel 7 is = 345000
Simulation cycle for kernel 7 is = 350000
Simulation cycle for kernel 7 is = 355000
Simulation cycle for kernel 7 is = 360000
Simulation cycle for kernel 7 is = 365000
Simulation cycle for kernel 7 is = 370000
Simulation cycle for kernel 7 is = 375000
Simulation cycle for kernel 7 is = 380000
Simulation cycle for kernel 7 is = 385000
Simulation cycle for kernel 7 is = 390000
Simulation cycle for kernel 7 is = 395000
Simulation cycle for kernel 7 is = 400000
Simulation cycle for kernel 7 is = 405000
Simulation cycle for kernel 7 is = 410000
Simulation cycle for kernel 7 is = 415000
Simulation cycle for kernel 7 is = 420000
Simulation cycle for kernel 7 is = 425000
Simulation cycle for kernel 7 is = 430000
Simulation cycle for kernel 7 is = 435000
Simulation cycle for kernel 7 is = 440000
Simulation cycle for kernel 7 is = 445000
Simulation cycle for kernel 7 is = 450000
Simulation cycle for kernel 7 is = 455000
Simulation cycle for kernel 7 is = 460000
Simulation cycle for kernel 7 is = 465000
Simulation cycle for kernel 7 is = 470000
Simulation cycle for kernel 7 is = 475000
Simulation cycle for kernel 7 is = 480000
Simulation cycle for kernel 7 is = 485000
Simulation cycle for kernel 7 is = 490000
Simulation cycle for kernel 7 is = 495000
Simulation cycle for kernel 7 is = 500000
Simulation cycle for kernel 7 is = 505000
Simulation cycle for kernel 7 is = 510000
Simulation cycle for kernel 7 is = 515000
Simulation cycle for kernel 7 is = 520000
Simulation cycle for kernel 7 is = 525000
Simulation cycle for kernel 7 is = 530000
Simulation cycle for kernel 7 is = 535000
Simulation cycle for kernel 7 is = 540000
Simulation cycle for kernel 7 is = 545000
Simulation cycle for kernel 7 is = 550000
Simulation cycle for kernel 7 is = 555000
Simulation cycle for kernel 7 is = 560000
Simulation cycle for kernel 7 is = 565000
Simulation cycle for kernel 7 is = 570000
Simulation cycle for kernel 7 is = 575000
Simulation cycle for kernel 7 is = 580000
Simulation cycle for kernel 7 is = 585000
Simulation cycle for kernel 7 is = 590000
Simulation cycle for kernel 7 is = 595000
Simulation cycle for kernel 7 is = 600000
Simulation cycle for kernel 7 is = 605000
Simulation cycle for kernel 7 is = 610000
Simulation cycle for kernel 7 is = 615000
Simulation cycle for kernel 7 is = 620000
Simulation cycle for kernel 7 is = 625000
Simulation cycle for kernel 7 is = 630000
Simulation cycle for kernel 7 is = 635000
Simulation cycle for kernel 7 is = 640000
Simulation cycle for kernel 7 is = 645000
Simulation cycle for kernel 7 is = 650000
Simulation cycle for kernel 7 is = 655000
Simulation cycle for kernel 7 is = 660000
Simulation cycle for kernel 7 is = 665000
Simulation cycle for kernel 7 is = 670000
Simulation cycle for kernel 7 is = 675000
Simulation cycle for kernel 7 is = 680000
Simulation cycle for kernel 7 is = 685000
Simulation cycle for kernel 7 is = 690000
Simulation cycle for kernel 7 is = 695000
Simulation cycle for kernel 7 is = 700000
Simulation cycle for kernel 7 is = 705000
Simulation cycle for kernel 7 is = 710000
Simulation cycle for kernel 7 is = 715000
Simulation cycle for kernel 7 is = 720000
Simulation cycle for kernel 7 is = 725000
Simulation cycle for kernel 7 is = 730000
Simulation cycle for kernel 7 is = 735000
Simulation cycle for kernel 7 is = 740000
Simulation cycle for kernel 7 is = 745000
Simulation cycle for kernel 7 is = 750000
Simulation cycle for kernel 7 is = 755000
Simulation cycle for kernel 7 is = 760000
Simulation cycle for kernel 7 is = 765000
Simulation cycle for kernel 7 is = 770000
Simulation cycle for kernel 7 is = 775000
Simulation cycle for kernel 7 is = 780000
Simulation cycle for kernel 7 is = 785000
Simulation cycle for kernel 7 is = 790000
Simulation cycle for kernel 7 is = 795000
Simulation cycle for kernel 7 is = 800000
Simulation cycle for kernel 7 is = 805000
Simulation cycle for kernel 7 is = 810000
Simulation cycle for kernel 7 is = 815000
Simulation cycle for kernel 7 is = 820000
Simulation cycle for kernel 7 is = 825000
Simulation cycle for kernel 7 is = 830000
Simulation cycle for kernel 7 is = 835000
Simulation cycle for kernel 7 is = 840000
Simulation cycle for kernel 7 is = 845000
Simulation cycle for kernel 7 is = 850000
Simulation cycle for kernel 7 is = 855000
Simulation cycle for kernel 7 is = 860000
Simulation cycle for kernel 7 is = 865000
Simulation cycle for kernel 7 is = 870000
Simulation cycle for kernel 7 is = 875000
Simulation cycle for kernel 7 is = 880000
Simulation cycle for kernel 7 is = 885000
Simulation cycle for kernel 7 is = 890000
Simulation cycle for kernel 7 is = 895000
Simulation cycle for kernel 7 is = 900000
Simulation cycle for kernel 7 is = 905000
Simulation cycle for kernel 7 is = 910000
Simulation cycle for kernel 7 is = 915000
Simulation cycle for kernel 7 is = 920000
Simulation cycle for kernel 7 is = 925000
Simulation cycle for kernel 7 is = 930000
Simulation cycle for kernel 7 is = 935000
Simulation cycle for kernel 7 is = 940000
Simulation cycle for kernel 7 is = 945000
Destroy streams for kernel 8: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 8 
gpu_sim_cycle = 945327
gpu_sim_insn = 1188529317
gpu_ipc =    1257.2679
gpu_tot_sim_cycle = 7544623
gpu_tot_sim_insn = 9508234536
gpu_tot_ipc =    1260.2664
gpu_tot_issued_cta = 25648
gpu_occupancy = 98.7758% 
gpu_tot_occupancy = 98.9503% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.6217
partiton_level_parallism_total  =       4.6261
partiton_level_parallism_util =       4.6934
partiton_level_parallism_util_total  =       4.6986
L2_BW  =     201.8737 GB/Sec
L2_BW_total  =     202.0670 GB/Sec
gpu_total_sim_rate=86377

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1457330, Miss = 1170972, Miss_rate = 0.804, Pending_hits = 281461, Reservation_fails = 82796
	L1D_cache_core[1]: Access = 1465468, Miss = 1169891, Miss_rate = 0.798, Pending_hits = 289889, Reservation_fails = 80918
	L1D_cache_core[2]: Access = 1458832, Miss = 1165659, Miss_rate = 0.799, Pending_hits = 287766, Reservation_fails = 82803
	L1D_cache_core[3]: Access = 1442608, Miss = 1145947, Miss_rate = 0.794, Pending_hits = 286327, Reservation_fails = 76337
	L1D_cache_core[4]: Access = 1448433, Miss = 1149573, Miss_rate = 0.794, Pending_hits = 286424, Reservation_fails = 74650
	L1D_cache_core[5]: Access = 1455432, Miss = 1158894, Miss_rate = 0.796, Pending_hits = 289059, Reservation_fails = 77939
	L1D_cache_core[6]: Access = 1448627, Miss = 1158116, Miss_rate = 0.799, Pending_hits = 285492, Reservation_fails = 82964
	L1D_cache_core[7]: Access = 1458777, Miss = 1151757, Miss_rate = 0.790, Pending_hits = 296745, Reservation_fails = 72013
	L1D_cache_core[8]: Access = 1452031, Miss = 1159058, Miss_rate = 0.798, Pending_hits = 283694, Reservation_fails = 80707
	L1D_cache_core[9]: Access = 1458839, Miss = 1162364, Miss_rate = 0.797, Pending_hits = 289412, Reservation_fails = 75023
	L1D_cache_core[10]: Access = 1460566, Miss = 1170319, Miss_rate = 0.801, Pending_hits = 285197, Reservation_fails = 79715
	L1D_cache_core[11]: Access = 1453765, Miss = 1162625, Miss_rate = 0.800, Pending_hits = 284541, Reservation_fails = 78343
	L1D_cache_core[12]: Access = 1463819, Miss = 1167472, Miss_rate = 0.798, Pending_hits = 290106, Reservation_fails = 80231
	L1D_cache_core[13]: Access = 1443550, Miss = 1148547, Miss_rate = 0.796, Pending_hits = 287223, Reservation_fails = 80319
	L1D_cache_core[14]: Access = 1445272, Miss = 1158652, Miss_rate = 0.802, Pending_hits = 281350, Reservation_fails = 81095
	L1D_cache_core[15]: Access = 1443549, Miss = 1152565, Miss_rate = 0.798, Pending_hits = 284445, Reservation_fails = 84511
	L1D_cache_core[16]: Access = 1449029, Miss = 1142828, Miss_rate = 0.789, Pending_hits = 296271, Reservation_fails = 77453
	L1D_cache_core[17]: Access = 1445020, Miss = 1159194, Miss_rate = 0.802, Pending_hits = 281009, Reservation_fails = 77424
	L1D_cache_core[18]: Access = 1443539, Miss = 1154723, Miss_rate = 0.800, Pending_hits = 280823, Reservation_fails = 79768
	L1D_cache_core[19]: Access = 1445626, Miss = 1151670, Miss_rate = 0.797, Pending_hits = 287853, Reservation_fails = 82322
	L1D_cache_core[20]: Access = 1460300, Miss = 1169733, Miss_rate = 0.801, Pending_hits = 284542, Reservation_fails = 79662
	L1D_cache_core[21]: Access = 1457533, Miss = 1166414, Miss_rate = 0.800, Pending_hits = 285614, Reservation_fails = 76971
	L1D_cache_core[22]: Access = 1455645, Miss = 1155422, Miss_rate = 0.794, Pending_hits = 294252, Reservation_fails = 76803
	L1D_cache_core[23]: Access = 1455487, Miss = 1168063, Miss_rate = 0.803, Pending_hits = 282285, Reservation_fails = 81853
	L1D_cache_core[24]: Access = 1462031, Miss = 1170057, Miss_rate = 0.800, Pending_hits = 284830, Reservation_fails = 78165
	L1D_cache_core[25]: Access = 1452038, Miss = 1151404, Miss_rate = 0.793, Pending_hits = 291107, Reservation_fails = 78774
	L1D_cache_core[26]: Access = 1452055, Miss = 1159800, Miss_rate = 0.799, Pending_hits = 284982, Reservation_fails = 76423
	L1D_cache_core[27]: Access = 1452071, Miss = 1151430, Miss_rate = 0.793, Pending_hits = 292731, Reservation_fails = 80475
	L1D_cache_core[28]: Access = 1455581, Miss = 1155368, Miss_rate = 0.794, Pending_hits = 293837, Reservation_fails = 85999
	L1D_cache_core[29]: Access = 1453767, Miss = 1164454, Miss_rate = 0.801, Pending_hits = 283499, Reservation_fails = 72200
	L1D_total_cache_accesses = 43596620
	L1D_total_cache_misses = 34772971
	L1D_total_cache_miss_rate = 0.7976
	L1D_total_cache_pending_hits = 8612766
	L1D_total_cache_reservation_fails = 2374656
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.153
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 81859
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8612766
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9494501
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2335883
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 24766462
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8612766
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 129024
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 146154
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 38773
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 365854
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 42955588
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 641032

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2335883
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 38773
ctas_completed 25648, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
313492, 367650, 367650, 367650, 367650, 367650, 367650, 313900, 313900, 367650, 367650, 366992, 366992, 366992, 366992, 313492, 312440, 365940, 365940, 365940, 365940, 365940, 365940, 312440, 312440, 365940, 365940, 365940, 365940, 365940, 365940, 312440, 
gpgpu_n_tot_thrd_icount = 10816417792
gpgpu_n_tot_w_icount = 338013056
gpgpu_n_stall_shd_mem = 7376931
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 34260963
gpgpu_n_mem_write_global = 641032
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 269378280
gpgpu_n_store_insn = 4000000
gpgpu_n_shmem_insn = 1579450880
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 45961216
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1275
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7375656
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:28004130	W0_Idle:406297	W0_Scoreboard:530014909	W1:666640	W2:669696	W3:666536	W4:666536	W5:666536	W6:671800	W7:666536	W8:666536	W9:666536	W10:666536	W11:666536	W12:666536	W13:666536	W14:1492280	W15:1333176	W16:1333176	W17:1333176	W18:1333176	W19:1333176	W20:1333176	W21:1333176	W22:1333176	W23:1333176	W24:1333176	W25:1333176	W26:1333176	W27:1333176	W28:1333176	W29:1333176	W30:1333176	W31:1333176	W32:305183288
single_issue_nums: WS0:81295632	WS1:87710896	WS2:87710896	WS3:81295632	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 274087704 {8:34260963,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 25641280 {40:641032,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1370438520 {40:34260963,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5128256 {8:641032,}
maxmflatency = 709 
max_icnt2mem_latency = 252 
maxmrqlatency = 339 
max_icnt2sh_latency = 78 
averagemflatency = 347 
avg_icnt2mem_latency = 42 
avg_mrq_latency = 15 
avg_icnt2sh_latency = 3 
mrq_lat_table:8719136 	1078912 	1320646 	2578828 	8099780 	3282812 	568964 	11775 	56 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4736528 	30152512 	12955 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	34525690 	362723 	13582 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	27088306 	5721949 	1746593 	325394 	19665 	88 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	7504 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     12212     12235      8653      8800      8770      8776      8686      8543      8796      8699      9549      9555     10279     10278     11075     11069 
dram[1]:     12230     12227      8698      8669      8836      8822      8781      8718      8752      8732      9553      9557     10274     10296     11090     11084 
dram[2]:     12242     12239      8422      8521      8654      8606      8892      8726      8743      8809      9563      9554     10292     10290     11078     11075 
dram[3]:     12243     12249      8628      8639      8605      8819      8612      8423      8777      8756      9552      9569     10285     10280     11105     11071 
dram[4]:     12258     12274      8565      8718      8787      8588      8847      8427      8784      8781      9565      9559     10276     10296     11049     11045 
dram[5]:     12270     12266      8720      8697      8574      8538      8385      8591      8676      8697      9558      9558     10292     10288     11067     11060 
dram[6]:     12201     12198      8726      8750      8587      8715      8593      8598      8716      8755      9549      9546     10285     10303     10982     10978 
dram[7]:     12204     12202      8724      8567      8758      8820      8585      8743      8764      8493      9560      9553     10301     10298     10963     10959 
dram[8]:     12187     12185      8637      8881      8774      8861      8751      8398      8754      8786      9536      9531     10300     10290     10956     10970 
dram[9]:     12194     12191      8565      8783      8745      8558      8467      8531      8848      8670      9551      9547     10285     10294     10982     10968 
dram[10]:     12190     12219      8575      8517      8610      8802      8659      8654      8735      8696      9559      9573     10308     10306     10965     11519 
dram[11]:     12217     12226      8673      8641      8688      8730      8662      8700      8691      8903      9558      9550     10303     10312     11515     11524 
average row accesses per activate:
dram[0]:  5.793468  5.821921  5.814206  5.812011  5.792925  5.811926  5.841569  5.847013  5.799253  5.825350  5.809263  5.850655  5.787596  5.805330  5.805686  5.823114 
dram[1]:  5.813072  5.835389  5.823847  5.836796  5.838401  5.838285  5.807948  5.822973  5.771343  5.773794  5.834535  5.845077  5.810423  5.853024  5.827865  5.825474 
dram[2]:  5.829110  5.830634  5.809934  5.861777  5.836958  5.863613  5.800139  5.823614  5.781599  5.806822  5.824809  5.812280  5.832314  5.837938  5.829346  5.851884 
dram[3]:  5.841644  5.866538  5.809217  5.846840  5.843809  5.863349  5.840058  5.859812  5.793081  5.795377  5.784158  5.793017  5.794811  5.785408  5.836218  5.842273 
dram[4]:  5.847834  5.853189  5.835675  5.851730  5.839729  5.873061  5.835823  5.827359  5.819294  5.821433  5.779076  5.773120  5.796720  5.844256  5.805059  5.848216 
dram[5]:  5.840173  5.847622  5.835224  5.837750  5.843417  5.846228  5.821517  5.837594  5.828471  5.822246  5.805346  5.837827  5.799418  5.839074  5.835212  5.823791 
dram[6]:  5.802895  5.807842  5.807091  5.826221  5.841535  5.859197  5.855340  5.829357  5.825661  5.836281  5.841884  5.827560  5.837819  5.849987  5.779158  5.853725 
dram[7]:  5.840996  5.849823  5.808508  5.816888  5.809634  5.808955  5.814894  5.824322  5.837199  5.855778  5.824676  5.845572  5.844965  5.846605  5.831405  5.829514 
dram[8]:  5.814802  5.838305  5.805324  5.851440  5.807787  5.836245  5.806100  5.823870  5.824645  5.816144  5.826848  5.835103  5.849671  5.844922  5.810441  5.847467 
dram[9]:  5.830598  5.841309  5.809805  5.828190  5.795342  5.845195  5.779844  5.816278  5.790381  5.773175  5.815344  5.853293  5.845137  5.833712  5.831900  5.831566 
dram[10]:  5.817566  5.839801  5.850280  5.860687  5.815226  5.835196  5.813000  5.842165  5.792875  5.789145  5.799271  5.818930  5.829012  5.802190  5.801520  5.821871 
dram[11]:  5.805870  5.815067  5.837728  5.828699  5.837475  5.837919  5.814116  5.838635  5.780589  5.802927  5.788023  5.821986  5.775774  5.777514  5.795193  5.831362 
average row locality = 25660909/4406040 = 5.824030
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    133224    133221    133082    133078    132997    132982    132945    132935    132998    133011    132944    132948    132913    132910    132922    132892 
dram[1]:    133246    133200    133065    133057    133001    132975    132937    132939    133007    133006    132930    132920    132942    132938    132931    132917 
dram[2]:    133190    133225    133040    133049    133003    132980    132972    132977    133019    133004    132952    132932    132931    132909    132895    132908 
dram[3]:    133215    133199    133070    133100    132967    132974    132963    132952    132989    132984    132922    132918    132925    132985    132889    132899 
dram[4]:    133199    133187    133078    133089    132973    132978    132977    132993    132971    132991    132926    132950    132968    132959    132925    132912 
dram[5]:    133228    133200    133056    133038    133034    133034    132958    132965    133001    132998    132941    132947    132949    132968    132901    132925 
dram[6]:    133203    133201    132992    133007    133026    133020    132973    132998    132989    133005    132923    132951    132985    132971    132907    132950 
dram[7]:    133206    133227    133013    133043    132999    132995    132963    132935    132991    132983    132914    132943    132944    132923    132948    132928 
dram[8]:    133187    133191    133021    133018    133003    133010    132999    133012    132989    133015    132923    132908    132917    132943    132921    132930 
dram[9]:    133230    133219    133008    133058    132989    132987    132990    132989    133002    133009    132921    132938    132907    132926    132971    132975 
dram[10]:    133239    133237    133050    133030    132959    132986    132966    132982    133019    133014    132952    132951    132900    132918    132948    132945 
dram[11]:    133231    133228    133055    133058    133009    133025    132980    132983    133013    132984    132936    132928    132929    132923    132953    132947 
total dram reads = 25536609
bank skew: 133246/132889 = 1.00
chip skew: 2128182/2127951 = 1.00
number of total write accesses:
dram[0]:      2768      2756      2672      2672      2560      2560      2560      2560      2560      2560      2560      2560      2520      2520      2528      2528 
dram[1]:      2772      2772      2672      2656      2560      2560      2560      2560      2560      2560      2560      2560      2512      2512      2528      2528 
dram[2]:      2772      2772      2656      2656      2560      2560      2560      2560      2560      2560      2560      2560      2516      2512      2528      2528 
dram[3]:      2772      2772      2656      2656      2560      2560      2560      2560      2560      2560      2560      2560      2512      2516      2528      2528 
dram[4]:      2772      2772      2656      2656      2560      2560      2560      2560      2560      2560      2560      2560      2516      2516      2528      2528 
dram[5]:      2772      2772      2656      2656      2560      2560      2560      2560      2560      2560      2560      2560      2516      2520      2528      2528 
dram[6]:      2772      2772      2656      2656      2560      2560      2560      2560      2560      2560      2560      2560      2524      2524      2528      2528 
dram[7]:      2772      2772      2656      2656      2560      2560      2560      2560      2560      2560      2560      2560      2524      2524      2528      2528 
dram[8]:      2772      2772      2656      2656      2560      2560      2560      2560      2560      2560      2560      2560      2524      2524      2528      2528 
dram[9]:      2772      2772      2656      2656      2560      2560      2560      2560      2560      2560      2560      2560      2524      2524      2528      2528 
dram[10]:      2772      2772      2656      2656      2560      2560      2560      2560      2560      2560      2560      2560      2524      2524      2528      2528 
dram[11]:      2772      2772      2656      2656      2560      2560      2560      2560      2560      2560      2560      2560      2520      2520      2528      2528 
total dram writes = 497200
bank skew: 2772/2512 = 1.10
chip skew: 41444/41420 = 1.00
average mf latency per bank:
dram[0]:        465       465       465       466       465       465       465       465       465       465       465       465       465       465       465       465
dram[1]:        465       466       466       466       464       465       465       465       465       466       465       465       465       465       465       465
dram[2]:        465       465       466       466       465       466       465       465       465       465       465       465       464       465       465       465
dram[3]:        465       465       466       466       465       465       465       465       465       465       464       465       464       465       464       465
dram[4]:        465       465       465       466       464       465       465       466       465       466       464       465       464       465       464       465
dram[5]:        464       465       465       466       464       465       465       465       465       465       464       465       465       465       464       465
dram[6]:        465       465       465       465       464       464       464       465       465       465       465       465       465       465       465       465
dram[7]:        465       465       465       466       464       465       465       465       464       465       464       464       465       465       465       465
dram[8]:        465       465       466       466       465       465       464       465       464       465       464       465       464       465       464       464
dram[9]:        464       465       466       466       465       465       465       465       465       465       464       464       464       465       464       464
dram[10]:        464       465       465       465       465       465       465       465       465       465       464       465       465       465       464       465
dram[11]:        465       465       465       465       464       464       464       464       465       465       465       465       465       465       464       465
maximum mf latency per bank:
dram[0]:        696       543       631       636       639       630       523       548       555       597       554       551       607       615       551       560
dram[1]:        709       561       635       653       626       636       585       558       556       566       541       562       575       604       565       548
dram[2]:        568       572       632       637       638       649       547       590       538       555       590       520       588       594       549       530
dram[3]:        545       567       629       647       623       630       538       560       540       619       504       542       651       562       558       558
dram[4]:        549       584       638       629       632       641       585       548       542       548       546       542       543       587       534       526
dram[5]:        548       546       625       629       638       640       581       524       500       542       566       626       559       531       537       604
dram[6]:        571       565       627       636       616       621       543       552       521       525       523       565       531       565       532       519
dram[7]:        547       553       621       634       616       635       572       572       508       582       524       537       559       580       531       509
dram[8]:        596       566       621       631       616       625       554       543       550       554       578       570       530       608       530       537
dram[9]:        561       548       616       629       614       638       517       552       565       561       567       563       526       576       533       553
dram[10]:        602       652       616       626       624       617       531       521       562       525       531       545       567       528       549       547
dram[11]:        552       559       629       629       621       630       555       554       559       602       513       545       591       592       497       573

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19347935 n_nop=16457574 n_act=367735 n_pre=367719 n_ref_event=4572360550251980812 n_req=2138363 n_rd=2128002 n_rd_L2_A=0 n_write=0 n_wr_bk=41444 bw_util=0.4485
n_activity=17192324 dram_eff=0.5047
bk0: 133224a 17257592i bk1: 133221a 17281306i bk2: 133082a 17264367i bk3: 133078a 17273501i bk4: 132997a 17264220i bk5: 132982a 17277923i bk6: 132945a 17276325i bk7: 132935a 17285959i bk8: 132998a 17272567i bk9: 133011a 17287248i bk10: 132944a 17270682i bk11: 132948a 17291722i bk12: 132913a 17269086i bk13: 132910a 17281591i bk14: 132922a 17270670i bk15: 132892a 17288948i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.828032
Row_Buffer_Locality_read = 0.830121
Row_Buffer_Locality_write = 0.398900
Bank_Level_Parallism = 2.299447
Bank_Level_Parallism_Col = 1.859811
Bank_Level_Parallism_Ready = 1.247974
write_to_read_ratio_blp_rw_average = 0.030384
GrpLevelPara = 1.719050 

BW Util details:
bwutil = 0.448512 
total_CMD = 19347935 
util_bw = 8677784 
Wasted_Col = 4902506 
Wasted_Row = 1992170 
Idle = 3775475 

BW Util Bottlenecks: 
RCDc_limit = 4892343 
RCDWRc_limit = 39196 
WTRc_limit = 222778 
RTWc_limit = 259063 
CCDLc_limit = 1646052 
rwq = 0 
CCDLc_limit_alone = 1616204 
WTRc_limit_alone = 213153 
RTWc_limit_alone = 238840 

Commands details: 
total_CMD = 19347935 
n_nop = 16457574 
Read = 2128002 
Write = 0 
L2_Alloc = 0 
L2_WB = 41444 
n_act = 367735 
n_pre = 367719 
n_ref = 4572360550251980812 
n_req = 2138363 
total_req = 2169446 

Dual Bus Interface Util: 
issued_total_row = 735454 
issued_total_col = 2169446 
Row_Bus_Util =  0.038012 
CoL_Bus_Util = 0.112128 
Either_Row_CoL_Bus_Util = 0.149389 
Issued_on_Two_Bus_Simul_Util = 0.000751 
issued_two_Eff = 0.005030 
queue_avg = 4.440764 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.44076
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19347935 n_nop=16458701 n_act=367276 n_pre=367260 n_ref_event=0 n_req=2138369 n_rd=2128011 n_rd_L2_A=0 n_write=0 n_wr_bk=41432 bw_util=0.4485
n_activity=17192143 dram_eff=0.5048
bk0: 133246a 17264526i bk1: 133200a 17280671i bk2: 133065a 17268272i bk3: 133057a 17282836i bk4: 133001a 17273763i bk5: 132975a 17288689i bk6: 132937a 17270260i bk7: 132939a 17281683i bk8: 133007a 17259841i bk9: 133006a 17268468i bk10: 132930a 17269846i bk11: 132920a 17285295i bk12: 132942a 17270389i bk13: 132938a 17288376i bk14: 132931a 17274150i bk15: 132917a 17285037i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.828247
Row_Buffer_Locality_read = 0.830316
Row_Buffer_Locality_write = 0.403070
Bank_Level_Parallism = 2.299777
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.247213
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.448512 
total_CMD = 19347935 
util_bw = 8677772 
Wasted_Col = 4902178 
Wasted_Row = 1991412 
Idle = 3776573 

BW Util Bottlenecks: 
RCDc_limit = 4890486 
RCDWRc_limit = 38130 
WTRc_limit = 224231 
RTWc_limit = 266017 
CCDLc_limit = 1649276 
rwq = 0 
CCDLc_limit_alone = 1618661 
WTRc_limit_alone = 214240 
RTWc_limit_alone = 245393 

Commands details: 
total_CMD = 19347935 
n_nop = 16458701 
Read = 2128011 
Write = 0 
L2_Alloc = 0 
L2_WB = 41432 
n_act = 367276 
n_pre = 367260 
n_ref = 0 
n_req = 2138369 
total_req = 2169443 

Dual Bus Interface Util: 
issued_total_row = 734536 
issued_total_col = 2169443 
Row_Bus_Util =  0.037965 
CoL_Bus_Util = 0.112128 
Either_Row_CoL_Bus_Util = 0.149330 
Issued_on_Two_Bus_Simul_Util = 0.000762 
issued_two_Eff = 0.005103 
queue_avg = 4.456272 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.45627
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19347935 n_nop=16459202 n_act=366977 n_pre=366961 n_ref_event=0 n_req=2138341 n_rd=2127986 n_rd_L2_A=0 n_write=0 n_wr_bk=41420 bw_util=0.4485
n_activity=17189296 dram_eff=0.5048
bk0: 133190a 17272685i bk1: 133225a 17278241i bk2: 133040a 17264057i bk3: 133049a 17289553i bk4: 133003a 17276764i bk5: 132980a 17290760i bk6: 132972a 17269669i bk7: 132977a 17284559i bk8: 133019a 17264816i bk9: 133004a 17285492i bk10: 132952a 17273734i bk11: 132932a 17286874i bk12: 132931a 17275841i bk13: 132909a 17284537i bk14: 132895a 17274414i bk15: 132908a 17286028i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.828384
Row_Buffer_Locality_read = 0.830465
Row_Buffer_Locality_write = 0.400773
Bank_Level_Parallism = 2.296388
Bank_Level_Parallism_Col = 1.851618
Bank_Level_Parallism_Ready = 1.247220
write_to_read_ratio_blp_rw_average = 0.030940
GrpLevelPara = 1.717923 

BW Util details:
bwutil = 0.448504 
total_CMD = 19347935 
util_bw = 8677624 
Wasted_Col = 4910350 
Wasted_Row = 1985545 
Idle = 3774416 

BW Util Bottlenecks: 
RCDc_limit = 4890781 
RCDWRc_limit = 38432 
WTRc_limit = 228544 
RTWc_limit = 263478 
CCDLc_limit = 1653903 
rwq = 0 
CCDLc_limit_alone = 1622407 
WTRc_limit_alone = 218213 
RTWc_limit_alone = 242313 

Commands details: 
total_CMD = 19347935 
n_nop = 16459202 
Read = 2127986 
Write = 0 
L2_Alloc = 0 
L2_WB = 41420 
n_act = 366977 
n_pre = 366961 
n_ref = 0 
n_req = 2138341 
total_req = 2169406 

Dual Bus Interface Util: 
issued_total_row = 733938 
issued_total_col = 2169406 
Row_Bus_Util =  0.037934 
CoL_Bus_Util = 0.112126 
Either_Row_CoL_Bus_Util = 0.149304 
Issued_on_Two_Bus_Simul_Util = 0.000755 
issued_two_Eff = 0.005058 
queue_avg = 4.457726 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.45773
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19347935 n_nop=16459049 n_act=367121 n_pre=367105 n_ref_event=0 n_req=2138306 n_rd=2127951 n_rd_L2_A=0 n_write=0 n_wr_bk=41420 bw_util=0.4485
n_activity=17191002 dram_eff=0.5048
bk0: 133215a 17263766i bk1: 133199a 17282494i bk2: 133070a 17265664i bk3: 133100a 17286204i bk4: 132967a 17275839i bk5: 132974a 17291822i bk6: 132963a 17277329i bk7: 132952a 17290001i bk8: 132989a 17267592i bk9: 132984a 17278946i bk10: 132922a 17269340i bk11: 132918a 17278958i bk12: 132925a 17268006i bk13: 132985a 17274131i bk14: 132889a 17277887i bk15: 132899a 17294548i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.828314
Row_Buffer_Locality_read = 0.830417
Row_Buffer_Locality_write = 0.396234
Bank_Level_Parallism = 2.298087
Bank_Level_Parallism_Col = 1.853630
Bank_Level_Parallism_Ready = 1.247432
write_to_read_ratio_blp_rw_average = 0.030780
GrpLevelPara = 1.719651 

BW Util details:
bwutil = 0.448497 
total_CMD = 19347935 
util_bw = 8677484 
Wasted_Col = 4902947 
Wasted_Row = 1989282 
Idle = 3778222 

BW Util Bottlenecks: 
RCDc_limit = 4889702 
RCDWRc_limit = 38070 
WTRc_limit = 223685 
RTWc_limit = 263068 
CCDLc_limit = 1648793 
rwq = 0 
CCDLc_limit_alone = 1617844 
WTRc_limit_alone = 213441 
RTWc_limit_alone = 242363 

Commands details: 
total_CMD = 19347935 
n_nop = 16459049 
Read = 2127951 
Write = 0 
L2_Alloc = 0 
L2_WB = 41420 
n_act = 367121 
n_pre = 367105 
n_ref = 0 
n_req = 2138306 
total_req = 2169371 

Dual Bus Interface Util: 
issued_total_row = 734226 
issued_total_col = 2169371 
Row_Bus_Util =  0.037949 
CoL_Bus_Util = 0.112124 
Either_Row_CoL_Bus_Util = 0.149312 
Issued_on_Two_Bus_Simul_Util = 0.000760 
issued_two_Eff = 0.005092 
queue_avg = 4.439263 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.43926
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19347935 n_nop=16459336 n_act=366921 n_pre=366905 n_ref_event=0 n_req=2138432 n_rd=2128076 n_rd_L2_A=0 n_write=0 n_wr_bk=41424 bw_util=0.4485
n_activity=17172789 dram_eff=0.5053
bk0: 133199a 17265756i bk1: 133187a 17279076i bk2: 133078a 17269913i bk3: 133089a 17282925i bk4: 132973a 17277247i bk5: 132978a 17293073i bk6: 132977a 17274860i bk7: 132993a 17283844i bk8: 132971a 17268621i bk9: 132991a 17275721i bk10: 132926a 17260721i bk11: 132950a 17269386i bk12: 132968a 17264723i bk13: 132959a 17285502i bk14: 132925a 17269720i bk15: 132912a 17289533i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.828418
Row_Buffer_Locality_read = 0.830500
Row_Buffer_Locality_write = 0.400444
Bank_Level_Parallism = 2.302711
Bank_Level_Parallism_Col = 1.858131
Bank_Level_Parallism_Ready = 1.250997
write_to_read_ratio_blp_rw_average = 0.030412
GrpLevelPara = 1.722198 

BW Util details:
bwutil = 0.448523 
total_CMD = 19347935 
util_bw = 8678000 
Wasted_Col = 4891327 
Wasted_Row = 1983061 
Idle = 3795547 

BW Util Bottlenecks: 
RCDc_limit = 4873626 
RCDWRc_limit = 38169 
WTRc_limit = 224170 
RTWc_limit = 260190 
CCDLc_limit = 1645140 
rwq = 0 
CCDLc_limit_alone = 1614308 
WTRc_limit_alone = 213884 
RTWc_limit_alone = 239644 

Commands details: 
total_CMD = 19347935 
n_nop = 16459336 
Read = 2128076 
Write = 0 
L2_Alloc = 0 
L2_WB = 41424 
n_act = 366921 
n_pre = 366905 
n_ref = 0 
n_req = 2138432 
total_req = 2169500 

Dual Bus Interface Util: 
issued_total_row = 733826 
issued_total_col = 2169500 
Row_Bus_Util =  0.037928 
CoL_Bus_Util = 0.112131 
Either_Row_CoL_Bus_Util = 0.149298 
Issued_on_Two_Bus_Simul_Util = 0.000761 
issued_two_Eff = 0.005098 
queue_avg = 4.456109 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.45611
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19347935 n_nop=16459393 n_act=366733 n_pre=366717 n_ref_event=0 n_req=2138500 n_rd=2128143 n_rd_L2_A=0 n_write=0 n_wr_bk=41428 bw_util=0.4485
n_activity=17177708 dram_eff=0.5052
bk0: 133228a 17265921i bk1: 133200a 17279815i bk2: 133056a 17266756i bk3: 133038a 17281052i bk4: 133034a 17272166i bk5: 133034a 17286052i bk6: 132958a 17271798i bk7: 132965a 17279837i bk8: 133001a 17275828i bk9: 132998a 17287220i bk10: 132941a 17269298i bk11: 132947a 17283251i bk12: 132949a 17262768i bk13: 132968a 17288917i bk14: 132901a 17279121i bk15: 132925a 17285496i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.828511
Row_Buffer_Locality_read = 0.830571
Row_Buffer_Locality_write = 0.405330
Bank_Level_Parallism = 2.301285
Bank_Level_Parallism_Col = 1.856427
Bank_Level_Parallism_Ready = 1.248369
write_to_read_ratio_blp_rw_average = 0.030802
GrpLevelPara = 1.720689 

BW Util details:
bwutil = 0.448538 
total_CMD = 19347935 
util_bw = 8678284 
Wasted_Col = 4892433 
Wasted_Row = 1982566 
Idle = 3794652 

BW Util Bottlenecks: 
RCDc_limit = 4872913 
RCDWRc_limit = 37965 
WTRc_limit = 221943 
RTWc_limit = 265600 
CCDLc_limit = 1647819 
rwq = 0 
CCDLc_limit_alone = 1616784 
WTRc_limit_alone = 211721 
RTWc_limit_alone = 244787 

Commands details: 
total_CMD = 19347935 
n_nop = 16459393 
Read = 2128143 
Write = 0 
L2_Alloc = 0 
L2_WB = 41428 
n_act = 366733 
n_pre = 366717 
n_ref = 0 
n_req = 2138500 
total_req = 2169571 

Dual Bus Interface Util: 
issued_total_row = 733450 
issued_total_col = 2169571 
Row_Bus_Util =  0.037908 
CoL_Bus_Util = 0.112134 
Either_Row_CoL_Bus_Util = 0.149295 
Issued_on_Two_Bus_Simul_Util = 0.000748 
issued_two_Eff = 0.005013 
queue_avg = 4.443684 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.44368
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19347935 n_nop=16459373 n_act=366806 n_pre=366790 n_ref_event=0 n_req=2138461 n_rd=2128101 n_rd_L2_A=0 n_write=0 n_wr_bk=41440 bw_util=0.4485
n_activity=17180087 dram_eff=0.5051
bk0: 133203a 17258416i bk1: 133201a 17271779i bk2: 132992a 17268333i bk3: 133007a 17279373i bk4: 133026a 17278430i bk5: 133020a 17292327i bk6: 132973a 17278358i bk7: 132998a 17280202i bk8: 132989a 17278201i bk9: 133005a 17285568i bk10: 132923a 17275837i bk11: 132951a 17279575i bk12: 132985a 17274768i bk13: 132971a 17290096i bk14: 132907a 17264381i bk15: 132950a 17291855i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.828474
Row_Buffer_Locality_read = 0.830517
Row_Buffer_Locality_write = 0.408784
Bank_Level_Parallism = 2.300858
Bank_Level_Parallism_Col = 1.856853
Bank_Level_Parallism_Ready = 1.249010
write_to_read_ratio_blp_rw_average = 0.030666
GrpLevelPara = 1.721501 

BW Util details:
bwutil = 0.448532 
total_CMD = 19347935 
util_bw = 8678164 
Wasted_Col = 4888323 
Wasted_Row = 1985304 
Idle = 3796144 

BW Util Bottlenecks: 
RCDc_limit = 4878681 
RCDWRc_limit = 37714 
WTRc_limit = 223342 
RTWc_limit = 261724 
CCDLc_limit = 1643102 
rwq = 0 
CCDLc_limit_alone = 1613037 
WTRc_limit_alone = 213456 
RTWc_limit_alone = 241545 

Commands details: 
total_CMD = 19347935 
n_nop = 16459373 
Read = 2128101 
Write = 0 
L2_Alloc = 0 
L2_WB = 41440 
n_act = 366806 
n_pre = 366790 
n_ref = 0 
n_req = 2138461 
total_req = 2169541 

Dual Bus Interface Util: 
issued_total_row = 733596 
issued_total_col = 2169541 
Row_Bus_Util =  0.037916 
CoL_Bus_Util = 0.112133 
Either_Row_CoL_Bus_Util = 0.149296 
Issued_on_Two_Bus_Simul_Util = 0.000753 
issued_two_Eff = 0.005046 
queue_avg = 4.452884 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=4.45288
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19347935 n_nop=16459720 n_act=366746 n_pre=366730 n_ref_event=0 n_req=2138315 n_rd=2127955 n_rd_L2_A=0 n_write=0 n_wr_bk=41440 bw_util=0.4485
n_activity=17165055 dram_eff=0.5055
bk0: 133206a 17269195i bk1: 133227a 17277503i bk2: 133013a 17262031i bk3: 133043a 17276292i bk4: 132999a 17262048i bk5: 132995a 17271860i bk6: 132963a 17270141i bk7: 132935a 17288256i bk8: 132991a 17275188i bk9: 132983a 17290774i bk10: 132914a 17270298i bk11: 132943a 17284416i bk12: 132944a 17286600i bk13: 132923a 17289513i bk14: 132948a 17276474i bk15: 132928a 17282411i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.828490
Row_Buffer_Locality_read = 0.830525
Row_Buffer_Locality_write = 0.410618
Bank_Level_Parallism = 2.304028
Bank_Level_Parallism_Col = 1.858545
Bank_Level_Parallism_Ready = 1.248761
write_to_read_ratio_blp_rw_average = 0.030862
GrpLevelPara = 1.722948 

BW Util details:
bwutil = 0.448502 
total_CMD = 19347935 
util_bw = 8677580 
Wasted_Col = 4878409 
Wasted_Row = 1979711 
Idle = 3812235 

BW Util Bottlenecks: 
RCDc_limit = 4864904 
RCDWRc_limit = 37802 
WTRc_limit = 223432 
RTWc_limit = 263423 
CCDLc_limit = 1645172 
rwq = 0 
CCDLc_limit_alone = 1614009 
WTRc_limit_alone = 213357 
RTWc_limit_alone = 242335 

Commands details: 
total_CMD = 19347935 
n_nop = 16459720 
Read = 2127955 
Write = 0 
L2_Alloc = 0 
L2_WB = 41440 
n_act = 366746 
n_pre = 366730 
n_ref = 0 
n_req = 2138315 
total_req = 2169395 

Dual Bus Interface Util: 
issued_total_row = 733476 
issued_total_col = 2169395 
Row_Bus_Util =  0.037910 
CoL_Bus_Util = 0.112125 
Either_Row_CoL_Bus_Util = 0.149278 
Issued_on_Two_Bus_Simul_Util = 0.000757 
issued_two_Eff = 0.005074 
queue_avg = 4.453636 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.45364
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19347935 n_nop=16459283 n_act=366951 n_pre=366935 n_ref_event=0 n_req=2138347 n_rd=2127987 n_rd_L2_A=0 n_write=0 n_wr_bk=41440 bw_util=0.4485
n_activity=17171477 dram_eff=0.5054
bk0: 133187a 17266438i bk1: 133191a 17280962i bk2: 133021a 17263653i bk3: 133018a 17282305i bk4: 133003a 17263096i bk5: 133010a 17285885i bk6: 132999a 17272811i bk7: 133012a 17283067i bk8: 132989a 17266097i bk9: 133015a 17280865i bk10: 132923a 17264569i bk11: 132908a 17280641i bk12: 132917a 17280450i bk13: 132943a 17293872i bk14: 132921a 17273667i bk15: 132930a 17286794i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.828397
Row_Buffer_Locality_read = 0.830454
Row_Buffer_Locality_write = 0.405791
Bank_Level_Parallism = 2.302364
Bank_Level_Parallism_Col = 1.856680
Bank_Level_Parallism_Ready = 1.248211
write_to_read_ratio_blp_rw_average = 0.031429
GrpLevelPara = 1.721314 

BW Util details:
bwutil = 0.448508 
total_CMD = 19347935 
util_bw = 8677708 
Wasted_Col = 4891455 
Wasted_Row = 1979925 
Idle = 3798847 

BW Util Bottlenecks: 
RCDc_limit = 4876199 
RCDWRc_limit = 38203 
WTRc_limit = 220016 
RTWc_limit = 268865 
CCDLc_limit = 1647379 
rwq = 0 
CCDLc_limit_alone = 1615833 
WTRc_limit_alone = 210183 
RTWc_limit_alone = 247152 

Commands details: 
total_CMD = 19347935 
n_nop = 16459283 
Read = 2127987 
Write = 0 
L2_Alloc = 0 
L2_WB = 41440 
n_act = 366951 
n_pre = 366935 
n_ref = 0 
n_req = 2138347 
total_req = 2169427 

Dual Bus Interface Util: 
issued_total_row = 733886 
issued_total_col = 2169427 
Row_Bus_Util =  0.037931 
CoL_Bus_Util = 0.112127 
Either_Row_CoL_Bus_Util = 0.149300 
Issued_on_Two_Bus_Simul_Util = 0.000758 
issued_two_Eff = 0.005075 
queue_avg = 4.431336 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=4.43134
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19347935 n_nop=16457886 n_act=367442 n_pre=367426 n_ref_event=0 n_req=2138479 n_rd=2128119 n_rd_L2_A=0 n_write=0 n_wr_bk=41440 bw_util=0.4485
n_activity=17189174 dram_eff=0.5049
bk0: 133230a 17263789i bk1: 133219a 17277828i bk2: 133008a 17263201i bk3: 133058a 17277652i bk4: 132989a 17264561i bk5: 132987a 17290408i bk6: 132990a 17269677i bk7: 132989a 17289288i bk8: 133002a 17266887i bk9: 133009a 17274341i bk10: 132921a 17271274i bk11: 132938a 17282532i bk12: 132907a 17281019i bk13: 132926a 17285796i bk14: 132971a 17273942i bk15: 132975a 17283328i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.828178
Row_Buffer_Locality_read = 0.830267
Row_Buffer_Locality_write = 0.399035
Bank_Level_Parallism = 2.300348
Bank_Level_Parallism_Col = 1.855289
Bank_Level_Parallism_Ready = 1.248587
write_to_read_ratio_blp_rw_average = 0.030811
GrpLevelPara = 1.719560 

BW Util details:
bwutil = 0.448536 
total_CMD = 19347935 
util_bw = 8678236 
Wasted_Col = 4901689 
Wasted_Row = 1987269 
Idle = 3780741 

BW Util Bottlenecks: 
RCDc_limit = 4889637 
RCDWRc_limit = 38075 
WTRc_limit = 222227 
RTWc_limit = 262230 
CCDLc_limit = 1648379 
rwq = 0 
CCDLc_limit_alone = 1618320 
WTRc_limit_alone = 212253 
RTWc_limit_alone = 242145 

Commands details: 
total_CMD = 19347935 
n_nop = 16457886 
Read = 2128119 
Write = 0 
L2_Alloc = 0 
L2_WB = 41440 
n_act = 367442 
n_pre = 367426 
n_ref = 0 
n_req = 2138479 
total_req = 2169559 

Dual Bus Interface Util: 
issued_total_row = 734868 
issued_total_col = 2169559 
Row_Bus_Util =  0.037982 
CoL_Bus_Util = 0.112134 
Either_Row_CoL_Bus_Util = 0.149372 
Issued_on_Two_Bus_Simul_Util = 0.000743 
issued_two_Eff = 0.004975 
queue_avg = 4.448021 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.44802
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19347935 n_nop=16458274 n_act=367406 n_pre=367390 n_ref_event=0 n_req=2138456 n_rd=2128096 n_rd_L2_A=0 n_write=0 n_wr_bk=41440 bw_util=0.4485
n_activity=17186828 dram_eff=0.5049
bk0: 133239a 17260602i bk1: 133237a 17277962i bk2: 133050a 17266414i bk3: 133030a 17282580i bk4: 132959a 17272708i bk5: 132986a 17281364i bk6: 132966a 17273556i bk7: 132982a 17287773i bk8: 133019a 17270200i bk9: 133014a 17275908i bk10: 132952a 17262709i bk11: 132951a 17278142i bk12: 132900a 17275239i bk13: 132918a 17274427i bk14: 132948a 17266011i bk15: 132945a 17282490i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.828193
Row_Buffer_Locality_read = 0.830273
Row_Buffer_Locality_write = 0.400869
Bank_Level_Parallism = 2.303929
Bank_Level_Parallism_Col = 1.858468
Bank_Level_Parallism_Ready = 1.249627
write_to_read_ratio_blp_rw_average = 0.030740
GrpLevelPara = 1.722934 

BW Util details:
bwutil = 0.448531 
total_CMD = 19347935 
util_bw = 8678144 
Wasted_Col = 4890123 
Wasted_Row = 1989586 
Idle = 3790082 

BW Util Bottlenecks: 
RCDc_limit = 4881650 
RCDWRc_limit = 38804 
WTRc_limit = 224443 
RTWc_limit = 264999 
CCDLc_limit = 1644974 
rwq = 0 
CCDLc_limit_alone = 1614550 
WTRc_limit_alone = 214606 
RTWc_limit_alone = 244412 

Commands details: 
total_CMD = 19347935 
n_nop = 16458274 
Read = 2128096 
Write = 0 
L2_Alloc = 0 
L2_WB = 41440 
n_act = 367406 
n_pre = 367390 
n_ref = 0 
n_req = 2138456 
total_req = 2169536 

Dual Bus Interface Util: 
issued_total_row = 734796 
issued_total_col = 2169536 
Row_Bus_Util =  0.037978 
CoL_Bus_Util = 0.112133 
Either_Row_CoL_Bus_Util = 0.149352 
Issued_on_Two_Bus_Simul_Util = 0.000758 
issued_two_Eff = 0.005077 
queue_avg = 4.450819 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=4.45082
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19347935 n_nop=16457110 n_act=367974 n_pre=367958 n_ref_event=0 n_req=2138540 n_rd=2128182 n_rd_L2_A=0 n_write=0 n_wr_bk=41432 bw_util=0.4485
n_activity=17198868 dram_eff=0.5046
bk0: 133231a 17256002i bk1: 133228a 17266676i bk2: 133055a 17270167i bk3: 133058a 17276542i bk4: 133009a 17277198i bk5: 133025a 17285440i bk6: 132980a 17275665i bk7: 132983a 17287667i bk8: 133013a 17263250i bk9: 132984a 17274599i bk10: 132936a 17262223i bk11: 132928a 17275824i bk12: 132929a 17262686i bk13: 132923a 17272254i bk14: 132953a 17270453i bk15: 132947a 17286921i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.827934
Row_Buffer_Locality_read = 0.830021
Row_Buffer_Locality_write = 0.399208
Bank_Level_Parallism = 2.301794
Bank_Level_Parallism_Col = 1.857743
Bank_Level_Parallism_Ready = 1.249986
write_to_read_ratio_blp_rw_average = 0.030573
GrpLevelPara = 1.721853 

BW Util details:
bwutil = 0.448547 
total_CMD = 19347935 
util_bw = 8678456 
Wasted_Col = 4900472 
Wasted_Row = 1999985 
Idle = 3769022 

BW Util Bottlenecks: 
RCDc_limit = 4893186 
RCDWRc_limit = 38491 
WTRc_limit = 224321 
RTWc_limit = 263407 
CCDLc_limit = 1644758 
rwq = 0 
CCDLc_limit_alone = 1614611 
WTRc_limit_alone = 214409 
RTWc_limit_alone = 243172 

Commands details: 
total_CMD = 19347935 
n_nop = 16457110 
Read = 2128182 
Write = 0 
L2_Alloc = 0 
L2_WB = 41432 
n_act = 367974 
n_pre = 367958 
n_ref = 0 
n_req = 2138540 
total_req = 2169614 

Dual Bus Interface Util: 
issued_total_row = 735932 
issued_total_col = 2169614 
Row_Bus_Util =  0.038037 
CoL_Bus_Util = 0.112137 
Either_Row_CoL_Bus_Util = 0.149413 
Issued_on_Two_Bus_Simul_Util = 0.000761 
issued_two_Eff = 0.005092 
queue_avg = 4.442002 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.442

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1454438, Miss = 1084873, Miss_rate = 0.746, Pending_hits = 188338, Reservation_fails = 0
L2_cache_bank[1]: Access = 1454133, Miss = 1084809, Miss_rate = 0.746, Pending_hits = 188646, Reservation_fails = 0
L2_cache_bank[2]: Access = 1454226, Miss = 1084907, Miss_rate = 0.746, Pending_hits = 188864, Reservation_fails = 0
L2_cache_bank[3]: Access = 1454317, Miss = 1084784, Miss_rate = 0.746, Pending_hits = 188821, Reservation_fails = 0
L2_cache_bank[4]: Access = 1454128, Miss = 1084834, Miss_rate = 0.746, Pending_hits = 188328, Reservation_fails = 0
L2_cache_bank[5]: Access = 1454156, Miss = 1084816, Miss_rate = 0.746, Pending_hits = 188991, Reservation_fails = 0
L2_cache_bank[6]: Access = 1454389, Miss = 1084772, Miss_rate = 0.746, Pending_hits = 188314, Reservation_fails = 0
L2_cache_bank[7]: Access = 1454132, Miss = 1084843, Miss_rate = 0.746, Pending_hits = 187773, Reservation_fails = 0
L2_cache_bank[8]: Access = 1454125, Miss = 1084849, Miss_rate = 0.746, Pending_hits = 187573, Reservation_fails = 0
L2_cache_bank[9]: Access = 1454437, Miss = 1084891, Miss_rate = 0.746, Pending_hits = 187749, Reservation_fails = 0
L2_cache_bank[10]: Access = 1454215, Miss = 1084900, Miss_rate = 0.746, Pending_hits = 187207, Reservation_fails = 0
L2_cache_bank[11]: Access = 1454332, Miss = 1084907, Miss_rate = 0.746, Pending_hits = 188134, Reservation_fails = 0
L2_cache_bank[12]: Access = 1454466, Miss = 1084830, Miss_rate = 0.746, Pending_hits = 187461, Reservation_fails = 0
L2_cache_bank[13]: Access = 1454347, Miss = 1084935, Miss_rate = 0.746, Pending_hits = 187572, Reservation_fails = 0
L2_cache_bank[14]: Access = 1454222, Miss = 1084810, Miss_rate = 0.746, Pending_hits = 187280, Reservation_fails = 0
L2_cache_bank[15]: Access = 1454333, Miss = 1084809, Miss_rate = 0.746, Pending_hits = 187531, Reservation_fails = 0
L2_cache_bank[16]: Access = 1454077, Miss = 1084792, Miss_rate = 0.746, Pending_hits = 187058, Reservation_fails = 0
L2_cache_bank[17]: Access = 1454050, Miss = 1084859, Miss_rate = 0.746, Pending_hits = 187691, Reservation_fails = 0
L2_cache_bank[18]: Access = 1454224, Miss = 1084850, Miss_rate = 0.746, Pending_hits = 187549, Reservation_fails = 0
L2_cache_bank[19]: Access = 1454066, Miss = 1084933, Miss_rate = 0.746, Pending_hits = 187999, Reservation_fails = 0
L2_cache_bank[20]: Access = 1454188, Miss = 1084865, Miss_rate = 0.746, Pending_hits = 187871, Reservation_fails = 0
L2_cache_bank[21]: Access = 1454470, Miss = 1084895, Miss_rate = 0.746, Pending_hits = 188163, Reservation_fails = 0
L2_cache_bank[22]: Access = 1454249, Miss = 1084938, Miss_rate = 0.746, Pending_hits = 187806, Reservation_fails = 0
L2_cache_bank[23]: Access = 1454275, Miss = 1084908, Miss_rate = 0.746, Pending_hits = 188454, Reservation_fails = 0
L2_total_cache_accesses = 34901995
L2_total_cache_misses = 26036609
L2_total_cache_miss_rate = 0.7460
L2_total_cache_pending_hits = 4511173
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4213181
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4511173
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6393564
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 19143045
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 4511173
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 141032
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 125000
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 375000
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 34260963
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 641032
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.024
L2_cache_fill_port_util = 0.141

icnt_total_pkts_mem_to_simt=34901995
icnt_total_pkts_simt_to_mem=34901995
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 34901995
Req_Network_cycles = 7544623
Req_Network_injected_packets_per_cycle =       4.6261 
Req_Network_conflicts_per_cycle =       0.7771
Req_Network_conflicts_per_cycle_util =       0.7893
Req_Bank_Level_Parallism =       4.6986
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.2833
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1928

Reply_Network_injected_packets_num = 34901995
Reply_Network_cycles = 7544623
Reply_Network_injected_packets_per_cycle =        4.6261
Reply_Network_conflicts_per_cycle =        2.4112
Reply_Network_conflicts_per_cycle_util =       2.4457
Reply_Bank_Level_Parallism =       4.6924
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2396
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1542
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 1 days, 6 hrs, 34 min, 38 sec (110078 sec)
gpgpu_simulation_rate = 86377 (inst/sec)
gpgpu_simulation_rate = 68 (cycle/sec)
gpgpu_silicon_slowdown = 20073529x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6966b60c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6966b600..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6966b5f8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6966b5f0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6966b608..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6966b5ec..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6966b6a0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6966b6a8..

GPGPU-Sim PTX: cudaLaunch for 0x0x56392a1adb8f (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (3206,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 28 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 29 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
Simulation cycle for kernel 8 is = 10000
Simulation cycle for kernel 8 is = 15000
Simulation cycle for kernel 8 is = 20000
Simulation cycle for kernel 8 is = 25000
Simulation cycle for kernel 8 is = 30000
Simulation cycle for kernel 8 is = 35000
Simulation cycle for kernel 8 is = 40000
Simulation cycle for kernel 8 is = 45000
Simulation cycle for kernel 8 is = 50000
Simulation cycle for kernel 8 is = 55000
Simulation cycle for kernel 8 is = 60000
Simulation cycle for kernel 8 is = 65000
Simulation cycle for kernel 8 is = 70000
Simulation cycle for kernel 8 is = 75000
Simulation cycle for kernel 8 is = 80000
Simulation cycle for kernel 8 is = 85000
Simulation cycle for kernel 8 is = 90000
Simulation cycle for kernel 8 is = 95000
Simulation cycle for kernel 8 is = 100000
Simulation cycle for kernel 8 is = 105000
Simulation cycle for kernel 8 is = 110000
Simulation cycle for kernel 8 is = 115000
Simulation cycle for kernel 8 is = 120000
Simulation cycle for kernel 8 is = 125000
Simulation cycle for kernel 8 is = 130000
Simulation cycle for kernel 8 is = 135000
Simulation cycle for kernel 8 is = 140000
Simulation cycle for kernel 8 is = 145000
Simulation cycle for kernel 8 is = 150000
Simulation cycle for kernel 8 is = 155000
Simulation cycle for kernel 8 is = 160000
Simulation cycle for kernel 8 is = 165000
Simulation cycle for kernel 8 is = 170000
Simulation cycle for kernel 8 is = 175000
Simulation cycle for kernel 8 is = 180000
Simulation cycle for kernel 8 is = 185000
Simulation cycle for kernel 8 is = 190000
Simulation cycle for kernel 8 is = 195000
Simulation cycle for kernel 8 is = 200000
Simulation cycle for kernel 8 is = 205000
Simulation cycle for kernel 8 is = 210000
Simulation cycle for kernel 8 is = 215000
Simulation cycle for kernel 8 is = 220000
Simulation cycle for kernel 8 is = 225000
Simulation cycle for kernel 8 is = 230000
Simulation cycle for kernel 8 is = 235000
Simulation cycle for kernel 8 is = 240000
Simulation cycle for kernel 8 is = 245000
Simulation cycle for kernel 8 is = 250000
Simulation cycle for kernel 8 is = 255000
Simulation cycle for kernel 8 is = 260000
Simulation cycle for kernel 8 is = 265000
Simulation cycle for kernel 8 is = 270000
Simulation cycle for kernel 8 is = 275000
Simulation cycle for kernel 8 is = 280000
Simulation cycle for kernel 8 is = 285000
Simulation cycle for kernel 8 is = 290000
Simulation cycle for kernel 8 is = 295000
Simulation cycle for kernel 8 is = 300000
Simulation cycle for kernel 8 is = 305000
Simulation cycle for kernel 8 is = 310000
Simulation cycle for kernel 8 is = 315000
Simulation cycle for kernel 8 is = 320000
Simulation cycle for kernel 8 is = 325000
Simulation cycle for kernel 8 is = 330000
Simulation cycle for kernel 8 is = 335000
Simulation cycle for kernel 8 is = 340000
Simulation cycle for kernel 8 is = 345000
Simulation cycle for kernel 8 is = 350000
Simulation cycle for kernel 8 is = 355000
Simulation cycle for kernel 8 is = 360000
Simulation cycle for kernel 8 is = 365000
Simulation cycle for kernel 8 is = 370000
Simulation cycle for kernel 8 is = 375000
Simulation cycle for kernel 8 is = 380000
Simulation cycle for kernel 8 is = 385000
Simulation cycle for kernel 8 is = 390000
Simulation cycle for kernel 8 is = 395000
Simulation cycle for kernel 8 is = 400000
Simulation cycle for kernel 8 is = 405000
Simulation cycle for kernel 8 is = 410000
Simulation cycle for kernel 8 is = 415000
Simulation cycle for kernel 8 is = 420000
Simulation cycle for kernel 8 is = 425000
Simulation cycle for kernel 8 is = 430000
Simulation cycle for kernel 8 is = 435000
Simulation cycle for kernel 8 is = 440000
Simulation cycle for kernel 8 is = 445000
Simulation cycle for kernel 8 is = 450000
Simulation cycle for kernel 8 is = 455000
Simulation cycle for kernel 8 is = 460000
Simulation cycle for kernel 8 is = 465000
Simulation cycle for kernel 8 is = 470000
Simulation cycle for kernel 8 is = 475000
Simulation cycle for kernel 8 is = 480000
Simulation cycle for kernel 8 is = 485000
Simulation cycle for kernel 8 is = 490000
Simulation cycle for kernel 8 is = 495000
Simulation cycle for kernel 8 is = 500000
Simulation cycle for kernel 8 is = 505000
Simulation cycle for kernel 8 is = 510000
Simulation cycle for kernel 8 is = 515000
Simulation cycle for kernel 8 is = 520000
Simulation cycle for kernel 8 is = 525000
Simulation cycle for kernel 8 is = 530000
Simulation cycle for kernel 8 is = 535000
Simulation cycle for kernel 8 is = 540000
Simulation cycle for kernel 8 is = 545000
Simulation cycle for kernel 8 is = 550000
Simulation cycle for kernel 8 is = 555000
Simulation cycle for kernel 8 is = 560000
Simulation cycle for kernel 8 is = 565000
Simulation cycle for kernel 8 is = 570000
Simulation cycle for kernel 8 is = 575000
Simulation cycle for kernel 8 is = 580000
Simulation cycle for kernel 8 is = 585000
Simulation cycle for kernel 8 is = 590000
Simulation cycle for kernel 8 is = 595000
Simulation cycle for kernel 8 is = 600000
Simulation cycle for kernel 8 is = 605000
Simulation cycle for kernel 8 is = 610000
Simulation cycle for kernel 8 is = 615000
Simulation cycle for kernel 8 is = 620000
Simulation cycle for kernel 8 is = 625000
Simulation cycle for kernel 8 is = 630000
Simulation cycle for kernel 8 is = 635000
Simulation cycle for kernel 8 is = 640000
Simulation cycle for kernel 8 is = 645000
Simulation cycle for kernel 8 is = 650000
Simulation cycle for kernel 8 is = 655000
Simulation cycle for kernel 8 is = 660000
Simulation cycle for kernel 8 is = 665000
Simulation cycle for kernel 8 is = 670000
Simulation cycle for kernel 8 is = 675000
Simulation cycle for kernel 8 is = 680000
Simulation cycle for kernel 8 is = 685000
Simulation cycle for kernel 8 is = 690000
Simulation cycle for kernel 8 is = 695000
Simulation cycle for kernel 8 is = 700000
Simulation cycle for kernel 8 is = 705000
Simulation cycle for kernel 8 is = 710000
Simulation cycle for kernel 8 is = 715000
Simulation cycle for kernel 8 is = 720000
Simulation cycle for kernel 8 is = 725000
Simulation cycle for kernel 8 is = 730000
Simulation cycle for kernel 8 is = 735000
Simulation cycle for kernel 8 is = 740000
Simulation cycle for kernel 8 is = 745000
Simulation cycle for kernel 8 is = 750000
Simulation cycle for kernel 8 is = 755000
Simulation cycle for kernel 8 is = 760000
Simulation cycle for kernel 8 is = 765000
Simulation cycle for kernel 8 is = 770000
Simulation cycle for kernel 8 is = 775000
Simulation cycle for kernel 8 is = 780000
Simulation cycle for kernel 8 is = 785000
Simulation cycle for kernel 8 is = 790000
Simulation cycle for kernel 8 is = 795000
Simulation cycle for kernel 8 is = 800000
Simulation cycle for kernel 8 is = 805000
Simulation cycle for kernel 8 is = 810000
Simulation cycle for kernel 8 is = 815000
Simulation cycle for kernel 8 is = 820000
Simulation cycle for kernel 8 is = 825000
Simulation cycle for kernel 8 is = 830000
Simulation cycle for kernel 8 is = 835000
Simulation cycle for kernel 8 is = 840000
Simulation cycle for kernel 8 is = 845000
Simulation cycle for kernel 8 is = 850000
Simulation cycle for kernel 8 is = 855000
Simulation cycle for kernel 8 is = 860000
Simulation cycle for kernel 8 is = 865000
Simulation cycle for kernel 8 is = 870000
Simulation cycle for kernel 8 is = 875000
Simulation cycle for kernel 8 is = 880000
Simulation cycle for kernel 8 is = 885000
Simulation cycle for kernel 8 is = 890000
Simulation cycle for kernel 8 is = 895000
Simulation cycle for kernel 8 is = 900000
Simulation cycle for kernel 8 is = 905000
Simulation cycle for kernel 8 is = 910000
Simulation cycle for kernel 8 is = 915000
Simulation cycle for kernel 8 is = 920000
Simulation cycle for kernel 8 is = 925000
Simulation cycle for kernel 8 is = 930000
Simulation cycle for kernel 8 is = 935000
Simulation cycle for kernel 8 is = 940000
Destroy streams for kernel 9: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 9 
gpu_sim_cycle = 941616
gpu_sim_insn = 1188529317
gpu_ipc =    1262.2229
gpu_tot_sim_cycle = 8486239
gpu_tot_sim_insn = 10696763853
gpu_tot_ipc =    1260.4834
gpu_tot_issued_cta = 28854
gpu_occupancy = 99.1584% 
gpu_tot_occupancy = 98.9734% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.6310
partiton_level_parallism_total  =       4.6266
partiton_level_parallism_util =       4.7025
partiton_level_parallism_util_total  =       4.6990
L2_BW  =     202.2814 GB/Sec
L2_BW_total  =     202.0908 GB/Sec
gpu_total_sim_rate=86121

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1639444, Miss = 1316234, Miss_rate = 0.803, Pending_hits = 317722, Reservation_fails = 93370
	L1D_cache_core[1]: Access = 1644178, Miss = 1313489, Miss_rate = 0.799, Pending_hits = 324130, Reservation_fails = 89687
	L1D_cache_core[2]: Access = 1642648, Miss = 1312663, Miss_rate = 0.799, Pending_hits = 323327, Reservation_fails = 92725
	L1D_cache_core[3]: Access = 1619616, Miss = 1285619, Miss_rate = 0.794, Pending_hits = 323130, Reservation_fails = 87058
	L1D_cache_core[4]: Access = 1629027, Miss = 1294679, Miss_rate = 0.795, Pending_hits = 321343, Reservation_fails = 84309
	L1D_cache_core[5]: Access = 1634142, Miss = 1301400, Miss_rate = 0.796, Pending_hits = 324548, Reservation_fails = 87273
	L1D_cache_core[6]: Access = 1632443, Miss = 1306212, Miss_rate = 0.800, Pending_hits = 320461, Reservation_fails = 93546
	L1D_cache_core[7]: Access = 1640819, Miss = 1297311, Miss_rate = 0.791, Pending_hits = 332644, Reservation_fails = 83212
	L1D_cache_core[8]: Access = 1635847, Miss = 1307518, Miss_rate = 0.799, Pending_hits = 318417, Reservation_fails = 90685
	L1D_cache_core[9]: Access = 1642655, Miss = 1307548, Miss_rate = 0.796, Pending_hits = 326530, Reservation_fails = 85121
	L1D_cache_core[10]: Access = 1644382, Miss = 1317687, Miss_rate = 0.801, Pending_hits = 321003, Reservation_fails = 91756
	L1D_cache_core[11]: Access = 1637581, Miss = 1308173, Miss_rate = 0.799, Pending_hits = 321951, Reservation_fails = 89577
	L1D_cache_core[12]: Access = 1647635, Miss = 1313384, Miss_rate = 0.797, Pending_hits = 327453, Reservation_fails = 92121
	L1D_cache_core[13]: Access = 1627366, Miss = 1294095, Miss_rate = 0.795, Pending_hits = 324949, Reservation_fails = 90187
	L1D_cache_core[14]: Access = 1627386, Miss = 1304642, Miss_rate = 0.802, Pending_hits = 316931, Reservation_fails = 91088
	L1D_cache_core[15]: Access = 1627365, Miss = 1301025, Miss_rate = 0.799, Pending_hits = 319227, Reservation_fails = 96106
	L1D_cache_core[16]: Access = 1626037, Miss = 1277404, Miss_rate = 0.786, Pending_hits = 337439, Reservation_fails = 86784
	L1D_cache_core[17]: Access = 1628836, Miss = 1308018, Miss_rate = 0.803, Pending_hits = 315461, Reservation_fails = 88644
	L1D_cache_core[18]: Access = 1625653, Miss = 1299985, Miss_rate = 0.800, Pending_hits = 316612, Reservation_fails = 88760
	L1D_cache_core[19]: Access = 1626038, Miss = 1296282, Miss_rate = 0.797, Pending_hits = 323121, Reservation_fails = 93641
	L1D_cache_core[20]: Access = 1644116, Miss = 1317101, Miss_rate = 0.801, Pending_hits = 320129, Reservation_fails = 90430
	L1D_cache_core[21]: Access = 1634541, Miss = 1304266, Miss_rate = 0.798, Pending_hits = 324042, Reservation_fails = 87707
	L1D_cache_core[22]: Access = 1639461, Miss = 1302062, Miss_rate = 0.794, Pending_hits = 330883, Reservation_fails = 85859
	L1D_cache_core[23]: Access = 1635899, Miss = 1312675, Miss_rate = 0.802, Pending_hits = 317451, Reservation_fails = 92078
	L1D_cache_core[24]: Access = 1645847, Miss = 1315969, Miss_rate = 0.800, Pending_hits = 321831, Reservation_fails = 88712
	L1D_cache_core[25]: Access = 1635854, Miss = 1299136, Miss_rate = 0.794, Pending_hits = 326644, Reservation_fails = 90164
	L1D_cache_core[26]: Access = 1635871, Miss = 1304984, Miss_rate = 0.798, Pending_hits = 322857, Reservation_fails = 86881
	L1D_cache_core[27]: Access = 1629079, Miss = 1285642, Miss_rate = 0.789, Pending_hits = 332070, Reservation_fails = 88099
	L1D_cache_core[28]: Access = 1639397, Miss = 1304192, Miss_rate = 0.796, Pending_hits = 328289, Reservation_fails = 97250
	L1D_cache_core[29]: Access = 1632477, Miss = 1308052, Miss_rate = 0.801, Pending_hits = 318019, Reservation_fails = 83535
	L1D_total_cache_accesses = 49051640
	L1D_total_cache_misses = 39117447
	L1D_total_cache_miss_rate = 0.7975
	L1D_total_cache_pending_hits = 9698614
	L1D_total_cache_reservation_fails = 2686365
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.153
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 90422
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9698614
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10679612
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2642785
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 27861831
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 9698614
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 145157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 164403
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 43580
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 411601
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 48330479
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 721161

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2642785
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 43580
ctas_completed 28854, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
352912, 413820, 413820, 413820, 413820, 413820, 413820, 353320, 353320, 413820, 413820, 413162, 413162, 413162, 413162, 352912, 351860, 412110, 412110, 412110, 412110, 412110, 412110, 351860, 350400, 410400, 410400, 410400, 410400, 410400, 410400, 350400, 
gpgpu_n_tot_thrd_icount = 12168470016
gpgpu_n_tot_w_icount = 380264688
gpgpu_n_stall_shd_mem = 8300072
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 38541443
gpgpu_n_mem_write_global = 721161
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 303050565
gpgpu_n_store_insn = 4500000
gpgpu_n_shmem_insn = 1776882240
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 51706368
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1377
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 8298695
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:31527925	W0_Idle:449995	W0_Scoreboard:595835840	W1:749970	W2:753408	W3:749853	W4:749853	W5:749853	W6:755775	W7:749853	W8:749853	W9:749853	W10:749853	W11:749853	W12:749853	W13:749853	W14:1678815	W15:1499823	W16:1499823	W17:1499823	W18:1499823	W19:1499823	W20:1499823	W21:1499823	W22:1499823	W23:1499823	W24:1499823	W25:1499823	W26:1499823	W27:1499823	W28:1499823	W29:1499823	W30:1499823	W31:1499823	W32:343331199
single_issue_nums: WS0:91457586	WS1:98674758	WS2:98674758	WS3:91457586	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 308331544 {8:38541443,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 28846440 {40:721161,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1541657720 {40:38541443,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5769288 {8:721161,}
maxmflatency = 709 
max_icnt2mem_latency = 252 
maxmrqlatency = 339 
max_icnt2sh_latency = 78 
averagemflatency = 347 
avg_icnt2mem_latency = 42 
avg_mrq_latency = 15 
avg_icnt2sh_latency = 3 
mrq_lat_table:9886167 	1220096 	1486024 	2892737 	9094745 	3647555 	629686 	13573 	56 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5337329 	33910646 	14629 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	38837648 	409629 	15327 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	30428721 	6458908 	1982549 	369805 	22531 	90 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	8440 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     12212     12235      8653      8800      8770      8776      8686      8609      8796      8699      9549      9555     10279     10278     11075     11069 
dram[1]:     12230     12227      8698      8669      8836      8822      8781      8718      8752      8732      9553      9557     10274     10296     11090     11084 
dram[2]:     12242     12239      8422      8521      8654      8606      8892      8726      8743      8809      9563      9554     10292     10290     11078     11075 
dram[3]:     12243     12249      8628      8639      8605      8819      8612      8423      8777      8756      9552      9569     10285     10280     11105     11071 
dram[4]:     12258     12274      8565      8718      8838      8799      8847      8427      8784      8781      9565      9559     10276     10296     11049     11045 
dram[5]:     12270     12266      8720      8697      8688      8693      8385      8591      8676      8697      9558      9558     10292     10288     11067     11060 
dram[6]:     12201     12198      8726      8750      8696      8715      8593      8598      8716      8755      9549      9546     10285     10303     10982     10978 
dram[7]:     12204     12202      8724      8567      8758      8933      8585      8743      8764      8493      9560      9553     10301     10298     10963     10959 
dram[8]:     12187     12185      8682      8881      9075      8866      8751      8398      8754      8786      9536      9531     10300     10290     10956     10970 
dram[9]:     12194     12191      8565      8783      8842      8627      8467      8531      8848      8670      9551      9547     10285     10294     10982     10968 
dram[10]:     12190     12219      8575      8517      8643      8802      8659      8654      8735      8696      9559      9573     10308     10306     10965     11519 
dram[11]:     12217     12226      8673      8641      8688      8730      8662      8700      8691      8903      9558      9550     10303     10312     11515     11524 
average row accesses per activate:
dram[0]:  5.802195  5.830553  5.822812  5.823507  5.813194  5.820709  5.851036  5.850185  5.809561  5.844237  5.827505  5.863697  5.807627  5.823183  5.825233  5.841841 
dram[1]:  5.828820  5.856032  5.840452  5.860928  5.844270  5.840114  5.814573  5.831742  5.785131  5.793003  5.846644  5.845496  5.834595  5.877062  5.852576  5.853260 
dram[2]:  5.851925  5.854356  5.832383  5.895069  5.843050  5.870796  5.815453  5.832001  5.792310  5.810845  5.832635  5.826962  5.846803  5.851826  5.853509  5.873344 
dram[3]:  5.865520  5.885941  5.841061  5.871264  5.853599  5.876187  5.847650  5.866685  5.797185  5.808602  5.792569  5.805810  5.821322  5.806742  5.857031  5.867133 
dram[4]:  5.872787  5.872320  5.853313  5.870376  5.855206  5.887318  5.850903  5.846714  5.832790  5.833456  5.802270  5.790755  5.811997  5.854907  5.831562  5.869781 
dram[5]:  5.856299  5.859160  5.854046  5.850529  5.860662  5.862027  5.824316  5.849414  5.843368  5.833760  5.820889  5.855017  5.808523  5.857115  5.849741  5.840024 
dram[6]:  5.828413  5.829605  5.817886  5.837410  5.850311  5.862853  5.861137  5.830728  5.845544  5.854584  5.848399  5.844934  5.863482  5.870910  5.803661  5.872832 
dram[7]:  5.857454  5.868043  5.824495  5.833275  5.814729  5.818586  5.813772  5.822864  5.851487  5.860379  5.832991  5.846952  5.868871  5.865722  5.859738  5.862202 
dram[8]:  5.839899  5.856332  5.826953  5.874590  5.820537  5.854362  5.804533  5.827803  5.825447  5.820146  5.817432  5.830799  5.861025  5.856258  5.842936  5.870103 
dram[9]:  5.838927  5.852415  5.830205  5.853029  5.816134  5.863897  5.788924  5.841942  5.795829  5.780897  5.813702  5.844604  5.856074  5.842850  5.858557  5.845274 
dram[10]:  5.842983  5.851450  5.868894  5.886458  5.842948  5.847707  5.828021  5.870728  5.810133  5.807092  5.800046  5.819745  5.839602  5.808107  5.815738  5.833107 
dram[11]:  5.815943  5.827370  5.856870  5.839668  5.853117  5.845358  5.841293  5.860000  5.808098  5.827783  5.799398  5.841800  5.776621  5.791708  5.799190  5.836822 
average row locality = 28870639/4944735 = 5.838663
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    149882    149876    149696    149679    149615    149594    149558    149542    149614    149623    149583    149590    149596    149591    149587    149554 
dram[1]:    149902    149850    149667    149665    149618    149587    149546    149564    149624    149620    149568    149556    149623    149630    149596    149596 
dram[2]:    149838    149882    149644    149651    149610    149590    149592    149594    149631    149624    149587    149569    149616    149593    149579    149589 
dram[3]:    149876    149859    149675    149713    149577    149587    149588    149561    149601    149595    149574    149575    149607    149666    149564    149565 
dram[4]:    149863    149851    149692    149702    149589    149595    149578    149599    149591    149614    149582    149608    149651    149637    149587    149580 
dram[5]:    149892    149866    149664    149638    149647    149641    149559    149569    149624    149616    149587    149590    149625    149642    149570    149589 
dram[6]:    149874    149864    149596    149616    149633    149627    149583    149602    149604    149614    149578    149600    149653    149638    149576    149617 
dram[7]:    149869    149889    149627    149667    149614    149609    149566    149539    149593    149587    149567    149611    149621    149599    149610    149597 
dram[8]:    149838    149845    149638    149622    149607    149620    149600    149614    149594    149626    149585    149563    149590    149620    149588    149600 
dram[9]:    149882    149873    149617    149673    149598    149601    149601    149599    149618    149618    149570    149574    149586    149603    149650    149654 
dram[10]:    149898    149894    149664    149655    149584    149607    149573    149600    149623    149614    149594    149604    149572    149592    149627    149621 
dram[11]:    149887    149881    149678    149680    149629    149646    149594    149589    149611    149596    149583    149572    149609    149602    149611    149600 
total dram reads = 28730999
bank skew: 149902/149539 = 1.00
chip skew: 2394368/2394150 = 1.00
number of total write accesses:
dram[0]:      3088      3072      2992      2992      2880      2880      2880      2880      2880      2880      2880      2880      2868      2868      2816      2816 
dram[1]:      3092      3092      2992      2976      2880      2880      2880      2880      2880      2880      2880      2880      2868      2868      2816      2816 
dram[2]:      3092      3096      2976      2976      2880      2880      2880      2880      2880      2880      2880      2880      2868      2868      2816      2816 
dram[3]:      3096      3096      2976      2976      2880      2880      2880      2880      2880      2880      2880      2880      2868      2868      2816      2816 
dram[4]:      3096      3096      2976      2976      2880      2880      2880      2880      2880      2880      2880      2880      2868      2868      2816      2816 
dram[5]:      3092      3092      2976      2976      2880      2880      2880      2880      2880      2880      2880      2880      2868      2864      2816      2816 
dram[6]:      3092      3092      2976      2976      2880      2880      2880      2880      2880      2880      2880      2880      2864      2864      2816      2816 
dram[7]:      3092      3092      2976      2976      2880      2880      2880      2880      2880      2880      2880      2880      2864      2864      2816      2816 
dram[8]:      3092      3096      2976      2976      2880      2880      2880      2880      2880      2880      2880      2880      2864      2864      2816      2816 
dram[9]:      3096      3096      2976      2976      2880      2880      2880      2880      2880      2880      2880      2880      2864      2864      2816      2816 
dram[10]:      3100      3100      2976      2976      2880      2880      2880      2880      2880      2880      2880      2880      2864      2864      2816      2816 
dram[11]:      3100      3096      2976      2976      2880      2880      2880      2880      2880      2880      2880      2880      2864      2864      2816      2816 
total dram writes = 558560
bank skew: 3100/2816 = 1.10
chip skew: 46560/46536 = 1.00
average mf latency per bank:
dram[0]:        465       465       465       466       465       465       465       465       464       464       464       465       465       465       465       465
dram[1]:        465       466       466       466       464       465       465       465       464       465       465       465       464       465       465       465
dram[2]:        465       465       466       466       465       465       465       465       465       465       464       465       464       464       465       465
dram[3]:        465       465       466       466       465       465       465       465       464       465       464       465       464       464       464       465
dram[4]:        465       465       465       465       464       464       464       465       465       465       464       465       464       465       464       465
dram[5]:        464       464       465       465       464       465       465       465       464       465       464       464       465       465       464       465
dram[6]:        465       466       465       465       464       464       464       465       465       465       464       465       465       465       465       465
dram[7]:        464       465       465       466       464       465       464       465       464       465       464       464       464       465       465       465
dram[8]:        464       465       466       466       465       465       464       465       464       465       464       464       464       464       464       464
dram[9]:        465       465       465       466       465       465       465       465       464       465       464       464       464       465       464       464
dram[10]:        464       465       465       465       464       465       465       465       464       465       464       465       464       465       464       465
dram[11]:        465       464       465       465       464       464       464       464       464       465       465       464       464       465       464       465
maximum mf latency per bank:
dram[0]:        696       560       633       642       639       630       523       587       555       597       554       551       607       615       551       560
dram[1]:        709       563       646       653       626       636       585       558       556       566       541       562       575       604       565       548
dram[2]:        568       572       632       637       638       649       547       590       538       555       590       520       588       594       549       530
dram[3]:        545       567       629       647       623       630       538       560       540       619       504       542       651       562       558       558
dram[4]:        549       584       638       638       632       641       585       548       542       548       546       542       543       587       534       526
dram[5]:        548       546       625       629       638       640       581       524       567       542       566       626       559       531       537       604
dram[6]:        571       565       627       636       616       621       543       552       564       525       523       565       540       565       532       519
dram[7]:        547       553       621       634       616       635       572       572       508       582       524       537       559       580       531       511
dram[8]:        596       566       621       631       616       625       554       543       550       554       578       570       530       608       530       537
dram[9]:        561       548       625       629       614       638       517       552       565       561       567       563       548       576       533       553
dram[10]:        602       652       616       628       624       617       534       553       562       525       531       545       567       528       549       547
dram[11]:        552       559       629       629       621       630       555       554       559       602       513       557       591       592       526       573

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=21762678 n_nop=18512755 n_act=412771 n_pre=412755 n_ref_event=4572360550251980812 n_req=2405818 n_rd=2394180 n_rd_L2_A=0 n_write=0 n_wr_bk=46552 bw_util=0.4486
n_activity=19324878 dram_eff=0.5052
bk0: 149882a 19412038i bk1: 149876a 19435050i bk2: 149696a 19420868i bk3: 149679a 19432670i bk4: 149615a 19423506i bk5: 149594a 19434975i bk6: 149558a 19434594i bk7: 149542a 19442037i bk8: 149614a 19428712i bk9: 149623a 19448148i bk10: 149583a 19429076i bk11: 149590a 19451026i bk12: 149596a 19425036i bk13: 149591a 19436943i bk14: 149587a 19429331i bk15: 149554a 19449412i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.828430
Row_Buffer_Locality_read = 0.830536
Row_Buffer_Locality_write = 0.395085
Bank_Level_Parallism = 2.301740
Bank_Level_Parallism_Col = 1.862573
Bank_Level_Parallism_Ready = 1.250962
write_to_read_ratio_blp_rw_average = 0.030438
GrpLevelPara = 1.720369 

BW Util details:
bwutil = 0.448609 
total_CMD = 21762678 
util_bw = 9762928 
Wasted_Col = 5495732 
Wasted_Row = 2234468 
Idle = 4269550 

BW Util Bottlenecks: 
RCDc_limit = 5482537 
RCDWRc_limit = 44096 
WTRc_limit = 249671 
RTWc_limit = 292055 
CCDLc_limit = 1848876 
rwq = 0 
CCDLc_limit_alone = 1815561 
WTRc_limit_alone = 238854 
RTWc_limit_alone = 269557 

Commands details: 
total_CMD = 21762678 
n_nop = 18512755 
Read = 2394180 
Write = 0 
L2_Alloc = 0 
L2_WB = 46552 
n_act = 412771 
n_pre = 412755 
n_ref = 4572360550251980812 
n_req = 2405818 
total_req = 2440732 

Dual Bus Interface Util: 
issued_total_row = 825526 
issued_total_col = 2440732 
Row_Bus_Util =  0.037933 
CoL_Bus_Util = 0.112152 
Either_Row_CoL_Bus_Util = 0.149335 
Issued_on_Two_Bus_Simul_Util = 0.000751 
issued_two_Eff = 0.005026 
queue_avg = 4.407356 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.40736
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=21762678 n_nop=18514223 n_act=412127 n_pre=412111 n_ref_event=0 n_req=2405852 n_rd=2394212 n_rd_L2_A=0 n_write=0 n_wr_bk=46560 bw_util=0.4486
n_activity=19317846 dram_eff=0.5054
bk0: 149902a 19421197i bk1: 149850a 19438658i bk2: 149667a 19425480i bk3: 149665a 19444805i bk4: 149618a 19431438i bk5: 149587a 19444624i bk6: 149546a 19426612i bk7: 149564a 19439003i bk8: 149624a 19416775i bk9: 149620a 19426752i bk10: 149568a 19425925i bk11: 149556a 19440589i bk12: 149623a 19428014i bk13: 149630a 19447382i bk14: 149596a 19435222i bk15: 149596a 19448133i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.828700
Row_Buffer_Locality_read = 0.830791
Row_Buffer_Locality_write = 0.398540
Bank_Level_Parallism = 2.302294
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.250639
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.448616 
total_CMD = 21762678 
util_bw = 9763088 
Wasted_Col = 5490884 
Wasted_Row = 2232466 
Idle = 4276240 

BW Util Bottlenecks: 
RCDc_limit = 5473952 
RCDWRc_limit = 43106 
WTRc_limit = 252010 
RTWc_limit = 297059 
CCDLc_limit = 1850797 
rwq = 0 
CCDLc_limit_alone = 1816709 
WTRc_limit_alone = 240815 
RTWc_limit_alone = 274166 

Commands details: 
total_CMD = 21762678 
n_nop = 18514223 
Read = 2394212 
Write = 0 
L2_Alloc = 0 
L2_WB = 46560 
n_act = 412127 
n_pre = 412111 
n_ref = 0 
n_req = 2405852 
total_req = 2440772 

Dual Bus Interface Util: 
issued_total_row = 824238 
issued_total_col = 2440772 
Row_Bus_Util =  0.037874 
CoL_Bus_Util = 0.112154 
Either_Row_CoL_Bus_Util = 0.149267 
Issued_on_Two_Bus_Simul_Util = 0.000761 
issued_two_Eff = 0.005096 
queue_avg = 4.421144 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.42114
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=21762678 n_nop=18514946 n_act=411777 n_pre=411761 n_ref_event=0 n_req=2405826 n_rd=2394189 n_rd_L2_A=0 n_write=0 n_wr_bk=46548 bw_util=0.4486
n_activity=19317066 dram_eff=0.5054
bk0: 149838a 19432153i bk1: 149882a 19440209i bk2: 149644a 19424429i bk3: 149651a 19453604i bk4: 149610a 19435715i bk5: 149590a 19450758i bk6: 149592a 19426464i bk7: 149594a 19440451i bk8: 149631a 19419024i bk9: 149624a 19441002i bk10: 149587a 19428129i bk11: 149569a 19443699i bk12: 149616a 19432138i bk13: 149593a 19441725i bk14: 149579a 19434354i bk15: 149589a 19447137i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.828843
Row_Buffer_Locality_read = 0.830945
Row_Buffer_Locality_write = 0.396408
Bank_Level_Parallism = 2.299569
Bank_Level_Parallism_Col = 1.856147
Bank_Level_Parallism_Ready = 1.250071
write_to_read_ratio_blp_rw_average = 0.030987
GrpLevelPara = 1.720077 

BW Util details:
bwutil = 0.448610 
total_CMD = 21762678 
util_bw = 9762948 
Wasted_Col = 5493723 
Wasted_Row = 2229059 
Idle = 4276948 

BW Util Bottlenecks: 
RCDc_limit = 5472535 
RCDWRc_limit = 43354 
WTRc_limit = 254237 
RTWc_limit = 295308 
CCDLc_limit = 1853393 
rwq = 0 
CCDLc_limit_alone = 1818722 
WTRc_limit_alone = 242789 
RTWc_limit_alone = 272085 

Commands details: 
total_CMD = 21762678 
n_nop = 18514946 
Read = 2394189 
Write = 0 
L2_Alloc = 0 
L2_WB = 46548 
n_act = 411777 
n_pre = 411761 
n_ref = 0 
n_req = 2405826 
total_req = 2440737 

Dual Bus Interface Util: 
issued_total_row = 823538 
issued_total_col = 2440737 
Row_Bus_Util =  0.037842 
CoL_Bus_Util = 0.112152 
Either_Row_CoL_Bus_Util = 0.149234 
Issued_on_Two_Bus_Simul_Util = 0.000760 
issued_two_Eff = 0.005094 
queue_avg = 4.425576 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.42558
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=21762678 n_nop=18514798 n_act=411863 n_pre=411847 n_ref_event=0 n_req=2405821 n_rd=2394183 n_rd_L2_A=0 n_write=0 n_wr_bk=46552 bw_util=0.4486
n_activity=19322581 dram_eff=0.5053
bk0: 149876a 19424966i bk1: 149859a 19443949i bk2: 149675a 19429038i bk3: 149713a 19448630i bk4: 149577a 19436887i bk5: 149587a 19452139i bk6: 149588a 19432720i bk7: 149561a 19446350i bk8: 149601a 19421445i bk9: 149595a 19435005i bk10: 149574a 19423569i bk11: 149575a 19434498i bk12: 149607a 19424570i bk13: 149666a 19430435i bk14: 149564a 19435294i bk15: 149565a 19455472i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.828807
Row_Buffer_Locality_read = 0.830934
Row_Buffer_Locality_write = 0.391304
Bank_Level_Parallism = 2.301026
Bank_Level_Parallism_Col = 1.857727
Bank_Level_Parallism_Ready = 1.250406
write_to_read_ratio_blp_rw_average = 0.030874
GrpLevelPara = 1.721392 

BW Util details:
bwutil = 0.448609 
total_CMD = 21762678 
util_bw = 9762940 
Wasted_Col = 5489778 
Wasted_Row = 2230225 
Idle = 4279735 

BW Util Bottlenecks: 
RCDc_limit = 5470896 
RCDWRc_limit = 43198 
WTRc_limit = 250906 
RTWc_limit = 295791 
CCDLc_limit = 1851412 
rwq = 0 
CCDLc_limit_alone = 1816903 
WTRc_limit_alone = 239424 
RTWc_limit_alone = 272764 

Commands details: 
total_CMD = 21762678 
n_nop = 18514798 
Read = 2394183 
Write = 0 
L2_Alloc = 0 
L2_WB = 46552 
n_act = 411863 
n_pre = 411847 
n_ref = 0 
n_req = 2405821 
total_req = 2440735 

Dual Bus Interface Util: 
issued_total_row = 823710 
issued_total_col = 2440735 
Row_Bus_Util =  0.037850 
CoL_Bus_Util = 0.112152 
Either_Row_CoL_Bus_Util = 0.149241 
Issued_on_Two_Bus_Simul_Util = 0.000761 
issued_two_Eff = 0.005100 
queue_avg = 4.411518 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.41152
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=21762678 n_nop=18515211 n_act=411566 n_pre=411550 n_ref_event=0 n_req=2405957 n_rd=2394319 n_rd_L2_A=0 n_write=0 n_wr_bk=46552 bw_util=0.4486
n_activity=19304004 dram_eff=0.5058
bk0: 149863a 19425130i bk1: 149851a 19437867i bk2: 149692a 19429718i bk3: 149702a 19444510i bk4: 149589a 19436847i bk5: 149595a 19454100i bk6: 149578a 19432995i bk7: 149599a 19443987i bk8: 149591a 19425281i bk9: 149614a 19434002i bk10: 149582a 19418692i bk11: 149608a 19425144i bk12: 149651a 19419602i bk13: 149637a 19441308i bk14: 149587a 19430748i bk15: 149580a 19451337i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.828940
Row_Buffer_Locality_read = 0.831041
Row_Buffer_Locality_write = 0.396718
Bank_Level_Parallism = 2.304010
Bank_Level_Parallism_Col = 1.860911
Bank_Level_Parallism_Ready = 1.253618
write_to_read_ratio_blp_rw_average = 0.030392
GrpLevelPara = 1.722869 

BW Util details:
bwutil = 0.448634 
total_CMD = 21762678 
util_bw = 9763484 
Wasted_Col = 5481821 
Wasted_Row = 2224666 
Idle = 4292707 

BW Util Bottlenecks: 
RCDc_limit = 5457454 
RCDWRc_limit = 43275 
WTRc_limit = 252285 
RTWc_limit = 291117 
CCDLc_limit = 1847313 
rwq = 0 
CCDLc_limit_alone = 1812870 
WTRc_limit_alone = 240609 
RTWc_limit_alone = 268350 

Commands details: 
total_CMD = 21762678 
n_nop = 18515211 
Read = 2394319 
Write = 0 
L2_Alloc = 0 
L2_WB = 46552 
n_act = 411566 
n_pre = 411550 
n_ref = 0 
n_req = 2405957 
total_req = 2440871 

Dual Bus Interface Util: 
issued_total_row = 823116 
issued_total_col = 2440871 
Row_Bus_Util =  0.037822 
CoL_Bus_Util = 0.112159 
Either_Row_CoL_Bus_Util = 0.149222 
Issued_on_Two_Bus_Simul_Util = 0.000759 
issued_two_Eff = 0.005087 
queue_avg = 4.423641 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.42364
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=21762678 n_nop=18514933 n_act=411611 n_pre=411595 n_ref_event=0 n_req=2405954 n_rd=2394319 n_rd_L2_A=0 n_write=0 n_wr_bk=46540 bw_util=0.4486
n_activity=19312422 dram_eff=0.5056
bk0: 149892a 19423774i bk1: 149866a 19436825i bk2: 149664a 19425071i bk3: 149638a 19439209i bk4: 149647a 19432874i bk5: 149641a 19446999i bk6: 149559a 19426100i bk7: 149569a 19439196i bk8: 149624a 19434058i bk9: 149616a 19444867i bk10: 149587a 19425361i bk11: 149590a 19442890i bk12: 149625a 19417068i bk13: 149642a 19448414i bk14: 149570a 19437354i bk15: 149589a 19443753i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.828921
Row_Buffer_Locality_read = 0.831018
Row_Buffer_Locality_write = 0.397422
Bank_Level_Parallism = 2.303096
Bank_Level_Parallism_Col = 1.859607
Bank_Level_Parallism_Ready = 1.250936
write_to_read_ratio_blp_rw_average = 0.030929
GrpLevelPara = 1.721765 

BW Util details:
bwutil = 0.448632 
total_CMD = 21762678 
util_bw = 9763436 
Wasted_Col = 5483511 
Wasted_Row = 2226779 
Idle = 4288952 

BW Util Bottlenecks: 
RCDc_limit = 5460612 
RCDWRc_limit = 43440 
WTRc_limit = 247602 
RTWc_limit = 299475 
CCDLc_limit = 1851032 
rwq = 0 
CCDLc_limit_alone = 1816349 
WTRc_limit_alone = 236274 
RTWc_limit_alone = 276120 

Commands details: 
total_CMD = 21762678 
n_nop = 18514933 
Read = 2394319 
Write = 0 
L2_Alloc = 0 
L2_WB = 46540 
n_act = 411611 
n_pre = 411595 
n_ref = 0 
n_req = 2405954 
total_req = 2440859 

Dual Bus Interface Util: 
issued_total_row = 823206 
issued_total_col = 2440859 
Row_Bus_Util =  0.037827 
CoL_Bus_Util = 0.112158 
Either_Row_CoL_Bus_Util = 0.149235 
Issued_on_Two_Bus_Simul_Util = 0.000750 
issued_two_Eff = 0.005025 
queue_avg = 4.412548 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.41255
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=21762678 n_nop=18515051 n_act=411615 n_pre=411599 n_ref_event=0 n_req=2405909 n_rd=2394275 n_rd_L2_A=0 n_write=0 n_wr_bk=46536 bw_util=0.4486
n_activity=19310373 dram_eff=0.5056
bk0: 149874a 19418012i bk1: 149864a 19430869i bk2: 149596a 19423712i bk3: 149616a 19436813i bk4: 149633a 19433985i bk5: 149627a 19449388i bk6: 149583a 19434788i bk7: 149602a 19438718i bk8: 149604a 19437422i bk9: 149614a 19445385i bk10: 149578a 19432845i bk11: 149600a 19441486i bk12: 149653a 19434327i bk13: 149638a 19449678i bk14: 149576a 19424987i bk15: 149617a 19452486i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.828917
Row_Buffer_Locality_read = 0.830991
Row_Buffer_Locality_write = 0.402097
Bank_Level_Parallism = 2.302998
Bank_Level_Parallism_Col = 1.860304
Bank_Level_Parallism_Ready = 1.251474
write_to_read_ratio_blp_rw_average = 0.030718
GrpLevelPara = 1.723031 

BW Util details:
bwutil = 0.448623 
total_CMD = 21762678 
util_bw = 9763244 
Wasted_Col = 5474515 
Wasted_Row = 2228271 
Idle = 4296648 

BW Util Bottlenecks: 
RCDc_limit = 5460814 
RCDWRc_limit = 43037 
WTRc_limit = 250346 
RTWc_limit = 294690 
CCDLc_limit = 1844471 
rwq = 0 
CCDLc_limit_alone = 1810994 
WTRc_limit_alone = 239303 
RTWc_limit_alone = 272256 

Commands details: 
total_CMD = 21762678 
n_nop = 18515051 
Read = 2394275 
Write = 0 
L2_Alloc = 0 
L2_WB = 46536 
n_act = 411615 
n_pre = 411599 
n_ref = 0 
n_req = 2405909 
total_req = 2440811 

Dual Bus Interface Util: 
issued_total_row = 823214 
issued_total_col = 2440811 
Row_Bus_Util =  0.037827 
CoL_Bus_Util = 0.112156 
Either_Row_CoL_Bus_Util = 0.149229 
Issued_on_Two_Bus_Simul_Util = 0.000753 
issued_two_Eff = 0.005049 
queue_avg = 4.419282 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=4.41928
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=21762678 n_nop=18515180 n_act=411689 n_pre=411673 n_ref_event=0 n_req=2405799 n_rd=2394165 n_rd_L2_A=0 n_write=0 n_wr_bk=46536 bw_util=0.4486
n_activity=19296150 dram_eff=0.5059
bk0: 149869a 19427286i bk1: 149889a 19437914i bk2: 149627a 19420516i bk3: 149667a 19435647i bk4: 149614a 19417372i bk5: 149609a 19428771i bk6: 149566a 19423753i bk7: 149539a 19442973i bk8: 149593a 19432904i bk9: 149587a 19448644i bk10: 149567a 19425265i bk11: 149611a 19438773i bk12: 149621a 19446293i bk13: 149599a 19447102i bk14: 149610a 19438366i bk15: 149597a 19446745i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.828878
Row_Buffer_Locality_read = 0.830941
Row_Buffer_Locality_write = 0.404246
Bank_Level_Parallism = 2.306377
Bank_Level_Parallism_Col = 1.861999
Bank_Level_Parallism_Ready = 1.251670
write_to_read_ratio_blp_rw_average = 0.030863
GrpLevelPara = 1.724476 

BW Util details:
bwutil = 0.448603 
total_CMD = 21762678 
util_bw = 9762804 
Wasted_Col = 5465793 
Wasted_Row = 2221750 
Idle = 4312331 

BW Util Bottlenecks: 
RCDc_limit = 5448108 
RCDWRc_limit = 42730 
WTRc_limit = 249511 
RTWc_limit = 295852 
CCDLc_limit = 1846685 
rwq = 0 
CCDLc_limit_alone = 1812399 
WTRc_limit_alone = 238415 
RTWc_limit_alone = 272662 

Commands details: 
total_CMD = 21762678 
n_nop = 18515180 
Read = 2394165 
Write = 0 
L2_Alloc = 0 
L2_WB = 46536 
n_act = 411689 
n_pre = 411673 
n_ref = 0 
n_req = 2405799 
total_req = 2440701 

Dual Bus Interface Util: 
issued_total_row = 823362 
issued_total_col = 2440701 
Row_Bus_Util =  0.037834 
CoL_Bus_Util = 0.112151 
Either_Row_CoL_Bus_Util = 0.149223 
Issued_on_Two_Bus_Simul_Util = 0.000761 
issued_two_Eff = 0.005101 
queue_avg = 4.417199 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.4172
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=21762678 n_nop=18514506 n_act=412006 n_pre=411990 n_ref_event=0 n_req=2405785 n_rd=2394150 n_rd_L2_A=0 n_write=0 n_wr_bk=46540 bw_util=0.4486
n_activity=19296652 dram_eff=0.5059
bk0: 149838a 19426185i bk1: 149845a 19439478i bk2: 149638a 19418928i bk3: 149622a 19441742i bk4: 149607a 19420598i bk5: 149620a 19446820i bk6: 149600a 19427540i bk7: 149614a 19440308i bk8: 149594a 19420730i bk9: 149626a 19435348i bk10: 149585a 19416143i bk11: 149563a 19434808i bk12: 149590a 19436403i bk13: 149620a 19451233i bk14: 149588a 19435468i bk15: 149600a 19446217i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.828745
Row_Buffer_Locality_read = 0.830831
Row_Buffer_Locality_write = 0.399570
Bank_Level_Parallism = 2.306225
Bank_Level_Parallism_Col = 1.861209
Bank_Level_Parallism_Ready = 1.251045
write_to_read_ratio_blp_rw_average = 0.031470
GrpLevelPara = 1.723401 

BW Util details:
bwutil = 0.448601 
total_CMD = 21762678 
util_bw = 9762760 
Wasted_Col = 5476578 
Wasted_Row = 2220317 
Idle = 4303023 

BW Util Bottlenecks: 
RCDc_limit = 5458929 
RCDWRc_limit = 43231 
WTRc_limit = 246275 
RTWc_limit = 301877 
CCDLc_limit = 1848692 
rwq = 0 
CCDLc_limit_alone = 1813542 
WTRc_limit_alone = 235247 
RTWc_limit_alone = 277755 

Commands details: 
total_CMD = 21762678 
n_nop = 18514506 
Read = 2394150 
Write = 0 
L2_Alloc = 0 
L2_WB = 46540 
n_act = 412006 
n_pre = 411990 
n_ref = 0 
n_req = 2405785 
total_req = 2440690 

Dual Bus Interface Util: 
issued_total_row = 823996 
issued_total_col = 2440690 
Row_Bus_Util =  0.037863 
CoL_Bus_Util = 0.112150 
Either_Row_CoL_Bus_Util = 0.149254 
Issued_on_Two_Bus_Simul_Util = 0.000759 
issued_two_Eff = 0.005084 
queue_avg = 4.403255 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=4.40325
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=21762678 n_nop=18513105 n_act=412505 n_pre=412489 n_ref_event=0 n_req=2405953 n_rd=2394317 n_rd_L2_A=0 n_write=0 n_wr_bk=46544 bw_util=0.4486
n_activity=19319486 dram_eff=0.5054
bk0: 149882a 19416397i bk1: 149873a 19434238i bk2: 149617a 19421621i bk3: 149673a 19439253i bk4: 149598a 19421590i bk5: 149601a 19449027i bk6: 149601a 19428249i bk7: 149599a 19452548i bk8: 149618a 19422203i bk9: 149618a 19432189i bk10: 149570a 19425827i bk11: 149574a 19438106i bk12: 149586a 19436736i bk13: 149603a 19441290i bk14: 149650a 19433291i bk15: 149654a 19440706i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.828550
Row_Buffer_Locality_read = 0.830662
Row_Buffer_Locality_write = 0.393864
Bank_Level_Parallism = 2.303259
Bank_Level_Parallism_Col = 1.858978
Bank_Level_Parallism_Ready = 1.251574
write_to_read_ratio_blp_rw_average = 0.030753
GrpLevelPara = 1.721291 

BW Util details:
bwutil = 0.448632 
total_CMD = 21762678 
util_bw = 9763444 
Wasted_Col = 5490623 
Wasted_Row = 2229927 
Idle = 4278684 

BW Util Bottlenecks: 
RCDc_limit = 5475142 
RCDWRc_limit = 43275 
WTRc_limit = 249831 
RTWc_limit = 293031 
CCDLc_limit = 1849531 
rwq = 0 
CCDLc_limit_alone = 1816019 
WTRc_limit_alone = 238621 
RTWc_limit_alone = 270729 

Commands details: 
total_CMD = 21762678 
n_nop = 18513105 
Read = 2394317 
Write = 0 
L2_Alloc = 0 
L2_WB = 46544 
n_act = 412505 
n_pre = 412489 
n_ref = 0 
n_req = 2405953 
total_req = 2440861 

Dual Bus Interface Util: 
issued_total_row = 824994 
issued_total_col = 2440861 
Row_Bus_Util =  0.037909 
CoL_Bus_Util = 0.112158 
Either_Row_CoL_Bus_Util = 0.149319 
Issued_on_Two_Bus_Simul_Util = 0.000748 
issued_two_Eff = 0.005011 
queue_avg = 4.419661 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.41966
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=21762678 n_nop=18513757 n_act=412287 n_pre=412271 n_ref_event=0 n_req=2405960 n_rd=2394322 n_rd_L2_A=0 n_write=0 n_wr_bk=46552 bw_util=0.4486
n_activity=19317040 dram_eff=0.5054
bk0: 149898a 19420816i bk1: 149894a 19435294i bk2: 149664a 19425256i bk3: 149655a 19445171i bk4: 149584a 19432230i bk5: 149607a 19438373i bk6: 149573a 19431189i bk7: 149600a 19450321i bk8: 149623a 19427759i bk9: 149614a 19434941i bk10: 149594a 19417675i bk11: 149604a 19432052i bk12: 149572a 19429205i bk13: 149592a 19427151i bk14: 149627a 19423749i bk15: 149621a 19442475i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.828641
Row_Buffer_Locality_read = 0.830745
Row_Buffer_Locality_write = 0.395687
Bank_Level_Parallism = 2.306089
Bank_Level_Parallism_Col = 1.861777
Bank_Level_Parallism_Ready = 1.252639
write_to_read_ratio_blp_rw_average = 0.030764
GrpLevelPara = 1.724098 

BW Util details:
bwutil = 0.448635 
total_CMD = 21762678 
util_bw = 9763496 
Wasted_Col = 5479727 
Wasted_Row = 2230936 
Idle = 4288519 

BW Util Bottlenecks: 
RCDc_limit = 5467036 
RCDWRc_limit = 44007 
WTRc_limit = 250072 
RTWc_limit = 297178 
CCDLc_limit = 1847140 
rwq = 0 
CCDLc_limit_alone = 1813405 
WTRc_limit_alone = 239086 
RTWc_limit_alone = 274429 

Commands details: 
total_CMD = 21762678 
n_nop = 18513757 
Read = 2394322 
Write = 0 
L2_Alloc = 0 
L2_WB = 46552 
n_act = 412287 
n_pre = 412271 
n_ref = 0 
n_req = 2405960 
total_req = 2440874 

Dual Bus Interface Util: 
issued_total_row = 824558 
issued_total_col = 2440874 
Row_Bus_Util =  0.037889 
CoL_Bus_Util = 0.112159 
Either_Row_CoL_Bus_Util = 0.149289 
Issued_on_Two_Bus_Simul_Util = 0.000759 
issued_two_Eff = 0.005082 
queue_avg = 4.418085 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=4.41808
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=21762678 n_nop=18512448 n_act=412966 n_pre=412950 n_ref_event=0 n_req=2406005 n_rd=2394368 n_rd_L2_A=0 n_write=0 n_wr_bk=46548 bw_util=0.4486
n_activity=19325642 dram_eff=0.5052
bk0: 149887a 19410897i bk1: 149881a 19423702i bk2: 149678a 19429707i bk3: 149680a 19434546i bk4: 149629a 19434509i bk5: 149646a 19443391i bk6: 149594a 19436222i bk7: 149589a 19447935i bk8: 149611a 19423059i bk9: 149596a 19436026i bk10: 149583a 19417102i bk11: 149572a 19434239i bk12: 149609a 19415440i bk13: 149602a 19428504i bk14: 149611a 19425270i bk15: 149600a 19443889i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.828362
Row_Buffer_Locality_read = 0.830478
Row_Buffer_Locality_write = 0.392885
Bank_Level_Parallism = 2.305005
Bank_Level_Parallism_Col = 1.861415
Bank_Level_Parallism_Ready = 1.252977
write_to_read_ratio_blp_rw_average = 0.030633
GrpLevelPara = 1.723247 

BW Util details:
bwutil = 0.448643 
total_CMD = 21762678 
util_bw = 9763664 
Wasted_Col = 5488129 
Wasted_Row = 2239190 
Idle = 4271695 

BW Util Bottlenecks: 
RCDc_limit = 5476813 
RCDWRc_limit = 43716 
WTRc_limit = 249638 
RTWc_limit = 296439 
CCDLc_limit = 1847046 
rwq = 0 
CCDLc_limit_alone = 1813434 
WTRc_limit_alone = 238680 
RTWc_limit_alone = 273785 

Commands details: 
total_CMD = 21762678 
n_nop = 18512448 
Read = 2394368 
Write = 0 
L2_Alloc = 0 
L2_WB = 46548 
n_act = 412966 
n_pre = 412950 
n_ref = 0 
n_req = 2406005 
total_req = 2440916 

Dual Bus Interface Util: 
issued_total_row = 825916 
issued_total_col = 2440916 
Row_Bus_Util =  0.037951 
CoL_Bus_Util = 0.112161 
Either_Row_CoL_Bus_Util = 0.149349 
Issued_on_Two_Bus_Simul_Util = 0.000763 
issued_two_Eff = 0.005108 
queue_avg = 4.413738 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.41374

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1636196, Miss = 1220583, Miss_rate = 0.746, Pending_hits = 211133, Reservation_fails = 0
L2_cache_bank[1]: Access = 1636009, Miss = 1220485, Miss_rate = 0.746, Pending_hits = 211567, Reservation_fails = 0
L2_cache_bank[2]: Access = 1635689, Miss = 1220600, Miss_rate = 0.746, Pending_hits = 211530, Reservation_fails = 0
L2_cache_bank[3]: Access = 1636082, Miss = 1220504, Miss_rate = 0.746, Pending_hits = 211598, Reservation_fails = 0
L2_cache_bank[4]: Access = 1636053, Miss = 1220533, Miss_rate = 0.746, Pending_hits = 211196, Reservation_fails = 0
L2_cache_bank[5]: Access = 1635674, Miss = 1220528, Miss_rate = 0.746, Pending_hits = 211840, Reservation_fails = 0
L2_cache_bank[6]: Access = 1636160, Miss = 1220498, Miss_rate = 0.746, Pending_hits = 211294, Reservation_fails = 0
L2_cache_bank[7]: Access = 1635975, Miss = 1220557, Miss_rate = 0.746, Pending_hits = 210736, Reservation_fails = 0
L2_cache_bank[8]: Access = 1635488, Miss = 1220569, Miss_rate = 0.746, Pending_hits = 210315, Reservation_fails = 0
L2_cache_bank[9]: Access = 1636077, Miss = 1220622, Miss_rate = 0.746, Pending_hits = 210525, Reservation_fails = 0
L2_cache_bank[10]: Access = 1635976, Miss = 1220604, Miss_rate = 0.746, Pending_hits = 210020, Reservation_fails = 0
L2_cache_bank[11]: Access = 1635701, Miss = 1220587, Miss_rate = 0.746, Pending_hits = 210834, Reservation_fails = 0
L2_cache_bank[12]: Access = 1636145, Miss = 1220533, Miss_rate = 0.746, Pending_hits = 210213, Reservation_fails = 0
L2_cache_bank[13]: Access = 1636204, Miss = 1220614, Miss_rate = 0.746, Pending_hits = 210386, Reservation_fails = 0
L2_cache_bank[14]: Access = 1635665, Miss = 1220503, Miss_rate = 0.746, Pending_hits = 209946, Reservation_fails = 0
L2_cache_bank[15]: Access = 1636075, Miss = 1220534, Miss_rate = 0.746, Pending_hits = 210466, Reservation_fails = 0
L2_cache_bank[16]: Access = 1635950, Miss = 1220476, Miss_rate = 0.746, Pending_hits = 210012, Reservation_fails = 0
L2_cache_bank[17]: Access = 1635496, Miss = 1220546, Miss_rate = 0.746, Pending_hits = 210404, Reservation_fails = 0
L2_cache_bank[18]: Access = 1635999, Miss = 1220558, Miss_rate = 0.746, Pending_hits = 210259, Reservation_fails = 0
L2_cache_bank[19]: Access = 1635998, Miss = 1220631, Miss_rate = 0.746, Pending_hits = 210863, Reservation_fails = 0
L2_cache_bank[20]: Access = 1635744, Miss = 1220571, Miss_rate = 0.746, Pending_hits = 210609, Reservation_fails = 0
L2_cache_bank[21]: Access = 1636310, Miss = 1220623, Miss_rate = 0.746, Pending_hits = 210956, Reservation_fails = 0
L2_cache_bank[22]: Access = 1636192, Miss = 1220638, Miss_rate = 0.746, Pending_hits = 210816, Reservation_fails = 0
L2_cache_bank[23]: Access = 1635746, Miss = 1220602, Miss_rate = 0.746, Pending_hits = 211265, Reservation_fails = 0
L2_total_cache_accesses = 39262604
L2_total_cache_misses = 29293499
L2_total_cache_miss_rate = 0.7461
L2_total_cache_pending_hits = 5058783
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4751661
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5058783
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7193014
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 21537985
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 5058783
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 158661
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 140625
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 421875
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 38541443
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 721161
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.024
L2_cache_fill_port_util = 0.141

icnt_total_pkts_mem_to_simt=39262604
icnt_total_pkts_simt_to_mem=39262604
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 39262604
Req_Network_cycles = 8486239
Req_Network_injected_packets_per_cycle =       4.6266 
Req_Network_conflicts_per_cycle =       0.7777
Req_Network_conflicts_per_cycle_util =       0.7899
Req_Bank_Level_Parallism =       4.6990
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.2839
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1928

Reply_Network_injected_packets_num = 39262604
Reply_Network_cycles = 8486239
Reply_Network_injected_packets_per_cycle =        4.6266
Reply_Network_conflicts_per_cycle =        2.4233
Reply_Network_conflicts_per_cycle_util =       2.4580
Reply_Bank_Level_Parallism =       4.6929
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2411
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1542
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 1 days, 10 hrs, 30 min, 6 sec (124206 sec)
gpgpu_simulation_rate = 86121 (inst/sec)
gpgpu_simulation_rate = 68 (cycle/sec)
gpgpu_silicon_slowdown = 20073529x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6966b60c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6966b600..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6966b5f8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6966b5f0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6966b608..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6966b5ec..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6966b6a0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6966b6a8..

GPGPU-Sim PTX: cudaLaunch for 0x0x56392a1adb8f (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (3206,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 28 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 29 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
Simulation cycle for kernel 9 is = 10000
Simulation cycle for kernel 9 is = 15000
Simulation cycle for kernel 9 is = 20000
Simulation cycle for kernel 9 is = 25000
Simulation cycle for kernel 9 is = 30000
Simulation cycle for kernel 9 is = 35000
Simulation cycle for kernel 9 is = 40000
Simulation cycle for kernel 9 is = 45000
Simulation cycle for kernel 9 is = 50000
Simulation cycle for kernel 9 is = 55000
Simulation cycle for kernel 9 is = 60000
Simulation cycle for kernel 9 is = 65000
Simulation cycle for kernel 9 is = 70000
Simulation cycle for kernel 9 is = 75000
Simulation cycle for kernel 9 is = 80000
Simulation cycle for kernel 9 is = 85000
Simulation cycle for kernel 9 is = 90000
Simulation cycle for kernel 9 is = 95000
Simulation cycle for kernel 9 is = 100000
Simulation cycle for kernel 9 is = 105000
Simulation cycle for kernel 9 is = 110000
Simulation cycle for kernel 9 is = 115000
Simulation cycle for kernel 9 is = 120000
Simulation cycle for kernel 9 is = 125000
Simulation cycle for kernel 9 is = 130000
Simulation cycle for kernel 9 is = 135000
Simulation cycle for kernel 9 is = 140000
Simulation cycle for kernel 9 is = 145000
Simulation cycle for kernel 9 is = 150000
Simulation cycle for kernel 9 is = 155000
Simulation cycle for kernel 9 is = 160000
Simulation cycle for kernel 9 is = 165000
Simulation cycle for kernel 9 is = 170000
Simulation cycle for kernel 9 is = 175000
Simulation cycle for kernel 9 is = 180000
Simulation cycle for kernel 9 is = 185000
Simulation cycle for kernel 9 is = 190000
Simulation cycle for kernel 9 is = 195000
Simulation cycle for kernel 9 is = 200000
Simulation cycle for kernel 9 is = 205000
Simulation cycle for kernel 9 is = 210000
Simulation cycle for kernel 9 is = 215000
Simulation cycle for kernel 9 is = 220000
Simulation cycle for kernel 9 is = 225000
Simulation cycle for kernel 9 is = 230000
Simulation cycle for kernel 9 is = 235000
Simulation cycle for kernel 9 is = 240000
Simulation cycle for kernel 9 is = 245000
Simulation cycle for kernel 9 is = 250000
Simulation cycle for kernel 9 is = 255000
Simulation cycle for kernel 9 is = 260000
Simulation cycle for kernel 9 is = 265000
Simulation cycle for kernel 9 is = 270000
Simulation cycle for kernel 9 is = 275000
Simulation cycle for kernel 9 is = 280000
Simulation cycle for kernel 9 is = 285000
Simulation cycle for kernel 9 is = 290000
Simulation cycle for kernel 9 is = 295000
Simulation cycle for kernel 9 is = 300000
Simulation cycle for kernel 9 is = 305000
Simulation cycle for kernel 9 is = 310000
Simulation cycle for kernel 9 is = 315000
Simulation cycle for kernel 9 is = 320000
Simulation cycle for kernel 9 is = 325000
Simulation cycle for kernel 9 is = 330000
Simulation cycle for kernel 9 is = 335000
Simulation cycle for kernel 9 is = 340000
Simulation cycle for kernel 9 is = 345000
Simulation cycle for kernel 9 is = 350000
Simulation cycle for kernel 9 is = 355000
Simulation cycle for kernel 9 is = 360000
Simulation cycle for kernel 9 is = 365000
Simulation cycle for kernel 9 is = 370000
Simulation cycle for kernel 9 is = 375000
Simulation cycle for kernel 9 is = 380000
Simulation cycle for kernel 9 is = 385000
Simulation cycle for kernel 9 is = 390000
Simulation cycle for kernel 9 is = 395000
Simulation cycle for kernel 9 is = 400000
Simulation cycle for kernel 9 is = 405000
Simulation cycle for kernel 9 is = 410000
Simulation cycle for kernel 9 is = 415000
Simulation cycle for kernel 9 is = 420000
Simulation cycle for kernel 9 is = 425000
Simulation cycle for kernel 9 is = 430000
Simulation cycle for kernel 9 is = 435000
Simulation cycle for kernel 9 is = 440000
Simulation cycle for kernel 9 is = 445000
Simulation cycle for kernel 9 is = 450000
Simulation cycle for kernel 9 is = 455000
Simulation cycle for kernel 9 is = 460000
Simulation cycle for kernel 9 is = 465000
Simulation cycle for kernel 9 is = 470000
Simulation cycle for kernel 9 is = 475000
Simulation cycle for kernel 9 is = 480000
Simulation cycle for kernel 9 is = 485000
Simulation cycle for kernel 9 is = 490000
Simulation cycle for kernel 9 is = 495000
Simulation cycle for kernel 9 is = 500000
Simulation cycle for kernel 9 is = 505000
Simulation cycle for kernel 9 is = 510000
Simulation cycle for kernel 9 is = 515000
Simulation cycle for kernel 9 is = 520000
Simulation cycle for kernel 9 is = 525000
Simulation cycle for kernel 9 is = 530000
Simulation cycle for kernel 9 is = 535000
Simulation cycle for kernel 9 is = 540000
Simulation cycle for kernel 9 is = 545000
Simulation cycle for kernel 9 is = 550000
Simulation cycle for kernel 9 is = 555000
Simulation cycle for kernel 9 is = 560000
Simulation cycle for kernel 9 is = 565000
Simulation cycle for kernel 9 is = 570000
Simulation cycle for kernel 9 is = 575000
Simulation cycle for kernel 9 is = 580000
Simulation cycle for kernel 9 is = 585000
Simulation cycle for kernel 9 is = 590000
Simulation cycle for kernel 9 is = 595000
Simulation cycle for kernel 9 is = 600000
Simulation cycle for kernel 9 is = 605000
Simulation cycle for kernel 9 is = 610000
Simulation cycle for kernel 9 is = 615000
Simulation cycle for kernel 9 is = 620000
Simulation cycle for kernel 9 is = 625000
Simulation cycle for kernel 9 is = 630000
Simulation cycle for kernel 9 is = 635000
Simulation cycle for kernel 9 is = 640000
Simulation cycle for kernel 9 is = 645000
Simulation cycle for kernel 9 is = 650000
Simulation cycle for kernel 9 is = 655000
Simulation cycle for kernel 9 is = 660000
Simulation cycle for kernel 9 is = 665000
Simulation cycle for kernel 9 is = 670000
Simulation cycle for kernel 9 is = 675000
Simulation cycle for kernel 9 is = 680000
Simulation cycle for kernel 9 is = 685000
Simulation cycle for kernel 9 is = 690000
Simulation cycle for kernel 9 is = 695000
Simulation cycle for kernel 9 is = 700000
Simulation cycle for kernel 9 is = 705000
Simulation cycle for kernel 9 is = 710000
Simulation cycle for kernel 9 is = 715000
Simulation cycle for kernel 9 is = 720000
Simulation cycle for kernel 9 is = 725000
Simulation cycle for kernel 9 is = 730000
Simulation cycle for kernel 9 is = 735000
Simulation cycle for kernel 9 is = 740000
Simulation cycle for kernel 9 is = 745000
Simulation cycle for kernel 9 is = 750000
Simulation cycle for kernel 9 is = 755000
Simulation cycle for kernel 9 is = 760000
Simulation cycle for kernel 9 is = 765000
Simulation cycle for kernel 9 is = 770000
Simulation cycle for kernel 9 is = 775000
Simulation cycle for kernel 9 is = 780000
Simulation cycle for kernel 9 is = 785000
Simulation cycle for kernel 9 is = 790000
Simulation cycle for kernel 9 is = 795000
Simulation cycle for kernel 9 is = 800000
Simulation cycle for kernel 9 is = 805000
Simulation cycle for kernel 9 is = 810000
Simulation cycle for kernel 9 is = 815000
Simulation cycle for kernel 9 is = 820000
Simulation cycle for kernel 9 is = 825000
Simulation cycle for kernel 9 is = 830000
Simulation cycle for kernel 9 is = 835000
Simulation cycle for kernel 9 is = 840000
Simulation cycle for kernel 9 is = 845000
Simulation cycle for kernel 9 is = 850000
Simulation cycle for kernel 9 is = 855000
Simulation cycle for kernel 9 is = 860000
Simulation cycle for kernel 9 is = 865000
Simulation cycle for kernel 9 is = 870000
Simulation cycle for kernel 9 is = 875000
Simulation cycle for kernel 9 is = 880000
Simulation cycle for kernel 9 is = 885000
Simulation cycle for kernel 9 is = 890000
Simulation cycle for kernel 9 is = 895000
Simulation cycle for kernel 9 is = 900000
Simulation cycle for kernel 9 is = 905000
Simulation cycle for kernel 9 is = 910000
Simulation cycle for kernel 9 is = 915000
Simulation cycle for kernel 9 is = 920000
Destroy streams for kernel 10: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 10 
gpu_sim_cycle = 921192
gpu_sim_insn = 1162882784
gpu_ipc =    1262.3674
gpu_tot_sim_cycle = 9407431
gpu_tot_sim_insn = 11859646637
gpu_tot_ipc =    1260.6680
gpu_tot_issued_cta = 32060
gpu_occupancy = 98.7677% 
gpu_tot_occupancy = 98.9533% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.6065
partiton_level_parallism_total  =       4.6246
partiton_level_parallism_util =       4.6978
partiton_level_parallism_util_total  =       4.6989
L2_BW  =     201.2101 GB/Sec
L2_BW_total  =     202.0045 GB/Sec
gpu_total_sim_rate=86326

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1806872, Miss = 1456451, Miss_rate = 0.806, Pending_hits = 344289, Reservation_fails = 105709
	L1D_cache_core[1]: Access = 1815352, Miss = 1457771, Miss_rate = 0.803, Pending_hits = 350585, Reservation_fails = 100912
	L1D_cache_core[2]: Access = 1807822, Miss = 1452859, Miss_rate = 0.804, Pending_hits = 347898, Reservation_fails = 106153
	L1D_cache_core[3]: Access = 1788722, Miss = 1423685, Miss_rate = 0.796, Pending_hits = 352936, Reservation_fails = 97956
	L1D_cache_core[4]: Access = 1801811, Miss = 1437221, Miss_rate = 0.798, Pending_hits = 350149, Reservation_fails = 94058
	L1D_cache_core[5]: Access = 1804067, Miss = 1443795, Miss_rate = 0.800, Pending_hits = 351604, Reservation_fails = 97883
	L1D_cache_core[6]: Access = 1799295, Miss = 1445661, Miss_rate = 0.803, Pending_hits = 347407, Reservation_fails = 104825
	L1D_cache_core[7]: Access = 1805349, Miss = 1437150, Miss_rate = 0.796, Pending_hits = 356949, Reservation_fails = 96370
	L1D_cache_core[8]: Access = 1805665, Miss = 1448689, Miss_rate = 0.802, Pending_hits = 346440, Reservation_fails = 101348
	L1D_cache_core[9]: Access = 1809761, Miss = 1447762, Miss_rate = 0.800, Pending_hits = 352789, Reservation_fails = 97203
	L1D_cache_core[10]: Access = 1810268, Miss = 1459935, Miss_rate = 0.806, Pending_hits = 344275, Reservation_fails = 103773
	L1D_cache_core[11]: Access = 1804111, Miss = 1449725, Miss_rate = 0.804, Pending_hits = 346548, Reservation_fails = 100873
	L1D_cache_core[12]: Access = 1814741, Miss = 1451492, Miss_rate = 0.800, Pending_hits = 355845, Reservation_fails = 102548
	L1D_cache_core[13]: Access = 1799184, Miss = 1439085, Miss_rate = 0.800, Pending_hits = 351361, Reservation_fails = 100137
	L1D_cache_core[14]: Access = 1796170, Miss = 1446566, Miss_rate = 0.805, Pending_hits = 343379, Reservation_fails = 101550
	L1D_cache_core[15]: Access = 1799827, Miss = 1441809, Miss_rate = 0.801, Pending_hits = 349145, Reservation_fails = 105386
	L1D_cache_core[16]: Access = 1796245, Miss = 1422730, Miss_rate = 0.792, Pending_hits = 361931, Reservation_fails = 97842
	L1D_cache_core[17]: Access = 1796722, Miss = 1448820, Miss_rate = 0.806, Pending_hits = 341642, Reservation_fails = 98683
	L1D_cache_core[18]: Access = 1798115, Miss = 1444981, Miss_rate = 0.804, Pending_hits = 343524, Reservation_fails = 100166
	L1D_cache_core[19]: Access = 1794822, Miss = 1437504, Miss_rate = 0.801, Pending_hits = 350264, Reservation_fails = 103745
	L1D_cache_core[20]: Access = 1808324, Miss = 1456586, Miss_rate = 0.805, Pending_hits = 344485, Reservation_fails = 102525
	L1D_cache_core[21]: Access = 1800427, Miss = 1444057, Miss_rate = 0.802, Pending_hits = 348917, Reservation_fails = 98383
	L1D_cache_core[22]: Access = 1810059, Miss = 1441364, Miss_rate = 0.796, Pending_hits = 361720, Reservation_fails = 96776
	L1D_cache_core[23]: Access = 1805717, Miss = 1453144, Miss_rate = 0.805, Pending_hits = 346028, Reservation_fails = 103535
	L1D_cache_core[24]: Access = 1811021, Miss = 1454761, Miss_rate = 0.803, Pending_hits = 347822, Reservation_fails = 101641
	L1D_cache_core[25]: Access = 1805672, Miss = 1440307, Miss_rate = 0.798, Pending_hits = 354832, Reservation_fails = 100921
	L1D_cache_core[26]: Access = 1803652, Miss = 1446932, Miss_rate = 0.802, Pending_hits = 348303, Reservation_fails = 98080
	L1D_cache_core[27]: Access = 1795541, Miss = 1424095, Miss_rate = 0.793, Pending_hits = 358676, Reservation_fails = 98682
	L1D_cache_core[28]: Access = 1811605, Miss = 1449476, Miss_rate = 0.800, Pending_hits = 354783, Reservation_fails = 107584
	L1D_cache_core[29]: Access = 1799905, Miss = 1444408, Miss_rate = 0.802, Pending_hits = 348263, Reservation_fails = 95830
	L1D_total_cache_accesses = 54106844
	L1D_total_cache_misses = 43348821
	L1D_total_cache_miss_rate = 0.8012
	L1D_total_cache_pending_hits = 10502789
	L1D_total_cache_reservation_fails = 3021077
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.153
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 98019
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 10502789
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 11832610
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2971724
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 30874733
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 10502789
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 157215
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 183002
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 49353
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 458476
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 53308151
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 798693

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2971724
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 49353
ctas_completed 32060, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
391384, 458454, 458454, 458454, 458454, 458454, 458454, 391792, 390760, 457422, 457422, 456764, 456764, 456764, 456764, 390352, 390332, 456744, 456744, 456744, 456744, 456744, 456744, 390332, 388872, 455034, 455034, 455034, 455034, 455034, 455034, 388872, 
gpgpu_n_tot_thrd_icount = 13490000256
gpgpu_n_tot_w_icount = 421562508
gpgpu_n_stall_shd_mem = 8974701
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 42707343
gpgpu_n_mem_write_global = 798693
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 335802365
gpgpu_n_store_insn = 5000000
gpgpu_n_shmem_insn = 1968842680
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 57451520
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1980
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 8972721
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:35007679	W0_Idle:491835	W0_Scoreboard:659819866	W1:832234	W2:835672	W3:832117	W4:832117	W5:832117	W6:838039	W7:832117	W8:832117	W9:832117	W10:832762	W11:832117	W12:832117	W13:832117	W14:1761724	W15:1683335	W16:1664351	W17:1664351	W18:1664351	W19:1664351	W20:1664351	W21:1664351	W22:1664351	W23:1664351	W24:1664351	W25:1664351	W26:1664351	W27:1664351	W28:1664351	W29:1664351	W30:1664351	W31:1664351	W32:380660073
single_issue_nums: WS0:101407107	WS1:109374147	WS2:109374147	WS3:101407107	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 341658744 {8:42707343,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 31947720 {40:798693,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1708293720 {40:42707343,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 6389544 {8:798693,}
maxmflatency = 726 
max_icnt2mem_latency = 252 
maxmrqlatency = 339 
max_icnt2sh_latency = 78 
averagemflatency = 346 
avg_icnt2mem_latency = 42 
avg_mrq_latency = 15 
avg_icnt2sh_latency = 3 
mrq_lat_table:11025278 	1355452 	1647024 	3202851 	10073318 	4005709 	693062 	15082 	74 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5916635 	37573019 	16382 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	43030441 	458681 	16914 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	33701791 	7162719 	2205867 	410525 	25041 	93 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	9357 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     12212     12235      8653      8800      8770      8776      8686      8609      8796      8699      9549      9555     10279     10278     11075     11069 
dram[1]:     12230     12227      8698      8669      8836      8822      8781      8718      8752      8732      9553      9557     10274     10296     11090     11084 
dram[2]:     12242     12239      8422      8521      8654      8606      8892      8726      8743      8809      9563      9554     10292     10290     11078     11075 
dram[3]:     12243     12249      8628      8639      8605      8819      8612      8423      8777      8756      9552      9569     10285     10280     11105     11071 
dram[4]:     12258     12274      8565      8718      8838      8799      8847      8427      8784      8781      9565      9559     10276     10296     11049     11045 
dram[5]:     12270     12266      8720      8697      8688      8693      8385      8591      8676      8697      9558      9558     10292     10288     11067     11060 
dram[6]:     12201     12198      8726      8750      8696      8715      8593      8598      8716      8755      9549      9546     10285     10303     10982     10978 
dram[7]:     12204     12202      8724      8567      8758      8933      8585      8743      8764      8493      9560      9553     10301     10298     10963     10959 
dram[8]:     12187     12185      8682      8881      9075      8866      8751      8398      8754      8786      9536      9531     10300     10290     10956     10970 
dram[9]:     12194     12191      8565      8783      8842      8627      8467      8531      8848      8670      9551      9547     10285     10294     10982     10968 
dram[10]:     12190     12219      8575      8517      8643      8802      8659      8654      8735      8696      9559      9573     10308     10306     10965     11519 
dram[11]:     12217     12226      8673      8641      8688      8730      8662      8700      8691      8903      9558      9550     10303     10312     11515     11524 
average row accesses per activate:
dram[0]:  5.799597  5.826384  5.831662  5.827636  5.821455  5.821697  5.871908  5.866005  5.819817  5.847732  5.833030  5.870633  5.815568  5.837384  5.826696  5.839051 
dram[1]:  5.824523  5.854155  5.843535  5.868357  5.842878  5.845485  5.824553  5.839992  5.790421  5.796217  5.845142  5.842496  5.844172  5.882056  5.853486  5.861680 
dram[2]:  5.850005  5.866435  5.838834  5.901252  5.845682  5.871297  5.816722  5.840031  5.795022  5.814320  5.827098  5.830756  5.851497  5.855783  5.861187  5.882058 
dram[3]:  5.864411  5.889923  5.857489  5.884987  5.859001  5.884276  5.846750  5.867202  5.804450  5.820426  5.799387  5.813450  5.821198  5.810642  5.864750  5.877094 
dram[4]:  5.877392  5.879588  5.868183  5.888787  5.873520  5.904911  5.849777  5.858459  5.829917  5.840193  5.802019  5.794084  5.817956  5.853000  5.835639  5.871724 
dram[5]:  5.865279  5.854330  5.865640  5.866411  5.876291  5.869807  5.845727  5.866219  5.845013  5.844452  5.819820  5.852558  5.810393  5.862960  5.843888  5.841961 
dram[6]:  5.826267  5.834631  5.829710  5.845159  5.860588  5.859965  5.876080  5.847671  5.850695  5.865412  5.849461  5.853867  5.863619  5.877322  5.808148  5.877993 
dram[7]:  5.859873  5.871452  5.834021  5.841888  5.814817  5.818772  5.826277  5.826683  5.853651  5.866596  5.839459  5.852960  5.881284  5.878156  5.853320  5.864532 
dram[8]:  5.841853  5.862978  5.832797  5.874450  5.824099  5.852494  5.810772  5.833158  5.823458  5.819946  5.827349  5.836608  5.870104  5.874890  5.856244  5.869946 
dram[9]:  5.846982  5.863829  5.836115  5.867496  5.815315  5.864209  5.799054  5.854459  5.802457  5.791871  5.814220  5.844363  5.878037  5.852598  5.864584  5.850276 
dram[10]:  5.852041  5.859041  5.880035  5.897427  5.854784  5.855086  5.833701  5.881373  5.815914  5.806820  5.803412  5.822929  5.847174  5.815854  5.815524  5.829481 
dram[11]:  5.819926  5.827777  5.864106  5.850266  5.857951  5.851453  5.860167  5.870795  5.812245  5.837051  5.805866  5.845253  5.793536  5.799833  5.802074  5.837420 
average row locality = 32017850/5478216 = 5.844576
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    166259    166260    166073    166051    165909    165881    165833    165818    165897    165912    165877    165882    165886    165875    165877    165845 
dram[1]:    166289    166232    166032    166025    165909    165884    165823    165850    165912    165905    165850    165833    165911    165927    165894    165887 
dram[2]:    166213    166254    166003    166022    165913    165891    165884    165892    165917    165914    165859    165848    165921    165886    165873    165890 
dram[3]:    166255    166234    166044    166080    165871    165878    165885    165852    165898    165897    165862    165865    165897    165955    165857    165860 
dram[4]:    166237    166223    166067    166070    165867    165872    165864    165879    165889    165920    165867    165894    165938    165918    165876    165879 
dram[5]:    166267    166237    166024    165999    165928    165926    165850    165871    165929    165912    165871    165877    165913    165932    165871    165893 
dram[6]:    166240    166228    165958    165985    165922    165916    165875    165882    165898    165895    165860    165885    165939    165929    165875    165910 
dram[7]:    166237    166256    165988    166026    165905    165902    165849    165814    165871    165870    165865    165906    165912    165888    165901    165886 
dram[8]:    166208    166220    165987    165975    165909    165920    165882    165900    165879    165924    165871    165844    165871    165905    165873    165899 
dram[9]:    166267    166256    165972    166024    165896    165895    165888    165893    165922    165919    165856    165855    165867    165889    165952    165943 
dram[10]:    166277    166266    166016    166020    165874    165906    165863    165884    165919    165908    165878    165897    165869    165901    165917    165910 
dram[11]:    166256    166259    166039    166043    165929    165943    165869    165866    165901    165877    165874    165859    165916    165900    165898    165886 
total dram reads = 31862482
bank skew: 166289/165814 = 1.00
chip skew: 2655315/2655067 = 1.00
number of total write accesses:
dram[0]:      3472      3456      3340      3340      3200      3200      3200      3200      3200      3201      3184      3185      3176      3176      3136      3136 
dram[1]:      3476      3476      3341      3320      3200      3200      3200      3200      3200      3200      3180      3180      3176      3176      3136      3136 
dram[2]:      3476      3476      3320      3320      3200      3201      3200      3200      3200      3200      3181      3180      3174      3172      3136      3136 
dram[3]:      3476      3476      3320      3320      3200      3200      3200      3200      3200      3200      3180      3180      3172      3172      3136      3137 
dram[4]:      3476      3476      3320      3320      3200      3200      3202      3200      3200      3200      3184      3184      3172      3172      3136      3136 
dram[5]:      3477      3476      3320      3320      3200      3200      3200      3200      3200      3201      3188      3189      3172      3172      3137      3136 
dram[6]:      3476      3477      3320      3320      3200      3200      3200      3200      3200      3200      3188      3192      3172      3172      3136      3136 
dram[7]:      3476      3476      3320      3320      3200      3200      3200      3200      3200      3200      3193      3192      3172      3172      3136      3136 
dram[8]:      3476      3476      3321      3320      3200      3200      3200      3200      3200      3200      3188      3188      3172      3174      3136      3136 
dram[9]:      3476      3476      3320      3320      3200      3201      3200      3201      3200      3200      3188      3188      3172      3172      3136      3136 
dram[10]:      3476      3476      3320      3320      3200      3200      3200      3200      3200      3200      3184      3184      3172      3172      3137      3136 
dram[11]:      3476      3477      3320      3320      3200      3200      3200      3200      3200      3200      3180      3180      3172      3172      3136      3136 
total dram writes = 621407
bank skew: 3477/3136 = 1.11
chip skew: 51802/51769 = 1.00
average mf latency per bank:
dram[0]:        464       465       465       465       464       465       464       465       464       464       464       465       464       465       465       465
dram[1]:        464       465       465       466       464       464       464       464       464       465       464       465       464       464       464       465
dram[2]:        464       464       465       465       464       465       464       464       464       464       464       464       463       464       464       464
dram[3]:        464       464       465       465       464       464       464       465       464       465       464       464       464       464       464       464
dram[4]:        464       464       465       465       464       464       464       465       464       465       464       465       463       464       464       464
dram[5]:        464       464       465       465       464       464       464       464       464       464       464       464       464       464       464       464
dram[6]:        464       465       465       465       464       464       464       464       464       464       464       464       464       465       464       464
dram[7]:        464       464       465       465       464       464       464       464       464       464       463       464       464       464       464       465
dram[8]:        464       464       465       465       464       464       464       464       464       464       464       464       464       464       464       464
dram[9]:        464       464       465       465       464       464       464       464       464       464       463       464       463       464       463       464
dram[10]:        464       464       464       465       464       464       464       464       464       465       464       465       464       464       464       464
dram[11]:        464       464       465       465       463       463       464       464       464       464       464       464       464       464       464       464
maximum mf latency per bank:
dram[0]:        696       560       633       642       639       630       530       587       555       597       554       551       607       615       575       560
dram[1]:        709       563       646       653       626       636       585       558       556       566       541       562       575       604       565       548
dram[2]:        568       572       632       637       638       649       547       590       538       555       590       520       588       594       549       571
dram[3]:        545       567       629       647       625       634       538       560       540       619       520       542       651       562       558       558
dram[4]:        549       688       638       638       632       641       585       548       546       548       546       542       543       587       534       611
dram[5]:        698       717       625       629       638       640       581       524       567       542       566       626       559       531       537       604
dram[6]:        571       565       627       636       632       625       543       552       564       541       523       565       540       565       532       519
dram[7]:        717       726       621       634       624       635       572       572       508       582       524       576       559       580       535       511
dram[8]:        596       566       621       631       636       633       554       543       550       554       578       570       544       608       530       537
dram[9]:        561       703       625       629       619       638       517       552       565       561       567       563       548       576       533       553
dram[10]:        602       652       699       673       624       617       534       553       562       534       531       545       578       528       549       547
dram[11]:        552       559       629       629       621       630       555       554       559       602       513       557       591       592       578       585

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24125044 n_nop=20521891 n_act=457284 n_pre=457268 n_ref_event=4572360550251980812 n_req=2668087 n_rd=2655135 n_rd_L2_A=0 n_write=0 n_wr_bk=51802 bw_util=0.4488
n_activity=21398494 dram_eff=0.506
bk0: 166259a 21511439i bk1: 166260a 21534249i bk2: 166073a 21526152i bk3: 166051a 21537771i bk4: 165909a 21528623i bk5: 165881a 21540520i bk6: 165833a 21547170i bk7: 165818a 21553661i bk8: 165897a 21536438i bk9: 165912a 21553838i bk10: 165877a 21535960i bk11: 165882a 21559214i bk12: 165886a 21531415i bk13: 165875a 21547387i bk14: 165877a 21536226i bk15: 165845a 21555037i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.828611
Row_Buffer_Locality_read = 0.830763
Row_Buffer_Locality_write = 0.387431
Bank_Level_Parallism = 2.308226
Bank_Level_Parallism_Col = 1.868498
Bank_Level_Parallism_Ready = 1.254814
write_to_read_ratio_blp_rw_average = 0.030803
GrpLevelPara = 1.723258 

BW Util details:
bwutil = 0.448818 
total_CMD = 24125044 
util_bw = 10827748 
Wasted_Col = 6067661 
Wasted_Row = 2466397 
Idle = 4763238 

BW Util Bottlenecks: 
RCDc_limit = 6051522 
RCDWRc_limit = 49267 
WTRc_limit = 276356 
RTWc_limit = 327377 
CCDLc_limit = 2045014 
rwq = 0 
CCDLc_limit_alone = 2007951 
WTRc_limit_alone = 264326 
RTWc_limit_alone = 302344 

Commands details: 
total_CMD = 24125044 
n_nop = 20521891 
Read = 2655135 
Write = 0 
L2_Alloc = 0 
L2_WB = 51802 
n_act = 457284 
n_pre = 457268 
n_ref = 4572360550251980812 
n_req = 2668087 
total_req = 2706937 

Dual Bus Interface Util: 
issued_total_row = 914552 
issued_total_col = 2706937 
Row_Bus_Util =  0.037909 
CoL_Bus_Util = 0.112204 
Either_Row_CoL_Bus_Util = 0.149353 
Issued_on_Two_Bus_Simul_Util = 0.000760 
issued_two_Eff = 0.005089 
queue_avg = 4.392262 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.39226
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24125044 n_nop=20523095 n_act=456786 n_pre=456770 n_ref_event=0 n_req=2668113 n_rd=2655163 n_rd_L2_A=0 n_write=0 n_wr_bk=51797 bw_util=0.4488
n_activity=21394587 dram_eff=0.5061
bk0: 166289a 21524021i bk1: 166232a 21542835i bk2: 166032a 21529652i bk3: 166025a 21550562i bk4: 165909a 21536187i bk5: 165884a 21552507i bk6: 165823a 21535023i bk7: 165850a 21550008i bk8: 165912a 21523440i bk9: 165905a 21530884i bk10: 165850a 21534320i bk11: 165833a 21548378i bk12: 165911a 21538145i bk13: 165927a 21555824i bk14: 165894a 21541157i bk15: 165887a 21555199i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.828800
Row_Buffer_Locality_read = 0.830953
Row_Buffer_Locality_write = 0.387336
Bank_Level_Parallism = 2.307661
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.254306
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.448822 
total_CMD = 24125044 
util_bw = 10827840 
Wasted_Col = 6069398 
Wasted_Row = 2464327 
Idle = 4763479 

BW Util Bottlenecks: 
RCDc_limit = 6047345 
RCDWRc_limit = 48536 
WTRc_limit = 278708 
RTWc_limit = 330988 
CCDLc_limit = 2050531 
rwq = 0 
CCDLc_limit_alone = 2012734 
WTRc_limit_alone = 266371 
RTWc_limit_alone = 305528 

Commands details: 
total_CMD = 24125044 
n_nop = 20523095 
Read = 2655163 
Write = 0 
L2_Alloc = 0 
L2_WB = 51797 
n_act = 456786 
n_pre = 456770 
n_ref = 0 
n_req = 2668113 
total_req = 2706960 

Dual Bus Interface Util: 
issued_total_row = 913556 
issued_total_col = 2706960 
Row_Bus_Util =  0.037868 
CoL_Bus_Util = 0.112205 
Either_Row_CoL_Bus_Util = 0.149303 
Issued_on_Two_Bus_Simul_Util = 0.000770 
issued_two_Eff = 0.005155 
queue_avg = 4.404721 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.40472
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24125044 n_nop=20523997 n_act=456356 n_pre=456340 n_ref_event=0 n_req=2668125 n_rd=2655180 n_rd_L2_A=0 n_write=0 n_wr_bk=51772 bw_util=0.4488
n_activity=21387943 dram_eff=0.5063
bk0: 166213a 21533304i bk1: 166254a 21545698i bk2: 166003a 21529890i bk3: 166022a 21561376i bk4: 165913a 21541932i bk5: 165891a 21557850i bk6: 165884a 21533679i bk7: 165892a 21549264i bk8: 165917a 21524883i bk9: 165914a 21548583i bk10: 165859a 21531433i bk11: 165848a 21550176i bk12: 165921a 21540455i bk13: 165886a 21550795i bk14: 165873a 21541293i bk15: 165890a 21553594i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.828962
Row_Buffer_Locality_read = 0.831114
Row_Buffer_Locality_write = 0.387408
Bank_Level_Parallism = 2.306198
Bank_Level_Parallism_Col = 1.862445
Bank_Level_Parallism_Ready = 1.253742
write_to_read_ratio_blp_rw_average = 0.031264
GrpLevelPara = 1.722881 

BW Util details:
bwutil = 0.448820 
total_CMD = 24125044 
util_bw = 10827808 
Wasted_Col = 6065594 
Wasted_Row = 2461161 
Idle = 4770481 

BW Util Bottlenecks: 
RCDc_limit = 6042266 
RCDWRc_limit = 48846 
WTRc_limit = 281218 
RTWc_limit = 329026 
CCDLc_limit = 2050777 
rwq = 0 
CCDLc_limit_alone = 2012376 
WTRc_limit_alone = 268605 
RTWc_limit_alone = 303238 

Commands details: 
total_CMD = 24125044 
n_nop = 20523997 
Read = 2655180 
Write = 0 
L2_Alloc = 0 
L2_WB = 51772 
n_act = 456356 
n_pre = 456340 
n_ref = 0 
n_req = 2668125 
total_req = 2706952 

Dual Bus Interface Util: 
issued_total_row = 912696 
issued_total_col = 2706952 
Row_Bus_Util =  0.037832 
CoL_Bus_Util = 0.112205 
Either_Row_CoL_Bus_Util = 0.149266 
Issued_on_Two_Bus_Simul_Util = 0.000771 
issued_two_Eff = 0.005165 
queue_avg = 4.408246 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.40825
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24125044 n_nop=20524163 n_act=456275 n_pre=456259 n_ref_event=0 n_req=2668133 n_rd=2655190 n_rd_L2_A=0 n_write=0 n_wr_bk=51769 bw_util=0.4488
n_activity=21394700 dram_eff=0.5061
bk0: 166255a 21527899i bk1: 166234a 21549894i bk2: 166044a 21536944i bk3: 166080a 21557694i bk4: 165871a 21545550i bk5: 165878a 21561931i bk6: 165885a 21539364i bk7: 165852a 21554576i bk8: 165898a 21529798i bk9: 165897a 21545125i bk10: 165862a 21530882i bk11: 165865a 21543273i bk12: 165897a 21529083i bk13: 165955a 21538136i bk14: 165857a 21542416i bk15: 165860a 21564497i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.828992
Row_Buffer_Locality_read = 0.831159
Row_Buffer_Locality_write = 0.384532
Bank_Level_Parallism = 2.306778
Bank_Level_Parallism_Col = 1.863397
Bank_Level_Parallism_Ready = 1.253659
write_to_read_ratio_blp_rw_average = 0.031168
GrpLevelPara = 1.723644 

BW Util details:
bwutil = 0.448821 
total_CMD = 24125044 
util_bw = 10827836 
Wasted_Col = 6059843 
Wasted_Row = 2462513 
Idle = 4774852 

BW Util Bottlenecks: 
RCDc_limit = 6037684 
RCDWRc_limit = 48393 
WTRc_limit = 278635 
RTWc_limit = 330296 
CCDLc_limit = 2050365 
rwq = 0 
CCDLc_limit_alone = 2011764 
WTRc_limit_alone = 265988 
RTWc_limit_alone = 304342 

Commands details: 
total_CMD = 24125044 
n_nop = 20524163 
Read = 2655190 
Write = 0 
L2_Alloc = 0 
L2_WB = 51769 
n_act = 456275 
n_pre = 456259 
n_ref = 0 
n_req = 2668133 
total_req = 2706959 

Dual Bus Interface Util: 
issued_total_row = 912534 
issued_total_col = 2706959 
Row_Bus_Util =  0.037825 
CoL_Bus_Util = 0.112205 
Either_Row_CoL_Bus_Util = 0.149259 
Issued_on_Two_Bus_Simul_Util = 0.000771 
issued_two_Eff = 0.005169 
queue_avg = 4.392768 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.39277
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24125044 n_nop=20524747 n_act=455899 n_pre=455883 n_ref_event=0 n_req=2668206 n_rd=2655260 n_rd_L2_A=0 n_write=0 n_wr_bk=51778 bw_util=0.4488
n_activity=21378302 dram_eff=0.5065
bk0: 166237a 21530960i bk1: 166223a 21545116i bk2: 166067a 21539915i bk3: 166070a 21554669i bk4: 165867a 21548051i bk5: 165872a 21565031i bk6: 165864a 21538923i bk7: 165879a 21554333i bk8: 165889a 21530093i bk9: 165920a 21542088i bk10: 165867a 21524054i bk11: 165894a 21531642i bk12: 165938a 21526504i bk13: 165918a 21547945i bk14: 165876a 21535565i bk15: 165879a 21557816i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829138
Row_Buffer_Locality_read = 0.831291
Row_Buffer_Locality_write = 0.387533
Bank_Level_Parallism = 2.308889
Bank_Level_Parallism_Col = 1.865857
Bank_Level_Parallism_Ready = 1.256769
write_to_read_ratio_blp_rw_average = 0.030684
GrpLevelPara = 1.724766 

BW Util details:
bwutil = 0.448835 
total_CMD = 24125044 
util_bw = 10828152 
Wasted_Col = 6055065 
Wasted_Row = 2458428 
Idle = 4783399 

BW Util Bottlenecks: 
RCDc_limit = 6026036 
RCDWRc_limit = 48845 
WTRc_limit = 279442 
RTWc_limit = 325765 
CCDLc_limit = 2044757 
rwq = 0 
CCDLc_limit_alone = 2006385 
WTRc_limit_alone = 266541 
RTWc_limit_alone = 300294 

Commands details: 
total_CMD = 24125044 
n_nop = 20524747 
Read = 2655260 
Write = 0 
L2_Alloc = 0 
L2_WB = 51778 
n_act = 455899 
n_pre = 455883 
n_ref = 0 
n_req = 2668206 
total_req = 2707038 

Dual Bus Interface Util: 
issued_total_row = 911782 
issued_total_col = 2707038 
Row_Bus_Util =  0.037794 
CoL_Bus_Util = 0.112209 
Either_Row_CoL_Bus_Util = 0.149235 
Issued_on_Two_Bus_Simul_Util = 0.000768 
issued_two_Eff = 0.005145 
queue_avg = 4.399811 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.39981
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24125044 n_nop=20524438 n_act=455969 n_pre=455953 n_ref_event=0 n_req=2668250 n_rd=2655300 n_rd_L2_A=0 n_write=0 n_wr_bk=51788 bw_util=0.4488
n_activity=21386722 dram_eff=0.5063
bk0: 166267a 21529056i bk1: 166237a 21539097i bk2: 166024a 21532867i bk3: 165999a 21548365i bk4: 165928a 21542044i bk5: 165926a 21555644i bk6: 165850a 21538038i bk7: 165871a 21550927i bk8: 165929a 21539626i bk9: 165912a 21555476i bk10: 165871a 21530770i bk11: 165877a 21547803i bk12: 165913a 21520821i bk13: 165932a 21556040i bk14: 165871a 21539611i bk15: 165893a 21549570i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829115
Row_Buffer_Locality_read = 0.831259
Row_Buffer_Locality_write = 0.389344
Bank_Level_Parallism = 2.308904
Bank_Level_Parallism_Col = 1.865540
Bank_Level_Parallism_Ready = 1.254950
write_to_read_ratio_blp_rw_average = 0.031182
GrpLevelPara = 1.724372 

BW Util details:
bwutil = 0.448843 
total_CMD = 24125044 
util_bw = 10828352 
Wasted_Col = 6053535 
Wasted_Row = 2461229 
Idle = 4781928 

BW Util Bottlenecks: 
RCDc_limit = 6027229 
RCDWRc_limit = 48712 
WTRc_limit = 273608 
RTWc_limit = 333865 
CCDLc_limit = 2048835 
rwq = 0 
CCDLc_limit_alone = 2010410 
WTRc_limit_alone = 261183 
RTWc_limit_alone = 307865 

Commands details: 
total_CMD = 24125044 
n_nop = 20524438 
Read = 2655300 
Write = 0 
L2_Alloc = 0 
L2_WB = 51788 
n_act = 455969 
n_pre = 455953 
n_ref = 0 
n_req = 2668250 
total_req = 2707088 

Dual Bus Interface Util: 
issued_total_row = 911922 
issued_total_col = 2707088 
Row_Bus_Util =  0.037800 
CoL_Bus_Util = 0.112211 
Either_Row_CoL_Bus_Util = 0.149248 
Issued_on_Two_Bus_Simul_Util = 0.000763 
issued_two_Eff = 0.005111 
queue_avg = 4.389130 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.38913
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24125044 n_nop=20524422 n_act=455973 n_pre=455957 n_ref_event=0 n_req=2668145 n_rd=2655197 n_rd_L2_A=0 n_write=0 n_wr_bk=51789 bw_util=0.4488
n_activity=21387138 dram_eff=0.5063
bk0: 166240a 21521407i bk1: 166228a 21536240i bk2: 165958a 21528876i bk3: 165985a 21543318i bk4: 165922a 21544450i bk5: 165916a 21554848i bk6: 165875a 21544414i bk7: 165882a 21552248i bk8: 165898a 21546280i bk9: 165895a 21556175i bk10: 165860a 21539456i bk11: 165885a 21551578i bk12: 165939a 21542181i bk13: 165929a 21559311i bk14: 165875a 21531963i bk15: 165910a 21562966i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829106
Row_Buffer_Locality_read = 0.831229
Row_Buffer_Locality_write = 0.393806
Bank_Level_Parallism = 2.307483
Bank_Level_Parallism_Col = 1.864777
Bank_Level_Parallism_Ready = 1.254398
write_to_read_ratio_blp_rw_average = 0.031060
GrpLevelPara = 1.724592 

BW Util details:
bwutil = 0.448826 
total_CMD = 24125044 
util_bw = 10827944 
Wasted_Col = 6049623 
Wasted_Row = 2460855 
Idle = 4786622 

BW Util Bottlenecks: 
RCDc_limit = 6028355 
RCDWRc_limit = 48554 
WTRc_limit = 277183 
RTWc_limit = 330263 
CCDLc_limit = 2044107 
rwq = 0 
CCDLc_limit_alone = 2006830 
WTRc_limit_alone = 264925 
RTWc_limit_alone = 305244 

Commands details: 
total_CMD = 24125044 
n_nop = 20524422 
Read = 2655197 
Write = 0 
L2_Alloc = 0 
L2_WB = 51789 
n_act = 455973 
n_pre = 455957 
n_ref = 0 
n_req = 2668145 
total_req = 2706986 

Dual Bus Interface Util: 
issued_total_row = 911930 
issued_total_col = 2706986 
Row_Bus_Util =  0.037800 
CoL_Bus_Util = 0.112206 
Either_Row_CoL_Bus_Util = 0.149248 
Issued_on_Two_Bus_Simul_Util = 0.000758 
issued_two_Eff = 0.005081 
queue_avg = 4.392962 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.39296
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24125044 n_nop=20524426 n_act=456161 n_pre=456145 n_ref_event=0 n_req=2668025 n_rd=2655076 n_rd_L2_A=0 n_write=0 n_wr_bk=51793 bw_util=0.4488
n_activity=21368226 dram_eff=0.5067
bk0: 166237a 21531733i bk1: 166256a 21543208i bk2: 165988a 21525657i bk3: 166026a 21541546i bk4: 165905a 21523724i bk5: 165902a 21534511i bk6: 165849a 21533185i bk7: 165814a 21549105i bk8: 165871a 21538604i bk9: 165870a 21558638i bk10: 165865a 21533235i bk11: 165906a 21546826i bk12: 165912a 21555786i bk13: 165888a 21559118i bk14: 165901a 21540757i bk15: 165886a 21552491i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829028
Row_Buffer_Locality_read = 0.831143
Row_Buffer_Locality_write = 0.395320
Bank_Level_Parallism = 2.312017
Bank_Level_Parallism_Col = 1.867237
Bank_Level_Parallism_Ready = 1.255151
write_to_read_ratio_blp_rw_average = 0.031235
GrpLevelPara = 1.726573 

BW Util details:
bwutil = 0.448806 
total_CMD = 24125044 
util_bw = 10827476 
Wasted_Col = 6041068 
Wasted_Row = 2450929 
Idle = 4805571 

BW Util Bottlenecks: 
RCDc_limit = 6017357 
RCDWRc_limit = 48088 
WTRc_limit = 277194 
RTWc_limit = 332152 
CCDLc_limit = 2045962 
rwq = 0 
CCDLc_limit_alone = 2007943 
WTRc_limit_alone = 264945 
RTWc_limit_alone = 306382 

Commands details: 
total_CMD = 24125044 
n_nop = 20524426 
Read = 2655076 
Write = 0 
L2_Alloc = 0 
L2_WB = 51793 
n_act = 456161 
n_pre = 456145 
n_ref = 0 
n_req = 2668025 
total_req = 2706869 

Dual Bus Interface Util: 
issued_total_row = 912306 
issued_total_col = 2706869 
Row_Bus_Util =  0.037816 
CoL_Bus_Util = 0.112202 
Either_Row_CoL_Bus_Util = 0.149248 
Issued_on_Two_Bus_Simul_Util = 0.000769 
issued_two_Eff = 0.005154 
queue_avg = 4.393294 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.39329
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24125044 n_nop=20523655 n_act=456514 n_pre=456498 n_ref_event=0 n_req=2668016 n_rd=2655067 n_rd_L2_A=0 n_write=0 n_wr_bk=51787 bw_util=0.4488
n_activity=21367261 dram_eff=0.5067
bk0: 166208a 21530987i bk1: 166220a 21545731i bk2: 165987a 21523664i bk3: 165975a 21547909i bk4: 165909a 21526136i bk5: 165920a 21552257i bk6: 165882a 21534011i bk7: 165900a 21548633i bk8: 165879a 21525913i bk9: 165924a 21540495i bk10: 165871a 21523169i bk11: 165844a 21540767i bk12: 165871a 21543977i bk13: 165905a 21564878i bk14: 165873a 21544938i bk15: 165899a 21553509i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.828895
Row_Buffer_Locality_read = 0.831028
Row_Buffer_Locality_write = 0.391613
Bank_Level_Parallism = 2.311948
Bank_Level_Parallism_Col = 1.866880
Bank_Level_Parallism_Ready = 1.254598
write_to_read_ratio_blp_rw_average = 0.031727
GrpLevelPara = 1.725904 

BW Util details:
bwutil = 0.448804 
total_CMD = 24125044 
util_bw = 10827416 
Wasted_Col = 6048013 
Wasted_Row = 2452231 
Idle = 4797384 

BW Util Bottlenecks: 
RCDc_limit = 6027053 
RCDWRc_limit = 48606 
WTRc_limit = 274310 
RTWc_limit = 336991 
CCDLc_limit = 2045843 
rwq = 0 
CCDLc_limit_alone = 2006624 
WTRc_limit_alone = 261932 
RTWc_limit_alone = 310150 

Commands details: 
total_CMD = 24125044 
n_nop = 20523655 
Read = 2655067 
Write = 0 
L2_Alloc = 0 
L2_WB = 51787 
n_act = 456514 
n_pre = 456498 
n_ref = 0 
n_req = 2668016 
total_req = 2706854 

Dual Bus Interface Util: 
issued_total_row = 913012 
issued_total_col = 2706854 
Row_Bus_Util =  0.037845 
CoL_Bus_Util = 0.112201 
Either_Row_CoL_Bus_Util = 0.149280 
Issued_on_Two_Bus_Simul_Util = 0.000766 
issued_two_Eff = 0.005131 
queue_avg = 4.381951 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.38195
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24125044 n_nop=20522558 n_act=456875 n_pre=456859 n_ref_event=0 n_req=2668242 n_rd=2655294 n_rd_L2_A=0 n_write=0 n_wr_bk=51786 bw_util=0.4488
n_activity=21389054 dram_eff=0.5063
bk0: 166267a 21521935i bk1: 166256a 21540218i bk2: 165972a 21526898i bk3: 166024a 21547611i bk4: 165896a 21525381i bk5: 165895a 21553601i bk6: 165888a 21535024i bk7: 165893a 21563365i bk8: 165922a 21528684i bk9: 165919a 21538898i bk10: 165856a 21531601i bk11: 165855a 21544272i bk12: 165867a 21546571i bk13: 165889a 21548026i bk14: 165952a 21539382i bk15: 165943a 21546300i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.828775
Row_Buffer_Locality_read = 0.830928
Row_Buffer_Locality_write = 0.387087
Bank_Level_Parallism = 2.309476
Bank_Level_Parallism_Col = 1.865368
Bank_Level_Parallism_Ready = 1.256133
write_to_read_ratio_blp_rw_average = 0.031042
GrpLevelPara = 1.723938 

BW Util details:
bwutil = 0.448841 
total_CMD = 24125044 
util_bw = 10828320 
Wasted_Col = 6062832 
Wasted_Row = 2460961 
Idle = 4772931 

BW Util Bottlenecks: 
RCDc_limit = 6041669 
RCDWRc_limit = 48542 
WTRc_limit = 278247 
RTWc_limit = 326971 
CCDLc_limit = 2046828 
rwq = 0 
CCDLc_limit_alone = 2009523 
WTRc_limit_alone = 265811 
RTWc_limit_alone = 302102 

Commands details: 
total_CMD = 24125044 
n_nop = 20522558 
Read = 2655294 
Write = 0 
L2_Alloc = 0 
L2_WB = 51786 
n_act = 456875 
n_pre = 456859 
n_ref = 0 
n_req = 2668242 
total_req = 2707080 

Dual Bus Interface Util: 
issued_total_row = 913734 
issued_total_col = 2707080 
Row_Bus_Util =  0.037875 
CoL_Bus_Util = 0.112210 
Either_Row_CoL_Bus_Util = 0.149326 
Issued_on_Two_Bus_Simul_Util = 0.000760 
issued_two_Eff = 0.005088 
queue_avg = 4.398200 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.3982
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24125044 n_nop=20523029 n_act=456756 n_pre=456740 n_ref_event=0 n_req=2668250 n_rd=2655305 n_rd_L2_A=0 n_write=0 n_wr_bk=51777 bw_util=0.4488
n_activity=21390574 dram_eff=0.5062
bk0: 166277a 21525355i bk1: 166266a 21540339i bk2: 166016a 21532255i bk3: 166020a 21554009i bk4: 165874a 21540060i bk5: 165906a 21544718i bk6: 165863a 21539879i bk7: 165884a 21561992i bk8: 165919a 21534993i bk9: 165908a 21539611i bk10: 165878a 21525354i bk11: 165897a 21541806i bk12: 165869a 21535322i bk13: 165901a 21534116i bk14: 165917a 21528406i bk15: 165910a 21546214i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.828820
Row_Buffer_Locality_read = 0.830962
Row_Buffer_Locality_write = 0.389417
Bank_Level_Parallism = 2.311440
Bank_Level_Parallism_Col = 1.867287
Bank_Level_Parallism_Ready = 1.256071
write_to_read_ratio_blp_rw_average = 0.031012
GrpLevelPara = 1.726386 

BW Util details:
bwutil = 0.448842 
total_CMD = 24125044 
util_bw = 10828328 
Wasted_Col = 6052883 
Wasted_Row = 2464012 
Idle = 4779821 

BW Util Bottlenecks: 
RCDc_limit = 6035136 
RCDWRc_limit = 49355 
WTRc_limit = 275633 
RTWc_limit = 332169 
CCDLc_limit = 2044601 
rwq = 0 
CCDLc_limit_alone = 2007153 
WTRc_limit_alone = 263611 
RTWc_limit_alone = 306743 

Commands details: 
total_CMD = 24125044 
n_nop = 20523029 
Read = 2655305 
Write = 0 
L2_Alloc = 0 
L2_WB = 51777 
n_act = 456756 
n_pre = 456740 
n_ref = 0 
n_req = 2668250 
total_req = 2707082 

Dual Bus Interface Util: 
issued_total_row = 913496 
issued_total_col = 2707082 
Row_Bus_Util =  0.037865 
CoL_Bus_Util = 0.112210 
Either_Row_CoL_Bus_Util = 0.149306 
Issued_on_Two_Bus_Simul_Util = 0.000769 
issued_two_Eff = 0.005154 
queue_avg = 4.400347 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.40035
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24125044 n_nop=20521693 n_act=457416 n_pre=457400 n_ref_event=0 n_req=2668258 n_rd=2655315 n_rd_L2_A=0 n_write=0 n_wr_bk=51769 bw_util=0.4488
n_activity=21398102 dram_eff=0.506
bk0: 166256a 21514236i bk1: 166259a 21527236i bk2: 166039a 21535092i bk3: 166043a 21541357i bk4: 165929a 21542440i bk5: 165943a 21551393i bk6: 165869a 21547296i bk7: 165866a 21556965i bk8: 165901a 21529574i bk9: 165877a 21546008i bk10: 165874a 21523742i bk11: 165859a 21542333i bk12: 165916a 21523228i bk13: 165900a 21534034i bk14: 165898a 21529705i bk15: 165886a 21549275i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.828573
Row_Buffer_Locality_read = 0.830727
Row_Buffer_Locality_write = 0.386618
Bank_Level_Parallism = 2.310655
Bank_Level_Parallism_Col = 1.867145
Bank_Level_Parallism_Ready = 1.256395
write_to_read_ratio_blp_rw_average = 0.031035
GrpLevelPara = 1.725820 

BW Util details:
bwutil = 0.448842 
total_CMD = 24125044 
util_bw = 10828336 
Wasted_Col = 6061353 
Wasted_Row = 2471110 
Idle = 4764245 

BW Util Bottlenecks: 
RCDc_limit = 6045075 
RCDWRc_limit = 48556 
WTRc_limit = 276889 
RTWc_limit = 332425 
CCDLc_limit = 2046012 
rwq = 0 
CCDLc_limit_alone = 2008477 
WTRc_limit_alone = 264756 
RTWc_limit_alone = 307023 

Commands details: 
total_CMD = 24125044 
n_nop = 20521693 
Read = 2655315 
Write = 0 
L2_Alloc = 0 
L2_WB = 51769 
n_act = 457416 
n_pre = 457400 
n_ref = 0 
n_req = 2668258 
total_req = 2707084 

Dual Bus Interface Util: 
issued_total_row = 914816 
issued_total_col = 2707084 
Row_Bus_Util =  0.037920 
CoL_Bus_Util = 0.112211 
Either_Row_CoL_Bus_Util = 0.149361 
Issued_on_Two_Bus_Simul_Util = 0.000769 
issued_two_Eff = 0.005148 
queue_avg = 4.392641 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.39264

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1813013, Miss = 1353671, Miss_rate = 0.747, Pending_hits = 232804, Reservation_fails = 0
L2_cache_bank[1]: Access = 1812801, Miss = 1353566, Miss_rate = 0.747, Pending_hits = 233395, Reservation_fails = 0
L2_cache_bank[2]: Access = 1812454, Miss = 1353681, Miss_rate = 0.747, Pending_hits = 233375, Reservation_fails = 0
L2_cache_bank[3]: Access = 1812872, Miss = 1353583, Miss_rate = 0.747, Pending_hits = 233355, Reservation_fails = 0
L2_cache_bank[4]: Access = 1812874, Miss = 1353625, Miss_rate = 0.747, Pending_hits = 232728, Reservation_fails = 0
L2_cache_bank[5]: Access = 1812486, Miss = 1353638, Miss_rate = 0.747, Pending_hits = 233323, Reservation_fails = 0
L2_cache_bank[6]: Access = 1812971, Miss = 1353609, Miss_rate = 0.747, Pending_hits = 232632, Reservation_fails = 0
L2_cache_bank[7]: Access = 1812814, Miss = 1353662, Miss_rate = 0.747, Pending_hits = 232072, Reservation_fails = 0
L2_cache_bank[8]: Access = 1812347, Miss = 1353647, Miss_rate = 0.747, Pending_hits = 231705, Reservation_fails = 0
L2_cache_bank[9]: Access = 1812934, Miss = 1353695, Miss_rate = 0.747, Pending_hits = 232054, Reservation_fails = 0
L2_cache_bank[10]: Access = 1812838, Miss = 1353695, Miss_rate = 0.747, Pending_hits = 231600, Reservation_fails = 0
L2_cache_bank[11]: Access = 1812603, Miss = 1353689, Miss_rate = 0.747, Pending_hits = 232474, Reservation_fails = 0
L2_cache_bank[12]: Access = 1813047, Miss = 1353607, Miss_rate = 0.747, Pending_hits = 231592, Reservation_fails = 0
L2_cache_bank[13]: Access = 1813066, Miss = 1353671, Miss_rate = 0.747, Pending_hits = 231802, Reservation_fails = 0
L2_cache_bank[14]: Access = 1812460, Miss = 1353569, Miss_rate = 0.747, Pending_hits = 231267, Reservation_fails = 0
L2_cache_bank[15]: Access = 1812819, Miss = 1353588, Miss_rate = 0.747, Pending_hits = 231657, Reservation_fails = 0
L2_cache_bank[16]: Access = 1812655, Miss = 1353521, Miss_rate = 0.747, Pending_hits = 231084, Reservation_fails = 0
L2_cache_bank[17]: Access = 1812187, Miss = 1353629, Miss_rate = 0.747, Pending_hits = 231546, Reservation_fails = 0
L2_cache_bank[18]: Access = 1812701, Miss = 1353660, Miss_rate = 0.747, Pending_hits = 231312, Reservation_fails = 0
L2_cache_bank[19]: Access = 1812754, Miss = 1353716, Miss_rate = 0.747, Pending_hits = 231949, Reservation_fails = 0
L2_cache_bank[20]: Access = 1812556, Miss = 1353654, Miss_rate = 0.747, Pending_hits = 231761, Reservation_fails = 0
L2_cache_bank[21]: Access = 1813153, Miss = 1353732, Miss_rate = 0.747, Pending_hits = 232347, Reservation_fails = 0
L2_cache_bank[22]: Access = 1813046, Miss = 1353722, Miss_rate = 0.747, Pending_hits = 232299, Reservation_fails = 0
L2_cache_bank[23]: Access = 1812585, Miss = 1353674, Miss_rate = 0.747, Pending_hits = 232947, Reservation_fails = 0
L2_total_cache_accesses = 43506036
L2_total_cache_misses = 32487504
L2_total_cache_miss_rate = 0.7467
L2_total_cache_pending_hits = 5573080
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5271781
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5573080
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7976575
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 23885907
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 5573080
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 173671
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 156272
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 468750
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 42707343
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 798693
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.024
L2_cache_fill_port_util = 0.141

icnt_total_pkts_mem_to_simt=43506036
icnt_total_pkts_simt_to_mem=43506036
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 43506036
Req_Network_cycles = 9407431
Req_Network_injected_packets_per_cycle =       4.6246 
Req_Network_conflicts_per_cycle =       0.7778
Req_Network_conflicts_per_cycle_util =       0.7903
Req_Bank_Level_Parallism =       4.6989
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.2837
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1927

Reply_Network_injected_packets_num = 43506036
Reply_Network_cycles = 9407431
Reply_Network_injected_packets_per_cycle =        4.6246
Reply_Network_conflicts_per_cycle =        2.4282
Reply_Network_conflicts_per_cycle_util =       2.4641
Reply_Bank_Level_Parallism =       4.6930
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2415
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1542
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 1 days, 14 hrs, 9 min, 41 sec (137381 sec)
gpgpu_simulation_rate = 86326 (inst/sec)
gpgpu_simulation_rate = 68 (cycle/sec)
gpgpu_silicon_slowdown = 20073529x
GPGPU-Sim: *** exit detected ***
