E:/project/SystemVerilog/riscv/tb/alu_tb.sv
E:/project/SystemVerilog/riscv/tb/CPU_top_tb.sv