// Seed: 3617741160
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_1 = {1, id_5, 1, 1} >= ~1;
  wire id_9;
  id_10 :
  assert property (@(negedge 1'd0) id_10)
  else;
endmodule
module module_1 (
    output wor id_0,
    input wor id_1,
    output supply0 id_2,
    inout tri0 id_3,
    output supply0 id_4,
    input tri id_5
);
  logic [7:0] id_7;
  wire id_8;
  assign id_7[1==1'b0] = id_5;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8
  );
endmodule
