{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1555954096126 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1555954096138 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 22 10:28:15 2019 " "Processing started: Mon Apr 22 10:28:15 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1555954096138 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555954096138 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off openMSP430_fpga -c openMSP430_fpga " "Command: quartus_map --read_settings_files=on --write_settings_files=off openMSP430_fpga -c openMSP430_fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555954096139 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1555954096647 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Analysis & Synthesis" 0 -1 1555954096681 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LED_CTRL led_ctrl omsp_de0_nano_soc_led_key_sw.v(89) " "Verilog HDL Declaration information at omsp_de0_nano_soc_led_key_sw.v(89): object \"LED_CTRL\" differs only in case from object \"led_ctrl\" in the same scope" {  } { { "../../../rtl/verilog/omsp_de0_nano_soc_led_key_sw.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/omsp_de0_nano_soc_led_key_sw.v" 89 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555954112737 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "KEY_SW_VAL key_sw_val omsp_de0_nano_soc_led_key_sw.v(90) " "Verilog HDL Declaration information at omsp_de0_nano_soc_led_key_sw.v(90): object \"KEY_SW_VAL\" differs only in case from object \"key_sw_val\" in the same scope" {  } { { "../../../rtl/verilog/omsp_de0_nano_soc_led_key_sw.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/omsp_de0_nano_soc_led_key_sw.v" 90 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555954112742 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "KEY_SW_IRQ_EN key_sw_irq_en omsp_de0_nano_soc_led_key_sw.v(91) " "Verilog HDL Declaration information at omsp_de0_nano_soc_led_key_sw.v(91): object \"KEY_SW_IRQ_EN\" differs only in case from object \"key_sw_irq_en\" in the same scope" {  } { { "../../../rtl/verilog/omsp_de0_nano_soc_led_key_sw.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/omsp_de0_nano_soc_led_key_sw.v" 91 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555954112742 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "KEY_SW_IRQ_EDGE key_sw_irq_edge omsp_de0_nano_soc_led_key_sw.v(92) " "Verilog HDL Declaration information at omsp_de0_nano_soc_led_key_sw.v(92): object \"KEY_SW_IRQ_EDGE\" differs only in case from object \"key_sw_irq_edge\" in the same scope" {  } { { "../../../rtl/verilog/omsp_de0_nano_soc_led_key_sw.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/omsp_de0_nano_soc_led_key_sw.v" 92 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555954112742 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "KEY_SW_IRQ_VAL key_sw_irq_val omsp_de0_nano_soc_led_key_sw.v(93) " "Verilog HDL Declaration information at omsp_de0_nano_soc_led_key_sw.v(93): object \"KEY_SW_IRQ_VAL\" differs only in case from object \"key_sw_irq_val\" in the same scope" {  } { { "../../../rtl/verilog/omsp_de0_nano_soc_led_key_sw.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/omsp_de0_nano_soc_led_key_sw.v" 93 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555954112742 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage ../../../rtl/verilog/openmsp430/omsp_frontend.v(270) " "Unrecognized synthesis attribute \"coverage\" at ../../../rtl/verilog/openmsp430/omsp_frontend.v(270)" {  } { { "../../../rtl/verilog/openmsp430/omsp_frontend.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/openmsp430/omsp_frontend.v" 270 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555954112750 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "off ../../../rtl/verilog/openmsp430/omsp_frontend.v(270) " "Unrecognized synthesis attribute \"off\" at ../../../rtl/verilog/openmsp430/omsp_frontend.v(270)" {  } { { "../../../rtl/verilog/openmsp430/omsp_frontend.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/openmsp430/omsp_frontend.v" 270 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555954112751 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage ../../../rtl/verilog/openmsp430/omsp_frontend.v(272) " "Unrecognized synthesis attribute \"coverage\" at ../../../rtl/verilog/openmsp430/omsp_frontend.v(272)" {  } { { "../../../rtl/verilog/openmsp430/omsp_frontend.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/openmsp430/omsp_frontend.v" 272 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555954112751 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "on ../../../rtl/verilog/openmsp430/omsp_frontend.v(272) " "Unrecognized synthesis attribute \"on\" at ../../../rtl/verilog/openmsp430/omsp_frontend.v(272)" {  } { { "../../../rtl/verilog/openmsp430/omsp_frontend.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/openmsp430/omsp_frontend.v" 272 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555954112751 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage ../../../rtl/verilog/openmsp430/omsp_frontend.v(907) " "Unrecognized synthesis attribute \"coverage\" at ../../../rtl/verilog/openmsp430/omsp_frontend.v(907)" {  } { { "../../../rtl/verilog/openmsp430/omsp_frontend.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/openmsp430/omsp_frontend.v" 907 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555954112751 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "off ../../../rtl/verilog/openmsp430/omsp_frontend.v(907) " "Unrecognized synthesis attribute \"off\" at ../../../rtl/verilog/openmsp430/omsp_frontend.v(907)" {  } { { "../../../rtl/verilog/openmsp430/omsp_frontend.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/openmsp430/omsp_frontend.v" 907 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555954112752 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage ../../../rtl/verilog/openmsp430/omsp_frontend.v(909) " "Unrecognized synthesis attribute \"coverage\" at ../../../rtl/verilog/openmsp430/omsp_frontend.v(909)" {  } { { "../../../rtl/verilog/openmsp430/omsp_frontend.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/openmsp430/omsp_frontend.v" 909 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555954112752 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "on ../../../rtl/verilog/openmsp430/omsp_frontend.v(909) " "Unrecognized synthesis attribute \"on\" at ../../../rtl/verilog/openmsp430/omsp_frontend.v(909)" {  } { { "../../../rtl/verilog/openmsp430/omsp_frontend.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/openmsp430/omsp_frontend.v" 909 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555954112752 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IE1 ie1 omsp_sfr.v(114) " "Verilog HDL Declaration information at omsp_sfr.v(114): object \"IE1\" differs only in case from object \"ie1\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/omsp_sfr.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/openmsp430/omsp_sfr.v" 114 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555954112759 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IFG1 ifg1 omsp_sfr.v(115) " "Verilog HDL Declaration information at omsp_sfr.v(115): object \"IFG1\" differs only in case from object \"ifg1\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/omsp_sfr.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/openmsp430/omsp_sfr.v" 115 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555954112759 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CPU_NR cpu_nr omsp_sfr.v(118) " "Verilog HDL Declaration information at omsp_sfr.v(118): object \"CPU_NR\" differs only in case from object \"cpu_nr\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/omsp_sfr.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/openmsp430/omsp_sfr.v" 118 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555954112759 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BCSCTL1 bcsctl1 omsp_clock_module.v(151) " "Verilog HDL Declaration information at omsp_clock_module.v(151): object \"BCSCTL1\" differs only in case from object \"bcsctl1\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/omsp_clock_module.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/openmsp430/omsp_clock_module.v" 151 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555954112763 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BCSCTL2 bcsctl2 omsp_clock_module.v(152) " "Verilog HDL Declaration information at omsp_clock_module.v(152): object \"BCSCTL2\" differs only in case from object \"bcsctl2\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/omsp_clock_module.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/openmsp430/omsp_clock_module.v" 152 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555954112763 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage ../../../rtl/verilog/openmsp430/omsp_dbg.v(275) " "Unrecognized synthesis attribute \"coverage\" at ../../../rtl/verilog/openmsp430/omsp_dbg.v(275)" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v" 275 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555954112765 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "off ../../../rtl/verilog/openmsp430/omsp_dbg.v(275) " "Unrecognized synthesis attribute \"off\" at ../../../rtl/verilog/openmsp430/omsp_dbg.v(275)" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v" 275 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555954112765 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage ../../../rtl/verilog/openmsp430/omsp_dbg.v(277) " "Unrecognized synthesis attribute \"coverage\" at ../../../rtl/verilog/openmsp430/omsp_dbg.v(277)" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v" 277 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555954112765 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "on ../../../rtl/verilog/openmsp430/omsp_dbg.v(277) " "Unrecognized synthesis attribute \"on\" at ../../../rtl/verilog/openmsp430/omsp_dbg.v(277)" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v" 277 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555954112765 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage ../../../rtl/verilog/openmsp430/omsp_dbg.v(753) " "Unrecognized synthesis attribute \"coverage\" at ../../../rtl/verilog/openmsp430/omsp_dbg.v(753)" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v" 753 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555954112765 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "off ../../../rtl/verilog/openmsp430/omsp_dbg.v(753) " "Unrecognized synthesis attribute \"off\" at ../../../rtl/verilog/openmsp430/omsp_dbg.v(753)" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v" 753 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555954112765 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage ../../../rtl/verilog/openmsp430/omsp_dbg.v(755) " "Unrecognized synthesis attribute \"coverage\" at ../../../rtl/verilog/openmsp430/omsp_dbg.v(755)" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v" 755 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555954112765 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "on ../../../rtl/verilog/openmsp430/omsp_dbg.v(755) " "Unrecognized synthesis attribute \"on\" at ../../../rtl/verilog/openmsp430/omsp_dbg.v(755)" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v" 755 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555954112765 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CPU_NR cpu_nr omsp_dbg.v(192) " "Verilog HDL Declaration information at omsp_dbg.v(192): object \"CPU_NR\" differs only in case from object \"cpu_nr\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v" 192 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555954112766 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CPU_CTL cpu_ctl omsp_dbg.v(162) " "Verilog HDL Declaration information at omsp_dbg.v(162): object \"CPU_CTL\" differs only in case from object \"cpu_ctl\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v" 162 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555954112766 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CPU_STAT cpu_stat omsp_dbg.v(163) " "Verilog HDL Declaration information at omsp_dbg.v(163): object \"CPU_STAT\" differs only in case from object \"cpu_stat\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v" 163 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555954112766 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_CTL mem_ctl omsp_dbg.v(164) " "Verilog HDL Declaration information at omsp_dbg.v(164): object \"MEM_CTL\" differs only in case from object \"mem_ctl\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v" 164 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555954112766 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_DATA mem_data omsp_dbg.v(166) " "Verilog HDL Declaration information at omsp_dbg.v(166): object \"MEM_DATA\" differs only in case from object \"mem_data\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v" 166 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555954112766 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_ADDR mem_addr omsp_dbg.v(165) " "Verilog HDL Declaration information at omsp_dbg.v(165): object \"MEM_ADDR\" differs only in case from object \"mem_addr\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v" 165 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555954112766 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_CNT mem_cnt omsp_dbg.v(167) " "Verilog HDL Declaration information at omsp_dbg.v(167): object \"MEM_CNT\" differs only in case from object \"mem_cnt\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v" 167 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555954112766 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BRK_CTL brk_ctl omsp_dbg_hwbrk.v(100) " "Verilog HDL Declaration information at omsp_dbg_hwbrk.v(100): object \"BRK_CTL\" differs only in case from object \"brk_ctl\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg_hwbrk.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg_hwbrk.v" 100 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555954112767 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BRK_STAT brk_stat omsp_dbg_hwbrk.v(101) " "Verilog HDL Declaration information at omsp_dbg_hwbrk.v(101): object \"BRK_STAT\" differs only in case from object \"brk_stat\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg_hwbrk.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg_hwbrk.v" 101 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555954112767 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BRK_ADDR0 brk_addr0 omsp_dbg_hwbrk.v(102) " "Verilog HDL Declaration information at omsp_dbg_hwbrk.v(102): object \"BRK_ADDR0\" differs only in case from object \"brk_addr0\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg_hwbrk.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg_hwbrk.v" 102 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555954112767 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BRK_ADDR1 brk_addr1 omsp_dbg_hwbrk.v(103) " "Verilog HDL Declaration information at omsp_dbg_hwbrk.v(103): object \"BRK_ADDR1\" differs only in case from object \"brk_addr1\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg_hwbrk.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg_hwbrk.v" 103 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555954112767 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage ../../../rtl/verilog/openmsp430/omsp_dbg_uart.v(178) " "Unrecognized synthesis attribute \"coverage\" at ../../../rtl/verilog/openmsp430/omsp_dbg_uart.v(178)" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg_uart.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg_uart.v" 178 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555954112769 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "off ../../../rtl/verilog/openmsp430/omsp_dbg_uart.v(178) " "Unrecognized synthesis attribute \"off\" at ../../../rtl/verilog/openmsp430/omsp_dbg_uart.v(178)" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg_uart.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg_uart.v" 178 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555954112769 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage ../../../rtl/verilog/openmsp430/omsp_dbg_uart.v(180) " "Unrecognized synthesis attribute \"coverage\" at ../../../rtl/verilog/openmsp430/omsp_dbg_uart.v(180)" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg_uart.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg_uart.v" 180 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555954112769 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "on ../../../rtl/verilog/openmsp430/omsp_dbg_uart.v(180) " "Unrecognized synthesis attribute \"on\" at ../../../rtl/verilog/openmsp430/omsp_dbg_uart.v(180)" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg_uart.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg_uart.v" 180 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555954112769 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage ../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v(267) " "Unrecognized synthesis attribute \"coverage\" at ../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v(267)" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg_i2c.v" 267 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555954112770 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "off ../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v(267) " "Unrecognized synthesis attribute \"off\" at ../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v(267)" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg_i2c.v" 267 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555954112771 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage ../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v(269) " "Unrecognized synthesis attribute \"coverage\" at ../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v(269)" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg_i2c.v" 269 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555954112771 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "on ../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v(269) " "Unrecognized synthesis attribute \"on\" at ../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v(269)" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg_i2c.v" 269 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555954112771 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage ../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v(388) " "Unrecognized synthesis attribute \"coverage\" at ../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v(388)" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg_i2c.v" 388 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555954112771 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "off ../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v(388) " "Unrecognized synthesis attribute \"off\" at ../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v(388)" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg_i2c.v" 388 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555954112771 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage ../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v(390) " "Unrecognized synthesis attribute \"coverage\" at ../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v(390)" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg_i2c.v" 390 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555954112771 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "on ../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v(390) " "Unrecognized synthesis attribute \"on\" at ../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v(390)" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg_i2c.v" 390 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555954112771 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "WDTCTL wdtctl omsp_watchdog.v(121) " "Verilog HDL Declaration information at omsp_watchdog.v(121): object \"WDTCTL\" differs only in case from object \"wdtctl\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/omsp_watchdog.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/openmsp430/omsp_watchdog.v" 121 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555954112773 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "OP2 op2 omsp_multiplier.v(93) " "Verilog HDL Declaration information at omsp_multiplier.v(93): object \"OP2\" differs only in case from object \"op2\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/omsp_multiplier.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/openmsp430/omsp_multiplier.v" 93 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555954112775 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RESLO reslo omsp_multiplier.v(94) " "Verilog HDL Declaration information at omsp_multiplier.v(94): object \"RESLO\" differs only in case from object \"reslo\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/omsp_multiplier.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/openmsp430/omsp_multiplier.v" 94 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555954112775 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RESHI reshi omsp_multiplier.v(95) " "Verilog HDL Declaration information at omsp_multiplier.v(95): object \"RESHI\" differs only in case from object \"reshi\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/omsp_multiplier.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/openmsp430/omsp_multiplier.v" 95 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555954112775 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SUMEXT sumext omsp_multiplier.v(96) " "Verilog HDL Declaration information at omsp_multiplier.v(96): object \"SUMEXT\" differs only in case from object \"sumext\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/omsp_multiplier.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/openmsp430/omsp_multiplier.v" 96 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555954112775 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "won ../../../rtl/verilog/openmsp430/omsp_clock_mux.v(183) " "Unrecognized synthesis attribute \"won\" at ../../../rtl/verilog/openmsp430/omsp_clock_mux.v(183)" {  } { { "../../../rtl/verilog/openmsp430/omsp_clock_mux.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/openmsp430/omsp_clock_mux.v" 183 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555954112778 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TACTL tactl omsp_timerA.v(127) " "Verilog HDL Declaration information at omsp_timerA.v(127): object \"TACTL\" differs only in case from object \"tactl\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/periph/omsp_timerA.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/openmsp430/periph/omsp_timerA.v" 127 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555954112780 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TAR tar omsp_timerA.v(128) " "Verilog HDL Declaration information at omsp_timerA.v(128): object \"TAR\" differs only in case from object \"tar\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/periph/omsp_timerA.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/openmsp430/periph/omsp_timerA.v" 128 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555954112780 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TACCTL0 tacctl0 omsp_timerA.v(129) " "Verilog HDL Declaration information at omsp_timerA.v(129): object \"TACCTL0\" differs only in case from object \"tacctl0\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/periph/omsp_timerA.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/openmsp430/periph/omsp_timerA.v" 129 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555954112780 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TACCR0 taccr0 omsp_timerA.v(130) " "Verilog HDL Declaration information at omsp_timerA.v(130): object \"TACCR0\" differs only in case from object \"taccr0\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/periph/omsp_timerA.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/openmsp430/periph/omsp_timerA.v" 130 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555954112780 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TACCTL1 tacctl1 omsp_timerA.v(131) " "Verilog HDL Declaration information at omsp_timerA.v(131): object \"TACCTL1\" differs only in case from object \"tacctl1\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/periph/omsp_timerA.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/openmsp430/periph/omsp_timerA.v" 131 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555954112780 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TACCR1 taccr1 omsp_timerA.v(132) " "Verilog HDL Declaration information at omsp_timerA.v(132): object \"TACCR1\" differs only in case from object \"taccr1\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/periph/omsp_timerA.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/openmsp430/periph/omsp_timerA.v" 132 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555954112780 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TACCTL2 tacctl2 omsp_timerA.v(133) " "Verilog HDL Declaration information at omsp_timerA.v(133): object \"TACCTL2\" differs only in case from object \"tacctl2\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/periph/omsp_timerA.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/openmsp430/periph/omsp_timerA.v" 133 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555954112780 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TACCR2 taccr2 omsp_timerA.v(134) " "Verilog HDL Declaration information at omsp_timerA.v(134): object \"TACCR2\" differs only in case from object \"taccr2\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/periph/omsp_timerA.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/openmsp430/periph/omsp_timerA.v" 134 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555954112780 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TAIV taiv omsp_timerA.v(135) " "Verilog HDL Declaration information at omsp_timerA.v(135): object \"TAIV\" differs only in case from object \"taiv\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/periph/omsp_timerA.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/openmsp430/periph/omsp_timerA.v" 135 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555954112780 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"else\";  expecting \"endmodule\" omsp_qwark.v(203) " "Verilog HDL syntax error at omsp_qwark.v(203) near text: \"else\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v" 203 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1555954112782 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\"; \"end\" without \"begin\"  omsp_qwark.v(208) " "Verilog HDL syntax error at omsp_qwark.v(208) near text: \"end\"; \"end\" without \"begin\" . Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v" 208 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1555954112782 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "war WAR omsp_qwark.v(74) " "Verilog HDL Declaration information at omsp_qwark.v(74): object \"war\" differs only in case from object \"WAR\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v" 74 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555954112782 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "omsp_qwark omsp_qwark.v(48) " "Ignored design unit \"omsp_qwark\" at omsp_qwark.v(48) due to previous errors" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v" 48 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1555954112785 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CNTRL1 cntrl1 omsp_qwark_periph.v(100) " "Verilog HDL Declaration information at omsp_qwark_periph.v(100): object \"CNTRL1\" differs only in case from object \"cntrl1\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark_periph.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark_periph.v" 100 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555954112786 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CNTRL2 cntrl2 omsp_qwark_periph.v(101) " "Verilog HDL Declaration information at omsp_qwark_periph.v(101): object \"CNTRL2\" differs only in case from object \"cntrl2\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark_periph.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark_periph.v" 101 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555954112786 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CNTRL3 cntrl3 omsp_qwark_periph.v(102) " "Verilog HDL Declaration information at omsp_qwark_periph.v(102): object \"CNTRL3\" differs only in case from object \"cntrl3\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark_periph.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark_periph.v" 102 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555954112786 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CNTRL4 cntrl4 omsp_qwark_periph.v(103) " "Verilog HDL Declaration information at omsp_qwark_periph.v(103): object \"CNTRL4\" differs only in case from object \"cntrl4\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark_periph.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark_periph.v" 103 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555954112786 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "omsp_qwark_periph omsp_qwark_periph.v(48) " "Ignored design unit \"omsp_qwark_periph\" at omsp_qwark_periph.v(48) due to previous errors" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark_periph.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark_periph.v" 48 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1555954112789 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "rd_fifo rd_fifo.v(50) " "Ignored design unit \"rd_fifo\" at rd_fifo.v(50) due to previous errors" {  } { { "../../../rtl/verilog/rd_fifo.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/rd_fifo.v" 50 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1555954112789 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "cam_bram cam_bram.v(32) " "Ignored design unit \"cam_bram\" at cam_bram.v(32) due to previous errors" {  } { { "../../../rtl/verilog/cam_bram.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/cam_bram.v" 32 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1555954112790 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "cam_rd cam_rd.v(32) " "Ignored design unit \"cam_rd\" at cam_rd.v(32) due to previous errors" {  } { { "../../../rtl/verilog/cam_rd.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/cam_rd.v" 32 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1555954112790 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "priority_encoder priority_encoder.v(32) " "Ignored design unit \"priority_encoder\" at priority_encoder.v(32) due to previous errors" {  } { { "../../../rtl/verilog/priority_encoder.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/priority_encoder.v" 32 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1555954112791 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "ram_dp ram_dp.v(32) " "Ignored design unit \"ram_dp\" at ram_dp.v(32) due to previous errors" {  } { { "../../../rtl/verilog/ram_dp.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/ram_dp.v" 32 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1555954112792 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "openGFX430 openGFX430.v(46) " "Ignored design unit \"openGFX430\" at openGFX430.v(46) due to previous errors" {  } { { "../../../rtl/verilog/opengfx430/openGFX430.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/opengfx430/openGFX430.v" 46 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1555954112794 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "GFX_CTRL gfx_ctrl ogfx_reg.v(206) " "Verilog HDL Declaration information at ogfx_reg.v(206): object \"GFX_CTRL\" differs only in case from object \"gfx_ctrl\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 206 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555954112796 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "GFX_STATUS gfx_status ogfx_reg.v(207) " "Verilog HDL Declaration information at ogfx_reg.v(207): object \"GFX_STATUS\" differs only in case from object \"gfx_status\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 207 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555954112797 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "GFX_IRQ gfx_irq ogfx_reg.v(208) " "Verilog HDL Declaration information at ogfx_reg.v(208): object \"GFX_IRQ\" differs only in case from object \"gfx_irq\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 208 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555954112797 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DISPLAY_SIZE_HI display_size_hi ogfx_reg.v(213) " "Verilog HDL Declaration information at ogfx_reg.v(213): object \"DISPLAY_SIZE_HI\" differs only in case from object \"display_size_hi\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 213 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555954112797 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DISPLAY_SIZE_LO display_size_lo ogfx_reg.v(212) " "Verilog HDL Declaration information at ogfx_reg.v(212): object \"DISPLAY_SIZE_LO\" differs only in case from object \"display_size_lo\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 212 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555954112797 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DISPLAY_CFG display_cfg ogfx_reg.v(214) " "Verilog HDL Declaration information at ogfx_reg.v(214): object \"DISPLAY_CFG\" differs only in case from object \"display_cfg\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 214 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555954112797 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DISPLAY_REFR_CNT display_refr_cnt ogfx_reg.v(215) " "Verilog HDL Declaration information at ogfx_reg.v(215): object \"DISPLAY_REFR_CNT\" differs only in case from object \"display_refr_cnt\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 215 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555954112797 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LT24_CFG lt24_cfg ogfx_reg.v(217) " "Verilog HDL Declaration information at ogfx_reg.v(217): object \"LT24_CFG\" differs only in case from object \"lt24_cfg\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 217 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555954112797 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LT24_REFRESH lt24_refresh ogfx_reg.v(218) " "Verilog HDL Declaration information at ogfx_reg.v(218): object \"LT24_REFRESH\" differs only in case from object \"lt24_refresh\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 218 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555954112797 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LT24_REFRESH_SYNC lt24_refresh_sync ogfx_reg.v(219) " "Verilog HDL Declaration information at ogfx_reg.v(219): object \"LT24_REFRESH_SYNC\" differs only in case from object \"lt24_refresh_sync\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 219 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555954112797 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LT24_CMD lt24_cmd ogfx_reg.v(220) " "Verilog HDL Declaration information at ogfx_reg.v(220): object \"LT24_CMD\" differs only in case from object \"lt24_cmd\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 220 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555954112797 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LT24_STATUS lt24_status ogfx_reg.v(223) " "Verilog HDL Declaration information at ogfx_reg.v(223): object \"LT24_STATUS\" differs only in case from object \"lt24_status\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 223 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555954112797 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LUT_RAM_ADDR lut_ram_addr ogfx_reg.v(226) " "Verilog HDL Declaration information at ogfx_reg.v(226): object \"LUT_RAM_ADDR\" differs only in case from object \"lut_ram_addr\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 226 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555954112797 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LUT_RAM_DATA lut_ram_data ogfx_reg.v(227) " "Verilog HDL Declaration information at ogfx_reg.v(227): object \"LUT_RAM_DATA\" differs only in case from object \"lut_ram_data\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 227 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555954112797 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FRAME_SELECT frame_select ogfx_reg.v(229) " "Verilog HDL Declaration information at ogfx_reg.v(229): object \"FRAME_SELECT\" differs only in case from object \"frame_select\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 229 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555954112797 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FRAME0_PTR_HI frame0_ptr_hi ogfx_reg.v(231) " "Verilog HDL Declaration information at ogfx_reg.v(231): object \"FRAME0_PTR_HI\" differs only in case from object \"frame0_ptr_hi\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 231 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555954112797 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FRAME0_PTR_LO frame0_ptr_lo ogfx_reg.v(230) " "Verilog HDL Declaration information at ogfx_reg.v(230): object \"FRAME0_PTR_LO\" differs only in case from object \"frame0_ptr_lo\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 230 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555954112797 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FRAME1_PTR_HI frame1_ptr_hi ogfx_reg.v(233) " "Verilog HDL Declaration information at ogfx_reg.v(233): object \"FRAME1_PTR_HI\" differs only in case from object \"frame1_ptr_hi\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 233 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555954112797 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FRAME1_PTR_LO frame1_ptr_lo ogfx_reg.v(232) " "Verilog HDL Declaration information at ogfx_reg.v(232): object \"FRAME1_PTR_LO\" differs only in case from object \"frame1_ptr_lo\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 232 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555954112797 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VID_RAM0_CFG vid_ram0_cfg ogfx_reg.v(239) " "Verilog HDL Declaration information at ogfx_reg.v(239): object \"VID_RAM0_CFG\" differs only in case from object \"vid_ram0_cfg\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 239 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555954112797 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VID_RAM0_WIDTH vid_ram0_width ogfx_reg.v(240) " "Verilog HDL Declaration information at ogfx_reg.v(240): object \"VID_RAM0_WIDTH\" differs only in case from object \"vid_ram0_width\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 240 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555954112797 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VID_RAM0_ADDR_HI vid_ram0_addr_hi ogfx_reg.v(242) " "Verilog HDL Declaration information at ogfx_reg.v(242): object \"VID_RAM0_ADDR_HI\" differs only in case from object \"vid_ram0_addr_hi\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 242 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555954112797 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VID_RAM0_ADDR_LO vid_ram0_addr_lo ogfx_reg.v(241) " "Verilog HDL Declaration information at ogfx_reg.v(241): object \"VID_RAM0_ADDR_LO\" differs only in case from object \"vid_ram0_addr_lo\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 241 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555954112797 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VID_RAM0_DATA vid_ram0_data ogfx_reg.v(243) " "Verilog HDL Declaration information at ogfx_reg.v(243): object \"VID_RAM0_DATA\" differs only in case from object \"vid_ram0_data\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 243 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555954112797 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VID_RAM1_CFG vid_ram1_cfg ogfx_reg.v(245) " "Verilog HDL Declaration information at ogfx_reg.v(245): object \"VID_RAM1_CFG\" differs only in case from object \"vid_ram1_cfg\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 245 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555954112797 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VID_RAM1_WIDTH vid_ram1_width ogfx_reg.v(246) " "Verilog HDL Declaration information at ogfx_reg.v(246): object \"VID_RAM1_WIDTH\" differs only in case from object \"vid_ram1_width\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 246 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555954112797 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VID_RAM1_ADDR_HI vid_ram1_addr_hi ogfx_reg.v(248) " "Verilog HDL Declaration information at ogfx_reg.v(248): object \"VID_RAM1_ADDR_HI\" differs only in case from object \"vid_ram1_addr_hi\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 248 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555954112797 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VID_RAM1_ADDR_LO vid_ram1_addr_lo ogfx_reg.v(247) " "Verilog HDL Declaration information at ogfx_reg.v(247): object \"VID_RAM1_ADDR_LO\" differs only in case from object \"vid_ram1_addr_lo\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 247 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555954112797 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VID_RAM1_DATA vid_ram1_data ogfx_reg.v(249) " "Verilog HDL Declaration information at ogfx_reg.v(249): object \"VID_RAM1_DATA\" differs only in case from object \"vid_ram1_data\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 249 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555954112797 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "GPU_STAT gpu_stat ogfx_reg.v(253) " "Verilog HDL Declaration information at ogfx_reg.v(253): object \"GPU_STAT\" differs only in case from object \"gpu_stat\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 253 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555954112797 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "ogfx_reg ogfx_reg.v(43) " "Ignored design unit \"ogfx_reg\" at ogfx_reg.v(43) due to previous errors" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 43 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1555954112798 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "ogfx_reg_fifo ogfx_reg_fifo.v(43) " "Ignored design unit \"ogfx_reg_fifo\" at ogfx_reg_fifo.v(43) due to previous errors" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg_fifo.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg_fifo.v" 43 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1555954112799 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "ogfx_reg_vram_if ogfx_reg_vram_if.v(43) " "Ignored design unit \"ogfx_reg_vram_if\" at ogfx_reg_vram_if.v(43) due to previous errors" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg_vram_if.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg_vram_if.v" 43 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1555954112800 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "ogfx_reg_vram_addr ogfx_reg_vram_addr.v(43) " "Ignored design unit \"ogfx_reg_vram_addr\" at ogfx_reg_vram_addr.v(43) due to previous errors" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg_vram_addr.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg_vram_addr.v" 43 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1555954112801 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage ../../../rtl/verilog/opengfx430/ogfx_if_lt24.v(284) " "Unrecognized synthesis attribute \"coverage\" at ../../../rtl/verilog/opengfx430/ogfx_if_lt24.v(284)" {  } { { "../../../rtl/verilog/opengfx430/ogfx_if_lt24.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/opengfx430/ogfx_if_lt24.v" 284 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555954112802 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "off ../../../rtl/verilog/opengfx430/ogfx_if_lt24.v(284) " "Unrecognized synthesis attribute \"off\" at ../../../rtl/verilog/opengfx430/ogfx_if_lt24.v(284)" {  } { { "../../../rtl/verilog/opengfx430/ogfx_if_lt24.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/opengfx430/ogfx_if_lt24.v" 284 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555954112802 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage ../../../rtl/verilog/opengfx430/ogfx_if_lt24.v(286) " "Unrecognized synthesis attribute \"coverage\" at ../../../rtl/verilog/opengfx430/ogfx_if_lt24.v(286)" {  } { { "../../../rtl/verilog/opengfx430/ogfx_if_lt24.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/opengfx430/ogfx_if_lt24.v" 286 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555954112802 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "on ../../../rtl/verilog/opengfx430/ogfx_if_lt24.v(286) " "Unrecognized synthesis attribute \"on\" at ../../../rtl/verilog/opengfx430/ogfx_if_lt24.v(286)" {  } { { "../../../rtl/verilog/opengfx430/ogfx_if_lt24.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/opengfx430/ogfx_if_lt24.v" 286 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555954112802 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage ../../../rtl/verilog/opengfx430/ogfx_if_lt24.v(401) " "Unrecognized synthesis attribute \"coverage\" at ../../../rtl/verilog/opengfx430/ogfx_if_lt24.v(401)" {  } { { "../../../rtl/verilog/opengfx430/ogfx_if_lt24.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/opengfx430/ogfx_if_lt24.v" 401 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555954112802 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "off ../../../rtl/verilog/opengfx430/ogfx_if_lt24.v(401) " "Unrecognized synthesis attribute \"off\" at ../../../rtl/verilog/opengfx430/ogfx_if_lt24.v(401)" {  } { { "../../../rtl/verilog/opengfx430/ogfx_if_lt24.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/opengfx430/ogfx_if_lt24.v" 401 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555954112802 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage ../../../rtl/verilog/opengfx430/ogfx_if_lt24.v(403) " "Unrecognized synthesis attribute \"coverage\" at ../../../rtl/verilog/opengfx430/ogfx_if_lt24.v(403)" {  } { { "../../../rtl/verilog/opengfx430/ogfx_if_lt24.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/opengfx430/ogfx_if_lt24.v" 403 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555954112802 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "on ../../../rtl/verilog/opengfx430/ogfx_if_lt24.v(403) " "Unrecognized synthesis attribute \"on\" at ../../../rtl/verilog/opengfx430/ogfx_if_lt24.v(403)" {  } { { "../../../rtl/verilog/opengfx430/ogfx_if_lt24.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/opengfx430/ogfx_if_lt24.v" 403 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555954112802 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "ogfx_if_lt24 ogfx_if_lt24.v(43) " "Ignored design unit \"ogfx_if_lt24\" at ogfx_if_lt24.v(43) due to previous errors" {  } { { "../../../rtl/verilog/opengfx430/ogfx_if_lt24.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/opengfx430/ogfx_if_lt24.v" 43 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1555954112803 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "ogfx_backend ogfx_backend.v(47) " "Ignored design unit \"ogfx_backend\" at ogfx_backend.v(47) due to previous errors" {  } { { "../../../rtl/verilog/opengfx430/ogfx_backend.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/opengfx430/ogfx_backend.v" 47 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1555954112804 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "ogfx_backend_frame_fifo ogfx_backend_frame_fifo.v(43) " "Ignored design unit \"ogfx_backend_frame_fifo\" at ogfx_backend_frame_fifo.v(43) due to previous errors" {  } { { "../../../rtl/verilog/opengfx430/ogfx_backend_frame_fifo.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/opengfx430/ogfx_backend_frame_fifo.v" 43 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1555954112808 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage ../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v(244) " "Unrecognized synthesis attribute \"coverage\" at ../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v(244)" {  } { { "../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v" 244 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555954112808 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "off ../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v(244) " "Unrecognized synthesis attribute \"off\" at ../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v(244)" {  } { { "../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v" 244 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555954112808 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage ../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v(246) " "Unrecognized synthesis attribute \"coverage\" at ../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v(246)" {  } { { "../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v" 246 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555954112808 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "on ../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v(246) " "Unrecognized synthesis attribute \"on\" at ../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v(246)" {  } { { "../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v" 246 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555954112808 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage ../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v(292) " "Unrecognized synthesis attribute \"coverage\" at ../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v(292)" {  } { { "../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v" 292 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555954112809 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "off ../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v(292) " "Unrecognized synthesis attribute \"off\" at ../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v(292)" {  } { { "../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v" 292 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555954112809 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage ../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v(294) " "Unrecognized synthesis attribute \"coverage\" at ../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v(294)" {  } { { "../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v" 294 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555954112809 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "on ../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v(294) " "Unrecognized synthesis attribute \"on\" at ../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v(294)" {  } { { "../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v" 294 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555954112809 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "ogfx_backend_lut_fifo ogfx_backend_lut_fifo.v(43) " "Ignored design unit \"ogfx_backend_lut_fifo\" at ogfx_backend_lut_fifo.v(43) due to previous errors" {  } { { "../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v" 43 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1555954112810 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "ogfx_gpu ogfx_gpu.v(48) " "Ignored design unit \"ogfx_gpu\" at ogfx_gpu.v(48) due to previous errors" {  } { { "../../../rtl/verilog/opengfx430/ogfx_gpu.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/opengfx430/ogfx_gpu.v" 48 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1555954112811 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage ../../../rtl/verilog/opengfx430/ogfx_gpu_reg.v(295) " "Unrecognized synthesis attribute \"coverage\" at ../../../rtl/verilog/opengfx430/ogfx_gpu_reg.v(295)" {  } { { "../../../rtl/verilog/opengfx430/ogfx_gpu_reg.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/opengfx430/ogfx_gpu_reg.v" 295 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555954112811 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "off ../../../rtl/verilog/opengfx430/ogfx_gpu_reg.v(295) " "Unrecognized synthesis attribute \"off\" at ../../../rtl/verilog/opengfx430/ogfx_gpu_reg.v(295)" {  } { { "../../../rtl/verilog/opengfx430/ogfx_gpu_reg.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/opengfx430/ogfx_gpu_reg.v" 295 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555954112811 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage ../../../rtl/verilog/opengfx430/ogfx_gpu_reg.v(297) " "Unrecognized synthesis attribute \"coverage\" at ../../../rtl/verilog/opengfx430/ogfx_gpu_reg.v(297)" {  } { { "../../../rtl/verilog/opengfx430/ogfx_gpu_reg.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/opengfx430/ogfx_gpu_reg.v" 297 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555954112811 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "on ../../../rtl/verilog/opengfx430/ogfx_gpu_reg.v(297) " "Unrecognized synthesis attribute \"on\" at ../../../rtl/verilog/opengfx430/ogfx_gpu_reg.v(297)" {  } { { "../../../rtl/verilog/opengfx430/ogfx_gpu_reg.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/opengfx430/ogfx_gpu_reg.v" 297 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555954112811 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage ../../../rtl/verilog/opengfx430/ogfx_gpu_dma.v(225) " "Unrecognized synthesis attribute \"coverage\" at ../../../rtl/verilog/opengfx430/ogfx_gpu_dma.v(225)" {  } { { "../../../rtl/verilog/opengfx430/ogfx_gpu_dma.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/opengfx430/ogfx_gpu_dma.v" 225 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555954112813 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "off ../../../rtl/verilog/opengfx430/ogfx_gpu_dma.v(225) " "Unrecognized synthesis attribute \"off\" at ../../../rtl/verilog/opengfx430/ogfx_gpu_dma.v(225)" {  } { { "../../../rtl/verilog/opengfx430/ogfx_gpu_dma.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/opengfx430/ogfx_gpu_dma.v" 225 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555954112813 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage ../../../rtl/verilog/opengfx430/ogfx_gpu_dma.v(227) " "Unrecognized synthesis attribute \"coverage\" at ../../../rtl/verilog/opengfx430/ogfx_gpu_dma.v(227)" {  } { { "../../../rtl/verilog/opengfx430/ogfx_gpu_dma.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/opengfx430/ogfx_gpu_dma.v" 227 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555954112813 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "on ../../../rtl/verilog/opengfx430/ogfx_gpu_dma.v(227) " "Unrecognized synthesis attribute \"on\" at ../../../rtl/verilog/opengfx430/ogfx_gpu_dma.v(227)" {  } { { "../../../rtl/verilog/opengfx430/ogfx_gpu_dma.v" "" { Text "/home/hiram/master/Qwark/altera_de0_nano/rtl/verilog/opengfx430/ogfx_gpu_dma.v" 227 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555954112813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/hiram/master/Qwark/altera_de0_nano/synthesis/altera/scripts/design_rtl.v 0 0 " "Found 0 design units, including 0 entities, in source file /home/hiram/master/Qwark/altera_de0_nano/synthesis/altera/scripts/design_rtl.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555954112819 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/hiram/master/Qwark/altera_de0_nano/synthesis/altera/WORK/output_files/openMSP430_fpga.map.smsg " "Generated suppressed messages file /home/hiram/master/Qwark/altera_de0_nano/synthesis/altera/WORK/output_files/openMSP430_fpga.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555954112924 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 54 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 54 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "896 " "Peak virtual memory: 896 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1555954112990 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Apr 22 10:28:32 2019 " "Processing ended: Mon Apr 22 10:28:32 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1555954112990 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1555954112990 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1555954112990 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1555954112990 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 21 s 54 s " "Quartus Prime Full Compilation was unsuccessful. 21 errors, 54 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1555954113327 ""}
