// Seed: 3598421090
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout id_6;
  output id_5;
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  logic id_6;
  logic id_7;
  assign id_3 = id_2;
  type_10(
      id_6, id_4, 1 - (id_1)
  );
endmodule
reg module_0;
`resetall
`define pp_6 0
