<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="FIR_Test_Vitis" solutionName="solution1" date="2024-04-10T14:19:39.071-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'filt_Pipeline_VITIS_LOOP_16_2/m_axi_gmem_BREADY' to 0." projectName="FIR_Test_Vitis" solutionName="solution1" date="2024-04-10T14:19:38.789-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'filt_Pipeline_VITIS_LOOP_16_2/m_axi_gmem_AWUSER' to 0." projectName="FIR_Test_Vitis" solutionName="solution1" date="2024-04-10T14:19:38.766-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'filt_Pipeline_VITIS_LOOP_16_2/m_axi_gmem_AWREGION' to 0." projectName="FIR_Test_Vitis" solutionName="solution1" date="2024-04-10T14:19:38.746-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'filt_Pipeline_VITIS_LOOP_16_2/m_axi_gmem_AWQOS' to 0." projectName="FIR_Test_Vitis" solutionName="solution1" date="2024-04-10T14:19:38.728-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'filt_Pipeline_VITIS_LOOP_16_2/m_axi_gmem_AWPROT' to 0." projectName="FIR_Test_Vitis" solutionName="solution1" date="2024-04-10T14:19:38.708-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'filt_Pipeline_VITIS_LOOP_16_2/m_axi_gmem_AWCACHE' to 0." projectName="FIR_Test_Vitis" solutionName="solution1" date="2024-04-10T14:19:38.691-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'filt_Pipeline_VITIS_LOOP_16_2/m_axi_gmem_AWLOCK' to 0." projectName="FIR_Test_Vitis" solutionName="solution1" date="2024-04-10T14:19:38.676-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'filt_Pipeline_VITIS_LOOP_16_2/m_axi_gmem_AWBURST' to 0." projectName="FIR_Test_Vitis" solutionName="solution1" date="2024-04-10T14:19:38.656-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'filt_Pipeline_VITIS_LOOP_16_2/m_axi_gmem_AWSIZE' to 0." projectName="FIR_Test_Vitis" solutionName="solution1" date="2024-04-10T14:19:38.579-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'filt_Pipeline_VITIS_LOOP_16_2/m_axi_gmem_AWLEN' to 0." projectName="FIR_Test_Vitis" solutionName="solution1" date="2024-04-10T14:19:38.562-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'filt_Pipeline_VITIS_LOOP_16_2/m_axi_gmem_AWID' to 0." projectName="FIR_Test_Vitis" solutionName="solution1" date="2024-04-10T14:19:38.530-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'filt_Pipeline_VITIS_LOOP_16_2/m_axi_gmem_AWADDR' to 0." projectName="FIR_Test_Vitis" solutionName="solution1" date="2024-04-10T14:19:38.507-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'filt_Pipeline_VITIS_LOOP_16_2/m_axi_gmem_AWVALID' to 0." projectName="FIR_Test_Vitis" solutionName="solution1" date="2024-04-10T14:19:38.486-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_9_1' (filt.cpp:9:18) in function 'filt' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.&#xD;&#xA;Resolution: For help on HLS 200-960 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-960.html" projectName="FIR_Test_Vitis" solutionName="solution1" date="2024-04-10T14:19:37.465-0400" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
