EARLY_POWER_ESTIMATOR_FILE_FORMAT_VERSION,6
QUARTUS_II_VERSION,20.1.1 Build 720 11/11/2020 SJ Lite Edition
PROJECT,"FIR_filter_hardware_synthesis"
REVISION,"fir_filter"
PROJECT_FILE,"C:/Users/mdest/OneDrive/Documents/VLSI/FIR Filter/Verilog/hardware_synthesis/FIR_filter_hardware_synthesis.qpf"
TIME,"Mon Apr 01 18:34:01 2024"
TIME_SECONDS,"1712010841"
FAMILY,"Cyclone V"
DEVICE,"5CEBA4"
PACKAGE,"FBGA"
PART,"5CEBA4F23C7"
POWER_USE_DEVICE_CHARACTERISTICS,"TYPICAL"
POWER_AUTO_COMPUTE_TJ,"ON"
POWER_TJ_VALUE,"25"
POWER_USE_CUSTOM_COOLING_SOLUTION,"OFF"
POWER_HPS_PROC_FREQ,"0.0"
MIN_JUNCTION_TEMPERATURE,"0"
MAX_JUNCTION_TEMPERATURE,"85"
POWER_PRESET_COOLING_SOLUTION,"23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
POWER_BOARD_THERMAL_MODEL,"NONE (CONSERVATIVE)"
POWER_USE_TA_VALUE,"25.00"
POWER_BOARD_TEMPERATURE,"-1.00"
POWER_OJC_VALUE,"4.20"
POWER_OCS_VALUE,"0.10"
POWER_OSA_VALUE,"3.50"
POWER_OJB_VALUE,"-1.00"
VCCIO,,1A,0.00,2A,2.50,3A,2.50,3B,2.50,4A,2.50,5A,2.50,5B,2.50,6A,0.00,7A,2.50,8A,2.50,9A,0.00,
VCCPD,,1A,2.50,2A,2.50,3A,2.50,3B,2.50,4A,2.50,5A,2.50,5B,2.50,6A,0.00,7A,2.50,8A,2.50,9A,0.00,
RAIL_VOLTAGES,,VCC,1.100,VCCA_FPLL,2.500,VCCPGM,1.800,VCCBAT,1.200,VCCE_GXB,1.100,VCCL_GXB,1.100,VCCH_GXB,2.500,VCCAUX,2.500,


BLOCK,M10K block,count,2,ram_mode,"Simple Dual Port",ram_read_during_write,"new",ram_porta_fmax,"0",ram_porta_data_width,"40",ram_porta_addr_width,"6",ram_porta_depth,"64",ram_porta_ena_static_prob,"1.000000",ram_porta_write_ena_static_prob,"1.000000",ram_porta_read_ena_static_prob,"0.000000",avg_ram_porta_output_toggle_ratio,"0.000000",ram_portb_fmax,"0",ram_portb_data_width,"40",ram_portb_addr_width,"6",ram_portb_ena_static_prob,"1.000000",ram_portb_write_ena_static_prob,"0.000000",ram_portb_read_ena_static_prob,"1.000000",avg_ram_portb_output_toggle_ratio,"0.000000"
BLOCK,DSP block,count,2,avg_toggle_rate,"1.000000",avg_toggle_rate_ratio,"0.000000",avg_fanout,"1.000000",fmax,"0",dsp_mode,"18X18",input_reg_used,"1",output_reg_used,"1",coef_used,"0",preadder_used,"0",chainout_used,"0"
BLOCK,Combinational cell,count,172,avg_toggle_rate,"1.000000",avg_toggle_rate_ratio,"0.000000",avg_fanout,"1.459302",fmax,"0"
BLOCK,Clock enable block,count,1,avg_toggle_rate,"0.000000",avg_toggle_rate_ratio,"0.000000",avg_fanout,"252.000000",fmax,"0",global_type,"GCLK",global_clk_ena_static_prob,"1",global_type_usage,"Clock",num_raw_fanout,"252",num_lc_comb_fanout,"0",num_lc_ff_fanout,"246",sum_lc_ff_clkena_static_prob,"224",avg_lc_ff_clk_ena_static_prob,"0.910569",num_pin_fanout,"0",num_m512_fanout,"0",num_m9k_fanout,"4",num_m144k_fanout,"0",num_mlab_fanout,"0",num_dsp_fanout,"0",num_dsp9x9_fanout,"0",num_misc_fanout,"2"
BLOCK,Register cell,count,246,avg_toggle_rate,"0.934959",avg_toggle_rate_ratio,"0.000000",avg_fanout,"1.532520",fmax,"0"
BLOCK,I/O pad,count,32,avg_toggle_rate,"1.000000",avg_toggle_rate_ratio,"0.000000",avg_fanout,"0.000000",fmax,"0",io_mode,"OUTPUT_PIN",output_load,"0",io_standard,"2_5",drive_strength,"DEFAULT",is_ddr,"0",input_termination,"OFF",output_termination,"SERIES_50_OHMS_WITHOUT_CALIBRATION",output_termination_sp,"0",output_ena_static_prob,"1",vod,"-1",slew_rate,"1"
BLOCK,I/O pad,count,18,avg_toggle_rate,"0.055556",avg_toggle_rate_ratio,"0.000000",avg_fanout,"1.000000",fmax,"0",io_mode,"INPUT_PIN",output_load,"0",io_standard,"2_5",drive_strength,"DEFAULT",is_ddr,"0",input_termination,"OFF",output_termination,"OFF",output_termination_sp,"0",output_ena_static_prob,"0",vod,"-1",slew_rate,"-1"
