# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
acom -O3 -e 100 -work Reg4Bit -2002  $dsn/src/HalfAdder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: H:/University/Unit 5/SystemDesign/Acrive HDL/Unit5/Reg4Bit/src/HalfAdder.vhd
# Compile Entity "HA"
# Compile Architecture "HaArch" of Entity "HA"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -O3 -e 100 -work Reg4Bit -2002  $dsn/src/HalfAdder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: H:/University/Unit 5/SystemDesign/Acrive HDL/Unit5/Reg4Bit/src/HalfAdder.vhd
# Compile Entity "HA"
# Compile Architecture "HaArch" of Entity "HA"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+DFF DFF DffArch
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
acom -O3 -e 100 -work Reg4Bit -2002  $dsn/src/DFlipFlop.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: H:/University/Unit 5/SystemDesign/Acrive HDL/Unit5/Reg4Bit/src/DFlipFlop.vhd
# Compile Entity "DFF"
# Compile Architecture "DffArch" of Entity "DFF"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5397 kB (elbread=427 elab2=4831 kernel=138 sdf=0)
# KERNEL: ASDB file was created in location H:\University\Unit 5\SystemDesign\Acrive HDL\Unit5\Reg4Bit\src\wave.asdb
#  6:23 PM, Thursday, November 25, 2021
#  Simulation has been initialized
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+HA HA HaArch
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6420 kB (elbread=427 elab2=5854 kernel=138 sdf=0)
# KERNEL: ASDB file was created in location H:\University\Unit 5\SystemDesign\Acrive HDL\Unit5\Reg4Bit\src\wave.asdb
#  6:23 PM, Thursday, November 25, 2021
#  Simulation has been initialized
# add wave -noreg {/HA/a}
# add wave -noreg {/HA/b}
# add wave -noreg {/HA/sum}
# add wave -noreg {/HA/carry}
# 4 object(s) traced.
# Waveform file 'untitled.awc' connected to 'H:/University/Unit 5/SystemDesign/Acrive HDL/Unit5/Reg4Bit/src/wave.asdb'.
run 100 ns
# KERNEL: stopped at time: 100 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 100 ns
# KERNEL: stopped at time: 200 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
acom -O3 -e 100 -work Reg4Bit -2002  $dsn/src/Multiplexer.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: H:/University/Unit 5/SystemDesign/Acrive HDL/Unit5/Reg4Bit/src/Multiplexer.vhd
# Compile Entity "MUX"
# Error: COMP96_0078: Multiplexer.vhd : (30, 11): Unknown identifier "std_logic".
# Error: COMP96_0064: Multiplexer.vhd : (30, 11): Unknown type.
# Error: COMP96_0078: Multiplexer.vhd : (31, 11): Unknown identifier "std_logic".
# Error: COMP96_0064: Multiplexer.vhd : (31, 11): Unknown type.
# Error: COMP96_0078: Multiplexer.vhd : (32, 13): Unknown identifier "std_logic".
# Error: COMP96_0064: Multiplexer.vhd : (32, 13): Unknown type.
# Error: COMP96_0078: Multiplexer.vhd : (33, 11): Unknown identifier "std_logic".
# Error: COMP96_0064: Multiplexer.vhd : (33, 11): Unknown type.
# Compile Architecture "MuxArch" of Entity "MUX"
# Compile failure 8 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -O3 -e 100 -work Reg4Bit -2002  $dsn/src/Multiplexer.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: H:/University/Unit 5/SystemDesign/Acrive HDL/Unit5/Reg4Bit/src/Multiplexer.vhd
# Compile Entity "MUX"
# Compile Architecture "MuxArch" of Entity "MUX"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work Reg4Bit -2002  $dsn/src/Multiplexer.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: H:/University/Unit 5/SystemDesign/Acrive HDL/Unit5/Reg4Bit/src/Multiplexer.vhd
# Compile Entity "MUX"
# Compile Architecture "MuxArch" of Entity "MUX"
# Error: COMP96_0015: Multiplexer.vhd : (45, 1): ';' expected.
# Error: COMP96_0015: Multiplexer.vhd : (45, 5): ';' expected.
# Error: COMP96_0019: Multiplexer.vhd : (45, 5): Keyword 'end' expected.
# Error: COMP96_0016: Multiplexer.vhd : (45, 10): Design unit declaration expected.
# Compile failure 4 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -O3 -e 100 -work Reg4Bit -2002  $dsn/src/Multiplexer.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: H:/University/Unit 5/SystemDesign/Acrive HDL/Unit5/Reg4Bit/src/Multiplexer.vhd
# Compile Entity "MUX"
# Compile Architecture "MuxArch" of Entity "MUX"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -O3 -e 100 -work Reg4Bit -2002  $dsn/src/Multiplexer.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: H:/University/Unit 5/SystemDesign/Acrive HDL/Unit5/Reg4Bit/src/Multiplexer.vhd
# Compile Entity "MUX"
# Compile Architecture "MuxArch" of Entity "MUX"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+MUX MUX MuxArch
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5396 kB (elbread=427 elab2=4830 kernel=138 sdf=0)
# KERNEL: ASDB file was created in location H:\University\Unit 5\SystemDesign\Acrive HDL\Unit5\Reg4Bit\src\wave.asdb
#  6:26 PM, Thursday, November 25, 2021
#  Simulation has been initialized
# add wave -noreg {/MUX/in0}
# add wave -noreg {/MUX/in1}
# add wave -noreg {/MUX/outp}
# add wave -noreg {/MUX/sel}
# 4 object(s) traced.
# Waveform file 'untitled.awc' connected to 'H:/University/Unit 5/SystemDesign/Acrive HDL/Unit5/Reg4Bit/src/wave.asdb'.
run 100 ns
# KERNEL: stopped at time: 100 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 100 ns
# KERNEL: stopped at time: 200 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
acom -O3 -e 100 -work Reg4Bit -2002  $dsn/src/Reg4B.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: H:/University/Unit 5/SystemDesign/Acrive HDL/Unit5/Reg4Bit/src/Reg4B.vhd
# Compile Entity "REG"
# Compile Architecture "RegArch" of Entity "REG"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -O3 -e 100 -work Reg4Bit -2002  $dsn/src/Reg4B.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: H:/University/Unit 5/SystemDesign/Acrive HDL/Unit5/Reg4Bit/src/Reg4B.vhd
# Compile Entity "REG"
# Compile Architecture "RegArch" of Entity "REG"
# Error: COMP96_0019: Reg4B.vhd : (50, 1): Keyword 'end' expected.
# Compile failure 1 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -O3 -e 100 -work Reg4Bit -2002  $dsn/src/Reg4B.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: H:/University/Unit 5/SystemDesign/Acrive HDL/Unit5/Reg4Bit/src/Reg4B.vhd
# Compile Entity "REG"
# Compile Architecture "RegArch" of Entity "REG"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -O3 -e 100 -work Reg4Bit -2002  $dsn/src/Reg4B.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: H:/University/Unit 5/SystemDesign/Acrive HDL/Unit5/Reg4Bit/src/Reg4B.vhd
# Compile Entity "REG"
# Compile Architecture "RegArch" of Entity "REG"
# Error: COMP96_0019: Reg4B.vhd : (72, 2): Keyword 'end' expected.
# Error: COMP96_0018: Reg4B.vhd : (73, 14): Identifier expected.
# Compile failure 2 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -O3 -e 100 -work Reg4Bit -2002  $dsn/src/DFlipFlop.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: H:/University/Unit 5/SystemDesign/Acrive HDL/Unit5/Reg4Bit/src/DFlipFlop.vhd
# Compile Entity "DFF"
# Compile Architecture "DffArch" of Entity "DFF"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -O3 -e 100 -work Reg4Bit -2002  $dsn/src/Reg4B.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: H:/University/Unit 5/SystemDesign/Acrive HDL/Unit5/Reg4Bit/src/Reg4B.vhd
# Compile Entity "REG"
# Compile Architecture "RegArch" of Entity "REG"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -O3 -e 100 -work Reg4Bit -2002  $dsn/src/Reg4B.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: H:/University/Unit 5/SystemDesign/Acrive HDL/Unit5/Reg4Bit/src/Reg4B.vhd
# Compile Entity "REG"
# Compile Architecture "RegArch" of Entity "REG"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -O3 -e 100 -work Reg4Bit -2002  $dsn/src/Reg4B.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: H:/University/Unit 5/SystemDesign/Acrive HDL/Unit5/Reg4Bit/src/Reg4B.vhd
# Compile Entity "REG"
# Compile Architecture "RegArch" of Entity "REG"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -O3 -e 100 -work Reg4Bit -2002  $dsn/src/Reg4B.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: H:/University/Unit 5/SystemDesign/Acrive HDL/Unit5/Reg4Bit/src/Reg4B.vhd
# Compile Entity "REG"
# Compile Architecture "RegArch" of Entity "REG"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work Reg4Bit -2002  $dsn/src/DFlipFlop.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: H:/University/Unit 5/SystemDesign/Acrive HDL/Unit5/Reg4Bit/src/DFlipFlop.vhd
# Compile Entity "DFF"
# Compile Architecture "DffArch" of Entity "DFF"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work Reg4Bit -2002  $dsn/src/Reg4B.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: H:/University/Unit 5/SystemDesign/Acrive HDL/Unit5/Reg4Bit/src/Reg4B.vhd
# Compile Entity "REG"
# Compile Architecture "RegArch" of Entity "REG"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -O3 -e 100 -work Reg4Bit -2002  $dsn/src/DFlipFlop.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: H:/University/Unit 5/SystemDesign/Acrive HDL/Unit5/Reg4Bit/src/DFlipFlop.vhd
# Compile Entity "DFF"
# Compile Architecture "DffArch" of Entity "DFF"
# Error: COMP96_0078: DFlipFlop.vhd : (39, 16): Unknown identifier "reset".
# Error: COMP96_0348: DFlipFlop.vhd : (39, 16): Name on sensitivity list must denote a signal.
# Compile failure 2 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work Reg4Bit -2002  $dsn/src/DFlipFlop.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: H:/University/Unit 5/SystemDesign/Acrive HDL/Unit5/Reg4Bit/src/DFlipFlop.vhd
# Compile Entity "DFF"
# Compile Architecture "DffArch" of Entity "DFF"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work Reg4Bit -2002  $dsn/src/Reg4B.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: H:/University/Unit 5/SystemDesign/Acrive HDL/Unit5/Reg4Bit/src/Reg4B.vhd
# Compile Entity "REG"
# Compile Architecture "RegArch" of Entity "REG"
# Warning: COMP96_0412: Reg4B.vhd : (92, 38): Actual of mode "out" cannot be assigned to formal "outp" of mode "inout".
# Compile success 0 Errors 1 Warnings  Analysis time :  0.0 [ms]
acom -O3 -e 100 -work Reg4Bit -2002  $dsn/src/Reg4B.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: H:/University/Unit 5/SystemDesign/Acrive HDL/Unit5/Reg4Bit/src/Reg4B.vhd
# Compile Entity "REG"
# Compile Architecture "RegArch" of Entity "REG"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work Reg4Bit -2002  $dsn/src/Reg4B.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: H:/University/Unit 5/SystemDesign/Acrive HDL/Unit5/Reg4Bit/src/Reg4B.vhd
# Compile Entity "REG"
# Compile Architecture "RegArch" of Entity "REG"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+REG REG RegArch
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6425 kB (elbread=427 elab2=5858 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location H:\University\Unit 5\SystemDesign\Acrive HDL\Unit5\Reg4Bit\src\wave.asdb
#  6:42 PM, Thursday, November 25, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'H:/University/Unit 5/SystemDesign/Acrive HDL/Unit5/Reg4Bit/src/wave.asdb'.
# add wave -noreg {/REG/D}
# add wave -noreg {/REG/O}
# add wave -noreg {/REG/ld}
# add wave -noreg {/REG/cin}
# add wave -noreg {/REG/oe}
# add wave -noreg {/REG/reset}
# add wave -noreg {/REG/clk}
# add wave -noreg {/REG/si}
# add wave -noreg {/REG/sig}
# add wave -noreg {/REG/sign}
# add wave -noreg {/REG/car}
# 11 object(s) traced.
# add wave -noreg {/REG/D}
# add wave -noreg {/REG/O}
# add wave -noreg {/REG/ld}
# add wave -noreg {/REG/cin}
# add wave -noreg {/REG/oe}
# add wave -noreg {/REG/reset}
# add wave -noreg {/REG/clk}
# add wave -noreg {/REG/si}
# add wave -noreg {/REG/sig}
# add wave -noreg {/REG/sign}
# add wave -noreg {/REG/car}
# KERNEL: Warning: KERNEL_0291 Signal '/REG/D' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/REG/O' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/REG/ld' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/REG/cin' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/REG/oe' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/REG/reset' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/REG/clk' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/REG/si' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/REG/sig' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/REG/sign' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/REG/car' has already been traced.
# 0 object(s) traced.
# Waveform file 'untitled.awc' connected to 'H:/University/Unit 5/SystemDesign/Acrive HDL/Unit5/Reg4Bit/src/wave.asdb'.
run 500 ns
# KERNEL: stopped at time: 500 ns
run 500 ns
# KERNEL: stopped at time: 1 us
run 500 ns
# KERNEL: stopped at time: 1500 ns
run 500 ns
# KERNEL: stopped at time: 2 us
run 500 ns
# KERNEL: stopped at time: 2500 ns
run 500 ns
# KERNEL: stopped at time: 3 us
run 500 ns
# KERNEL: stopped at time: 3500 ns
endsim
# VSIM: Simulation has finished.
