{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1753135643536 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1753135643546 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 21 15:07:23 2025 " "Processing started: Mon Jul 21 15:07:23 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1753135643546 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753135643546 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rc4 -c rc4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off rc4 -c rc4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753135643546 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1753135644030 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1753135644030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_rc4_solution.sv 1 1 " "Found 1 design units, including 1 entities, in source file simple_rc4_solution.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ksa " "Found entity 1: ksa" {  } { { "simple_rc4_solution.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753135656798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753135656798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file s_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 s_memory-SYN " "Found design unit 1: s_memory-SYN" {  } { { "s_memory.vhd" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/s_memory.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753135657210 ""} { "Info" "ISGN_ENTITY_NAME" "1 s_memory " "Found entity 1: s_memory" {  } { { "s_memory.vhd" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/s_memory.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753135657210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753135657210 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk simple_rc4_solution.sv(24) " "Verilog HDL Implicit Net warning at simple_rc4_solution.sv(24): created implicit net for \"clk\"" {  } { { "simple_rc4_solution.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753135657210 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s_address simple_rc4_solution.sv(27) " "Verilog HDL Implicit Net warning at simple_rc4_solution.sv(27): created implicit net for \"s_address\"" {  } { { "simple_rc4_solution.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753135657210 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s_data simple_rc4_solution.sv(28) " "Verilog HDL Implicit Net warning at simple_rc4_solution.sv(28): created implicit net for \"s_data\"" {  } { { "simple_rc4_solution.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753135657211 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s_wren simple_rc4_solution.sv(29) " "Verilog HDL Implicit Net warning at simple_rc4_solution.sv(29): created implicit net for \"s_wren\"" {  } { { "simple_rc4_solution.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753135657211 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "done simple_rc4_solution.sv(30) " "Verilog HDL Implicit Net warning at simple_rc4_solution.sv(30): created implicit net for \"done\"" {  } { { "simple_rc4_solution.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753135657211 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "secret_key simple_rc4_solution.sv(39) " "Verilog HDL error at simple_rc4_solution.sv(39): object \"secret_key\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "simple_rc4_solution.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 39 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1753135657211 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Clock_1kHz simple_rc4_solution.sv(41) " "Verilog HDL error at simple_rc4_solution.sv(41): object \"Clock_1kHz\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "simple_rc4_solution.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 41 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1753135657211 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4844 " "Peak virtual memory: 4844 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1753135657336 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jul 21 15:07:37 2025 " "Processing ended: Mon Jul 21 15:07:37 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1753135657336 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1753135657336 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1753135657336 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1753135657336 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 6 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 6 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1753135657966 ""}
