{
	"finish__design__instance__count__class:buffer": 1,
	"finish__design__instance__area__class:buffer": 39.5136,
	"finish__design__instance__count__class:clock_buffer": 6,
	"finish__design__instance__area__class:clock_buffer": 237.082,
	"finish__design__instance__count__class:timing_repair_buffer": 26,
	"finish__design__instance__area__class:timing_repair_buffer": 1145.89,
	"finish__design__instance__count__class:inverter": 14,
	"finish__design__instance__area__class:inverter": 259.661,
	"finish__design__instance__count__class:clock_inverter": 2,
	"finish__design__instance__area__class:clock_inverter": 50.8032,
	"finish__design__instance__count__class:sequential_cell": 34,
	"finish__design__instance__area__class:sequential_cell": 3290.92,
	"finish__design__instance__count__class:multi_input_combinational_cell": 109,
	"finish__design__instance__area__class:multi_input_combinational_cell": 4349.32,
	"finish__design__instance__count": 192,
	"finish__design__instance__area": 9373.19,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 7.16777,
	"finish__clock__skew__setup": 0.00361913,
	"finish__clock__skew__hold": 0.00361913,
	"finish__timing__drv__max_slew_limit": 0.860805,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.933246,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.0102368,
	"finish__power__switching__total": 0.00353874,
	"finish__power__leakage__total": 8.13071e-08,
	"finish__power__total": 0.0137756,
	"finish__design__io": 25,
	"finish__design__die__area": 20151.2,
	"finish__design__core__area": 18272.2,
	"finish__design__instance__count": 258,
	"finish__design__instance__area": 9745.75,
	"finish__design__instance__count__stdcell": 258,
	"finish__design__instance__area__stdcell": 9745.75,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.533364,
	"finish__design__instance__utilization__stdcell": 0.533364,
	"finish__design__rows": 26,
	"finish__design__rows:GF018hv5v_green_sc9": 26,
	"finish__design__sites": 6474,
	"finish__design__sites:GF018hv5v_green_sc9": 6474,
	"finish__flow__warnings__count": 9,
	"finish__flow__errors__count": 0
}