$date
	Sun Oct 23 04:22:04 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#56187
b11001 !
1"
#56190
b11001 &
b11001 %
1$
#56191
0"
#56194
b1001100 &
b1001100 %
#56198
b100110 &
b100110 %
#56202
b10011 &
b10011 %
#56206
b111010 &
b111010 %
#56210
b11101 &
b11101 %
#56214
b1011000 &
b1011000 %
#56218
b101100 &
b101100 %
#56222
b10110 &
b10110 %
#56226
b1011 &
b1011 %
#56230
b100010 &
b100010 %
#56234
b10001 &
b10001 %
#56238
b110100 &
b110100 %
#56242
b11010 &
b11010 %
#56246
b1101 &
b1101 %
#56250
b101000 &
b101000 %
#56254
b10100 &
b10100 %
#56258
b1010 &
b1010 %
#56262
b101 &
b101 %
#56266
b10000 &
b10000 %
#56270
b1000 &
b1000 %
#56274
b100 &
b100 %
#56278
b10 &
b10 %
#56282
b1 &
b1 %
1#
#56286
b0 &
0#
b0 %
0$
#1066648
b11 !
1"
#1066650
b11 &
b11 %
1$
#1066651
0"
#1066654
b1010 &
b1010 %
#1066658
b101 &
b101 %
#1066662
b10000 &
b10000 %
#1066666
b1000 &
b1000 %
#1066670
b100 &
b100 %
#1066674
b10 &
b10 %
#1066678
b1 &
1#
b1 %
#1066682
b0 &
b0 %
0#
0$
#2020430
b10100 &
b10100 %
1$
b10100 !
1"
#2020431
0"
#2020434
b1010 &
b1010 %
#2020438
b101 &
b101 %
#2020442
b10000 &
b10000 %
#2020446
b1000 &
b1000 %
#2020450
b100 &
b100 %
#2020454
b10 &
b10 %
#2020458
b1 &
b1 %
1#
#2020462
b0 &
0#
b0 %
0$
#4500012
