# Reading pref.tcl
# ERROR: No extended dataflow license exists
# do CPU_FINAL_V2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying D:/Intel/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/artur/Downloads/CPU_FINAL_V2 {C:/Users/artur/Downloads/CPU_FINAL_V2/register_bank.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:15:11 on Jun 13,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/artur/Downloads/CPU_FINAL_V2" C:/Users/artur/Downloads/CPU_FINAL_V2/register_bank.v 
# -- Compiling module register_bank
# 
# Top level modules:
# 	register_bank
# End time: 01:15:11 on Jun 13,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/artur/Downloads/CPU_FINAL_V2 {C:/Users/artur/Downloads/CPU_FINAL_V2/tb_register_bank.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:15:11 on Jun 13,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/artur/Downloads/CPU_FINAL_V2" C:/Users/artur/Downloads/CPU_FINAL_V2/tb_register_bank.v 
# -- Compiling module tb_register_bank
# 
# Top level modules:
# 	tb_register_bank
# End time: 01:15:11 on Jun 13,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/artur/Downloads/CPU_FINAL_V2 {C:/Users/artur/Downloads/CPU_FINAL_V2/tb_register_bank.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:15:12 on Jun 13,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/artur/Downloads/CPU_FINAL_V2" C:/Users/artur/Downloads/CPU_FINAL_V2/tb_register_bank.v 
# -- Compiling module tb_register_bank
# 
# Top level modules:
# 	tb_register_bank
# End time: 01:15:12 on Jun 13,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  tb_register_bank
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" tb_register_bank 
# Start time: 01:15:12 on Jun 13,2024
# Loading work.tb_register_bank
# Loading work.register_bank
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: artur  Hostname: LAPTOP-ARTURO  ProcessID: 5112
#           Attempting to use alternate WLF file "./wlftx2ka2h".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftx2ka2h
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $finish    : C:/Users/artur/Downloads/CPU_FINAL_V2/tb_register_bank.v(81)
#    Time: 70 ns  Iteration: 0  Instance: /tb_register_bank
# 1
# Break in Module tb_register_bank at C:/Users/artur/Downloads/CPU_FINAL_V2/tb_register_bank.v line 81
# End time: 01:27:54 on Jun 13,2024, Elapsed time: 0:12:42
# Errors: 0, Warnings: 2
