Determining the location of the ModelSim executable...

Using: C:\intelFPGA\20.1\modelsim_ase\win32aloem

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both Questa Intel FPGA Edition and ModelSim executables are available, Questa Intel FPGA Edition will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off Versao1 -c Versao1 --vector_source="D:/Estudos/UEFS/PBLs/CD - Problema 2/DebounceTest.vwf" --testbench_file="D:/Estudos/UEFS/PBLs/CD - Problema 2/simulation/qsim/DebounceTest.vwf.vt"

TBBmalloc: skip allocation functions replacement in ucrtbase.dll: unknown prologue for function _msize

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
    Info: Copyright (C) 2025  Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Altera and sold by Altera or its authorized distributors.  Please
    Info: refer to the Altera Software License Subscription Agreements 
    Info: on the Quartus Prime software download page.
    Info: Processing started: Mon Oct 27 12:46:17 2025
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off Versao1 -c Versao1 --vector_source="D:/Estudos/UEFS/PBLs/CD - Problema 2/DebounceTest.vwf" --testbench_file="D:/Estudos/UEFS/PBLs/CD - Problema 2/simulation/qsim/DebounceTest.vwf.vt"
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

Completed successfully. 

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="D:/Estudos/UEFS/PBLs/CD - Problema 2/simulation/qsim/" Versao1 -c Versao1

TBBmalloc: skip allocation functions replacement in ucrtbase.dll: unknown prologue for function _msize

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
    Info: Copyright (C) 2025  Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Altera and sold by Altera or its authorized distributors.  Please
    Info: refer to the Altera Software License Subscription Agreements 
    Info: on the Quartus Prime software download page.
    Info: Processing started: Mon Oct 27 12:46:17 2025
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="D:/Estudos/UEFS/PBLs/CD - Problema 2/simulation/qsim/" Versao1 -c Versao1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file Versao1.vo in folder "D:/Estudos/UEFS/PBLs/CD - Problema 2/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4674 megabytes
    Info: Processing ended: Mon Oct 27 12:46:17 2025
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00

Completed successfully. 

**** Generating the ModelSim .do script ****

D:/Estudos/UEFS/PBLs/CD - Problema 2/simulation/qsim/Versao1.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

C:/intelFPGA/20.1/modelsim_ase/win32aloem/vsim -c -do Versao1.do

Reading pref.tcl


# 2020.1


# do Versao1.do

# ** Warning: (vlib-34) Library already exists at "work".

# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:46:18 on Oct 27,2025
# vlog -work work Versao1.vo 

# -- Compiling module Debounce

# -- Compiling module hard_block

# 
# Top level modules:

# 	Debounce

# End time: 12:46:18 on Oct 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020

# Start time: 12:46:18 on Oct 27,2025
# vlog -work work DebounceTest.vwf.vt 

# -- Compiling module Debounce_vlg_vec_tst

# 
# Top level modules:
# 	Debounce_vlg_vec_tst

# End time: 12:46:18 on Oct 27,2025, Elapsed time: 0:00:00

# Errors: 0, Warnings: 0

# vsim -c -t 1ps -L fiftyfivenm_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.Debounce_vlg_vec_tst 
# Start time: 12:46:19 on Oct 27,2025
# Loading work.Debounce_vlg_vec_tst
# Loading work.Debounce
# Loading work.hard_block
# Loading fiftyfivenm_ver.fiftyfivenm_lcell_comb
# Loading fiftyfivenm_ver.fiftyfivenm_io_obuf
# Loading fiftyfivenm_ver.fiftyfivenm_io_ibuf
# Loading fiftyfivenm_ver.fiftyfivenm_clkctrl
# Loading fiftyfivenm_ver.fiftyfivenm_mux41
# Loading fiftyfivenm_ver.fiftyfivenm_ena_reg
# Loading altera_ver.dffeas
# Loading fiftyfivenm_ver.fiftyfivenm_unvm
# Loading fiftyfivenm_ver.fiftyfivenm_adcblock
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for '\~QUARTUS_CREATED_ADC1~ '.  Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /Debounce_vlg_vec_tst/i1/\~QUARTUS_CREATED_ADC1~  File: Versao1.vo Line: 397
# ** Warning: (vsim-3722) Versao1.vo(397): [TFMPC] - Missing connection for port 'clk_dft'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for '\~QUARTUS_CREATED_ADC2~ '.  Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /Debounce_vlg_vec_tst/i1/\~QUARTUS_CREATED_ADC2~  File: Versao1.vo Line: 420
# ** Warning: (vsim-3722) Versao1.vo(420): [TFMPC] - Missing connection for port 'clk_dft'.

# after#26

# ** Note: $finish    : DebounceTest.vwf.vt(49)
#    Time: 100 us  Iteration: 0  Instance: /Debounce_vlg_vec_tst

# End time: 12:46:19 on Oct 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading D:/Estudos/UEFS/PBLs/CD - Problema 2/DebounceTest.vwf...

Reading D:/Estudos/UEFS/PBLs/CD - Problema 2/simulation/qsim/Versao1.msim.vcd...

Processing channel transitions... 

Warning: T3 - signal not found in VCD.

Writing the resulting VWF to D:/Estudos/UEFS/PBLs/CD - Problema 2/simulation/qsim/Versao1_20251027124619.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.