
WSNDemo.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000092  00800200  00002368  000023fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00002368  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000174d  00800292  00800292  0000248e  2**0
                  ALLOC
  3 .stab         000009d8  00000000  00000000  00002490  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      000001af  00000000  00000000  00002e68  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000005e0  00000000  00000000  00003018  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00005831  00000000  00000000  000035f8  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001cc1  00000000  00000000  00008e29  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000043e5  00000000  00000000  0000aaea  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000bfc  00000000  00000000  0000eed0  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00001c5b  00000000  00000000  0000facc  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000212a  00000000  00000000  00011727  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macinfo 0011b175  00000000  00000000  00013851  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000500  00000000  00000000  0012e9c6  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 90 00 	jmp	0x120	; 0x120 <__ctors_end>
       4:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
       8:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
       c:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      10:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      14:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      18:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      1c:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      20:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      24:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      28:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      2c:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      30:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      34:	0c 94 75 02 	jmp	0x4ea	; 0x4ea <__vector_13>
      38:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      3c:	0c 94 77 01 	jmp	0x2ee	; 0x2ee <__vector_15>
      40:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      44:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      48:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      4c:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      50:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      54:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      58:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      5c:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      60:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      64:	0c 94 ec 03 	jmp	0x7d8	; 0x7d8 <__vector_25>
      68:	0c 94 d0 03 	jmp	0x7a0	; 0x7a0 <__vector_26>
      6c:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      70:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      74:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      78:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      7c:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      80:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      84:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      88:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      8c:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      90:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      94:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      98:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      9c:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      a0:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      a4:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      a8:	0c 94 cd 02 	jmp	0x59a	; 0x59a <__vector_42>
      ac:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__vector_43>
      b0:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      b4:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      b8:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      bc:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      c0:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      c4:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      c8:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      cc:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      d0:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      d4:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      d8:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      dc:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      e0:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      e4:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      e8:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      ec:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      f0:	0c 94 77 0c 	jmp	0x18ee	; 0x18ee <__vector_60>
      f4:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      f8:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
      fc:	0c 94 3f 0c 	jmp	0x187e	; 0x187e <__vector_63>
     100:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
     104:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
     108:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
     10c:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
     110:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
     114:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
     118:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>
     11c:	0c 94 af 00 	jmp	0x15e	; 0x15e <__bad_interrupt>

00000120 <__ctors_end>:
     120:	11 24       	eor	r1, r1
     122:	1f be       	out	0x3f, r1	; 63
     124:	cf ef       	ldi	r28, 0xFF	; 255
     126:	d1 e4       	ldi	r29, 0x41	; 65
     128:	de bf       	out	0x3e, r29	; 62
     12a:	cd bf       	out	0x3d, r28	; 61

0000012c <__do_copy_data>:
     12c:	12 e0       	ldi	r17, 0x02	; 2
     12e:	a0 e0       	ldi	r26, 0x00	; 0
     130:	b2 e0       	ldi	r27, 0x02	; 2
     132:	e8 e6       	ldi	r30, 0x68	; 104
     134:	f3 e2       	ldi	r31, 0x23	; 35
     136:	00 e0       	ldi	r16, 0x00	; 0
     138:	0b bf       	out	0x3b, r16	; 59
     13a:	02 c0       	rjmp	.+4      	; 0x140 <__do_copy_data+0x14>
     13c:	07 90       	elpm	r0, Z+
     13e:	0d 92       	st	X+, r0
     140:	a2 39       	cpi	r26, 0x92	; 146
     142:	b1 07       	cpc	r27, r17
     144:	d9 f7       	brne	.-10     	; 0x13c <__do_copy_data+0x10>

00000146 <__do_clear_bss>:
     146:	19 e1       	ldi	r17, 0x19	; 25
     148:	a2 e9       	ldi	r26, 0x92	; 146
     14a:	b2 e0       	ldi	r27, 0x02	; 2
     14c:	01 c0       	rjmp	.+2      	; 0x150 <.do_clear_bss_start>

0000014e <.do_clear_bss_loop>:
     14e:	1d 92       	st	X+, r1

00000150 <.do_clear_bss_start>:
     150:	af 3d       	cpi	r26, 0xDF	; 223
     152:	b1 07       	cpc	r27, r17
     154:	e1 f7       	brne	.-8      	; 0x14e <.do_clear_bss_loop>
     156:	0e 94 06 0f 	call	0x1e0c	; 0x1e0c <main>
     15a:	0c 94 b2 11 	jmp	0x2364	; 0x2364 <_exit>

0000015e <__bad_interrupt>:
     15e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000162 <getCommandArgsLenght>:
*  Author: Victor
*/
#include "command.h"

uint8_t getCommandArgsLenght(uint8_t opcode)
{
     162:	81 50       	subi	r24, 0x01	; 1
     164:	83 30       	cpi	r24, 0x03	; 3
     166:	30 f4       	brcc	.+12     	; 0x174 <getCommandArgsLenght+0x12>
     168:	e8 2f       	mov	r30, r24
     16a:	f0 e0       	ldi	r31, 0x00	; 0
     16c:	e2 57       	subi	r30, 0x72	; 114
     16e:	fd 4f       	sbci	r31, 0xFD	; 253
     170:	80 81       	ld	r24, Z
     172:	08 95       	ret
     174:	8f ef       	ldi	r24, 0xFF	; 255
		
		default:
			return 0xFF;
			break;
	}
     176:	08 95       	ret

00000178 <ADC_Reference>:
void ADC_Reference(uint8_t mode)
{
	// can't actually set the register here because the default setting
	// will connect AVCC and the AREF pin, which would cause a short if
	// there's something connected to AREF.
	analog_reference = mode;
     178:	80 93 8d 02 	sts	0x028D, r24
}
     17c:	08 95       	ret

0000017e <ADC_Read>:

unsigned int ADC_Read(uint8_t pin)
{
     17e:	90 91 8d 02 	lds	r25, 0x028D
	uint8_t low, high;
	
	// set the analog reference (high two bits of ADMUX) and select the
	// channel (low 4 bits).  this also sets ADLAR (left-adjust result)
	// to 0 (the default).
	if(pin <8)
     182:	88 30       	cpi	r24, 0x08	; 8
     184:	40 f4       	brcc	.+16     	; 0x196 <ADC_Read+0x18>
	{
		ADMUX = (analog_reference << 6) | (pin & 0x07);
     186:	92 95       	swap	r25
     188:	99 0f       	add	r25, r25
     18a:	99 0f       	add	r25, r25
     18c:	90 7c       	andi	r25, 0xC0	; 192
     18e:	98 2b       	or	r25, r24
     190:	90 93 7c 00 	sts	0x007C, r25
     194:	08 c0       	rjmp	.+16     	; 0x1a6 <ADC_Read+0x28>
	}else
	{
		ADMUX = (analog_reference << 6) | INTERNAL_TEMP;		
     196:	89 2f       	mov	r24, r25
     198:	82 95       	swap	r24
     19a:	88 0f       	add	r24, r24
     19c:	88 0f       	add	r24, r24
     19e:	80 7c       	andi	r24, 0xC0	; 192
     1a0:	89 62       	ori	r24, 0x29	; 41
     1a2:	80 93 7c 00 	sts	0x007C, r24
	}
	
	ADCSRA |= _BV(ADEN);
     1a6:	80 91 7a 00 	lds	r24, 0x007A
     1aa:	80 68       	ori	r24, 0x80	; 128
     1ac:	80 93 7a 00 	sts	0x007A, r24

	// without a delay, we seem to read from the wrong channel
	HAL_Delay(20);
     1b0:	84 e1       	ldi	r24, 0x14	; 20
     1b2:	90 e0       	ldi	r25, 0x00	; 0
     1b4:	0e 94 f2 01 	call	0x3e4	; 0x3e4 <HAL_Delay>

	// start the conversion
	ADCSRA |= _BV(ADSC) | _BV(ADPS2) | _BV(ADPS1) | _BV(ADPS0); // prescaler = 128;
     1b8:	80 91 7a 00 	lds	r24, 0x007A
     1bc:	87 64       	ori	r24, 0x47	; 71
     1be:	80 93 7a 00 	sts	0x007A, r24

	// ADSC is cleared when the conversion finishes
	while (bit_is_set(ADCSRA, ADSC));
     1c2:	80 91 7a 00 	lds	r24, 0x007A
     1c6:	86 fd       	sbrc	r24, 6
     1c8:	fc cf       	rjmp	.-8      	; 0x1c2 <ADC_Read+0x44>

	// we have to read ADCL first; doing so locks both ADCL
	// and ADCH until ADCH is read.  reading ADCL second would
	// cause the results of each conversion to be discarded,
	// as ADCL and ADCH would be locked when it completed.
	low = ADCL;
     1ca:	80 91 78 00 	lds	r24, 0x0078
	high = ADCH;
     1ce:	90 91 79 00 	lds	r25, 0x0079

	// combine the two bytes
	return (high << 8) | low;
     1d2:	39 2f       	mov	r19, r25
     1d4:	20 e0       	ldi	r18, 0x00	; 0
     1d6:	90 e0       	ldi	r25, 0x00	; 0
     1d8:	82 2b       	or	r24, r18
     1da:	93 2b       	or	r25, r19
	//return ADC;
     1dc:	08 95       	ret

000001de <RTC_Init>:
TIME_EVENT_HEADER_t* time_event_header;
uint8_t time_event_list_length;

void RTC_Init()
{
	TIMSK2 &=~((1<<TOIE2)|(1<<OCIE2B));     //Disable TC2 interrupt
     1de:	80 91 70 00 	lds	r24, 0x0070
     1e2:	8a 7f       	andi	r24, 0xFA	; 250
     1e4:	80 93 70 00 	sts	0x0070, r24
	ASSR  &=~((1<<EXCLKAMR)|(1<<EXCLK));    // set clock source to external crystal AS2=1, EXCLK=0, EXCKLAMR=0
     1e8:	80 91 b6 00 	lds	r24, 0x00B6
     1ec:	8f 73       	andi	r24, 0x3F	; 63
     1ee:	80 93 b6 00 	sts	0x00B6, r24
	ASSR |= (1<<AS2);              // alternate clock source
     1f2:	80 91 b6 00 	lds	r24, 0x00B6
     1f6:	80 62       	ori	r24, 0x20	; 32
     1f8:	80 93 b6 00 	sts	0x00B6, r24
	
	TCNT2 = 0x00;
     1fc:	10 92 b2 00 	sts	0x00B2, r1
	TCCR2B = 0x05;
     200:	85 e0       	ldi	r24, 0x05	; 5
     202:	80 93 b1 00 	sts	0x00B1, r24
	
	while(ASSR&0x07);           //Wait until TC2 is updated
     206:	80 91 b6 00 	lds	r24, 0x00B6
     20a:	90 e0       	ldi	r25, 0x00	; 0
     20c:	87 70       	andi	r24, 0x07	; 7
     20e:	90 70       	andi	r25, 0x00	; 0
     210:	00 97       	sbiw	r24, 0x00	; 0
     212:	c9 f7       	brne	.-14     	; 0x206 <RTC_Init+0x28>
	TIMSK2 |= (1<<TOIE2);        //set 8-bit Timer/Counter2 Overflow Interrupt Enable
     214:	80 91 70 00 	lds	r24, 0x0070
     218:	81 60       	ori	r24, 0x01	; 1
     21a:	80 93 70 00 	sts	0x0070, r24
	sei();                     //set the Global Interrupt Enable Bit
     21e:	78 94       	sei
	
	validTime = 0;
     220:	10 92 e1 08 	sts	0x08E1, r1
}
     224:	08 95       	ret

00000226 <numWrite>:
		time_event_header = (TIME_EVENT_HEADER_t*)&runningConfiguration.raw[time_event_list_addr + EVENT_TABLE_END_ADDR];
	}
}

void numWrite(unsigned int num)
{
     226:	cf 93       	push	r28
     228:	df 93       	push	r29
     22a:	ec 01       	movw	r28, r24
	int aux;
	if(num > 9999)
     22c:	87 e2       	ldi	r24, 0x27	; 39
     22e:	c0 31       	cpi	r28, 0x10	; 16
     230:	d8 07       	cpc	r29, r24
     232:	50 f0       	brcs	.+20     	; 0x248 <numWrite+0x22>
	{
		aux = num/10000;
     234:	ce 01       	movw	r24, r28
     236:	60 e1       	ldi	r22, 0x10	; 16
     238:	77 e2       	ldi	r23, 0x27	; 39
     23a:	0e 94 c2 10 	call	0x2184	; 0x2184 <__udivmodhi4>
     23e:	cb 01       	movw	r24, r22
		HAL_UartWriteByte(aux+'0');
     240:	c0 96       	adiw	r24, 0x30	; 48
     242:	0e 94 49 03 	call	0x692	; 0x692 <HAL_UartWriteByte>
     246:	04 c0       	rjmp	.+8      	; 0x250 <numWrite+0x2a>
	}
	if(num > 999)
     248:	83 e0       	ldi	r24, 0x03	; 3
     24a:	c8 3e       	cpi	r28, 0xE8	; 232
     24c:	d8 07       	cpc	r29, r24
     24e:	50 f0       	brcs	.+20     	; 0x264 <numWrite+0x3e>
	{
		aux = num/1000;
     250:	ce 01       	movw	r24, r28
     252:	68 ee       	ldi	r22, 0xE8	; 232
     254:	73 e0       	ldi	r23, 0x03	; 3
     256:	0e 94 c2 10 	call	0x2184	; 0x2184 <__udivmodhi4>
     25a:	cb 01       	movw	r24, r22
		HAL_UartWriteByte(aux+'0');
     25c:	c0 96       	adiw	r24, 0x30	; 48
     25e:	0e 94 49 03 	call	0x692	; 0x692 <HAL_UartWriteByte>
     262:	03 c0       	rjmp	.+6      	; 0x26a <numWrite+0x44>
	}
	if(num > 99)
     264:	c4 36       	cpi	r28, 0x64	; 100
     266:	d1 05       	cpc	r29, r1
     268:	50 f0       	brcs	.+20     	; 0x27e <numWrite+0x58>
	{
		aux = num/100;
     26a:	ce 01       	movw	r24, r28
     26c:	64 e6       	ldi	r22, 0x64	; 100
     26e:	70 e0       	ldi	r23, 0x00	; 0
     270:	0e 94 c2 10 	call	0x2184	; 0x2184 <__udivmodhi4>
     274:	cb 01       	movw	r24, r22
		HAL_UartWriteByte(aux+'0');
     276:	c0 96       	adiw	r24, 0x30	; 48
     278:	0e 94 49 03 	call	0x692	; 0x692 <HAL_UartWriteByte>
     27c:	03 c0       	rjmp	.+6      	; 0x284 <numWrite+0x5e>
	}
	if(num > 9)
     27e:	ca 30       	cpi	r28, 0x0A	; 10
     280:	d1 05       	cpc	r29, r1
     282:	48 f0       	brcs	.+18     	; 0x296 <numWrite+0x70>
	{
		aux = num/10;
     284:	ce 01       	movw	r24, r28
     286:	6a e0       	ldi	r22, 0x0A	; 10
     288:	70 e0       	ldi	r23, 0x00	; 0
     28a:	0e 94 c2 10 	call	0x2184	; 0x2184 <__udivmodhi4>
     28e:	cb 01       	movw	r24, r22
		HAL_UartWriteByte(aux+'0');
     290:	c0 96       	adiw	r24, 0x30	; 48
     292:	0e 94 49 03 	call	0x692	; 0x692 <HAL_UartWriteByte>
	}	 
	HAL_UartWriteByte((num%10)+'0');
     296:	ce 01       	movw	r24, r28
     298:	6a e0       	ldi	r22, 0x0A	; 10
     29a:	70 e0       	ldi	r23, 0x00	; 0
     29c:	0e 94 c2 10 	call	0x2184	; 0x2184 <__udivmodhi4>
     2a0:	c0 96       	adiw	r24, 0x30	; 48
     2a2:	0e 94 49 03 	call	0x692	; 0x692 <HAL_UartWriteByte>
}
     2a6:	df 91       	pop	r29
     2a8:	cf 91       	pop	r28
     2aa:	08 95       	ret

000002ac <compareTimes>:

int8_t compareTimes(TIME_t time1, TIME_t time2)
{
     2ac:	cf 93       	push	r28
     2ae:	df 93       	push	r29
     2b0:	00 d0       	rcall	.+0      	; 0x2b2 <compareTimes+0x6>
     2b2:	00 d0       	rcall	.+0      	; 0x2b4 <compareTimes+0x8>
     2b4:	00 d0       	rcall	.+0      	; 0x2b6 <compareTimes+0xa>
     2b6:	cd b7       	in	r28, 0x3d	; 61
     2b8:	de b7       	in	r29, 0x3e	; 62
		if (time1.hour > time2.hour) return 1;
     2ba:	48 17       	cp	r20, r24
     2bc:	60 f0       	brcs	.+24     	; 0x2d6 <compareTimes+0x2a>
		if (time1.hour < time2.hour) return -1;
     2be:	84 17       	cp	r24, r20
     2c0:	40 f0       	brcs	.+16     	; 0x2d2 <compareTimes+0x26>
		if (time1.minute > time2.minute) return 1;
     2c2:	37 17       	cp	r19, r23
     2c4:	40 f0       	brcs	.+16     	; 0x2d6 <compareTimes+0x2a>
		if (time1.minute < time2.minute) return -1;
     2c6:	73 17       	cp	r23, r19
     2c8:	20 f0       	brcs	.+8      	; 0x2d2 <compareTimes+0x26>
		if (time1.second > time2.second) return 1;
     2ca:	26 17       	cp	r18, r22
     2cc:	20 f0       	brcs	.+8      	; 0x2d6 <compareTimes+0x2a>
		if (time1.second < time2.second) return -1;
     2ce:	62 17       	cp	r22, r18
     2d0:	20 f4       	brcc	.+8      	; 0x2da <compareTimes+0x2e>
int8_t compareTimes(TIME_t time1, TIME_t time2)
{
		if (time1.hour > time2.hour) return 1;
		if (time1.hour < time2.hour) return -1;
		if (time1.minute > time2.minute) return 1;
		if (time1.minute < time2.minute) return -1;
     2d2:	8f ef       	ldi	r24, 0xFF	; 255
     2d4:	03 c0       	rjmp	.+6      	; 0x2dc <compareTimes+0x30>
		if (time1.second > time2.second) return 1;
     2d6:	81 e0       	ldi	r24, 0x01	; 1
     2d8:	01 c0       	rjmp	.+2      	; 0x2dc <compareTimes+0x30>
		if (time1.second < time2.second) return -1;
		return 0;	
     2da:	80 e0       	ldi	r24, 0x00	; 0
}
     2dc:	26 96       	adiw	r28, 0x06	; 6
     2de:	0f b6       	in	r0, 0x3f	; 63
     2e0:	f8 94       	cli
     2e2:	de bf       	out	0x3e, r29	; 62
     2e4:	0f be       	out	0x3f, r0	; 63
     2e6:	cd bf       	out	0x3d, r28	; 61
     2e8:	df 91       	pop	r29
     2ea:	cf 91       	pop	r28
     2ec:	08 95       	ret

000002ee <__vector_15>:

ISR(TIMER2_OVF_vect)  //overflow interrupt vector
{
     2ee:	1f 92       	push	r1
     2f0:	0f 92       	push	r0
     2f2:	0f b6       	in	r0, 0x3f	; 63
     2f4:	0f 92       	push	r0
     2f6:	0b b6       	in	r0, 0x3b	; 59
     2f8:	0f 92       	push	r0
     2fa:	11 24       	eor	r1, r1
     2fc:	2f 93       	push	r18
     2fe:	3f 93       	push	r19
     300:	4f 93       	push	r20
     302:	5f 93       	push	r21
     304:	6f 93       	push	r22
     306:	7f 93       	push	r23
     308:	8f 93       	push	r24
     30a:	9f 93       	push	r25
     30c:	af 93       	push	r26
     30e:	bf 93       	push	r27
     310:	cf 93       	push	r28
     312:	df 93       	push	r29
     314:	ef 93       	push	r30
     316:	ff 93       	push	r31
	if (++currentTime.second==60)        //keep track of time
     318:	80 91 dc 19 	lds	r24, 0x19DC
     31c:	8f 5f       	subi	r24, 0xFF	; 255
     31e:	80 93 dc 19 	sts	0x19DC, r24
     322:	8c 33       	cpi	r24, 0x3C	; 60
     324:	a1 f4       	brne	.+40     	; 0x34e <__vector_15+0x60>
	{
		currentTime.second=0;
     326:	10 92 dc 19 	sts	0x19DC, r1
		if (++currentTime.minute==60)
     32a:	80 91 dd 19 	lds	r24, 0x19DD
     32e:	8f 5f       	subi	r24, 0xFF	; 255
     330:	80 93 dd 19 	sts	0x19DD, r24
     334:	8c 33       	cpi	r24, 0x3C	; 60
     336:	59 f4       	brne	.+22     	; 0x34e <__vector_15+0x60>
		{
			currentTime.minute=0;
     338:	10 92 dd 19 	sts	0x19DD, r1
			if (++currentTime.hour==24)
     33c:	80 91 de 19 	lds	r24, 0x19DE
     340:	8f 5f       	subi	r24, 0xFF	; 255
     342:	80 93 de 19 	sts	0x19DE, r24
     346:	88 31       	cpi	r24, 0x18	; 24
     348:	11 f4       	brne	.+4      	; 0x34e <__vector_15+0x60>
			{
				currentTime.hour=0;
     34a:	10 92 de 19 	sts	0x19DE, r1
			}
		}
	}
	
	//Check Time Events
	if(validTime)
     34e:	80 91 e1 08 	lds	r24, 0x08E1
     352:	88 23       	and	r24, r24
     354:	a1 f4       	brne	.+40     	; 0x37e <__vector_15+0x90>
     356:	24 c0       	rjmp	.+72     	; 0x3a0 <__vector_15+0xb2>
	{
		while(compareTimes(time_event_header->activationTime, currentTime) == 0)
		{
			//launch
			
			time_event_header += getCommandArgsLenght(time_event_header->eventHeader.operation) + sizeof(TIME_EVENT_HEADER_t);
     358:	8d 81       	ldd	r24, Y+5	; 0x05
     35a:	0e 94 b1 00 	call	0x162	; 0x162 <getCommandArgsLenght>
     35e:	90 e0       	ldi	r25, 0x00	; 0
     360:	9c 01       	movw	r18, r24
     362:	22 0f       	add	r18, r18
     364:	33 1f       	adc	r19, r19
     366:	28 0f       	add	r18, r24
     368:	39 1f       	adc	r19, r25
     36a:	22 0f       	add	r18, r18
     36c:	33 1f       	adc	r19, r19
     36e:	2c 5d       	subi	r18, 0xDC	; 220
     370:	3f 4f       	sbci	r19, 0xFF	; 255
     372:	2c 0f       	add	r18, r28
     374:	3d 1f       	adc	r19, r29
     376:	30 93 d3 08 	sts	0x08D3, r19
     37a:	20 93 d2 08 	sts	0x08D2, r18
	}
	
	//Check Time Events
	if(validTime)
	{
		while(compareTimes(time_event_header->activationTime, currentTime) == 0)
     37e:	c0 91 d2 08 	lds	r28, 0x08D2
     382:	d0 91 d3 08 	lds	r29, 0x08D3
     386:	68 81       	ld	r22, Y
     388:	79 81       	ldd	r23, Y+1	; 0x01
     38a:	8a 81       	ldd	r24, Y+2	; 0x02
     38c:	20 91 dc 19 	lds	r18, 0x19DC
     390:	30 91 dd 19 	lds	r19, 0x19DD
     394:	40 91 de 19 	lds	r20, 0x19DE
     398:	0e 94 56 01 	call	0x2ac	; 0x2ac <compareTimes>
     39c:	88 23       	and	r24, r24
     39e:	e1 f2       	breq	.-72     	; 0x358 <__vector_15+0x6a>
			//launch
			
			time_event_header += getCommandArgsLenght(time_event_header->eventHeader.operation) + sizeof(TIME_EVENT_HEADER_t);
		}
	}
     3a0:	ff 91       	pop	r31
     3a2:	ef 91       	pop	r30
     3a4:	df 91       	pop	r29
     3a6:	cf 91       	pop	r28
     3a8:	bf 91       	pop	r27
     3aa:	af 91       	pop	r26
     3ac:	9f 91       	pop	r25
     3ae:	8f 91       	pop	r24
     3b0:	7f 91       	pop	r23
     3b2:	6f 91       	pop	r22
     3b4:	5f 91       	pop	r21
     3b6:	4f 91       	pop	r20
     3b8:	3f 91       	pop	r19
     3ba:	2f 91       	pop	r18
     3bc:	0f 90       	pop	r0
     3be:	0b be       	out	0x3b, r0	; 59
     3c0:	0f 90       	pop	r0
     3c2:	0f be       	out	0x3f, r0	; 63
     3c4:	0f 90       	pop	r0
     3c6:	1f 90       	pop	r1
     3c8:	18 95       	reti

000003ca <HAL_Init>:

/*****************************************************************************
*****************************************************************************/
void HAL_Init(void)
{
  MCUSR = 0;
     3ca:	14 be       	out	0x34, r1	; 52
  wdt_disable();
     3cc:	88 e1       	ldi	r24, 0x18	; 24
     3ce:	0f b6       	in	r0, 0x3f	; 63
     3d0:	f8 94       	cli
     3d2:	80 93 60 00 	sts	0x0060, r24
     3d6:	10 92 60 00 	sts	0x0060, r1
     3da:	0f be       	out	0x3f, r0	; 63
  SYS_EnableInterrupts();
     3dc:	78 94       	sei

  HAL_TimerInit();
     3de:	0e 94 84 02 	call	0x508	; 0x508 <HAL_TimerInit>
}
     3e2:	08 95       	ret

000003e4 <HAL_Delay>:

/*****************************************************************************
*****************************************************************************/
void HAL_Delay(uint8_t us)
{
  HAL_TimerDelay(us);
     3e4:	90 e0       	ldi	r25, 0x00	; 0
     3e6:	0e 94 99 02 	call	0x532	; 0x532 <HAL_TimerDelay>
}
     3ea:	08 95       	ret

000003ec <HAL_Sleep>:
}

/*****************************************************************************
*****************************************************************************/
void HAL_Sleep(uint32_t interval)
{
     3ec:	0f 93       	push	r16
     3ee:	1f 93       	push	r17
  uint32_t ticks;
  uint16_t integer;
  uint8_t fractional;

  ticks = (HAL_SLEEP_TIMER_CLOCK * interval) / (HAL_SLEEP_TIMER_PRESCALER * 1000ul);
     3f0:	2f e0       	ldi	r18, 0x0F	; 15
     3f2:	66 0f       	add	r22, r22
     3f4:	77 1f       	adc	r23, r23
     3f6:	88 1f       	adc	r24, r24
     3f8:	99 1f       	adc	r25, r25
     3fa:	2a 95       	dec	r18
     3fc:	d1 f7       	brne	.-12     	; 0x3f2 <HAL_Sleep+0x6>
     3fe:	20 e0       	ldi	r18, 0x00	; 0
     400:	30 ea       	ldi	r19, 0xA0	; 160
     402:	4f e0       	ldi	r20, 0x0F	; 15
     404:	50 e0       	ldi	r21, 0x00	; 0
     406:	0e 94 d6 10 	call	0x21ac	; 0x21ac <__udivmodsi4>
     40a:	89 01       	movw	r16, r18
     40c:	9a 01       	movw	r18, r20
  if (0 == ticks)
     40e:	01 15       	cp	r16, r1
     410:	11 05       	cpc	r17, r1
     412:	21 05       	cpc	r18, r1
     414:	31 05       	cpc	r19, r1
     416:	09 f4       	brne	.+2      	; 0x41a <HAL_Sleep+0x2e>
     418:	65 c0       	rjmp	.+202    	; 0x4e4 <HAL_Sleep+0xf8>
    return;

  integer = ticks >> 8;
     41a:	bb 27       	eor	r27, r27
     41c:	a3 2f       	mov	r26, r19
     41e:	92 2f       	mov	r25, r18
     420:	81 2f       	mov	r24, r17
  fractional = ticks & 0xff;

  TIMSK2 = 0;
     422:	10 92 70 00 	sts	0x0070, r1
  ASSR |= (1 << AS2);
     426:	20 91 b6 00 	lds	r18, 0x00B6
     42a:	20 62       	ori	r18, 0x20	; 32
     42c:	20 93 b6 00 	sts	0x00B6, r18
  TCCR2A = 0;
     430:	10 92 b0 00 	sts	0x00B0, r1
  TCCR2B = 0;
     434:	10 92 b1 00 	sts	0x00B1, r1
  TCNT2 = 0;
     438:	10 92 b2 00 	sts	0x00B2, r1

/*****************************************************************************
*****************************************************************************/
inline void halSleepSynchronize(void)
{
  while (ASSR & ((1 << TCN2UB) | (1 << OCR2AUB) | (1 << OCR2BUB) | (1 << TCR2AUB) | (1 << TCR2BUB)));
     43c:	20 91 b6 00 	lds	r18, 0x00B6
     440:	30 e0       	ldi	r19, 0x00	; 0
     442:	2f 71       	andi	r18, 0x1F	; 31
     444:	30 70       	andi	r19, 0x00	; 0
     446:	21 15       	cp	r18, r1
     448:	31 05       	cpc	r19, r1
     44a:	c1 f7       	brne	.-16     	; 0x43c <HAL_Sleep+0x50>
  TCCR2A = 0;
  TCCR2B = 0;
  TCNT2 = 0;
  halSleepSynchronize();

  TIFR2 = (1 << OCF2B) | (1 << OCF2A) | (1 << TOV2);
     44c:	27 e0       	ldi	r18, 0x07	; 7
     44e:	27 bb       	out	0x17, r18	; 23
  TCCR2B = ((1 << CS20) | (1 << CS21) | (1 << CS22));   // clk/1024
     450:	20 93 b1 00 	sts	0x00B1, r18
  while (1)
  {
    halSleepTimerEvent = false;
    
    if (integer > 0)
      OCR2A = 0xff;
     454:	5f ef       	ldi	r21, 0xFF	; 255

    TIMSK2 |= (1 << OCIE2A);

    halSleepSynchronize();

    SMCR = (1 << SM1) | (1 << SM0) | (1 << SE); // power-save
     456:	47 e0       	ldi	r20, 0x07	; 7
     458:	01 c0       	rjmp	.+2      	; 0x45c <HAL_Sleep+0x70>
    if (event)
    {
      if (integer > 0)
        integer--;
      else
        fractional = 0;
     45a:	00 e0       	ldi	r16, 0x00	; 0
  TIFR2 = (1 << OCF2B) | (1 << OCF2A) | (1 << TOV2);
  TCCR2B = ((1 << CS20) | (1 << CS21) | (1 << CS22));   // clk/1024

  while (1)
  {
    halSleepTimerEvent = false;
     45c:	10 92 92 02 	sts	0x0292, r1
    
    if (integer > 0)
     460:	00 97       	sbiw	r24, 0x00	; 0
     462:	19 f0       	breq	.+6      	; 0x46a <HAL_Sleep+0x7e>
      OCR2A = 0xff;
     464:	50 93 b3 00 	sts	0x00B3, r21
     468:	20 c0       	rjmp	.+64     	; 0x4aa <HAL_Sleep+0xbe>
    else if (fractional > 0)
     46a:	00 23       	and	r16, r16
     46c:	19 f0       	breq	.+6      	; 0x474 <HAL_Sleep+0x88>
      OCR2A = fractional;
     46e:	00 93 b3 00 	sts	0x00B3, r16
     472:	1b c0       	rjmp	.+54     	; 0x4aa <HAL_Sleep+0xbe>

/*****************************************************************************
*****************************************************************************/
inline void halSleepSynchronize(void)
{
  while (ASSR & ((1 << TCN2UB) | (1 << OCR2AUB) | (1 << OCR2BUB) | (1 << TCR2AUB) | (1 << TCR2BUB)));
     474:	80 91 b6 00 	lds	r24, 0x00B6
     478:	90 e0       	ldi	r25, 0x00	; 0
     47a:	8f 71       	andi	r24, 0x1F	; 31
     47c:	90 70       	andi	r25, 0x00	; 0
     47e:	00 97       	sbiw	r24, 0x00	; 0
     480:	c9 f7       	brne	.-14     	; 0x474 <HAL_Sleep+0x88>
    else if (fractional > 0)
      OCR2A = fractional;
    else
    {
      halSleepSynchronize();
      TIMSK2 = 0;
     482:	10 92 70 00 	sts	0x0070, r1
      TCCR2B = 0;
     486:	10 92 b1 00 	sts	0x00B1, r1
      GTCCR |= (1 << PSRASY);
     48a:	83 b5       	in	r24, 0x23	; 35
     48c:	82 60       	ori	r24, 0x02	; 2
     48e:	83 bd       	out	0x23, r24	; 35

/*****************************************************************************
*****************************************************************************/
inline void halSleepSynchronize(void)
{
  while (ASSR & ((1 << TCN2UB) | (1 << OCR2AUB) | (1 << OCR2BUB) | (1 << TCR2AUB) | (1 << TCR2BUB)));
     490:	80 91 b6 00 	lds	r24, 0x00B6
     494:	90 e0       	ldi	r25, 0x00	; 0
     496:	8f 71       	andi	r24, 0x1F	; 31
     498:	90 70       	andi	r25, 0x00	; 0
     49a:	00 97       	sbiw	r24, 0x00	; 0
     49c:	c9 f7       	brne	.-14     	; 0x490 <HAL_Sleep+0xa4>
      halSleepSynchronize();
      TIMSK2 = 0;
      TCCR2B = 0;
      GTCCR |= (1 << PSRASY);
      halSleepSynchronize();
      ASSR &= ~(1 << AS2);
     49e:	80 91 b6 00 	lds	r24, 0x00B6
     4a2:	8f 7d       	andi	r24, 0xDF	; 223
     4a4:	80 93 b6 00 	sts	0x00B6, r24
      return;
     4a8:	1d c0       	rjmp	.+58     	; 0x4e4 <HAL_Sleep+0xf8>
    }

    TIMSK2 |= (1 << OCIE2A);
     4aa:	20 91 70 00 	lds	r18, 0x0070
     4ae:	22 60       	ori	r18, 0x02	; 2
     4b0:	20 93 70 00 	sts	0x0070, r18

/*****************************************************************************
*****************************************************************************/
inline void halSleepSynchronize(void)
{
  while (ASSR & ((1 << TCN2UB) | (1 << OCR2AUB) | (1 << OCR2BUB) | (1 << TCR2AUB) | (1 << TCR2BUB)));
     4b4:	20 91 b6 00 	lds	r18, 0x00B6
     4b8:	30 e0       	ldi	r19, 0x00	; 0
     4ba:	2f 71       	andi	r18, 0x1F	; 31
     4bc:	30 70       	andi	r19, 0x00	; 0
     4be:	21 15       	cp	r18, r1
     4c0:	31 05       	cpc	r19, r1
     4c2:	c1 f7       	brne	.-16     	; 0x4b4 <HAL_Sleep+0xc8>

    TIMSK2 |= (1 << OCIE2A);

    halSleepSynchronize();

    SMCR = (1 << SM1) | (1 << SM0) | (1 << SE); // power-save
     4c4:	43 bf       	out	0x33, r20	; 51
    asm("sleep");
     4c6:	88 95       	sleep
    SMCR = 0;
     4c8:	13 be       	out	0x33, r1	; 51

    bool event;

    ATOMIC_SECTION_ENTER
     4ca:	3f b7       	in	r19, 0x3f	; 63
     4cc:	f8 94       	cli
      event = halSleepTimerEvent;
     4ce:	20 91 92 02 	lds	r18, 0x0292
    ATOMIC_SECTION_LEAVE
     4d2:	3f bf       	out	0x3f, r19	; 63

    if (event)
     4d4:	22 23       	and	r18, r18
     4d6:	09 f4       	brne	.+2      	; 0x4da <HAL_Sleep+0xee>
     4d8:	c1 cf       	rjmp	.-126    	; 0x45c <HAL_Sleep+0x70>
    {
      if (integer > 0)
     4da:	00 97       	sbiw	r24, 0x00	; 0
     4dc:	09 f4       	brne	.+2      	; 0x4e0 <HAL_Sleep+0xf4>
     4de:	bd cf       	rjmp	.-134    	; 0x45a <HAL_Sleep+0x6e>
        integer--;
     4e0:	01 97       	sbiw	r24, 0x01	; 1
     4e2:	bc cf       	rjmp	.-136    	; 0x45c <HAL_Sleep+0x70>
    else
    {
      // TODO: wakeup from some other source
    }
  }
}
     4e4:	1f 91       	pop	r17
     4e6:	0f 91       	pop	r16
     4e8:	08 95       	ret

000004ea <__vector_13>:

/*****************************************************************************
*****************************************************************************/
ISR(TIMER2_COMPA_vect)
{
     4ea:	1f 92       	push	r1
     4ec:	0f 92       	push	r0
     4ee:	0f b6       	in	r0, 0x3f	; 63
     4f0:	0f 92       	push	r0
     4f2:	11 24       	eor	r1, r1
     4f4:	8f 93       	push	r24
  halSleepTimerEvent = true;
     4f6:	81 e0       	ldi	r24, 0x01	; 1
     4f8:	80 93 92 02 	sts	0x0292, r24
}
     4fc:	8f 91       	pop	r24
     4fe:	0f 90       	pop	r0
     500:	0f be       	out	0x3f, r0	; 63
     502:	0f 90       	pop	r0
     504:	1f 90       	pop	r1
     506:	18 95       	reti

00000508 <HAL_TimerInit>:

/*****************************************************************************
*****************************************************************************/
void HAL_TimerInit(void)
{
  halTimerIrqCount = 0;
     508:	10 92 d4 08 	sts	0x08D4, r1

  OCR4A = ((F_CPU / 1000ul) / TIMER_PRESCALER) * HAL_TIMER_INTERVAL;
     50c:	80 e1       	ldi	r24, 0x10	; 16
     50e:	97 e2       	ldi	r25, 0x27	; 39
     510:	90 93 a9 00 	sts	0x00A9, r25
     514:	80 93 a8 00 	sts	0x00A8, r24
  TCCR4B = (1 << WGM12);              // CTC mode
     518:	e1 ea       	ldi	r30, 0xA1	; 161
     51a:	f0 e0       	ldi	r31, 0x00	; 0
     51c:	88 e0       	ldi	r24, 0x08	; 8
     51e:	80 83       	st	Z, r24
  TCCR4B |= (1 << CS11);              // Prescaler 8
     520:	80 81       	ld	r24, Z
     522:	82 60       	ori	r24, 0x02	; 2
     524:	80 83       	st	Z, r24
  TIMSK4 |= (1 << OCIE4A);            // Enable TC4 interrupt
     526:	e2 e7       	ldi	r30, 0x72	; 114
     528:	f0 e0       	ldi	r31, 0x00	; 0
     52a:	80 81       	ld	r24, Z
     52c:	82 60       	ori	r24, 0x02	; 2
     52e:	80 83       	st	Z, r24
}
     530:	08 95       	ret

00000532 <HAL_TimerDelay>:
*****************************************************************************/
void HAL_TimerDelay(uint16_t us)
{
  PRAGMA(diag_suppress=Pa082);

  OCR4B = TCNT4 + us;
     532:	20 91 a4 00 	lds	r18, 0x00A4
     536:	30 91 a5 00 	lds	r19, 0x00A5
     53a:	28 0f       	add	r18, r24
     53c:	39 1f       	adc	r19, r25
     53e:	30 93 ab 00 	sts	0x00AB, r19
     542:	20 93 aa 00 	sts	0x00AA, r18
  if (OCR4B > OCR4A)
     546:	20 91 aa 00 	lds	r18, 0x00AA
     54a:	30 91 ab 00 	lds	r19, 0x00AB
     54e:	80 91 a8 00 	lds	r24, 0x00A8
     552:	90 91 a9 00 	lds	r25, 0x00A9
     556:	82 17       	cp	r24, r18
     558:	93 07       	cpc	r25, r19
     55a:	70 f4       	brcc	.+28     	; 0x578 <HAL_TimerDelay+0x46>
    OCR4B -= OCR4A;
     55c:	80 91 aa 00 	lds	r24, 0x00AA
     560:	90 91 ab 00 	lds	r25, 0x00AB
     564:	20 91 a8 00 	lds	r18, 0x00A8
     568:	30 91 a9 00 	lds	r19, 0x00A9
     56c:	82 1b       	sub	r24, r18
     56e:	93 0b       	sbc	r25, r19
     570:	90 93 ab 00 	sts	0x00AB, r25
     574:	80 93 aa 00 	sts	0x00AA, r24

  halTimerDelayInt = 0;
     578:	10 92 93 02 	sts	0x0293, r1
  TIMSK4 |= (1 << OCIE4B);
     57c:	80 91 72 00 	lds	r24, 0x0072
     580:	84 60       	ori	r24, 0x04	; 4
     582:	80 93 72 00 	sts	0x0072, r24
  while (0 == halTimerDelayInt);
     586:	80 91 93 02 	lds	r24, 0x0293
     58a:	88 23       	and	r24, r24
     58c:	e1 f3       	breq	.-8      	; 0x586 <HAL_TimerDelay+0x54>
  TIMSK4 &= ~(1 << OCIE4B);
     58e:	80 91 72 00 	lds	r24, 0x0072
     592:	8b 7f       	andi	r24, 0xFB	; 251
     594:	80 93 72 00 	sts	0x0072, r24

  PRAGMA(diag_default=Pa082);
}
     598:	08 95       	ret

0000059a <__vector_42>:

/*****************************************************************************
*****************************************************************************/
ISR(TIMER4_COMPA_vect)
{
     59a:	1f 92       	push	r1
     59c:	0f 92       	push	r0
     59e:	0f b6       	in	r0, 0x3f	; 63
     5a0:	0f 92       	push	r0
     5a2:	11 24       	eor	r1, r1
     5a4:	8f 93       	push	r24
  halTimerIrqCount++;
     5a6:	80 91 d4 08 	lds	r24, 0x08D4
     5aa:	8f 5f       	subi	r24, 0xFF	; 255
     5ac:	80 93 d4 08 	sts	0x08D4, r24
}
     5b0:	8f 91       	pop	r24
     5b2:	0f 90       	pop	r0
     5b4:	0f be       	out	0x3f, r0	; 63
     5b6:	0f 90       	pop	r0
     5b8:	1f 90       	pop	r1
     5ba:	18 95       	reti

000005bc <__vector_43>:

/*****************************************************************************
*****************************************************************************/
ISR(TIMER4_COMPB_vect)
{
     5bc:	1f 92       	push	r1
     5be:	0f 92       	push	r0
     5c0:	0f b6       	in	r0, 0x3f	; 63
     5c2:	0f 92       	push	r0
     5c4:	11 24       	eor	r1, r1
     5c6:	8f 93       	push	r24
  halTimerDelayInt = 1;
     5c8:	81 e0       	ldi	r24, 0x01	; 1
     5ca:	80 93 93 02 	sts	0x0293, r24
}
     5ce:	8f 91       	pop	r24
     5d0:	0f 90       	pop	r0
     5d2:	0f be       	out	0x3f, r0	; 63
     5d4:	0f 90       	pop	r0
     5d6:	1f 90       	pop	r1
     5d8:	18 95       	reti

000005da <HAL_UartInit>:
static volatile bool newData;

/*****************************************************************************
*****************************************************************************/
void HAL_UartInit(uint32_t baudrate)
{
     5da:	0f 93       	push	r16
     5dc:	1f 93       	push	r17
     5de:	9b 01       	movw	r18, r22
     5e0:	ac 01       	movw	r20, r24
  uint32_t brr = ((uint32_t)F_CPU * 2) / (16 * baudrate) - 1;
     5e2:	e4 e0       	ldi	r30, 0x04	; 4
     5e4:	22 0f       	add	r18, r18
     5e6:	33 1f       	adc	r19, r19
     5e8:	44 1f       	adc	r20, r20
     5ea:	55 1f       	adc	r21, r21
     5ec:	ea 95       	dec	r30
     5ee:	d1 f7       	brne	.-12     	; 0x5e4 <HAL_UartInit+0xa>
     5f0:	60 e0       	ldi	r22, 0x00	; 0
     5f2:	74 e2       	ldi	r23, 0x24	; 36
     5f4:	84 ef       	ldi	r24, 0xF4	; 244
     5f6:	90 e0       	ldi	r25, 0x00	; 0
     5f8:	0e 94 d6 10 	call	0x21ac	; 0x21ac <__udivmodsi4>
     5fc:	89 01       	movw	r16, r18
     5fe:	9a 01       	movw	r18, r20
     600:	01 50       	subi	r16, 0x01	; 1
     602:	10 40       	sbci	r17, 0x00	; 0
     604:	20 40       	sbci	r18, 0x00	; 0
     606:	30 40       	sbci	r19, 0x00	; 0

  UBRRxH = (brr >> 8) & 0xff;
     608:	bb 27       	eor	r27, r27
     60a:	a3 2f       	mov	r26, r19
     60c:	92 2f       	mov	r25, r18
     60e:	81 2f       	mov	r24, r17
     610:	80 93 c5 00 	sts	0x00C5, r24
  UBRRxL = (brr & 0xff);
     614:	00 93 c4 00 	sts	0x00C4, r16
  UCSRxA = (1 << U2X1);
     618:	82 e0       	ldi	r24, 0x02	; 2
     61a:	80 93 c0 00 	sts	0x00C0, r24
  UCSRxB = (1 << TXEN1) | (1 << RXEN1) | (1 << RXCIE1);
     61e:	88 e9       	ldi	r24, 0x98	; 152
     620:	80 93 c1 00 	sts	0x00C1, r24
  UCSRxC = (3 << UCSZ10);
     624:	86 e0       	ldi	r24, 0x06	; 6
     626:	80 93 c2 00 	sts	0x00C2, r24

  txFifo.data = txData;
     62a:	8a ea       	ldi	r24, 0xAA	; 170
     62c:	92 e0       	ldi	r25, 0x02	; 2
     62e:	90 93 a9 02 	sts	0x02A9, r25
     632:	80 93 a8 02 	sts	0x02A8, r24
  txFifo.size = HAL_UART_TX_FIFO_SIZE;
     636:	20 e8       	ldi	r18, 0x80	; 128
     638:	30 e0       	ldi	r19, 0x00	; 0
     63a:	30 93 a5 02 	sts	0x02A5, r19
     63e:	20 93 a4 02 	sts	0x02A4, r18
  txFifo.bytes = 0;
     642:	10 92 a7 02 	sts	0x02A7, r1
     646:	10 92 a6 02 	sts	0x02A6, r1
  txFifo.head = 0;
     64a:	e0 ea       	ldi	r30, 0xA0	; 160
     64c:	f2 e0       	ldi	r31, 0x02	; 2
     64e:	11 82       	std	Z+1, r1	; 0x01
     650:	10 82       	st	Z, r1
  txFifo.tail = 0;
     652:	13 82       	std	Z+3, r1	; 0x03
     654:	12 82       	std	Z+2, r1	; 0x02

  rxFifo.data = rxData;
     656:	8e e9       	ldi	r24, 0x9E	; 158
     658:	92 e0       	ldi	r25, 0x02	; 2
     65a:	4b e2       	ldi	r20, 0x2B	; 43
     65c:	53 e0       	ldi	r21, 0x03	; 3
     65e:	50 93 9f 02 	sts	0x029F, r21
     662:	40 93 9e 02 	sts	0x029E, r20
  rxFifo.size = HAL_UART_RX_FIFO_SIZE;
     666:	fc 01       	movw	r30, r24
     668:	34 97       	sbiw	r30, 0x04	; 4
     66a:	31 83       	std	Z+1, r19	; 0x01
     66c:	20 83       	st	Z, r18
  rxFifo.bytes = 0;
     66e:	fc 01       	movw	r30, r24
     670:	32 97       	sbiw	r30, 0x02	; 2
     672:	11 82       	std	Z+1, r1	; 0x01
     674:	10 82       	st	Z, r1
  rxFifo.head = 0;
     676:	fc 01       	movw	r30, r24
     678:	38 97       	sbiw	r30, 0x08	; 8
     67a:	11 82       	std	Z+1, r1	; 0x01
     67c:	10 82       	st	Z, r1
  rxFifo.tail = 0;
     67e:	13 82       	std	Z+3, r1	; 0x03
     680:	12 82       	std	Z+2, r1	; 0x02

  udrEmpty = true;
     682:	81 e0       	ldi	r24, 0x01	; 1
     684:	80 93 95 02 	sts	0x0295, r24
  newData = false;
     688:	10 92 94 02 	sts	0x0294, r1
}
     68c:	1f 91       	pop	r17
     68e:	0f 91       	pop	r16
     690:	08 95       	ret

00000692 <HAL_UartWriteByte>:

/*****************************************************************************
*****************************************************************************/
void HAL_UartWriteByte(uint8_t byte)
{
  if (txFifo.bytes == txFifo.size)
     692:	60 91 a6 02 	lds	r22, 0x02A6
     696:	70 91 a7 02 	lds	r23, 0x02A7
     69a:	40 91 a4 02 	lds	r20, 0x02A4
     69e:	50 91 a5 02 	lds	r21, 0x02A5
     6a2:	64 17       	cp	r22, r20
     6a4:	75 07       	cpc	r23, r21
     6a6:	f1 f0       	breq	.+60     	; 0x6e4 <HAL_UartWriteByte+0x52>
    return;

  txFifo.data[txFifo.tail++] = byte;
     6a8:	20 91 a2 02 	lds	r18, 0x02A2
     6ac:	30 91 a3 02 	lds	r19, 0x02A3
     6b0:	e0 91 a8 02 	lds	r30, 0x02A8
     6b4:	f0 91 a9 02 	lds	r31, 0x02A9
     6b8:	e2 0f       	add	r30, r18
     6ba:	f3 1f       	adc	r31, r19
     6bc:	80 83       	st	Z, r24
     6be:	2f 5f       	subi	r18, 0xFF	; 255
     6c0:	3f 4f       	sbci	r19, 0xFF	; 255
     6c2:	30 93 a3 02 	sts	0x02A3, r19
     6c6:	20 93 a2 02 	sts	0x02A2, r18
  if (txFifo.tail == txFifo.size)
     6ca:	24 17       	cp	r18, r20
     6cc:	35 07       	cpc	r19, r21
     6ce:	21 f4       	brne	.+8      	; 0x6d8 <HAL_UartWriteByte+0x46>
    txFifo.tail = 0;
     6d0:	10 92 a3 02 	sts	0x02A3, r1
     6d4:	10 92 a2 02 	sts	0x02A2, r1
  txFifo.bytes++;
     6d8:	6f 5f       	subi	r22, 0xFF	; 255
     6da:	7f 4f       	sbci	r23, 0xFF	; 255
     6dc:	70 93 a7 02 	sts	0x02A7, r23
     6e0:	60 93 a6 02 	sts	0x02A6, r22
     6e4:	08 95       	ret

000006e6 <HAL_UartPrint>:
}

/*****************************************************************************
*****************************************************************************/
void HAL_UartPrint(const uint8_t* buffer)
{
     6e6:	cf 92       	push	r12
     6e8:	df 92       	push	r13
     6ea:	ff 92       	push	r15
     6ec:	0f 93       	push	r16
     6ee:	1f 93       	push	r17
     6f0:	cf 93       	push	r28
     6f2:	df 93       	push	r29
     6f4:	0f 92       	push	r0
     6f6:	cd b7       	in	r28, 0x3d	; 61
     6f8:	de b7       	in	r29, 0x3e	; 62
     6fa:	f8 2e       	mov	r15, r24
	for (int i = 0; i<strlen(buffer);i++)
     6fc:	08 2f       	mov	r16, r24
     6fe:	19 2f       	mov	r17, r25
     700:	cc 24       	eor	r12, r12
     702:	dd 24       	eor	r13, r13
     704:	0a c0       	rjmp	.+20     	; 0x71a <HAL_UartPrint+0x34>
	{
		HAL_UartWriteByte(buffer[i]);
     706:	f8 01       	movw	r30, r16
     708:	81 91       	ld	r24, Z+
     70a:	8f 01       	movw	r16, r30
     70c:	99 83       	std	Y+1, r25	; 0x01
     70e:	0e 94 49 03 	call	0x692	; 0x692 <HAL_UartWriteByte>

/*****************************************************************************
*****************************************************************************/
void HAL_UartPrint(const uint8_t* buffer)
{
	for (int i = 0; i<strlen(buffer);i++)
     712:	08 94       	sec
     714:	c1 1c       	adc	r12, r1
     716:	d1 1c       	adc	r13, r1
     718:	99 81       	ldd	r25, Y+1	; 0x01
     71a:	af 2d       	mov	r26, r15
     71c:	b9 2f       	mov	r27, r25
     71e:	fd 01       	movw	r30, r26
     720:	01 90       	ld	r0, Z+
     722:	00 20       	and	r0, r0
     724:	e9 f7       	brne	.-6      	; 0x720 <HAL_UartPrint+0x3a>
     726:	31 97       	sbiw	r30, 0x01	; 1
     728:	ea 1b       	sub	r30, r26
     72a:	fb 0b       	sbc	r31, r27
     72c:	ce 16       	cp	r12, r30
     72e:	df 06       	cpc	r13, r31
     730:	50 f3       	brcs	.-44     	; 0x706 <HAL_UartPrint+0x20>
	{
		HAL_UartWriteByte(buffer[i]);
	}
}
     732:	0f 90       	pop	r0
     734:	df 91       	pop	r29
     736:	cf 91       	pop	r28
     738:	1f 91       	pop	r17
     73a:	0f 91       	pop	r16
     73c:	ff 90       	pop	r15
     73e:	df 90       	pop	r13
     740:	cf 90       	pop	r12
     742:	08 95       	ret

00000744 <HAL_UartReadByte>:
uint8_t HAL_UartReadByte(void)
{
  uint8_t byte;

  PRAGMA(diag_suppress=Pa082);
  ATOMIC_SECTION_ENTER
     744:	9f b7       	in	r25, 0x3f	; 63
     746:	f8 94       	cli
    byte = rxFifo.data[rxFifo.head++];
     748:	e0 91 9e 02 	lds	r30, 0x029E
     74c:	f0 91 9f 02 	lds	r31, 0x029F
     750:	20 91 96 02 	lds	r18, 0x0296
     754:	30 91 97 02 	lds	r19, 0x0297
     758:	e2 0f       	add	r30, r18
     75a:	f3 1f       	adc	r31, r19
     75c:	80 81       	ld	r24, Z
     75e:	2f 5f       	subi	r18, 0xFF	; 255
     760:	3f 4f       	sbci	r19, 0xFF	; 255
     762:	30 93 97 02 	sts	0x0297, r19
     766:	20 93 96 02 	sts	0x0296, r18
    if (rxFifo.head == rxFifo.size)
     76a:	40 91 96 02 	lds	r20, 0x0296
     76e:	50 91 97 02 	lds	r21, 0x0297
     772:	20 91 9a 02 	lds	r18, 0x029A
     776:	30 91 9b 02 	lds	r19, 0x029B
     77a:	42 17       	cp	r20, r18
     77c:	53 07       	cpc	r21, r19
     77e:	21 f4       	brne	.+8      	; 0x788 <HAL_UartReadByte+0x44>
      rxFifo.head = 0;
     780:	10 92 97 02 	sts	0x0297, r1
     784:	10 92 96 02 	sts	0x0296, r1
    rxFifo.bytes--;
     788:	20 91 9c 02 	lds	r18, 0x029C
     78c:	30 91 9d 02 	lds	r19, 0x029D
     790:	21 50       	subi	r18, 0x01	; 1
     792:	30 40       	sbci	r19, 0x00	; 0
     794:	30 93 9d 02 	sts	0x029D, r19
     798:	20 93 9c 02 	sts	0x029C, r18
  ATOMIC_SECTION_LEAVE
     79c:	9f bf       	out	0x3f, r25	; 63
  PRAGMA(diag_default=Pa082);

  return byte;
}
     79e:	08 95       	ret

000007a0 <__vector_26>:

/*****************************************************************************
*****************************************************************************/
ISR(USARTx_UDRE_vect)
{
     7a0:	1f 92       	push	r1
     7a2:	0f 92       	push	r0
     7a4:	0f b6       	in	r0, 0x3f	; 63
     7a6:	0f 92       	push	r0
     7a8:	0b b6       	in	r0, 0x3b	; 59
     7aa:	0f 92       	push	r0
     7ac:	11 24       	eor	r1, r1
     7ae:	8f 93       	push	r24
     7b0:	ef 93       	push	r30
     7b2:	ff 93       	push	r31
  udrEmpty = true;
     7b4:	81 e0       	ldi	r24, 0x01	; 1
     7b6:	80 93 95 02 	sts	0x0295, r24
  UCSRxB &= ~(1 << UDRIE1);
     7ba:	e1 ec       	ldi	r30, 0xC1	; 193
     7bc:	f0 e0       	ldi	r31, 0x00	; 0
     7be:	80 81       	ld	r24, Z
     7c0:	8f 7d       	andi	r24, 0xDF	; 223
     7c2:	80 83       	st	Z, r24
}
     7c4:	ff 91       	pop	r31
     7c6:	ef 91       	pop	r30
     7c8:	8f 91       	pop	r24
     7ca:	0f 90       	pop	r0
     7cc:	0b be       	out	0x3b, r0	; 59
     7ce:	0f 90       	pop	r0
     7d0:	0f be       	out	0x3f, r0	; 63
     7d2:	0f 90       	pop	r0
     7d4:	1f 90       	pop	r1
     7d6:	18 95       	reti

000007d8 <__vector_25>:

/*****************************************************************************
*****************************************************************************/
ISR(USARTx_RX_vect)
{
     7d8:	1f 92       	push	r1
     7da:	0f 92       	push	r0
     7dc:	0f b6       	in	r0, 0x3f	; 63
     7de:	0f 92       	push	r0
     7e0:	0b b6       	in	r0, 0x3b	; 59
     7e2:	0f 92       	push	r0
     7e4:	11 24       	eor	r1, r1
     7e6:	2f 93       	push	r18
     7e8:	3f 93       	push	r19
     7ea:	4f 93       	push	r20
     7ec:	8f 93       	push	r24
     7ee:	9f 93       	push	r25
     7f0:	ef 93       	push	r30
     7f2:	ff 93       	push	r31
  PRAGMA(diag_suppress=Pa082);

  uint8_t status = UCSRxA;
     7f4:	80 91 c0 00 	lds	r24, 0x00C0
  uint8_t byte = UDRx;
     7f8:	40 91 c6 00 	lds	r20, 0x00C6

  if (0 == (status & ((1 << FE1) | (1 << DOR1) | (1 << UPE1))))
     7fc:	8c 71       	andi	r24, 0x1C	; 28
     7fe:	b1 f5       	brne	.+108    	; 0x86c <__vector_25+0x94>
  {
    if (rxFifo.bytes == rxFifo.size)
     800:	20 91 9c 02 	lds	r18, 0x029C
     804:	30 91 9d 02 	lds	r19, 0x029D
     808:	80 91 9a 02 	lds	r24, 0x029A
     80c:	90 91 9b 02 	lds	r25, 0x029B
     810:	28 17       	cp	r18, r24
     812:	39 07       	cpc	r19, r25
     814:	59 f1       	breq	.+86     	; 0x86c <__vector_25+0x94>
      return;

    rxFifo.data[rxFifo.tail++] = byte;
     816:	e0 91 9e 02 	lds	r30, 0x029E
     81a:	f0 91 9f 02 	lds	r31, 0x029F
     81e:	80 91 98 02 	lds	r24, 0x0298
     822:	90 91 99 02 	lds	r25, 0x0299
     826:	e8 0f       	add	r30, r24
     828:	f9 1f       	adc	r31, r25
     82a:	40 83       	st	Z, r20
     82c:	01 96       	adiw	r24, 0x01	; 1
     82e:	90 93 99 02 	sts	0x0299, r25
     832:	80 93 98 02 	sts	0x0298, r24
    if (rxFifo.tail == rxFifo.size)
     836:	20 91 98 02 	lds	r18, 0x0298
     83a:	30 91 99 02 	lds	r19, 0x0299
     83e:	80 91 9a 02 	lds	r24, 0x029A
     842:	90 91 9b 02 	lds	r25, 0x029B
     846:	28 17       	cp	r18, r24
     848:	39 07       	cpc	r19, r25
     84a:	21 f4       	brne	.+8      	; 0x854 <__vector_25+0x7c>
      rxFifo.tail = 0;
     84c:	10 92 99 02 	sts	0x0299, r1
     850:	10 92 98 02 	sts	0x0298, r1
    rxFifo.bytes++;
     854:	80 91 9c 02 	lds	r24, 0x029C
     858:	90 91 9d 02 	lds	r25, 0x029D
     85c:	01 96       	adiw	r24, 0x01	; 1
     85e:	90 93 9d 02 	sts	0x029D, r25
     862:	80 93 9c 02 	sts	0x029C, r24

    newData = true;
     866:	81 e0       	ldi	r24, 0x01	; 1
     868:	80 93 94 02 	sts	0x0294, r24
  }

  PRAGMA(diag_default=Pa082);
}
     86c:	ff 91       	pop	r31
     86e:	ef 91       	pop	r30
     870:	9f 91       	pop	r25
     872:	8f 91       	pop	r24
     874:	4f 91       	pop	r20
     876:	3f 91       	pop	r19
     878:	2f 91       	pop	r18
     87a:	0f 90       	pop	r0
     87c:	0b be       	out	0x3b, r0	; 59
     87e:	0f 90       	pop	r0
     880:	0f be       	out	0x3f, r0	; 63
     882:	0f 90       	pop	r0
     884:	1f 90       	pop	r1
     886:	18 95       	reti

00000888 <HAL_UartTaskHandler>:

/*****************************************************************************
*****************************************************************************/
void HAL_UartTaskHandler(void)
{
  if (txFifo.bytes && udrEmpty)
     888:	80 91 a6 02 	lds	r24, 0x02A6
     88c:	90 91 a7 02 	lds	r25, 0x02A7
     890:	00 97       	sbiw	r24, 0x00	; 0
     892:	89 f1       	breq	.+98     	; 0x8f6 <HAL_UartTaskHandler+0x6e>
     894:	20 91 95 02 	lds	r18, 0x0295
     898:	22 23       	and	r18, r18
     89a:	69 f1       	breq	.+90     	; 0x8f6 <HAL_UartTaskHandler+0x6e>
  {
    uint8_t byte;

    byte = txFifo.data[txFifo.head++];
     89c:	20 91 a0 02 	lds	r18, 0x02A0
     8a0:	30 91 a1 02 	lds	r19, 0x02A1
     8a4:	e0 91 a8 02 	lds	r30, 0x02A8
     8a8:	f0 91 a9 02 	lds	r31, 0x02A9
     8ac:	e2 0f       	add	r30, r18
     8ae:	f3 1f       	adc	r31, r19
     8b0:	60 81       	ld	r22, Z
     8b2:	2f 5f       	subi	r18, 0xFF	; 255
     8b4:	3f 4f       	sbci	r19, 0xFF	; 255
     8b6:	30 93 a1 02 	sts	0x02A1, r19
     8ba:	20 93 a0 02 	sts	0x02A0, r18
    if (txFifo.head == txFifo.size)
     8be:	40 91 a4 02 	lds	r20, 0x02A4
     8c2:	50 91 a5 02 	lds	r21, 0x02A5
     8c6:	24 17       	cp	r18, r20
     8c8:	35 07       	cpc	r19, r21
     8ca:	21 f4       	brne	.+8      	; 0x8d4 <HAL_UartTaskHandler+0x4c>
      txFifo.head = 0;
     8cc:	10 92 a1 02 	sts	0x02A1, r1
     8d0:	10 92 a0 02 	sts	0x02A0, r1
    txFifo.bytes--;
     8d4:	01 97       	sbiw	r24, 0x01	; 1
     8d6:	90 93 a7 02 	sts	0x02A7, r25
     8da:	80 93 a6 02 	sts	0x02A6, r24

    ATOMIC_SECTION_ENTER
     8de:	9f b7       	in	r25, 0x3f	; 63
     8e0:	f8 94       	cli
      UDRx = byte;
     8e2:	60 93 c6 00 	sts	0x00C6, r22
      UCSRxB |= (1 << UDRIE1);
     8e6:	80 91 c1 00 	lds	r24, 0x00C1
     8ea:	80 62       	ori	r24, 0x20	; 32
     8ec:	80 93 c1 00 	sts	0x00C1, r24
      udrEmpty = false;
     8f0:	10 92 95 02 	sts	0x0295, r1
    ATOMIC_SECTION_LEAVE
     8f4:	9f bf       	out	0x3f, r25	; 63

  {
    uint16_t bytes;
    bool new;

    ATOMIC_SECTION_ENTER
     8f6:	3f b7       	in	r19, 0x3f	; 63
     8f8:	f8 94       	cli
      new = newData;
     8fa:	20 91 94 02 	lds	r18, 0x0294
      newData = false;
     8fe:	10 92 94 02 	sts	0x0294, r1
      bytes = rxFifo.bytes;
     902:	80 91 9c 02 	lds	r24, 0x029C
     906:	90 91 9d 02 	lds	r25, 0x029D
    ATOMIC_SECTION_LEAVE
     90a:	3f bf       	out	0x3f, r19	; 63

    if (new)
     90c:	22 23       	and	r18, r18
     90e:	11 f0       	breq	.+4      	; 0x914 <HAL_UartTaskHandler+0x8c>
      HAL_UartBytesReceived(bytes);
     910:	0e 94 ec 0e 	call	0x1dd8	; 0x1dd8 <HAL_UartBytesReceived>
     914:	08 95       	ret

00000916 <NWK_Init>:

/*****************************************************************************
*****************************************************************************/
void NWK_Init(void)
{
  nwkIb.nwkSeqNum = 0;
     916:	10 92 d9 08 	sts	0x08D9, r1
  nwkIb.macSeqNum = 0;
     91a:	10 92 da 08 	sts	0x08DA, r1
  nwkIb.addr = 0;
     91e:	e5 ed       	ldi	r30, 0xD5	; 213
     920:	f8 e0       	ldi	r31, 0x08	; 8
     922:	11 82       	std	Z+1, r1	; 0x01
     924:	10 82       	st	Z, r1

  for (uint8_t i = 0; i < NWK_MAX_ENDPOINTS_AMOUNT; i++)
    nwkIb.endpoint[i] = NULL;
     926:	17 82       	std	Z+7, r1	; 0x07
     928:	16 82       	std	Z+6, r1	; 0x06
     92a:	11 86       	std	Z+9, r1	; 0x09
     92c:	10 86       	std	Z+8, r1	; 0x08
     92e:	13 86       	std	Z+11, r1	; 0x0b
     930:	12 86       	std	Z+10, r1	; 0x0a

  nwkTxInit();
     932:	0e 94 fa 09 	call	0x13f4	; 0x13f4 <nwkTxInit>
  nwkRxInit();
     936:	0e 94 92 07 	call	0xf24	; 0xf24 <nwkRxInit>
  nwkFrameInit();
     93a:	0e 94 ad 05 	call	0xb5a	; 0xb5a <nwkFrameInit>
  nwkDataReqInit();
     93e:	0e 94 fc 04 	call	0x9f8	; 0x9f8 <nwkDataReqInit>

#ifdef NWK_ENABLE_ROUTING
  nwkRouteInit();
     942:	0e 94 37 06 	call	0xc6e	; 0xc6e <nwkRouteInit>
#endif

#ifdef NWK_ENABLE_SECURITY
  nwkSecurityInit();
#endif
}
     946:	08 95       	ret

00000948 <NWK_SetAddr>:

/*****************************************************************************
*****************************************************************************/
void NWK_SetAddr(uint16_t addr)
{
  nwkIb.addr = addr;
     948:	90 93 d6 08 	sts	0x08D6, r25
     94c:	80 93 d5 08 	sts	0x08D5, r24
  PHY_SetShortAddr(addr);
     950:	0e 94 df 0b 	call	0x17be	; 0x17be <PHY_SetShortAddr>
}
     954:	08 95       	ret

00000956 <NWK_SetPanId>:

/*****************************************************************************
*****************************************************************************/
void NWK_SetPanId(uint16_t panId)
{
  nwkIb.panId = panId;
     956:	90 93 d8 08 	sts	0x08D8, r25
     95a:	80 93 d7 08 	sts	0x08D7, r24
  PHY_SetPanId(panId);
     95e:	0e 94 d5 0b 	call	0x17aa	; 0x17aa <PHY_SetPanId>
}
     962:	08 95       	ret

00000964 <NWK_OpenEndpoint>:

/*****************************************************************************
*****************************************************************************/
void NWK_OpenEndpoint(uint8_t id, bool (*handler)(NWK_DataInd_t *ind))
{
  nwkIb.endpoint[id] = handler;
     964:	e8 2f       	mov	r30, r24
     966:	f0 e0       	ldi	r31, 0x00	; 0
     968:	ee 0f       	add	r30, r30
     96a:	ff 1f       	adc	r31, r31
     96c:	e5 52       	subi	r30, 0x25	; 37
     96e:	f7 4f       	sbci	r31, 0xF7	; 247
     970:	71 83       	std	Z+1, r23	; 0x01
     972:	60 83       	st	Z, r22
}
     974:	08 95       	ret

00000976 <NWK_Busy>:

/*****************************************************************************
*****************************************************************************/
bool NWK_Busy(void)
{
  return nwkRxBusy() || nwkTxBusy() || nwkDataReqBusy() || PHY_Busy();
     976:	0e 94 e7 07 	call	0xfce	; 0xfce <nwkRxBusy>
     97a:	88 23       	and	r24, r24
     97c:	59 f4       	brne	.+22     	; 0x994 <NWK_Busy+0x1e>
     97e:	0e 94 be 0a 	call	0x157c	; 0x157c <nwkTxBusy>
     982:	88 23       	and	r24, r24
     984:	39 f4       	brne	.+14     	; 0x994 <NWK_Busy+0x1e>
     986:	0e 94 16 05 	call	0xa2c	; 0xa2c <nwkDataReqBusy>
     98a:	88 23       	and	r24, r24
     98c:	31 f4       	brne	.+12     	; 0x99a <NWK_Busy+0x24>
     98e:	0e 94 e9 0b 	call	0x17d2	; 0x17d2 <PHY_Busy>
     992:	08 95       	ret
     994:	81 e0       	ldi	r24, 0x01	; 1
     996:	90 e0       	ldi	r25, 0x00	; 0
     998:	08 95       	ret
     99a:	81 e0       	ldi	r24, 0x01	; 1
     99c:	90 e0       	ldi	r25, 0x00	; 0
}
     99e:	08 95       	ret

000009a0 <NWK_SleepReq>:

/*****************************************************************************
*****************************************************************************/
void NWK_SleepReq(void)
{
  PHY_Sleep();
     9a0:	0e 94 f9 0b 	call	0x17f2	; 0x17f2 <PHY_Sleep>
}
     9a4:	08 95       	ret

000009a6 <NWK_WakeupReq>:

/*****************************************************************************
*****************************************************************************/
void NWK_WakeupReq(void)
{
  PHY_Wakeup();
     9a6:	0e 94 05 0c 	call	0x180a	; 0x180a <PHY_Wakeup>
}
     9aa:	08 95       	ret

000009ac <NWK_TaskHandler>:

/*****************************************************************************
*****************************************************************************/
void NWK_TaskHandler(void)
{
  nwkRxTaskHandler();
     9ac:	0e 94 ee 07 	call	0xfdc	; 0xfdc <nwkRxTaskHandler>
  nwkTxTaskHandler();
     9b0:	0e 94 e1 0a 	call	0x15c2	; 0x15c2 <nwkTxTaskHandler>
  nwkDataReqTaskHandler();
     9b4:	0e 94 20 05 	call	0xa40	; 0xa40 <nwkDataReqTaskHandler>
#ifdef NWK_ENABLE_SECURITY
  nwkSecurityTaskHandler();
#endif
}
     9b8:	08 95       	ret

000009ba <nwkDataReqTxConf>:

/*****************************************************************************
*****************************************************************************/
static void nwkDataReqTxConf(NwkFrame_t *frame)
{
  for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next)
     9ba:	e0 91 ac 03 	lds	r30, 0x03AC
     9be:	f0 91 ad 03 	lds	r31, 0x03AD
     9c2:	15 c0       	rjmp	.+42     	; 0x9ee <nwkDataReqTxConf+0x34>
  {
    if (req->frame == frame)
     9c4:	22 81       	ldd	r18, Z+2	; 0x02
     9c6:	33 81       	ldd	r19, Z+3	; 0x03
     9c8:	28 17       	cp	r18, r24
     9ca:	39 07       	cpc	r19, r25
     9cc:	69 f4       	brne	.+26     	; 0x9e8 <nwkDataReqTxConf+0x2e>
    {
      req->status = frame->tx.status;
     9ce:	dc 01       	movw	r26, r24
     9d0:	a1 58       	subi	r26, 0x81	; 129
     9d2:	bf 4f       	sbci	r27, 0xFF	; 255
     9d4:	2c 91       	ld	r18, X
     9d6:	27 87       	std	Z+15, r18	; 0x0f
      req->control = frame->tx.control;
     9d8:	dc 01       	movw	r26, r24
     9da:	ae 57       	subi	r26, 0x7E	; 126
     9dc:	bf 4f       	sbci	r27, 0xFF	; 255
     9de:	2c 91       	ld	r18, X
     9e0:	20 8b       	std	Z+16, r18	; 0x10
      req->state = NWK_DATA_REQ_STATE_CONFIRM;
     9e2:	22 e0       	ldi	r18, 0x02	; 2
     9e4:	24 83       	std	Z+4, r18	; 0x04
      break;
     9e6:	05 c0       	rjmp	.+10     	; 0x9f2 <nwkDataReqTxConf+0x38>

/*****************************************************************************
*****************************************************************************/
static void nwkDataReqTxConf(NwkFrame_t *frame)
{
  for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next)
     9e8:	01 90       	ld	r0, Z+
     9ea:	f0 81       	ld	r31, Z
     9ec:	e0 2d       	mov	r30, r0
     9ee:	30 97       	sbiw	r30, 0x00	; 0
     9f0:	49 f7       	brne	.-46     	; 0x9c4 <nwkDataReqTxConf+0xa>
      req->state = NWK_DATA_REQ_STATE_CONFIRM;
      break;
    }
  }

  nwkFrameFree(frame);
     9f2:	0e 94 da 05 	call	0xbb4	; 0xbb4 <nwkFrameFree>
}
     9f6:	08 95       	ret

000009f8 <nwkDataReqInit>:

/*****************************************************************************
*****************************************************************************/
void nwkDataReqInit(void)
{
  nwkDataReqQueue = NULL;
     9f8:	10 92 ad 03 	sts	0x03AD, r1
     9fc:	10 92 ac 03 	sts	0x03AC, r1
}
     a00:	08 95       	ret

00000a02 <NWK_DataReq>:

/*****************************************************************************
*****************************************************************************/
void NWK_DataReq(NWK_DataReq_t *req)
{
     a02:	fc 01       	movw	r30, r24
  req->state = NWK_DATA_REQ_STATE_INITIAL;
     a04:	14 82       	std	Z+4, r1	; 0x04
  req->status = NWK_SUCCESS_STATUS;
     a06:	17 86       	std	Z+15, r1	; 0x0f
  req->frame = NULL;
     a08:	13 82       	std	Z+3, r1	; 0x03
     a0a:	12 82       	std	Z+2, r1	; 0x02

  if (NULL == nwkDataReqQueue)
     a0c:	80 91 ac 03 	lds	r24, 0x03AC
     a10:	90 91 ad 03 	lds	r25, 0x03AD
     a14:	00 97       	sbiw	r24, 0x00	; 0
     a16:	19 f4       	brne	.+6      	; 0xa1e <NWK_DataReq+0x1c>
  {
    req->next = NULL;
     a18:	11 82       	std	Z+1, r1	; 0x01
     a1a:	10 82       	st	Z, r1
     a1c:	02 c0       	rjmp	.+4      	; 0xa22 <NWK_DataReq+0x20>
    nwkDataReqQueue = req;
  }
  else
  {
    req->next = nwkDataReqQueue;
     a1e:	91 83       	std	Z+1, r25	; 0x01
     a20:	80 83       	st	Z, r24
    nwkDataReqQueue = req;
     a22:	f0 93 ad 03 	sts	0x03AD, r31
     a26:	e0 93 ac 03 	sts	0x03AC, r30
     a2a:	08 95       	ret

00000a2c <nwkDataReqBusy>:

/*****************************************************************************
*****************************************************************************/
bool nwkDataReqBusy(void)
{
  return NULL != nwkDataReqQueue;
     a2c:	81 e0       	ldi	r24, 0x01	; 1
     a2e:	20 91 ac 03 	lds	r18, 0x03AC
     a32:	30 91 ad 03 	lds	r19, 0x03AD
     a36:	21 15       	cp	r18, r1
     a38:	31 05       	cpc	r19, r1
     a3a:	09 f4       	brne	.+2      	; 0xa3e <nwkDataReqBusy+0x12>
     a3c:	80 e0       	ldi	r24, 0x00	; 0
}
     a3e:	08 95       	ret

00000a40 <nwkDataReqTaskHandler>:

/*****************************************************************************
*****************************************************************************/
void nwkDataReqTaskHandler(void)
{
     a40:	0f 93       	push	r16
     a42:	1f 93       	push	r17
     a44:	cf 93       	push	r28
     a46:	df 93       	push	r29
  for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next)
     a48:	e0 91 ac 03 	lds	r30, 0x03AC
     a4c:	f0 91 ad 03 	lds	r31, 0x03AD
     a50:	ef 01       	movw	r28, r30
     a52:	7b c0       	rjmp	.+246    	; 0xb4a <nwkDataReqTaskHandler+0x10a>
  {
    switch (req->state)
     a54:	8c 81       	ldd	r24, Y+4	; 0x04
     a56:	88 23       	and	r24, r24
     a58:	21 f0       	breq	.+8      	; 0xa62 <nwkDataReqTaskHandler+0x22>
     a5a:	82 30       	cpi	r24, 0x02	; 2
     a5c:	09 f0       	breq	.+2      	; 0xa60 <nwkDataReqTaskHandler+0x20>
     a5e:	72 c0       	rjmp	.+228    	; 0xb44 <nwkDataReqTaskHandler+0x104>
     a60:	58 c0       	rjmp	.+176    	; 0xb12 <nwkDataReqTaskHandler+0xd2>
#ifdef NWK_ENABLE_SECURITY
  if (req->options & NWK_OPT_ENABLE_SECURITY)
    size += NWK_SECURITY_MIC_SIZE;
#endif

  if (NULL == (frame = nwkFrameAlloc(size)))
     a62:	8c 85       	ldd	r24, Y+12	; 0x0c
     a64:	0e 94 b4 05 	call	0xb68	; 0xb68 <nwkFrameAlloc>
     a68:	8c 01       	movw	r16, r24
     a6a:	00 97       	sbiw	r24, 0x00	; 0
     a6c:	21 f4       	brne	.+8      	; 0xa76 <nwkDataReqTaskHandler+0x36>
  {
    req->state = NWK_DATA_REQ_STATE_CONFIRM;
     a6e:	82 e0       	ldi	r24, 0x02	; 2
     a70:	8c 83       	std	Y+4, r24	; 0x04
    req->status = NWK_OUT_OF_MEMORY_STATUS;
     a72:	8f 87       	std	Y+15, r24	; 0x0f
     a74:	6d c0       	rjmp	.+218    	; 0xb50 <nwkDataReqTaskHandler+0x110>
    return;
  }

  req->frame = frame;
     a76:	9b 83       	std	Y+3, r25	; 0x03
     a78:	8a 83       	std	Y+2, r24	; 0x02
  req->state = NWK_DATA_REQ_STATE_WAIT_CONF;
     a7a:	81 e0       	ldi	r24, 0x01	; 1
     a7c:	8c 83       	std	Y+4, r24	; 0x04

  frame->tx.confirm = nwkDataReqTxConf;
     a7e:	f8 01       	movw	r30, r16
     a80:	ed 57       	subi	r30, 0x7D	; 125
     a82:	ff 4f       	sbci	r31, 0xFF	; 255
     a84:	8d ed       	ldi	r24, 0xDD	; 221
     a86:	94 e0       	ldi	r25, 0x04	; 4
     a88:	91 83       	std	Z+1, r25	; 0x01
     a8a:	80 83       	st	Z, r24
  frame->tx.control = req->options & NWK_OPT_BROADCAST_PAN_ID ? NWK_TX_CONTROL_BROADCAST_PAN_ID : 0;
     a8c:	f8 01       	movw	r30, r16
     a8e:	ee 57       	subi	r30, 0x7E	; 126
     a90:	ff 4f       	sbci	r31, 0xFF	; 255
     a92:	99 85       	ldd	r25, Y+9	; 0x09
     a94:	81 e0       	ldi	r24, 0x01	; 1
     a96:	92 ff       	sbrs	r25, 2
     a98:	80 e0       	ldi	r24, 0x00	; 0
     a9a:	80 83       	st	Z, r24

  frame->data.header.nwkFcf.ackRequest = req->options & NWK_OPT_ACK_REQUEST ? 1 : 0;
     a9c:	99 85       	ldd	r25, Y+9	; 0x09
     a9e:	91 70       	andi	r25, 0x01	; 1
     aa0:	f8 01       	movw	r30, r16
     aa2:	83 85       	ldd	r24, Z+11	; 0x0b
     aa4:	8e 7f       	andi	r24, 0xFE	; 254
     aa6:	89 2b       	or	r24, r25
     aa8:	83 87       	std	Z+11, r24	; 0x0b
#ifdef NWK_ENABLE_SECURITY
  frame->data.header.nwkFcf.securityEnabled = req->options & NWK_OPT_ENABLE_SECURITY ? 1 : 0;
#endif
  frame->data.header.nwkFcf.linkLocal = req->options & NWK_OPT_LINK_LOCAL ? 1 : 0;
     aaa:	99 85       	ldd	r25, Y+9	; 0x09
     aac:	81 e0       	ldi	r24, 0x01	; 1
     aae:	93 ff       	sbrs	r25, 3
     ab0:	80 e0       	ldi	r24, 0x00	; 0
     ab2:	98 2f       	mov	r25, r24
     ab4:	99 0f       	add	r25, r25
     ab6:	99 0f       	add	r25, r25
     ab8:	f8 01       	movw	r30, r16
     aba:	83 85       	ldd	r24, Z+11	; 0x0b
     abc:	83 70       	andi	r24, 0x03	; 3
  frame->data.header.nwkFcf.reserved = 0;
     abe:	89 2b       	or	r24, r25
     ac0:	83 87       	std	Z+11, r24	; 0x0b
  frame->data.header.nwkSeq = ++nwkIb.nwkSeqNum;
     ac2:	80 91 d9 08 	lds	r24, 0x08D9
     ac6:	8f 5f       	subi	r24, 0xFF	; 255
     ac8:	80 93 d9 08 	sts	0x08D9, r24
     acc:	84 87       	std	Z+12, r24	; 0x0c
  frame->data.header.nwkSrcAddr = nwkIb.addr;
     ace:	80 91 d5 08 	lds	r24, 0x08D5
     ad2:	90 91 d6 08 	lds	r25, 0x08D6
     ad6:	96 87       	std	Z+14, r25	; 0x0e
     ad8:	85 87       	std	Z+13, r24	; 0x0d
  frame->data.header.nwkDstAddr = req->dstAddr;
     ada:	8d 81       	ldd	r24, Y+5	; 0x05
     adc:	9e 81       	ldd	r25, Y+6	; 0x06
     ade:	90 8b       	std	Z+16, r25	; 0x10
     ae0:	87 87       	std	Z+15, r24	; 0x0f
  frame->data.header.nwkSrcEndpoint = req->srcEndpoint;
     ae2:	98 85       	ldd	r25, Y+8	; 0x08
     ae4:	9f 70       	andi	r25, 0x0F	; 15
     ae6:	81 89       	ldd	r24, Z+17	; 0x11
     ae8:	80 7f       	andi	r24, 0xF0	; 240
     aea:	89 2b       	or	r24, r25
     aec:	81 8b       	std	Z+17, r24	; 0x11
  frame->data.header.nwkDstEndpoint = req->dstEndpoint;
     aee:	9f 81       	ldd	r25, Y+7	; 0x07
     af0:	92 95       	swap	r25
     af2:	90 7f       	andi	r25, 0xF0	; 240
     af4:	8f 70       	andi	r24, 0x0F	; 15
     af6:	89 2b       	or	r24, r25
     af8:	81 8b       	std	Z+17, r24	; 0x11

  memcpy(frame->data.payload, req->data, req->size);
     afa:	c8 01       	movw	r24, r16
     afc:	42 96       	adiw	r24, 0x12	; 18
     afe:	4c 85       	ldd	r20, Y+12	; 0x0c
     b00:	6a 85       	ldd	r22, Y+10	; 0x0a
     b02:	7b 85       	ldd	r23, Y+11	; 0x0b
     b04:	50 e0       	ldi	r21, 0x00	; 0
     b06:	0e 94 5d 11 	call	0x22ba	; 0x22ba <memcpy>

  nwkTxFrame(frame);
     b0a:	c8 01       	movw	r24, r16
     b0c:	0e 94 15 0a 	call	0x142a	; 0x142a <nwkTxFrame>
     b10:	1f c0       	rjmp	.+62     	; 0xb50 <nwkDataReqTaskHandler+0x110>

/*****************************************************************************
*****************************************************************************/
static void nwkDataReqConfirm(NWK_DataReq_t *req)
{
  if (nwkDataReqQueue == req)
     b12:	ec 17       	cp	r30, r28
     b14:	fd 07       	cpc	r31, r29
     b16:	41 f4       	brne	.+16     	; 0xb28 <nwkDataReqTaskHandler+0xe8>
  {
    nwkDataReqQueue = nwkDataReqQueue->next;
     b18:	88 81       	ld	r24, Y
     b1a:	99 81       	ldd	r25, Y+1	; 0x01
     b1c:	90 93 ad 03 	sts	0x03AD, r25
     b20:	80 93 ac 03 	sts	0x03AC, r24
     b24:	0a c0       	rjmp	.+20     	; 0xb3a <nwkDataReqTaskHandler+0xfa>
  }
  else
  {
    NWK_DataReq_t *prev = nwkDataReqQueue;
    while (prev->next != req)
     b26:	fc 01       	movw	r30, r24
     b28:	80 81       	ld	r24, Z
     b2a:	91 81       	ldd	r25, Z+1	; 0x01
     b2c:	8c 17       	cp	r24, r28
     b2e:	9d 07       	cpc	r25, r29
     b30:	d1 f7       	brne	.-12     	; 0xb26 <nwkDataReqTaskHandler+0xe6>
      prev = prev->next;
    prev->next = ((NWK_DataReq_t *)prev->next)->next;
     b32:	88 81       	ld	r24, Y
     b34:	99 81       	ldd	r25, Y+1	; 0x01
     b36:	91 83       	std	Z+1, r25	; 0x01
     b38:	80 83       	st	Z, r24
  }

  req->confirm(req);
     b3a:	ed 85       	ldd	r30, Y+13	; 0x0d
     b3c:	fe 85       	ldd	r31, Y+14	; 0x0e
     b3e:	ce 01       	movw	r24, r28
     b40:	09 95       	icall
     b42:	06 c0       	rjmp	.+12     	; 0xb50 <nwkDataReqTaskHandler+0x110>

/*****************************************************************************
*****************************************************************************/
void nwkDataReqTaskHandler(void)
{
  for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next)
     b44:	09 90       	ld	r0, Y+
     b46:	d8 81       	ld	r29, Y
     b48:	c0 2d       	mov	r28, r0
     b4a:	20 97       	sbiw	r28, 0x00	; 0
     b4c:	09 f0       	breq	.+2      	; 0xb50 <nwkDataReqTaskHandler+0x110>
     b4e:	82 cf       	rjmp	.-252    	; 0xa54 <nwkDataReqTaskHandler+0x14>

      default:
        break;
    };
  }
}
     b50:	df 91       	pop	r29
     b52:	cf 91       	pop	r28
     b54:	1f 91       	pop	r17
     b56:	0f 91       	pop	r16
     b58:	08 95       	ret

00000b5a <nwkFrameInit>:
/*****************************************************************************
*****************************************************************************/
void nwkFrameInit(void)
{
  for (int i = 0; i < NWK_BUFFERS_AMOUNT; i++)
    nwkFrameFrames[i].state = NWK_FRAME_STATE_FREE;
     b5a:	10 92 ae 03 	sts	0x03AE, r1
     b5e:	10 92 33 04 	sts	0x0433, r1
     b62:	10 92 b8 04 	sts	0x04B8, r1
}
     b66:	08 95       	ret

00000b68 <nwkFrameAlloc>:
*****************************************************************************/
NwkFrame_t *nwkFrameAlloc(uint8_t size)
{
  for (int i = 0; i < NWK_BUFFERS_AMOUNT; i++)
  {
    if (NWK_FRAME_STATE_FREE == nwkFrameFrames[i].state)
     b68:	90 91 ae 03 	lds	r25, 0x03AE
     b6c:	99 23       	and	r25, r25
     b6e:	59 f0       	breq	.+22     	; 0xb86 <nwkFrameAlloc+0x1e>
     b70:	90 91 33 04 	lds	r25, 0x0433
     b74:	99 23       	and	r25, r25
     b76:	51 f0       	breq	.+20     	; 0xb8c <nwkFrameAlloc+0x24>
     b78:	90 91 b8 04 	lds	r25, 0x04B8
     b7c:	99 23       	and	r25, r25
     b7e:	b9 f4       	brne	.+46     	; 0xbae <nwkFrameAlloc+0x46>

/*****************************************************************************
*****************************************************************************/
NwkFrame_t *nwkFrameAlloc(uint8_t size)
{
  for (int i = 0; i < NWK_BUFFERS_AMOUNT; i++)
     b80:	22 e0       	ldi	r18, 0x02	; 2
     b82:	30 e0       	ldi	r19, 0x00	; 0
     b84:	05 c0       	rjmp	.+10     	; 0xb90 <nwkFrameAlloc+0x28>
     b86:	20 e0       	ldi	r18, 0x00	; 0
     b88:	30 e0       	ldi	r19, 0x00	; 0
     b8a:	02 c0       	rjmp	.+4      	; 0xb90 <nwkFrameAlloc+0x28>
     b8c:	21 e0       	ldi	r18, 0x01	; 1
     b8e:	30 e0       	ldi	r19, 0x00	; 0
  {
    if (NWK_FRAME_STATE_FREE == nwkFrameFrames[i].state)
    {
      nwkFrameFrames[i].size = sizeof(NwkFrameHeader_t) + size;
     b90:	45 e8       	ldi	r20, 0x85	; 133
     b92:	50 e0       	ldi	r21, 0x00	; 0
     b94:	24 9f       	mul	r18, r20
     b96:	f0 01       	movw	r30, r0
     b98:	25 9f       	mul	r18, r21
     b9a:	f0 0d       	add	r31, r0
     b9c:	34 9f       	mul	r19, r20
     b9e:	f0 0d       	add	r31, r0
     ba0:	11 24       	eor	r1, r1
     ba2:	e2 55       	subi	r30, 0x52	; 82
     ba4:	fc 4f       	sbci	r31, 0xFC	; 252
     ba6:	80 5f       	subi	r24, 0xF0	; 240
     ba8:	81 83       	std	Z+1, r24	; 0x01
      return &nwkFrameFrames[i];
     baa:	cf 01       	movw	r24, r30
     bac:	08 95       	ret
    }
  }
  return NULL;
     bae:	80 e0       	ldi	r24, 0x00	; 0
     bb0:	90 e0       	ldi	r25, 0x00	; 0
}
     bb2:	08 95       	ret

00000bb4 <nwkFrameFree>:

/*****************************************************************************
*****************************************************************************/
void nwkFrameFree(NwkFrame_t *frame)
{
  frame->state = NWK_FRAME_STATE_FREE;
     bb4:	fc 01       	movw	r30, r24
     bb6:	10 82       	st	Z, r1
}
     bb8:	08 95       	ret

00000bba <nwkFrameByIndex>:

/*****************************************************************************
*****************************************************************************/
NwkFrame_t *nwkFrameByIndex(uint8_t i)
{
  return &nwkFrameFrames[i];
     bba:	48 2f       	mov	r20, r24
     bbc:	50 e0       	ldi	r21, 0x00	; 0
     bbe:	25 e8       	ldi	r18, 0x85	; 133
     bc0:	30 e0       	ldi	r19, 0x00	; 0
     bc2:	42 9f       	mul	r20, r18
     bc4:	c0 01       	movw	r24, r0
     bc6:	43 9f       	mul	r20, r19
     bc8:	90 0d       	add	r25, r0
     bca:	52 9f       	mul	r21, r18
     bcc:	90 0d       	add	r25, r0
     bce:	11 24       	eor	r1, r1
     bd0:	82 55       	subi	r24, 0x52	; 82
     bd2:	9c 4f       	sbci	r25, 0xFC	; 252
}
     bd4:	08 95       	ret

00000bd6 <nwkFrameCommandInit>:

/*****************************************************************************
*****************************************************************************/
void nwkFrameCommandInit(NwkFrame_t *frame)
{
     bd6:	fc 01       	movw	r30, r24
  frame->tx.status = NWK_SUCCESS_STATUS;
     bd8:	dc 01       	movw	r26, r24
     bda:	a1 58       	subi	r26, 0x81	; 129
     bdc:	bf 4f       	sbci	r27, 0xFF	; 255
     bde:	1c 92       	st	X, r1
  frame->tx.timeout = 0;
     be0:	dc 01       	movw	r26, r24
     be2:	a0 58       	subi	r26, 0x80	; 128
     be4:	bf 4f       	sbci	r27, 0xFF	; 255
     be6:	1d 92       	st	X+, r1
     be8:	1c 92       	st	X, r1
  frame->tx.control = 0;
     bea:	dc 01       	movw	r26, r24
     bec:	ae 57       	subi	r26, 0x7E	; 126
     bee:	bf 4f       	sbci	r27, 0xFF	; 255
     bf0:	1c 92       	st	X, r1
  frame->tx.confirm = NULL;
     bf2:	dc 01       	movw	r26, r24
     bf4:	ad 57       	subi	r26, 0x7D	; 125
     bf6:	bf 4f       	sbci	r27, 0xFF	; 255
     bf8:	11 96       	adiw	r26, 0x01	; 1
     bfa:	1c 92       	st	X, r1
     bfc:	1e 92       	st	-X, r1

  frame->data.header.nwkFcf.ackRequest = 0;
  frame->data.header.nwkFcf.securityEnabled = 0;
  frame->data.header.nwkFcf.linkLocal = 0;
  frame->data.header.nwkFcf.reserved = 0;
     bfe:	13 86       	std	Z+11, r1	; 0x0b
  frame->data.header.nwkSeq = ++nwkIb.nwkSeqNum;
     c00:	80 91 d9 08 	lds	r24, 0x08D9
     c04:	8f 5f       	subi	r24, 0xFF	; 255
     c06:	80 93 d9 08 	sts	0x08D9, r24
     c0a:	84 87       	std	Z+12, r24	; 0x0c
  frame->data.header.nwkSrcAddr = nwkIb.addr;
     c0c:	80 91 d5 08 	lds	r24, 0x08D5
     c10:	90 91 d6 08 	lds	r25, 0x08D6
     c14:	96 87       	std	Z+14, r25	; 0x0e
     c16:	85 87       	std	Z+13, r24	; 0x0d
  frame->data.header.nwkDstAddr = 0;
     c18:	10 8a       	std	Z+16, r1	; 0x10
     c1a:	17 86       	std	Z+15, r1	; 0x0f
  frame->data.header.nwkSrcEndpoint = 0;
  frame->data.header.nwkDstEndpoint = 0;
     c1c:	11 8a       	std	Z+17, r1	; 0x11
}
     c1e:	08 95       	ret

00000c20 <nwkRouteFindRecord>:
      return &nwkRouteTable[i];

  if (NWK_ROUTE_UNKNOWN == dst)
    return &nwkRouteTable[NWK_ROUTE_TABLE_SIZE - 1];

  return NULL;
     c20:	ed e3       	ldi	r30, 0x3D	; 61
     c22:	f5 e0       	ldi	r31, 0x05	; 5

/*****************************************************************************
*****************************************************************************/
static NwkRouteTableRecord_t *nwkRouteFindRecord(uint16_t dst)
{
  for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++)
     c24:	20 e0       	ldi	r18, 0x00	; 0
    if (nwkRouteTable[i].dst == dst)
     c26:	40 81       	ld	r20, Z
     c28:	51 81       	ldd	r21, Z+1	; 0x01
     c2a:	48 17       	cp	r20, r24
     c2c:	59 07       	cpc	r21, r25
     c2e:	59 f4       	brne	.+22     	; 0xc46 <nwkRouteFindRecord+0x26>
      return &nwkRouteTable[i];
     c30:	30 e0       	ldi	r19, 0x00	; 0
     c32:	c9 01       	movw	r24, r18
     c34:	88 0f       	add	r24, r24
     c36:	99 1f       	adc	r25, r25
     c38:	82 0f       	add	r24, r18
     c3a:	93 1f       	adc	r25, r19
     c3c:	88 0f       	add	r24, r24
     c3e:	99 1f       	adc	r25, r25
     c40:	83 5c       	subi	r24, 0xC3	; 195
     c42:	9a 4f       	sbci	r25, 0xFA	; 250
     c44:	08 95       	ret

/*****************************************************************************
*****************************************************************************/
static NwkRouteTableRecord_t *nwkRouteFindRecord(uint16_t dst)
{
  for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++)
     c46:	2f 5f       	subi	r18, 0xFF	; 255
     c48:	36 96       	adiw	r30, 0x06	; 6
     c4a:	24 36       	cpi	r18, 0x64	; 100
     c4c:	61 f7       	brne	.-40     	; 0xc26 <nwkRouteFindRecord+0x6>
    if (nwkRouteTable[i].dst == dst)
      return &nwkRouteTable[i];

  if (NWK_ROUTE_UNKNOWN == dst)
     c4e:	2f ef       	ldi	r18, 0xFF	; 255
     c50:	8f 3f       	cpi	r24, 0xFF	; 255
     c52:	92 07       	cpc	r25, r18
     c54:	19 f4       	brne	.+6      	; 0xc5c <nwkRouteFindRecord+0x3c>
    return &nwkRouteTable[NWK_ROUTE_TABLE_SIZE - 1];
     c56:	8f e8       	ldi	r24, 0x8F	; 143
     c58:	97 e0       	ldi	r25, 0x07	; 7
     c5a:	08 95       	ret

  return NULL;
     c5c:	80 e0       	ldi	r24, 0x00	; 0
     c5e:	90 e0       	ldi	r25, 0x00	; 0
}
     c60:	08 95       	ret

00000c62 <nwkRouteErrorConf>:

/*****************************************************************************
*****************************************************************************/
static void nwkRouteErrorConf(NwkFrame_t *frame)
{
  nwkFrameFree(frame);
     c62:	0e 94 da 05 	call	0xbb4	; 0xbb4 <nwkFrameFree>
}
     c66:	08 95       	ret

00000c68 <nwkRouteTxFrameConf>:

/*****************************************************************************
*****************************************************************************/
static void nwkRouteTxFrameConf(NwkFrame_t *frame)
{
  nwkFrameFree(frame);
     c68:	0e 94 da 05 	call	0xbb4	; 0xbb4 <nwkFrameFree>
}
     c6c:	08 95       	ret

00000c6e <nwkRouteInit>:
static NwkRouteTableRecord_t nwkRouteTable[NWK_ROUTE_TABLE_SIZE];

/*****************************************************************************
*****************************************************************************/
void nwkRouteInit(void)
{
     c6e:	ed e3       	ldi	r30, 0x3D	; 61
     c70:	f5 e0       	ldi	r31, 0x05	; 5
     c72:	24 e6       	ldi	r18, 0x64	; 100
  for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++)
    nwkRouteTable[i].dst = NWK_ROUTE_UNKNOWN;
     c74:	8f ef       	ldi	r24, 0xFF	; 255
     c76:	9f ef       	ldi	r25, 0xFF	; 255
     c78:	91 83       	std	Z+1, r25	; 0x01
     c7a:	80 83       	st	Z, r24
     c7c:	21 50       	subi	r18, 0x01	; 1
     c7e:	36 96       	adiw	r30, 0x06	; 6

/*****************************************************************************
*****************************************************************************/
void nwkRouteInit(void)
{
  for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++)
     c80:	22 23       	and	r18, r18
     c82:	d1 f7       	brne	.-12     	; 0xc78 <nwkRouteInit+0xa>
    nwkRouteTable[i].dst = NWK_ROUTE_UNKNOWN;
}
     c84:	08 95       	ret

00000c86 <nwkRouteRemove>:
*****************************************************************************/
void nwkRouteRemove(uint16_t dst)
{
  NwkRouteTableRecord_t *rec;

  rec = nwkRouteFindRecord(dst);
     c86:	0e 94 10 06 	call	0xc20	; 0xc20 <nwkRouteFindRecord>
  if (rec)
     c8a:	00 97       	sbiw	r24, 0x00	; 0
     c8c:	29 f0       	breq	.+10     	; 0xc98 <nwkRouteRemove+0x12>
    rec->dst = NWK_ROUTE_UNKNOWN;
     c8e:	2f ef       	ldi	r18, 0xFF	; 255
     c90:	3f ef       	ldi	r19, 0xFF	; 255
     c92:	fc 01       	movw	r30, r24
     c94:	31 83       	std	Z+1, r19	; 0x01
     c96:	20 83       	st	Z, r18
     c98:	08 95       	ret

00000c9a <nwkRouteFrameReceived>:
}

/*****************************************************************************
*****************************************************************************/
void nwkRouteFrameReceived(NwkFrame_t *frame)
{
     c9a:	ef 92       	push	r14
     c9c:	ff 92       	push	r15
     c9e:	0f 93       	push	r16
     ca0:	1f 93       	push	r17
     ca2:	cf 93       	push	r28
     ca4:	df 93       	push	r29
     ca6:	ec 01       	movw	r28, r24
  NwkRouteTableRecord_t *rec;
  NwkFrameHeader_t *header = &frame->data.header;

  if ((header->macSrcAddr & NWK_ROUTE_TRANSIT_MASK) &&
     ca8:	09 85       	ldd	r16, Y+9	; 0x09
     caa:	1a 85       	ldd	r17, Y+10	; 0x0a
     cac:	17 ff       	sbrs	r17, 7
     cae:	05 c0       	rjmp	.+10     	; 0xcba <nwkRouteFrameReceived+0x20>
     cb0:	8d 85       	ldd	r24, Y+13	; 0x0d
     cb2:	9e 85       	ldd	r25, Y+14	; 0x0e
     cb4:	08 17       	cp	r16, r24
     cb6:	19 07       	cpc	r17, r25
     cb8:	51 f5       	brne	.+84     	; 0xd0e <nwkRouteFrameReceived+0x74>
      (header->macSrcAddr != header->nwkSrcAddr))
    return;

  if (0xffff == header->macDstPanId)
     cba:	8d 81       	ldd	r24, Y+5	; 0x05
     cbc:	9e 81       	ldd	r25, Y+6	; 0x06
     cbe:	2f ef       	ldi	r18, 0xFF	; 255
     cc0:	8f 3f       	cpi	r24, 0xFF	; 255
     cc2:	92 07       	cpc	r25, r18
     cc4:	21 f1       	breq	.+72     	; 0xd0e <nwkRouteFrameReceived+0x74>
    return;

  rec = nwkRouteFindRecord(header->nwkSrcAddr);
     cc6:	ed 84       	ldd	r14, Y+13	; 0x0d
     cc8:	fe 84       	ldd	r15, Y+14	; 0x0e
     cca:	c7 01       	movw	r24, r14
     ccc:	0e 94 10 06 	call	0xc20	; 0xc20 <nwkRouteFindRecord>
     cd0:	fc 01       	movw	r30, r24
  if (rec)
     cd2:	00 97       	sbiw	r24, 0x00	; 0
     cd4:	69 f0       	breq	.+26     	; 0xcf0 <nwkRouteFrameReceived+0x56>
  {
    if (rec->nextHop != header->macSrcAddr && frame->rx.lqi > rec->lqi)
     cd6:	82 81       	ldd	r24, Z+2	; 0x02
     cd8:	93 81       	ldd	r25, Z+3	; 0x03
     cda:	80 17       	cp	r24, r16
     cdc:	91 07       	cpc	r25, r17
     cde:	99 f0       	breq	.+38     	; 0xd06 <nwkRouteFrameReceived+0x6c>
     ce0:	de 01       	movw	r26, r28
     ce2:	a1 58       	subi	r26, 0x81	; 129
     ce4:	bf 4f       	sbci	r27, 0xFF	; 255
     ce6:	9c 91       	ld	r25, X
     ce8:	85 81       	ldd	r24, Z+5	; 0x05
     cea:	89 17       	cp	r24, r25
     cec:	60 f4       	brcc	.+24     	; 0xd06 <nwkRouteFrameReceived+0x6c>
     cee:	07 c0       	rjmp	.+14     	; 0xcfe <nwkRouteFrameReceived+0x64>
      rec->score = NWK_ROUTE_DEFAULT_SCORE;
    }
  }
  else
  {
    rec = nwkRouteFindRecord(NWK_ROUTE_UNKNOWN);
     cf0:	8f ef       	ldi	r24, 0xFF	; 255
     cf2:	9f ef       	ldi	r25, 0xFF	; 255
     cf4:	0e 94 10 06 	call	0xc20	; 0xc20 <nwkRouteFindRecord>
     cf8:	fc 01       	movw	r30, r24

    rec->dst = header->nwkSrcAddr;
     cfa:	f1 82       	std	Z+1, r15	; 0x01
     cfc:	e0 82       	st	Z, r14
    rec->nextHop = header->macSrcAddr;
     cfe:	13 83       	std	Z+3, r17	; 0x03
     d00:	02 83       	std	Z+2, r16	; 0x02
    rec->score = NWK_ROUTE_DEFAULT_SCORE;
     d02:	83 e0       	ldi	r24, 0x03	; 3
     d04:	84 83       	std	Z+4, r24	; 0x04
  }

  rec->lqi = frame->rx.lqi;
     d06:	c1 58       	subi	r28, 0x81	; 129
     d08:	df 4f       	sbci	r29, 0xFF	; 255
     d0a:	88 81       	ld	r24, Y
     d0c:	85 83       	std	Z+5, r24	; 0x05
}
     d0e:	df 91       	pop	r29
     d10:	cf 91       	pop	r28
     d12:	1f 91       	pop	r17
     d14:	0f 91       	pop	r16
     d16:	ff 90       	pop	r15
     d18:	ef 90       	pop	r14
     d1a:	08 95       	ret

00000d1c <nwkRouteFrameSent>:

/*****************************************************************************
*****************************************************************************/
void nwkRouteFrameSent(NwkFrame_t *frame)
{
     d1c:	0f 93       	push	r16
     d1e:	1f 93       	push	r17
     d20:	cf 93       	push	r28
     d22:	df 93       	push	r29
     d24:	00 d0       	rcall	.+0      	; 0xd26 <nwkRouteFrameSent+0xa>
     d26:	00 d0       	rcall	.+0      	; 0xd28 <nwkRouteFrameSent+0xc>
     d28:	00 d0       	rcall	.+0      	; 0xd2a <nwkRouteFrameSent+0xe>
     d2a:	cd b7       	in	r28, 0x3d	; 61
     d2c:	de b7       	in	r29, 0x3e	; 62
     d2e:	8c 01       	movw	r16, r24
  NwkRouteTableRecord_t *rec;

  rec = nwkRouteFindRecord(frame->data.header.nwkDstAddr);
     d30:	dc 01       	movw	r26, r24
     d32:	1f 96       	adiw	r26, 0x0f	; 15
     d34:	8d 91       	ld	r24, X+
     d36:	9c 91       	ld	r25, X
     d38:	50 97       	sbiw	r26, 0x10	; 16
     d3a:	0e 94 10 06 	call	0xc20	; 0xc20 <nwkRouteFindRecord>
     d3e:	fc 01       	movw	r30, r24
  if (NULL == rec)
     d40:	00 97       	sbiw	r24, 0x00	; 0
     d42:	d1 f1       	breq	.+116    	; 0xdb8 <nwkRouteFrameSent+0x9c>
    return;

  if (NWK_SUCCESS_STATUS == frame->tx.status)
     d44:	d8 01       	movw	r26, r16
     d46:	a1 58       	subi	r26, 0x81	; 129
     d48:	bf 4f       	sbci	r27, 0xFF	; 255
     d4a:	8c 91       	ld	r24, X
     d4c:	88 23       	and	r24, r24
     d4e:	19 f4       	brne	.+6      	; 0xd56 <nwkRouteFrameSent+0x3a>
  {
    rec->score = NWK_ROUTE_DEFAULT_SCORE;
     d50:	83 e0       	ldi	r24, 0x03	; 3
     d52:	84 83       	std	Z+4, r24	; 0x04
     d54:	0a c0       	rjmp	.+20     	; 0xd6a <nwkRouteFrameSent+0x4e>
  }
  else
  {
    rec->score--;
     d56:	84 81       	ldd	r24, Z+4	; 0x04
     d58:	81 50       	subi	r24, 0x01	; 1
     d5a:	84 83       	std	Z+4, r24	; 0x04
    if (0 == rec->score)
     d5c:	88 23       	and	r24, r24
     d5e:	29 f4       	brne	.+10     	; 0xd6a <nwkRouteFrameSent+0x4e>
    {
      rec->dst = NWK_ROUTE_UNKNOWN;
     d60:	8f ef       	ldi	r24, 0xFF	; 255
     d62:	9f ef       	ldi	r25, 0xFF	; 255
     d64:	91 83       	std	Z+1, r25	; 0x01
     d66:	80 83       	st	Z, r24
      return;
     d68:	27 c0       	rjmp	.+78     	; 0xdb8 <nwkRouteFrameSent+0x9c>
    }
  }

  if ((rec - &nwkRouteTable[0]) > 0)
     d6a:	cf 01       	movw	r24, r30
     d6c:	8d 53       	subi	r24, 0x3D	; 61
     d6e:	95 40       	sbci	r25, 0x05	; 5
     d70:	86 30       	cpi	r24, 0x06	; 6
     d72:	91 05       	cpc	r25, r1
     d74:	0c f1       	brlt	.+66     	; 0xdb8 <nwkRouteFrameSent+0x9c>
  {
    NwkRouteTableRecord_t *prev = rec - 1;
    NwkRouteTableRecord_t tmp;

    tmp = *prev;
     d76:	ce 01       	movw	r24, r28
     d78:	01 96       	adiw	r24, 0x01	; 1
     d7a:	af 01       	movw	r20, r30
     d7c:	46 50       	subi	r20, 0x06	; 6
     d7e:	50 40       	sbci	r21, 0x00	; 0
     d80:	26 e0       	ldi	r18, 0x06	; 6
     d82:	da 01       	movw	r26, r20
     d84:	0d 90       	ld	r0, X+
     d86:	ad 01       	movw	r20, r26
     d88:	dc 01       	movw	r26, r24
     d8a:	0d 92       	st	X+, r0
     d8c:	cd 01       	movw	r24, r26
     d8e:	21 50       	subi	r18, 0x01	; 1
     d90:	c1 f7       	brne	.-16     	; 0xd82 <nwkRouteFrameSent+0x66>
    *prev = *rec;
     d92:	cf 01       	movw	r24, r30
     d94:	06 97       	sbiw	r24, 0x06	; 6
     d96:	af 01       	movw	r20, r30
     d98:	26 e0       	ldi	r18, 0x06	; 6
     d9a:	da 01       	movw	r26, r20
     d9c:	0d 90       	ld	r0, X+
     d9e:	ad 01       	movw	r20, r26
     da0:	dc 01       	movw	r26, r24
     da2:	0d 92       	st	X+, r0
     da4:	cd 01       	movw	r24, r26
     da6:	21 50       	subi	r18, 0x01	; 1
     da8:	c1 f7       	brne	.-16     	; 0xd9a <nwkRouteFrameSent+0x7e>
    *rec = tmp;
     daa:	de 01       	movw	r26, r28
     dac:	11 96       	adiw	r26, 0x01	; 1
     dae:	86 e0       	ldi	r24, 0x06	; 6
     db0:	0d 90       	ld	r0, X+
     db2:	01 92       	st	Z+, r0
     db4:	81 50       	subi	r24, 0x01	; 1
     db6:	e1 f7       	brne	.-8      	; 0xdb0 <nwkRouteFrameSent+0x94>
  }
}
     db8:	26 96       	adiw	r28, 0x06	; 6
     dba:	0f b6       	in	r0, 0x3f	; 63
     dbc:	f8 94       	cli
     dbe:	de bf       	out	0x3e, r29	; 62
     dc0:	0f be       	out	0x3f, r0	; 63
     dc2:	cd bf       	out	0x3d, r28	; 61
     dc4:	df 91       	pop	r29
     dc6:	cf 91       	pop	r28
     dc8:	1f 91       	pop	r17
     dca:	0f 91       	pop	r16
     dcc:	08 95       	ret

00000dce <nwkRouteNextHop>:

/*****************************************************************************
*****************************************************************************/
uint16_t nwkRouteNextHop(uint16_t dst)
{
  if (0xffff == dst)
     dce:	2f ef       	ldi	r18, 0xFF	; 255
     dd0:	8f 3f       	cpi	r24, 0xFF	; 255
     dd2:	92 07       	cpc	r25, r18
     dd4:	f1 f0       	breq	.+60     	; 0xe12 <nwkRouteNextHop+0x44>
     dd6:	ed e3       	ldi	r30, 0x3D	; 61
     dd8:	f5 e0       	ldi	r31, 0x05	; 5
     dda:	40 e0       	ldi	r20, 0x00	; 0
     ddc:	50 e0       	ldi	r21, 0x00	; 0
    return NWK_ROUTE_UNKNOWN;

  for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++)
    if (nwkRouteTable[i].dst == dst)
     dde:	20 81       	ld	r18, Z
     de0:	31 81       	ldd	r19, Z+1	; 0x01
     de2:	28 17       	cp	r18, r24
     de4:	39 07       	cpc	r19, r25
     de6:	61 f4       	brne	.+24     	; 0xe00 <nwkRouteNextHop+0x32>
      return nwkRouteTable[i].nextHop;
     de8:	fa 01       	movw	r30, r20
     dea:	ee 0f       	add	r30, r30
     dec:	ff 1f       	adc	r31, r31
     dee:	e4 0f       	add	r30, r20
     df0:	f5 1f       	adc	r31, r21
     df2:	ee 0f       	add	r30, r30
     df4:	ff 1f       	adc	r31, r31
     df6:	e3 5c       	subi	r30, 0xC3	; 195
     df8:	fa 4f       	sbci	r31, 0xFA	; 250
     dfa:	82 81       	ldd	r24, Z+2	; 0x02
     dfc:	93 81       	ldd	r25, Z+3	; 0x03
     dfe:	08 95       	ret
     e00:	4f 5f       	subi	r20, 0xFF	; 255
     e02:	5f 4f       	sbci	r21, 0xFF	; 255
     e04:	36 96       	adiw	r30, 0x06	; 6
uint16_t nwkRouteNextHop(uint16_t dst)
{
  if (0xffff == dst)
    return NWK_ROUTE_UNKNOWN;

  for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++)
     e06:	44 36       	cpi	r20, 0x64	; 100
     e08:	51 05       	cpc	r21, r1
     e0a:	49 f7       	brne	.-46     	; 0xdde <nwkRouteNextHop+0x10>
    if (nwkRouteTable[i].dst == dst)
      return nwkRouteTable[i].nextHop;

  return NWK_ROUTE_UNKNOWN;
     e0c:	8f ef       	ldi	r24, 0xFF	; 255
     e0e:	9f ef       	ldi	r25, 0xFF	; 255
     e10:	08 95       	ret
/*****************************************************************************
*****************************************************************************/
uint16_t nwkRouteNextHop(uint16_t dst)
{
  if (0xffff == dst)
    return NWK_ROUTE_UNKNOWN;
     e12:	8f ef       	ldi	r24, 0xFF	; 255
     e14:	9f ef       	ldi	r25, 0xFF	; 255
  for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++)
    if (nwkRouteTable[i].dst == dst)
      return nwkRouteTable[i].nextHop;

  return NWK_ROUTE_UNKNOWN;
}
     e16:	08 95       	ret

00000e18 <nwkRouteFrame>:

/*****************************************************************************
*****************************************************************************/
void nwkRouteFrame(NwkFrame_t *frame)
{
     e18:	cf 92       	push	r12
     e1a:	df 92       	push	r13
     e1c:	ef 92       	push	r14
     e1e:	ff 92       	push	r15
     e20:	0f 93       	push	r16
     e22:	1f 93       	push	r17
     e24:	cf 93       	push	r28
     e26:	df 93       	push	r29
     e28:	8c 01       	movw	r16, r24
  if (NWK_ROUTE_UNKNOWN != nwkRouteNextHop(frame->data.header.nwkDstAddr))
     e2a:	fc 01       	movw	r30, r24
     e2c:	c7 84       	ldd	r12, Z+15	; 0x0f
     e2e:	d0 88       	ldd	r13, Z+16	; 0x10
     e30:	c6 01       	movw	r24, r12
     e32:	0e 94 e7 06 	call	0xdce	; 0xdce <nwkRouteNextHop>
     e36:	ff ef       	ldi	r31, 0xFF	; 255
     e38:	8f 3f       	cpi	r24, 0xFF	; 255
     e3a:	9f 07       	cpc	r25, r31
     e3c:	81 f0       	breq	.+32     	; 0xe5e <nwkRouteFrame+0x46>
  {
    frame->tx.confirm = nwkRouteTxFrameConf;
     e3e:	f8 01       	movw	r30, r16
     e40:	ed 57       	subi	r30, 0x7D	; 125
     e42:	ff 4f       	sbci	r31, 0xFF	; 255
     e44:	84 e3       	ldi	r24, 0x34	; 52
     e46:	96 e0       	ldi	r25, 0x06	; 6
     e48:	91 83       	std	Z+1, r25	; 0x01
     e4a:	80 83       	st	Z, r24
    frame->tx.control = NWK_TX_CONTROL_ROUTING;
     e4c:	f8 01       	movw	r30, r16
     e4e:	ee 57       	subi	r30, 0x7E	; 126
     e50:	ff 4f       	sbci	r31, 0xFF	; 255
     e52:	82 e0       	ldi	r24, 0x02	; 2
     e54:	80 83       	st	Z, r24
    nwkTxFrame(frame);
     e56:	c8 01       	movw	r24, r16
     e58:	0e 94 15 0a 	call	0x142a	; 0x142a <nwkTxFrame>
     e5c:	20 c0       	rjmp	.+64     	; 0xe9e <nwkRouteFrame+0x86>
  }
  else
  {
    nwkRouteSendRouteError(frame->data.header.nwkSrcAddr, frame->data.header.nwkDstAddr);
     e5e:	f8 01       	movw	r30, r16
     e60:	e5 84       	ldd	r14, Z+13	; 0x0d
     e62:	f6 84       	ldd	r15, Z+14	; 0x0e
static void nwkRouteSendRouteError(uint16_t src, uint16_t dst)
{
  NwkFrame_t *frame;
  NwkRouteErrorCommand_t *command;

  if (NULL == (frame = nwkFrameAlloc(sizeof(NwkRouteErrorCommand_t))))
     e64:	85 e0       	ldi	r24, 0x05	; 5
     e66:	0e 94 b4 05 	call	0xb68	; 0xb68 <nwkFrameAlloc>
     e6a:	ec 01       	movw	r28, r24
     e6c:	00 97       	sbiw	r24, 0x00	; 0
     e6e:	a1 f0       	breq	.+40     	; 0xe98 <nwkRouteFrame+0x80>
    return;

  nwkFrameCommandInit(frame);
     e70:	0e 94 eb 05 	call	0xbd6	; 0xbd6 <nwkFrameCommandInit>

  frame->tx.confirm = nwkRouteErrorConf;
     e74:	fe 01       	movw	r30, r28
     e76:	ed 57       	subi	r30, 0x7D	; 125
     e78:	ff 4f       	sbci	r31, 0xFF	; 255
     e7a:	81 e3       	ldi	r24, 0x31	; 49
     e7c:	96 e0       	ldi	r25, 0x06	; 6
     e7e:	91 83       	std	Z+1, r25	; 0x01
     e80:	80 83       	st	Z, r24

  frame->data.header.nwkDstAddr = src;
     e82:	f8 8a       	std	Y+16, r15	; 0x10
     e84:	ef 86       	std	Y+15, r14	; 0x0f

  command = (NwkRouteErrorCommand_t *)frame->data.payload;

  command->id = NWK_COMMAND_ROUTE_ERROR;
     e86:	81 e0       	ldi	r24, 0x01	; 1
     e88:	8a 8b       	std	Y+18, r24	; 0x12
  command->srcAddr = src;
     e8a:	fc 8a       	std	Y+20, r15	; 0x14
     e8c:	eb 8a       	std	Y+19, r14	; 0x13
  command->dstAddr = dst;
     e8e:	de 8a       	std	Y+22, r13	; 0x16
     e90:	cd 8a       	std	Y+21, r12	; 0x15

  nwkTxFrame(frame);
     e92:	ce 01       	movw	r24, r28
     e94:	0e 94 15 0a 	call	0x142a	; 0x142a <nwkTxFrame>
    nwkTxFrame(frame);
  }
  else
  {
    nwkRouteSendRouteError(frame->data.header.nwkSrcAddr, frame->data.header.nwkDstAddr);
    nwkFrameFree(frame);
     e98:	c8 01       	movw	r24, r16
     e9a:	0e 94 da 05 	call	0xbb4	; 0xbb4 <nwkFrameFree>
  }
}
     e9e:	df 91       	pop	r29
     ea0:	cf 91       	pop	r28
     ea2:	1f 91       	pop	r17
     ea4:	0f 91       	pop	r16
     ea6:	ff 90       	pop	r15
     ea8:	ef 90       	pop	r14
     eaa:	df 90       	pop	r13
     eac:	cf 90       	pop	r12
     eae:	08 95       	ret

00000eb0 <nwkRouteErrorReceived>:
*****************************************************************************/
void nwkRouteErrorReceived(NWK_DataInd_t *ind)
{
  NwkRouteErrorCommand_t *command = (NwkRouteErrorCommand_t *)ind->data;

  nwkRouteRemove(command->dstAddr);
     eb0:	dc 01       	movw	r26, r24
     eb2:	15 96       	adiw	r26, 0x05	; 5
     eb4:	ed 91       	ld	r30, X+
     eb6:	fc 91       	ld	r31, X
     eb8:	16 97       	sbiw	r26, 0x06	; 6
     eba:	83 81       	ldd	r24, Z+3	; 0x03
     ebc:	94 81       	ldd	r25, Z+4	; 0x04
     ebe:	0e 94 43 06 	call	0xc86	; 0xc86 <nwkRouteRemove>
}
     ec2:	08 95       	ret

00000ec4 <NWK_RouteNextHop>:

/*****************************************************************************
*****************************************************************************/
uint16_t NWK_RouteNextHop(uint16_t dst)
{
  return nwkRouteNextHop(dst);
     ec4:	0e 94 e7 06 	call	0xdce	; 0xdce <nwkRouteNextHop>
}
     ec8:	08 95       	ret

00000eca <nwkRxSendAckConf>:

/*****************************************************************************
*****************************************************************************/
static void nwkRxSendAckConf(NwkFrame_t *frame)
{
  nwkFrameFree(frame);
     eca:	0e 94 da 05 	call	0xbb4	; 0xbb4 <nwkFrameFree>
}
     ece:	08 95       	ret

00000ed0 <nwkRxDuplicateRejectionTimerHandler>:
  for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++)
  {
    if (nwkRxDuplicateRejectionTable[i].ttl)
    {
      nwkRxDuplicateRejectionTable[i].ttl--;
      restart = true;
     ed0:	e9 e9       	ldi	r30, 0x99	; 153
     ed2:	f7 e0       	ldi	r31, 0x07	; 7
#endif

/*****************************************************************************
*****************************************************************************/
static void nwkRxDuplicateRejectionTimerHandler(SYS_Timer_t *timer)
{
     ed4:	4a e0       	ldi	r20, 0x0A	; 10
  bool restart = false;
     ed6:	50 e0       	ldi	r21, 0x00	; 0

  for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++)
  {
    if (nwkRxDuplicateRejectionTable[i].ttl)
     ed8:	20 81       	ld	r18, Z
     eda:	31 81       	ldd	r19, Z+1	; 0x01
     edc:	21 15       	cp	r18, r1
     ede:	31 05       	cpc	r19, r1
     ee0:	29 f0       	breq	.+10     	; 0xeec <nwkRxDuplicateRejectionTimerHandler+0x1c>
    {
      nwkRxDuplicateRejectionTable[i].ttl--;
     ee2:	21 50       	subi	r18, 0x01	; 1
     ee4:	30 40       	sbci	r19, 0x00	; 0
     ee6:	31 83       	std	Z+1, r19	; 0x01
     ee8:	20 83       	st	Z, r18
      restart = true;
     eea:	51 e0       	ldi	r21, 0x01	; 1

  for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++)
  {
    if (nwkRxDuplicateRejectionTable[i].ttl)
    {
      nwkRxDuplicateRejectionTable[i].ttl--;
     eec:	41 50       	subi	r20, 0x01	; 1
     eee:	35 96       	adiw	r30, 0x05	; 5
*****************************************************************************/
static void nwkRxDuplicateRejectionTimerHandler(SYS_Timer_t *timer)
{
  bool restart = false;

  for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++)
     ef0:	44 23       	and	r20, r20
     ef2:	91 f7       	brne	.-28     	; 0xed8 <nwkRxDuplicateRejectionTimerHandler+0x8>
      nwkRxDuplicateRejectionTable[i].ttl--;
      restart = true;
    }
  }

  if (restart)
     ef4:	55 23       	and	r21, r21
     ef6:	11 f0       	breq	.+4      	; 0xefc <nwkRxDuplicateRejectionTimerHandler+0x2c>
    SYS_TimerStart(timer);
     ef8:	0e 94 d8 0d 	call	0x1bb0	; 0x1bb0 <SYS_TimerStart>
     efc:	08 95       	ret

00000efe <nwkRxSeriveDataInd>:

/*****************************************************************************
*****************************************************************************/
static bool nwkRxSeriveDataInd(NWK_DataInd_t *ind)
{
  uint8_t cmd = ind->data[0];
     efe:	dc 01       	movw	r26, r24
     f00:	15 96       	adiw	r26, 0x05	; 5
     f02:	ed 91       	ld	r30, X+
     f04:	fc 91       	ld	r31, X
     f06:	16 97       	sbiw	r26, 0x06	; 6
     f08:	20 81       	ld	r18, Z

  if (NWK_COMMAND_ACK == cmd)
     f0a:	22 23       	and	r18, r18
     f0c:	19 f4       	brne	.+6      	; 0xf14 <nwkRxSeriveDataInd+0x16>
    nwkTxAckReceived(ind);
     f0e:	0e 94 9a 0a 	call	0x1534	; 0x1534 <nwkTxAckReceived>
     f12:	04 c0       	rjmp	.+8      	; 0xf1c <nwkRxSeriveDataInd+0x1e>
#ifdef NWK_ENABLE_ROUTING
  else if (NWK_COMMAND_ROUTE_ERROR == cmd)
     f14:	21 30       	cpi	r18, 0x01	; 1
     f16:	21 f4       	brne	.+8      	; 0xf20 <nwkRxSeriveDataInd+0x22>
    nwkRouteErrorReceived(ind);
     f18:	0e 94 58 07 	call	0xeb0	; 0xeb0 <nwkRouteErrorReceived>
#endif
  else
    return false;

  return true;
     f1c:	81 e0       	ldi	r24, 0x01	; 1
     f1e:	08 95       	ret
#ifdef NWK_ENABLE_ROUTING
  else if (NWK_COMMAND_ROUTE_ERROR == cmd)
    nwkRouteErrorReceived(ind);
#endif
  else
    return false;
     f20:	80 e0       	ldi	r24, 0x00	; 0

  return true;
}
     f22:	08 95       	ret

00000f24 <nwkRxInit>:
}

/*****************************************************************************
*****************************************************************************/
void nwkRxInit(void)
{
     f24:	e9 e9       	ldi	r30, 0x99	; 153
     f26:	f7 e0       	ldi	r31, 0x07	; 7
     f28:	8a e0       	ldi	r24, 0x0A	; 10
  for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++)
    nwkRxDuplicateRejectionTable[i].ttl = 0;
     f2a:	11 82       	std	Z+1, r1	; 0x01
     f2c:	10 82       	st	Z, r1
     f2e:	81 50       	subi	r24, 0x01	; 1
     f30:	35 96       	adiw	r30, 0x05	; 5

/*****************************************************************************
*****************************************************************************/
void nwkRxInit(void)
{
  for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++)
     f32:	88 23       	and	r24, r24
     f34:	d1 f7       	brne	.-12     	; 0xf2a <nwkRxInit+0x6>
    nwkRxDuplicateRejectionTable[i].ttl = 0;

  nwkRxActiveFrames = 0;
     f36:	10 92 c8 07 	sts	0x07C8, r1

  nwkRxDuplicateRejectionTimer.interval = NWK_RX_DUPLICATE_REJECTION_TIMER_INTERVAL;
     f3a:	84 e1       	ldi	r24, 0x14	; 20
     f3c:	90 e0       	ldi	r25, 0x00	; 0
     f3e:	a0 e0       	ldi	r26, 0x00	; 0
     f40:	b0 e0       	ldi	r27, 0x00	; 0
     f42:	80 93 cf 07 	sts	0x07CF, r24
     f46:	90 93 d0 07 	sts	0x07D0, r25
     f4a:	a0 93 d1 07 	sts	0x07D1, r26
     f4e:	b0 93 d2 07 	sts	0x07D2, r27
  nwkRxDuplicateRejectionTimer.mode = SYS_TIMER_INTERVAL_MODE;
     f52:	10 92 d3 07 	sts	0x07D3, r1
  nwkRxDuplicateRejectionTimer.handler = nwkRxDuplicateRejectionTimerHandler;
     f56:	88 e6       	ldi	r24, 0x68	; 104
     f58:	97 e0       	ldi	r25, 0x07	; 7
     f5a:	90 93 d5 07 	sts	0x07D5, r25
     f5e:	80 93 d4 07 	sts	0x07D4, r24

  NWK_OpenEndpoint(NWK_SERVICE_ENDPOINT_ID, nwkRxSeriveDataInd);
     f62:	80 e0       	ldi	r24, 0x00	; 0
     f64:	6f e7       	ldi	r22, 0x7F	; 127
     f66:	77 e0       	ldi	r23, 0x07	; 7
     f68:	0e 94 b2 04 	call	0x964	; 0x964 <NWK_OpenEndpoint>
}
     f6c:	08 95       	ret

00000f6e <PHY_DataInd>:

/*****************************************************************************
*****************************************************************************/
void PHY_DataInd(PHY_DataInd_t *ind)
{
     f6e:	cf 93       	push	r28
     f70:	df 93       	push	r29
     f72:	ec 01       	movw	r28, r24
  NwkFrame_t *frame;

  if (0x88 != ind->data[1] || (0x61 != ind->data[0] && 0x41 != ind->data[0]) ||
     f74:	e8 81       	ld	r30, Y
     f76:	f9 81       	ldd	r31, Y+1	; 0x01
     f78:	81 81       	ldd	r24, Z+1	; 0x01
     f7a:	88 38       	cpi	r24, 0x88	; 136
     f7c:	29 f5       	brne	.+74     	; 0xfc8 <PHY_DataInd+0x5a>
     f7e:	80 81       	ld	r24, Z
     f80:	81 36       	cpi	r24, 0x61	; 97
     f82:	11 f0       	breq	.+4      	; 0xf88 <PHY_DataInd+0x1a>
     f84:	81 34       	cpi	r24, 0x41	; 65
     f86:	01 f5       	brne	.+64     	; 0xfc8 <PHY_DataInd+0x5a>
      ind->size < sizeof(NwkFrameHeader_t))
     f88:	8a 81       	ldd	r24, Y+2	; 0x02
*****************************************************************************/
void PHY_DataInd(PHY_DataInd_t *ind)
{
  NwkFrame_t *frame;

  if (0x88 != ind->data[1] || (0x61 != ind->data[0] && 0x41 != ind->data[0]) ||
     f8a:	80 31       	cpi	r24, 0x10	; 16
     f8c:	e8 f0       	brcs	.+58     	; 0xfc8 <PHY_DataInd+0x5a>
      ind->size < sizeof(NwkFrameHeader_t))
    return;

  if (NULL == (frame = nwkFrameAlloc(ind->size - sizeof(NwkFrameHeader_t))))
     f8e:	80 51       	subi	r24, 0x10	; 16
     f90:	0e 94 b4 05 	call	0xb68	; 0xb68 <nwkFrameAlloc>
     f94:	00 97       	sbiw	r24, 0x00	; 0
     f96:	c1 f0       	breq	.+48     	; 0xfc8 <PHY_DataInd+0x5a>
    return;

  frame->state = NWK_RX_STATE_RECEIVED;
     f98:	20 e2       	ldi	r18, 0x20	; 32
     f9a:	fc 01       	movw	r30, r24
     f9c:	20 83       	st	Z, r18
  frame->rx.lqi = ind->lqi;
     f9e:	2b 81       	ldd	r18, Y+3	; 0x03
     fa0:	e1 58       	subi	r30, 0x81	; 129
     fa2:	ff 4f       	sbci	r31, 0xFF	; 255
     fa4:	20 83       	st	Z, r18
  frame->rx.rssi = ind->rssi;
     fa6:	2c 81       	ldd	r18, Y+4	; 0x04
     fa8:	fc 01       	movw	r30, r24
     faa:	e0 58       	subi	r30, 0x80	; 128
     fac:	ff 4f       	sbci	r31, 0xFF	; 255
     fae:	20 83       	st	Z, r18

  memcpy((uint8_t *)&frame->data, ind->data, ind->size);
     fb0:	02 96       	adiw	r24, 0x02	; 2
     fb2:	4a 81       	ldd	r20, Y+2	; 0x02
     fb4:	68 81       	ld	r22, Y
     fb6:	79 81       	ldd	r23, Y+1	; 0x01
     fb8:	50 e0       	ldi	r21, 0x00	; 0
     fba:	0e 94 5d 11 	call	0x22ba	; 0x22ba <memcpy>

  ++nwkRxActiveFrames;
     fbe:	80 91 c8 07 	lds	r24, 0x07C8
     fc2:	8f 5f       	subi	r24, 0xFF	; 255
     fc4:	80 93 c8 07 	sts	0x07C8, r24
}
     fc8:	df 91       	pop	r29
     fca:	cf 91       	pop	r28
     fcc:	08 95       	ret

00000fce <nwkRxBusy>:

/*****************************************************************************
*****************************************************************************/
bool nwkRxBusy(void)
{
  return nwkRxActiveFrames > 0;
     fce:	81 e0       	ldi	r24, 0x01	; 1
     fd0:	90 91 c8 07 	lds	r25, 0x07C8
     fd4:	99 23       	and	r25, r25
     fd6:	09 f4       	brne	.+2      	; 0xfda <nwkRxBusy+0xc>
     fd8:	80 e0       	ldi	r24, 0x00	; 0
}
     fda:	08 95       	ret

00000fdc <nwkRxTaskHandler>:
}

/*****************************************************************************
*****************************************************************************/
void nwkRxTaskHandler(void)
{
     fdc:	8f 92       	push	r8
     fde:	9f 92       	push	r9
     fe0:	af 92       	push	r10
     fe2:	bf 92       	push	r11
     fe4:	cf 92       	push	r12
     fe6:	df 92       	push	r13
     fe8:	ef 92       	push	r14
     fea:	ff 92       	push	r15
     fec:	0f 93       	push	r16
     fee:	1f 93       	push	r17
     ff0:	cf 93       	push	r28
     ff2:	df 93       	push	r29
     ff4:	cd b7       	in	r28, 0x3d	; 61
     ff6:	de b7       	in	r29, 0x3e	; 62
     ff8:	2a 97       	sbiw	r28, 0x0a	; 10
     ffa:	0f b6       	in	r0, 0x3f	; 63
     ffc:	f8 94       	cli
     ffe:	de bf       	out	0x3e, r29	; 62
    1000:	0f be       	out	0x3f, r0	; 63
    1002:	cd bf       	out	0x3d, r28	; 61
  if (0 == nwkRxActiveFrames)
    1004:	80 91 c8 07 	lds	r24, 0x07C8
    1008:	88 23       	and	r24, r24
    100a:	09 f4       	brne	.+2      	; 0x100e <nwkRxTaskHandler+0x32>
    100c:	ad c1       	rjmp	.+858    	; 0x1368 <nwkRxTaskHandler+0x38c>
    100e:	dd 24       	eor	r13, r13
        forceAck = (0xffff == header->macDstAddr && nwkIb.addr == header->nwkDstAddr);

        if ((header->nwkFcf.ackRequest && ack) || forceAck)
          nwkRxSendAck(frame);

        frame->state = NWK_RX_STATE_FINISH;
    1010:	44 e2       	ldi	r20, 0x24	; 36
    1012:	c4 2e       	mov	r12, r20
  if (NULL == (ack = nwkFrameAlloc(sizeof(NwkAckCommand_t))))
    return;

  nwkFrameCommandInit(ack);

  ack->tx.confirm = nwkRxSendAckConf;
    1014:	55 e6       	ldi	r21, 0x65	; 101
    1016:	85 2e       	mov	r8, r21
    1018:	57 e0       	ldi	r21, 0x07	; 7
    101a:	95 2e       	mov	r9, r21
#ifdef NWK_ENABLE_SECURITY
    if (header->nwkFcf.securityEnabled)
      frame->state = NWK_RX_STATE_DECRYPT;
    else
#endif
      frame->state = NWK_RX_STATE_INDICATE;
    101c:	62 e2       	ldi	r22, 0x22	; 34
    101e:	b6 2e       	mov	r11, r22
  }
#ifdef NWK_ENABLE_ROUTING
  else if (nwkIb.addr == header->macDstAddr && 0xffff != header->macDstPanId)
  {
    frame->state = NWK_RX_STATE_ROUTE;
    1020:	73 e2       	ldi	r23, 0x23	; 35
    1022:	a7 2e       	mov	r10, r23
  if (0 == nwkRxActiveFrames)
    return;

  for (int i = 0; i < NWK_BUFFERS_AMOUNT; i++)
  {
    NwkFrame_t *frame = nwkFrameByIndex(i);
    1024:	8d 2d       	mov	r24, r13
    1026:	0e 94 dd 05 	call	0xbba	; 0xbba <nwkFrameByIndex>
    102a:	7c 01       	movw	r14, r24

    switch (frame->state)
    102c:	dc 01       	movw	r26, r24
    102e:	8c 91       	ld	r24, X
    1030:	82 32       	cpi	r24, 0x22	; 34
    1032:	09 f4       	brne	.+2      	; 0x1036 <nwkRxTaskHandler+0x5a>
    1034:	d9 c0       	rjmp	.+434    	; 0x11e8 <nwkRxTaskHandler+0x20c>
    1036:	83 32       	cpi	r24, 0x23	; 35
    1038:	20 f4       	brcc	.+8      	; 0x1042 <nwkRxTaskHandler+0x66>
    103a:	80 32       	cpi	r24, 0x20	; 32
    103c:	09 f0       	breq	.+2      	; 0x1040 <nwkRxTaskHandler+0x64>
    103e:	8f c1       	rjmp	.+798    	; 0x135e <nwkRxTaskHandler+0x382>
    1040:	07 c0       	rjmp	.+14     	; 0x1050 <nwkRxTaskHandler+0x74>
    1042:	83 32       	cpi	r24, 0x23	; 35
    1044:	09 f4       	brne	.+2      	; 0x1048 <nwkRxTaskHandler+0x6c>
    1046:	7f c1       	rjmp	.+766    	; 0x1346 <nwkRxTaskHandler+0x36a>
    1048:	84 32       	cpi	r24, 0x24	; 36
    104a:	09 f0       	breq	.+2      	; 0x104e <nwkRxTaskHandler+0x72>
    104c:	88 c1       	rjmp	.+784    	; 0x135e <nwkRxTaskHandler+0x382>
    104e:	7f c1       	rjmp	.+766    	; 0x134e <nwkRxTaskHandler+0x372>
*****************************************************************************/
static void nwkRxHandleReceivedFrame(NwkFrame_t *frame)
{
  NwkFrameHeader_t *header = &frame->data.header;

  frame->state = NWK_RX_STATE_FINISH;
    1050:	f7 01       	movw	r30, r14
    1052:	c0 82       	st	Z, r12

  if ((0xffff == header->nwkDstAddr && header->nwkFcf.ackRequest) ||
    1054:	87 85       	ldd	r24, Z+15	; 0x0f
    1056:	90 89       	ldd	r25, Z+16	; 0x10
    1058:	ff ef       	ldi	r31, 0xFF	; 255
    105a:	8f 3f       	cpi	r24, 0xFF	; 255
    105c:	9f 07       	cpc	r25, r31
    105e:	31 f4       	brne	.+12     	; 0x106c <nwkRxTaskHandler+0x90>
    1060:	d7 01       	movw	r26, r14
    1062:	1b 96       	adiw	r26, 0x0b	; 11
    1064:	8c 91       	ld	r24, X
    1066:	1b 97       	sbiw	r26, 0x0b	; 11
    1068:	80 fd       	sbrc	r24, 0
    106a:	79 c1       	rjmp	.+754    	; 0x135e <nwkRxTaskHandler+0x382>
    106c:	20 91 d5 08 	lds	r18, 0x08D5
    1070:	30 91 d6 08 	lds	r19, 0x08D6
    1074:	f7 01       	movw	r30, r14
    1076:	85 85       	ldd	r24, Z+13	; 0x0d
    1078:	96 85       	ldd	r25, Z+14	; 0x0e
    107a:	28 17       	cp	r18, r24
    107c:	39 07       	cpc	r19, r25
    107e:	09 f4       	brne	.+2      	; 0x1082 <nwkRxTaskHandler+0xa6>
    1080:	6e c1       	rjmp	.+732    	; 0x135e <nwkRxTaskHandler+0x382>
      (nwkIb.addr == header->nwkSrcAddr))
    return;

#ifndef NWK_ENABLE_SECURITY
  if (header->nwkFcf.securityEnabled)
    1082:	83 85       	ldd	r24, Z+11	; 0x0b
    1084:	81 fd       	sbrc	r24, 1
    1086:	6b c1       	rjmp	.+726    	; 0x135e <nwkRxTaskHandler+0x382>
    return;
#endif

#ifdef NWK_ENABLE_ROUTING
  nwkRouteFrameReceived(frame);
    1088:	c7 01       	movw	r24, r14
    108a:	0e 94 4d 06 	call	0xc9a	; 0xc9a <nwkRouteFrameReceived>
    108e:	e6 e9       	ldi	r30, 0x96	; 150
    1090:	f7 e0       	ldi	r31, 0x07	; 7
    1092:	40 e0       	ldi	r20, 0x00	; 0
    1094:	50 e0       	ldi	r21, 0x00	; 0

/*****************************************************************************
*****************************************************************************/
static bool nwkRxRejectDuplicate(NwkFrameHeader_t *header)
{
  int8_t free = -1;
    1096:	6f ef       	ldi	r22, 0xFF	; 255

  for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++)
  {
    if (nwkRxDuplicateRejectionTable[i].ttl)
    1098:	23 81       	ldd	r18, Z+3	; 0x03
    109a:	34 81       	ldd	r19, Z+4	; 0x04
    109c:	21 15       	cp	r18, r1
    109e:	31 05       	cpc	r19, r1
    10a0:	81 f1       	breq	.+96     	; 0x1102 <nwkRxTaskHandler+0x126>
    {
      if (header->nwkSrcAddr == nwkRxDuplicateRejectionTable[i].src)
    10a2:	d7 01       	movw	r26, r14
    10a4:	1d 96       	adiw	r26, 0x0d	; 13
    10a6:	8d 91       	ld	r24, X+
    10a8:	9c 91       	ld	r25, X
    10aa:	1e 97       	sbiw	r26, 0x0e	; 14
    10ac:	20 81       	ld	r18, Z
    10ae:	31 81       	ldd	r19, Z+1	; 0x01
    10b0:	82 17       	cp	r24, r18
    10b2:	93 07       	cpc	r25, r19
    10b4:	39 f5       	brne	.+78     	; 0x1104 <nwkRxTaskHandler+0x128>
      {
        int8_t diff = (int8_t)header->nwkSeq - nwkRxDuplicateRejectionTable[i].seq;
    10b6:	1c 96       	adiw	r26, 0x0c	; 12
    10b8:	8c 91       	ld	r24, X
    10ba:	fa 01       	movw	r30, r20
    10bc:	ee 0f       	add	r30, r30
    10be:	ff 1f       	adc	r31, r31
    10c0:	ee 0f       	add	r30, r30
    10c2:	ff 1f       	adc	r31, r31
    10c4:	e4 0f       	add	r30, r20
    10c6:	f5 1f       	adc	r31, r21
    10c8:	ea 56       	subi	r30, 0x6A	; 106
    10ca:	f8 4f       	sbci	r31, 0xF8	; 248
    10cc:	92 81       	ldd	r25, Z+2	; 0x02
    10ce:	b8 2f       	mov	r27, r24
    10d0:	b9 1b       	sub	r27, r25

        if (diff > 0)
    10d2:	1b 16       	cp	r1, r27
    10d4:	34 f4       	brge	.+12     	; 0x10e2 <nwkRxTaskHandler+0x106>
        {
          nwkRxDuplicateRejectionTable[i].seq = header->nwkSeq;
    10d6:	82 83       	std	Z+2, r24	; 0x02
          nwkRxDuplicateRejectionTable[i].ttl = DUPLICATE_REJECTION_TTL;
    10d8:	87 e9       	ldi	r24, 0x97	; 151
    10da:	90 e0       	ldi	r25, 0x00	; 0
    10dc:	94 83       	std	Z+4, r25	; 0x04
    10de:	83 83       	std	Z+3, r24	; 0x03
    10e0:	39 c0       	rjmp	.+114    	; 0x1154 <nwkRxTaskHandler+0x178>
          return false;
        }
        else
        {
#ifdef NWK_ENABLE_ROUTING
          if (nwkIb.addr == header->macDstAddr)
    10e2:	20 91 d5 08 	lds	r18, 0x08D5
    10e6:	30 91 d6 08 	lds	r19, 0x08D6
    10ea:	f7 01       	movw	r30, r14
    10ec:	87 81       	ldd	r24, Z+7	; 0x07
    10ee:	90 85       	ldd	r25, Z+8	; 0x08
    10f0:	28 17       	cp	r18, r24
    10f2:	39 07       	cpc	r19, r25
    10f4:	09 f0       	breq	.+2      	; 0x10f8 <nwkRxTaskHandler+0x11c>
    10f6:	33 c1       	rjmp	.+614    	; 0x135e <nwkRxTaskHandler+0x382>
            nwkRouteRemove(header->nwkDstAddr);
    10f8:	87 85       	ldd	r24, Z+15	; 0x0f
    10fa:	90 89       	ldd	r25, Z+16	; 0x10
    10fc:	0e 94 43 06 	call	0xc86	; 0xc86 <nwkRouteRemove>
    1100:	2e c1       	rjmp	.+604    	; 0x135e <nwkRxTaskHandler+0x382>
        }
      }
    }
    else // ttl == 0
    {
      free = i;
    1102:	64 2f       	mov	r22, r20
    1104:	4f 5f       	subi	r20, 0xFF	; 255
    1106:	5f 4f       	sbci	r21, 0xFF	; 255
    1108:	35 96       	adiw	r30, 0x05	; 5
*****************************************************************************/
static bool nwkRxRejectDuplicate(NwkFrameHeader_t *header)
{
  int8_t free = -1;

  for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++)
    110a:	4a 30       	cpi	r20, 0x0A	; 10
    110c:	51 05       	cpc	r21, r1
    110e:	21 f6       	brne	.-120    	; 0x1098 <nwkRxTaskHandler+0xbc>
    {
      free = i;
    }
  }

  if (-1 == free)
    1110:	6f 3f       	cpi	r22, 0xFF	; 255
    1112:	09 f4       	brne	.+2      	; 0x1116 <nwkRxTaskHandler+0x13a>
    1114:	24 c1       	rjmp	.+584    	; 0x135e <nwkRxTaskHandler+0x382>
    return true;

  nwkRxDuplicateRejectionTable[free].src = header->nwkSrcAddr;
    1116:	86 2f       	mov	r24, r22
    1118:	99 27       	eor	r25, r25
    111a:	87 fd       	sbrc	r24, 7
    111c:	90 95       	com	r25
    111e:	fc 01       	movw	r30, r24
    1120:	ee 0f       	add	r30, r30
    1122:	ff 1f       	adc	r31, r31
    1124:	ee 0f       	add	r30, r30
    1126:	ff 1f       	adc	r31, r31
    1128:	e8 0f       	add	r30, r24
    112a:	f9 1f       	adc	r31, r25
    112c:	ea 56       	subi	r30, 0x6A	; 106
    112e:	f8 4f       	sbci	r31, 0xF8	; 248
    1130:	d7 01       	movw	r26, r14
    1132:	1d 96       	adiw	r26, 0x0d	; 13
    1134:	8d 91       	ld	r24, X+
    1136:	9c 91       	ld	r25, X
    1138:	1e 97       	sbiw	r26, 0x0e	; 14
    113a:	91 83       	std	Z+1, r25	; 0x01
    113c:	80 83       	st	Z, r24
  nwkRxDuplicateRejectionTable[free].seq = header->nwkSeq;
    113e:	1c 96       	adiw	r26, 0x0c	; 12
    1140:	8c 91       	ld	r24, X
    1142:	82 83       	std	Z+2, r24	; 0x02
  nwkRxDuplicateRejectionTable[free].ttl = DUPLICATE_REJECTION_TTL;
    1144:	87 e9       	ldi	r24, 0x97	; 151
    1146:	90 e0       	ldi	r25, 0x00	; 0
    1148:	94 83       	std	Z+4, r25	; 0x04
    114a:	83 83       	std	Z+3, r24	; 0x03

  SYS_TimerStart(&nwkRxDuplicateRejectionTimer);
    114c:	89 ec       	ldi	r24, 0xC9	; 201
    114e:	97 e0       	ldi	r25, 0x07	; 7
    1150:	0e 94 d8 0d 	call	0x1bb0	; 0x1bb0 <SYS_TimerStart>
#endif

  if (nwkRxRejectDuplicate(header))
    return;

  if (0xffff == header->macDstAddr && nwkIb.addr != header->nwkDstAddr &&
    1154:	f7 01       	movw	r30, r14
    1156:	87 81       	ldd	r24, Z+7	; 0x07
    1158:	90 85       	ldd	r25, Z+8	; 0x08
    115a:	ff ef       	ldi	r31, 0xFF	; 255
    115c:	8f 3f       	cpi	r24, 0xFF	; 255
    115e:	9f 07       	cpc	r25, r31
    1160:	d9 f4       	brne	.+54     	; 0x1198 <nwkRxTaskHandler+0x1bc>
    1162:	20 91 d5 08 	lds	r18, 0x08D5
    1166:	30 91 d6 08 	lds	r19, 0x08D6
    116a:	d7 01       	movw	r26, r14
    116c:	1f 96       	adiw	r26, 0x0f	; 15
    116e:	8d 91       	ld	r24, X+
    1170:	9c 91       	ld	r25, X
    1172:	50 97       	sbiw	r26, 0x10	; 16
    1174:	28 17       	cp	r18, r24
    1176:	39 07       	cpc	r19, r25
    1178:	79 f0       	breq	.+30     	; 0x1198 <nwkRxTaskHandler+0x1bc>
    117a:	15 96       	adiw	r26, 0x05	; 5
    117c:	8d 91       	ld	r24, X+
    117e:	9c 91       	ld	r25, X
    1180:	16 97       	sbiw	r26, 0x06	; 6
    1182:	bf ef       	ldi	r27, 0xFF	; 255
    1184:	8f 3f       	cpi	r24, 0xFF	; 255
    1186:	9b 07       	cpc	r25, r27
    1188:	39 f0       	breq	.+14     	; 0x1198 <nwkRxTaskHandler+0x1bc>
      0xffff != header->macDstPanId && 0 == header->nwkFcf.linkLocal)
    118a:	f7 01       	movw	r30, r14
    118c:	83 85       	ldd	r24, Z+11	; 0x0b
    118e:	82 fd       	sbrc	r24, 2
    1190:	03 c0       	rjmp	.+6      	; 0x1198 <nwkRxTaskHandler+0x1bc>
    nwkTxBroadcastFrame(frame);
    1192:	c7 01       	movw	r24, r14
    1194:	0e 94 52 0a 	call	0x14a4	; 0x14a4 <nwkTxBroadcastFrame>

  if (nwkIb.addr == header->nwkDstAddr || 0xffff == header->nwkDstAddr)
    1198:	80 91 d5 08 	lds	r24, 0x08D5
    119c:	90 91 d6 08 	lds	r25, 0x08D6
    11a0:	d7 01       	movw	r26, r14
    11a2:	1f 96       	adiw	r26, 0x0f	; 15
    11a4:	2d 91       	ld	r18, X+
    11a6:	3c 91       	ld	r19, X
    11a8:	50 97       	sbiw	r26, 0x10	; 16
    11aa:	82 17       	cp	r24, r18
    11ac:	93 07       	cpc	r25, r19
    11ae:	21 f0       	breq	.+8      	; 0x11b8 <nwkRxTaskHandler+0x1dc>
    11b0:	bf ef       	ldi	r27, 0xFF	; 255
    11b2:	2f 3f       	cpi	r18, 0xFF	; 255
    11b4:	3b 07       	cpc	r19, r27
    11b6:	19 f4       	brne	.+6      	; 0x11be <nwkRxTaskHandler+0x1e2>
#ifdef NWK_ENABLE_SECURITY
    if (header->nwkFcf.securityEnabled)
      frame->state = NWK_RX_STATE_DECRYPT;
    else
#endif
      frame->state = NWK_RX_STATE_INDICATE;
    11b8:	f7 01       	movw	r30, r14
    11ba:	b0 82       	st	Z, r11
    11bc:	d0 c0       	rjmp	.+416    	; 0x135e <nwkRxTaskHandler+0x382>
  }
#ifdef NWK_ENABLE_ROUTING
  else if (nwkIb.addr == header->macDstAddr && 0xffff != header->macDstPanId)
    11be:	d7 01       	movw	r26, r14
    11c0:	17 96       	adiw	r26, 0x07	; 7
    11c2:	2d 91       	ld	r18, X+
    11c4:	3c 91       	ld	r19, X
    11c6:	18 97       	sbiw	r26, 0x08	; 8
    11c8:	82 17       	cp	r24, r18
    11ca:	93 07       	cpc	r25, r19
    11cc:	09 f0       	breq	.+2      	; 0x11d0 <nwkRxTaskHandler+0x1f4>
    11ce:	c7 c0       	rjmp	.+398    	; 0x135e <nwkRxTaskHandler+0x382>
    11d0:	15 96       	adiw	r26, 0x05	; 5
    11d2:	8d 91       	ld	r24, X+
    11d4:	9c 91       	ld	r25, X
    11d6:	16 97       	sbiw	r26, 0x06	; 6
    11d8:	bf ef       	ldi	r27, 0xFF	; 255
    11da:	8f 3f       	cpi	r24, 0xFF	; 255
    11dc:	9b 07       	cpc	r25, r27
    11de:	09 f4       	brne	.+2      	; 0x11e2 <nwkRxTaskHandler+0x206>
    11e0:	be c0       	rjmp	.+380    	; 0x135e <nwkRxTaskHandler+0x382>
  {
    frame->state = NWK_RX_STATE_ROUTE;
    11e2:	f7 01       	movw	r30, r14
    11e4:	a0 82       	st	Z, r10
    11e6:	bb c0       	rjmp	.+374    	; 0x135e <nwkRxTaskHandler+0x382>
      case NWK_RX_STATE_INDICATE:
      {
        NwkFrameHeader_t *header = &frame->data.header;
        bool ack, forceAck;

        nwkRxAckControl = NWK_ACK_CONTROL_NONE;
    11e8:	10 92 95 07 	sts	0x0795, r1
static bool nwkRxIndicateFrame(NwkFrame_t *frame)
{
  NwkFrameHeader_t *header = &frame->data.header;
  NWK_DataInd_t ind;

  if (header->nwkDstEndpoint > NWK_MAX_ENDPOINTS_AMOUNT || 
    11ec:	d7 01       	movw	r26, r14
    11ee:	51 96       	adiw	r26, 0x11	; 17
    11f0:	8c 91       	ld	r24, X
    11f2:	51 97       	sbiw	r26, 0x11	; 17
    11f4:	82 95       	swap	r24
    11f6:	8f 70       	andi	r24, 0x0F	; 15
    11f8:	e8 2f       	mov	r30, r24
    11fa:	f0 e0       	ldi	r31, 0x00	; 0
    11fc:	e4 30       	cpi	r30, 0x04	; 4
    11fe:	f1 05       	cpc	r31, r1
    1200:	0c f0       	brlt	.+2      	; 0x1204 <nwkRxTaskHandler+0x228>
    1202:	5e c0       	rjmp	.+188    	; 0x12c0 <nwkRxTaskHandler+0x2e4>
      NULL == nwkIb.endpoint[header->nwkDstEndpoint])
    1204:	ee 0f       	add	r30, r30
    1206:	ff 1f       	adc	r31, r31
    1208:	e5 52       	subi	r30, 0x25	; 37
    120a:	f7 4f       	sbci	r31, 0xF7	; 247
    120c:	40 81       	ld	r20, Z
    120e:	51 81       	ldd	r21, Z+1	; 0x01
static bool nwkRxIndicateFrame(NwkFrame_t *frame)
{
  NwkFrameHeader_t *header = &frame->data.header;
  NWK_DataInd_t ind;

  if (header->nwkDstEndpoint > NWK_MAX_ENDPOINTS_AMOUNT || 
    1210:	41 15       	cp	r20, r1
    1212:	51 05       	cpc	r21, r1
    1214:	09 f4       	brne	.+2      	; 0x1218 <nwkRxTaskHandler+0x23c>
    1216:	54 c0       	rjmp	.+168    	; 0x12c0 <nwkRxTaskHandler+0x2e4>
      NULL == nwkIb.endpoint[header->nwkDstEndpoint])
    return false;

  ind.srcAddr = header->nwkSrcAddr;
    1218:	1d 96       	adiw	r26, 0x0d	; 13
    121a:	2d 91       	ld	r18, X+
    121c:	3c 91       	ld	r19, X
    121e:	1e 97       	sbiw	r26, 0x0e	; 14
    1220:	3a 83       	std	Y+2, r19	; 0x02
    1222:	29 83       	std	Y+1, r18	; 0x01
  ind.srcEndpoint = header->nwkSrcEndpoint;
    1224:	51 96       	adiw	r26, 0x11	; 17
    1226:	9c 91       	ld	r25, X
    1228:	51 97       	sbiw	r26, 0x11	; 17
    122a:	9f 70       	andi	r25, 0x0F	; 15
    122c:	9b 83       	std	Y+3, r25	; 0x03
  ind.dstEndpoint = header->nwkDstEndpoint;
    122e:	8c 83       	std	Y+4, r24	; 0x04
  ind.data = frame->data.payload;
    1230:	c7 01       	movw	r24, r14
    1232:	42 96       	adiw	r24, 0x12	; 18
    1234:	9f 83       	std	Y+7, r25	; 0x07
    1236:	8e 83       	std	Y+6, r24	; 0x06
  ind.size = frame->size - sizeof(NwkFrameHeader_t);
    1238:	11 96       	adiw	r26, 0x01	; 1
    123a:	8c 91       	ld	r24, X
    123c:	11 97       	sbiw	r26, 0x01	; 1
    123e:	80 51       	subi	r24, 0x10	; 16
    1240:	88 87       	std	Y+8, r24	; 0x08
  ind.lqi = frame->rx.lqi;
    1242:	f7 01       	movw	r30, r14
    1244:	e1 58       	subi	r30, 0x81	; 129
    1246:	ff 4f       	sbci	r31, 0xFF	; 255
    1248:	80 81       	ld	r24, Z
    124a:	89 87       	std	Y+9, r24	; 0x09
  ind.rssi = frame->rx.rssi;
    124c:	f7 01       	movw	r30, r14
    124e:	e0 58       	subi	r30, 0x80	; 128
    1250:	ff 4f       	sbci	r31, 0xFF	; 255
    1252:	80 81       	ld	r24, Z
    1254:	8a 87       	std	Y+10, r24	; 0x0a

  ind.options  = (header->nwkFcf.ackRequest) ? NWK_IND_OPT_ACK_REQUESTED : 0;
    1256:	f7 01       	movw	r30, r14
    1258:	73 85       	ldd	r23, Z+11	; 0x0b
  ind.options |= (header->nwkFcf.securityEnabled) ? NWK_IND_OPT_SECURED : 0;
    125a:	67 2f       	mov	r22, r23
    125c:	63 70       	andi	r22, 0x03	; 3
  ind.options |= (header->nwkFcf.linkLocal) ? NWK_IND_OPT_LINK_LOCAL : 0;
    125e:	72 ff       	sbrs	r23, 2
    1260:	02 c0       	rjmp	.+4      	; 0x1266 <nwkRxTaskHandler+0x28a>
    1262:	80 e2       	ldi	r24, 0x20	; 32
    1264:	01 c0       	rjmp	.+2      	; 0x1268 <nwkRxTaskHandler+0x28c>
    1266:	80 e0       	ldi	r24, 0x00	; 0
    1268:	76 2f       	mov	r23, r22
    126a:	78 2b       	or	r23, r24
  ind.options |= (0xffff == header->nwkDstAddr) ? NWK_IND_OPT_BROADCAST : 0;
    126c:	d7 01       	movw	r26, r14
    126e:	1f 96       	adiw	r26, 0x0f	; 15
    1270:	8d 91       	ld	r24, X+
    1272:	9c 91       	ld	r25, X
    1274:	50 97       	sbiw	r26, 0x10	; 16
    1276:	bf ef       	ldi	r27, 0xFF	; 255
    1278:	8f 3f       	cpi	r24, 0xFF	; 255
    127a:	9b 07       	cpc	r25, r27
    127c:	11 f4       	brne	.+4      	; 0x1282 <nwkRxTaskHandler+0x2a6>
    127e:	64 e0       	ldi	r22, 0x04	; 4
    1280:	01 c0       	rjmp	.+2      	; 0x1284 <nwkRxTaskHandler+0x2a8>
    1282:	60 e0       	ldi	r22, 0x00	; 0
    1284:	67 2b       	or	r22, r23
  ind.options |= (header->nwkSrcAddr == header->macSrcAddr) ? NWK_IND_OPT_LOCAL : 0;
    1286:	f7 01       	movw	r30, r14
    1288:	81 85       	ldd	r24, Z+9	; 0x09
    128a:	92 85       	ldd	r25, Z+10	; 0x0a
    128c:	28 17       	cp	r18, r24
    128e:	39 07       	cpc	r19, r25
    1290:	11 f4       	brne	.+4      	; 0x1296 <nwkRxTaskHandler+0x2ba>
    1292:	98 e0       	ldi	r25, 0x08	; 8
    1294:	01 c0       	rjmp	.+2      	; 0x1298 <nwkRxTaskHandler+0x2bc>
    1296:	90 e0       	ldi	r25, 0x00	; 0
    1298:	69 2b       	or	r22, r25
  ind.options |= (0xffff == header->macDstPanId) ? NWK_IND_OPT_BROADCAST_PAN_ID : 0;
    129a:	d7 01       	movw	r26, r14
    129c:	15 96       	adiw	r26, 0x05	; 5
    129e:	8d 91       	ld	r24, X+
    12a0:	9c 91       	ld	r25, X
    12a2:	16 97       	sbiw	r26, 0x06	; 6
    12a4:	bf ef       	ldi	r27, 0xFF	; 255
    12a6:	8f 3f       	cpi	r24, 0xFF	; 255
    12a8:	9b 07       	cpc	r25, r27
    12aa:	11 f4       	brne	.+4      	; 0x12b0 <nwkRxTaskHandler+0x2d4>
    12ac:	80 e1       	ldi	r24, 0x10	; 16
    12ae:	01 c0       	rjmp	.+2      	; 0x12b2 <nwkRxTaskHandler+0x2d6>
    12b0:	80 e0       	ldi	r24, 0x00	; 0
    12b2:	86 2b       	or	r24, r22
    12b4:	8d 83       	std	Y+5, r24	; 0x05

  return nwkIb.endpoint[header->nwkDstEndpoint](&ind);
    12b6:	ce 01       	movw	r24, r28
    12b8:	01 96       	adiw	r24, 0x01	; 1
    12ba:	fa 01       	movw	r30, r20
    12bc:	09 95       	icall
    12be:	01 c0       	rjmp	.+2      	; 0x12c2 <nwkRxTaskHandler+0x2e6>
  NwkFrameHeader_t *header = &frame->data.header;
  NWK_DataInd_t ind;

  if (header->nwkDstEndpoint > NWK_MAX_ENDPOINTS_AMOUNT || 
      NULL == nwkIb.endpoint[header->nwkDstEndpoint])
    return false;
    12c0:	80 e0       	ldi	r24, 0x00	; 0
        NwkFrameHeader_t *header = &frame->data.header;
        bool ack, forceAck;

        nwkRxAckControl = NWK_ACK_CONTROL_NONE;
        ack = nwkRxIndicateFrame(frame);
        forceAck = (0xffff == header->macDstAddr && nwkIb.addr == header->nwkDstAddr);
    12c2:	f7 01       	movw	r30, r14
    12c4:	27 81       	ldd	r18, Z+7	; 0x07
    12c6:	30 85       	ldd	r19, Z+8	; 0x08
    12c8:	ff ef       	ldi	r31, 0xFF	; 255
    12ca:	2f 3f       	cpi	r18, 0xFF	; 255
    12cc:	3f 07       	cpc	r19, r31
    12ce:	71 f4       	brne	.+28     	; 0x12ec <nwkRxTaskHandler+0x310>
#endif
}

/*****************************************************************************
*****************************************************************************/
void nwkRxTaskHandler(void)
    12d0:	61 e0       	ldi	r22, 0x01	; 1
    12d2:	70 e0       	ldi	r23, 0x00	; 0
    12d4:	20 91 d5 08 	lds	r18, 0x08D5
    12d8:	30 91 d6 08 	lds	r19, 0x08D6
    12dc:	d7 01       	movw	r26, r14
    12de:	1f 96       	adiw	r26, 0x0f	; 15
    12e0:	4d 91       	ld	r20, X+
    12e2:	5c 91       	ld	r21, X
    12e4:	50 97       	sbiw	r26, 0x10	; 16
    12e6:	24 17       	cp	r18, r20
    12e8:	35 07       	cpc	r19, r21
    12ea:	11 f0       	breq	.+4      	; 0x12f0 <nwkRxTaskHandler+0x314>
        NwkFrameHeader_t *header = &frame->data.header;
        bool ack, forceAck;

        nwkRxAckControl = NWK_ACK_CONTROL_NONE;
        ack = nwkRxIndicateFrame(frame);
        forceAck = (0xffff == header->macDstAddr && nwkIb.addr == header->nwkDstAddr);
    12ec:	60 e0       	ldi	r22, 0x00	; 0
    12ee:	70 e0       	ldi	r23, 0x00	; 0

        if ((header->nwkFcf.ackRequest && ack) || forceAck)
    12f0:	f7 01       	movw	r30, r14
    12f2:	93 85       	ldd	r25, Z+11	; 0x0b
    12f4:	90 ff       	sbrs	r25, 0
    12f6:	02 c0       	rjmp	.+4      	; 0x12fc <nwkRxTaskHandler+0x320>
    12f8:	88 23       	and	r24, r24
    12fa:	19 f4       	brne	.+6      	; 0x1302 <nwkRxTaskHandler+0x326>
    12fc:	61 15       	cp	r22, r1
    12fe:	71 05       	cpc	r23, r1
    1300:	f9 f0       	breq	.+62     	; 0x1340 <nwkRxTaskHandler+0x364>
static void nwkRxSendAck(NwkFrame_t *frame)
{
  NwkFrame_t *ack;
  NwkAckCommand_t *command;

  if (NULL == (ack = nwkFrameAlloc(sizeof(NwkAckCommand_t))))
    1302:	83 e0       	ldi	r24, 0x03	; 3
    1304:	0e 94 b4 05 	call	0xb68	; 0xb68 <nwkFrameAlloc>
    1308:	8c 01       	movw	r16, r24
    130a:	00 97       	sbiw	r24, 0x00	; 0
    130c:	c9 f0       	breq	.+50     	; 0x1340 <nwkRxTaskHandler+0x364>
    return;

  nwkFrameCommandInit(ack);
    130e:	0e 94 eb 05 	call	0xbd6	; 0xbd6 <nwkFrameCommandInit>

  ack->tx.confirm = nwkRxSendAckConf;
    1312:	f8 01       	movw	r30, r16
    1314:	ed 57       	subi	r30, 0x7D	; 125
    1316:	ff 4f       	sbci	r31, 0xFF	; 255
    1318:	91 82       	std	Z+1, r9	; 0x01
    131a:	80 82       	st	Z, r8

  ack->data.header.nwkDstAddr = frame->data.header.nwkSrcAddr;
    131c:	d7 01       	movw	r26, r14
    131e:	1d 96       	adiw	r26, 0x0d	; 13
    1320:	8d 91       	ld	r24, X+
    1322:	9c 91       	ld	r25, X
    1324:	1e 97       	sbiw	r26, 0x0e	; 14
    1326:	f8 01       	movw	r30, r16
    1328:	90 8b       	std	Z+16, r25	; 0x10
    132a:	87 87       	std	Z+15, r24	; 0x0f

  command = (NwkAckCommand_t *)ack->data.payload;

  command->id = NWK_COMMAND_ACK;
    132c:	12 8a       	std	Z+18, r1	; 0x12
  command->control = nwkRxAckControl;
    132e:	80 91 95 07 	lds	r24, 0x0795
    1332:	84 8b       	std	Z+20, r24	; 0x14
  command->seq = frame->data.header.nwkSeq;
    1334:	1c 96       	adiw	r26, 0x0c	; 12
    1336:	8c 91       	ld	r24, X
    1338:	83 8b       	std	Z+19, r24	; 0x13

  nwkTxFrame(ack);
    133a:	c8 01       	movw	r24, r16
    133c:	0e 94 15 0a 	call	0x142a	; 0x142a <nwkTxFrame>
        forceAck = (0xffff == header->macDstAddr && nwkIb.addr == header->nwkDstAddr);

        if ((header->nwkFcf.ackRequest && ack) || forceAck)
          nwkRxSendAck(frame);

        frame->state = NWK_RX_STATE_FINISH;
    1340:	d7 01       	movw	r26, r14
    1342:	cc 92       	st	X, r12
      } break;
    1344:	0c c0       	rjmp	.+24     	; 0x135e <nwkRxTaskHandler+0x382>

#ifdef NWK_ENABLE_ROUTING
      case NWK_RX_STATE_ROUTE:
      {
        nwkRouteFrame(frame);
    1346:	c7 01       	movw	r24, r14
    1348:	0e 94 0c 07 	call	0xe18	; 0xe18 <nwkRouteFrame>
    134c:	03 c0       	rjmp	.+6      	; 0x1354 <nwkRxTaskHandler+0x378>
      } break;
#endif

      case NWK_RX_STATE_FINISH:
      {
        nwkFrameFree(frame);
    134e:	c7 01       	movw	r24, r14
    1350:	0e 94 da 05 	call	0xbb4	; 0xbb4 <nwkFrameFree>
        --nwkRxActiveFrames;
    1354:	80 91 c8 07 	lds	r24, 0x07C8
    1358:	81 50       	subi	r24, 0x01	; 1
    135a:	80 93 c8 07 	sts	0x07C8, r24
      } break;
    135e:	d3 94       	inc	r13
void nwkRxTaskHandler(void)
{
  if (0 == nwkRxActiveFrames)
    return;

  for (int i = 0; i < NWK_BUFFERS_AMOUNT; i++)
    1360:	b3 e0       	ldi	r27, 0x03	; 3
    1362:	db 16       	cp	r13, r27
    1364:	09 f0       	breq	.+2      	; 0x1368 <nwkRxTaskHandler+0x38c>
    1366:	5e ce       	rjmp	.-836    	; 0x1024 <nwkRxTaskHandler+0x48>
        nwkFrameFree(frame);
        --nwkRxActiveFrames;
      } break;
    }
  }
}
    1368:	2a 96       	adiw	r28, 0x0a	; 10
    136a:	0f b6       	in	r0, 0x3f	; 63
    136c:	f8 94       	cli
    136e:	de bf       	out	0x3e, r29	; 62
    1370:	0f be       	out	0x3f, r0	; 63
    1372:	cd bf       	out	0x3d, r28	; 61
    1374:	df 91       	pop	r29
    1376:	cf 91       	pop	r28
    1378:	1f 91       	pop	r17
    137a:	0f 91       	pop	r16
    137c:	ff 90       	pop	r15
    137e:	ef 90       	pop	r14
    1380:	df 90       	pop	r13
    1382:	cf 90       	pop	r12
    1384:	bf 90       	pop	r11
    1386:	af 90       	pop	r10
    1388:	9f 90       	pop	r9
    138a:	8f 90       	pop	r8
    138c:	08 95       	ret

0000138e <nwkTxBroadcastConf>:

/*****************************************************************************
*****************************************************************************/
static void nwkTxBroadcastConf(NwkFrame_t *frame)
{
  nwkFrameFree(frame);
    138e:	0e 94 da 05 	call	0xbb4	; 0xbb4 <nwkFrameFree>
}
    1392:	08 95       	ret

00001394 <nwkTxAckWaitTimerHandler>:
}

/*****************************************************************************
*****************************************************************************/
static void nwkTxAckWaitTimerHandler(SYS_Timer_t *timer)
{
    1394:	ef 92       	push	r14
    1396:	ff 92       	push	r15
    1398:	1f 93       	push	r17
    139a:	cf 93       	push	r28
    139c:	df 93       	push	r29
    139e:	7c 01       	movw	r14, r24
  if (0 == nwkTxActiveFrames)
    13a0:	80 91 d8 07 	lds	r24, 0x07D8
    13a4:	88 23       	and	r24, r24
    13a6:	01 f1       	breq	.+64     	; 0x13e8 <nwkTxAckWaitTimerHandler+0x54>
    13a8:	c0 e0       	ldi	r28, 0x00	; 0
  {
    NwkFrame_t *frame = nwkFrameByIndex(i);

    if (NWK_TX_STATE_WAIT_ACK == frame->state && 0 == --frame->tx.timeout)
    {
      frame->state = NWK_TX_STATE_CONFIRM;
    13aa:	d5 e1       	ldi	r29, 0x15	; 21
      frame->tx.status = NWK_NO_ACK_STATUS;
    13ac:	10 e1       	ldi	r17, 0x10	; 16
  if (0 == nwkTxActiveFrames)
    return;

  for (int i = 0; i < NWK_BUFFERS_AMOUNT; i++)
  {
    NwkFrame_t *frame = nwkFrameByIndex(i);
    13ae:	8c 2f       	mov	r24, r28
    13b0:	0e 94 dd 05 	call	0xbba	; 0xbba <nwkFrameByIndex>
    13b4:	dc 01       	movw	r26, r24

    if (NWK_TX_STATE_WAIT_ACK == frame->state && 0 == --frame->tx.timeout)
    13b6:	8c 91       	ld	r24, X
    13b8:	84 31       	cpi	r24, 0x14	; 20
    13ba:	81 f4       	brne	.+32     	; 0x13dc <nwkTxAckWaitTimerHandler+0x48>
    13bc:	fd 01       	movw	r30, r26
    13be:	e0 58       	subi	r30, 0x80	; 128
    13c0:	ff 4f       	sbci	r31, 0xFF	; 255
    13c2:	20 81       	ld	r18, Z
    13c4:	31 81       	ldd	r19, Z+1	; 0x01
    13c6:	21 50       	subi	r18, 0x01	; 1
    13c8:	30 40       	sbci	r19, 0x00	; 0
    13ca:	31 83       	std	Z+1, r19	; 0x01
    13cc:	20 83       	st	Z, r18
    13ce:	21 15       	cp	r18, r1
    13d0:	31 05       	cpc	r19, r1
    13d2:	21 f4       	brne	.+8      	; 0x13dc <nwkTxAckWaitTimerHandler+0x48>
    {
      frame->state = NWK_TX_STATE_CONFIRM;
    13d4:	dc 93       	st	X, r29
      frame->tx.status = NWK_NO_ACK_STATUS;
    13d6:	a1 58       	subi	r26, 0x81	; 129
    13d8:	bf 4f       	sbci	r27, 0xFF	; 255
    13da:	1c 93       	st	X, r17
    13dc:	cf 5f       	subi	r28, 0xFF	; 255
static void nwkTxAckWaitTimerHandler(SYS_Timer_t *timer)
{
  if (0 == nwkTxActiveFrames)
    return;

  for (int i = 0; i < NWK_BUFFERS_AMOUNT; i++)
    13de:	c3 30       	cpi	r28, 0x03	; 3
    13e0:	31 f7       	brne	.-52     	; 0x13ae <nwkTxAckWaitTimerHandler+0x1a>
      frame->state = NWK_TX_STATE_CONFIRM;
      frame->tx.status = NWK_NO_ACK_STATUS;
    }
  }

  SYS_TimerStart(timer);
    13e2:	c7 01       	movw	r24, r14
    13e4:	0e 94 d8 0d 	call	0x1bb0	; 0x1bb0 <SYS_TimerStart>
}
    13e8:	df 91       	pop	r29
    13ea:	cf 91       	pop	r28
    13ec:	1f 91       	pop	r17
    13ee:	ff 90       	pop	r15
    13f0:	ef 90       	pop	r14
    13f2:	08 95       	ret

000013f4 <nwkTxInit>:

/*****************************************************************************
*****************************************************************************/
void nwkTxInit(void)
{
  nwkTxPhyActiveFrame = NULL;
    13f4:	10 92 d7 07 	sts	0x07D7, r1
    13f8:	10 92 d6 07 	sts	0x07D6, r1
  nwkTxActiveFrames = 0;
    13fc:	10 92 d8 07 	sts	0x07D8, r1

  nwkTxAckWaitTimer.interval = NWK_TX_ACK_WAIT_TIMER_INTERVAL;
    1400:	82 e3       	ldi	r24, 0x32	; 50
    1402:	90 e0       	ldi	r25, 0x00	; 0
    1404:	a0 e0       	ldi	r26, 0x00	; 0
    1406:	b0 e0       	ldi	r27, 0x00	; 0
    1408:	80 93 df 07 	sts	0x07DF, r24
    140c:	90 93 e0 07 	sts	0x07E0, r25
    1410:	a0 93 e1 07 	sts	0x07E1, r26
    1414:	b0 93 e2 07 	sts	0x07E2, r27
  nwkTxAckWaitTimer.mode = SYS_TIMER_INTERVAL_MODE;
    1418:	10 92 e3 07 	sts	0x07E3, r1
  nwkTxAckWaitTimer.handler = nwkTxAckWaitTimerHandler;
    141c:	8a ec       	ldi	r24, 0xCA	; 202
    141e:	99 e0       	ldi	r25, 0x09	; 9
    1420:	90 93 e5 07 	sts	0x07E5, r25
    1424:	80 93 e4 07 	sts	0x07E4, r24
}
    1428:	08 95       	ret

0000142a <nwkTxFrame>:

/*****************************************************************************
*****************************************************************************/
void nwkTxFrame(NwkFrame_t *frame)
{
    142a:	cf 93       	push	r28
    142c:	df 93       	push	r29
    142e:	ec 01       	movw	r28, r24
  NwkFrameHeader_t *header = &frame->data.header;

  if (frame->tx.control & NWK_TX_CONTROL_ROUTING)
    1430:	fc 01       	movw	r30, r24
    1432:	ee 57       	subi	r30, 0x7E	; 126
    1434:	ff 4f       	sbci	r31, 0xFF	; 255
    1436:	80 81       	ld	r24, Z
  {
    frame->state = NWK_TX_STATE_SEND;
    1438:	91 e1       	ldi	r25, 0x11	; 17
    143a:	98 83       	st	Y, r25
    else
#endif
      frame->state = NWK_TX_STATE_SEND;
  }

  frame->tx.status = NWK_SUCCESS_STATUS;
    143c:	fe 01       	movw	r30, r28
    143e:	e1 58       	subi	r30, 0x81	; 129
    1440:	ff 4f       	sbci	r31, 0xFF	; 255
    1442:	10 82       	st	Z, r1

  if (frame->tx.control & NWK_TX_CONTROL_BROADCAST_PAN_ID)
    1444:	80 ff       	sbrs	r24, 0
    1446:	03 c0       	rjmp	.+6      	; 0x144e <nwkTxFrame+0x24>
    frame->data.header.macDstPanId = 0xffff;
    1448:	8f ef       	ldi	r24, 0xFF	; 255
    144a:	9f ef       	ldi	r25, 0xFF	; 255
    144c:	04 c0       	rjmp	.+8      	; 0x1456 <nwkTxFrame+0x2c>
  else
    frame->data.header.macDstPanId = nwkIb.panId;
    144e:	80 91 d7 08 	lds	r24, 0x08D7
    1452:	90 91 d8 08 	lds	r25, 0x08D8
    1456:	9e 83       	std	Y+6, r25	; 0x06
    1458:	8d 83       	std	Y+5, r24	; 0x05

#ifdef NWK_ENABLE_ROUTING
  header->macDstAddr = nwkRouteNextHop(header->nwkDstAddr);
    145a:	8f 85       	ldd	r24, Y+15	; 0x0f
    145c:	98 89       	ldd	r25, Y+16	; 0x10
    145e:	0e 94 e7 06 	call	0xdce	; 0xdce <nwkRouteNextHop>
    1462:	98 87       	std	Y+8, r25	; 0x08
    1464:	8f 83       	std	Y+7, r24	; 0x07
#else
  header->macDstAddr = header->nwkDstAddr;
#endif
  header->macSrcAddr = nwkIb.addr;
    1466:	20 91 d5 08 	lds	r18, 0x08D5
    146a:	30 91 d6 08 	lds	r19, 0x08D6
    146e:	3a 87       	std	Y+10, r19	; 0x0a
    1470:	29 87       	std	Y+9, r18	; 0x09
  header->macSeq = ++nwkIb.macSeqNum;
    1472:	20 91 da 08 	lds	r18, 0x08DA
    1476:	2f 5f       	subi	r18, 0xFF	; 255
    1478:	20 93 da 08 	sts	0x08DA, r18
    147c:	2c 83       	std	Y+4, r18	; 0x04

  if (0xffff == header->macDstAddr)
    147e:	2f ef       	ldi	r18, 0xFF	; 255
    1480:	8f 3f       	cpi	r24, 0xFF	; 255
    1482:	92 07       	cpc	r25, r18
    1484:	19 f4       	brne	.+6      	; 0x148c <nwkTxFrame+0x62>
    header->macFcf = 0x8841;
    1486:	81 e4       	ldi	r24, 0x41	; 65
    1488:	98 e8       	ldi	r25, 0x88	; 136
    148a:	02 c0       	rjmp	.+4      	; 0x1490 <nwkTxFrame+0x66>
  else
    header->macFcf = 0x8861;
    148c:	81 e6       	ldi	r24, 0x61	; 97
    148e:	98 e8       	ldi	r25, 0x88	; 136
    1490:	9b 83       	std	Y+3, r25	; 0x03
    1492:	8a 83       	std	Y+2, r24	; 0x02

  ++nwkTxActiveFrames;
    1494:	80 91 d8 07 	lds	r24, 0x07D8
    1498:	8f 5f       	subi	r24, 0xFF	; 255
    149a:	80 93 d8 07 	sts	0x07D8, r24
}
    149e:	df 91       	pop	r29
    14a0:	cf 91       	pop	r28
    14a2:	08 95       	ret

000014a4 <nwkTxBroadcastFrame>:

/*****************************************************************************
*****************************************************************************/
void nwkTxBroadcastFrame(NwkFrame_t *frame)
{
    14a4:	0f 93       	push	r16
    14a6:	1f 93       	push	r17
    14a8:	cf 93       	push	r28
    14aa:	df 93       	push	r29
    14ac:	8c 01       	movw	r16, r24
  NwkFrame_t *newFrame;

  if (NULL == (newFrame = nwkFrameAlloc(frame->size - sizeof(NwkFrameHeader_t))))
    14ae:	fc 01       	movw	r30, r24
    14b0:	81 81       	ldd	r24, Z+1	; 0x01
    14b2:	80 51       	subi	r24, 0x10	; 16
    14b4:	0e 94 b4 05 	call	0xb68	; 0xb68 <nwkFrameAlloc>
    14b8:	ec 01       	movw	r28, r24
    14ba:	00 97       	sbiw	r24, 0x00	; 0
    14bc:	b1 f1       	breq	.+108    	; 0x152a <nwkTxBroadcastFrame+0x86>
    return;

  newFrame->tx.confirm = nwkTxBroadcastConf;
    14be:	fc 01       	movw	r30, r24
    14c0:	ed 57       	subi	r30, 0x7D	; 125
    14c2:	ff 4f       	sbci	r31, 0xFF	; 255
    14c4:	87 ec       	ldi	r24, 0xC7	; 199
    14c6:	99 e0       	ldi	r25, 0x09	; 9
    14c8:	91 83       	std	Z+1, r25	; 0x01
    14ca:	80 83       	st	Z, r24
  memcpy((uint8_t *)&newFrame->data, (uint8_t *)&frame->data, frame->size);
    14cc:	ce 01       	movw	r24, r28
    14ce:	02 96       	adiw	r24, 0x02	; 2
    14d0:	f8 01       	movw	r30, r16
    14d2:	41 81       	ldd	r20, Z+1	; 0x01
    14d4:	b8 01       	movw	r22, r16
    14d6:	6e 5f       	subi	r22, 0xFE	; 254
    14d8:	7f 4f       	sbci	r23, 0xFF	; 255
    14da:	50 e0       	ldi	r21, 0x00	; 0
    14dc:	0e 94 5d 11 	call	0x22ba	; 0x22ba <memcpy>

  newFrame->state = NWK_TX_STATE_SEND;
    14e0:	81 e1       	ldi	r24, 0x11	; 17
    14e2:	88 83       	st	Y, r24
  newFrame->tx.status = NWK_SUCCESS_STATUS;
    14e4:	fe 01       	movw	r30, r28
    14e6:	e1 58       	subi	r30, 0x81	; 129
    14e8:	ff 4f       	sbci	r31, 0xFF	; 255
    14ea:	10 82       	st	Z, r1

  newFrame->data.header.macFcf = 0x8841;
    14ec:	81 e4       	ldi	r24, 0x41	; 65
    14ee:	98 e8       	ldi	r25, 0x88	; 136
    14f0:	9b 83       	std	Y+3, r25	; 0x03
    14f2:	8a 83       	std	Y+2, r24	; 0x02
  newFrame->data.header.macDstAddr = 0xffff;
    14f4:	8f ef       	ldi	r24, 0xFF	; 255
    14f6:	9f ef       	ldi	r25, 0xFF	; 255
    14f8:	98 87       	std	Y+8, r25	; 0x08
    14fa:	8f 83       	std	Y+7, r24	; 0x07
  newFrame->data.header.macDstPanId = nwkIb.panId;
    14fc:	80 91 d7 08 	lds	r24, 0x08D7
    1500:	90 91 d8 08 	lds	r25, 0x08D8
    1504:	9e 83       	std	Y+6, r25	; 0x06
    1506:	8d 83       	std	Y+5, r24	; 0x05
  newFrame->data.header.macSrcAddr = nwkIb.addr;
    1508:	80 91 d5 08 	lds	r24, 0x08D5
    150c:	90 91 d6 08 	lds	r25, 0x08D6
    1510:	9a 87       	std	Y+10, r25	; 0x0a
    1512:	89 87       	std	Y+9, r24	; 0x09
  newFrame->data.header.macSeq = ++nwkIb.macSeqNum;
    1514:	80 91 da 08 	lds	r24, 0x08DA
    1518:	8f 5f       	subi	r24, 0xFF	; 255
    151a:	80 93 da 08 	sts	0x08DA, r24
    151e:	8c 83       	std	Y+4, r24	; 0x04

  ++nwkTxActiveFrames;
    1520:	80 91 d8 07 	lds	r24, 0x07D8
    1524:	8f 5f       	subi	r24, 0xFF	; 255
    1526:	80 93 d8 07 	sts	0x07D8, r24
}
    152a:	df 91       	pop	r29
    152c:	cf 91       	pop	r28
    152e:	1f 91       	pop	r17
    1530:	0f 91       	pop	r16
    1532:	08 95       	ret

00001534 <nwkTxAckReceived>:
}

/*****************************************************************************
*****************************************************************************/
void nwkTxAckReceived(NWK_DataInd_t *ind)
{
    1534:	1f 93       	push	r17
    1536:	cf 93       	push	r28
    1538:	df 93       	push	r29
  NwkAckCommand_t *command = (NwkAckCommand_t *)ind->data;
    153a:	fc 01       	movw	r30, r24
    153c:	c5 81       	ldd	r28, Z+5	; 0x05
    153e:	d6 81       	ldd	r29, Z+6	; 0x06

  if (0 == nwkTxActiveFrames)
    1540:	80 91 d8 07 	lds	r24, 0x07D8
    1544:	88 23       	and	r24, r24
    1546:	b1 f0       	breq	.+44     	; 0x1574 <nwkTxAckReceived+0x40>
    1548:	10 e0       	ldi	r17, 0x00	; 0
    return;

  for (int i = 0; i < NWK_BUFFERS_AMOUNT; i++)
  {
    NwkFrame_t *frame = nwkFrameByIndex(i);
    154a:	81 2f       	mov	r24, r17
    154c:	0e 94 dd 05 	call	0xbba	; 0xbba <nwkFrameByIndex>
    1550:	fc 01       	movw	r30, r24

    if (NWK_TX_STATE_WAIT_ACK == frame->state && frame->data.header.nwkSeq == command->seq)
    1552:	80 81       	ld	r24, Z
    1554:	84 31       	cpi	r24, 0x14	; 20
    1556:	59 f4       	brne	.+22     	; 0x156e <nwkTxAckReceived+0x3a>
    1558:	94 85       	ldd	r25, Z+12	; 0x0c
    155a:	89 81       	ldd	r24, Y+1	; 0x01
    155c:	98 17       	cp	r25, r24
    155e:	39 f4       	brne	.+14     	; 0x156e <nwkTxAckReceived+0x3a>
    {
      frame->state = NWK_TX_STATE_CONFIRM;
    1560:	85 e1       	ldi	r24, 0x15	; 21
    1562:	80 83       	st	Z, r24
      frame->tx.control = command->control;
    1564:	8a 81       	ldd	r24, Y+2	; 0x02
    1566:	ee 57       	subi	r30, 0x7E	; 126
    1568:	ff 4f       	sbci	r31, 0xFF	; 255
    156a:	80 83       	st	Z, r24
      return;
    156c:	03 c0       	rjmp	.+6      	; 0x1574 <nwkTxAckReceived+0x40>
    156e:	1f 5f       	subi	r17, 0xFF	; 255
  NwkAckCommand_t *command = (NwkAckCommand_t *)ind->data;

  if (0 == nwkTxActiveFrames)
    return;

  for (int i = 0; i < NWK_BUFFERS_AMOUNT; i++)
    1570:	13 30       	cpi	r17, 0x03	; 3
    1572:	59 f7       	brne	.-42     	; 0x154a <nwkTxAckReceived+0x16>
      frame->state = NWK_TX_STATE_CONFIRM;
      frame->tx.control = command->control;
      return;
    }
  }
}
    1574:	df 91       	pop	r29
    1576:	cf 91       	pop	r28
    1578:	1f 91       	pop	r17
    157a:	08 95       	ret

0000157c <nwkTxBusy>:

/*****************************************************************************
*****************************************************************************/
bool nwkTxBusy(void)
{
  return nwkTxActiveFrames > 0;
    157c:	81 e0       	ldi	r24, 0x01	; 1
    157e:	90 91 d8 07 	lds	r25, 0x07D8
    1582:	99 23       	and	r25, r25
    1584:	09 f4       	brne	.+2      	; 0x1588 <nwkTxBusy+0xc>
    1586:	80 e0       	ldi	r24, 0x00	; 0
}
    1588:	08 95       	ret

0000158a <PHY_DataConf>:

/*****************************************************************************
*****************************************************************************/
void PHY_DataConf(uint8_t status)
{
  nwkTxPhyActiveFrame->tx.status = convertPhyStatus(status);
    158a:	e0 91 d6 07 	lds	r30, 0x07D6
    158e:	f0 91 d7 07 	lds	r31, 0x07D7

/*****************************************************************************
*****************************************************************************/
static uint8_t convertPhyStatus(uint8_t status)
{
  if (TRAC_STATUS_SUCCESS == status ||
    1592:	83 30       	cpi	r24, 0x03	; 3
    1594:	30 f0       	brcs	.+12     	; 0x15a2 <PHY_DataConf+0x18>
      TRAC_STATUS_SUCCESS_DATA_PENDING == status ||
      TRAC_STATUS_SUCCESS_WAIT_FOR_ACK == status)
    return NWK_SUCCESS_STATUS;

  else if (TRAC_STATUS_CHANNEL_ACCESS_FAILURE == status)
    1596:	83 30       	cpi	r24, 0x03	; 3
    1598:	31 f0       	breq	.+12     	; 0x15a6 <PHY_DataConf+0x1c>
    return NWK_PHY_CHANNEL_ACCESS_FAILURE_STATUS;

  else if (TRAC_STATUS_NO_ACK == status)
    159a:	85 30       	cpi	r24, 0x05	; 5
    159c:	31 f4       	brne	.+12     	; 0x15aa <PHY_DataConf+0x20>
    return NWK_PHY_NO_ACK_STATUS;
    159e:	81 e2       	ldi	r24, 0x21	; 33
    15a0:	05 c0       	rjmp	.+10     	; 0x15ac <PHY_DataConf+0x22>
static uint8_t convertPhyStatus(uint8_t status)
{
  if (TRAC_STATUS_SUCCESS == status ||
      TRAC_STATUS_SUCCESS_DATA_PENDING == status ||
      TRAC_STATUS_SUCCESS_WAIT_FOR_ACK == status)
    return NWK_SUCCESS_STATUS;
    15a2:	80 e0       	ldi	r24, 0x00	; 0
    15a4:	03 c0       	rjmp	.+6      	; 0x15ac <PHY_DataConf+0x22>

  else if (TRAC_STATUS_CHANNEL_ACCESS_FAILURE == status)
    return NWK_PHY_CHANNEL_ACCESS_FAILURE_STATUS;
    15a6:	80 e2       	ldi	r24, 0x20	; 32
    15a8:	01 c0       	rjmp	.+2      	; 0x15ac <PHY_DataConf+0x22>

  else if (TRAC_STATUS_NO_ACK == status)
    return NWK_PHY_NO_ACK_STATUS;

  else
    return NWK_ERROR_STATUS;
    15aa:	81 e0       	ldi	r24, 0x01	; 1

/*****************************************************************************
*****************************************************************************/
void PHY_DataConf(uint8_t status)
{
  nwkTxPhyActiveFrame->tx.status = convertPhyStatus(status);
    15ac:	df 01       	movw	r26, r30
    15ae:	a1 58       	subi	r26, 0x81	; 129
    15b0:	bf 4f       	sbci	r27, 0xFF	; 255
    15b2:	8c 93       	st	X, r24
  nwkTxPhyActiveFrame->state = NWK_TX_STATE_SENT;
    15b4:	83 e1       	ldi	r24, 0x13	; 19
    15b6:	80 83       	st	Z, r24
  nwkTxPhyActiveFrame = NULL;
    15b8:	10 92 d7 07 	sts	0x07D7, r1
    15bc:	10 92 d6 07 	sts	0x07D6, r1
}
    15c0:	08 95       	ret

000015c2 <nwkTxTaskHandler>:

/*****************************************************************************
*****************************************************************************/
void nwkTxTaskHandler(void)
{
    15c2:	cf 92       	push	r12
    15c4:	df 92       	push	r13
    15c6:	ef 92       	push	r14
    15c8:	ff 92       	push	r15
    15ca:	0f 93       	push	r16
    15cc:	1f 93       	push	r17
    15ce:	cf 93       	push	r28
    15d0:	df 93       	push	r29
  if (0 == nwkTxActiveFrames)
    15d2:	80 91 d8 07 	lds	r24, 0x07D8
    15d6:	88 23       	and	r24, r24
    15d8:	09 f4       	brne	.+2      	; 0x15dc <nwkTxTaskHandler+0x1a>
    15da:	55 c0       	rjmp	.+170    	; 0x1686 <nwkTxTaskHandler+0xc4>
    15dc:	10 e0       	ldi	r17, 0x00	; 0
            frame->state = NWK_TX_STATE_CONFIRM;
          }
        }
        else
        {
          frame->state = NWK_TX_STATE_CONFIRM;
    15de:	05 e1       	ldi	r16, 0x15	; 21
        if (NWK_SUCCESS_STATUS == frame->tx.status)
        {
          if (frame->data.header.nwkSrcAddr == nwkIb.addr &&
              frame->data.header.nwkFcf.ackRequest)
          {
            frame->state = NWK_TX_STATE_WAIT_ACK;
    15e0:	84 e1       	ldi	r24, 0x14	; 20
    15e2:	f8 2e       	mov	r15, r24
            frame->tx.timeout = NWK_ACK_WAIT_TIME / NWK_TX_ACK_WAIT_TIMER_INTERVAL + 1;
    15e4:	95 e1       	ldi	r25, 0x15	; 21
    15e6:	c9 2e       	mov	r12, r25
    15e8:	d1 2c       	mov	r13, r1
      case NWK_TX_STATE_SEND:
      {
        if (!PHY_Busy())
        {
          nwkTxPhyActiveFrame = frame;
          frame->state = NWK_TX_STATE_WAIT_CONF;
    15ea:	22 e1       	ldi	r18, 0x12	; 18
    15ec:	e2 2e       	mov	r14, r18
  if (0 == nwkTxActiveFrames)
    return;

  for (int i = 0; i < NWK_BUFFERS_AMOUNT; i++)
  {
    NwkFrame_t *frame = nwkFrameByIndex(i);
    15ee:	81 2f       	mov	r24, r17
    15f0:	0e 94 dd 05 	call	0xbba	; 0xbba <nwkFrameByIndex>
    15f4:	ec 01       	movw	r28, r24

    switch (frame->state)
    15f6:	88 81       	ld	r24, Y
    15f8:	83 31       	cpi	r24, 0x13	; 19
    15fa:	99 f0       	breq	.+38     	; 0x1622 <nwkTxTaskHandler+0x60>
    15fc:	85 31       	cpi	r24, 0x15	; 21
    15fe:	79 f1       	breq	.+94     	; 0x165e <nwkTxTaskHandler+0x9c>
    1600:	81 31       	cpi	r24, 0x11	; 17
    1602:	e9 f5       	brne	.+122    	; 0x167e <nwkTxTaskHandler+0xbc>
      } break;
#endif

      case NWK_TX_STATE_SEND:
      {
        if (!PHY_Busy())
    1604:	0e 94 e9 0b 	call	0x17d2	; 0x17d2 <PHY_Busy>
    1608:	88 23       	and	r24, r24
    160a:	c9 f5       	brne	.+114    	; 0x167e <nwkTxTaskHandler+0xbc>
        {
          nwkTxPhyActiveFrame = frame;
    160c:	d0 93 d7 07 	sts	0x07D7, r29
    1610:	c0 93 d6 07 	sts	0x07D6, r28
          frame->state = NWK_TX_STATE_WAIT_CONF;
    1614:	e8 82       	st	Y, r14
          PHY_DataReq((uint8_t *)&frame->data, frame->size);
    1616:	ce 01       	movw	r24, r28
    1618:	02 96       	adiw	r24, 0x02	; 2
    161a:	69 81       	ldd	r22, Y+1	; 0x01
    161c:	0e 94 10 0c 	call	0x1820	; 0x1820 <PHY_DataReq>
    1620:	2e c0       	rjmp	.+92     	; 0x167e <nwkTxTaskHandler+0xbc>
      case NWK_TX_STATE_WAIT_CONF:
        break;

      case NWK_TX_STATE_SENT:
      {
        if (NWK_SUCCESS_STATUS == frame->tx.status)
    1622:	fe 01       	movw	r30, r28
    1624:	e1 58       	subi	r30, 0x81	; 129
    1626:	ff 4f       	sbci	r31, 0xFF	; 255
    1628:	80 81       	ld	r24, Z
    162a:	88 23       	and	r24, r24
    162c:	b1 f4       	brne	.+44     	; 0x165a <nwkTxTaskHandler+0x98>
        {
          if (frame->data.header.nwkSrcAddr == nwkIb.addr &&
    162e:	2d 85       	ldd	r18, Y+13	; 0x0d
    1630:	3e 85       	ldd	r19, Y+14	; 0x0e
    1632:	80 91 d5 08 	lds	r24, 0x08D5
    1636:	90 91 d6 08 	lds	r25, 0x08D6
    163a:	28 17       	cp	r18, r24
    163c:	39 07       	cpc	r19, r25
    163e:	69 f4       	brne	.+26     	; 0x165a <nwkTxTaskHandler+0x98>
    1640:	8b 85       	ldd	r24, Y+11	; 0x0b
    1642:	80 ff       	sbrs	r24, 0
    1644:	0a c0       	rjmp	.+20     	; 0x165a <nwkTxTaskHandler+0x98>
              frame->data.header.nwkFcf.ackRequest)
          {
            frame->state = NWK_TX_STATE_WAIT_ACK;
    1646:	f8 82       	st	Y, r15
            frame->tx.timeout = NWK_ACK_WAIT_TIME / NWK_TX_ACK_WAIT_TIMER_INTERVAL + 1;
    1648:	c0 58       	subi	r28, 0x80	; 128
    164a:	df 4f       	sbci	r29, 0xFF	; 255
    164c:	d9 82       	std	Y+1, r13	; 0x01
    164e:	c8 82       	st	Y, r12
            SYS_TimerStart(&nwkTxAckWaitTimer);
    1650:	89 ed       	ldi	r24, 0xD9	; 217
    1652:	97 e0       	ldi	r25, 0x07	; 7
    1654:	0e 94 d8 0d 	call	0x1bb0	; 0x1bb0 <SYS_TimerStart>
    1658:	12 c0       	rjmp	.+36     	; 0x167e <nwkTxTaskHandler+0xbc>
            frame->state = NWK_TX_STATE_CONFIRM;
          }
        }
        else
        {
          frame->state = NWK_TX_STATE_CONFIRM;
    165a:	08 83       	st	Y, r16
    165c:	10 c0       	rjmp	.+32     	; 0x167e <nwkTxTaskHandler+0xbc>
        break;

      case NWK_TX_STATE_CONFIRM:
      {
#ifdef NWK_ENABLE_ROUTING
        nwkRouteFrameSent(frame);
    165e:	ce 01       	movw	r24, r28
    1660:	0e 94 8e 06 	call	0xd1c	; 0xd1c <nwkRouteFrameSent>
#endif
        frame->tx.confirm(frame);
    1664:	fe 01       	movw	r30, r28
    1666:	ed 57       	subi	r30, 0x7D	; 125
    1668:	ff 4f       	sbci	r31, 0xFF	; 255
    166a:	01 90       	ld	r0, Z+
    166c:	f0 81       	ld	r31, Z
    166e:	e0 2d       	mov	r30, r0
    1670:	ce 01       	movw	r24, r28
    1672:	09 95       	icall
        --nwkTxActiveFrames;
    1674:	80 91 d8 07 	lds	r24, 0x07D8
    1678:	81 50       	subi	r24, 0x01	; 1
    167a:	80 93 d8 07 	sts	0x07D8, r24
      } break;
    167e:	1f 5f       	subi	r17, 0xFF	; 255
void nwkTxTaskHandler(void)
{
  if (0 == nwkTxActiveFrames)
    return;

  for (int i = 0; i < NWK_BUFFERS_AMOUNT; i++)
    1680:	13 30       	cpi	r17, 0x03	; 3
    1682:	09 f0       	breq	.+2      	; 0x1686 <nwkTxTaskHandler+0xc4>
    1684:	b4 cf       	rjmp	.-152    	; 0x15ee <nwkTxTaskHandler+0x2c>

      default:
        break;
    };
  }
}
    1686:	df 91       	pop	r29
    1688:	cf 91       	pop	r28
    168a:	1f 91       	pop	r17
    168c:	0f 91       	pop	r16
    168e:	ff 90       	pop	r15
    1690:	ef 90       	pop	r14
    1692:	df 90       	pop	r13
    1694:	cf 90       	pop	r12
    1696:	08 95       	ret

00001698 <phyTrxSetState>:

/*****************************************************************************
*****************************************************************************/
static inline void phyTrxSetState(uint8_t state)
{
  TRX_STATE_REG = TRX_CMD_FORCE_TRX_OFF;
    1698:	93 e0       	ldi	r25, 0x03	; 3
    169a:	90 93 42 01 	sts	0x0142, r25
  TRX_STATE_REG = state;
    169e:	80 93 42 01 	sts	0x0142, r24
  while (state != TRX_STATUS_REG_s.trxStatus);
    16a2:	90 91 41 01 	lds	r25, 0x0141
    16a6:	9f 71       	andi	r25, 0x1F	; 31
    16a8:	89 17       	cp	r24, r25
    16aa:	d9 f7       	brne	.-10     	; 0x16a2 <phyTrxSetState+0xa>
}
    16ac:	08 95       	ret

000016ae <phySetRxState>:

/*****************************************************************************
*****************************************************************************/
static void phySetRxState(void)
{
  if (phyIb.rx)
    16ae:	80 91 f0 07 	lds	r24, 0x07F0
    16b2:	88 23       	and	r24, r24
    16b4:	11 f0       	breq	.+4      	; 0x16ba <phySetRxState+0xc>
    phyTrxSetState(TRX_CMD_RX_AACK_ON);
    16b6:	86 e1       	ldi	r24, 0x16	; 22
    16b8:	01 c0       	rjmp	.+2      	; 0x16bc <phySetRxState+0xe>
  else
    phyTrxSetState(TRX_CMD_TRX_OFF);
    16ba:	88 e0       	ldi	r24, 0x08	; 8
    16bc:	0e 94 4c 0b 	call	0x1698	; 0x1698 <phyTrxSetState>
    16c0:	08 95       	ret

000016c2 <phyGetRandomNumber>:

#ifdef PHY_ENABLE_RANDOM_NUMBER_GENERATOR
/*****************************************************************************
*****************************************************************************/
static uint16_t phyGetRandomNumber(void)
{
    16c2:	0f 93       	push	r16
    16c4:	1f 93       	push	r17
    16c6:	cf 93       	push	r28
    16c8:	df 93       	push	r29
  uint16_t rnd = 0;

  IRQ_MASK_REG = 0x00;
    16ca:	10 92 4e 01 	sts	0x014E, r1
  phyTrxSetState(TRX_CMD_RX_ON);
    16ce:	86 e0       	ldi	r24, 0x06	; 6
    16d0:	0e 94 4c 0b 	call	0x1698	; 0x1698 <phyTrxSetState>
    16d4:	c0 e0       	ldi	r28, 0x00	; 0
    16d6:	d0 e0       	ldi	r29, 0x00	; 0
#ifdef PHY_ENABLE_RANDOM_NUMBER_GENERATOR
/*****************************************************************************
*****************************************************************************/
static uint16_t phyGetRandomNumber(void)
{
  uint16_t rnd = 0;
    16d8:	00 e0       	ldi	r16, 0x00	; 0
    16da:	10 e0       	ldi	r17, 0x00	; 0
  IRQ_MASK_REG = 0x00;
  phyTrxSetState(TRX_CMD_RX_ON);

  for (uint8_t i = 0; i < 16; i += 2)
  {
    HAL_Delay(RANDOM_NUMBER_UPDATE_INTERVAL);
    16dc:	81 e0       	ldi	r24, 0x01	; 1
    16de:	0e 94 f2 01 	call	0x3e4	; 0x3e4 <HAL_Delay>
    rnd |= PHY_RSSI_REG_s.rndValue << i;
    16e2:	80 91 46 01 	lds	r24, 0x0146
    16e6:	82 95       	swap	r24
    16e8:	86 95       	lsr	r24
    16ea:	83 70       	andi	r24, 0x03	; 3
    16ec:	90 e0       	ldi	r25, 0x00	; 0
    16ee:	0c 2e       	mov	r0, r28
    16f0:	02 c0       	rjmp	.+4      	; 0x16f6 <phyGetRandomNumber+0x34>
    16f2:	88 0f       	add	r24, r24
    16f4:	99 1f       	adc	r25, r25
    16f6:	0a 94       	dec	r0
    16f8:	e2 f7       	brpl	.-8      	; 0x16f2 <phyGetRandomNumber+0x30>
    16fa:	08 2b       	or	r16, r24
    16fc:	19 2b       	or	r17, r25
    16fe:	22 96       	adiw	r28, 0x02	; 2
  uint16_t rnd = 0;

  IRQ_MASK_REG = 0x00;
  phyTrxSetState(TRX_CMD_RX_ON);

  for (uint8_t i = 0; i < 16; i += 2)
    1700:	c0 31       	cpi	r28, 0x10	; 16
    1702:	d1 05       	cpc	r29, r1
    1704:	59 f7       	brne	.-42     	; 0x16dc <phyGetRandomNumber+0x1a>
  {
    HAL_Delay(RANDOM_NUMBER_UPDATE_INTERVAL);
    rnd |= PHY_RSSI_REG_s.rndValue << i;
  }

  phyTrxSetState(TRX_CMD_TRX_OFF);
    1706:	88 e0       	ldi	r24, 0x08	; 8
    1708:	0e 94 4c 0b 	call	0x1698	; 0x1698 <phyTrxSetState>

  IRQ_STATUS_REG = IRQ_STATUS_CLEAR_VALUE;
    170c:	8f ef       	ldi	r24, 0xFF	; 255
    170e:	80 93 4f 01 	sts	0x014F, r24
  IRQ_MASK_REG_s.rxEndEn = 1;
    1712:	80 91 4e 01 	lds	r24, 0x014E
    1716:	88 60       	ori	r24, 0x08	; 8
    1718:	80 93 4e 01 	sts	0x014E, r24
  IRQ_MASK_REG_s.txEndEn = 1;
    171c:	80 91 4e 01 	lds	r24, 0x014E
    1720:	80 64       	ori	r24, 0x40	; 64
    1722:	80 93 4e 01 	sts	0x014E, r24

  return rnd;
}
    1726:	c8 01       	movw	r24, r16
    1728:	df 91       	pop	r29
    172a:	cf 91       	pop	r28
    172c:	1f 91       	pop	r17
    172e:	0f 91       	pop	r16
    1730:	08 95       	ret

00001732 <PHY_Init>:

/*****************************************************************************
*****************************************************************************/
void PHY_Init(void)
{
  TRXPR_REG_s.trxrst = 1;
    1732:	e9 e3       	ldi	r30, 0x39	; 57
    1734:	f1 e0       	ldi	r31, 0x01	; 1
    1736:	80 81       	ld	r24, Z
    1738:	81 60       	ori	r24, 0x01	; 1
    173a:	80 83       	st	Z, r24

  phyTrxSetState(TRX_CMD_TRX_OFF);
    173c:	88 e0       	ldi	r24, 0x08	; 8
    173e:	0e 94 4c 0b 	call	0x1698	; 0x1698 <phyTrxSetState>

  CSMA_SEED_1_REG_s.aackSetPd = 1;
    1742:	ee e6       	ldi	r30, 0x6E	; 110
    1744:	f1 e0       	ldi	r31, 0x01	; 1
    1746:	80 81       	ld	r24, Z
    1748:	80 62       	ori	r24, 0x20	; 32
    174a:	80 83       	st	Z, r24
  CSMA_SEED_1_REG_s.aackDisAck = 0;
    174c:	80 81       	ld	r24, Z
    174e:	8f 7e       	andi	r24, 0xEF	; 239
    1750:	80 83       	st	Z, r24

  IRQ_STATUS_REG = IRQ_STATUS_CLEAR_VALUE;
    1752:	8f ef       	ldi	r24, 0xFF	; 255
    1754:	80 93 4f 01 	sts	0x014F, r24
  IRQ_MASK_REG_s.rxEndEn = 1;
    1758:	ee e4       	ldi	r30, 0x4E	; 78
    175a:	f1 e0       	ldi	r31, 0x01	; 1
    175c:	80 81       	ld	r24, Z
    175e:	88 60       	ori	r24, 0x08	; 8
    1760:	80 83       	st	Z, r24
  IRQ_MASK_REG_s.txEndEn = 1;
    1762:	80 81       	ld	r24, Z
    1764:	80 64       	ori	r24, 0x40	; 64
    1766:	80 83       	st	Z, r24

  TRX_CTRL_2_REG_s.rxSafeMode = 1;
    1768:	ec e4       	ldi	r30, 0x4C	; 76
    176a:	f1 e0       	ldi	r31, 0x01	; 1
    176c:	80 81       	ld	r24, Z
    176e:	80 68       	ori	r24, 0x80	; 128
    1770:	80 83       	st	Z, r24

#ifdef PHY_ENABLE_RANDOM_NUMBER_GENERATOR
  CSMA_SEED_0_REG = (uint8_t)phyGetRandomNumber();
    1772:	0e 94 61 0b 	call	0x16c2	; 0x16c2 <phyGetRandomNumber>
    1776:	80 93 6d 01 	sts	0x016D, r24
#else
  CSMA_SEED_0_REG = 0x11;
#endif

  phyIb.request = PHY_REQ_NONE;
    177a:	10 92 ea 07 	sts	0x07EA, r1
  phyIb.rx = false;
    177e:	10 92 f0 07 	sts	0x07F0, r1
  phyState = PHY_STATE_IDLE;
    1782:	81 e0       	ldi	r24, 0x01	; 1
    1784:	80 93 e9 07 	sts	0x07E9, r24
}
    1788:	08 95       	ret

0000178a <PHY_SetRxState>:

/*****************************************************************************
*****************************************************************************/
void PHY_SetRxState(bool rx)
{
  phyIb.request |= PHY_REQ_RX;
    178a:	90 91 ea 07 	lds	r25, 0x07EA
    178e:	98 60       	ori	r25, 0x08	; 8
    1790:	90 93 ea 07 	sts	0x07EA, r25
  phyIb.rx = rx;
    1794:	80 93 f0 07 	sts	0x07F0, r24
}
    1798:	08 95       	ret

0000179a <PHY_SetChannel>:

/*****************************************************************************
*****************************************************************************/
void PHY_SetChannel(uint8_t channel)
{
  phyIb.request |= PHY_REQ_CHANNEL;
    179a:	90 91 ea 07 	lds	r25, 0x07EA
    179e:	91 60       	ori	r25, 0x01	; 1
    17a0:	90 93 ea 07 	sts	0x07EA, r25
  phyIb.channel = channel;
    17a4:	80 93 eb 07 	sts	0x07EB, r24
}
    17a8:	08 95       	ret

000017aa <PHY_SetPanId>:

/*****************************************************************************
*****************************************************************************/
void PHY_SetPanId(uint16_t panId)
{
  phyIb.request |= PHY_REQ_PANID;
    17aa:	20 91 ea 07 	lds	r18, 0x07EA
    17ae:	22 60       	ori	r18, 0x02	; 2
    17b0:	20 93 ea 07 	sts	0x07EA, r18
  phyIb.panId = panId;
    17b4:	90 93 ed 07 	sts	0x07ED, r25
    17b8:	80 93 ec 07 	sts	0x07EC, r24
}
    17bc:	08 95       	ret

000017be <PHY_SetShortAddr>:

/*****************************************************************************
*****************************************************************************/
void PHY_SetShortAddr(uint16_t addr)
{
  phyIb.request |= PHY_REQ_ADDR;
    17be:	20 91 ea 07 	lds	r18, 0x07EA
    17c2:	24 60       	ori	r18, 0x04	; 4
    17c4:	20 93 ea 07 	sts	0x07EA, r18
  phyIb.addr = addr;
    17c8:	90 93 ef 07 	sts	0x07EF, r25
    17cc:	80 93 ee 07 	sts	0x07EE, r24
}
    17d0:	08 95       	ret

000017d2 <PHY_Busy>:

/*****************************************************************************
*****************************************************************************/
bool PHY_Busy(void)
{
  return PHY_STATE_IDLE != phyState || PHY_REQ_NONE != phyIb.request;
    17d2:	80 91 e9 07 	lds	r24, 0x07E9
    17d6:	81 30       	cpi	r24, 0x01	; 1
    17d8:	49 f4       	brne	.+18     	; 0x17ec <PHY_Busy+0x1a>
    17da:	81 e0       	ldi	r24, 0x01	; 1
    17dc:	90 e0       	ldi	r25, 0x00	; 0
    17de:	20 91 ea 07 	lds	r18, 0x07EA
    17e2:	22 23       	and	r18, r18
    17e4:	29 f4       	brne	.+10     	; 0x17f0 <PHY_Busy+0x1e>
    17e6:	80 e0       	ldi	r24, 0x00	; 0
    17e8:	90 e0       	ldi	r25, 0x00	; 0
    17ea:	08 95       	ret
    17ec:	81 e0       	ldi	r24, 0x01	; 1
    17ee:	90 e0       	ldi	r25, 0x00	; 0
}
    17f0:	08 95       	ret

000017f2 <PHY_Sleep>:

/*****************************************************************************
*****************************************************************************/
void PHY_Sleep(void)
{
  phyTrxSetState(TRX_CMD_TRX_OFF);
    17f2:	88 e0       	ldi	r24, 0x08	; 8
    17f4:	0e 94 4c 0b 	call	0x1698	; 0x1698 <phyTrxSetState>
  TRXPR_REG_s.slptr = 1;
    17f8:	e9 e3       	ldi	r30, 0x39	; 57
    17fa:	f1 e0       	ldi	r31, 0x01	; 1
    17fc:	80 81       	ld	r24, Z
    17fe:	82 60       	ori	r24, 0x02	; 2
    1800:	80 83       	st	Z, r24
  phyState = PHY_STATE_SLEEP;
    1802:	82 e0       	ldi	r24, 0x02	; 2
    1804:	80 93 e9 07 	sts	0x07E9, r24
}
    1808:	08 95       	ret

0000180a <PHY_Wakeup>:

/*****************************************************************************
*****************************************************************************/
void PHY_Wakeup(void)
{
  TRXPR_REG_s.slptr = 0;
    180a:	e9 e3       	ldi	r30, 0x39	; 57
    180c:	f1 e0       	ldi	r31, 0x01	; 1
    180e:	80 81       	ld	r24, Z
    1810:	8d 7f       	andi	r24, 0xFD	; 253
    1812:	80 83       	st	Z, r24
  phySetRxState();
    1814:	0e 94 57 0b 	call	0x16ae	; 0x16ae <phySetRxState>
  phyState = PHY_STATE_IDLE;
    1818:	81 e0       	ldi	r24, 0x01	; 1
    181a:	80 93 e9 07 	sts	0x07E9, r24
}
    181e:	08 95       	ret

00001820 <PHY_DataReq>:

/*****************************************************************************
*****************************************************************************/
void PHY_DataReq(uint8_t *data, uint8_t size)
{
    1820:	1f 93       	push	r17
    1822:	cf 93       	push	r28
    1824:	df 93       	push	r29
    1826:	00 d0       	rcall	.+0      	; 0x1828 <PHY_DataReq+0x8>
    1828:	cd b7       	in	r28, 0x3d	; 61
    182a:	de b7       	in	r29, 0x3e	; 62
    182c:	18 2f       	mov	r17, r24
  phyTrxSetState(TRX_CMD_TX_ARET_ON);
    182e:	89 e1       	ldi	r24, 0x19	; 25
    1830:	69 83       	std	Y+1, r22	; 0x01
    1832:	9a 83       	std	Y+2, r25	; 0x02
    1834:	0e 94 4c 0b 	call	0x1698	; 0x1698 <phyTrxSetState>

  TRX_FRAME_BUFFER(0) = size + 2/*crc*/;
    1838:	69 81       	ldd	r22, Y+1	; 0x01
    183a:	86 2f       	mov	r24, r22
    183c:	8e 5f       	subi	r24, 0xFE	; 254
    183e:	80 93 80 01 	sts	0x0180, r24
  for (uint8_t i = 0; i < size; i++)
    1842:	e1 2f       	mov	r30, r17
    1844:	9a 81       	ldd	r25, Y+2	; 0x02
    1846:	f9 2f       	mov	r31, r25
    1848:	a1 e8       	ldi	r26, 0x81	; 129
    184a:	b1 e0       	ldi	r27, 0x01	; 1
    184c:	02 c0       	rjmp	.+4      	; 0x1852 <PHY_DataReq+0x32>
    TRX_FRAME_BUFFER(i+1) = data[i];
    184e:	81 91       	ld	r24, Z+
    1850:	8d 93       	st	X+, r24
void PHY_DataReq(uint8_t *data, uint8_t size)
{
  phyTrxSetState(TRX_CMD_TX_ARET_ON);

  TRX_FRAME_BUFFER(0) = size + 2/*crc*/;
  for (uint8_t i = 0; i < size; i++)
    1852:	8e 2f       	mov	r24, r30
    1854:	81 1b       	sub	r24, r17
    1856:	86 17       	cp	r24, r22
    1858:	d0 f3       	brcs	.-12     	; 0x184e <PHY_DataReq+0x2e>
    TRX_FRAME_BUFFER(i+1) = data[i];

  TRX_STATE_REG = TRX_CMD_TX_START;
    185a:	82 e0       	ldi	r24, 0x02	; 2
    185c:	80 93 42 01 	sts	0x0142, r24

  phyState = PHY_STATE_TX_WAIT_END;
    1860:	83 e0       	ldi	r24, 0x03	; 3
    1862:	80 93 e9 07 	sts	0x07E9, r24
}
    1866:	0f 90       	pop	r0
    1868:	0f 90       	pop	r0
    186a:	df 91       	pop	r29
    186c:	cf 91       	pop	r28
    186e:	1f 91       	pop	r17
    1870:	08 95       	ret

00001872 <PHY_RandomReq>:
#ifdef PHY_ENABLE_RANDOM_NUMBER_GENERATOR
/*****************************************************************************
*****************************************************************************/
void PHY_RandomReq(void)
{
  phyIb.request |= PHY_REQ_RANDOM;
    1872:	80 91 ea 07 	lds	r24, 0x07EA
    1876:	80 61       	ori	r24, 0x10	; 16
    1878:	80 93 ea 07 	sts	0x07EA, r24
}
    187c:	08 95       	ret

0000187e <__vector_63>:
#endif

/*****************************************************************************
*****************************************************************************/
ISR(TRX24_TX_END_vect)
{
    187e:	1f 92       	push	r1
    1880:	0f 92       	push	r0
    1882:	0f b6       	in	r0, 0x3f	; 63
    1884:	0f 92       	push	r0
    1886:	0b b6       	in	r0, 0x3b	; 59
    1888:	0f 92       	push	r0
    188a:	11 24       	eor	r1, r1
    188c:	2f 93       	push	r18
    188e:	3f 93       	push	r19
    1890:	4f 93       	push	r20
    1892:	5f 93       	push	r21
    1894:	6f 93       	push	r22
    1896:	7f 93       	push	r23
    1898:	8f 93       	push	r24
    189a:	9f 93       	push	r25
    189c:	af 93       	push	r26
    189e:	bf 93       	push	r27
    18a0:	ef 93       	push	r30
    18a2:	ff 93       	push	r31
  if (TRX_STATUS_TX_ARET_ON == TRX_STATUS_REG_s.trxStatus)
    18a4:	80 91 41 01 	lds	r24, 0x0141
    18a8:	8f 71       	andi	r24, 0x1F	; 31
    18aa:	89 31       	cpi	r24, 0x19	; 25
    18ac:	69 f4       	brne	.+26     	; 0x18c8 <__vector_63+0x4a>
  {
    //TRX_STATE_REG = TRX_CMD_PLL_ON; // Don't wait for this to complete
    phyTrxSetState(TRX_CMD_PLL_ON);
    18ae:	89 e0       	ldi	r24, 0x09	; 9
    18b0:	0e 94 4c 0b 	call	0x1698	; 0x1698 <phyTrxSetState>

    phyState = PHY_STATE_TX_CONFIRM;
    18b4:	84 e0       	ldi	r24, 0x04	; 4
    18b6:	80 93 e9 07 	sts	0x07E9, r24
    phyTxStatus = TRX_STATE_REG_s.tracStatus;
    18ba:	80 91 42 01 	lds	r24, 0x0142
    18be:	82 95       	swap	r24
    18c0:	86 95       	lsr	r24
    18c2:	87 70       	andi	r24, 0x07	; 7
    18c4:	80 93 e8 07 	sts	0x07E8, r24
  }
  else
  {
    // Auto ACK transmission completed
  }
}
    18c8:	ff 91       	pop	r31
    18ca:	ef 91       	pop	r30
    18cc:	bf 91       	pop	r27
    18ce:	af 91       	pop	r26
    18d0:	9f 91       	pop	r25
    18d2:	8f 91       	pop	r24
    18d4:	7f 91       	pop	r23
    18d6:	6f 91       	pop	r22
    18d8:	5f 91       	pop	r21
    18da:	4f 91       	pop	r20
    18dc:	3f 91       	pop	r19
    18de:	2f 91       	pop	r18
    18e0:	0f 90       	pop	r0
    18e2:	0b be       	out	0x3b, r0	; 59
    18e4:	0f 90       	pop	r0
    18e6:	0f be       	out	0x3f, r0	; 63
    18e8:	0f 90       	pop	r0
    18ea:	1f 90       	pop	r1
    18ec:	18 95       	reti

000018ee <__vector_60>:
#endif

/*****************************************************************************
*****************************************************************************/
ISR(TRX24_RX_END_vect)
{
    18ee:	1f 92       	push	r1
    18f0:	0f 92       	push	r0
    18f2:	0f b6       	in	r0, 0x3f	; 63
    18f4:	0f 92       	push	r0
    18f6:	11 24       	eor	r1, r1
    18f8:	8f 93       	push	r24
  TRX_STATE_REG = TRX_CMD_PLL_ON; // Don't wait for this to complete
    18fa:	89 e0       	ldi	r24, 0x09	; 9
    18fc:	80 93 42 01 	sts	0x0142, r24
  phyRxRssi = (int8_t)PHY_ED_LEVEL_REG;
    1900:	80 91 47 01 	lds	r24, 0x0147
    1904:	80 93 e7 07 	sts	0x07E7, r24
  phyRxSize = TST_RX_LENGTH_REG;
    1908:	80 91 7b 01 	lds	r24, 0x017B
    190c:	80 93 e6 07 	sts	0x07E6, r24
  phyState = PHY_STATE_RX_IND;
    1910:	85 e0       	ldi	r24, 0x05	; 5
    1912:	80 93 e9 07 	sts	0x07E9, r24
}
    1916:	8f 91       	pop	r24
    1918:	0f 90       	pop	r0
    191a:	0f be       	out	0x3f, r0	; 63
    191c:	0f 90       	pop	r0
    191e:	1f 90       	pop	r1
    1920:	18 95       	reti

00001922 <PHY_TaskHandler>:
}

/*****************************************************************************
*****************************************************************************/
void PHY_TaskHandler(void)
{
    1922:	1f 93       	push	r17
    1924:	cf 93       	push	r28
    1926:	df 93       	push	r29
    1928:	00 d0       	rcall	.+0      	; 0x192a <PHY_TaskHandler+0x8>
    192a:	00 d0       	rcall	.+0      	; 0x192c <PHY_TaskHandler+0xa>
    192c:	0f 92       	push	r0
    192e:	cd b7       	in	r28, 0x3d	; 61
    1930:	de b7       	in	r29, 0x3e	; 62
  switch (phyState)
    1932:	80 91 e9 07 	lds	r24, 0x07E9
    1936:	84 30       	cpi	r24, 0x04	; 4
    1938:	f1 f1       	breq	.+124    	; 0x19b6 <PHY_TaskHandler+0x94>
    193a:	85 30       	cpi	r24, 0x05	; 5
    193c:	09 f4       	brne	.+2      	; 0x1940 <PHY_TaskHandler+0x1e>
    193e:	4f c0       	rjmp	.+158    	; 0x19de <PHY_TaskHandler+0xbc>
    1940:	81 30       	cpi	r24, 0x01	; 1
    1942:	09 f0       	breq	.+2      	; 0x1946 <PHY_TaskHandler+0x24>
    1944:	76 c0       	rjmp	.+236    	; 0x1a32 <PHY_TaskHandler+0x110>
  {
    case PHY_STATE_IDLE:
    {
      if (phyIb.request)
    1946:	10 91 ea 07 	lds	r17, 0x07EA
    194a:	11 23       	and	r17, r17
    194c:	09 f4       	brne	.+2      	; 0x1950 <PHY_TaskHandler+0x2e>
    194e:	71 c0       	rjmp	.+226    	; 0x1a32 <PHY_TaskHandler+0x110>

/*****************************************************************************
*****************************************************************************/
static void phyHandleSetRequests(void)
{
  phyTrxSetState(TRX_CMD_TRX_OFF);
    1950:	88 e0       	ldi	r24, 0x08	; 8
    1952:	0e 94 4c 0b 	call	0x1698	; 0x1698 <phyTrxSetState>

  if (phyIb.request & PHY_REQ_CHANNEL)
    1956:	10 ff       	sbrs	r17, 0
    1958:	09 c0       	rjmp	.+18     	; 0x196c <PHY_TaskHandler+0x4a>
  {
    PHY_CC_CCA_REG_s.channel = phyIb.channel;
    195a:	90 91 eb 07 	lds	r25, 0x07EB
    195e:	9f 71       	andi	r25, 0x1F	; 31
    1960:	80 91 48 01 	lds	r24, 0x0148
    1964:	80 7e       	andi	r24, 0xE0	; 224
    1966:	89 2b       	or	r24, r25
    1968:	80 93 48 01 	sts	0x0148, r24
  }

  if (phyIb.request & PHY_REQ_PANID)
    196c:	80 91 ea 07 	lds	r24, 0x07EA
    1970:	81 ff       	sbrs	r24, 1
    1972:	08 c0       	rjmp	.+16     	; 0x1984 <PHY_TaskHandler+0x62>
  {
    uint8_t *d = (uint8_t *)&phyIb.panId;
    PAN_ID_0_REG = d[0];
    1974:	80 91 ec 07 	lds	r24, 0x07EC
    1978:	80 93 62 01 	sts	0x0162, r24
    PAN_ID_1_REG = d[1];
    197c:	80 91 ed 07 	lds	r24, 0x07ED
    1980:	80 93 63 01 	sts	0x0163, r24
  }

  if (phyIb.request & PHY_REQ_ADDR)
    1984:	80 91 ea 07 	lds	r24, 0x07EA
    1988:	82 ff       	sbrs	r24, 2
    198a:	08 c0       	rjmp	.+16     	; 0x199c <PHY_TaskHandler+0x7a>
  {
    uint8_t *d = (uint8_t *)&phyIb.addr;
    SHORT_ADDR_0_REG = d[0];
    198c:	80 91 ee 07 	lds	r24, 0x07EE
    1990:	80 93 60 01 	sts	0x0160, r24
    SHORT_ADDR_1_REG = d[1];
    1994:	80 91 ef 07 	lds	r24, 0x07EF
    1998:	80 93 61 01 	sts	0x0161, r24
  }

#ifdef PHY_ENABLE_RANDOM_NUMBER_GENERATOR
  if (phyIb.request & PHY_REQ_RANDOM)
    199c:	80 91 ea 07 	lds	r24, 0x07EA
    19a0:	84 ff       	sbrs	r24, 4
    19a2:	04 c0       	rjmp	.+8      	; 0x19ac <PHY_TaskHandler+0x8a>
  {
    uint16_t rnd = phyGetRandomNumber();
    19a4:	0e 94 61 0b 	call	0x16c2	; 0x16c2 <phyGetRandomNumber>
    PHY_RandomConf(rnd);
    19a8:	0e 94 03 0f 	call	0x1e06	; 0x1e06 <PHY_RandomConf>

#ifdef PHY_ENABLE_ENERGY_DETECTION
  if (!(phyIb.request & PHY_REQ_ED))
    phySetRxState();
#else
  phySetRxState();
    19ac:	0e 94 57 0b 	call	0x16ae	; 0x16ae <phySetRxState>
#endif

  phyIb.request = PHY_REQ_NONE;
    19b0:	10 92 ea 07 	sts	0x07EA, r1
    19b4:	3e c0       	rjmp	.+124    	; 0x1a32 <PHY_TaskHandler+0x110>
        phyHandleSetRequests();
    } break;

    case PHY_STATE_TX_CONFIRM:
    {
      PHY_DataConf(phyTxStatus);
    19b6:	80 91 e8 07 	lds	r24, 0x07E8
    19ba:	0e 94 c5 0a 	call	0x158a	; 0x158a <PHY_DataConf>

      while (TRX_CMD_PLL_ON != TRX_STATUS_REG_s.trxStatus);
    19be:	80 91 41 01 	lds	r24, 0x0141
    19c2:	8f 71       	andi	r24, 0x1F	; 31
    19c4:	89 30       	cpi	r24, 0x09	; 9
    19c6:	d9 f7       	brne	.-10     	; 0x19be <PHY_TaskHandler+0x9c>
    19c8:	2f c0       	rjmp	.+94     	; 0x1a28 <PHY_TaskHandler+0x106>
    case PHY_STATE_RX_IND:
    {
      PHY_DataInd_t ind;

      for (uint8_t i = 0; i < phyRxSize + 1/*lqi*/; i++)
        phyRxBuffer[i] = TRX_FRAME_BUFFER(i);
    19ca:	fc 01       	movw	r30, r24
    19cc:	e0 58       	subi	r30, 0x80	; 128
    19ce:	fe 4f       	sbci	r31, 0xFE	; 254
    19d0:	20 81       	ld	r18, Z
    19d2:	8f 50       	subi	r24, 0x0F	; 15
    19d4:	98 4f       	sbci	r25, 0xF8	; 248
    19d6:	fc 01       	movw	r30, r24
    19d8:	20 83       	st	Z, r18

    case PHY_STATE_RX_IND:
    {
      PHY_DataInd_t ind;

      for (uint8_t i = 0; i < phyRxSize + 1/*lqi*/; i++)
    19da:	4f 5f       	subi	r20, 0xFF	; 255
    19dc:	01 c0       	rjmp	.+2      	; 0x19e0 <PHY_TaskHandler+0xbe>

/*****************************************************************************
*****************************************************************************/
void PHY_TaskHandler(void)
{
  switch (phyState)
    19de:	40 e0       	ldi	r20, 0x00	; 0

    case PHY_STATE_RX_IND:
    {
      PHY_DataInd_t ind;

      for (uint8_t i = 0; i < phyRxSize + 1/*lqi*/; i++)
    19e0:	20 91 e6 07 	lds	r18, 0x07E6
    19e4:	84 2f       	mov	r24, r20
    19e6:	90 e0       	ldi	r25, 0x00	; 0
    19e8:	30 e0       	ldi	r19, 0x00	; 0
    19ea:	28 17       	cp	r18, r24
    19ec:	39 07       	cpc	r19, r25
    19ee:	6c f7       	brge	.-38     	; 0x19ca <PHY_TaskHandler+0xa8>
        phyRxBuffer[i] = TRX_FRAME_BUFFER(i);

      ind.data = phyRxBuffer;
    19f0:	81 ef       	ldi	r24, 0xF1	; 241
    19f2:	97 e0       	ldi	r25, 0x07	; 7
    19f4:	9a 83       	std	Y+2, r25	; 0x02
    19f6:	89 83       	std	Y+1, r24	; 0x01
      ind.size = phyRxSize - 2/*crc*/;
    19f8:	80 91 e6 07 	lds	r24, 0x07E6
    19fc:	82 50       	subi	r24, 0x02	; 2
    19fe:	8b 83       	std	Y+3, r24	; 0x03
      ind.lqi  = phyRxBuffer[phyRxSize];
    1a00:	e0 91 e6 07 	lds	r30, 0x07E6
    1a04:	f0 e0       	ldi	r31, 0x00	; 0
    1a06:	ef 50       	subi	r30, 0x0F	; 15
    1a08:	f8 4f       	sbci	r31, 0xF8	; 248
    1a0a:	80 81       	ld	r24, Z
    1a0c:	8c 83       	std	Y+4, r24	; 0x04
      ind.rssi = phyRxRssi + PHY_RSSI_BASE_VAL;
    1a0e:	80 91 e7 07 	lds	r24, 0x07E7
    1a12:	8a 55       	subi	r24, 0x5A	; 90
    1a14:	8d 83       	std	Y+5, r24	; 0x05
      PHY_DataInd(&ind);
    1a16:	ce 01       	movw	r24, r28
    1a18:	01 96       	adiw	r24, 0x01	; 1
    1a1a:	0e 94 b7 07 	call	0xf6e	; 0xf6e <PHY_DataInd>

      while (TRX_CMD_PLL_ON != TRX_STATUS_REG_s.trxStatus);
    1a1e:	80 91 41 01 	lds	r24, 0x0141
    1a22:	8f 71       	andi	r24, 0x1F	; 31
    1a24:	89 30       	cpi	r24, 0x09	; 9
    1a26:	d9 f7       	brne	.-10     	; 0x1a1e <PHY_TaskHandler+0xfc>
      phyState = PHY_STATE_IDLE;
    1a28:	81 e0       	ldi	r24, 0x01	; 1
    1a2a:	80 93 e9 07 	sts	0x07E9, r24
      phySetRxState();
    1a2e:	0e 94 57 0b 	call	0x16ae	; 0x16ae <phySetRxState>
#endif

    default:
      break;
  }
}
    1a32:	0f 90       	pop	r0
    1a34:	0f 90       	pop	r0
    1a36:	0f 90       	pop	r0
    1a38:	0f 90       	pop	r0
    1a3a:	0f 90       	pop	r0
    1a3c:	df 91       	pop	r29
    1a3e:	cf 91       	pop	r28
    1a40:	1f 91       	pop	r17
    1a42:	08 95       	ret

00001a44 <SYS_Init>:

/*****************************************************************************
*****************************************************************************/
void SYS_Init(void)
{
  HAL_Init();
    1a44:	0e 94 e5 01 	call	0x3ca	; 0x3ca <HAL_Init>
  SYS_TimerInit();
    1a48:	0e 94 89 0d 	call	0x1b12	; 0x1b12 <SYS_TimerInit>
  PHY_Init();
    1a4c:	0e 94 99 0b 	call	0x1732	; 0x1732 <PHY_Init>
  NWK_Init();
    1a50:	0e 94 8b 04 	call	0x916	; 0x916 <NWK_Init>
}
    1a54:	08 95       	ret

00001a56 <SYS_TaskHandler>:

/*****************************************************************************
*****************************************************************************/
void SYS_TaskHandler(void)
{
  PHY_TaskHandler();
    1a56:	0e 94 91 0c 	call	0x1922	; 0x1922 <PHY_TaskHandler>
  NWK_TaskHandler();
    1a5a:	0e 94 d6 04 	call	0x9ac	; 0x9ac <NWK_TaskHandler>
  SYS_TimerTaskHandler();
    1a5e:	0e 94 e5 0d 	call	0x1bca	; 0x1bca <SYS_TimerTaskHandler>
}
    1a62:	08 95       	ret

00001a64 <placeTimer>:
}

/*****************************************************************************
*****************************************************************************/
static void placeTimer(SYS_Timer_t *timer)
{
    1a64:	0f 93       	push	r16
    1a66:	1f 93       	push	r17
    1a68:	cf 93       	push	r28
    1a6a:	df 93       	push	r29
    1a6c:	fc 01       	movw	r30, r24
  if (timers)
    1a6e:	00 91 71 08 	lds	r16, 0x0871
    1a72:	10 91 72 08 	lds	r17, 0x0872
    1a76:	36 81       	ldd	r19, Z+6	; 0x06
    1a78:	27 81       	ldd	r18, Z+7	; 0x07
    1a7a:	90 85       	ldd	r25, Z+8	; 0x08
    1a7c:	81 85       	ldd	r24, Z+9	; 0x09
    1a7e:	01 15       	cp	r16, r1
    1a80:	11 05       	cpc	r17, r1
    1a82:	c1 f1       	breq	.+112    	; 0x1af4 <placeTimer+0x90>
  {
    SYS_Timer_t *prev = NULL;
    uint32_t timeout = timer->interval;
    1a84:	43 2f       	mov	r20, r19
    1a86:	52 2f       	mov	r21, r18
    1a88:	69 2f       	mov	r22, r25
    1a8a:	78 2f       	mov	r23, r24
    1a8c:	e8 01       	movw	r28, r16
*****************************************************************************/
static void placeTimer(SYS_Timer_t *timer)
{
  if (timers)
  {
    SYS_Timer_t *prev = NULL;
    1a8e:	20 e0       	ldi	r18, 0x00	; 0
    1a90:	30 e0       	ldi	r19, 0x00	; 0
    1a92:	01 c0       	rjmp	.+2      	; 0x1a96 <placeTimer+0x32>
    uint32_t timeout = timer->interval;

    for (SYS_Timer_t *t = timers; t; t = t->next)
    1a94:	ec 01       	movw	r28, r24
    {
      if (timeout < t->timeout)
    1a96:	8a 81       	ldd	r24, Y+2	; 0x02
    1a98:	9b 81       	ldd	r25, Y+3	; 0x03
    1a9a:	ac 81       	ldd	r26, Y+4	; 0x04
    1a9c:	bd 81       	ldd	r27, Y+5	; 0x05
    1a9e:	48 17       	cp	r20, r24
    1aa0:	59 07       	cpc	r21, r25
    1aa2:	6a 07       	cpc	r22, r26
    1aa4:	7b 07       	cpc	r23, r27
    1aa6:	48 f4       	brcc	.+18     	; 0x1aba <placeTimer+0x56>
      {
         t->timeout -= timeout;
    1aa8:	84 1b       	sub	r24, r20
    1aaa:	95 0b       	sbc	r25, r21
    1aac:	a6 0b       	sbc	r26, r22
    1aae:	b7 0b       	sbc	r27, r23
    1ab0:	8a 83       	std	Y+2, r24	; 0x02
    1ab2:	9b 83       	std	Y+3, r25	; 0x03
    1ab4:	ac 83       	std	Y+4, r26	; 0x04
    1ab6:	bd 83       	std	Y+5, r27	; 0x05
         break;
    1ab8:	09 c0       	rjmp	.+18     	; 0x1acc <placeTimer+0x68>
      }
      else
        timeout -= t->timeout;
    1aba:	48 1b       	sub	r20, r24
    1abc:	59 0b       	sbc	r21, r25
    1abe:	6a 0b       	sbc	r22, r26
    1ac0:	7b 0b       	sbc	r23, r27
  if (timers)
  {
    SYS_Timer_t *prev = NULL;
    uint32_t timeout = timer->interval;

    for (SYS_Timer_t *t = timers; t; t = t->next)
    1ac2:	88 81       	ld	r24, Y
    1ac4:	99 81       	ldd	r25, Y+1	; 0x01
    1ac6:	9e 01       	movw	r18, r28
    1ac8:	00 97       	sbiw	r24, 0x00	; 0
    1aca:	21 f7       	brne	.-56     	; 0x1a94 <placeTimer+0x30>
        timeout -= t->timeout;

      prev = t;
    }

    timer->timeout = timeout;
    1acc:	42 83       	std	Z+2, r20	; 0x02
    1ace:	53 83       	std	Z+3, r21	; 0x03
    1ad0:	64 83       	std	Z+4, r22	; 0x04
    1ad2:	75 83       	std	Z+5, r23	; 0x05

    if (prev)
    1ad4:	21 15       	cp	r18, r1
    1ad6:	31 05       	cpc	r19, r1
    1ad8:	51 f0       	breq	.+20     	; 0x1aee <placeTimer+0x8a>
    {
      timer->next = prev->next;
    1ada:	d9 01       	movw	r26, r18
    1adc:	8d 91       	ld	r24, X+
    1ade:	9c 91       	ld	r25, X
    1ae0:	11 97       	sbiw	r26, 0x01	; 1
    1ae2:	91 83       	std	Z+1, r25	; 0x01
    1ae4:	80 83       	st	Z, r24
      prev->next = timer;
    1ae6:	11 96       	adiw	r26, 0x01	; 1
    1ae8:	fc 93       	st	X, r31
    1aea:	ee 93       	st	-X, r30
    1aec:	0d c0       	rjmp	.+26     	; 0x1b08 <placeTimer+0xa4>
    }
    else
    {
      timer->next = timers;
    1aee:	11 83       	std	Z+1, r17	; 0x01
    1af0:	00 83       	st	Z, r16
    1af2:	06 c0       	rjmp	.+12     	; 0x1b00 <placeTimer+0x9c>
      timers = timer;
    }
  }
  else
  {
    timer->next = NULL;
    1af4:	11 82       	std	Z+1, r1	; 0x01
    1af6:	10 82       	st	Z, r1
    timer->timeout = timer->interval;
    1af8:	32 83       	std	Z+2, r19	; 0x02
    1afa:	23 83       	std	Z+3, r18	; 0x03
    1afc:	94 83       	std	Z+4, r25	; 0x04
    1afe:	85 83       	std	Z+5, r24	; 0x05
    timers = timer;
    1b00:	f0 93 72 08 	sts	0x0872, r31
    1b04:	e0 93 71 08 	sts	0x0871, r30
  }
}
    1b08:	df 91       	pop	r29
    1b0a:	cf 91       	pop	r28
    1b0c:	1f 91       	pop	r17
    1b0e:	0f 91       	pop	r16
    1b10:	08 95       	ret

00001b12 <SYS_TimerInit>:

/*****************************************************************************
*****************************************************************************/
void SYS_TimerInit(void)
{
  timers = NULL;
    1b12:	10 92 72 08 	sts	0x0872, r1
    1b16:	10 92 71 08 	sts	0x0871, r1
}
    1b1a:	08 95       	ret

00001b1c <SYS_TimerStop>:
}

/*****************************************************************************
*****************************************************************************/
void SYS_TimerStop(SYS_Timer_t *timer)
{
    1b1c:	cf 93       	push	r28
    1b1e:	df 93       	push	r29
    1b20:	ec 01       	movw	r28, r24
  SYS_Timer_t *prev = NULL;

  for (SYS_Timer_t *t = timers; t; t = t->next)
    1b22:	e0 91 71 08 	lds	r30, 0x0871
    1b26:	f0 91 72 08 	lds	r31, 0x0872

/*****************************************************************************
*****************************************************************************/
void SYS_TimerStop(SYS_Timer_t *timer)
{
  SYS_Timer_t *prev = NULL;
    1b2a:	a0 e0       	ldi	r26, 0x00	; 0
    1b2c:	b0 e0       	ldi	r27, 0x00	; 0

  for (SYS_Timer_t *t = timers; t; t = t->next)
    1b2e:	2a c0       	rjmp	.+84     	; 0x1b84 <SYS_TimerStop+0x68>
  {
    if (t == timer)
    1b30:	ec 17       	cp	r30, r28
    1b32:	fd 07       	cpc	r31, r29
    1b34:	11 f5       	brne	.+68     	; 0x1b7a <SYS_TimerStop+0x5e>
    1b36:	80 81       	ld	r24, Z
    1b38:	91 81       	ldd	r25, Z+1	; 0x01
    {
      if (prev)
    1b3a:	10 97       	sbiw	r26, 0x00	; 0
    1b3c:	21 f0       	breq	.+8      	; 0x1b46 <SYS_TimerStop+0x2a>
        prev->next = t->next;
    1b3e:	11 96       	adiw	r26, 0x01	; 1
    1b40:	9c 93       	st	X, r25
    1b42:	8e 93       	st	-X, r24
    1b44:	04 c0       	rjmp	.+8      	; 0x1b4e <SYS_TimerStop+0x32>
      else
        timers = t->next;
    1b46:	90 93 72 08 	sts	0x0872, r25
    1b4a:	80 93 71 08 	sts	0x0871, r24

      if (t->next)
    1b4e:	01 90       	ld	r0, Z+
    1b50:	f0 81       	ld	r31, Z
    1b52:	e0 2d       	mov	r30, r0
    1b54:	30 97       	sbiw	r30, 0x00	; 0
    1b56:	c1 f0       	breq	.+48     	; 0x1b88 <SYS_TimerStop+0x6c>
        t->next->timeout += timer->timeout;
    1b58:	82 81       	ldd	r24, Z+2	; 0x02
    1b5a:	93 81       	ldd	r25, Z+3	; 0x03
    1b5c:	a4 81       	ldd	r26, Z+4	; 0x04
    1b5e:	b5 81       	ldd	r27, Z+5	; 0x05
    1b60:	4a 81       	ldd	r20, Y+2	; 0x02
    1b62:	5b 81       	ldd	r21, Y+3	; 0x03
    1b64:	6c 81       	ldd	r22, Y+4	; 0x04
    1b66:	7d 81       	ldd	r23, Y+5	; 0x05
    1b68:	84 0f       	add	r24, r20
    1b6a:	95 1f       	adc	r25, r21
    1b6c:	a6 1f       	adc	r26, r22
    1b6e:	b7 1f       	adc	r27, r23
    1b70:	82 83       	std	Z+2, r24	; 0x02
    1b72:	93 83       	std	Z+3, r25	; 0x03
    1b74:	a4 83       	std	Z+4, r26	; 0x04
    1b76:	b5 83       	std	Z+5, r27	; 0x05
    1b78:	07 c0       	rjmp	.+14     	; 0x1b88 <SYS_TimerStop+0x6c>
*****************************************************************************/
void SYS_TimerStop(SYS_Timer_t *timer)
{
  SYS_Timer_t *prev = NULL;

  for (SYS_Timer_t *t = timers; t; t = t->next)
    1b7a:	90 81       	ld	r25, Z
    1b7c:	81 81       	ldd	r24, Z+1	; 0x01
    1b7e:	df 01       	movw	r26, r30
    1b80:	e9 2f       	mov	r30, r25
    1b82:	f8 2f       	mov	r31, r24
    1b84:	30 97       	sbiw	r30, 0x00	; 0
    1b86:	a1 f6       	brne	.-88     	; 0x1b30 <SYS_TimerStop+0x14>

      break;
    }
    prev = t;
  }
}
    1b88:	df 91       	pop	r29
    1b8a:	cf 91       	pop	r28
    1b8c:	08 95       	ret

00001b8e <SYS_TimerStarted>:

/*****************************************************************************
*****************************************************************************/
bool SYS_TimerStarted(SYS_Timer_t *timer)
{
  for (SYS_Timer_t *t = timers; t; t = t->next)
    1b8e:	e0 91 71 08 	lds	r30, 0x0871
    1b92:	f0 91 72 08 	lds	r31, 0x0872
    1b96:	06 c0       	rjmp	.+12     	; 0x1ba4 <SYS_TimerStarted+0x16>
    if (t == timer)
    1b98:	e8 17       	cp	r30, r24
    1b9a:	f9 07       	cpc	r31, r25
    1b9c:	39 f0       	breq	.+14     	; 0x1bac <SYS_TimerStarted+0x1e>

/*****************************************************************************
*****************************************************************************/
bool SYS_TimerStarted(SYS_Timer_t *timer)
{
  for (SYS_Timer_t *t = timers; t; t = t->next)
    1b9e:	01 90       	ld	r0, Z+
    1ba0:	f0 81       	ld	r31, Z
    1ba2:	e0 2d       	mov	r30, r0
    1ba4:	30 97       	sbiw	r30, 0x00	; 0
    1ba6:	c1 f7       	brne	.-16     	; 0x1b98 <SYS_TimerStarted+0xa>
    if (t == timer)
      return true;
  return false;
    1ba8:	80 e0       	ldi	r24, 0x00	; 0
    1baa:	08 95       	ret
*****************************************************************************/
bool SYS_TimerStarted(SYS_Timer_t *timer)
{
  for (SYS_Timer_t *t = timers; t; t = t->next)
    if (t == timer)
      return true;
    1bac:	81 e0       	ldi	r24, 0x01	; 1
  return false;
}
    1bae:	08 95       	ret

00001bb0 <SYS_TimerStart>:
}

/*****************************************************************************
*****************************************************************************/
void SYS_TimerStart(SYS_Timer_t *timer)
{
    1bb0:	cf 93       	push	r28
    1bb2:	df 93       	push	r29
    1bb4:	ec 01       	movw	r28, r24
  if (!SYS_TimerStarted(timer))
    1bb6:	0e 94 c7 0d 	call	0x1b8e	; 0x1b8e <SYS_TimerStarted>
    1bba:	88 23       	and	r24, r24
    1bbc:	19 f4       	brne	.+6      	; 0x1bc4 <SYS_TimerStart+0x14>
    placeTimer(timer);
    1bbe:	ce 01       	movw	r24, r28
    1bc0:	0e 94 32 0d 	call	0x1a64	; 0x1a64 <placeTimer>
}
    1bc4:	df 91       	pop	r29
    1bc6:	cf 91       	pop	r28
    1bc8:	08 95       	ret

00001bca <SYS_TimerTaskHandler>:
}

/*****************************************************************************
*****************************************************************************/
void SYS_TimerTaskHandler(void)
{
    1bca:	cf 92       	push	r12
    1bcc:	df 92       	push	r13
    1bce:	ef 92       	push	r14
    1bd0:	ff 92       	push	r15
    1bd2:	cf 93       	push	r28
    1bd4:	df 93       	push	r29
  uint32_t elapsed;
  uint8_t cnt;

  if (0 == halTimerIrqCount)
    1bd6:	80 91 d4 08 	lds	r24, 0x08D4
    1bda:	88 23       	and	r24, r24
    1bdc:	09 f4       	brne	.+2      	; 0x1be0 <SYS_TimerTaskHandler+0x16>
    1bde:	3e c0       	rjmp	.+124    	; 0x1c5c <SYS_TimerTaskHandler+0x92>
    return;

  ATOMIC_SECTION_ENTER
    1be0:	8f b7       	in	r24, 0x3f	; 63
    1be2:	f8 94       	cli
    cnt = halTimerIrqCount;
    1be4:	60 91 d4 08 	lds	r22, 0x08D4
    halTimerIrqCount = 0;
    1be8:	10 92 d4 08 	sts	0x08D4, r1
  ATOMIC_SECTION_LEAVE
    1bec:	8f bf       	out	0x3f, r24	; 63

  elapsed = cnt * HAL_TIMER_INTERVAL;
    1bee:	70 e0       	ldi	r23, 0x00	; 0
    1bf0:	80 e0       	ldi	r24, 0x00	; 0
    1bf2:	90 e0       	ldi	r25, 0x00	; 0
    1bf4:	2a e0       	ldi	r18, 0x0A	; 10
    1bf6:	30 e0       	ldi	r19, 0x00	; 0
    1bf8:	40 e0       	ldi	r20, 0x00	; 0
    1bfa:	50 e0       	ldi	r21, 0x00	; 0
    1bfc:	0e 94 a3 10 	call	0x2146	; 0x2146 <__mulsi3>
    1c00:	6b 01       	movw	r12, r22
    1c02:	7c 01       	movw	r14, r24

  while (timers && (timers->timeout <= elapsed))
    1c04:	14 c0       	rjmp	.+40     	; 0x1c2e <SYS_TimerTaskHandler+0x64>
  {
    SYS_Timer_t *timer = timers;

    elapsed -= timers->timeout;
    1c06:	c8 1a       	sub	r12, r24
    1c08:	d9 0a       	sbc	r13, r25
    1c0a:	ea 0a       	sbc	r14, r26
    1c0c:	fb 0a       	sbc	r15, r27
    timers = timers->next;
    1c0e:	88 81       	ld	r24, Y
    1c10:	99 81       	ldd	r25, Y+1	; 0x01
    1c12:	90 93 72 08 	sts	0x0872, r25
    1c16:	80 93 71 08 	sts	0x0871, r24
    if (SYS_TIMER_PERIODIC_MODE == timer->mode)
    1c1a:	8a 85       	ldd	r24, Y+10	; 0x0a
    1c1c:	81 30       	cpi	r24, 0x01	; 1
    1c1e:	19 f4       	brne	.+6      	; 0x1c26 <SYS_TimerTaskHandler+0x5c>
      placeTimer(timer);
    1c20:	ce 01       	movw	r24, r28
    1c22:	0e 94 32 0d 	call	0x1a64	; 0x1a64 <placeTimer>
    timer->handler(timer);
    1c26:	eb 85       	ldd	r30, Y+11	; 0x0b
    1c28:	fc 85       	ldd	r31, Y+12	; 0x0c
    1c2a:	ce 01       	movw	r24, r28
    1c2c:	09 95       	icall
    halTimerIrqCount = 0;
  ATOMIC_SECTION_LEAVE

  elapsed = cnt * HAL_TIMER_INTERVAL;

  while (timers && (timers->timeout <= elapsed))
    1c2e:	c0 91 71 08 	lds	r28, 0x0871
    1c32:	d0 91 72 08 	lds	r29, 0x0872
    1c36:	20 97       	sbiw	r28, 0x00	; 0
    1c38:	89 f0       	breq	.+34     	; 0x1c5c <SYS_TimerTaskHandler+0x92>
    1c3a:	8a 81       	ldd	r24, Y+2	; 0x02
    1c3c:	9b 81       	ldd	r25, Y+3	; 0x03
    1c3e:	ac 81       	ldd	r26, Y+4	; 0x04
    1c40:	bd 81       	ldd	r27, Y+5	; 0x05
    1c42:	c8 16       	cp	r12, r24
    1c44:	d9 06       	cpc	r13, r25
    1c46:	ea 06       	cpc	r14, r26
    1c48:	fb 06       	cpc	r15, r27
    1c4a:	e8 f6       	brcc	.-70     	; 0x1c06 <SYS_TimerTaskHandler+0x3c>
      placeTimer(timer);
    timer->handler(timer);
  }

  if (timers)
    timers->timeout -= elapsed;
    1c4c:	8c 19       	sub	r24, r12
    1c4e:	9d 09       	sbc	r25, r13
    1c50:	ae 09       	sbc	r26, r14
    1c52:	bf 09       	sbc	r27, r15
    1c54:	8a 83       	std	Y+2, r24	; 0x02
    1c56:	9b 83       	std	Y+3, r25	; 0x03
    1c58:	ac 83       	std	Y+4, r26	; 0x04
    1c5a:	bd 83       	std	Y+5, r27	; 0x05
}
    1c5c:	df 91       	pop	r29
    1c5e:	cf 91       	pop	r28
    1c60:	ff 90       	pop	r15
    1c62:	ef 90       	pop	r14
    1c64:	df 90       	pop	r13
    1c66:	cf 90       	pop	r12
    1c68:	08 95       	ret

00001c6a <appNetworkStatusTimerHandler>:
#define __INVERT_ON_OFF

#include "hal.h"
#include "halGpio.h"

HAL_GPIO_PIN(LED0, B, 4);
    1c6a:	85 b1       	in	r24, 0x05	; 5
    1c6c:	90 e1       	ldi	r25, 0x10	; 16
    1c6e:	89 27       	eor	r24, r25
    1c70:	85 b9       	out	0x05, r24	; 5
*****************************************************************************/
static void appNetworkStatusTimerHandler(SYS_Timer_t *timer)
{
	ledToggle(LED_NETWORK);
	(void)timer;
}
    1c72:	08 95       	ret

00001c74 <appDataSendingTimerHandler>:

/*****************************************************************************
*****************************************************************************/
static void appDataSendingTimerHandler(SYS_Timer_t *timer)
{
	if (APP_STATE_WAIT_SEND_TIMER == appState)
    1c74:	80 91 73 08 	lds	r24, 0x0873
    1c78:	84 30       	cpi	r24, 0x04	; 4
    1c7a:	21 f4       	brne	.+8      	; 0x1c84 <appDataSendingTimerHandler+0x10>
	appState = APP_STATE_SEND;
    1c7c:	81 e0       	ldi	r24, 0x01	; 1
    1c7e:	80 93 73 08 	sts	0x0873, r24
    1c82:	08 95       	ret
	else
	SYS_TimerStart(&appDataSendingTimer);
    1c84:	84 e7       	ldi	r24, 0x74	; 116
    1c86:	98 e0       	ldi	r25, 0x08	; 8
    1c88:	0e 94 d8 0d 	call	0x1bb0	; 0x1bb0 <SYS_TimerStart>
    1c8c:	08 95       	ret

00001c8e <appDataInd>:
}

/*****************************************************************************
*****************************************************************************/
static bool appDataInd(NWK_DataInd_t *ind)
{
    1c8e:	df 92       	push	r13
    1c90:	ef 92       	push	r14
    1c92:	ff 92       	push	r15
    1c94:	0f 93       	push	r16
    1c96:	1f 93       	push	r17
    1c98:	cf 93       	push	r28
    1c9a:	df 93       	push	r29
    1c9c:	fc 01       	movw	r30, r24
	AppMessage_t *msg = (AppMessage_t *)ind->data;
    1c9e:	a5 81       	ldd	r26, Z+5	; 0x05
    1ca0:	b6 81       	ldd	r27, Z+6	; 0x06
    1ca2:	85 b1       	in	r24, 0x05	; 5
    1ca4:	90 e1       	ldi	r25, 0x10	; 16
    1ca6:	89 27       	eor	r24, r25
    1ca8:	85 b9       	out	0x05, r24	; 5

	ledToggle(LED_DATA);

	msg->lqi = ind->lqi;
    1caa:	80 85       	ldd	r24, Z+8	; 0x08
    1cac:	59 96       	adiw	r26, 0x19	; 25
    1cae:	8c 93       	st	X, r24
    1cb0:	59 97       	sbiw	r26, 0x19	; 25
	msg->rssi = ind->rssi;
    1cb2:	81 85       	ldd	r24, Z+9	; 0x09
    1cb4:	5a 96       	adiw	r26, 0x1a	; 26
    1cb6:	8c 93       	st	X, r24

	appSendMessage(ind->data, ind->size);
    1cb8:	e5 80       	ldd	r14, Z+5	; 0x05
    1cba:	c6 81       	ldd	r28, Z+6	; 0x06
    1cbc:	d7 80       	ldd	r13, Z+7	; 0x07
*****************************************************************************/
static void appSendMessage(uint8_t *data, uint8_t size)
{
	uint8_t cs = 0;

	HAL_UartWriteByte(0x10);
    1cbe:	80 e1       	ldi	r24, 0x10	; 16
    1cc0:	0e 94 49 03 	call	0x692	; 0x692 <HAL_UartWriteByte>
	HAL_UartWriteByte(0x02);
    1cc4:	82 e0       	ldi	r24, 0x02	; 2
    1cc6:	0e 94 49 03 	call	0x692	; 0x692 <HAL_UartWriteByte>
    1cca:	0e 2d       	mov	r16, r14
    1ccc:	1c 2f       	mov	r17, r28

/*****************************************************************************
*****************************************************************************/
static void appSendMessage(uint8_t *data, uint8_t size)
{
	uint8_t cs = 0;
    1cce:	ff 24       	eor	r15, r15
    1cd0:	0f c0       	rjmp	.+30     	; 0x1cf0 <appDataInd+0x62>
	HAL_UartWriteByte(cs);
}

/*****************************************************************************
*****************************************************************************/
static bool appDataInd(NWK_DataInd_t *ind)
    1cd2:	e8 01       	movw	r28, r16
	HAL_UartWriteByte(0x10);
	HAL_UartWriteByte(0x02);

	for (uint8_t i = 0; i < size; i++)
	{
		if (data[i] == 0x10)
    1cd4:	88 81       	ld	r24, Y
    1cd6:	80 31       	cpi	r24, 0x10	; 16
    1cd8:	21 f4       	brne	.+8      	; 0x1ce2 <appDataInd+0x54>
		{
			HAL_UartWriteByte(0x10);
    1cda:	0e 94 49 03 	call	0x692	; 0x692 <HAL_UartWriteByte>
			cs += 0x10;
    1cde:	80 e1       	ldi	r24, 0x10	; 16
    1ce0:	f8 0e       	add	r15, r24
		}
		HAL_UartWriteByte(data[i]);
    1ce2:	f8 01       	movw	r30, r16
    1ce4:	81 91       	ld	r24, Z+
    1ce6:	8f 01       	movw	r16, r30
    1ce8:	0e 94 49 03 	call	0x692	; 0x692 <HAL_UartWriteByte>
		cs += data[i];
    1cec:	88 81       	ld	r24, Y
    1cee:	f8 0e       	add	r15, r24
	uint8_t cs = 0;

	HAL_UartWriteByte(0x10);
	HAL_UartWriteByte(0x02);

	for (uint8_t i = 0; i < size; i++)
    1cf0:	80 2f       	mov	r24, r16
    1cf2:	8e 19       	sub	r24, r14
    1cf4:	8d 15       	cp	r24, r13
    1cf6:	68 f3       	brcs	.-38     	; 0x1cd2 <appDataInd+0x44>
		}
		HAL_UartWriteByte(data[i]);
		cs += data[i];
	}

	HAL_UartWriteByte(0x10);
    1cf8:	80 e1       	ldi	r24, 0x10	; 16
    1cfa:	0e 94 49 03 	call	0x692	; 0x692 <HAL_UartWriteByte>
	HAL_UartWriteByte(0x03);
    1cfe:	83 e0       	ldi	r24, 0x03	; 3
    1d00:	0e 94 49 03 	call	0x692	; 0x692 <HAL_UartWriteByte>
	cs += 0x10 + 0x02 + 0x10 + 0x03;

	HAL_UartWriteByte(cs);
    1d04:	8f 2d       	mov	r24, r15
    1d06:	8b 5d       	subi	r24, 0xDB	; 219
    1d08:	0e 94 49 03 	call	0x692	; 0x692 <HAL_UartWriteByte>
	msg->lqi = ind->lqi;
	msg->rssi = ind->rssi;

	appSendMessage(ind->data, ind->size);
	return true;
}
    1d0c:	81 e0       	ldi	r24, 0x01	; 1
    1d0e:	df 91       	pop	r29
    1d10:	cf 91       	pop	r28
    1d12:	1f 91       	pop	r17
    1d14:	0f 91       	pop	r16
    1d16:	ff 90       	pop	r15
    1d18:	ef 90       	pop	r14
    1d1a:	df 90       	pop	r13
    1d1c:	08 95       	ret

00001d1e <appDataConf>:

/*****************************************************************************
*****************************************************************************/
#if APP_ROUTER || APP_ENDDEVICE
static void appDataConf(NWK_DataReq_t *req)
{
    1d1e:	cf 93       	push	r28
    1d20:	df 93       	push	r29
    1d22:	ec 01       	movw	r28, r24
    1d24:	2c 98       	cbi	0x05, 4	; 5
	ledOff(LED_DATA);

	switch (req->status)
    1d26:	8f 85       	ldd	r24, Y+15	; 0x0f
    1d28:	82 30       	cpi	r24, 0x02	; 2
    1d2a:	a1 f0       	breq	.+40     	; 0x1d54 <appDataConf+0x36>
    1d2c:	83 30       	cpi	r24, 0x03	; 3
    1d2e:	28 f4       	brcc	.+10     	; 0x1d3a <appDataConf+0x1c>
    1d30:	88 23       	and	r24, r24
    1d32:	51 f0       	breq	.+20     	; 0x1d48 <appDataConf+0x2a>
    1d34:	81 30       	cpi	r24, 0x01	; 1
    1d36:	d1 f4       	brne	.+52     	; 0x1d6c <appDataConf+0x4e>
    1d38:	0a c0       	rjmp	.+20     	; 0x1d4e <appDataConf+0x30>
    1d3a:	80 32       	cpi	r24, 0x20	; 32
    1d3c:	89 f0       	breq	.+34     	; 0x1d60 <appDataConf+0x42>
    1d3e:	81 32       	cpi	r24, 0x21	; 33
    1d40:	91 f0       	breq	.+36     	; 0x1d66 <appDataConf+0x48>
    1d42:	80 31       	cpi	r24, 0x10	; 16
    1d44:	99 f4       	brne	.+38     	; 0x1d6c <appDataConf+0x4e>
    1d46:	09 c0       	rjmp	.+18     	; 0x1d5a <appDataConf+0x3c>
	{
		case NWK_SUCCESS_STATUS:
		HAL_UartPrint("NWK_SUCCESS\n");
    1d48:	80 e0       	ldi	r24, 0x00	; 0
    1d4a:	92 e0       	ldi	r25, 0x02	; 2
    1d4c:	11 c0       	rjmp	.+34     	; 0x1d70 <appDataConf+0x52>
		break;
		
		case NWK_ERROR_STATUS:
		HAL_UartPrint("NWK_ERROR\n");
    1d4e:	8d e0       	ldi	r24, 0x0D	; 13
    1d50:	92 e0       	ldi	r25, 0x02	; 2
    1d52:	0e c0       	rjmp	.+28     	; 0x1d70 <appDataConf+0x52>
		break;
		
		case NWK_OUT_OF_MEMORY_STATUS:
		HAL_UartPrint("NWK_OUT_OF_MEMORY\n");
    1d54:	88 e1       	ldi	r24, 0x18	; 24
    1d56:	92 e0       	ldi	r25, 0x02	; 2
    1d58:	0b c0       	rjmp	.+22     	; 0x1d70 <appDataConf+0x52>
		break;
		
		case NWK_NO_ACK_STATUS:
		HAL_UartPrint("NWK_NO_ACK\n");
    1d5a:	8b e2       	ldi	r24, 0x2B	; 43
    1d5c:	92 e0       	ldi	r25, 0x02	; 2
    1d5e:	08 c0       	rjmp	.+16     	; 0x1d70 <appDataConf+0x52>
		break;
		
		case NWK_PHY_CHANNEL_ACCESS_FAILURE_STATUS:
		HAL_UartPrint("PHY_CHANNEL_ACCESS_FAILURE\n");
    1d60:	87 e3       	ldi	r24, 0x37	; 55
    1d62:	92 e0       	ldi	r25, 0x02	; 2
    1d64:	05 c0       	rjmp	.+10     	; 0x1d70 <appDataConf+0x52>
		break;
		
		case NWK_PHY_NO_ACK_STATUS:
		HAL_UartPrint("PHY_NO_ACK_STATUS\n");
    1d66:	83 e5       	ldi	r24, 0x53	; 83
    1d68:	92 e0       	ldi	r25, 0x02	; 2
    1d6a:	02 c0       	rjmp	.+4      	; 0x1d70 <appDataConf+0x52>
		break;
		
		default:
		HAL_UartPrint("NOT SPECTED\n");
    1d6c:	86 e6       	ldi	r24, 0x66	; 102
    1d6e:	92 e0       	ldi	r25, 0x02	; 2
    1d70:	0e 94 73 03 	call	0x6e6	; 0x6e6 <HAL_UartPrint>
		break;
	}

	if (NWK_SUCCESS_STATUS == req->status)
    1d74:	8f 85       	ldd	r24, Y+15	; 0x0f
    1d76:	20 91 b2 08 	lds	r18, 0x08B2
    1d7a:	88 23       	and	r24, r24
    1d7c:	59 f4       	brne	.+22     	; 0x1d94 <appDataConf+0x76>
	{
		if (!appNetworkStatus)
    1d7e:	22 23       	and	r18, r18
    1d80:	29 f5       	brne	.+74     	; 0x1dcc <appDataConf+0xae>
    1d82:	2c 9a       	sbi	0x05, 4	; 5
		{
			ledOn(LED_NETWORK);
			SYS_TimerStop(&appNetworkStatusTimer);
    1d84:	83 eb       	ldi	r24, 0xB3	; 179
    1d86:	98 e0       	ldi	r25, 0x08	; 8
    1d88:	0e 94 8e 0d 	call	0x1b1c	; 0x1b1c <SYS_TimerStop>
			appNetworkStatus = true;
    1d8c:	81 e0       	ldi	r24, 0x01	; 1
    1d8e:	80 93 b2 08 	sts	0x08B2, r24
    1d92:	1c c0       	rjmp	.+56     	; 0x1dcc <appDataConf+0xae>
		}
	}
	else
	{
		msg.sensors.light++;
    1d94:	80 91 a6 08 	lds	r24, 0x08A6
    1d98:	90 91 a7 08 	lds	r25, 0x08A7
    1d9c:	a0 91 a8 08 	lds	r26, 0x08A8
    1da0:	b0 91 a9 08 	lds	r27, 0x08A9
    1da4:	01 96       	adiw	r24, 0x01	; 1
    1da6:	a1 1d       	adc	r26, r1
    1da8:	b1 1d       	adc	r27, r1
    1daa:	80 93 a6 08 	sts	0x08A6, r24
    1dae:	90 93 a7 08 	sts	0x08A7, r25
    1db2:	a0 93 a8 08 	sts	0x08A8, r26
    1db6:	b0 93 a9 08 	sts	0x08A9, r27

		if (appNetworkStatus)
    1dba:	22 23       	and	r18, r18
    1dbc:	39 f0       	breq	.+14     	; 0x1dcc <appDataConf+0xae>
    1dbe:	2c 98       	cbi	0x05, 4	; 5
		{
			ledOff(LED_NETWORK);
			SYS_TimerStart(&appNetworkStatusTimer);
    1dc0:	83 eb       	ldi	r24, 0xB3	; 179
    1dc2:	98 e0       	ldi	r25, 0x08	; 8
    1dc4:	0e 94 d8 0d 	call	0x1bb0	; 0x1bb0 <SYS_TimerStart>
			appNetworkStatus = false;
    1dc8:	10 92 b2 08 	sts	0x08B2, r1
		}
	}

	appState = APP_STATE_SENDING_DONE;
    1dcc:	83 e0       	ldi	r24, 0x03	; 3
    1dce:	80 93 73 08 	sts	0x0873, r24
}
    1dd2:	df 91       	pop	r29
    1dd4:	cf 91       	pop	r28
    1dd6:	08 95       	ret

00001dd8 <HAL_UartBytesReceived>:
static SYS_Timer_t appDataSendingTimer;

/*****************************************************************************
*****************************************************************************/
void HAL_UartBytesReceived(uint16_t bytes)
{
    1dd8:	0f 93       	push	r16
    1dda:	1f 93       	push	r17
    1ddc:	cf 93       	push	r28
    1dde:	df 93       	push	r29
    1de0:	8c 01       	movw	r16, r24
	for (uint16_t i = 0; i < bytes; i++)
    1de2:	c0 e0       	ldi	r28, 0x00	; 0
    1de4:	d0 e0       	ldi	r29, 0x00	; 0
    1de6:	03 c0       	rjmp	.+6      	; 0x1dee <HAL_UartBytesReceived+0x16>
	HAL_UartReadByte();
    1de8:	0e 94 a2 03 	call	0x744	; 0x744 <HAL_UartReadByte>

/*****************************************************************************
*****************************************************************************/
void HAL_UartBytesReceived(uint16_t bytes)
{
	for (uint16_t i = 0; i < bytes; i++)
    1dec:	21 96       	adiw	r28, 0x01	; 1
    1dee:	c0 17       	cp	r28, r16
    1df0:	d1 07       	cpc	r29, r17
    1df2:	d1 f7       	brne	.-12     	; 0x1de8 <HAL_UartBytesReceived+0x10>
    1df4:	85 b1       	in	r24, 0x05	; 5
    1df6:	90 e1       	ldi	r25, 0x10	; 16
    1df8:	89 27       	eor	r24, r25
    1dfa:	85 b9       	out	0x05, r24	; 5
	HAL_UartReadByte();
	ledToggle(2);
}
    1dfc:	df 91       	pop	r29
    1dfe:	cf 91       	pop	r28
    1e00:	1f 91       	pop	r17
    1e02:	0f 91       	pop	r16
    1e04:	08 95       	ret

00001e06 <PHY_RandomConf>:
#ifdef PHY_ENABLE_RANDOM_NUMBER_GENERATOR
/*****************************************************************************
*****************************************************************************/
void PHY_RandomConf(uint16_t rnd)
{
	srand(rnd);
    1e06:	0e 94 52 11 	call	0x22a4	; 0x22a4 <srand>
}
    1e0a:	08 95       	ret

00001e0c <main>:

/*****************************************************************************
*****************************************************************************/
int main(void)
{
	SYS_Init();
    1e0c:	0e 94 22 0d 	call	0x1a44	; 0x1a44 <SYS_Init>
	
	HAL_UartInit(38400);
    1e10:	60 e0       	ldi	r22, 0x00	; 0
    1e12:	76 e9       	ldi	r23, 0x96	; 150
    1e14:	80 e0       	ldi	r24, 0x00	; 0
    1e16:	90 e0       	ldi	r25, 0x00	; 0
    1e18:	0e 94 ed 02 	call	0x5da	; 0x5da <HAL_UartInit>
	
	RTC_Init();
    1e1c:	0e 94 ef 00 	call	0x1de	; 0x1de <RTC_Init>
	currentTime.hour = 0;
    1e20:	10 92 de 19 	sts	0x19DE, r1
	currentTime.minute = 26;
    1e24:	8a e1       	ldi	r24, 0x1A	; 26
    1e26:	80 93 dd 19 	sts	0x19DD, r24
	currentTime.second = 30;
    1e2a:	8e e1       	ldi	r24, 0x1E	; 30
    1e2c:	80 93 dc 19 	sts	0x19DC, r24
*****************************************************************************/
static void appInit(void)
{
	msg.messageType          = 1;
	msg.nodeType             = APP_NODE_TYPE;
	msg.extAddr              = APP_ADDR;
    1e30:	03 e8       	ldi	r16, 0x83	; 131
    1e32:	18 e0       	ldi	r17, 0x08	; 8

	NWK_OpenEndpoint(APP_ENDPOINT, appDataInd);

	appDataSendingTimer.interval = APP_SENDING_INTERVAL;
	appDataSendingTimer.mode = SYS_TIMER_INTERVAL_MODE;
	appDataSendingTimer.handler = appDataSendingTimerHandler;
    1e34:	8a e3       	ldi	r24, 0x3A	; 58
    1e36:	e8 2e       	mov	r14, r24
    1e38:	8e e0       	ldi	r24, 0x0E	; 14
    1e3a:	f8 2e       	mov	r15, r24

	#if APP_ROUTER || APP_ENDDEVICE
	appNetworkStatus = false;
	appNetworkStatusTimer.interval = 500;
	appNetworkStatusTimer.mode = SYS_TIMER_PERIODIC_MODE;
	appNetworkStatusTimer.handler = appNetworkStatusTimerHandler;
    1e3c:	25 e3       	ldi	r18, 0x35	; 53
    1e3e:	c2 2e       	mov	r12, r18
    1e40:	2e e0       	ldi	r18, 0x0E	; 14
    1e42:	d2 2e       	mov	r13, r18
	#else
	nwkDataReq.dstAddr = 0;
	nwkDataReq.dstEndpoint = APP_ENDPOINT;
	nwkDataReq.srcEndpoint = APP_ENDPOINT;
	nwkDataReq.options = NWK_OPT_ACK_REQUEST | NWK_OPT_ENABLE_SECURITY;
	nwkDataReq.data = (uint8_t *)&msg;
    1e44:	3e ef       	ldi	r19, 0xFE	; 254
    1e46:	a3 2e       	mov	r10, r19
    1e48:	3f ef       	ldi	r19, 0xFF	; 255
    1e4a:	b3 2e       	mov	r11, r19
    1e4c:	a0 0e       	add	r10, r16
    1e4e:	b1 1e       	adc	r11, r17
	nwkDataReq.size = sizeof(msg);
	nwkDataReq.confirm = appDataConf;
    1e50:	4f e8       	ldi	r20, 0x8F	; 143
    1e52:	84 2e       	mov	r8, r20
    1e54:	4e e0       	ldi	r20, 0x0E	; 14
    1e56:	94 2e       	mov	r9, r20
	OTA_ClientInit();
	#endif

	while (1)
	{		
		SYS_TaskHandler();
    1e58:	0e 94 2b 0d 	call	0x1a56	; 0x1a56 <SYS_TaskHandler>
		HAL_UartTaskHandler();
    1e5c:	0e 94 44 04 	call	0x888	; 0x888 <HAL_UartTaskHandler>

/*****************************************************************************
*****************************************************************************/
static void APP_TaskHandler(void)
{
	switch (appState)
    1e60:	c0 91 73 08 	lds	r28, 0x0873
    1e64:	c3 30       	cpi	r28, 0x03	; 3
    1e66:	09 f4       	brne	.+2      	; 0x1e6a <main+0x5e>
    1e68:	46 c1       	rjmp	.+652    	; 0x20f6 <main+0x2ea>
    1e6a:	c4 30       	cpi	r28, 0x04	; 4
    1e6c:	28 f4       	brcc	.+10     	; 0x1e78 <main+0x6c>
    1e6e:	cc 23       	and	r28, r28
    1e70:	61 f0       	breq	.+24     	; 0x1e8a <main+0x7e>
    1e72:	c1 30       	cpi	r28, 0x01	; 1
    1e74:	89 f7       	brne	.-30     	; 0x1e58 <main+0x4c>
    1e76:	bd c0       	rjmp	.+378    	; 0x1ff2 <main+0x1e6>
    1e78:	c6 30       	cpi	r28, 0x06	; 6
    1e7a:	09 f4       	brne	.+2      	; 0x1e7e <main+0x72>
    1e7c:	4b c1       	rjmp	.+662    	; 0x2114 <main+0x308>
    1e7e:	c7 30       	cpi	r28, 0x07	; 7
    1e80:	09 f4       	brne	.+2      	; 0x1e84 <main+0x78>
    1e82:	55 c1       	rjmp	.+682    	; 0x212e <main+0x322>
    1e84:	c5 30       	cpi	r28, 0x05	; 5
    1e86:	41 f7       	brne	.-48     	; 0x1e58 <main+0x4c>
    1e88:	3c c1       	rjmp	.+632    	; 0x2102 <main+0x2f6>

/*****************************************************************************
*****************************************************************************/
static void appInit(void)
{
	msg.messageType          = 1;
    1e8a:	21 e0       	ldi	r18, 0x01	; 1
    1e8c:	20 93 81 08 	sts	0x0881, r18
	msg.nodeType             = APP_NODE_TYPE;
    1e90:	20 93 82 08 	sts	0x0882, r18
	msg.extAddr              = APP_ADDR;
    1e94:	82 e0       	ldi	r24, 0x02	; 2
    1e96:	80 93 83 08 	sts	0x0883, r24
    1e9a:	80 e4       	ldi	r24, 0x40	; 64
    1e9c:	f8 01       	movw	r30, r16
    1e9e:	81 83       	std	Z+1, r24	; 0x01
    1ea0:	12 82       	std	Z+2, r1	; 0x02
    1ea2:	13 82       	std	Z+3, r1	; 0x03
    1ea4:	14 82       	std	Z+4, r1	; 0x04
    1ea6:	15 82       	std	Z+5, r1	; 0x05
    1ea8:	16 82       	std	Z+6, r1	; 0x06
    1eaa:	17 82       	std	Z+7, r1	; 0x07
	msg.shortAddr            = APP_ADDR;
    1eac:	82 e0       	ldi	r24, 0x02	; 2
    1eae:	90 e4       	ldi	r25, 0x40	; 64
    1eb0:	90 93 8c 08 	sts	0x088C, r25
    1eb4:	80 93 8b 08 	sts	0x088B, r24
	msg.softVersion          = 0x01010100;
    1eb8:	80 e0       	ldi	r24, 0x00	; 0
    1eba:	91 e0       	ldi	r25, 0x01	; 1
    1ebc:	a1 e0       	ldi	r26, 0x01	; 1
    1ebe:	b1 e0       	ldi	r27, 0x01	; 1
    1ec0:	80 93 8d 08 	sts	0x088D, r24
    1ec4:	90 93 8e 08 	sts	0x088E, r25
    1ec8:	a0 93 8f 08 	sts	0x088F, r26
    1ecc:	b0 93 90 08 	sts	0x0890, r27
	msg.channelMask          = (1L << APP_CHANNEL);
    1ed0:	80 e0       	ldi	r24, 0x00	; 0
    1ed2:	90 e8       	ldi	r25, 0x80	; 128
    1ed4:	a0 e0       	ldi	r26, 0x00	; 0
    1ed6:	b0 e0       	ldi	r27, 0x00	; 0
    1ed8:	80 93 91 08 	sts	0x0891, r24
    1edc:	90 93 92 08 	sts	0x0892, r25
    1ee0:	a0 93 93 08 	sts	0x0893, r26
    1ee4:	b0 93 94 08 	sts	0x0894, r27
	msg.panId                = APP_PANID;
    1ee8:	84 e3       	ldi	r24, 0x34	; 52
    1eea:	92 e1       	ldi	r25, 0x12	; 18
    1eec:	90 93 96 08 	sts	0x0896, r25
    1ef0:	80 93 95 08 	sts	0x0895, r24
	msg.workingChannel       = APP_CHANNEL;
    1ef4:	8f e0       	ldi	r24, 0x0F	; 15
    1ef6:	80 93 97 08 	sts	0x0897, r24
	msg.parentShortAddr      = 0;
    1efa:	10 92 99 08 	sts	0x0899, r1
    1efe:	10 92 98 08 	sts	0x0898, r1
	msg.lqi                  = 0;
    1f02:	10 92 9a 08 	sts	0x089A, r1
	msg.rssi                 = 0;
    1f06:	10 92 9b 08 	sts	0x089B, r1

	msg.sensors.type        = 1;
    1f0a:	20 93 9c 08 	sts	0x089C, r18
	msg.sensors.size        = sizeof(int32_t) * 3;
    1f0e:	8c e0       	ldi	r24, 0x0C	; 12
    1f10:	80 93 9d 08 	sts	0x089D, r24
	msg.sensors.battery     = 0;
    1f14:	10 92 9e 08 	sts	0x089E, r1
    1f18:	10 92 9f 08 	sts	0x089F, r1
    1f1c:	10 92 a0 08 	sts	0x08A0, r1
    1f20:	10 92 a1 08 	sts	0x08A1, r1
	msg.sensors.temperature = 0;
    1f24:	10 92 a2 08 	sts	0x08A2, r1
    1f28:	10 92 a3 08 	sts	0x08A3, r1
    1f2c:	10 92 a4 08 	sts	0x08A4, r1
    1f30:	10 92 a5 08 	sts	0x08A5, r1
	msg.sensors.light       = 0;
    1f34:	10 92 a6 08 	sts	0x08A6, r1
    1f38:	10 92 a7 08 	sts	0x08A7, r1
    1f3c:	10 92 a8 08 	sts	0x08A8, r1
    1f40:	10 92 a9 08 	sts	0x08A9, r1

	msg.caption.type         = 32;
    1f44:	80 e2       	ldi	r24, 0x20	; 32
    1f46:	80 93 aa 08 	sts	0x08AA, r24
	msg.caption.size         = APP_CAPTION_SIZE;
    1f4a:	86 e0       	ldi	r24, 0x06	; 6
    1f4c:	80 93 ab 08 	sts	0x08AB, r24
	memcpy(msg.caption.text, APP_CAPTION, APP_CAPTION_SIZE);
    1f50:	ec ea       	ldi	r30, 0xAC	; 172
    1f52:	f8 e0       	ldi	r31, 0x08	; 8
    1f54:	a3 e7       	ldi	r26, 0x73	; 115
    1f56:	b2 e0       	ldi	r27, 0x02	; 2
    1f58:	0d 90       	ld	r0, X+
    1f5a:	01 92       	st	Z+, r0
    1f5c:	81 50       	subi	r24, 0x01	; 1
    1f5e:	e1 f7       	brne	.-8      	; 0x1f58 <main+0x14c>
    1f60:	24 9a       	sbi	0x04, 4	; 4
    1f62:	2c 9a       	sbi	0x05, 4	; 5
	#endif
	#endif

	ledsInit();

	NWK_SetAddr(APP_ADDR);
    1f64:	82 e0       	ldi	r24, 0x02	; 2
    1f66:	90 e4       	ldi	r25, 0x40	; 64
    1f68:	0e 94 a4 04 	call	0x948	; 0x948 <NWK_SetAddr>
	NWK_SetPanId(APP_PANID);
    1f6c:	84 e3       	ldi	r24, 0x34	; 52
    1f6e:	92 e1       	ldi	r25, 0x12	; 18
    1f70:	0e 94 ab 04 	call	0x956	; 0x956 <NWK_SetPanId>
	PHY_SetChannel(APP_CHANNEL);
    1f74:	8f e0       	ldi	r24, 0x0F	; 15
    1f76:	0e 94 cd 0b 	call	0x179a	; 0x179a <PHY_SetChannel>
	PHY_SetRxState(true);
    1f7a:	81 e0       	ldi	r24, 0x01	; 1
    1f7c:	0e 94 c5 0b 	call	0x178a	; 0x178a <PHY_SetRxState>

	#ifdef NWK_ENABLE_SECURITY
	NWK_SetSecurityKey((uint8_t *)APP_SECURITY_KEY);
	#endif

	NWK_OpenEndpoint(APP_ENDPOINT, appDataInd);
    1f80:	81 e0       	ldi	r24, 0x01	; 1
    1f82:	67 e4       	ldi	r22, 0x47	; 71
    1f84:	7e e0       	ldi	r23, 0x0E	; 14
    1f86:	0e 94 b2 04 	call	0x964	; 0x964 <NWK_OpenEndpoint>

	appDataSendingTimer.interval = APP_SENDING_INTERVAL;
    1f8a:	80 ed       	ldi	r24, 0xD0	; 208
    1f8c:	97 e0       	ldi	r25, 0x07	; 7
    1f8e:	a0 e0       	ldi	r26, 0x00	; 0
    1f90:	b0 e0       	ldi	r27, 0x00	; 0
    1f92:	80 93 7a 08 	sts	0x087A, r24
    1f96:	90 93 7b 08 	sts	0x087B, r25
    1f9a:	a0 93 7c 08 	sts	0x087C, r26
    1f9e:	b0 93 7d 08 	sts	0x087D, r27
	appDataSendingTimer.mode = SYS_TIMER_INTERVAL_MODE;
    1fa2:	10 92 7e 08 	sts	0x087E, r1
	appDataSendingTimer.handler = appDataSendingTimerHandler;
    1fa6:	f0 92 80 08 	sts	0x0880, r15
    1faa:	e0 92 7f 08 	sts	0x087F, r14

	#if APP_ROUTER || APP_ENDDEVICE
	appNetworkStatus = false;
    1fae:	10 92 b2 08 	sts	0x08B2, r1
	appNetworkStatusTimer.interval = 500;
    1fb2:	84 ef       	ldi	r24, 0xF4	; 244
    1fb4:	91 e0       	ldi	r25, 0x01	; 1
    1fb6:	a0 e0       	ldi	r26, 0x00	; 0
    1fb8:	b0 e0       	ldi	r27, 0x00	; 0
    1fba:	80 93 b9 08 	sts	0x08B9, r24
    1fbe:	90 93 ba 08 	sts	0x08BA, r25
    1fc2:	a0 93 bb 08 	sts	0x08BB, r26
    1fc6:	b0 93 bc 08 	sts	0x08BC, r27
	appNetworkStatusTimer.mode = SYS_TIMER_PERIODIC_MODE;
    1fca:	c1 e0       	ldi	r28, 0x01	; 1
    1fcc:	c0 93 bd 08 	sts	0x08BD, r28
	appNetworkStatusTimer.handler = appNetworkStatusTimerHandler;
    1fd0:	d0 92 bf 08 	sts	0x08BF, r13
    1fd4:	c0 92 be 08 	sts	0x08BE, r12
	SYS_TimerStart(&appNetworkStatusTimer);
    1fd8:	83 eb       	ldi	r24, 0xB3	; 179
    1fda:	98 e0       	ldi	r25, 0x08	; 8
    1fdc:	0e 94 d8 0d 	call	0x1bb0	; 0x1bb0 <SYS_TimerStart>
	
	HAL_UartPrint("ROUTER\n");
    1fe0:	8a e7       	ldi	r24, 0x7A	; 122
    1fe2:	92 e0       	ldi	r25, 0x02	; 2
    1fe4:	0e 94 73 03 	call	0x6e6	; 0x6e6 <HAL_UartPrint>
	#else
	ledOn(LED_NETWORK);
	#endif

	#ifdef PHY_ENABLE_RANDOM_NUMBER_GENERATOR
	PHY_RandomReq();
    1fe8:	0e 94 39 0c 	call	0x1872	; 0x1872 <PHY_RandomReq>
	#endif

	appState = APP_STATE_SEND;
    1fec:	c0 93 73 08 	sts	0x0873, r28
    1ff0:	33 cf       	rjmp	.-410    	; 0x1e58 <main+0x4c>
unsigned int adcVal;
char buf[5];
static void appSendData(void)
{
	#ifdef NWK_ENABLE_ROUTING
	msg.parentShortAddr = NWK_RouteNextHop(0);
    1ff2:	80 e0       	ldi	r24, 0x00	; 0
    1ff4:	90 e0       	ldi	r25, 0x00	; 0
    1ff6:	0e 94 62 07 	call	0xec4	; 0xec4 <NWK_RouteNextHop>
    1ffa:	90 93 99 08 	sts	0x0899, r25
    1ffe:	80 93 98 08 	sts	0x0898, r24
	#else
	msg.parentShortAddr = 0;
	#endif

	msg.sensors.battery     = rand();
    2002:	0e 94 4d 11 	call	0x229a	; 0x229a <rand>
    2006:	aa 27       	eor	r26, r26
    2008:	97 fd       	sbrc	r25, 7
    200a:	a0 95       	com	r26
    200c:	ba 2f       	mov	r27, r26
    200e:	80 93 9e 08 	sts	0x089E, r24
    2012:	90 93 9f 08 	sts	0x089F, r25
    2016:	a0 93 a0 08 	sts	0x08A0, r26
    201a:	b0 93 a1 08 	sts	0x08A1, r27
	msg.sensors.temperature = rand() & 0x7f;
    201e:	0e 94 4d 11 	call	0x229a	; 0x229a <rand>
    2022:	aa 27       	eor	r26, r26
    2024:	97 fd       	sbrc	r25, 7
    2026:	a0 95       	com	r26
    2028:	ba 2f       	mov	r27, r26
    202a:	8f 77       	andi	r24, 0x7F	; 127
    202c:	90 70       	andi	r25, 0x00	; 0
    202e:	a0 70       	andi	r26, 0x00	; 0
    2030:	b0 70       	andi	r27, 0x00	; 0
    2032:	80 93 a2 08 	sts	0x08A2, r24
    2036:	90 93 a3 08 	sts	0x08A3, r25
    203a:	a0 93 a4 08 	sts	0x08A4, r26
    203e:	b0 93 a5 08 	sts	0x08A5, r27
	#if APP_COORDINATOR
	appSendMessage((uint8_t *)&msg, sizeof(msg));
	SYS_TimerStart(&appDataSendingTimer);
	appState = APP_STATE_WAIT_SEND_TIMER;
	#else
	nwkDataReq.dstAddr = 0;
    2042:	10 92 c6 08 	sts	0x08C6, r1
    2046:	10 92 c5 08 	sts	0x08C5, r1
	nwkDataReq.dstEndpoint = APP_ENDPOINT;
    204a:	c0 93 c7 08 	sts	0x08C7, r28
	nwkDataReq.srcEndpoint = APP_ENDPOINT;
    204e:	c0 93 c8 08 	sts	0x08C8, r28
	nwkDataReq.options = NWK_OPT_ACK_REQUEST | NWK_OPT_ENABLE_SECURITY;
    2052:	83 e0       	ldi	r24, 0x03	; 3
    2054:	80 93 c9 08 	sts	0x08C9, r24
	nwkDataReq.data = (uint8_t *)&msg;
    2058:	b0 92 cb 08 	sts	0x08CB, r11
    205c:	a0 92 ca 08 	sts	0x08CA, r10
	nwkDataReq.size = sizeof(msg);
    2060:	81 e3       	ldi	r24, 0x31	; 49
    2062:	80 93 cc 08 	sts	0x08CC, r24
	nwkDataReq.confirm = appDataConf;
    2066:	90 92 ce 08 	sts	0x08CE, r9
    206a:	80 92 cd 08 	sts	0x08CD, r8
    206e:	2c 9a       	sbi	0x05, 4	; 5

	ledOn(LED_DATA);
	
	NWK_DataReq(&nwkDataReq);
    2070:	80 ec       	ldi	r24, 0xC0	; 192
    2072:	98 e0       	ldi	r25, 0x08	; 8
    2074:	0e 94 01 05 	call	0xa02	; 0xa02 <NWK_DataReq>
	numWrite(currentTime.hour);
    2078:	80 91 de 19 	lds	r24, 0x19DE
    207c:	90 e0       	ldi	r25, 0x00	; 0
    207e:	0e 94 13 01 	call	0x226	; 0x226 <numWrite>
	HAL_UartWriteByte(':');
    2082:	8a e3       	ldi	r24, 0x3A	; 58
    2084:	0e 94 49 03 	call	0x692	; 0x692 <HAL_UartWriteByte>
	numWrite(currentTime.minute);
    2088:	80 91 dd 19 	lds	r24, 0x19DD
    208c:	90 e0       	ldi	r25, 0x00	; 0
    208e:	0e 94 13 01 	call	0x226	; 0x226 <numWrite>
	HAL_UartWriteByte(':');
    2092:	8a e3       	ldi	r24, 0x3A	; 58
    2094:	0e 94 49 03 	call	0x692	; 0x692 <HAL_UartWriteByte>
	numWrite(currentTime.second);
    2098:	80 91 dc 19 	lds	r24, 0x19DC
    209c:	90 e0       	ldi	r25, 0x00	; 0
    209e:	0e 94 13 01 	call	0x226	; 0x226 <numWrite>
	HAL_UartWriteByte('\n');
    20a2:	8a e0       	ldi	r24, 0x0A	; 10
    20a4:	0e 94 49 03 	call	0x692	; 0x692 <HAL_UartWriteByte>
	
	ADC_Reference(REF_DEFAULT);
    20a8:	81 e0       	ldi	r24, 0x01	; 1
    20aa:	0e 94 bc 00 	call	0x178	; 0x178 <ADC_Reference>
	adcVal = ADC_Read(ADC4);
    20ae:	84 e0       	ldi	r24, 0x04	; 4
    20b0:	0e 94 bf 00 	call	0x17e	; 0x17e <ADC_Read>
    20b4:	90 93 e3 08 	sts	0x08E3, r25
    20b8:	80 93 e2 08 	sts	0x08E2, r24
	//ADC_Reference(REF_INTERNAL_16);
	//adcVal = ADC_Read(INTERNAL_TEMP);
	//adcVal = 1.13 * adcVal - 272.8;
	HAL_UartPrint("TEMP: ");
    20bc:	82 e8       	ldi	r24, 0x82	; 130
    20be:	92 e0       	ldi	r25, 0x02	; 2
    20c0:	0e 94 73 03 	call	0x6e6	; 0x6e6 <HAL_UartPrint>
	//numWrite(adcVal);
	itoa(adcVal, buf, 10);
    20c4:	80 91 e2 08 	lds	r24, 0x08E2
    20c8:	90 91 e3 08 	lds	r25, 0x08E3
    20cc:	64 ee       	ldi	r22, 0xE4	; 228
    20ce:	78 e0       	ldi	r23, 0x08	; 8
    20d0:	4a e0       	ldi	r20, 0x0A	; 10
    20d2:	50 e0       	ldi	r21, 0x00	; 0
    20d4:	0e 94 66 11 	call	0x22cc	; 0x22cc <itoa>
	HAL_UartPrint(buf);
    20d8:	84 ee       	ldi	r24, 0xE4	; 228
    20da:	98 e0       	ldi	r25, 0x08	; 8
    20dc:	0e 94 73 03 	call	0x6e6	; 0x6e6 <HAL_UartPrint>
	HAL_UartWriteByte('');
    20e0:	8a eb       	ldi	r24, 0xBA	; 186
    20e2:	0e 94 49 03 	call	0x692	; 0x692 <HAL_UartWriteByte>
	HAL_UartWriteByte('C');
    20e6:	83 e4       	ldi	r24, 0x43	; 67
    20e8:	0e 94 49 03 	call	0x692	; 0x692 <HAL_UartWriteByte>
	HAL_UartWriteByte('\n');
    20ec:	8a e0       	ldi	r24, 0x0A	; 10
    20ee:	0e 94 49 03 	call	0x692	; 0x692 <HAL_UartWriteByte>

	appState = APP_STATE_WAIT_CONF;
    20f2:	82 e0       	ldi	r24, 0x02	; 2
    20f4:	25 c0       	rjmp	.+74     	; 0x2140 <main+0x334>
		case APP_STATE_SENDING_DONE:
		{
			#if APP_ENDDEVICE
			appState = APP_STATE_PREPARE_TO_SLEEP;
			#else
			SYS_TimerStart(&appDataSendingTimer);
    20f6:	84 e7       	ldi	r24, 0x74	; 116
    20f8:	98 e0       	ldi	r25, 0x08	; 8
    20fa:	0e 94 d8 0d 	call	0x1bb0	; 0x1bb0 <SYS_TimerStart>
			appState = APP_STATE_WAIT_SEND_TIMER;
    20fe:	84 e0       	ldi	r24, 0x04	; 4
    2100:	1f c0       	rjmp	.+62     	; 0x2140 <main+0x334>
			#endif
		} break;

		case APP_STATE_PREPARE_TO_SLEEP:
		{
			if (!NWK_Busy())
    2102:	0e 94 bb 04 	call	0x976	; 0x976 <NWK_Busy>
    2106:	88 23       	and	r24, r24
    2108:	09 f0       	breq	.+2      	; 0x210c <main+0x300>
    210a:	a6 ce       	rjmp	.-692    	; 0x1e58 <main+0x4c>
			{
				NWK_SleepReq();
    210c:	0e 94 d0 04 	call	0x9a0	; 0x9a0 <NWK_SleepReq>
				appState = APP_STATE_SLEEP;
    2110:	86 e0       	ldi	r24, 0x06	; 6
    2112:	16 c0       	rjmp	.+44     	; 0x2140 <main+0x334>
    2114:	24 98       	cbi	0x04, 4	; 4
    2116:	2c 98       	cbi	0x05, 4	; 5

		case APP_STATE_SLEEP:
		{
			ledsClose();

			PHY_SetRxState(false);
    2118:	80 e0       	ldi	r24, 0x00	; 0
    211a:	0e 94 c5 0b 	call	0x178a	; 0x178a <PHY_SetRxState>

			HAL_Sleep(APP_SENDING_INTERVAL);
    211e:	60 ed       	ldi	r22, 0xD0	; 208
    2120:	77 e0       	ldi	r23, 0x07	; 7
    2122:	80 e0       	ldi	r24, 0x00	; 0
    2124:	90 e0       	ldi	r25, 0x00	; 0
    2126:	0e 94 f6 01 	call	0x3ec	; 0x3ec <HAL_Sleep>
			appState = APP_STATE_WAKEUP;
    212a:	87 e0       	ldi	r24, 0x07	; 7
    212c:	09 c0       	rjmp	.+18     	; 0x2140 <main+0x334>
		} break;

		case APP_STATE_WAKEUP:
		{
			NWK_WakeupReq();
    212e:	0e 94 d3 04 	call	0x9a6	; 0x9a6 <NWK_WakeupReq>
    2132:	24 9a       	sbi	0x04, 4	; 4
    2134:	2c 9a       	sbi	0x05, 4	; 5
    2136:	2c 9a       	sbi	0x05, 4	; 5

			ledsInit();
			ledOn(LED_NETWORK);

			PHY_SetRxState(true);
    2138:	81 e0       	ldi	r24, 0x01	; 1
    213a:	0e 94 c5 0b 	call	0x178a	; 0x178a <PHY_SetRxState>

			appState = APP_STATE_SEND;
    213e:	81 e0       	ldi	r24, 0x01	; 1
    2140:	80 93 73 08 	sts	0x0873, r24
    2144:	89 ce       	rjmp	.-750    	; 0x1e58 <main+0x4c>

00002146 <__mulsi3>:
    2146:	62 9f       	mul	r22, r18
    2148:	d0 01       	movw	r26, r0
    214a:	73 9f       	mul	r23, r19
    214c:	f0 01       	movw	r30, r0
    214e:	82 9f       	mul	r24, r18
    2150:	e0 0d       	add	r30, r0
    2152:	f1 1d       	adc	r31, r1
    2154:	64 9f       	mul	r22, r20
    2156:	e0 0d       	add	r30, r0
    2158:	f1 1d       	adc	r31, r1
    215a:	92 9f       	mul	r25, r18
    215c:	f0 0d       	add	r31, r0
    215e:	83 9f       	mul	r24, r19
    2160:	f0 0d       	add	r31, r0
    2162:	74 9f       	mul	r23, r20
    2164:	f0 0d       	add	r31, r0
    2166:	65 9f       	mul	r22, r21
    2168:	f0 0d       	add	r31, r0
    216a:	99 27       	eor	r25, r25
    216c:	72 9f       	mul	r23, r18
    216e:	b0 0d       	add	r27, r0
    2170:	e1 1d       	adc	r30, r1
    2172:	f9 1f       	adc	r31, r25
    2174:	63 9f       	mul	r22, r19
    2176:	b0 0d       	add	r27, r0
    2178:	e1 1d       	adc	r30, r1
    217a:	f9 1f       	adc	r31, r25
    217c:	bd 01       	movw	r22, r26
    217e:	cf 01       	movw	r24, r30
    2180:	11 24       	eor	r1, r1
    2182:	08 95       	ret

00002184 <__udivmodhi4>:
    2184:	aa 1b       	sub	r26, r26
    2186:	bb 1b       	sub	r27, r27
    2188:	51 e1       	ldi	r21, 0x11	; 17
    218a:	07 c0       	rjmp	.+14     	; 0x219a <__udivmodhi4_ep>

0000218c <__udivmodhi4_loop>:
    218c:	aa 1f       	adc	r26, r26
    218e:	bb 1f       	adc	r27, r27
    2190:	a6 17       	cp	r26, r22
    2192:	b7 07       	cpc	r27, r23
    2194:	10 f0       	brcs	.+4      	; 0x219a <__udivmodhi4_ep>
    2196:	a6 1b       	sub	r26, r22
    2198:	b7 0b       	sbc	r27, r23

0000219a <__udivmodhi4_ep>:
    219a:	88 1f       	adc	r24, r24
    219c:	99 1f       	adc	r25, r25
    219e:	5a 95       	dec	r21
    21a0:	a9 f7       	brne	.-22     	; 0x218c <__udivmodhi4_loop>
    21a2:	80 95       	com	r24
    21a4:	90 95       	com	r25
    21a6:	bc 01       	movw	r22, r24
    21a8:	cd 01       	movw	r24, r26
    21aa:	08 95       	ret

000021ac <__udivmodsi4>:
    21ac:	a1 e2       	ldi	r26, 0x21	; 33
    21ae:	1a 2e       	mov	r1, r26
    21b0:	aa 1b       	sub	r26, r26
    21b2:	bb 1b       	sub	r27, r27
    21b4:	fd 01       	movw	r30, r26
    21b6:	0d c0       	rjmp	.+26     	; 0x21d2 <__udivmodsi4_ep>

000021b8 <__udivmodsi4_loop>:
    21b8:	aa 1f       	adc	r26, r26
    21ba:	bb 1f       	adc	r27, r27
    21bc:	ee 1f       	adc	r30, r30
    21be:	ff 1f       	adc	r31, r31
    21c0:	a2 17       	cp	r26, r18
    21c2:	b3 07       	cpc	r27, r19
    21c4:	e4 07       	cpc	r30, r20
    21c6:	f5 07       	cpc	r31, r21
    21c8:	20 f0       	brcs	.+8      	; 0x21d2 <__udivmodsi4_ep>
    21ca:	a2 1b       	sub	r26, r18
    21cc:	b3 0b       	sbc	r27, r19
    21ce:	e4 0b       	sbc	r30, r20
    21d0:	f5 0b       	sbc	r31, r21

000021d2 <__udivmodsi4_ep>:
    21d2:	66 1f       	adc	r22, r22
    21d4:	77 1f       	adc	r23, r23
    21d6:	88 1f       	adc	r24, r24
    21d8:	99 1f       	adc	r25, r25
    21da:	1a 94       	dec	r1
    21dc:	69 f7       	brne	.-38     	; 0x21b8 <__udivmodsi4_loop>
    21de:	60 95       	com	r22
    21e0:	70 95       	com	r23
    21e2:	80 95       	com	r24
    21e4:	90 95       	com	r25
    21e6:	9b 01       	movw	r18, r22
    21e8:	ac 01       	movw	r20, r24
    21ea:	bd 01       	movw	r22, r26
    21ec:	cf 01       	movw	r24, r30
    21ee:	08 95       	ret

000021f0 <do_rand>:
    21f0:	8f 92       	push	r8
    21f2:	9f 92       	push	r9
    21f4:	af 92       	push	r10
    21f6:	bf 92       	push	r11
    21f8:	cf 92       	push	r12
    21fa:	df 92       	push	r13
    21fc:	ef 92       	push	r14
    21fe:	ff 92       	push	r15
    2200:	cf 93       	push	r28
    2202:	df 93       	push	r29
    2204:	ec 01       	movw	r28, r24
    2206:	88 81       	ld	r24, Y
    2208:	99 81       	ldd	r25, Y+1	; 0x01
    220a:	aa 81       	ldd	r26, Y+2	; 0x02
    220c:	bb 81       	ldd	r27, Y+3	; 0x03
    220e:	00 97       	sbiw	r24, 0x00	; 0
    2210:	a1 05       	cpc	r26, r1
    2212:	b1 05       	cpc	r27, r1
    2214:	21 f4       	brne	.+8      	; 0x221e <do_rand+0x2e>
    2216:	84 e2       	ldi	r24, 0x24	; 36
    2218:	99 ed       	ldi	r25, 0xD9	; 217
    221a:	ab e5       	ldi	r26, 0x5B	; 91
    221c:	b7 e0       	ldi	r27, 0x07	; 7
    221e:	bc 01       	movw	r22, r24
    2220:	cd 01       	movw	r24, r26
    2222:	2d e1       	ldi	r18, 0x1D	; 29
    2224:	33 ef       	ldi	r19, 0xF3	; 243
    2226:	41 e0       	ldi	r20, 0x01	; 1
    2228:	50 e0       	ldi	r21, 0x00	; 0
    222a:	0e 94 97 11 	call	0x232e	; 0x232e <__divmodsi4>
    222e:	49 01       	movw	r8, r18
    2230:	5a 01       	movw	r10, r20
    2232:	27 ea       	ldi	r18, 0xA7	; 167
    2234:	31 e4       	ldi	r19, 0x41	; 65
    2236:	40 e0       	ldi	r20, 0x00	; 0
    2238:	50 e0       	ldi	r21, 0x00	; 0
    223a:	0e 94 a3 10 	call	0x2146	; 0x2146 <__mulsi3>
    223e:	6b 01       	movw	r12, r22
    2240:	7c 01       	movw	r14, r24
    2242:	c5 01       	movw	r24, r10
    2244:	b4 01       	movw	r22, r8
    2246:	2c ee       	ldi	r18, 0xEC	; 236
    2248:	34 ef       	ldi	r19, 0xF4	; 244
    224a:	4f ef       	ldi	r20, 0xFF	; 255
    224c:	5f ef       	ldi	r21, 0xFF	; 255
    224e:	0e 94 a3 10 	call	0x2146	; 0x2146 <__mulsi3>
    2252:	dc 01       	movw	r26, r24
    2254:	cb 01       	movw	r24, r22
    2256:	c8 0e       	add	r12, r24
    2258:	d9 1e       	adc	r13, r25
    225a:	ea 1e       	adc	r14, r26
    225c:	fb 1e       	adc	r15, r27
    225e:	f7 fe       	sbrs	r15, 7
    2260:	08 c0       	rjmp	.+16     	; 0x2272 <do_rand+0x82>
    2262:	8f ef       	ldi	r24, 0xFF	; 255
    2264:	9f ef       	ldi	r25, 0xFF	; 255
    2266:	af ef       	ldi	r26, 0xFF	; 255
    2268:	bf e7       	ldi	r27, 0x7F	; 127
    226a:	c8 0e       	add	r12, r24
    226c:	d9 1e       	adc	r13, r25
    226e:	ea 1e       	adc	r14, r26
    2270:	fb 1e       	adc	r15, r27
    2272:	c8 82       	st	Y, r12
    2274:	d9 82       	std	Y+1, r13	; 0x01
    2276:	ea 82       	std	Y+2, r14	; 0x02
    2278:	fb 82       	std	Y+3, r15	; 0x03
    227a:	c6 01       	movw	r24, r12
    227c:	9f 77       	andi	r25, 0x7F	; 127
    227e:	df 91       	pop	r29
    2280:	cf 91       	pop	r28
    2282:	ff 90       	pop	r15
    2284:	ef 90       	pop	r14
    2286:	df 90       	pop	r13
    2288:	cf 90       	pop	r12
    228a:	bf 90       	pop	r11
    228c:	af 90       	pop	r10
    228e:	9f 90       	pop	r9
    2290:	8f 90       	pop	r8
    2292:	08 95       	ret

00002294 <rand_r>:
    2294:	0e 94 f8 10 	call	0x21f0	; 0x21f0 <do_rand>
    2298:	08 95       	ret

0000229a <rand>:
    229a:	89 e8       	ldi	r24, 0x89	; 137
    229c:	92 e0       	ldi	r25, 0x02	; 2
    229e:	0e 94 f8 10 	call	0x21f0	; 0x21f0 <do_rand>
    22a2:	08 95       	ret

000022a4 <srand>:
    22a4:	a0 e0       	ldi	r26, 0x00	; 0
    22a6:	b0 e0       	ldi	r27, 0x00	; 0
    22a8:	80 93 89 02 	sts	0x0289, r24
    22ac:	90 93 8a 02 	sts	0x028A, r25
    22b0:	a0 93 8b 02 	sts	0x028B, r26
    22b4:	b0 93 8c 02 	sts	0x028C, r27
    22b8:	08 95       	ret

000022ba <memcpy>:
    22ba:	fb 01       	movw	r30, r22
    22bc:	dc 01       	movw	r26, r24
    22be:	02 c0       	rjmp	.+4      	; 0x22c4 <memcpy+0xa>
    22c0:	01 90       	ld	r0, Z+
    22c2:	0d 92       	st	X+, r0
    22c4:	41 50       	subi	r20, 0x01	; 1
    22c6:	50 40       	sbci	r21, 0x00	; 0
    22c8:	d8 f7       	brcc	.-10     	; 0x22c0 <memcpy+0x6>
    22ca:	08 95       	ret

000022cc <itoa>:
    22cc:	fb 01       	movw	r30, r22
    22ce:	9f 01       	movw	r18, r30
    22d0:	e8 94       	clt
    22d2:	42 30       	cpi	r20, 0x02	; 2
    22d4:	c4 f0       	brlt	.+48     	; 0x2306 <itoa+0x3a>
    22d6:	45 32       	cpi	r20, 0x25	; 37
    22d8:	b4 f4       	brge	.+44     	; 0x2306 <itoa+0x3a>
    22da:	4a 30       	cpi	r20, 0x0A	; 10
    22dc:	29 f4       	brne	.+10     	; 0x22e8 <itoa+0x1c>
    22de:	97 fb       	bst	r25, 7
    22e0:	1e f4       	brtc	.+6      	; 0x22e8 <itoa+0x1c>
    22e2:	90 95       	com	r25
    22e4:	81 95       	neg	r24
    22e6:	9f 4f       	sbci	r25, 0xFF	; 255
    22e8:	64 2f       	mov	r22, r20
    22ea:	77 27       	eor	r23, r23
    22ec:	0e 94 c2 10 	call	0x2184	; 0x2184 <__udivmodhi4>
    22f0:	80 5d       	subi	r24, 0xD0	; 208
    22f2:	8a 33       	cpi	r24, 0x3A	; 58
    22f4:	0c f0       	brlt	.+2      	; 0x22f8 <itoa+0x2c>
    22f6:	89 5d       	subi	r24, 0xD9	; 217
    22f8:	81 93       	st	Z+, r24
    22fa:	cb 01       	movw	r24, r22
    22fc:	00 97       	sbiw	r24, 0x00	; 0
    22fe:	a1 f7       	brne	.-24     	; 0x22e8 <itoa+0x1c>
    2300:	16 f4       	brtc	.+4      	; 0x2306 <itoa+0x3a>
    2302:	5d e2       	ldi	r21, 0x2D	; 45
    2304:	51 93       	st	Z+, r21
    2306:	10 82       	st	Z, r1
    2308:	c9 01       	movw	r24, r18
    230a:	0c 94 87 11 	jmp	0x230e	; 0x230e <strrev>

0000230e <strrev>:
    230e:	dc 01       	movw	r26, r24
    2310:	fc 01       	movw	r30, r24
    2312:	67 2f       	mov	r22, r23
    2314:	71 91       	ld	r23, Z+
    2316:	77 23       	and	r23, r23
    2318:	e1 f7       	brne	.-8      	; 0x2312 <strrev+0x4>
    231a:	32 97       	sbiw	r30, 0x02	; 2
    231c:	04 c0       	rjmp	.+8      	; 0x2326 <strrev+0x18>
    231e:	7c 91       	ld	r23, X
    2320:	6d 93       	st	X+, r22
    2322:	70 83       	st	Z, r23
    2324:	62 91       	ld	r22, -Z
    2326:	ae 17       	cp	r26, r30
    2328:	bf 07       	cpc	r27, r31
    232a:	c8 f3       	brcs	.-14     	; 0x231e <strrev+0x10>
    232c:	08 95       	ret

0000232e <__divmodsi4>:
    232e:	97 fb       	bst	r25, 7
    2330:	09 2e       	mov	r0, r25
    2332:	05 26       	eor	r0, r21
    2334:	0e d0       	rcall	.+28     	; 0x2352 <__divmodsi4_neg1>
    2336:	57 fd       	sbrc	r21, 7
    2338:	04 d0       	rcall	.+8      	; 0x2342 <__divmodsi4_neg2>
    233a:	38 df       	rcall	.-400    	; 0x21ac <__udivmodsi4>
    233c:	0a d0       	rcall	.+20     	; 0x2352 <__divmodsi4_neg1>
    233e:	00 1c       	adc	r0, r0
    2340:	38 f4       	brcc	.+14     	; 0x2350 <__divmodsi4_exit>

00002342 <__divmodsi4_neg2>:
    2342:	50 95       	com	r21
    2344:	40 95       	com	r20
    2346:	30 95       	com	r19
    2348:	21 95       	neg	r18
    234a:	3f 4f       	sbci	r19, 0xFF	; 255
    234c:	4f 4f       	sbci	r20, 0xFF	; 255
    234e:	5f 4f       	sbci	r21, 0xFF	; 255

00002350 <__divmodsi4_exit>:
    2350:	08 95       	ret

00002352 <__divmodsi4_neg1>:
    2352:	f6 f7       	brtc	.-4      	; 0x2350 <__divmodsi4_exit>
    2354:	90 95       	com	r25
    2356:	80 95       	com	r24
    2358:	70 95       	com	r23
    235a:	61 95       	neg	r22
    235c:	7f 4f       	sbci	r23, 0xFF	; 255
    235e:	8f 4f       	sbci	r24, 0xFF	; 255
    2360:	9f 4f       	sbci	r25, 0xFF	; 255
    2362:	08 95       	ret

00002364 <_exit>:
    2364:	f8 94       	cli

00002366 <__stop_program>:
    2366:	ff cf       	rjmp	.-2      	; 0x2366 <__stop_program>
