{
  "design": {
    "design_info": {
      "boundary_crc": "0x9F5D54F3DE7456D9",
      "device": "xc7z020clg484-1",
      "gen_directory": "../../../../Eclypse_Transceiver.gen/sources_1/bd/system",
      "name": "system",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "None",
      "tool_version": "2024.2",
      "validated": "true"
    },
    "design_tree": {
      "pll_0": "",
      "ps_0": "",
      "iic_0": "",
      "gpio_0": "",
      "gpio_1": "",
      "const_0": "",
      "rst_0": "",
      "adc_0": "",
      "bcast_0": "",
      "comb_0": "",
      "dac_0": "",
      "trx_0": {
        "hub_0": "",
        "rst_slice_0": "",
        "rst_slice_1": "",
        "cfg_slice_0": "",
        "cfg_slice_1": "",
        "rx_0": {
          "slice_0": "",
          "slice_1": "",
          "slice_2": "",
          "phase_0": "",
          "dds_0": "",
          "lfsr_0": "",
          "mult_0": "",
          "bcast_0": "",
          "rate_0": "",
          "rate_1": "",
          "cic_0": "",
          "cic_1": "",
          "comb_0": "",
          "conv_0": "",
          "fir_0": "",
          "subset_0": "",
          "fp_0": "",
          "conv_1": "",
          "fifo_0": ""
        },
        "tx_0": {
          "slice_0": "",
          "slice_1": "",
          "slice_2": "",
          "fifo_0": "",
          "conv_0": "",
          "fp_0": "",
          "fir_0": "",
          "conv_1": "",
          "bcast_0": "",
          "rate_0": "",
          "rate_1": "",
          "cic_0": "",
          "cic_1": "",
          "comb_0": "",
          "phase_0": "",
          "dds_0": "",
          "lfsr_0": "",
          "mult_0": ""
        },
        "concat_0": ""
      },
      "trx_1": {
        "hub_0": "",
        "rst_slice_0": "",
        "rst_slice_1": "",
        "cfg_slice_0": "",
        "cfg_slice_1": "",
        "rx_0": {
          "slice_0": "",
          "slice_1": "",
          "slice_2": "",
          "phase_0": "",
          "dds_0": "",
          "lfsr_0": "",
          "mult_0": "",
          "bcast_0": "",
          "rate_0": "",
          "rate_1": "",
          "cic_0": "",
          "cic_1": "",
          "comb_0": "",
          "conv_0": "",
          "fir_0": "",
          "subset_0": "",
          "fp_0": "",
          "conv_1": "",
          "fifo_0": ""
        },
        "tx_0": {
          "slice_0": "",
          "slice_1": "",
          "slice_2": "",
          "fifo_0": "",
          "conv_0": "",
          "fp_0": "",
          "fir_0": "",
          "conv_1": "",
          "bcast_0": "",
          "rate_0": "",
          "rate_1": "",
          "cic_0": "",
          "cic_1": "",
          "comb_0": "",
          "phase_0": "",
          "dds_0": "",
          "lfsr_0": "",
          "mult_0": ""
        },
        "concat_0": ""
      },
      "fifo_0": "",
      "spi_0": "",
      "fifo_1": "",
      "spi_1": ""
    },
    "interface_ports": {
      "DDR": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:ddrx:1.0",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        },
        "port_maps": {
          "CAS_N": {
            "physical_name": "DDR_cas_n",
            "direction": "IO"
          },
          "CKE": {
            "physical_name": "DDR_cke",
            "direction": "IO"
          },
          "CK_N": {
            "physical_name": "DDR_ck_n",
            "direction": "IO"
          },
          "CK_P": {
            "physical_name": "DDR_ck_p",
            "direction": "IO"
          },
          "CS_N": {
            "physical_name": "DDR_cs_n",
            "direction": "IO"
          },
          "RESET_N": {
            "physical_name": "DDR_reset_n",
            "direction": "IO"
          },
          "ODT": {
            "physical_name": "DDR_odt",
            "direction": "IO"
          },
          "RAS_N": {
            "physical_name": "DDR_ras_n",
            "direction": "IO"
          },
          "WE_N": {
            "physical_name": "DDR_we_n",
            "direction": "IO"
          },
          "BA": {
            "physical_name": "DDR_ba",
            "direction": "IO",
            "left": "2",
            "right": "0"
          },
          "ADDR": {
            "physical_name": "DDR_addr",
            "direction": "IO",
            "left": "14",
            "right": "0"
          },
          "DM": {
            "physical_name": "DDR_dm",
            "direction": "IO",
            "left": "3",
            "right": "0"
          },
          "DQ": {
            "physical_name": "DDR_dq",
            "direction": "IO",
            "left": "31",
            "right": "0"
          },
          "DQS_N": {
            "physical_name": "DDR_dqs_n",
            "direction": "IO",
            "left": "3",
            "right": "0"
          },
          "DQS_P": {
            "physical_name": "DDR_dqs_p",
            "direction": "IO",
            "left": "3",
            "right": "0"
          }
        }
      },
      "FIXED_IO": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:display_processing_system7:fixedio:1.0",
        "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        },
        "port_maps": {
          "MIO": {
            "physical_name": "FIXED_IO_mio",
            "direction": "IO",
            "left": "53",
            "right": "0"
          },
          "DDR_VRN": {
            "physical_name": "FIXED_IO_ddr_vrn",
            "direction": "IO"
          },
          "DDR_VRP": {
            "physical_name": "FIXED_IO_ddr_vrp",
            "direction": "IO"
          },
          "PS_SRSTB": {
            "physical_name": "FIXED_IO_ps_srstb",
            "direction": "IO"
          },
          "PS_CLK": {
            "physical_name": "FIXED_IO_ps_clk",
            "direction": "IO"
          },
          "PS_PORB": {
            "physical_name": "FIXED_IO_ps_porb",
            "direction": "IO"
          }
        }
      }
    },
    "ports": {
      "clk_i": {
        "direction": "I"
      },
      "led_o": {
        "direction": "O",
        "left": "5",
        "right": "0"
      },
      "pmod_a_tri_io": {
        "direction": "IO",
        "left": "7",
        "right": "0"
      },
      "pmod_b_tri_io": {
        "direction": "IO",
        "left": "7",
        "right": "0"
      },
      "adc_data_i": {
        "direction": "I",
        "left": "13",
        "right": "0"
      },
      "adc_dco_i": {
        "direction": "I"
      },
      "adc_spi_o": {
        "direction": "O",
        "left": "2",
        "right": "0"
      },
      "cdce_gpio_tri_io": {
        "direction": "IO",
        "left": "4",
        "right": "0"
      },
      "cdce_iic_tri_io": {
        "direction": "IO",
        "left": "1",
        "right": "0"
      },
      "dac_data_o": {
        "direction": "O",
        "left": "13",
        "right": "0"
      },
      "dac_clk_o": {
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "system_dac_0_0_dac_clk",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default_prop"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default_prop"
          }
        }
      },
      "dac_spi_o": {
        "direction": "O",
        "left": "2",
        "right": "0"
      },
      "dac_tri_io": {
        "direction": "IO",
        "left": "3",
        "right": "0"
      }
    },
    "components": {
      "pll_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "ip_revision": "15",
        "xci_name": "system_pll_0_0",
        "xci_path": "ip/system_pll_0_0/system_pll_0_0.xci",
        "inst_hier_path": "pll_0",
        "parameters": {
          "CLKIN1_UI_JITTER": {
            "value": "600"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "122.88"
          },
          "CLKOUT1_USED": {
            "value": "true"
          },
          "JITTER_OPTIONS": {
            "value": "PS"
          },
          "JITTER_SEL": {
            "value": "Min_O_Jitter"
          },
          "PRIMITIVE": {
            "value": "PLL"
          },
          "PRIM_IN_FREQ": {
            "value": "122.88"
          },
          "USE_RESET": {
            "value": "false"
          }
        }
      },
      "ps_0": {
        "vlnv": "xilinx.com:ip:processing_system7:5.5",
        "ip_revision": "6",
        "xci_name": "system_ps_0_0",
        "xci_path": "ip/system_ps_0_0/system_ps_0_0.xci",
        "inst_hier_path": "ps_0",
        "parameters": {
          "PCW_ACT_APU_PERIPHERAL_FREQMHZ": {
            "value": "666.666687"
          },
          "PCW_ACT_CAN_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_DCI_PERIPHERAL_FREQMHZ": {
            "value": "10.158730"
          },
          "PCW_ACT_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "125.000000"
          },
          "PCW_ACT_ENET1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_PCAP_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "50.000000"
          },
          "PCW_ACT_SMC_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SPI_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_TPIU_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_ACT_UART_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_ACT_USB0_PERIPHERAL_FREQMHZ": {
            "value": "60"
          },
          "PCW_ACT_USB1_PERIPHERAL_FREQMHZ": {
            "value": "60"
          },
          "PCW_ACT_WDT_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_APU_CLK_RATIO_ENABLE": {
            "value": "6:2:1"
          },
          "PCW_APU_PERIPHERAL_FREQMHZ": {
            "value": "666.666666"
          },
          "PCW_CAN0_PERIPHERAL_CLKSRC": {
            "value": "External"
          },
          "PCW_CAN0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_CAN1_PERIPHERAL_CLKSRC": {
            "value": "External"
          },
          "PCW_CAN1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_CAN_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_CAN_PERIPHERAL_VALID": {
            "value": "0"
          },
          "PCW_CLK0_FREQ": {
            "value": "100000000"
          },
          "PCW_CLK1_FREQ": {
            "value": "10000000"
          },
          "PCW_CLK2_FREQ": {
            "value": "10000000"
          },
          "PCW_CLK3_FREQ": {
            "value": "10000000"
          },
          "PCW_CPU_CPU_6X4X_MAX_RANGE": {
            "value": "667"
          },
          "PCW_CPU_PERIPHERAL_CLKSRC": {
            "value": "ARM PLL"
          },
          "PCW_CRYSTAL_PERIPHERAL_FREQMHZ": {
            "value": "33.333333"
          },
          "PCW_DCI_PERIPHERAL_CLKSRC": {
            "value": "DDR PLL"
          },
          "PCW_DCI_PERIPHERAL_FREQMHZ": {
            "value": "10.159"
          },
          "PCW_DDR_PERIPHERAL_CLKSRC": {
            "value": "DDR PLL"
          },
          "PCW_DDR_RAM_HIGHADDR": {
            "value": "0x3FFFFFFF"
          },
          "PCW_ENET0_ENET0_IO": {
            "value": "MIO 16 .. 27"
          },
          "PCW_ENET0_GRP_MDIO_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_GRP_MDIO_IO": {
            "value": "MIO 52 .. 53"
          },
          "PCW_ENET0_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_ENET0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "1000 Mbps"
          },
          "PCW_ENET0_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_RESET_IO": {
            "value": "MIO 9"
          },
          "PCW_ENET1_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_ENET1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_ENET_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_ENET_RESET_POLARITY": {
            "value": "Active Low"
          },
          "PCW_ENET_RESET_SELECT": {
            "value": "Share reset pin"
          },
          "PCW_EN_4K_TIMER": {
            "value": "0"
          },
          "PCW_EN_CAN0": {
            "value": "0"
          },
          "PCW_EN_CAN1": {
            "value": "0"
          },
          "PCW_EN_CLK0_PORT": {
            "value": "1"
          },
          "PCW_EN_CLK1_PORT": {
            "value": "0"
          },
          "PCW_EN_CLK2_PORT": {
            "value": "0"
          },
          "PCW_EN_CLK3_PORT": {
            "value": "0"
          },
          "PCW_EN_DDR": {
            "value": "1"
          },
          "PCW_EN_EMIO_CAN0": {
            "value": "0"
          },
          "PCW_EN_EMIO_CAN1": {
            "value": "0"
          },
          "PCW_EN_EMIO_CD_SDIO0": {
            "value": "0"
          },
          "PCW_EN_EMIO_CD_SDIO1": {
            "value": "0"
          },
          "PCW_EN_EMIO_ENET0": {
            "value": "0"
          },
          "PCW_EN_EMIO_ENET1": {
            "value": "0"
          },
          "PCW_EN_EMIO_GPIO": {
            "value": "1"
          },
          "PCW_EN_EMIO_I2C0": {
            "value": "1"
          },
          "PCW_EN_EMIO_I2C1": {
            "value": "0"
          },
          "PCW_EN_EMIO_MODEM_UART0": {
            "value": "0"
          },
          "PCW_EN_EMIO_MODEM_UART1": {
            "value": "0"
          },
          "PCW_EN_EMIO_PJTAG": {
            "value": "0"
          },
          "PCW_EN_EMIO_SDIO0": {
            "value": "0"
          },
          "PCW_EN_EMIO_SDIO1": {
            "value": "0"
          },
          "PCW_EN_EMIO_SPI0": {
            "value": "0"
          },
          "PCW_EN_EMIO_SPI1": {
            "value": "0"
          },
          "PCW_EN_EMIO_SRAM_INT": {
            "value": "0"
          },
          "PCW_EN_EMIO_TRACE": {
            "value": "0"
          },
          "PCW_EN_EMIO_TTC0": {
            "value": "0"
          },
          "PCW_EN_EMIO_TTC1": {
            "value": "0"
          },
          "PCW_EN_EMIO_UART0": {
            "value": "0"
          },
          "PCW_EN_EMIO_UART1": {
            "value": "0"
          },
          "PCW_EN_EMIO_WDT": {
            "value": "0"
          },
          "PCW_EN_EMIO_WP_SDIO0": {
            "value": "0"
          },
          "PCW_EN_EMIO_WP_SDIO1": {
            "value": "0"
          },
          "PCW_EN_ENET0": {
            "value": "1"
          },
          "PCW_EN_ENET1": {
            "value": "0"
          },
          "PCW_EN_GPIO": {
            "value": "1"
          },
          "PCW_EN_I2C0": {
            "value": "1"
          },
          "PCW_EN_I2C1": {
            "value": "1"
          },
          "PCW_EN_MODEM_UART0": {
            "value": "0"
          },
          "PCW_EN_MODEM_UART1": {
            "value": "0"
          },
          "PCW_EN_PJTAG": {
            "value": "0"
          },
          "PCW_EN_QSPI": {
            "value": "1"
          },
          "PCW_EN_SDIO0": {
            "value": "1"
          },
          "PCW_EN_SDIO1": {
            "value": "0"
          },
          "PCW_EN_SMC": {
            "value": "0"
          },
          "PCW_EN_SPI0": {
            "value": "0"
          },
          "PCW_EN_SPI1": {
            "value": "0"
          },
          "PCW_EN_TRACE": {
            "value": "0"
          },
          "PCW_EN_TTC0": {
            "value": "0"
          },
          "PCW_EN_TTC1": {
            "value": "0"
          },
          "PCW_EN_UART0": {
            "value": "1"
          },
          "PCW_EN_UART1": {
            "value": "0"
          },
          "PCW_EN_USB0": {
            "value": "1"
          },
          "PCW_EN_USB1": {
            "value": "0"
          },
          "PCW_EN_WDT": {
            "value": "0"
          },
          "PCW_FCLK0_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK1_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK2_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK3_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK_CLK0_BUF": {
            "value": "TRUE"
          },
          "PCW_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "100"
          },
          "PCW_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_FPGA3_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_FPGA_FCLK0_ENABLE": {
            "value": "1"
          },
          "PCW_GPIO_EMIO_GPIO_ENABLE": {
            "value": "1"
          },
          "PCW_GPIO_EMIO_GPIO_IO": {
            "value": "64"
          },
          "PCW_GPIO_EMIO_GPIO_WIDTH": {
            "value": "64"
          },
          "PCW_GPIO_MIO_GPIO_ENABLE": {
            "value": "1"
          },
          "PCW_GPIO_MIO_GPIO_IO": {
            "value": "MIO"
          },
          "PCW_GPIO_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_I2C0_I2C0_IO": {
            "value": "EMIO"
          },
          "PCW_I2C0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_I2C0_RESET_ENABLE": {
            "value": "0"
          },
          "PCW_I2C1_GRP_INT_ENABLE": {
            "value": "0"
          },
          "PCW_I2C1_I2C1_IO": {
            "value": "MIO 12 .. 13"
          },
          "PCW_I2C1_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_I2C_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_I2C_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_I2C_RESET_POLARITY": {
            "value": "Active Low"
          },
          "PCW_I2C_RESET_SELECT": {
            "value": "Share reset pin"
          },
          "PCW_IMPORT_BOARD_PRESET": {
            "value": "cfg/eclypse_z7.xml"
          },
          "PCW_IRQ_F2P_MODE": {
            "value": "DIRECT"
          },
          "PCW_MIO_0_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_0_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_0_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_10_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_10_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_10_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_11_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_11_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_11_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_12_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_12_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_12_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_13_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_13_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_13_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_14_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_14_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_14_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_15_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_15_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_15_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_16_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_16_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_16_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_17_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_17_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_17_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_18_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_18_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_18_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_19_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_19_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_19_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_1_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_1_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_1_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_20_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_20_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_20_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_21_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_21_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_21_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_22_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_22_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_22_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_23_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_23_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_23_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_24_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_24_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_24_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_25_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_25_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_25_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_26_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_26_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_26_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_27_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_27_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_27_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_28_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_28_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_28_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_29_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_29_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_29_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_2_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_2_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_30_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_30_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_30_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_31_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_31_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_31_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_32_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_32_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_32_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_33_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_33_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_33_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_34_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_34_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_34_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_35_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_35_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_35_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_36_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_36_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_36_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_37_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_37_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_37_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_38_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_38_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_38_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_39_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_39_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_39_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_3_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_3_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_40_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_40_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_40_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_41_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_41_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_41_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_42_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_42_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_42_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_43_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_43_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_43_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_44_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_44_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_44_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_45_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_45_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_45_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_46_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_46_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_46_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_47_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_47_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_47_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_48_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_48_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_48_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_49_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_49_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_49_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_4_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_4_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_50_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_50_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_50_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_51_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_51_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_51_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_52_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_52_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_52_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_53_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_53_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_53_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_5_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_5_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_6_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_6_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_7_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_7_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_8_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_8_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_9_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_9_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_9_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_TREE_PERIPHERALS": {
            "value": [
              "GPIO#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO#Quad SPI Flash#ENET Reset#GPIO#GPIO#I2C 1#I2C 1#UART 0#UART 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet",
              "0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#USB Reset#SD 0#GPIO#GPIO#GPIO#GPIO#Enet 0#Enet 0"
            ]
          },
          "PCW_MIO_TREE_SIGNALS": {
            "value": "gpio[0]#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#gpio[7]#qspi_fbclk#reset#gpio[10]#gpio[11]#scl#sda#rx#tx#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#reset#cd#gpio[48]#gpio[49]#gpio[50]#gpio[51]#mdc#mdio"
          },
          "PCW_NAND_CYCLES_T_AR": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_CLR": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_RC": {
            "value": "11"
          },
          "PCW_NAND_CYCLES_T_REA": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_RR": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_WC": {
            "value": "11"
          },
          "PCW_NAND_CYCLES_T_WP": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_PC": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_RC": {
            "value": "11"
          },
          "PCW_NOR_CS0_T_TR": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_WC": {
            "value": "11"
          },
          "PCW_NOR_CS0_T_WP": {
            "value": "1"
          },
          "PCW_NOR_CS0_WE_TIME": {
            "value": "0"
          },
          "PCW_NOR_CS1_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_CS1_T_PC": {
            "value": "1"
          },
          "PCW_NOR_CS1_T_RC": {
            "value": "11"
          },
          "PCW_NOR_CS1_T_TR": {
            "value": "1"
          },
          "PCW_NOR_CS1_T_WC": {
            "value": "11"
          },
          "PCW_NOR_CS1_T_WP": {
            "value": "1"
          },
          "PCW_NOR_CS1_WE_TIME": {
            "value": "0"
          },
          "PCW_NOR_SRAM_CS0_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_T_PC": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_T_RC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS0_T_TR": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_T_WC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS0_T_WP": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_WE_TIME": {
            "value": "0"
          },
          "PCW_NOR_SRAM_CS1_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_T_PC": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_T_RC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS1_T_TR": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_T_WC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS1_T_WP": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_WE_TIME": {
            "value": "0"
          },
          "PCW_OVERRIDE_BASIC_CLOCK": {
            "value": "0"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY0": {
            "value": "0.063"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY1": {
            "value": "0.062"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY2": {
            "value": "0.065"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY3": {
            "value": "0.083"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0": {
            "value": "-0.007"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1": {
            "value": "-0.010"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2": {
            "value": "-0.006"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3": {
            "value": "-0.048"
          },
          "PCW_PCAP_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_PCAP_PERIPHERAL_FREQMHZ": {
            "value": "200"
          },
          "PCW_PJTAG_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_PLL_BYPASSMODE_ENABLE": {
            "value": "0"
          },
          "PCW_PRESET_BANK0_VOLTAGE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_PRESET_BANK1_VOLTAGE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_QSPI_GRP_FBCLK_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_GRP_FBCLK_IO": {
            "value": "MIO 8"
          },
          "PCW_QSPI_GRP_IO1_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_GRP_SINGLE_SS_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_GRP_SINGLE_SS_IO": {
            "value": "MIO 1 .. 6"
          },
          "PCW_QSPI_GRP_SS1_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_INTERNAL_HIGHADDRESS": {
            "value": "0xFCFFFFFF"
          },
          "PCW_QSPI_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_QSPI_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "200"
          },
          "PCW_QSPI_QSPI_IO": {
            "value": "MIO 1 .. 6"
          },
          "PCW_SD0_GRP_CD_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_GRP_CD_IO": {
            "value": "MIO 47"
          },
          "PCW_SD0_GRP_POW_ENABLE": {
            "value": "0"
          },
          "PCW_SD0_GRP_WP_ENABLE": {
            "value": "0"
          },
          "PCW_SD0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_SD0_IO": {
            "value": "MIO 40 .. 45"
          },
          "PCW_SD1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_SDIO_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_SDIO_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_SINGLE_QSPI_DATA_MODE": {
            "value": "x4"
          },
          "PCW_SMC_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_SMC_PERIPHERAL_VALID": {
            "value": "0"
          },
          "PCW_SPI0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_SPI1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_SPI_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_SPI_PERIPHERAL_VALID": {
            "value": "0"
          },
          "PCW_S_AXI_HP0_DATA_WIDTH": {
            "value": "64"
          },
          "PCW_S_AXI_HP1_DATA_WIDTH": {
            "value": "64"
          },
          "PCW_S_AXI_HP2_DATA_WIDTH": {
            "value": "64"
          },
          "PCW_S_AXI_HP3_DATA_WIDTH": {
            "value": "64"
          },
          "PCW_TPIU_PERIPHERAL_CLKSRC": {
            "value": "External"
          },
          "PCW_TRACE_INTERNAL_WIDTH": {
            "value": "2"
          },
          "PCW_TRACE_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_TTC0_CLK0_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC0_CLK1_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC0_CLK2_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_TTC1_CLK0_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC1_CLK1_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC1_CLK2_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_UART0_BAUD_RATE": {
            "value": "115200"
          },
          "PCW_UART0_GRP_FULL_ENABLE": {
            "value": "0"
          },
          "PCW_UART0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_UART0_UART0_IO": {
            "value": "MIO 14 .. 15"
          },
          "PCW_UART1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_UART_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_UART_PERIPHERAL_FREQMHZ": {
            "value": "100"
          },
          "PCW_UART_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_UIPARAM_ACT_DDR_FREQ_MHZ": {
            "value": "533.333374"
          },
          "PCW_UIPARAM_DDR_ADV_ENABLE": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_AL": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_BL": {
            "value": "8"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY0": {
            "value": "0.311"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY1": {
            "value": "0.311"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY2": {
            "value": "0.304"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY3": {
            "value": "0.304"
          },
          "PCW_UIPARAM_DDR_BUS_WIDTH": {
            "value": "32 Bit"
          },
          "PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH": {
            "value": "61.0905"
          },
          "PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH": {
            "value": "61.0905"
          },
          "PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH": {
            "value": "61.0905"
          },
          "PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH": {
            "value": "61.0905"
          },
          "PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_STOP_EN": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_0_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH": {
            "value": "68.4725"
          },
          "PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_1_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH": {
            "value": "71.086"
          },
          "PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_2_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH": {
            "value": "66.794"
          },
          "PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_3_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH": {
            "value": "108.7385"
          },
          "PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0": {
            "value": "0.202"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1": {
            "value": "0.202"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2": {
            "value": "0.029"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3": {
            "value": "0.031"
          },
          "PCW_UIPARAM_DDR_DQ_0_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH": {
            "value": "64.1705"
          },
          "PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQ_1_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH": {
            "value": "63.686"
          },
          "PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQ_2_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH": {
            "value": "68.46"
          },
          "PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQ_3_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH": {
            "value": "105.4895"
          },
          "PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_ENABLE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_FREQ_MHZ": {
            "value": "533.333333"
          },
          "PCW_UIPARAM_DDR_HIGH_TEMP": {
            "value": "Normal (0-85)"
          },
          "PCW_UIPARAM_DDR_MEMORY_TYPE": {
            "value": "DDR 3 (Low Voltage)"
          },
          "PCW_UIPARAM_DDR_PARTNO": {
            "value": "MT41K256M16 RE-125"
          },
          "PCW_UIPARAM_DDR_TRAIN_DATA_EYE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_TRAIN_READ_GATE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_USE_INTERNAL_VREF": {
            "value": "0"
          },
          "PCW_USB0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_USB0_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_USB0_RESET_IO": {
            "value": "MIO 46"
          },
          "PCW_USB0_USB0_IO": {
            "value": "MIO 28 .. 39"
          },
          "PCW_USB1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_USB_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_USB_RESET_POLARITY": {
            "value": "Active Low"
          },
          "PCW_USB_RESET_SELECT": {
            "value": "Share reset pin"
          },
          "PCW_USE_AXI_NONSECURE": {
            "value": "0"
          },
          "PCW_USE_CROSS_TRIGGER": {
            "value": "0"
          },
          "PCW_USE_M_AXI_GP1": {
            "value": "1"
          },
          "PCW_WDT_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_WDT_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_WDT_PERIPHERAL_ENABLE": {
            "value": "0"
          }
        },
        "interface_ports": {
          "M_AXI_GP0": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x40000000",
              "maximum": "0x7FFFFFFF",
              "width": "32"
            }
          },
          "M_AXI_GP1": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x80000000",
              "maximum": "0xBFFFFFFF",
              "width": "32"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "4G",
              "width": "32",
              "local_memory_map": {
                "name": "Data",
                "description": "Address Space Segments",
                "address_blocks": {
                  "segment1": {
                    "name": "segment1",
                    "display_name": "segment1",
                    "base_address": "0x00000000",
                    "range": "256K",
                    "width": "18",
                    "usage": "register"
                  },
                  "segment2": {
                    "name": "segment2",
                    "display_name": "segment2",
                    "base_address": "0x00040000",
                    "range": "256K",
                    "width": "19",
                    "usage": "register"
                  },
                  "segment3": {
                    "name": "segment3",
                    "display_name": "segment3",
                    "base_address": "0x00080000",
                    "range": "512K",
                    "width": "20",
                    "usage": "register"
                  },
                  "segment4": {
                    "name": "segment4",
                    "display_name": "segment4",
                    "base_address": "0x00100000",
                    "range": "1023M",
                    "width": "30",
                    "usage": "register"
                  },
                  "M_AXI_GP0": {
                    "name": "M_AXI_GP0",
                    "display_name": "M_AXI_GP0",
                    "base_address": "0x40000000",
                    "range": "1G",
                    "width": "31",
                    "usage": "register"
                  },
                  "M_AXI_GP1": {
                    "name": "M_AXI_GP1",
                    "display_name": "M_AXI_GP1",
                    "base_address": "0x80000000",
                    "range": "1G",
                    "width": "32",
                    "usage": "register"
                  },
                  "IO_Peripheral_Registers": {
                    "name": "IO_Peripheral_Registers",
                    "display_name": "IO Peripheral Registers",
                    "base_address": "0xE0000000",
                    "range": "3M",
                    "width": "32",
                    "usage": "register"
                  },
                  "SMC_Memories": {
                    "name": "SMC_Memories",
                    "display_name": "SMC Memories",
                    "base_address": "0xE1000000",
                    "range": "80M",
                    "width": "32",
                    "usage": "register"
                  },
                  "SLCR_Registers": {
                    "name": "SLCR_Registers",
                    "display_name": "SLCR Registers",
                    "base_address": "0xF8000000",
                    "range": "3K",
                    "width": "32",
                    "usage": "register"
                  },
                  "PS_System_Registers": {
                    "name": "PS_System_Registers",
                    "display_name": "PS System Registers",
                    "base_address": "0xF8001000",
                    "range": "8252K",
                    "width": "32",
                    "usage": "register"
                  },
                  "CPU_Private_Registers": {
                    "name": "CPU_Private_Registers",
                    "display_name": "CPU Private Registers",
                    "base_address": "0xF8900000",
                    "range": "6156K",
                    "width": "32",
                    "usage": "register"
                  },
                  "segment5": {
                    "name": "segment5",
                    "display_name": "segment5",
                    "base_address": "0xFC000000",
                    "range": "32M",
                    "width": "32",
                    "usage": "register"
                  },
                  "segment6": {
                    "name": "segment6",
                    "display_name": "segment6",
                    "base_address": "0xFFFC0000",
                    "range": "256K",
                    "width": "32",
                    "usage": "register"
                  }
                }
              }
            }
          }
        }
      },
      "iic_0": {
        "vlnv": "pavel-demin:user:cdce_iic:1.0",
        "ip_revision": "1",
        "xci_name": "system_iic_0_0",
        "xci_path": "ip/system_iic_0_0/system_iic_0_0.xci",
        "inst_hier_path": "iic_0",
        "parameters": {
          "DATA_FILE": {
            "value": "cdce_122_88.mem"
          },
          "DATA_SIZE": {
            "value": "132"
          }
        }
      },
      "gpio_0": {
        "vlnv": "pavel-demin:user:cdce_gpio:1.0",
        "ip_revision": "1",
        "xci_name": "system_gpio_0_0",
        "xci_path": "ip/system_gpio_0_0/system_gpio_0_0.xci",
        "inst_hier_path": "gpio_0"
      },
      "gpio_1": {
        "vlnv": "pavel-demin:user:dac_gpio:1.0",
        "ip_revision": "1",
        "xci_name": "system_gpio_1_0",
        "xci_path": "ip/system_gpio_1_0/system_gpio_1_0.xci",
        "inst_hier_path": "gpio_1"
      },
      "const_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "9",
        "xci_name": "system_const_0_0",
        "xci_path": "ip/system_const_0_0/system_const_0_0.xci",
        "inst_hier_path": "const_0"
      },
      "rst_0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "16",
        "xci_name": "system_rst_0_0",
        "xci_path": "ip/system_rst_0_0/system_rst_0_0.xci",
        "inst_hier_path": "rst_0"
      },
      "adc_0": {
        "vlnv": "pavel-demin:user:axis_zmod_adc:1.0",
        "ip_revision": "1",
        "xci_name": "system_adc_0_0",
        "xci_path": "ip/system_adc_0_0/system_adc_0_0.xci",
        "inst_hier_path": "adc_0",
        "parameters": {
          "ADC_DATA_WIDTH": {
            "value": "14"
          }
        }
      },
      "bcast_0": {
        "vlnv": "xilinx.com:ip:axis_broadcaster:1.1",
        "ip_revision": "32",
        "xci_name": "system_bcast_0_0",
        "xci_path": "ip/system_bcast_0_0/system_bcast_0_0.xci",
        "inst_hier_path": "bcast_0",
        "parameters": {
          "HAS_TKEEP": {
            "value": "0"
          },
          "HAS_TLAST": {
            "value": "0"
          },
          "HAS_TREADY": {
            "value": "0"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "M00_TDATA_REMAP": {
            "value": "tdata[15:0]"
          },
          "M01_TDATA_REMAP": {
            "value": "tdata[31:16]"
          },
          "M_TDATA_NUM_BYTES": {
            "value": "2"
          },
          "M_TUSER_WIDTH": {
            "value": "0"
          },
          "S_TDATA_NUM_BYTES": {
            "value": "4"
          },
          "S_TUSER_WIDTH": {
            "value": "0"
          },
          "TDEST_WIDTH": {
            "value": "0"
          },
          "TID_WIDTH": {
            "value": "0"
          }
        },
        "interface_ports": {
          "S_AXIS": {
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M00_AXIS",
              "M01_AXIS"
            ]
          }
        }
      },
      "comb_0": {
        "vlnv": "xilinx.com:ip:axis_combiner:1.1",
        "ip_revision": "31",
        "xci_name": "system_comb_0_0",
        "xci_path": "ip/system_comb_0_0/system_comb_0_0.xci",
        "inst_hier_path": "comb_0",
        "parameters": {
          "TDATA_NUM_BYTES": {
            "value": "2"
          }
        },
        "interface_ports": {
          "S00_AXIS": {
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M_AXIS"
            ]
          },
          "S01_AXIS": {
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M_AXIS"
            ]
          }
        }
      },
      "dac_0": {
        "vlnv": "pavel-demin:user:axis_zmod_dac:1.0",
        "ip_revision": "1",
        "xci_name": "system_dac_0_0",
        "xci_path": "ip/system_dac_0_0/system_dac_0_0.xci",
        "inst_hier_path": "dac_0",
        "parameters": {
          "DAC_DATA_WIDTH": {
            "value": "14"
          }
        }
      },
      "trx_0": {
        "interface_ports": {
          "s_axi": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXIS_A": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "M_AXIS_DOUT": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "m01_axis": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "m02_axis": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "aclk": {
            "type": "clk",
            "direction": "I"
          },
          "aresetn": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "hub_0": {
            "vlnv": "pavel-demin:user:axi_hub:1.0",
            "ip_revision": "1",
            "xci_name": "system_hub_0_0",
            "xci_path": "ip/system_hub_0_0/system_hub_0_0.xci",
            "inst_hier_path": "trx_0/hub_0",
            "parameters": {
              "CFG_DATA_WIDTH": {
                "value": "160"
              },
              "STS_DATA_WIDTH": {
                "value": "32"
              }
            },
            "interface_ports": {
              "s_axi": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "memory_map_ref": "s_axi"
              }
            }
          },
          "rst_slice_0": {
            "vlnv": "pavel-demin:user:port_slicer:1.0",
            "ip_revision": "1",
            "xci_name": "system_rst_slice_0_0",
            "xci_path": "ip/system_rst_slice_0_0/system_rst_slice_0_0.xci",
            "inst_hier_path": "trx_0/rst_slice_0",
            "parameters": {
              "DIN_FROM": {
                "value": "7"
              },
              "DIN_TO": {
                "value": "0"
              },
              "DIN_WIDTH": {
                "value": "160"
              }
            }
          },
          "rst_slice_1": {
            "vlnv": "pavel-demin:user:port_slicer:1.0",
            "ip_revision": "1",
            "xci_name": "system_rst_slice_1_0",
            "xci_path": "ip/system_rst_slice_1_0/system_rst_slice_1_0.xci",
            "inst_hier_path": "trx_0/rst_slice_1",
            "parameters": {
              "DIN_FROM": {
                "value": "15"
              },
              "DIN_TO": {
                "value": "8"
              },
              "DIN_WIDTH": {
                "value": "160"
              }
            }
          },
          "cfg_slice_0": {
            "vlnv": "pavel-demin:user:port_slicer:1.0",
            "ip_revision": "1",
            "xci_name": "system_cfg_slice_0_0",
            "xci_path": "ip/system_cfg_slice_0_0/system_cfg_slice_0_0.xci",
            "inst_hier_path": "trx_0/cfg_slice_0",
            "parameters": {
              "DIN_FROM": {
                "value": "95"
              },
              "DIN_TO": {
                "value": "32"
              },
              "DIN_WIDTH": {
                "value": "160"
              }
            }
          },
          "cfg_slice_1": {
            "vlnv": "pavel-demin:user:port_slicer:1.0",
            "ip_revision": "1",
            "xci_name": "system_cfg_slice_1_0",
            "xci_path": "ip/system_cfg_slice_1_0/system_cfg_slice_1_0.xci",
            "inst_hier_path": "trx_0/cfg_slice_1",
            "parameters": {
              "DIN_FROM": {
                "value": "159"
              },
              "DIN_TO": {
                "value": "96"
              },
              "DIN_WIDTH": {
                "value": "160"
              }
            }
          },
          "rx_0": {
            "interface_ports": {
              "m_axis": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS_A": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "clk_out1": {
                "type": "clk",
                "direction": "I"
              },
              "peripheral_aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "din": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "din1": {
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "read_count": {
                "direction": "O",
                "left": "15",
                "right": "0"
              }
            },
            "components": {
              "slice_0": {
                "vlnv": "pavel-demin:user:port_slicer:1.0",
                "ip_revision": "1",
                "xci_name": "system_slice_0_0",
                "xci_path": "ip/system_slice_0_0/system_slice_0_0.xci",
                "inst_hier_path": "trx_0/rx_0/slice_0",
                "parameters": {
                  "DIN_FROM": {
                    "value": "0"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DIN_WIDTH": {
                    "value": "8"
                  }
                }
              },
              "slice_1": {
                "vlnv": "pavel-demin:user:port_slicer:1.0",
                "ip_revision": "1",
                "xci_name": "system_slice_1_0",
                "xci_path": "ip/system_slice_1_0/system_slice_1_0.xci",
                "inst_hier_path": "trx_0/rx_0/slice_1",
                "parameters": {
                  "DIN_FROM": {
                    "value": "39"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DIN_WIDTH": {
                    "value": "64"
                  }
                }
              },
              "slice_2": {
                "vlnv": "pavel-demin:user:port_slicer:1.0",
                "ip_revision": "1",
                "xci_name": "system_slice_2_0",
                "xci_path": "ip/system_slice_2_0/system_slice_2_0.xci",
                "inst_hier_path": "trx_0/rx_0/slice_2",
                "parameters": {
                  "DIN_FROM": {
                    "value": "63"
                  },
                  "DIN_TO": {
                    "value": "48"
                  },
                  "DIN_WIDTH": {
                    "value": "64"
                  }
                }
              },
              "phase_0": {
                "vlnv": "pavel-demin:user:axis_constant:1.0",
                "ip_revision": "1",
                "xci_name": "system_phase_0_0",
                "xci_path": "ip/system_phase_0_0/system_phase_0_0.xci",
                "inst_hier_path": "trx_0/rx_0/phase_0",
                "parameters": {
                  "AXIS_TDATA_WIDTH": {
                    "value": "40"
                  }
                }
              },
              "dds_0": {
                "vlnv": "xilinx.com:ip:dds_compiler:6.0",
                "ip_revision": "26",
                "xci_name": "system_dds_0_0",
                "xci_path": "ip/system_dds_0_0/system_dds_0_0.xci",
                "inst_hier_path": "trx_0/rx_0/dds_0",
                "parameters": {
                  "DDS_Clock_Rate": {
                    "value": "122.88"
                  },
                  "DSP48_Use": {
                    "value": "Minimal"
                  },
                  "Frequency_Resolution": {
                    "value": "0.2"
                  },
                  "Has_Phase_Out": {
                    "value": "false"
                  },
                  "Negative_Sine": {
                    "value": "true"
                  },
                  "Output_Width": {
                    "value": "24"
                  },
                  "Phase_Increment": {
                    "value": "Streaming"
                  },
                  "Phase_Width": {
                    "value": "30"
                  },
                  "Resync": {
                    "value": "true"
                  },
                  "Spurious_Free_Dynamic_Range": {
                    "value": "138"
                  }
                }
              },
              "lfsr_0": {
                "vlnv": "pavel-demin:user:axis_lfsr:1.0",
                "ip_revision": "1",
                "xci_name": "system_lfsr_0_0",
                "xci_path": "ip/system_lfsr_0_0/system_lfsr_0_0.xci",
                "inst_hier_path": "trx_0/rx_0/lfsr_0"
              },
              "mult_0": {
                "vlnv": "xilinx.com:ip:cmpy:6.0",
                "ip_revision": "25",
                "xci_name": "system_mult_0_0",
                "xci_path": "ip/system_mult_0_0/system_mult_0_0.xci",
                "inst_hier_path": "trx_0/rx_0/mult_0",
                "parameters": {
                  "APortWidth": {
                    "value": "14"
                  },
                  "BPortWidth": {
                    "value": "24"
                  },
                  "OutputWidth": {
                    "value": "26"
                  },
                  "RoundMode": {
                    "value": "Random_Rounding"
                  }
                }
              },
              "bcast_0": {
                "vlnv": "xilinx.com:ip:axis_broadcaster:1.1",
                "ip_revision": "32",
                "xci_name": "system_bcast_0_1",
                "xci_path": "ip/system_bcast_0_1/system_bcast_0_1.xci",
                "inst_hier_path": "trx_0/rx_0/bcast_0",
                "parameters": {
                  "HAS_TKEEP": {
                    "value": "0"
                  },
                  "HAS_TLAST": {
                    "value": "0"
                  },
                  "HAS_TREADY": {
                    "value": "0"
                  },
                  "HAS_TSTRB": {
                    "value": "0"
                  },
                  "M00_TDATA_REMAP": {
                    "value": "tdata[23:0]"
                  },
                  "M01_TDATA_REMAP": {
                    "value": "tdata[55:32]"
                  },
                  "M_TDATA_NUM_BYTES": {
                    "value": "3"
                  },
                  "M_TUSER_WIDTH": {
                    "value": "0"
                  },
                  "S_TDATA_NUM_BYTES": {
                    "value": "8"
                  },
                  "S_TUSER_WIDTH": {
                    "value": "0"
                  },
                  "TDEST_WIDTH": {
                    "value": "0"
                  },
                  "TID_WIDTH": {
                    "value": "0"
                  }
                },
                "interface_ports": {
                  "S_AXIS": {
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXIS",
                      "M01_AXIS"
                    ]
                  }
                }
              },
              "rate_0": {
                "vlnv": "pavel-demin:user:axis_variable:1.0",
                "ip_revision": "1",
                "xci_name": "system_rate_0_0",
                "xci_path": "ip/system_rate_0_0/system_rate_0_0.xci",
                "inst_hier_path": "trx_0/rx_0/rate_0",
                "parameters": {
                  "AXIS_TDATA_WIDTH": {
                    "value": "16"
                  }
                }
              },
              "rate_1": {
                "vlnv": "pavel-demin:user:axis_variable:1.0",
                "ip_revision": "1",
                "xci_name": "system_rate_1_0",
                "xci_path": "ip/system_rate_1_0/system_rate_1_0.xci",
                "inst_hier_path": "trx_0/rx_0/rate_1",
                "parameters": {
                  "AXIS_TDATA_WIDTH": {
                    "value": "16"
                  }
                }
              },
              "cic_0": {
                "vlnv": "xilinx.com:ip:cic_compiler:4.0",
                "ip_revision": "20",
                "xci_name": "system_cic_0_0",
                "xci_path": "ip/system_cic_0_0/system_cic_0_0.xci",
                "inst_hier_path": "trx_0/rx_0/cic_0",
                "parameters": {
                  "Clock_Frequency": {
                    "value": "122.88"
                  },
                  "Filter_Type": {
                    "value": "Decimation"
                  },
                  "Fixed_Or_Initial_Rate": {
                    "value": "640"
                  },
                  "HAS_ARESETN": {
                    "value": "true"
                  },
                  "Input_Data_Width": {
                    "value": "24"
                  },
                  "Input_Sample_Frequency": {
                    "value": "122.88"
                  },
                  "Maximum_Rate": {
                    "value": "8192"
                  },
                  "Minimum_Rate": {
                    "value": "40"
                  },
                  "Number_Of_Stages": {
                    "value": "6"
                  },
                  "Output_Data_Width": {
                    "value": "32"
                  },
                  "Quantization": {
                    "value": "Truncation"
                  },
                  "Sample_Rate_Changes": {
                    "value": "Programmable"
                  },
                  "Use_Xtreme_DSP_Slice": {
                    "value": "false"
                  }
                }
              },
              "cic_1": {
                "vlnv": "xilinx.com:ip:cic_compiler:4.0",
                "ip_revision": "20",
                "xci_name": "system_cic_1_0",
                "xci_path": "ip/system_cic_1_0/system_cic_1_0.xci",
                "inst_hier_path": "trx_0/rx_0/cic_1",
                "parameters": {
                  "Clock_Frequency": {
                    "value": "122.88"
                  },
                  "Filter_Type": {
                    "value": "Decimation"
                  },
                  "Fixed_Or_Initial_Rate": {
                    "value": "640"
                  },
                  "HAS_ARESETN": {
                    "value": "true"
                  },
                  "Input_Data_Width": {
                    "value": "24"
                  },
                  "Input_Sample_Frequency": {
                    "value": "122.88"
                  },
                  "Maximum_Rate": {
                    "value": "8192"
                  },
                  "Minimum_Rate": {
                    "value": "40"
                  },
                  "Number_Of_Stages": {
                    "value": "6"
                  },
                  "Output_Data_Width": {
                    "value": "32"
                  },
                  "Quantization": {
                    "value": "Truncation"
                  },
                  "Sample_Rate_Changes": {
                    "value": "Programmable"
                  },
                  "Use_Xtreme_DSP_Slice": {
                    "value": "false"
                  }
                }
              },
              "comb_0": {
                "vlnv": "xilinx.com:ip:axis_combiner:1.1",
                "ip_revision": "31",
                "xci_name": "system_comb_0_1",
                "xci_path": "ip/system_comb_0_1/system_comb_0_1.xci",
                "inst_hier_path": "trx_0/rx_0/comb_0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "4"
                  }
                },
                "interface_ports": {
                  "S00_AXIS": {
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXIS"
                    ]
                  },
                  "S01_AXIS": {
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXIS"
                    ]
                  }
                }
              },
              "conv_0": {
                "vlnv": "xilinx.com:ip:axis_dwidth_converter:1.1",
                "ip_revision": "32",
                "xci_name": "system_conv_0_0",
                "xci_path": "ip/system_conv_0_0/system_conv_0_0.xci",
                "inst_hier_path": "trx_0/rx_0/conv_0",
                "parameters": {
                  "M_TDATA_NUM_BYTES": {
                    "value": "4"
                  },
                  "S_TDATA_NUM_BYTES": {
                    "value": "8"
                  }
                },
                "interface_ports": {
                  "S_AXIS": {
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXIS"
                    ]
                  }
                }
              },
              "fir_0": {
                "vlnv": "xilinx.com:ip:fir_compiler:7.2",
                "ip_revision": "23",
                "xci_name": "system_fir_0_0",
                "xci_path": "ip/system_fir_0_0/system_fir_0_0.xci",
                "inst_hier_path": "trx_0/rx_0/fir_0",
                "parameters": {
                  "BestPrecision": {
                    "value": "true"
                  },
                  "Clock_Frequency": {
                    "value": "122.88"
                  },
                  "CoefficientVector": {
                    "value": [
                      "-1.6474608535e-08, -4.7302195930e-08, -7.8619468076e-10, 3.0921189871e-08, 1.8608837232e-08, 3.2734022251e-08, -6.2813438189e-09, -1.5221363991e-07, -8.3032953559e-08, 3.1439829734e-07,",
                      "3.0552900504e-07, -4.7396324870e-07, -7.1323740619e-07, 5.4707476786e-07, 1.3341171590e-06, -4.1393271599e-07, -2.1496782582e-06, -6.7769353338e-08, 3.0742601185e-06, 1.0366765715e-06,",
                      "-3.9428070248e-06, -2.5909585490e-06, 4.5135845246e-06, 4.7460225319e-06, -4.4910558070e-06, -7.3953978786e-06, 3.5707408445e-06, 1.0285546038e-05, -1.5032224453e-06, -1.3015815434e-05,",
                      "-1.8313444384e-06, 1.5072320650e-05, 6.3521132941e-06, -1.5899576427e-05, -1.1727813184e-05, 1.5005323291e-05, 1.7365093303e-05, -1.2089910213e-05, -2.2458022005e-05, 7.1673633916e-06,",
                      "2.6093058018e-05, -6.6389116544e-07, -2.7418691729e-05, -6.5473442360e-06, 2.5854600003e-05, 1.3198330110e-05, -2.1309361735e-05, -1.7782206252e-05, 1.4361810624e-05, 1.8811515648e-05,",
                      "-6.3566406461e-06, -1.5155979368e-05, -6.3247080943e-07, 6.4130448230e-06, 4.0040582068e-06, 6.7546397959e-06, -1.0026074055e-06, -2.2393312940e-05, -1.0760842920e-05, 3.7217184434e-05,",
                      "3.2690283793e-05, -4.6839875203e-05, -6.4629245773e-05, 4.6239001154e-05, 1.0436232686e-04, -3.0525157948e-05, -1.4740012610e-04, -4.1219698477e-06, 1.8711256488e-04, 5.9452347683e-05,",
                      "-2.1528991520e-04, -1.3425249804e-04, 2.2313567651e-04, 2.2375017156e-04, -2.0262013024e-04, -3.1950057315e-04, 1.4803738125e-04, 4.0989148374e-04, -5.7537086900e-05, -4.8132818219e-04,",
                      "-6.5649818729e-05, 5.2004965910e-04, 2.1257912313e-04, -5.1442095551e-04, -3.6885882761e-04, 4.5729416912e-04, 5.1576895071e-04, -3.4835026230e-04, -6.3263165645e-04, 1.9558527632e-04,",
                      "6.9991497630e-04, -1.5808526144e-05, -7.0293422773e-04, -1.6629328762e-04, 6.3560456533e-04, 3.2068673279e-04, -5.0363032844e-04, -4.1607263761e-04, 3.2646656336e-04, 4.2520826054e-04,",
                      "-1.3744582074e-04, -3.3090412765e-04, -1.8384678041e-05, 1.3189799213e-04, 8.8910161182e-05, 1.5233898500e-04, -2.1947620222e-05, -4.7890099404e-04, -2.2611987722e-04, 7.8125561143e-04,",
                      "6.8011510442e-04, -9.7341268920e-04, -1.3369440637e-03, 9.5707198274e-04, 2.1574180007e-03, -6.3274475096e-04, -3.0612079709e-03, -8.6312096489e-05, 3.9259517547e-03, 1.2584739205e-03,",
                      "-4.5913883984e-03, -2.8979884036e-03, 4.8688805659e-03, 4.9608225128e-03, -4.5560763256e-03, -7.3338396684e-03, 3.4557999231e-03, 9.8287225977e-03, -1.3976559014e-03, -1.2181437284e-02,",
                      "-1.7396234513e-03, 1.4056850557e-02, 6.0061144608e-03, -1.5059808596e-02, -1.1365595088e-02, 1.4742813384e-02, 1.7680205017e-02, -1.2613964567e-02, -2.4703438754e-02, 8.1283099644e-03,",
                      "3.2073997143e-02, -6.4577008839e-04, -3.9302054798e-02, -1.0686996220e-02, 4.5719765638e-02, 2.7237877738e-02, -5.0304069016e-02, -5.1693673194e-02, 5.1004633533e-02, 9.0534093654e-02,",
                      "-4.1604028747e-02, -1.6368908068e-01, -1.0763878172e-02, 3.5633171189e-01, 5.5470627800e-01, 3.5633171189e-01, -1.0763878172e-02, -1.6368908068e-01, -4.1604028747e-02, 9.0534093654e-02,",
                      "5.1004633533e-02, -5.1693673194e-02, -5.0304069016e-02, 2.7237877738e-02, 4.5719765638e-02, -1.0686996220e-02, -3.9302054798e-02, -6.4577008839e-04, 3.2073997143e-02, 8.1283099644e-03,",
                      "-2.4703438754e-02, -1.2613964567e-02, 1.7680205017e-02, 1.4742813384e-02, -1.1365595088e-02, -1.5059808596e-02, 6.0061144608e-03, 1.4056850557e-02, -1.7396234513e-03, -1.2181437284e-02,",
                      "-1.3976559014e-03, 9.8287225977e-03, 3.4557999231e-03, -7.3338396684e-03, -4.5560763256e-03, 4.9608225128e-03, 4.8688805659e-03, -2.8979884036e-03, -4.5913883984e-03, 1.2584739205e-03,",
                      "3.9259517547e-03, -8.6312096489e-05, -3.0612079709e-03, -6.3274475096e-04, 2.1574180007e-03, 9.5707198274e-04, -1.3369440637e-03, -9.7341268920e-04, 6.8011510442e-04, 7.8125561143e-04,",
                      "-2.2611987722e-04, -4.7890099404e-04, -2.1947620222e-05, 1.5233898500e-04, 8.8910161182e-05, 1.3189799213e-04, -1.8384678041e-05, -3.3090412765e-04, -1.3744582074e-04, 4.2520826054e-04,",
                      "3.2646656336e-04, -4.1607263761e-04, -5.0363032844e-04, 3.2068673279e-04, 6.3560456533e-04, -1.6629328762e-04, -7.0293422773e-04, -1.5808526144e-05, 6.9991497630e-04, 1.9558527632e-04,",
                      "-6.3263165645e-04, -3.4835026230e-04, 5.1576895071e-04, 4.5729416912e-04, -3.6885882761e-04, -5.1442095551e-04, 2.1257912313e-04, 5.2004965910e-04, -6.5649818729e-05, -4.8132818219e-04,",
                      "-5.7537086900e-05, 4.0989148374e-04, 1.4803738125e-04, -3.1950057315e-04, -2.0262013024e-04, 2.2375017156e-04, 2.2313567651e-04, -1.3425249804e-04, -2.1528991520e-04, 5.9452347683e-05,",
                      "1.8711256488e-04, -4.1219698477e-06, -1.4740012610e-04, -3.0525157948e-05, 1.0436232686e-04, 4.6239001154e-05, -6.4629245773e-05, -4.6839875203e-05, 3.2690283793e-05, 3.7217184434e-05,",
                      "-1.0760842920e-05, -2.2393312940e-05, -1.0026074055e-06, 6.7546397959e-06, 4.0040582068e-06, 6.4130448230e-06, -6.3247080943e-07, -1.5155979368e-05, -6.3566406461e-06, 1.8811515648e-05,",
                      "1.4361810624e-05, -1.7782206252e-05, -2.1309361735e-05, 1.3198330110e-05, 2.5854600003e-05, -6.5473442360e-06, -2.7418691729e-05, -6.6389116544e-07, 2.6093058018e-05, 7.1673633916e-06,",
                      "-2.2458022005e-05, -1.2089910213e-05, 1.7365093303e-05, 1.5005323291e-05, -1.1727813184e-05, -1.5899576427e-05, 6.3521132941e-06, 1.5072320650e-05, -1.8313444384e-06, -1.3015815434e-05,",
                      "-1.5032224453e-06, 1.0285546038e-05, 3.5707408445e-06, -7.3953978786e-06, -4.4910558070e-06, 4.7460225319e-06, 4.5135845246e-06, -2.5909585490e-06, -3.9428070248e-06, 1.0366765715e-06,",
                      "3.0742601185e-06, -6.7769353338e-08, -2.1496782582e-06, -4.1393271599e-07, 1.3341171590e-06, 5.4707476786e-07, -7.1323740619e-07, -4.7396324870e-07, 3.0552900504e-07, 3.1439829734e-07,",
                      "-8.3032953559e-08, -1.5221363991e-07, -6.2813438189e-09, 3.2734022251e-08, 1.8608837232e-08, 3.0921189871e-08, -7.8619468076e-10, -4.7302195930e-08, -1.6474608535e-08"
                    ]
                  },
                  "Coefficient_Width": {
                    "value": "24"
                  },
                  "Data_Width": {
                    "value": "32"
                  },
                  "Decimation_Rate": {
                    "value": "2"
                  },
                  "Filter_Type": {
                    "value": "Decimation"
                  },
                  "Has_ARESETn": {
                    "value": "true"
                  },
                  "Number_Channels": {
                    "value": "2"
                  },
                  "Number_Paths": {
                    "value": "1"
                  },
                  "Output_Rounding_Mode": {
                    "value": "Convergent_Rounding_to_Even"
                  },
                  "Output_Width": {
                    "value": "25"
                  },
                  "Quantization": {
                    "value": "Quantize_Only"
                  },
                  "Sample_Frequency": {
                    "value": "3.072"
                  }
                }
              },
              "subset_0": {
                "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                "ip_revision": "33",
                "xci_name": "system_subset_0_0",
                "xci_path": "ip/system_subset_0_0/system_subset_0_0.xci",
                "inst_hier_path": "trx_0/rx_0/subset_0",
                "parameters": {
                  "M_HAS_TKEEP": {
                    "value": "0"
                  },
                  "M_HAS_TLAST": {
                    "value": "0"
                  },
                  "M_HAS_TREADY": {
                    "value": "0"
                  },
                  "M_HAS_TSTRB": {
                    "value": "0"
                  },
                  "M_TDATA_NUM_BYTES": {
                    "value": "3"
                  },
                  "M_TDEST_WIDTH": {
                    "value": "0"
                  },
                  "M_TID_WIDTH": {
                    "value": "0"
                  },
                  "M_TUSER_WIDTH": {
                    "value": "0"
                  },
                  "S_HAS_TKEEP": {
                    "value": "0"
                  },
                  "S_HAS_TLAST": {
                    "value": "0"
                  },
                  "S_HAS_TREADY": {
                    "value": "0"
                  },
                  "S_HAS_TSTRB": {
                    "value": "0"
                  },
                  "S_TDATA_NUM_BYTES": {
                    "value": "4"
                  },
                  "S_TDEST_WIDTH": {
                    "value": "0"
                  },
                  "S_TID_WIDTH": {
                    "value": "0"
                  },
                  "S_TUSER_WIDTH": {
                    "value": "0"
                  },
                  "TDATA_REMAP": {
                    "value": "tdata[23:0]"
                  }
                },
                "interface_ports": {
                  "S_AXIS": {
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXIS"
                    ]
                  }
                }
              },
              "fp_0": {
                "vlnv": "xilinx.com:ip:floating_point:7.1",
                "ip_revision": "19",
                "xci_name": "system_fp_0_0",
                "xci_path": "ip/system_fp_0_0/system_fp_0_0.xci",
                "inst_hier_path": "trx_0/rx_0/fp_0",
                "parameters": {
                  "A_Precision_Type": {
                    "value": "Custom"
                  },
                  "C_A_Exponent_Width": {
                    "value": "2"
                  },
                  "C_A_Fraction_Width": {
                    "value": "22"
                  },
                  "Has_ARESETn": {
                    "value": "true"
                  },
                  "Operation_Type": {
                    "value": "Fixed_to_float"
                  },
                  "Result_Precision_Type": {
                    "value": "Single"
                  }
                }
              },
              "conv_1": {
                "vlnv": "xilinx.com:ip:axis_dwidth_converter:1.1",
                "ip_revision": "32",
                "xci_name": "system_conv_1_0",
                "xci_path": "ip/system_conv_1_0/system_conv_1_0.xci",
                "inst_hier_path": "trx_0/rx_0/conv_1",
                "parameters": {
                  "M_TDATA_NUM_BYTES": {
                    "value": "8"
                  },
                  "S_TDATA_NUM_BYTES": {
                    "value": "4"
                  }
                },
                "interface_ports": {
                  "S_AXIS": {
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXIS"
                    ]
                  }
                }
              },
              "fifo_0": {
                "vlnv": "pavel-demin:user:axis_fifo:1.0",
                "ip_revision": "1",
                "xci_name": "system_fifo_0_0",
                "xci_path": "ip/system_fifo_0_0/system_fifo_0_0.xci",
                "inst_hier_path": "trx_0/rx_0/fifo_0",
                "parameters": {
                  "ALWAYS_READY": {
                    "value": "TRUE"
                  },
                  "M_AXIS_TDATA_WIDTH": {
                    "value": "32"
                  },
                  "S_AXIS_TDATA_WIDTH": {
                    "value": "64"
                  },
                  "WRITE_DEPTH": {
                    "value": "4096"
                  }
                }
              }
            },
            "interface_nets": {
              "Conn1": {
                "interface_ports": [
                  "fifo_0/m_axis",
                  "m_axis"
                ]
              },
              "Conn2": {
                "interface_ports": [
                  "mult_0/S_AXIS_A",
                  "S_AXIS_A"
                ]
              },
              "bcast_0_M00_AXIS": {
                "interface_ports": [
                  "cic_0/S_AXIS_DATA",
                  "bcast_0/M00_AXIS"
                ]
              },
              "bcast_0_M01_AXIS": {
                "interface_ports": [
                  "cic_1/S_AXIS_DATA",
                  "bcast_0/M01_AXIS"
                ]
              },
              "cic_0_M_AXIS_DATA": {
                "interface_ports": [
                  "comb_0/S00_AXIS",
                  "cic_0/M_AXIS_DATA"
                ]
              },
              "cic_1_M_AXIS_DATA": {
                "interface_ports": [
                  "comb_0/S01_AXIS",
                  "cic_1/M_AXIS_DATA"
                ]
              },
              "comb_0_M_AXIS": {
                "interface_ports": [
                  "conv_0/S_AXIS",
                  "comb_0/M_AXIS"
                ]
              },
              "conv_0_M_AXIS": {
                "interface_ports": [
                  "fir_0/S_AXIS_DATA",
                  "conv_0/M_AXIS"
                ]
              },
              "conv_1_M_AXIS": {
                "interface_ports": [
                  "fifo_0/s_axis",
                  "conv_1/M_AXIS"
                ]
              },
              "dds_0_M_AXIS_DATA": {
                "interface_ports": [
                  "mult_0/S_AXIS_B",
                  "dds_0/M_AXIS_DATA"
                ]
              },
              "fir_0_M_AXIS_DATA": {
                "interface_ports": [
                  "subset_0/S_AXIS",
                  "fir_0/M_AXIS_DATA"
                ]
              },
              "fp_0_M_AXIS_RESULT": {
                "interface_ports": [
                  "conv_1/S_AXIS",
                  "fp_0/M_AXIS_RESULT"
                ]
              },
              "lfsr_0_m_axis": {
                "interface_ports": [
                  "mult_0/S_AXIS_CTRL",
                  "lfsr_0/m_axis"
                ]
              },
              "mult_0_M_AXIS_DOUT": {
                "interface_ports": [
                  "bcast_0/S_AXIS",
                  "mult_0/M_AXIS_DOUT"
                ]
              },
              "phase_0_m_axis": {
                "interface_ports": [
                  "dds_0/S_AXIS_PHASE",
                  "phase_0/m_axis"
                ]
              },
              "rate_0_m_axis": {
                "interface_ports": [
                  "cic_0/S_AXIS_CONFIG",
                  "rate_0/m_axis"
                ]
              },
              "rate_1_m_axis": {
                "interface_ports": [
                  "cic_1/S_AXIS_CONFIG",
                  "rate_1/m_axis"
                ]
              },
              "subset_0_M_AXIS": {
                "interface_ports": [
                  "fp_0/S_AXIS_A",
                  "subset_0/M_AXIS"
                ]
              }
            },
            "nets": {
              "clk_out1_1": {
                "ports": [
                  "clk_out1",
                  "phase_0/aclk",
                  "dds_0/aclk",
                  "lfsr_0/aclk",
                  "mult_0/aclk",
                  "bcast_0/aclk",
                  "rate_0/aclk",
                  "rate_1/aclk",
                  "cic_0/aclk",
                  "cic_1/aclk",
                  "comb_0/aclk",
                  "conv_0/aclk",
                  "fir_0/aclk",
                  "subset_0/aclk",
                  "fp_0/aclk",
                  "conv_1/aclk",
                  "fifo_0/aclk"
                ]
              },
              "din1_1": {
                "ports": [
                  "din1",
                  "slice_1/din",
                  "slice_2/din"
                ]
              },
              "din_1": {
                "ports": [
                  "din",
                  "slice_0/din"
                ]
              },
              "fifo_0_read_count": {
                "ports": [
                  "fifo_0/read_count",
                  "read_count"
                ]
              },
              "peripheral_aresetn_1": {
                "ports": [
                  "peripheral_aresetn",
                  "lfsr_0/aresetn",
                  "bcast_0/aresetn",
                  "rate_0/aresetn",
                  "rate_1/aresetn",
                  "cic_0/aresetn",
                  "cic_1/aresetn",
                  "comb_0/aresetn",
                  "conv_0/aresetn",
                  "fir_0/aresetn",
                  "subset_0/aresetn",
                  "fp_0/aresetn",
                  "conv_1/aresetn"
                ]
              },
              "slice_0_dout": {
                "ports": [
                  "slice_0/dout",
                  "fifo_0/aresetn"
                ]
              },
              "slice_1_dout": {
                "ports": [
                  "slice_1/dout",
                  "phase_0/cfg_data"
                ]
              },
              "slice_2_dout": {
                "ports": [
                  "slice_2/dout",
                  "rate_0/cfg_data",
                  "rate_1/cfg_data"
                ]
              }
            }
          },
          "tx_0": {
            "interface_ports": {
              "s_axis": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "M_AXIS_DOUT": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "clk_out1": {
                "type": "clk",
                "direction": "I"
              },
              "peripheral_aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "din": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "din1": {
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "write_count": {
                "direction": "O",
                "left": "15",
                "right": "0"
              }
            },
            "components": {
              "slice_0": {
                "vlnv": "pavel-demin:user:port_slicer:1.0",
                "ip_revision": "1",
                "xci_name": "system_slice_0_1",
                "xci_path": "ip/system_slice_0_1/system_slice_0_1.xci",
                "inst_hier_path": "trx_0/tx_0/slice_0",
                "parameters": {
                  "DIN_FROM": {
                    "value": "0"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DIN_WIDTH": {
                    "value": "8"
                  }
                }
              },
              "slice_1": {
                "vlnv": "pavel-demin:user:port_slicer:1.0",
                "ip_revision": "1",
                "xci_name": "system_slice_1_1",
                "xci_path": "ip/system_slice_1_1/system_slice_1_1.xci",
                "inst_hier_path": "trx_0/tx_0/slice_1",
                "parameters": {
                  "DIN_FROM": {
                    "value": "39"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DIN_WIDTH": {
                    "value": "64"
                  }
                }
              },
              "slice_2": {
                "vlnv": "pavel-demin:user:port_slicer:1.0",
                "ip_revision": "1",
                "xci_name": "system_slice_2_1",
                "xci_path": "ip/system_slice_2_1/system_slice_2_1.xci",
                "inst_hier_path": "trx_0/tx_0/slice_2",
                "parameters": {
                  "DIN_FROM": {
                    "value": "63"
                  },
                  "DIN_TO": {
                    "value": "48"
                  },
                  "DIN_WIDTH": {
                    "value": "64"
                  }
                }
              },
              "fifo_0": {
                "vlnv": "pavel-demin:user:axis_fifo:1.0",
                "ip_revision": "1",
                "xci_name": "system_fifo_0_1",
                "xci_path": "ip/system_fifo_0_1/system_fifo_0_1.xci",
                "inst_hier_path": "trx_0/tx_0/fifo_0",
                "parameters": {
                  "ALWAYS_VALID": {
                    "value": "TRUE"
                  },
                  "M_AXIS_TDATA_WIDTH": {
                    "value": "64"
                  },
                  "S_AXIS_TDATA_WIDTH": {
                    "value": "32"
                  },
                  "WRITE_DEPTH": {
                    "value": "8192"
                  }
                }
              },
              "conv_0": {
                "vlnv": "xilinx.com:ip:axis_dwidth_converter:1.1",
                "ip_revision": "32",
                "xci_name": "system_conv_0_1",
                "xci_path": "ip/system_conv_0_1/system_conv_0_1.xci",
                "inst_hier_path": "trx_0/tx_0/conv_0",
                "parameters": {
                  "M_TDATA_NUM_BYTES": {
                    "value": "4"
                  },
                  "S_TDATA_NUM_BYTES": {
                    "value": "8"
                  }
                },
                "interface_ports": {
                  "S_AXIS": {
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXIS"
                    ]
                  }
                }
              },
              "fp_0": {
                "vlnv": "xilinx.com:ip:floating_point:7.1",
                "ip_revision": "19",
                "xci_name": "system_fp_0_1",
                "xci_path": "ip/system_fp_0_1/system_fp_0_1.xci",
                "inst_hier_path": "trx_0/tx_0/fp_0",
                "parameters": {
                  "C_Result_Exponent_Width": {
                    "value": "2"
                  },
                  "C_Result_Fraction_Width": {
                    "value": "22"
                  },
                  "Has_ARESETn": {
                    "value": "true"
                  },
                  "Operation_Type": {
                    "value": "Float_to_fixed"
                  },
                  "Result_Precision_Type": {
                    "value": "Custom"
                  }
                }
              },
              "fir_0": {
                "vlnv": "xilinx.com:ip:fir_compiler:7.2",
                "ip_revision": "23",
                "xci_name": "system_fir_0_1",
                "xci_path": "ip/system_fir_0_1/system_fir_0_1.xci",
                "inst_hier_path": "trx_0/tx_0/fir_0",
                "parameters": {
                  "BestPrecision": {
                    "value": "true"
                  },
                  "Clock_Frequency": {
                    "value": "122.88"
                  },
                  "CoefficientVector": {
                    "value": [
                      "-1.6474608535e-08, -4.7302195930e-08, -7.8619468076e-10, 3.0921189871e-08, 1.8608837232e-08, 3.2734022251e-08, -6.2813438189e-09, -1.5221363991e-07, -8.3032953559e-08, 3.1439829734e-07,",
                      "3.0552900504e-07, -4.7396324870e-07, -7.1323740619e-07, 5.4707476786e-07, 1.3341171590e-06, -4.1393271599e-07, -2.1496782582e-06, -6.7769353338e-08, 3.0742601185e-06, 1.0366765715e-06,",
                      "-3.9428070248e-06, -2.5909585490e-06, 4.5135845246e-06, 4.7460225319e-06, -4.4910558070e-06, -7.3953978786e-06, 3.5707408445e-06, 1.0285546038e-05, -1.5032224453e-06, -1.3015815434e-05,",
                      "-1.8313444384e-06, 1.5072320650e-05, 6.3521132941e-06, -1.5899576427e-05, -1.1727813184e-05, 1.5005323291e-05, 1.7365093303e-05, -1.2089910213e-05, -2.2458022005e-05, 7.1673633916e-06,",
                      "2.6093058018e-05, -6.6389116544e-07, -2.7418691729e-05, -6.5473442360e-06, 2.5854600003e-05, 1.3198330110e-05, -2.1309361735e-05, -1.7782206252e-05, 1.4361810624e-05, 1.8811515648e-05,",
                      "-6.3566406461e-06, -1.5155979368e-05, -6.3247080943e-07, 6.4130448230e-06, 4.0040582068e-06, 6.7546397959e-06, -1.0026074055e-06, -2.2393312940e-05, -1.0760842920e-05, 3.7217184434e-05,",
                      "3.2690283793e-05, -4.6839875203e-05, -6.4629245773e-05, 4.6239001154e-05, 1.0436232686e-04, -3.0525157948e-05, -1.4740012610e-04, -4.1219698477e-06, 1.8711256488e-04, 5.9452347683e-05,",
                      "-2.1528991520e-04, -1.3425249804e-04, 2.2313567651e-04, 2.2375017156e-04, -2.0262013024e-04, -3.1950057315e-04, 1.4803738125e-04, 4.0989148374e-04, -5.7537086900e-05, -4.8132818219e-04,",
                      "-6.5649818729e-05, 5.2004965910e-04, 2.1257912313e-04, -5.1442095551e-04, -3.6885882761e-04, 4.5729416912e-04, 5.1576895071e-04, -3.4835026230e-04, -6.3263165645e-04, 1.9558527632e-04,",
                      "6.9991497630e-04, -1.5808526144e-05, -7.0293422773e-04, -1.6629328762e-04, 6.3560456533e-04, 3.2068673279e-04, -5.0363032844e-04, -4.1607263761e-04, 3.2646656336e-04, 4.2520826054e-04,",
                      "-1.3744582074e-04, -3.3090412765e-04, -1.8384678041e-05, 1.3189799213e-04, 8.8910161182e-05, 1.5233898500e-04, -2.1947620222e-05, -4.7890099404e-04, -2.2611987722e-04, 7.8125561143e-04,",
                      "6.8011510442e-04, -9.7341268920e-04, -1.3369440637e-03, 9.5707198274e-04, 2.1574180007e-03, -6.3274475096e-04, -3.0612079709e-03, -8.6312096489e-05, 3.9259517547e-03, 1.2584739205e-03,",
                      "-4.5913883984e-03, -2.8979884036e-03, 4.8688805659e-03, 4.9608225128e-03, -4.5560763256e-03, -7.3338396684e-03, 3.4557999231e-03, 9.8287225977e-03, -1.3976559014e-03, -1.2181437284e-02,",
                      "-1.7396234513e-03, 1.4056850557e-02, 6.0061144608e-03, -1.5059808596e-02, -1.1365595088e-02, 1.4742813384e-02, 1.7680205017e-02, -1.2613964567e-02, -2.4703438754e-02, 8.1283099644e-03,",
                      "3.2073997143e-02, -6.4577008839e-04, -3.9302054798e-02, -1.0686996220e-02, 4.5719765638e-02, 2.7237877738e-02, -5.0304069016e-02, -5.1693673194e-02, 5.1004633533e-02, 9.0534093654e-02,",
                      "-4.1604028747e-02, -1.6368908068e-01, -1.0763878172e-02, 3.5633171189e-01, 5.5470627800e-01, 3.5633171189e-01, -1.0763878172e-02, -1.6368908068e-01, -4.1604028747e-02, 9.0534093654e-02,",
                      "5.1004633533e-02, -5.1693673194e-02, -5.0304069016e-02, 2.7237877738e-02, 4.5719765638e-02, -1.0686996220e-02, -3.9302054798e-02, -6.4577008839e-04, 3.2073997143e-02, 8.1283099644e-03,",
                      "-2.4703438754e-02, -1.2613964567e-02, 1.7680205017e-02, 1.4742813384e-02, -1.1365595088e-02, -1.5059808596e-02, 6.0061144608e-03, 1.4056850557e-02, -1.7396234513e-03, -1.2181437284e-02,",
                      "-1.3976559014e-03, 9.8287225977e-03, 3.4557999231e-03, -7.3338396684e-03, -4.5560763256e-03, 4.9608225128e-03, 4.8688805659e-03, -2.8979884036e-03, -4.5913883984e-03, 1.2584739205e-03,",
                      "3.9259517547e-03, -8.6312096489e-05, -3.0612079709e-03, -6.3274475096e-04, 2.1574180007e-03, 9.5707198274e-04, -1.3369440637e-03, -9.7341268920e-04, 6.8011510442e-04, 7.8125561143e-04,",
                      "-2.2611987722e-04, -4.7890099404e-04, -2.1947620222e-05, 1.5233898500e-04, 8.8910161182e-05, 1.3189799213e-04, -1.8384678041e-05, -3.3090412765e-04, -1.3744582074e-04, 4.2520826054e-04,",
                      "3.2646656336e-04, -4.1607263761e-04, -5.0363032844e-04, 3.2068673279e-04, 6.3560456533e-04, -1.6629328762e-04, -7.0293422773e-04, -1.5808526144e-05, 6.9991497630e-04, 1.9558527632e-04,",
                      "-6.3263165645e-04, -3.4835026230e-04, 5.1576895071e-04, 4.5729416912e-04, -3.6885882761e-04, -5.1442095551e-04, 2.1257912313e-04, 5.2004965910e-04, -6.5649818729e-05, -4.8132818219e-04,",
                      "-5.7537086900e-05, 4.0989148374e-04, 1.4803738125e-04, -3.1950057315e-04, -2.0262013024e-04, 2.2375017156e-04, 2.2313567651e-04, -1.3425249804e-04, -2.1528991520e-04, 5.9452347683e-05,",
                      "1.8711256488e-04, -4.1219698477e-06, -1.4740012610e-04, -3.0525157948e-05, 1.0436232686e-04, 4.6239001154e-05, -6.4629245773e-05, -4.6839875203e-05, 3.2690283793e-05, 3.7217184434e-05,",
                      "-1.0760842920e-05, -2.2393312940e-05, -1.0026074055e-06, 6.7546397959e-06, 4.0040582068e-06, 6.4130448230e-06, -6.3247080943e-07, -1.5155979368e-05, -6.3566406461e-06, 1.8811515648e-05,",
                      "1.4361810624e-05, -1.7782206252e-05, -2.1309361735e-05, 1.3198330110e-05, 2.5854600003e-05, -6.5473442360e-06, -2.7418691729e-05, -6.6389116544e-07, 2.6093058018e-05, 7.1673633916e-06,",
                      "-2.2458022005e-05, -1.2089910213e-05, 1.7365093303e-05, 1.5005323291e-05, -1.1727813184e-05, -1.5899576427e-05, 6.3521132941e-06, 1.5072320650e-05, -1.8313444384e-06, -1.3015815434e-05,",
                      "-1.5032224453e-06, 1.0285546038e-05, 3.5707408445e-06, -7.3953978786e-06, -4.4910558070e-06, 4.7460225319e-06, 4.5135845246e-06, -2.5909585490e-06, -3.9428070248e-06, 1.0366765715e-06,",
                      "3.0742601185e-06, -6.7769353338e-08, -2.1496782582e-06, -4.1393271599e-07, 1.3341171590e-06, 5.4707476786e-07, -7.1323740619e-07, -4.7396324870e-07, 3.0552900504e-07, 3.1439829734e-07,",
                      "-8.3032953559e-08, -1.5221363991e-07, -6.2813438189e-09, 3.2734022251e-08, 1.8608837232e-08, 3.0921189871e-08, -7.8619468076e-10, -4.7302195930e-08, -1.6474608535e-08"
                    ]
                  },
                  "Coefficient_Width": {
                    "value": "24"
                  },
                  "Data_Width": {
                    "value": "24"
                  },
                  "Filter_Type": {
                    "value": "Interpolation"
                  },
                  "Has_ARESETn": {
                    "value": "true"
                  },
                  "Interpolation_Rate": {
                    "value": "2"
                  },
                  "M_DATA_Has_TREADY": {
                    "value": "true"
                  },
                  "Number_Channels": {
                    "value": "2"
                  },
                  "Number_Paths": {
                    "value": "1"
                  },
                  "Output_Rounding_Mode": {
                    "value": "Convergent_Rounding_to_Even"
                  },
                  "Output_Width": {
                    "value": "25"
                  },
                  "Quantization": {
                    "value": "Quantize_Only"
                  },
                  "Sample_Frequency": {
                    "value": "1.536"
                  }
                }
              },
              "conv_1": {
                "vlnv": "xilinx.com:ip:axis_dwidth_converter:1.1",
                "ip_revision": "32",
                "xci_name": "system_conv_1_1",
                "xci_path": "ip/system_conv_1_1/system_conv_1_1.xci",
                "inst_hier_path": "trx_0/tx_0/conv_1",
                "parameters": {
                  "M_TDATA_NUM_BYTES": {
                    "value": "8"
                  },
                  "S_TDATA_NUM_BYTES": {
                    "value": "4"
                  }
                },
                "interface_ports": {
                  "S_AXIS": {
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXIS"
                    ]
                  }
                }
              },
              "bcast_0": {
                "vlnv": "xilinx.com:ip:axis_broadcaster:1.1",
                "ip_revision": "32",
                "xci_name": "system_bcast_0_2",
                "xci_path": "ip/system_bcast_0_2/system_bcast_0_2.xci",
                "inst_hier_path": "trx_0/tx_0/bcast_0",
                "parameters": {
                  "HAS_TKEEP": {
                    "value": "0"
                  },
                  "HAS_TLAST": {
                    "value": "0"
                  },
                  "HAS_TREADY": {
                    "value": "1"
                  },
                  "HAS_TSTRB": {
                    "value": "0"
                  },
                  "M00_TDATA_REMAP": {
                    "value": "tdata[23:0]"
                  },
                  "M01_TDATA_REMAP": {
                    "value": "tdata[55:32]"
                  },
                  "M_TDATA_NUM_BYTES": {
                    "value": "3"
                  },
                  "M_TUSER_WIDTH": {
                    "value": "0"
                  },
                  "S_TDATA_NUM_BYTES": {
                    "value": "8"
                  },
                  "S_TUSER_WIDTH": {
                    "value": "0"
                  },
                  "TDEST_WIDTH": {
                    "value": "0"
                  },
                  "TID_WIDTH": {
                    "value": "0"
                  }
                },
                "interface_ports": {
                  "S_AXIS": {
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXIS",
                      "M01_AXIS"
                    ]
                  }
                }
              },
              "rate_0": {
                "vlnv": "pavel-demin:user:axis_variable:1.0",
                "ip_revision": "1",
                "xci_name": "system_rate_0_1",
                "xci_path": "ip/system_rate_0_1/system_rate_0_1.xci",
                "inst_hier_path": "trx_0/tx_0/rate_0",
                "parameters": {
                  "AXIS_TDATA_WIDTH": {
                    "value": "16"
                  }
                }
              },
              "rate_1": {
                "vlnv": "pavel-demin:user:axis_variable:1.0",
                "ip_revision": "1",
                "xci_name": "system_rate_1_1",
                "xci_path": "ip/system_rate_1_1/system_rate_1_1.xci",
                "inst_hier_path": "trx_0/tx_0/rate_1",
                "parameters": {
                  "AXIS_TDATA_WIDTH": {
                    "value": "16"
                  }
                }
              },
              "cic_0": {
                "vlnv": "xilinx.com:ip:cic_compiler:4.0",
                "ip_revision": "20",
                "xci_name": "system_cic_0_1",
                "xci_path": "ip/system_cic_0_1/system_cic_0_1.xci",
                "inst_hier_path": "trx_0/tx_0/cic_0",
                "parameters": {
                  "Clock_Frequency": {
                    "value": "122.88"
                  },
                  "Filter_Type": {
                    "value": "Interpolation"
                  },
                  "Fixed_Or_Initial_Rate": {
                    "value": "640"
                  },
                  "HAS_ARESETN": {
                    "value": "true"
                  },
                  "Input_Data_Width": {
                    "value": "24"
                  },
                  "Input_Sample_Frequency": {
                    "value": "3.072"
                  },
                  "Maximum_Rate": {
                    "value": "8192"
                  },
                  "Minimum_Rate": {
                    "value": "40"
                  },
                  "Number_Of_Stages": {
                    "value": "6"
                  },
                  "Output_Data_Width": {
                    "value": "24"
                  },
                  "Quantization": {
                    "value": "Truncation"
                  },
                  "Sample_Rate_Changes": {
                    "value": "Programmable"
                  },
                  "Use_Xtreme_DSP_Slice": {
                    "value": "false"
                  }
                }
              },
              "cic_1": {
                "vlnv": "xilinx.com:ip:cic_compiler:4.0",
                "ip_revision": "20",
                "xci_name": "system_cic_1_1",
                "xci_path": "ip/system_cic_1_1/system_cic_1_1.xci",
                "inst_hier_path": "trx_0/tx_0/cic_1",
                "parameters": {
                  "Clock_Frequency": {
                    "value": "122.88"
                  },
                  "Filter_Type": {
                    "value": "Interpolation"
                  },
                  "Fixed_Or_Initial_Rate": {
                    "value": "640"
                  },
                  "HAS_ARESETN": {
                    "value": "true"
                  },
                  "Input_Data_Width": {
                    "value": "24"
                  },
                  "Input_Sample_Frequency": {
                    "value": "3.072"
                  },
                  "Maximum_Rate": {
                    "value": "8192"
                  },
                  "Minimum_Rate": {
                    "value": "40"
                  },
                  "Number_Of_Stages": {
                    "value": "6"
                  },
                  "Output_Data_Width": {
                    "value": "24"
                  },
                  "Quantization": {
                    "value": "Truncation"
                  },
                  "Sample_Rate_Changes": {
                    "value": "Programmable"
                  },
                  "Use_Xtreme_DSP_Slice": {
                    "value": "false"
                  }
                }
              },
              "comb_0": {
                "vlnv": "xilinx.com:ip:axis_combiner:1.1",
                "ip_revision": "31",
                "xci_name": "system_comb_0_2",
                "xci_path": "ip/system_comb_0_2/system_comb_0_2.xci",
                "inst_hier_path": "trx_0/tx_0/comb_0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "3"
                  }
                },
                "interface_ports": {
                  "S00_AXIS": {
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXIS"
                    ]
                  },
                  "S01_AXIS": {
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXIS"
                    ]
                  }
                }
              },
              "phase_0": {
                "vlnv": "pavel-demin:user:axis_constant:1.0",
                "ip_revision": "1",
                "xci_name": "system_phase_0_1",
                "xci_path": "ip/system_phase_0_1/system_phase_0_1.xci",
                "inst_hier_path": "trx_0/tx_0/phase_0",
                "parameters": {
                  "AXIS_TDATA_WIDTH": {
                    "value": "40"
                  }
                }
              },
              "dds_0": {
                "vlnv": "xilinx.com:ip:dds_compiler:6.0",
                "ip_revision": "26",
                "xci_name": "system_dds_0_1",
                "xci_path": "ip/system_dds_0_1/system_dds_0_1.xci",
                "inst_hier_path": "trx_0/tx_0/dds_0",
                "parameters": {
                  "DDS_Clock_Rate": {
                    "value": "122.88"
                  },
                  "DSP48_Use": {
                    "value": "Minimal"
                  },
                  "Frequency_Resolution": {
                    "value": "0.2"
                  },
                  "Has_Phase_Out": {
                    "value": "false"
                  },
                  "Output_Width": {
                    "value": "24"
                  },
                  "Phase_Increment": {
                    "value": "Streaming"
                  },
                  "Phase_Width": {
                    "value": "30"
                  },
                  "Resync": {
                    "value": "true"
                  },
                  "Spurious_Free_Dynamic_Range": {
                    "value": "138"
                  }
                }
              },
              "lfsr_0": {
                "vlnv": "pavel-demin:user:axis_lfsr:1.0",
                "ip_revision": "1",
                "xci_name": "system_lfsr_0_1",
                "xci_path": "ip/system_lfsr_0_1/system_lfsr_0_1.xci",
                "inst_hier_path": "trx_0/tx_0/lfsr_0"
              },
              "mult_0": {
                "vlnv": "xilinx.com:ip:cmpy:6.0",
                "ip_revision": "25",
                "xci_name": "system_mult_0_1",
                "xci_path": "ip/system_mult_0_1/system_mult_0_1.xci",
                "inst_hier_path": "trx_0/tx_0/mult_0",
                "parameters": {
                  "APortWidth": {
                    "value": "24"
                  },
                  "BPortWidth": {
                    "value": "24"
                  },
                  "OutputWidth": {
                    "value": "17"
                  },
                  "RoundMode": {
                    "value": "Random_Rounding"
                  }
                }
              }
            },
            "interface_nets": {
              "Conn1": {
                "interface_ports": [
                  "fifo_0/s_axis",
                  "s_axis"
                ]
              },
              "Conn2": {
                "interface_ports": [
                  "mult_0/M_AXIS_DOUT",
                  "M_AXIS_DOUT"
                ]
              },
              "bcast_0_M00_AXIS": {
                "interface_ports": [
                  "cic_0/S_AXIS_DATA",
                  "bcast_0/M00_AXIS"
                ]
              },
              "bcast_0_M01_AXIS": {
                "interface_ports": [
                  "cic_1/S_AXIS_DATA",
                  "bcast_0/M01_AXIS"
                ]
              },
              "cic_0_M_AXIS_DATA": {
                "interface_ports": [
                  "comb_0/S00_AXIS",
                  "cic_0/M_AXIS_DATA"
                ]
              },
              "cic_1_M_AXIS_DATA": {
                "interface_ports": [
                  "comb_0/S01_AXIS",
                  "cic_1/M_AXIS_DATA"
                ]
              },
              "comb_0_M_AXIS": {
                "interface_ports": [
                  "mult_0/S_AXIS_A",
                  "comb_0/M_AXIS"
                ]
              },
              "conv_0_M_AXIS": {
                "interface_ports": [
                  "fp_0/S_AXIS_A",
                  "conv_0/M_AXIS"
                ]
              },
              "conv_1_M_AXIS": {
                "interface_ports": [
                  "bcast_0/S_AXIS",
                  "conv_1/M_AXIS"
                ]
              },
              "dds_0_M_AXIS_DATA": {
                "interface_ports": [
                  "mult_0/S_AXIS_B",
                  "dds_0/M_AXIS_DATA"
                ]
              },
              "fifo_0_m_axis": {
                "interface_ports": [
                  "conv_0/S_AXIS",
                  "fifo_0/m_axis"
                ]
              },
              "fir_0_M_AXIS_DATA": {
                "interface_ports": [
                  "conv_1/S_AXIS",
                  "fir_0/M_AXIS_DATA"
                ]
              },
              "fp_0_M_AXIS_RESULT": {
                "interface_ports": [
                  "fir_0/S_AXIS_DATA",
                  "fp_0/M_AXIS_RESULT"
                ]
              },
              "lfsr_0_m_axis": {
                "interface_ports": [
                  "mult_0/S_AXIS_CTRL",
                  "lfsr_0/m_axis"
                ]
              },
              "phase_0_m_axis": {
                "interface_ports": [
                  "dds_0/S_AXIS_PHASE",
                  "phase_0/m_axis"
                ]
              },
              "rate_0_m_axis": {
                "interface_ports": [
                  "cic_0/S_AXIS_CONFIG",
                  "rate_0/m_axis"
                ]
              },
              "rate_1_m_axis": {
                "interface_ports": [
                  "cic_1/S_AXIS_CONFIG",
                  "rate_1/m_axis"
                ]
              }
            },
            "nets": {
              "clk_out1_1": {
                "ports": [
                  "clk_out1",
                  "fifo_0/aclk",
                  "conv_0/aclk",
                  "fp_0/aclk",
                  "fir_0/aclk",
                  "conv_1/aclk",
                  "bcast_0/aclk",
                  "rate_0/aclk",
                  "rate_1/aclk",
                  "cic_0/aclk",
                  "cic_1/aclk",
                  "comb_0/aclk",
                  "phase_0/aclk",
                  "dds_0/aclk",
                  "lfsr_0/aclk",
                  "mult_0/aclk"
                ]
              },
              "din1_1": {
                "ports": [
                  "din1",
                  "slice_1/din",
                  "slice_2/din"
                ]
              },
              "din_1": {
                "ports": [
                  "din",
                  "slice_0/din"
                ]
              },
              "fifo_0_write_count": {
                "ports": [
                  "fifo_0/write_count",
                  "write_count"
                ]
              },
              "peripheral_aresetn_1": {
                "ports": [
                  "peripheral_aresetn",
                  "conv_0/aresetn",
                  "fp_0/aresetn",
                  "fir_0/aresetn",
                  "conv_1/aresetn",
                  "bcast_0/aresetn",
                  "rate_0/aresetn",
                  "rate_1/aresetn",
                  "cic_0/aresetn",
                  "cic_1/aresetn",
                  "comb_0/aresetn",
                  "lfsr_0/aresetn"
                ]
              },
              "slice_0_dout": {
                "ports": [
                  "slice_0/dout",
                  "fifo_0/aresetn"
                ]
              },
              "slice_1_dout": {
                "ports": [
                  "slice_1/dout",
                  "phase_0/cfg_data"
                ]
              },
              "slice_2_dout": {
                "ports": [
                  "slice_2/dout",
                  "rate_0/cfg_data",
                  "rate_1/cfg_data"
                ]
              }
            }
          },
          "concat_0": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "ip_revision": "6",
            "xci_name": "system_concat_0_0",
            "xci_path": "ip/system_concat_0_0/system_concat_0_0.xci",
            "inst_hier_path": "trx_0/concat_0",
            "parameters": {
              "IN0_WIDTH": {
                "value": "16"
              },
              "IN1_WIDTH": {
                "value": "16"
              },
              "NUM_PORTS": {
                "value": "2"
              }
            }
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "hub_0/s_axi",
              "s_axi"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "rx_0/S_AXIS_A",
              "S_AXIS_A"
            ]
          },
          "Conn3": {
            "interface_ports": [
              "tx_0/M_AXIS_DOUT",
              "M_AXIS_DOUT"
            ]
          },
          "Conn4": {
            "interface_ports": [
              "hub_0/m01_axis",
              "m01_axis"
            ]
          },
          "Conn5": {
            "interface_ports": [
              "hub_0/m02_axis",
              "m02_axis"
            ]
          },
          "hub_0_m00_axis": {
            "interface_ports": [
              "hub_0/m00_axis",
              "tx_0/s_axis"
            ]
          },
          "rx_0_m_axis": {
            "interface_ports": [
              "hub_0/s00_axis",
              "rx_0/m_axis"
            ]
          }
        },
        "nets": {
          "aclk_1": {
            "ports": [
              "aclk",
              "hub_0/aclk",
              "rx_0/clk_out1",
              "tx_0/clk_out1"
            ]
          },
          "aresetn_1": {
            "ports": [
              "aresetn",
              "hub_0/aresetn",
              "rx_0/peripheral_aresetn",
              "tx_0/peripheral_aresetn"
            ]
          },
          "cfg_slice_0_dout": {
            "ports": [
              "cfg_slice_0/dout",
              "rx_0/din1"
            ]
          },
          "cfg_slice_1_dout": {
            "ports": [
              "cfg_slice_1/dout",
              "tx_0/din1"
            ]
          },
          "concat_0_dout": {
            "ports": [
              "concat_0/dout",
              "hub_0/sts_data"
            ]
          },
          "hub_0_cfg_data": {
            "ports": [
              "hub_0/cfg_data",
              "rst_slice_0/din",
              "rst_slice_1/din",
              "cfg_slice_0/din",
              "cfg_slice_1/din"
            ]
          },
          "rst_slice_0_dout": {
            "ports": [
              "rst_slice_0/dout",
              "rx_0/din"
            ]
          },
          "rst_slice_1_dout": {
            "ports": [
              "rst_slice_1/dout",
              "tx_0/din"
            ]
          },
          "rx_0_read_count": {
            "ports": [
              "rx_0/read_count",
              "concat_0/In0"
            ]
          },
          "tx_0_write_count": {
            "ports": [
              "tx_0/write_count",
              "concat_0/In1"
            ]
          }
        }
      },
      "trx_1": {
        "interface_ports": {
          "s_axi": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXIS_A": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "M_AXIS_DOUT": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "aclk": {
            "type": "clk",
            "direction": "I"
          },
          "aresetn": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "hub_0": {
            "vlnv": "pavel-demin:user:axi_hub:1.0",
            "ip_revision": "1",
            "xci_name": "system_hub_0_1",
            "xci_path": "ip/system_hub_0_1/system_hub_0_1.xci",
            "inst_hier_path": "trx_1/hub_0",
            "parameters": {
              "CFG_DATA_WIDTH": {
                "value": "160"
              },
              "STS_DATA_WIDTH": {
                "value": "32"
              }
            },
            "interface_ports": {
              "s_axi": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "memory_map_ref": "s_axi"
              }
            }
          },
          "rst_slice_0": {
            "vlnv": "pavel-demin:user:port_slicer:1.0",
            "ip_revision": "1",
            "xci_name": "system_rst_slice_0_1",
            "xci_path": "ip/system_rst_slice_0_1/system_rst_slice_0_1.xci",
            "inst_hier_path": "trx_1/rst_slice_0",
            "parameters": {
              "DIN_FROM": {
                "value": "7"
              },
              "DIN_TO": {
                "value": "0"
              },
              "DIN_WIDTH": {
                "value": "160"
              }
            }
          },
          "rst_slice_1": {
            "vlnv": "pavel-demin:user:port_slicer:1.0",
            "ip_revision": "1",
            "xci_name": "system_rst_slice_1_1",
            "xci_path": "ip/system_rst_slice_1_1/system_rst_slice_1_1.xci",
            "inst_hier_path": "trx_1/rst_slice_1",
            "parameters": {
              "DIN_FROM": {
                "value": "15"
              },
              "DIN_TO": {
                "value": "8"
              },
              "DIN_WIDTH": {
                "value": "160"
              }
            }
          },
          "cfg_slice_0": {
            "vlnv": "pavel-demin:user:port_slicer:1.0",
            "ip_revision": "1",
            "xci_name": "system_cfg_slice_0_1",
            "xci_path": "ip/system_cfg_slice_0_1/system_cfg_slice_0_1.xci",
            "inst_hier_path": "trx_1/cfg_slice_0",
            "parameters": {
              "DIN_FROM": {
                "value": "95"
              },
              "DIN_TO": {
                "value": "32"
              },
              "DIN_WIDTH": {
                "value": "160"
              }
            }
          },
          "cfg_slice_1": {
            "vlnv": "pavel-demin:user:port_slicer:1.0",
            "ip_revision": "1",
            "xci_name": "system_cfg_slice_1_1",
            "xci_path": "ip/system_cfg_slice_1_1/system_cfg_slice_1_1.xci",
            "inst_hier_path": "trx_1/cfg_slice_1",
            "parameters": {
              "DIN_FROM": {
                "value": "159"
              },
              "DIN_TO": {
                "value": "96"
              },
              "DIN_WIDTH": {
                "value": "160"
              }
            }
          },
          "rx_0": {
            "interface_ports": {
              "m_axis": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS_A": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "clk_out1": {
                "type": "clk",
                "direction": "I"
              },
              "peripheral_aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "din": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "din1": {
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "read_count": {
                "direction": "O",
                "left": "15",
                "right": "0"
              }
            },
            "components": {
              "slice_0": {
                "vlnv": "pavel-demin:user:port_slicer:1.0",
                "ip_revision": "1",
                "xci_name": "system_slice_0_2",
                "xci_path": "ip/system_slice_0_2/system_slice_0_2.xci",
                "inst_hier_path": "trx_1/rx_0/slice_0",
                "parameters": {
                  "DIN_FROM": {
                    "value": "0"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DIN_WIDTH": {
                    "value": "8"
                  }
                }
              },
              "slice_1": {
                "vlnv": "pavel-demin:user:port_slicer:1.0",
                "ip_revision": "1",
                "xci_name": "system_slice_1_2",
                "xci_path": "ip/system_slice_1_2/system_slice_1_2.xci",
                "inst_hier_path": "trx_1/rx_0/slice_1",
                "parameters": {
                  "DIN_FROM": {
                    "value": "39"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DIN_WIDTH": {
                    "value": "64"
                  }
                }
              },
              "slice_2": {
                "vlnv": "pavel-demin:user:port_slicer:1.0",
                "ip_revision": "1",
                "xci_name": "system_slice_2_2",
                "xci_path": "ip/system_slice_2_2/system_slice_2_2.xci",
                "inst_hier_path": "trx_1/rx_0/slice_2",
                "parameters": {
                  "DIN_FROM": {
                    "value": "63"
                  },
                  "DIN_TO": {
                    "value": "48"
                  },
                  "DIN_WIDTH": {
                    "value": "64"
                  }
                }
              },
              "phase_0": {
                "vlnv": "pavel-demin:user:axis_constant:1.0",
                "ip_revision": "1",
                "xci_name": "system_phase_0_2",
                "xci_path": "ip/system_phase_0_2/system_phase_0_2.xci",
                "inst_hier_path": "trx_1/rx_0/phase_0",
                "parameters": {
                  "AXIS_TDATA_WIDTH": {
                    "value": "40"
                  }
                }
              },
              "dds_0": {
                "vlnv": "xilinx.com:ip:dds_compiler:6.0",
                "ip_revision": "26",
                "xci_name": "system_dds_0_2",
                "xci_path": "ip/system_dds_0_2/system_dds_0_2.xci",
                "inst_hier_path": "trx_1/rx_0/dds_0",
                "parameters": {
                  "DDS_Clock_Rate": {
                    "value": "122.88"
                  },
                  "DSP48_Use": {
                    "value": "Minimal"
                  },
                  "Frequency_Resolution": {
                    "value": "0.2"
                  },
                  "Has_Phase_Out": {
                    "value": "false"
                  },
                  "Negative_Sine": {
                    "value": "true"
                  },
                  "Output_Width": {
                    "value": "24"
                  },
                  "Phase_Increment": {
                    "value": "Streaming"
                  },
                  "Phase_Width": {
                    "value": "30"
                  },
                  "Resync": {
                    "value": "true"
                  },
                  "Spurious_Free_Dynamic_Range": {
                    "value": "138"
                  }
                }
              },
              "lfsr_0": {
                "vlnv": "pavel-demin:user:axis_lfsr:1.0",
                "ip_revision": "1",
                "xci_name": "system_lfsr_0_2",
                "xci_path": "ip/system_lfsr_0_2/system_lfsr_0_2.xci",
                "inst_hier_path": "trx_1/rx_0/lfsr_0"
              },
              "mult_0": {
                "vlnv": "xilinx.com:ip:cmpy:6.0",
                "ip_revision": "25",
                "xci_name": "system_mult_0_2",
                "xci_path": "ip/system_mult_0_2/system_mult_0_2.xci",
                "inst_hier_path": "trx_1/rx_0/mult_0",
                "parameters": {
                  "APortWidth": {
                    "value": "14"
                  },
                  "BPortWidth": {
                    "value": "24"
                  },
                  "OutputWidth": {
                    "value": "26"
                  },
                  "RoundMode": {
                    "value": "Random_Rounding"
                  }
                }
              },
              "bcast_0": {
                "vlnv": "xilinx.com:ip:axis_broadcaster:1.1",
                "ip_revision": "32",
                "xci_name": "system_bcast_0_3",
                "xci_path": "ip/system_bcast_0_3/system_bcast_0_3.xci",
                "inst_hier_path": "trx_1/rx_0/bcast_0",
                "parameters": {
                  "HAS_TKEEP": {
                    "value": "0"
                  },
                  "HAS_TLAST": {
                    "value": "0"
                  },
                  "HAS_TREADY": {
                    "value": "0"
                  },
                  "HAS_TSTRB": {
                    "value": "0"
                  },
                  "M00_TDATA_REMAP": {
                    "value": "tdata[23:0]"
                  },
                  "M01_TDATA_REMAP": {
                    "value": "tdata[55:32]"
                  },
                  "M_TDATA_NUM_BYTES": {
                    "value": "3"
                  },
                  "M_TUSER_WIDTH": {
                    "value": "0"
                  },
                  "S_TDATA_NUM_BYTES": {
                    "value": "8"
                  },
                  "S_TUSER_WIDTH": {
                    "value": "0"
                  },
                  "TDEST_WIDTH": {
                    "value": "0"
                  },
                  "TID_WIDTH": {
                    "value": "0"
                  }
                },
                "interface_ports": {
                  "S_AXIS": {
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXIS",
                      "M01_AXIS"
                    ]
                  }
                }
              },
              "rate_0": {
                "vlnv": "pavel-demin:user:axis_variable:1.0",
                "ip_revision": "1",
                "xci_name": "system_rate_0_2",
                "xci_path": "ip/system_rate_0_2/system_rate_0_2.xci",
                "inst_hier_path": "trx_1/rx_0/rate_0",
                "parameters": {
                  "AXIS_TDATA_WIDTH": {
                    "value": "16"
                  }
                }
              },
              "rate_1": {
                "vlnv": "pavel-demin:user:axis_variable:1.0",
                "ip_revision": "1",
                "xci_name": "system_rate_1_2",
                "xci_path": "ip/system_rate_1_2/system_rate_1_2.xci",
                "inst_hier_path": "trx_1/rx_0/rate_1",
                "parameters": {
                  "AXIS_TDATA_WIDTH": {
                    "value": "16"
                  }
                }
              },
              "cic_0": {
                "vlnv": "xilinx.com:ip:cic_compiler:4.0",
                "ip_revision": "20",
                "xci_name": "system_cic_0_2",
                "xci_path": "ip/system_cic_0_2/system_cic_0_2.xci",
                "inst_hier_path": "trx_1/rx_0/cic_0",
                "parameters": {
                  "Clock_Frequency": {
                    "value": "122.88"
                  },
                  "Filter_Type": {
                    "value": "Decimation"
                  },
                  "Fixed_Or_Initial_Rate": {
                    "value": "640"
                  },
                  "HAS_ARESETN": {
                    "value": "true"
                  },
                  "Input_Data_Width": {
                    "value": "24"
                  },
                  "Input_Sample_Frequency": {
                    "value": "122.88"
                  },
                  "Maximum_Rate": {
                    "value": "8192"
                  },
                  "Minimum_Rate": {
                    "value": "40"
                  },
                  "Number_Of_Stages": {
                    "value": "6"
                  },
                  "Output_Data_Width": {
                    "value": "32"
                  },
                  "Quantization": {
                    "value": "Truncation"
                  },
                  "Sample_Rate_Changes": {
                    "value": "Programmable"
                  },
                  "Use_Xtreme_DSP_Slice": {
                    "value": "false"
                  }
                }
              },
              "cic_1": {
                "vlnv": "xilinx.com:ip:cic_compiler:4.0",
                "ip_revision": "20",
                "xci_name": "system_cic_1_2",
                "xci_path": "ip/system_cic_1_2/system_cic_1_2.xci",
                "inst_hier_path": "trx_1/rx_0/cic_1",
                "parameters": {
                  "Clock_Frequency": {
                    "value": "122.88"
                  },
                  "Filter_Type": {
                    "value": "Decimation"
                  },
                  "Fixed_Or_Initial_Rate": {
                    "value": "640"
                  },
                  "HAS_ARESETN": {
                    "value": "true"
                  },
                  "Input_Data_Width": {
                    "value": "24"
                  },
                  "Input_Sample_Frequency": {
                    "value": "122.88"
                  },
                  "Maximum_Rate": {
                    "value": "8192"
                  },
                  "Minimum_Rate": {
                    "value": "40"
                  },
                  "Number_Of_Stages": {
                    "value": "6"
                  },
                  "Output_Data_Width": {
                    "value": "32"
                  },
                  "Quantization": {
                    "value": "Truncation"
                  },
                  "Sample_Rate_Changes": {
                    "value": "Programmable"
                  },
                  "Use_Xtreme_DSP_Slice": {
                    "value": "false"
                  }
                }
              },
              "comb_0": {
                "vlnv": "xilinx.com:ip:axis_combiner:1.1",
                "ip_revision": "31",
                "xci_name": "system_comb_0_3",
                "xci_path": "ip/system_comb_0_3/system_comb_0_3.xci",
                "inst_hier_path": "trx_1/rx_0/comb_0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "4"
                  }
                },
                "interface_ports": {
                  "S00_AXIS": {
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXIS"
                    ]
                  },
                  "S01_AXIS": {
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXIS"
                    ]
                  }
                }
              },
              "conv_0": {
                "vlnv": "xilinx.com:ip:axis_dwidth_converter:1.1",
                "ip_revision": "32",
                "xci_name": "system_conv_0_2",
                "xci_path": "ip/system_conv_0_2/system_conv_0_2.xci",
                "inst_hier_path": "trx_1/rx_0/conv_0",
                "parameters": {
                  "M_TDATA_NUM_BYTES": {
                    "value": "4"
                  },
                  "S_TDATA_NUM_BYTES": {
                    "value": "8"
                  }
                },
                "interface_ports": {
                  "S_AXIS": {
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXIS"
                    ]
                  }
                }
              },
              "fir_0": {
                "vlnv": "xilinx.com:ip:fir_compiler:7.2",
                "ip_revision": "23",
                "xci_name": "system_fir_0_2",
                "xci_path": "ip/system_fir_0_2/system_fir_0_2.xci",
                "inst_hier_path": "trx_1/rx_0/fir_0",
                "parameters": {
                  "BestPrecision": {
                    "value": "true"
                  },
                  "Clock_Frequency": {
                    "value": "122.88"
                  },
                  "CoefficientVector": {
                    "value": [
                      "-1.6474608535e-08, -4.7302195930e-08, -7.8619468076e-10, 3.0921189871e-08, 1.8608837232e-08, 3.2734022251e-08, -6.2813438189e-09, -1.5221363991e-07, -8.3032953559e-08, 3.1439829734e-07,",
                      "3.0552900504e-07, -4.7396324870e-07, -7.1323740619e-07, 5.4707476786e-07, 1.3341171590e-06, -4.1393271599e-07, -2.1496782582e-06, -6.7769353338e-08, 3.0742601185e-06, 1.0366765715e-06,",
                      "-3.9428070248e-06, -2.5909585490e-06, 4.5135845246e-06, 4.7460225319e-06, -4.4910558070e-06, -7.3953978786e-06, 3.5707408445e-06, 1.0285546038e-05, -1.5032224453e-06, -1.3015815434e-05,",
                      "-1.8313444384e-06, 1.5072320650e-05, 6.3521132941e-06, -1.5899576427e-05, -1.1727813184e-05, 1.5005323291e-05, 1.7365093303e-05, -1.2089910213e-05, -2.2458022005e-05, 7.1673633916e-06,",
                      "2.6093058018e-05, -6.6389116544e-07, -2.7418691729e-05, -6.5473442360e-06, 2.5854600003e-05, 1.3198330110e-05, -2.1309361735e-05, -1.7782206252e-05, 1.4361810624e-05, 1.8811515648e-05,",
                      "-6.3566406461e-06, -1.5155979368e-05, -6.3247080943e-07, 6.4130448230e-06, 4.0040582068e-06, 6.7546397959e-06, -1.0026074055e-06, -2.2393312940e-05, -1.0760842920e-05, 3.7217184434e-05,",
                      "3.2690283793e-05, -4.6839875203e-05, -6.4629245773e-05, 4.6239001154e-05, 1.0436232686e-04, -3.0525157948e-05, -1.4740012610e-04, -4.1219698477e-06, 1.8711256488e-04, 5.9452347683e-05,",
                      "-2.1528991520e-04, -1.3425249804e-04, 2.2313567651e-04, 2.2375017156e-04, -2.0262013024e-04, -3.1950057315e-04, 1.4803738125e-04, 4.0989148374e-04, -5.7537086900e-05, -4.8132818219e-04,",
                      "-6.5649818729e-05, 5.2004965910e-04, 2.1257912313e-04, -5.1442095551e-04, -3.6885882761e-04, 4.5729416912e-04, 5.1576895071e-04, -3.4835026230e-04, -6.3263165645e-04, 1.9558527632e-04,",
                      "6.9991497630e-04, -1.5808526144e-05, -7.0293422773e-04, -1.6629328762e-04, 6.3560456533e-04, 3.2068673279e-04, -5.0363032844e-04, -4.1607263761e-04, 3.2646656336e-04, 4.2520826054e-04,",
                      "-1.3744582074e-04, -3.3090412765e-04, -1.8384678041e-05, 1.3189799213e-04, 8.8910161182e-05, 1.5233898500e-04, -2.1947620222e-05, -4.7890099404e-04, -2.2611987722e-04, 7.8125561143e-04,",
                      "6.8011510442e-04, -9.7341268920e-04, -1.3369440637e-03, 9.5707198274e-04, 2.1574180007e-03, -6.3274475096e-04, -3.0612079709e-03, -8.6312096489e-05, 3.9259517547e-03, 1.2584739205e-03,",
                      "-4.5913883984e-03, -2.8979884036e-03, 4.8688805659e-03, 4.9608225128e-03, -4.5560763256e-03, -7.3338396684e-03, 3.4557999231e-03, 9.8287225977e-03, -1.3976559014e-03, -1.2181437284e-02,",
                      "-1.7396234513e-03, 1.4056850557e-02, 6.0061144608e-03, -1.5059808596e-02, -1.1365595088e-02, 1.4742813384e-02, 1.7680205017e-02, -1.2613964567e-02, -2.4703438754e-02, 8.1283099644e-03,",
                      "3.2073997143e-02, -6.4577008839e-04, -3.9302054798e-02, -1.0686996220e-02, 4.5719765638e-02, 2.7237877738e-02, -5.0304069016e-02, -5.1693673194e-02, 5.1004633533e-02, 9.0534093654e-02,",
                      "-4.1604028747e-02, -1.6368908068e-01, -1.0763878172e-02, 3.5633171189e-01, 5.5470627800e-01, 3.5633171189e-01, -1.0763878172e-02, -1.6368908068e-01, -4.1604028747e-02, 9.0534093654e-02,",
                      "5.1004633533e-02, -5.1693673194e-02, -5.0304069016e-02, 2.7237877738e-02, 4.5719765638e-02, -1.0686996220e-02, -3.9302054798e-02, -6.4577008839e-04, 3.2073997143e-02, 8.1283099644e-03,",
                      "-2.4703438754e-02, -1.2613964567e-02, 1.7680205017e-02, 1.4742813384e-02, -1.1365595088e-02, -1.5059808596e-02, 6.0061144608e-03, 1.4056850557e-02, -1.7396234513e-03, -1.2181437284e-02,",
                      "-1.3976559014e-03, 9.8287225977e-03, 3.4557999231e-03, -7.3338396684e-03, -4.5560763256e-03, 4.9608225128e-03, 4.8688805659e-03, -2.8979884036e-03, -4.5913883984e-03, 1.2584739205e-03,",
                      "3.9259517547e-03, -8.6312096489e-05, -3.0612079709e-03, -6.3274475096e-04, 2.1574180007e-03, 9.5707198274e-04, -1.3369440637e-03, -9.7341268920e-04, 6.8011510442e-04, 7.8125561143e-04,",
                      "-2.2611987722e-04, -4.7890099404e-04, -2.1947620222e-05, 1.5233898500e-04, 8.8910161182e-05, 1.3189799213e-04, -1.8384678041e-05, -3.3090412765e-04, -1.3744582074e-04, 4.2520826054e-04,",
                      "3.2646656336e-04, -4.1607263761e-04, -5.0363032844e-04, 3.2068673279e-04, 6.3560456533e-04, -1.6629328762e-04, -7.0293422773e-04, -1.5808526144e-05, 6.9991497630e-04, 1.9558527632e-04,",
                      "-6.3263165645e-04, -3.4835026230e-04, 5.1576895071e-04, 4.5729416912e-04, -3.6885882761e-04, -5.1442095551e-04, 2.1257912313e-04, 5.2004965910e-04, -6.5649818729e-05, -4.8132818219e-04,",
                      "-5.7537086900e-05, 4.0989148374e-04, 1.4803738125e-04, -3.1950057315e-04, -2.0262013024e-04, 2.2375017156e-04, 2.2313567651e-04, -1.3425249804e-04, -2.1528991520e-04, 5.9452347683e-05,",
                      "1.8711256488e-04, -4.1219698477e-06, -1.4740012610e-04, -3.0525157948e-05, 1.0436232686e-04, 4.6239001154e-05, -6.4629245773e-05, -4.6839875203e-05, 3.2690283793e-05, 3.7217184434e-05,",
                      "-1.0760842920e-05, -2.2393312940e-05, -1.0026074055e-06, 6.7546397959e-06, 4.0040582068e-06, 6.4130448230e-06, -6.3247080943e-07, -1.5155979368e-05, -6.3566406461e-06, 1.8811515648e-05,",
                      "1.4361810624e-05, -1.7782206252e-05, -2.1309361735e-05, 1.3198330110e-05, 2.5854600003e-05, -6.5473442360e-06, -2.7418691729e-05, -6.6389116544e-07, 2.6093058018e-05, 7.1673633916e-06,",
                      "-2.2458022005e-05, -1.2089910213e-05, 1.7365093303e-05, 1.5005323291e-05, -1.1727813184e-05, -1.5899576427e-05, 6.3521132941e-06, 1.5072320650e-05, -1.8313444384e-06, -1.3015815434e-05,",
                      "-1.5032224453e-06, 1.0285546038e-05, 3.5707408445e-06, -7.3953978786e-06, -4.4910558070e-06, 4.7460225319e-06, 4.5135845246e-06, -2.5909585490e-06, -3.9428070248e-06, 1.0366765715e-06,",
                      "3.0742601185e-06, -6.7769353338e-08, -2.1496782582e-06, -4.1393271599e-07, 1.3341171590e-06, 5.4707476786e-07, -7.1323740619e-07, -4.7396324870e-07, 3.0552900504e-07, 3.1439829734e-07,",
                      "-8.3032953559e-08, -1.5221363991e-07, -6.2813438189e-09, 3.2734022251e-08, 1.8608837232e-08, 3.0921189871e-08, -7.8619468076e-10, -4.7302195930e-08, -1.6474608535e-08"
                    ]
                  },
                  "Coefficient_Width": {
                    "value": "24"
                  },
                  "Data_Width": {
                    "value": "32"
                  },
                  "Decimation_Rate": {
                    "value": "2"
                  },
                  "Filter_Type": {
                    "value": "Decimation"
                  },
                  "Has_ARESETn": {
                    "value": "true"
                  },
                  "Number_Channels": {
                    "value": "2"
                  },
                  "Number_Paths": {
                    "value": "1"
                  },
                  "Output_Rounding_Mode": {
                    "value": "Convergent_Rounding_to_Even"
                  },
                  "Output_Width": {
                    "value": "25"
                  },
                  "Quantization": {
                    "value": "Quantize_Only"
                  },
                  "Sample_Frequency": {
                    "value": "3.072"
                  }
                }
              },
              "subset_0": {
                "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                "ip_revision": "33",
                "xci_name": "system_subset_0_1",
                "xci_path": "ip/system_subset_0_1/system_subset_0_1.xci",
                "inst_hier_path": "trx_1/rx_0/subset_0",
                "parameters": {
                  "M_HAS_TKEEP": {
                    "value": "0"
                  },
                  "M_HAS_TLAST": {
                    "value": "0"
                  },
                  "M_HAS_TREADY": {
                    "value": "0"
                  },
                  "M_HAS_TSTRB": {
                    "value": "0"
                  },
                  "M_TDATA_NUM_BYTES": {
                    "value": "3"
                  },
                  "M_TDEST_WIDTH": {
                    "value": "0"
                  },
                  "M_TID_WIDTH": {
                    "value": "0"
                  },
                  "M_TUSER_WIDTH": {
                    "value": "0"
                  },
                  "S_HAS_TKEEP": {
                    "value": "0"
                  },
                  "S_HAS_TLAST": {
                    "value": "0"
                  },
                  "S_HAS_TREADY": {
                    "value": "0"
                  },
                  "S_HAS_TSTRB": {
                    "value": "0"
                  },
                  "S_TDATA_NUM_BYTES": {
                    "value": "4"
                  },
                  "S_TDEST_WIDTH": {
                    "value": "0"
                  },
                  "S_TID_WIDTH": {
                    "value": "0"
                  },
                  "S_TUSER_WIDTH": {
                    "value": "0"
                  },
                  "TDATA_REMAP": {
                    "value": "tdata[23:0]"
                  }
                },
                "interface_ports": {
                  "S_AXIS": {
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXIS"
                    ]
                  }
                }
              },
              "fp_0": {
                "vlnv": "xilinx.com:ip:floating_point:7.1",
                "ip_revision": "19",
                "xci_name": "system_fp_0_2",
                "xci_path": "ip/system_fp_0_2/system_fp_0_2.xci",
                "inst_hier_path": "trx_1/rx_0/fp_0",
                "parameters": {
                  "A_Precision_Type": {
                    "value": "Custom"
                  },
                  "C_A_Exponent_Width": {
                    "value": "2"
                  },
                  "C_A_Fraction_Width": {
                    "value": "22"
                  },
                  "Has_ARESETn": {
                    "value": "true"
                  },
                  "Operation_Type": {
                    "value": "Fixed_to_float"
                  },
                  "Result_Precision_Type": {
                    "value": "Single"
                  }
                }
              },
              "conv_1": {
                "vlnv": "xilinx.com:ip:axis_dwidth_converter:1.1",
                "ip_revision": "32",
                "xci_name": "system_conv_1_2",
                "xci_path": "ip/system_conv_1_2/system_conv_1_2.xci",
                "inst_hier_path": "trx_1/rx_0/conv_1",
                "parameters": {
                  "M_TDATA_NUM_BYTES": {
                    "value": "8"
                  },
                  "S_TDATA_NUM_BYTES": {
                    "value": "4"
                  }
                },
                "interface_ports": {
                  "S_AXIS": {
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXIS"
                    ]
                  }
                }
              },
              "fifo_0": {
                "vlnv": "pavel-demin:user:axis_fifo:1.0",
                "ip_revision": "1",
                "xci_name": "system_fifo_0_2",
                "xci_path": "ip/system_fifo_0_2/system_fifo_0_2.xci",
                "inst_hier_path": "trx_1/rx_0/fifo_0",
                "parameters": {
                  "ALWAYS_READY": {
                    "value": "TRUE"
                  },
                  "M_AXIS_TDATA_WIDTH": {
                    "value": "32"
                  },
                  "S_AXIS_TDATA_WIDTH": {
                    "value": "64"
                  },
                  "WRITE_DEPTH": {
                    "value": "4096"
                  }
                }
              }
            },
            "interface_nets": {
              "Conn1": {
                "interface_ports": [
                  "fifo_0/m_axis",
                  "m_axis"
                ]
              },
              "Conn2": {
                "interface_ports": [
                  "mult_0/S_AXIS_A",
                  "S_AXIS_A"
                ]
              },
              "bcast_0_M00_AXIS": {
                "interface_ports": [
                  "cic_0/S_AXIS_DATA",
                  "bcast_0/M00_AXIS"
                ]
              },
              "bcast_0_M01_AXIS": {
                "interface_ports": [
                  "cic_1/S_AXIS_DATA",
                  "bcast_0/M01_AXIS"
                ]
              },
              "cic_0_M_AXIS_DATA": {
                "interface_ports": [
                  "comb_0/S00_AXIS",
                  "cic_0/M_AXIS_DATA"
                ]
              },
              "cic_1_M_AXIS_DATA": {
                "interface_ports": [
                  "comb_0/S01_AXIS",
                  "cic_1/M_AXIS_DATA"
                ]
              },
              "comb_0_M_AXIS": {
                "interface_ports": [
                  "conv_0/S_AXIS",
                  "comb_0/M_AXIS"
                ]
              },
              "conv_0_M_AXIS": {
                "interface_ports": [
                  "fir_0/S_AXIS_DATA",
                  "conv_0/M_AXIS"
                ]
              },
              "conv_1_M_AXIS": {
                "interface_ports": [
                  "fifo_0/s_axis",
                  "conv_1/M_AXIS"
                ]
              },
              "dds_0_M_AXIS_DATA": {
                "interface_ports": [
                  "mult_0/S_AXIS_B",
                  "dds_0/M_AXIS_DATA"
                ]
              },
              "fir_0_M_AXIS_DATA": {
                "interface_ports": [
                  "subset_0/S_AXIS",
                  "fir_0/M_AXIS_DATA"
                ]
              },
              "fp_0_M_AXIS_RESULT": {
                "interface_ports": [
                  "conv_1/S_AXIS",
                  "fp_0/M_AXIS_RESULT"
                ]
              },
              "lfsr_0_m_axis": {
                "interface_ports": [
                  "mult_0/S_AXIS_CTRL",
                  "lfsr_0/m_axis"
                ]
              },
              "mult_0_M_AXIS_DOUT": {
                "interface_ports": [
                  "bcast_0/S_AXIS",
                  "mult_0/M_AXIS_DOUT"
                ]
              },
              "phase_0_m_axis": {
                "interface_ports": [
                  "dds_0/S_AXIS_PHASE",
                  "phase_0/m_axis"
                ]
              },
              "rate_0_m_axis": {
                "interface_ports": [
                  "cic_0/S_AXIS_CONFIG",
                  "rate_0/m_axis"
                ]
              },
              "rate_1_m_axis": {
                "interface_ports": [
                  "cic_1/S_AXIS_CONFIG",
                  "rate_1/m_axis"
                ]
              },
              "subset_0_M_AXIS": {
                "interface_ports": [
                  "fp_0/S_AXIS_A",
                  "subset_0/M_AXIS"
                ]
              }
            },
            "nets": {
              "clk_out1_1": {
                "ports": [
                  "clk_out1",
                  "phase_0/aclk",
                  "dds_0/aclk",
                  "lfsr_0/aclk",
                  "mult_0/aclk",
                  "bcast_0/aclk",
                  "rate_0/aclk",
                  "rate_1/aclk",
                  "cic_0/aclk",
                  "cic_1/aclk",
                  "comb_0/aclk",
                  "conv_0/aclk",
                  "fir_0/aclk",
                  "subset_0/aclk",
                  "fp_0/aclk",
                  "conv_1/aclk",
                  "fifo_0/aclk"
                ]
              },
              "din1_1": {
                "ports": [
                  "din1",
                  "slice_1/din",
                  "slice_2/din"
                ]
              },
              "din_1": {
                "ports": [
                  "din",
                  "slice_0/din"
                ]
              },
              "fifo_0_read_count": {
                "ports": [
                  "fifo_0/read_count",
                  "read_count"
                ]
              },
              "peripheral_aresetn_1": {
                "ports": [
                  "peripheral_aresetn",
                  "lfsr_0/aresetn",
                  "bcast_0/aresetn",
                  "rate_0/aresetn",
                  "rate_1/aresetn",
                  "cic_0/aresetn",
                  "cic_1/aresetn",
                  "comb_0/aresetn",
                  "conv_0/aresetn",
                  "fir_0/aresetn",
                  "subset_0/aresetn",
                  "fp_0/aresetn",
                  "conv_1/aresetn"
                ]
              },
              "slice_0_dout": {
                "ports": [
                  "slice_0/dout",
                  "fifo_0/aresetn"
                ]
              },
              "slice_1_dout": {
                "ports": [
                  "slice_1/dout",
                  "phase_0/cfg_data"
                ]
              },
              "slice_2_dout": {
                "ports": [
                  "slice_2/dout",
                  "rate_0/cfg_data",
                  "rate_1/cfg_data"
                ]
              }
            }
          },
          "tx_0": {
            "interface_ports": {
              "s_axis": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "M_AXIS_DOUT": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "clk_out1": {
                "type": "clk",
                "direction": "I"
              },
              "peripheral_aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "din": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "din1": {
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "write_count": {
                "direction": "O",
                "left": "15",
                "right": "0"
              }
            },
            "components": {
              "slice_0": {
                "vlnv": "pavel-demin:user:port_slicer:1.0",
                "ip_revision": "1",
                "xci_name": "system_slice_0_3",
                "xci_path": "ip/system_slice_0_3/system_slice_0_3.xci",
                "inst_hier_path": "trx_1/tx_0/slice_0",
                "parameters": {
                  "DIN_FROM": {
                    "value": "0"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DIN_WIDTH": {
                    "value": "8"
                  }
                }
              },
              "slice_1": {
                "vlnv": "pavel-demin:user:port_slicer:1.0",
                "ip_revision": "1",
                "xci_name": "system_slice_1_3",
                "xci_path": "ip/system_slice_1_3/system_slice_1_3.xci",
                "inst_hier_path": "trx_1/tx_0/slice_1",
                "parameters": {
                  "DIN_FROM": {
                    "value": "39"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DIN_WIDTH": {
                    "value": "64"
                  }
                }
              },
              "slice_2": {
                "vlnv": "pavel-demin:user:port_slicer:1.0",
                "ip_revision": "1",
                "xci_name": "system_slice_2_3",
                "xci_path": "ip/system_slice_2_3/system_slice_2_3.xci",
                "inst_hier_path": "trx_1/tx_0/slice_2",
                "parameters": {
                  "DIN_FROM": {
                    "value": "63"
                  },
                  "DIN_TO": {
                    "value": "48"
                  },
                  "DIN_WIDTH": {
                    "value": "64"
                  }
                }
              },
              "fifo_0": {
                "vlnv": "pavel-demin:user:axis_fifo:1.0",
                "ip_revision": "1",
                "xci_name": "system_fifo_0_3",
                "xci_path": "ip/system_fifo_0_3/system_fifo_0_3.xci",
                "inst_hier_path": "trx_1/tx_0/fifo_0",
                "parameters": {
                  "ALWAYS_VALID": {
                    "value": "TRUE"
                  },
                  "M_AXIS_TDATA_WIDTH": {
                    "value": "64"
                  },
                  "S_AXIS_TDATA_WIDTH": {
                    "value": "32"
                  },
                  "WRITE_DEPTH": {
                    "value": "8192"
                  }
                }
              },
              "conv_0": {
                "vlnv": "xilinx.com:ip:axis_dwidth_converter:1.1",
                "ip_revision": "32",
                "xci_name": "system_conv_0_3",
                "xci_path": "ip/system_conv_0_3/system_conv_0_3.xci",
                "inst_hier_path": "trx_1/tx_0/conv_0",
                "parameters": {
                  "M_TDATA_NUM_BYTES": {
                    "value": "4"
                  },
                  "S_TDATA_NUM_BYTES": {
                    "value": "8"
                  }
                },
                "interface_ports": {
                  "S_AXIS": {
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXIS"
                    ]
                  }
                }
              },
              "fp_0": {
                "vlnv": "xilinx.com:ip:floating_point:7.1",
                "ip_revision": "19",
                "xci_name": "system_fp_0_3",
                "xci_path": "ip/system_fp_0_3/system_fp_0_3.xci",
                "inst_hier_path": "trx_1/tx_0/fp_0",
                "parameters": {
                  "C_Result_Exponent_Width": {
                    "value": "2"
                  },
                  "C_Result_Fraction_Width": {
                    "value": "22"
                  },
                  "Has_ARESETn": {
                    "value": "true"
                  },
                  "Operation_Type": {
                    "value": "Float_to_fixed"
                  },
                  "Result_Precision_Type": {
                    "value": "Custom"
                  }
                }
              },
              "fir_0": {
                "vlnv": "xilinx.com:ip:fir_compiler:7.2",
                "ip_revision": "23",
                "xci_name": "system_fir_0_3",
                "xci_path": "ip/system_fir_0_3/system_fir_0_3.xci",
                "inst_hier_path": "trx_1/tx_0/fir_0",
                "parameters": {
                  "BestPrecision": {
                    "value": "true"
                  },
                  "Clock_Frequency": {
                    "value": "122.88"
                  },
                  "CoefficientVector": {
                    "value": [
                      "-1.6474608535e-08, -4.7302195930e-08, -7.8619468076e-10, 3.0921189871e-08, 1.8608837232e-08, 3.2734022251e-08, -6.2813438189e-09, -1.5221363991e-07, -8.3032953559e-08, 3.1439829734e-07,",
                      "3.0552900504e-07, -4.7396324870e-07, -7.1323740619e-07, 5.4707476786e-07, 1.3341171590e-06, -4.1393271599e-07, -2.1496782582e-06, -6.7769353338e-08, 3.0742601185e-06, 1.0366765715e-06,",
                      "-3.9428070248e-06, -2.5909585490e-06, 4.5135845246e-06, 4.7460225319e-06, -4.4910558070e-06, -7.3953978786e-06, 3.5707408445e-06, 1.0285546038e-05, -1.5032224453e-06, -1.3015815434e-05,",
                      "-1.8313444384e-06, 1.5072320650e-05, 6.3521132941e-06, -1.5899576427e-05, -1.1727813184e-05, 1.5005323291e-05, 1.7365093303e-05, -1.2089910213e-05, -2.2458022005e-05, 7.1673633916e-06,",
                      "2.6093058018e-05, -6.6389116544e-07, -2.7418691729e-05, -6.5473442360e-06, 2.5854600003e-05, 1.3198330110e-05, -2.1309361735e-05, -1.7782206252e-05, 1.4361810624e-05, 1.8811515648e-05,",
                      "-6.3566406461e-06, -1.5155979368e-05, -6.3247080943e-07, 6.4130448230e-06, 4.0040582068e-06, 6.7546397959e-06, -1.0026074055e-06, -2.2393312940e-05, -1.0760842920e-05, 3.7217184434e-05,",
                      "3.2690283793e-05, -4.6839875203e-05, -6.4629245773e-05, 4.6239001154e-05, 1.0436232686e-04, -3.0525157948e-05, -1.4740012610e-04, -4.1219698477e-06, 1.8711256488e-04, 5.9452347683e-05,",
                      "-2.1528991520e-04, -1.3425249804e-04, 2.2313567651e-04, 2.2375017156e-04, -2.0262013024e-04, -3.1950057315e-04, 1.4803738125e-04, 4.0989148374e-04, -5.7537086900e-05, -4.8132818219e-04,",
                      "-6.5649818729e-05, 5.2004965910e-04, 2.1257912313e-04, -5.1442095551e-04, -3.6885882761e-04, 4.5729416912e-04, 5.1576895071e-04, -3.4835026230e-04, -6.3263165645e-04, 1.9558527632e-04,",
                      "6.9991497630e-04, -1.5808526144e-05, -7.0293422773e-04, -1.6629328762e-04, 6.3560456533e-04, 3.2068673279e-04, -5.0363032844e-04, -4.1607263761e-04, 3.2646656336e-04, 4.2520826054e-04,",
                      "-1.3744582074e-04, -3.3090412765e-04, -1.8384678041e-05, 1.3189799213e-04, 8.8910161182e-05, 1.5233898500e-04, -2.1947620222e-05, -4.7890099404e-04, -2.2611987722e-04, 7.8125561143e-04,",
                      "6.8011510442e-04, -9.7341268920e-04, -1.3369440637e-03, 9.5707198274e-04, 2.1574180007e-03, -6.3274475096e-04, -3.0612079709e-03, -8.6312096489e-05, 3.9259517547e-03, 1.2584739205e-03,",
                      "-4.5913883984e-03, -2.8979884036e-03, 4.8688805659e-03, 4.9608225128e-03, -4.5560763256e-03, -7.3338396684e-03, 3.4557999231e-03, 9.8287225977e-03, -1.3976559014e-03, -1.2181437284e-02,",
                      "-1.7396234513e-03, 1.4056850557e-02, 6.0061144608e-03, -1.5059808596e-02, -1.1365595088e-02, 1.4742813384e-02, 1.7680205017e-02, -1.2613964567e-02, -2.4703438754e-02, 8.1283099644e-03,",
                      "3.2073997143e-02, -6.4577008839e-04, -3.9302054798e-02, -1.0686996220e-02, 4.5719765638e-02, 2.7237877738e-02, -5.0304069016e-02, -5.1693673194e-02, 5.1004633533e-02, 9.0534093654e-02,",
                      "-4.1604028747e-02, -1.6368908068e-01, -1.0763878172e-02, 3.5633171189e-01, 5.5470627800e-01, 3.5633171189e-01, -1.0763878172e-02, -1.6368908068e-01, -4.1604028747e-02, 9.0534093654e-02,",
                      "5.1004633533e-02, -5.1693673194e-02, -5.0304069016e-02, 2.7237877738e-02, 4.5719765638e-02, -1.0686996220e-02, -3.9302054798e-02, -6.4577008839e-04, 3.2073997143e-02, 8.1283099644e-03,",
                      "-2.4703438754e-02, -1.2613964567e-02, 1.7680205017e-02, 1.4742813384e-02, -1.1365595088e-02, -1.5059808596e-02, 6.0061144608e-03, 1.4056850557e-02, -1.7396234513e-03, -1.2181437284e-02,",
                      "-1.3976559014e-03, 9.8287225977e-03, 3.4557999231e-03, -7.3338396684e-03, -4.5560763256e-03, 4.9608225128e-03, 4.8688805659e-03, -2.8979884036e-03, -4.5913883984e-03, 1.2584739205e-03,",
                      "3.9259517547e-03, -8.6312096489e-05, -3.0612079709e-03, -6.3274475096e-04, 2.1574180007e-03, 9.5707198274e-04, -1.3369440637e-03, -9.7341268920e-04, 6.8011510442e-04, 7.8125561143e-04,",
                      "-2.2611987722e-04, -4.7890099404e-04, -2.1947620222e-05, 1.5233898500e-04, 8.8910161182e-05, 1.3189799213e-04, -1.8384678041e-05, -3.3090412765e-04, -1.3744582074e-04, 4.2520826054e-04,",
                      "3.2646656336e-04, -4.1607263761e-04, -5.0363032844e-04, 3.2068673279e-04, 6.3560456533e-04, -1.6629328762e-04, -7.0293422773e-04, -1.5808526144e-05, 6.9991497630e-04, 1.9558527632e-04,",
                      "-6.3263165645e-04, -3.4835026230e-04, 5.1576895071e-04, 4.5729416912e-04, -3.6885882761e-04, -5.1442095551e-04, 2.1257912313e-04, 5.2004965910e-04, -6.5649818729e-05, -4.8132818219e-04,",
                      "-5.7537086900e-05, 4.0989148374e-04, 1.4803738125e-04, -3.1950057315e-04, -2.0262013024e-04, 2.2375017156e-04, 2.2313567651e-04, -1.3425249804e-04, -2.1528991520e-04, 5.9452347683e-05,",
                      "1.8711256488e-04, -4.1219698477e-06, -1.4740012610e-04, -3.0525157948e-05, 1.0436232686e-04, 4.6239001154e-05, -6.4629245773e-05, -4.6839875203e-05, 3.2690283793e-05, 3.7217184434e-05,",
                      "-1.0760842920e-05, -2.2393312940e-05, -1.0026074055e-06, 6.7546397959e-06, 4.0040582068e-06, 6.4130448230e-06, -6.3247080943e-07, -1.5155979368e-05, -6.3566406461e-06, 1.8811515648e-05,",
                      "1.4361810624e-05, -1.7782206252e-05, -2.1309361735e-05, 1.3198330110e-05, 2.5854600003e-05, -6.5473442360e-06, -2.7418691729e-05, -6.6389116544e-07, 2.6093058018e-05, 7.1673633916e-06,",
                      "-2.2458022005e-05, -1.2089910213e-05, 1.7365093303e-05, 1.5005323291e-05, -1.1727813184e-05, -1.5899576427e-05, 6.3521132941e-06, 1.5072320650e-05, -1.8313444384e-06, -1.3015815434e-05,",
                      "-1.5032224453e-06, 1.0285546038e-05, 3.5707408445e-06, -7.3953978786e-06, -4.4910558070e-06, 4.7460225319e-06, 4.5135845246e-06, -2.5909585490e-06, -3.9428070248e-06, 1.0366765715e-06,",
                      "3.0742601185e-06, -6.7769353338e-08, -2.1496782582e-06, -4.1393271599e-07, 1.3341171590e-06, 5.4707476786e-07, -7.1323740619e-07, -4.7396324870e-07, 3.0552900504e-07, 3.1439829734e-07,",
                      "-8.3032953559e-08, -1.5221363991e-07, -6.2813438189e-09, 3.2734022251e-08, 1.8608837232e-08, 3.0921189871e-08, -7.8619468076e-10, -4.7302195930e-08, -1.6474608535e-08"
                    ]
                  },
                  "Coefficient_Width": {
                    "value": "24"
                  },
                  "Data_Width": {
                    "value": "24"
                  },
                  "Filter_Type": {
                    "value": "Interpolation"
                  },
                  "Has_ARESETn": {
                    "value": "true"
                  },
                  "Interpolation_Rate": {
                    "value": "2"
                  },
                  "M_DATA_Has_TREADY": {
                    "value": "true"
                  },
                  "Number_Channels": {
                    "value": "2"
                  },
                  "Number_Paths": {
                    "value": "1"
                  },
                  "Output_Rounding_Mode": {
                    "value": "Convergent_Rounding_to_Even"
                  },
                  "Output_Width": {
                    "value": "25"
                  },
                  "Quantization": {
                    "value": "Quantize_Only"
                  },
                  "Sample_Frequency": {
                    "value": "1.536"
                  }
                }
              },
              "conv_1": {
                "vlnv": "xilinx.com:ip:axis_dwidth_converter:1.1",
                "ip_revision": "32",
                "xci_name": "system_conv_1_3",
                "xci_path": "ip/system_conv_1_3/system_conv_1_3.xci",
                "inst_hier_path": "trx_1/tx_0/conv_1",
                "parameters": {
                  "M_TDATA_NUM_BYTES": {
                    "value": "8"
                  },
                  "S_TDATA_NUM_BYTES": {
                    "value": "4"
                  }
                },
                "interface_ports": {
                  "S_AXIS": {
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXIS"
                    ]
                  }
                }
              },
              "bcast_0": {
                "vlnv": "xilinx.com:ip:axis_broadcaster:1.1",
                "ip_revision": "32",
                "xci_name": "system_bcast_0_4",
                "xci_path": "ip/system_bcast_0_4/system_bcast_0_4.xci",
                "inst_hier_path": "trx_1/tx_0/bcast_0",
                "parameters": {
                  "HAS_TKEEP": {
                    "value": "0"
                  },
                  "HAS_TLAST": {
                    "value": "0"
                  },
                  "HAS_TREADY": {
                    "value": "1"
                  },
                  "HAS_TSTRB": {
                    "value": "0"
                  },
                  "M00_TDATA_REMAP": {
                    "value": "tdata[23:0]"
                  },
                  "M01_TDATA_REMAP": {
                    "value": "tdata[55:32]"
                  },
                  "M_TDATA_NUM_BYTES": {
                    "value": "3"
                  },
                  "M_TUSER_WIDTH": {
                    "value": "0"
                  },
                  "S_TDATA_NUM_BYTES": {
                    "value": "8"
                  },
                  "S_TUSER_WIDTH": {
                    "value": "0"
                  },
                  "TDEST_WIDTH": {
                    "value": "0"
                  },
                  "TID_WIDTH": {
                    "value": "0"
                  }
                },
                "interface_ports": {
                  "S_AXIS": {
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXIS",
                      "M01_AXIS"
                    ]
                  }
                }
              },
              "rate_0": {
                "vlnv": "pavel-demin:user:axis_variable:1.0",
                "ip_revision": "1",
                "xci_name": "system_rate_0_3",
                "xci_path": "ip/system_rate_0_3/system_rate_0_3.xci",
                "inst_hier_path": "trx_1/tx_0/rate_0",
                "parameters": {
                  "AXIS_TDATA_WIDTH": {
                    "value": "16"
                  }
                }
              },
              "rate_1": {
                "vlnv": "pavel-demin:user:axis_variable:1.0",
                "ip_revision": "1",
                "xci_name": "system_rate_1_3",
                "xci_path": "ip/system_rate_1_3/system_rate_1_3.xci",
                "inst_hier_path": "trx_1/tx_0/rate_1",
                "parameters": {
                  "AXIS_TDATA_WIDTH": {
                    "value": "16"
                  }
                }
              },
              "cic_0": {
                "vlnv": "xilinx.com:ip:cic_compiler:4.0",
                "ip_revision": "20",
                "xci_name": "system_cic_0_3",
                "xci_path": "ip/system_cic_0_3/system_cic_0_3.xci",
                "inst_hier_path": "trx_1/tx_0/cic_0",
                "parameters": {
                  "Clock_Frequency": {
                    "value": "122.88"
                  },
                  "Filter_Type": {
                    "value": "Interpolation"
                  },
                  "Fixed_Or_Initial_Rate": {
                    "value": "640"
                  },
                  "HAS_ARESETN": {
                    "value": "true"
                  },
                  "Input_Data_Width": {
                    "value": "24"
                  },
                  "Input_Sample_Frequency": {
                    "value": "3.072"
                  },
                  "Maximum_Rate": {
                    "value": "8192"
                  },
                  "Minimum_Rate": {
                    "value": "40"
                  },
                  "Number_Of_Stages": {
                    "value": "6"
                  },
                  "Output_Data_Width": {
                    "value": "24"
                  },
                  "Quantization": {
                    "value": "Truncation"
                  },
                  "Sample_Rate_Changes": {
                    "value": "Programmable"
                  },
                  "Use_Xtreme_DSP_Slice": {
                    "value": "false"
                  }
                }
              },
              "cic_1": {
                "vlnv": "xilinx.com:ip:cic_compiler:4.0",
                "ip_revision": "20",
                "xci_name": "system_cic_1_3",
                "xci_path": "ip/system_cic_1_3/system_cic_1_3.xci",
                "inst_hier_path": "trx_1/tx_0/cic_1",
                "parameters": {
                  "Clock_Frequency": {
                    "value": "122.88"
                  },
                  "Filter_Type": {
                    "value": "Interpolation"
                  },
                  "Fixed_Or_Initial_Rate": {
                    "value": "640"
                  },
                  "HAS_ARESETN": {
                    "value": "true"
                  },
                  "Input_Data_Width": {
                    "value": "24"
                  },
                  "Input_Sample_Frequency": {
                    "value": "3.072"
                  },
                  "Maximum_Rate": {
                    "value": "8192"
                  },
                  "Minimum_Rate": {
                    "value": "40"
                  },
                  "Number_Of_Stages": {
                    "value": "6"
                  },
                  "Output_Data_Width": {
                    "value": "24"
                  },
                  "Quantization": {
                    "value": "Truncation"
                  },
                  "Sample_Rate_Changes": {
                    "value": "Programmable"
                  },
                  "Use_Xtreme_DSP_Slice": {
                    "value": "false"
                  }
                }
              },
              "comb_0": {
                "vlnv": "xilinx.com:ip:axis_combiner:1.1",
                "ip_revision": "31",
                "xci_name": "system_comb_0_4",
                "xci_path": "ip/system_comb_0_4/system_comb_0_4.xci",
                "inst_hier_path": "trx_1/tx_0/comb_0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "3"
                  }
                },
                "interface_ports": {
                  "S00_AXIS": {
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXIS"
                    ]
                  },
                  "S01_AXIS": {
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXIS"
                    ]
                  }
                }
              },
              "phase_0": {
                "vlnv": "pavel-demin:user:axis_constant:1.0",
                "ip_revision": "1",
                "xci_name": "system_phase_0_3",
                "xci_path": "ip/system_phase_0_3/system_phase_0_3.xci",
                "inst_hier_path": "trx_1/tx_0/phase_0",
                "parameters": {
                  "AXIS_TDATA_WIDTH": {
                    "value": "40"
                  }
                }
              },
              "dds_0": {
                "vlnv": "xilinx.com:ip:dds_compiler:6.0",
                "ip_revision": "26",
                "xci_name": "system_dds_0_3",
                "xci_path": "ip/system_dds_0_3/system_dds_0_3.xci",
                "inst_hier_path": "trx_1/tx_0/dds_0",
                "parameters": {
                  "DDS_Clock_Rate": {
                    "value": "122.88"
                  },
                  "DSP48_Use": {
                    "value": "Minimal"
                  },
                  "Frequency_Resolution": {
                    "value": "0.2"
                  },
                  "Has_Phase_Out": {
                    "value": "false"
                  },
                  "Output_Width": {
                    "value": "24"
                  },
                  "Phase_Increment": {
                    "value": "Streaming"
                  },
                  "Phase_Width": {
                    "value": "30"
                  },
                  "Resync": {
                    "value": "true"
                  },
                  "Spurious_Free_Dynamic_Range": {
                    "value": "138"
                  }
                }
              },
              "lfsr_0": {
                "vlnv": "pavel-demin:user:axis_lfsr:1.0",
                "ip_revision": "1",
                "xci_name": "system_lfsr_0_3",
                "xci_path": "ip/system_lfsr_0_3/system_lfsr_0_3.xci",
                "inst_hier_path": "trx_1/tx_0/lfsr_0"
              },
              "mult_0": {
                "vlnv": "xilinx.com:ip:cmpy:6.0",
                "ip_revision": "25",
                "xci_name": "system_mult_0_3",
                "xci_path": "ip/system_mult_0_3/system_mult_0_3.xci",
                "inst_hier_path": "trx_1/tx_0/mult_0",
                "parameters": {
                  "APortWidth": {
                    "value": "24"
                  },
                  "BPortWidth": {
                    "value": "24"
                  },
                  "OutputWidth": {
                    "value": "17"
                  },
                  "RoundMode": {
                    "value": "Random_Rounding"
                  }
                }
              }
            },
            "interface_nets": {
              "Conn1": {
                "interface_ports": [
                  "fifo_0/s_axis",
                  "s_axis"
                ]
              },
              "Conn2": {
                "interface_ports": [
                  "mult_0/M_AXIS_DOUT",
                  "M_AXIS_DOUT"
                ]
              },
              "bcast_0_M00_AXIS": {
                "interface_ports": [
                  "cic_0/S_AXIS_DATA",
                  "bcast_0/M00_AXIS"
                ]
              },
              "bcast_0_M01_AXIS": {
                "interface_ports": [
                  "cic_1/S_AXIS_DATA",
                  "bcast_0/M01_AXIS"
                ]
              },
              "cic_0_M_AXIS_DATA": {
                "interface_ports": [
                  "comb_0/S00_AXIS",
                  "cic_0/M_AXIS_DATA"
                ]
              },
              "cic_1_M_AXIS_DATA": {
                "interface_ports": [
                  "comb_0/S01_AXIS",
                  "cic_1/M_AXIS_DATA"
                ]
              },
              "comb_0_M_AXIS": {
                "interface_ports": [
                  "mult_0/S_AXIS_A",
                  "comb_0/M_AXIS"
                ]
              },
              "conv_0_M_AXIS": {
                "interface_ports": [
                  "fp_0/S_AXIS_A",
                  "conv_0/M_AXIS"
                ]
              },
              "conv_1_M_AXIS": {
                "interface_ports": [
                  "bcast_0/S_AXIS",
                  "conv_1/M_AXIS"
                ]
              },
              "dds_0_M_AXIS_DATA": {
                "interface_ports": [
                  "mult_0/S_AXIS_B",
                  "dds_0/M_AXIS_DATA"
                ]
              },
              "fifo_0_m_axis": {
                "interface_ports": [
                  "conv_0/S_AXIS",
                  "fifo_0/m_axis"
                ]
              },
              "fir_0_M_AXIS_DATA": {
                "interface_ports": [
                  "conv_1/S_AXIS",
                  "fir_0/M_AXIS_DATA"
                ]
              },
              "fp_0_M_AXIS_RESULT": {
                "interface_ports": [
                  "fir_0/S_AXIS_DATA",
                  "fp_0/M_AXIS_RESULT"
                ]
              },
              "lfsr_0_m_axis": {
                "interface_ports": [
                  "mult_0/S_AXIS_CTRL",
                  "lfsr_0/m_axis"
                ]
              },
              "phase_0_m_axis": {
                "interface_ports": [
                  "dds_0/S_AXIS_PHASE",
                  "phase_0/m_axis"
                ]
              },
              "rate_0_m_axis": {
                "interface_ports": [
                  "cic_0/S_AXIS_CONFIG",
                  "rate_0/m_axis"
                ]
              },
              "rate_1_m_axis": {
                "interface_ports": [
                  "cic_1/S_AXIS_CONFIG",
                  "rate_1/m_axis"
                ]
              }
            },
            "nets": {
              "clk_out1_1": {
                "ports": [
                  "clk_out1",
                  "fifo_0/aclk",
                  "conv_0/aclk",
                  "fp_0/aclk",
                  "fir_0/aclk",
                  "conv_1/aclk",
                  "bcast_0/aclk",
                  "rate_0/aclk",
                  "rate_1/aclk",
                  "cic_0/aclk",
                  "cic_1/aclk",
                  "comb_0/aclk",
                  "phase_0/aclk",
                  "dds_0/aclk",
                  "lfsr_0/aclk",
                  "mult_0/aclk"
                ]
              },
              "din1_1": {
                "ports": [
                  "din1",
                  "slice_1/din",
                  "slice_2/din"
                ]
              },
              "din_1": {
                "ports": [
                  "din",
                  "slice_0/din"
                ]
              },
              "fifo_0_write_count": {
                "ports": [
                  "fifo_0/write_count",
                  "write_count"
                ]
              },
              "peripheral_aresetn_1": {
                "ports": [
                  "peripheral_aresetn",
                  "conv_0/aresetn",
                  "fp_0/aresetn",
                  "fir_0/aresetn",
                  "conv_1/aresetn",
                  "bcast_0/aresetn",
                  "rate_0/aresetn",
                  "rate_1/aresetn",
                  "cic_0/aresetn",
                  "cic_1/aresetn",
                  "comb_0/aresetn",
                  "lfsr_0/aresetn"
                ]
              },
              "slice_0_dout": {
                "ports": [
                  "slice_0/dout",
                  "fifo_0/aresetn"
                ]
              },
              "slice_1_dout": {
                "ports": [
                  "slice_1/dout",
                  "phase_0/cfg_data"
                ]
              },
              "slice_2_dout": {
                "ports": [
                  "slice_2/dout",
                  "rate_0/cfg_data",
                  "rate_1/cfg_data"
                ]
              }
            }
          },
          "concat_0": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "ip_revision": "6",
            "xci_name": "system_concat_0_1",
            "xci_path": "ip/system_concat_0_1/system_concat_0_1.xci",
            "inst_hier_path": "trx_1/concat_0",
            "parameters": {
              "IN0_WIDTH": {
                "value": "16"
              },
              "IN1_WIDTH": {
                "value": "16"
              },
              "NUM_PORTS": {
                "value": "2"
              }
            }
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "hub_0/s_axi",
              "s_axi"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "rx_0/S_AXIS_A",
              "S_AXIS_A"
            ]
          },
          "Conn3": {
            "interface_ports": [
              "tx_0/M_AXIS_DOUT",
              "M_AXIS_DOUT"
            ]
          },
          "hub_0_m00_axis": {
            "interface_ports": [
              "hub_0/m00_axis",
              "tx_0/s_axis"
            ]
          },
          "rx_0_m_axis": {
            "interface_ports": [
              "hub_0/s00_axis",
              "rx_0/m_axis"
            ]
          }
        },
        "nets": {
          "aclk_1": {
            "ports": [
              "aclk",
              "hub_0/aclk",
              "rx_0/clk_out1",
              "tx_0/clk_out1"
            ]
          },
          "aresetn_1": {
            "ports": [
              "aresetn",
              "hub_0/aresetn",
              "rx_0/peripheral_aresetn",
              "tx_0/peripheral_aresetn"
            ]
          },
          "cfg_slice_0_dout": {
            "ports": [
              "cfg_slice_0/dout",
              "rx_0/din1"
            ]
          },
          "cfg_slice_1_dout": {
            "ports": [
              "cfg_slice_1/dout",
              "tx_0/din1"
            ]
          },
          "concat_0_dout": {
            "ports": [
              "concat_0/dout",
              "hub_0/sts_data"
            ]
          },
          "hub_0_cfg_data": {
            "ports": [
              "hub_0/cfg_data",
              "rst_slice_0/din",
              "rst_slice_1/din",
              "cfg_slice_0/din",
              "cfg_slice_1/din"
            ]
          },
          "rst_slice_0_dout": {
            "ports": [
              "rst_slice_0/dout",
              "rx_0/din"
            ]
          },
          "rst_slice_1_dout": {
            "ports": [
              "rst_slice_1/dout",
              "tx_0/din"
            ]
          },
          "rx_0_read_count": {
            "ports": [
              "rx_0/read_count",
              "concat_0/In0"
            ]
          },
          "tx_0_write_count": {
            "ports": [
              "tx_0/write_count",
              "concat_0/In1"
            ]
          }
        }
      },
      "fifo_0": {
        "vlnv": "pavel-demin:user:axis_fifo:1.0",
        "ip_revision": "1",
        "xci_name": "system_fifo_0_4",
        "xci_path": "ip/system_fifo_0_4/system_fifo_0_4.xci",
        "inst_hier_path": "fifo_0",
        "parameters": {
          "M_AXIS_TDATA_WIDTH": {
            "value": "32"
          },
          "S_AXIS_TDATA_WIDTH": {
            "value": "32"
          },
          "WRITE_DEPTH": {
            "value": "1024"
          }
        }
      },
      "spi_0": {
        "vlnv": "pavel-demin:user:axis_spi:1.0",
        "ip_revision": "1",
        "xci_name": "system_spi_0_0",
        "xci_path": "ip/system_spi_0_0/system_spi_0_0.xci",
        "inst_hier_path": "spi_0",
        "parameters": {
          "SPI_DATA_WIDTH": {
            "value": "24"
          }
        }
      },
      "fifo_1": {
        "vlnv": "pavel-demin:user:axis_fifo:1.0",
        "ip_revision": "1",
        "xci_name": "system_fifo_1_0",
        "xci_path": "ip/system_fifo_1_0/system_fifo_1_0.xci",
        "inst_hier_path": "fifo_1",
        "parameters": {
          "M_AXIS_TDATA_WIDTH": {
            "value": "32"
          },
          "S_AXIS_TDATA_WIDTH": {
            "value": "32"
          },
          "WRITE_DEPTH": {
            "value": "1024"
          }
        }
      },
      "spi_1": {
        "vlnv": "pavel-demin:user:axis_spi:1.0",
        "ip_revision": "1",
        "xci_name": "system_spi_1_0",
        "xci_path": "ip/system_spi_1_0/system_spi_1_0.xci",
        "inst_hier_path": "spi_1",
        "parameters": {
          "SPI_DATA_WIDTH": {
            "value": "16"
          }
        }
      }
    },
    "interface_nets": {
      "adc_0_m_axis": {
        "interface_ports": [
          "bcast_0/S_AXIS",
          "adc_0/m_axis"
        ]
      },
      "bcast_0_M00_AXIS": {
        "interface_ports": [
          "bcast_0/M00_AXIS",
          "trx_0/S_AXIS_A"
        ]
      },
      "bcast_0_M01_AXIS": {
        "interface_ports": [
          "bcast_0/M01_AXIS",
          "trx_1/S_AXIS_A"
        ]
      },
      "comb_0_M_AXIS": {
        "interface_ports": [
          "dac_0/s_axis",
          "comb_0/M_AXIS"
        ]
      },
      "fifo_0_m_axis": {
        "interface_ports": [
          "spi_0/s_axis",
          "fifo_0/m_axis"
        ]
      },
      "fifo_1_m_axis": {
        "interface_ports": [
          "spi_1/s_axis",
          "fifo_1/m_axis"
        ]
      },
      "ps_0_DDR": {
        "interface_ports": [
          "DDR",
          "ps_0/DDR"
        ]
      },
      "ps_0_FIXED_IO": {
        "interface_ports": [
          "FIXED_IO",
          "ps_0/FIXED_IO"
        ]
      },
      "ps_0_M_AXI_GP0": {
        "interface_ports": [
          "ps_0/M_AXI_GP0",
          "trx_0/s_axi"
        ]
      },
      "ps_0_M_AXI_GP1": {
        "interface_ports": [
          "ps_0/M_AXI_GP1",
          "trx_1/s_axi"
        ]
      },
      "trx_0_M_AXIS_DOUT": {
        "interface_ports": [
          "comb_0/S00_AXIS",
          "trx_0/M_AXIS_DOUT"
        ]
      },
      "trx_0_m01_axis": {
        "interface_ports": [
          "fifo_0/s_axis",
          "trx_0/m01_axis"
        ]
      },
      "trx_0_m02_axis": {
        "interface_ports": [
          "fifo_1/s_axis",
          "trx_0/m02_axis"
        ]
      },
      "trx_1_M_AXIS_DOUT": {
        "interface_ports": [
          "comb_0/S01_AXIS",
          "trx_1/M_AXIS_DOUT"
        ]
      }
    },
    "nets": {
      "Net": {
        "ports": [
          "cdce_iic_tri_io",
          "iic_0/iic"
        ]
      },
      "Net1": {
        "ports": [
          "cdce_gpio_tri_io",
          "gpio_0/gpio"
        ]
      },
      "Net2": {
        "ports": [
          "dac_tri_io",
          "gpio_1/gpio"
        ]
      },
      "adc_data_i_1": {
        "ports": [
          "adc_data_i",
          "adc_0/adc_data"
        ]
      },
      "adc_dco_i_1": {
        "ports": [
          "adc_dco_i",
          "pll_0/clk_in1"
        ]
      },
      "const_0_dout": {
        "ports": [
          "const_0/dout",
          "rst_0/ext_reset_in"
        ]
      },
      "dac_0_dac_clk": {
        "ports": [
          "dac_0/dac_clk",
          "dac_clk_o"
        ]
      },
      "dac_0_dac_data": {
        "ports": [
          "dac_0/dac_data",
          "dac_data_o"
        ]
      },
      "pll_0_clk_out1": {
        "ports": [
          "pll_0/clk_out1",
          "ps_0/M_AXI_GP0_ACLK",
          "ps_0/M_AXI_GP1_ACLK",
          "rst_0/slowest_sync_clk",
          "adc_0/aclk",
          "bcast_0/aclk",
          "comb_0/aclk",
          "dac_0/aclk",
          "trx_0/aclk",
          "trx_1/aclk",
          "fifo_0/aclk",
          "spi_0/aclk",
          "fifo_1/aclk",
          "spi_1/aclk"
        ]
      },
      "pll_0_locked": {
        "ports": [
          "pll_0/locked",
          "rst_0/dcm_locked",
          "dac_0/locked"
        ]
      },
      "ps_0_FCLK_CLK0": {
        "ports": [
          "ps_0/FCLK_CLK0",
          "iic_0/aclk",
          "gpio_0/aclk",
          "gpio_1/aclk"
        ]
      },
      "rst_0_peripheral_aresetn": {
        "ports": [
          "rst_0/peripheral_aresetn",
          "bcast_0/aresetn",
          "comb_0/aresetn",
          "trx_0/aresetn",
          "trx_1/aresetn",
          "fifo_0/aresetn",
          "spi_0/aresetn",
          "fifo_1/aresetn",
          "spi_1/aresetn"
        ]
      },
      "spi_0_spi_data": {
        "ports": [
          "spi_0/spi_data",
          "adc_spi_o"
        ]
      },
      "spi_1_spi_data": {
        "ports": [
          "spi_1/spi_data",
          "dac_spi_o"
        ]
      }
    }
  }
}