/******************************************************************************
 *  Copyright (C) 2017 Broadcom. The term "Broadcom" refers to Broadcom Limited and/or its subsidiaries.
 *
 *  This program is the proprietary software of Broadcom and/or its licensors,
 *  and may only be used, duplicated, modified or distributed pursuant to the terms and
 *  conditions of a separate, written license agreement executed between you and Broadcom
 *  (an "Authorized License").  Except as set forth in an Authorized License, Broadcom grants
 *  no license (express or implied), right to use, or waiver of any kind with respect to the
 *  Software, and Broadcom expressly reserves all rights in and to the Software and all
 *  intellectual property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 *  HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 *  NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 *  Except as expressly set forth in the Authorized License,
 *
 *  1.     This program, including its structure, sequence and organization, constitutes the valuable trade
 *  secrets of Broadcom, and you shall use all reasonable efforts to protect the confidentiality thereof,
 *  and to use this information only in connection with your use of Broadcom integrated circuit products.
 *
 *  2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *  AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *  WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO
 *  THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED WARRANTIES
 *  OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE,
 *  LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION
 *  OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING OUT OF
 *  USE OR PERFORMANCE OF THE SOFTWARE.
 *
 *  3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *  LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT, OR
 *  EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO YOUR
 *  USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF
 *  THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF THE AMOUNT
 *  ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER IS GREATER. THESE
 *  LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF ESSENTIAL PURPOSE OF
 *  ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Tue Oct 10 01:11:41 2017
 *                 Full Compile MD5 Checksum  ea353cbbaf7534b1acfabe87187756c5
 *                     (minus title and desc)
 *                 MD5 Checksum               bd09f6ea4577b9d8ea88a425effe4ef4
 *
 * lock_release:   n/a
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1777
 *                 unknown                    unknown
 *                 Perl Interpreter           5.014001
 *                 Operating System           linux
 *                 Script Source              projects/stbgit/bin/gen_rdb.pl
 *                 DVTSWVER                   LOCAL projects/stbgit/bin/gen_rdb.pl
 *
 *
********************************************************************************/

#ifndef BCHP_DDR34_PHY_CONTROL_REGS_A_0_H__
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_H__

/***************************************************************************
 *DDR34_PHY_CONTROL_REGS_A_0 - DDR34 Channel A Address/Command control registers
 ***************************************************************************/
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_DIB_MODE_CONTROL 0x0001920200 /* [CFG][32] Idle mode pad control register */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_DRIVE_PAD_CTL 0x0001920204 /* [CFG][32] Drive strength control for all pads except CK_P and, CK_N */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_CKE_RST_DRIVE_PAD_CTL 0x0001920208 /* [CFG][32] Drive strength control register for CKE and RST */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_CK_DRIVE_PAD_CTL 0x000192020c /* [CFG][32] Drive strength control register for CK_P and CK_N */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_STATIC_PAD_CTL 0x0001920210 /* [CFG][32] pad rx and tx characteristics control register */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_RX_TRIM  0x0001920214 /* [CFG][32] Receiver trim */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_DRAM_TIMING2 0x0001920218 /* [CFG][32] DRAM timing register #2 */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_AD00 0x000192021c /* [RW][32] DDR interface signal AD[00] VDL control register */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_AD01 0x0001920220 /* [RW][32] DDR interface signal AD[01] VDL control register */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_AD02 0x0001920224 /* [RW][32] DDR interface signal AD[02] VDL control register */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_AD03 0x0001920228 /* [RW][32] DDR interface signal AD[03] VDL control register */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_AD04 0x000192022c /* [RW][32] DDR interface signal AD[04] VDL control register */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_AD05 0x0001920230 /* [RW][32] DDR interface signal AD[05] VDL control register */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_CS0 0x0001920234 /* [RW][32] DDR interface signal CS0 VDL control register */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_CS1 0x0001920238 /* [RW][32] DDR interface signal CS1 VDL control register */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_CKE 0x000192023c /* [RW][32] DDR interface signal CKE0 VDL control register */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_RST_N 0x0001920240 /* [RW][32] DDR interface signal RST_N VDL control register */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_DDR_CK 0x0001920244 /* [RW][32] DDR interface signal DDR_CK VDL control register */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_COMMAND_REG1 0x0001920248 /* [CFG][32] DRAM Command Register #1 */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_COMMAND_REG2 0x000192024c /* [CFG][32] DRAM Command Register #2 */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_COMMAND_REG3 0x0001920250 /* [CFG][32] DRAM Command Register #3 */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_COMMAND_REG4 0x0001920254 /* [CFG][32] DRAM Command Register #4 */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG1 0x0001920258 /* [RO][32] LPDDR4 Mode Register 1 */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG2 0x000192025c /* [RO][32] LPDDR4 Mode Register 2 */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG3 0x0001920260 /* [RO][32] LPDDR4 Mode Register 3 */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG4 0x0001920264 /* [RO][32] LPDDR4 Mode Register 4 */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG10 0x0001920268 /* [RO][32] LPDDR4 Mode Register 10 */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG11 0x000192026c /* [RO][32] LPDDR4 Mode Register 11 */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG12 0x0001920270 /* [RO][32] LPDDR4 Mode Register 12 */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG13 0x0001920274 /* [RO][32] LPDDR4 Mode Register 13 */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG14 0x0001920278 /* [RO][32] LPDDR4 Mode Register 14 */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG15 0x000192027c /* [RO][32] LPDDR4 Mode Register 15 */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG16 0x0001920280 /* [RO][32] LPDDR4 Mode Register 16 */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG17 0x0001920284 /* [RO][32] LPDDR4 Mode Register 17 */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG20 0x0001920288 /* [RO][32] LPDDR4 Mode Register 20 */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG22 0x000192028c /* [RO][32] LPDDR4 Mode Register 22 */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG23 0x0001920290 /* [RO][32] LPDDR4 Mode Register 23 */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG24 0x0001920294 /* [RO][32] LPDDR4 Mode Register 24 */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG32 0x0001920298 /* [RO][32] LPDDR4 Mode Register 32 */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG40 0x000192029c /* [RO][32] LPDDR4 Mode Register 40 */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_AUTO_OEB_CONTROL 0x00019202a0 /* [CFG][32] Auto_oeb Control register */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_STANDBY_CONTROL 0x00019202a4 /* [RW][32] Standby Control register */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_DEBUG_FREEZE_ENABLE 0x00019202a8 /* [CFG][32] Freeze-on-error enable register */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_DFI_CNTRL 0x00019202ac /* [RW][32] DFI Interface Ownership Control register */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_CLOCK_IDLE 0x00019202b0 /* [CFG][32] Clock Idle Register */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_CA_BIT_CELL_DDR_CLK_CONTROL 0x00019202b4 /* [CFG][32] Address and Control bit cell ddr clock control. */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_CA_DEFAULT 0x00019202b8 /* [CFG][32] Address and Control default register */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_CA_READBACK 0x00019202bc /* [RO][32] Address and Control Readback register */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_UPDATE_VDL 0x00019202c0 /* [RW][32] Update VDL control register */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_SNOOP_CTL 0x00019202c4 /* [RW][32] Snoop control register */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_SNOOP_STATUS 0x00019202c8 /* [RO][32] Snoop status register */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_SNOOP_TRIGGER 0x00019202cc /* [RW][32] Update VDL snoop control register */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_CBT_CTL  0x00019202d0 /* [CFG][32] Command Bus Training control register */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_LEAKAGE_TEST 0x00019202d4 /* [CFG][32] Leakage test control register */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_LDO_CONFIG 0x00019202d8 /* [RW][32] LDO configuration register */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_CA_SPARE_REG 0x00019202dc /* [CFG][32] Address and Control Spare register */

/***************************************************************************
 *DIB_MODE_CONTROL - Idle mode pad control register
 ***************************************************************************/
/* DDR34_PHY_CONTROL_REGS_A_0 :: DIB_MODE_CONTROL :: reserved0 [31:12] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_DIB_MODE_CONTROL_reserved0_MASK 0xfffff000
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_DIB_MODE_CONTROL_reserved0_SHIFT 12

/* DDR34_PHY_CONTROL_REGS_A_0 :: DIB_MODE_CONTROL :: DIB_MODE [11:11] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_DIB_MODE_CONTROL_DIB_MODE_MASK 0x00000800
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_DIB_MODE_CONTROL_DIB_MODE_SHIFT 11
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_DIB_MODE_CONTROL_DIB_MODE_DEFAULT 0x00000000

/* DDR34_PHY_CONTROL_REGS_A_0 :: DIB_MODE_CONTROL :: DIB_MODE_SEL [10:00] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_DIB_MODE_CONTROL_DIB_MODE_SEL_MASK 0x000007ff
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_DIB_MODE_CONTROL_DIB_MODE_SEL_SHIFT 0
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_DIB_MODE_CONTROL_DIB_MODE_SEL_DEFAULT 0x00000000

/***************************************************************************
 *DRIVE_PAD_CTL - Drive strength control for all pads except CK_P and, CK_N
 ***************************************************************************/
/* DDR34_PHY_CONTROL_REGS_A_0 :: DRIVE_PAD_CTL :: reserved0 [31:15] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_DRIVE_PAD_CTL_reserved0_MASK 0xffff8000
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_DRIVE_PAD_CTL_reserved0_SHIFT 15

/* DDR34_PHY_CONTROL_REGS_A_0 :: DRIVE_PAD_CTL :: ADDR_CTL_ND_TERM_STRENGTH [14:10] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_DRIVE_PAD_CTL_ADDR_CTL_ND_TERM_STRENGTH_MASK 0x00007c00
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_DRIVE_PAD_CTL_ADDR_CTL_ND_TERM_STRENGTH_SHIFT 10
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_DRIVE_PAD_CTL_ADDR_CTL_ND_TERM_STRENGTH_DEFAULT 0x00000000

/* DDR34_PHY_CONTROL_REGS_A_0 :: DRIVE_PAD_CTL :: ADDR_CTL_PD_STRENGTH [09:05] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_DRIVE_PAD_CTL_ADDR_CTL_PD_STRENGTH_MASK 0x000003e0
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_DRIVE_PAD_CTL_ADDR_CTL_PD_STRENGTH_SHIFT 5
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_DRIVE_PAD_CTL_ADDR_CTL_PD_STRENGTH_DEFAULT 0x00000000

/* DDR34_PHY_CONTROL_REGS_A_0 :: DRIVE_PAD_CTL :: ADDR_CTL_ND_STRENGTH [04:00] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_DRIVE_PAD_CTL_ADDR_CTL_ND_STRENGTH_MASK 0x0000001f
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_DRIVE_PAD_CTL_ADDR_CTL_ND_STRENGTH_SHIFT 0
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_DRIVE_PAD_CTL_ADDR_CTL_ND_STRENGTH_DEFAULT 0x00000000

/***************************************************************************
 *CKE_RST_DRIVE_PAD_CTL - Drive strength control register for CKE and RST
 ***************************************************************************/
/* DDR34_PHY_CONTROL_REGS_A_0 :: CKE_RST_DRIVE_PAD_CTL :: reserved0 [31:15] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_CKE_RST_DRIVE_PAD_CTL_reserved0_MASK 0xffff8000
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_CKE_RST_DRIVE_PAD_CTL_reserved0_SHIFT 15

/* DDR34_PHY_CONTROL_REGS_A_0 :: CKE_RST_DRIVE_PAD_CTL :: ADDR_CTL_ND_TERM_STRENGTH [14:10] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_CKE_RST_DRIVE_PAD_CTL_ADDR_CTL_ND_TERM_STRENGTH_MASK 0x00007c00
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_CKE_RST_DRIVE_PAD_CTL_ADDR_CTL_ND_TERM_STRENGTH_SHIFT 10
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_CKE_RST_DRIVE_PAD_CTL_ADDR_CTL_ND_TERM_STRENGTH_DEFAULT 0x00000000

/* DDR34_PHY_CONTROL_REGS_A_0 :: CKE_RST_DRIVE_PAD_CTL :: ADDR_CTL_PD_STRENGTH [09:05] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_CKE_RST_DRIVE_PAD_CTL_ADDR_CTL_PD_STRENGTH_MASK 0x000003e0
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_CKE_RST_DRIVE_PAD_CTL_ADDR_CTL_PD_STRENGTH_SHIFT 5
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_CKE_RST_DRIVE_PAD_CTL_ADDR_CTL_PD_STRENGTH_DEFAULT 0x00000010

/* DDR34_PHY_CONTROL_REGS_A_0 :: CKE_RST_DRIVE_PAD_CTL :: ADDR_CTL_ND_STRENGTH [04:00] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_CKE_RST_DRIVE_PAD_CTL_ADDR_CTL_ND_STRENGTH_MASK 0x0000001f
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_CKE_RST_DRIVE_PAD_CTL_ADDR_CTL_ND_STRENGTH_SHIFT 0
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_CKE_RST_DRIVE_PAD_CTL_ADDR_CTL_ND_STRENGTH_DEFAULT 0x00000010

/***************************************************************************
 *CK_DRIVE_PAD_CTL - Drive strength control register for CK_P and CK_N
 ***************************************************************************/
/* DDR34_PHY_CONTROL_REGS_A_0 :: CK_DRIVE_PAD_CTL :: reserved0 [31:15] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_CK_DRIVE_PAD_CTL_reserved0_MASK 0xffff8000
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_CK_DRIVE_PAD_CTL_reserved0_SHIFT 15

/* DDR34_PHY_CONTROL_REGS_A_0 :: CK_DRIVE_PAD_CTL :: ADDR_CTL_ND_TERM_STRENGTH [14:10] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_CK_DRIVE_PAD_CTL_ADDR_CTL_ND_TERM_STRENGTH_MASK 0x00007c00
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_CK_DRIVE_PAD_CTL_ADDR_CTL_ND_TERM_STRENGTH_SHIFT 10
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_CK_DRIVE_PAD_CTL_ADDR_CTL_ND_TERM_STRENGTH_DEFAULT 0x00000000

/* DDR34_PHY_CONTROL_REGS_A_0 :: CK_DRIVE_PAD_CTL :: ADDR_CTL_PD_STRENGTH [09:05] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_CK_DRIVE_PAD_CTL_ADDR_CTL_PD_STRENGTH_MASK 0x000003e0
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_CK_DRIVE_PAD_CTL_ADDR_CTL_PD_STRENGTH_SHIFT 5
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_CK_DRIVE_PAD_CTL_ADDR_CTL_PD_STRENGTH_DEFAULT 0x00000000

/* DDR34_PHY_CONTROL_REGS_A_0 :: CK_DRIVE_PAD_CTL :: ADDR_CTL_ND_STRENGTH [04:00] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_CK_DRIVE_PAD_CTL_ADDR_CTL_ND_STRENGTH_MASK 0x0000001f
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_CK_DRIVE_PAD_CTL_ADDR_CTL_ND_STRENGTH_SHIFT 0
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_CK_DRIVE_PAD_CTL_ADDR_CTL_ND_STRENGTH_DEFAULT 0x00000000

/***************************************************************************
 *STATIC_PAD_CTL - pad rx and tx characteristics control register
 ***************************************************************************/
/* DDR34_PHY_CONTROL_REGS_A_0 :: STATIC_PAD_CTL :: reserved0 [31:04] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_STATIC_PAD_CTL_reserved0_MASK 0xfffffff0
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_STATIC_PAD_CTL_reserved0_SHIFT 4

/* DDR34_PHY_CONTROL_REGS_A_0 :: STATIC_PAD_CTL :: IDDQ_CLK [03:03] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_STATIC_PAD_CTL_IDDQ_CLK_MASK 0x00000008
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_STATIC_PAD_CTL_IDDQ_CLK_SHIFT 3
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_STATIC_PAD_CTL_IDDQ_CLK_DEFAULT 0x00000000

/* DDR34_PHY_CONTROL_REGS_A_0 :: STATIC_PAD_CTL :: IDDQ_CS1 [02:02] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_STATIC_PAD_CTL_IDDQ_CS1_MASK 0x00000004
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_STATIC_PAD_CTL_IDDQ_CS1_SHIFT 2
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_STATIC_PAD_CTL_IDDQ_CS1_DEFAULT 0x00000000

/* DDR34_PHY_CONTROL_REGS_A_0 :: STATIC_PAD_CTL :: RXENB_CLK [01:01] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_STATIC_PAD_CTL_RXENB_CLK_MASK 0x00000002
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_STATIC_PAD_CTL_RXENB_CLK_SHIFT 1
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_STATIC_PAD_CTL_RXENB_CLK_DEFAULT 0x00000001

/* DDR34_PHY_CONTROL_REGS_A_0 :: STATIC_PAD_CTL :: RXENB [00:00] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_STATIC_PAD_CTL_RXENB_MASK  0x00000001
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_STATIC_PAD_CTL_RXENB_SHIFT 0
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_STATIC_PAD_CTL_RXENB_DEFAULT 0x00000001

/***************************************************************************
 *RX_TRIM - Receiver trim
 ***************************************************************************/
/* DDR34_PHY_CONTROL_REGS_A_0 :: RX_TRIM :: reserved0 [31:07] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_RX_TRIM_reserved0_MASK     0xffffff80
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_RX_TRIM_reserved0_SHIFT    7

/* DDR34_PHY_CONTROL_REGS_A_0 :: RX_TRIM :: DF_ITRIM [06:04] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_RX_TRIM_DF_ITRIM_MASK      0x00000070
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_RX_TRIM_DF_ITRIM_SHIFT     4
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_RX_TRIM_DF_ITRIM_DEFAULT   0x00000000

/* DDR34_PHY_CONTROL_REGS_A_0 :: RX_TRIM :: reserved1 [03:03] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_RX_TRIM_reserved1_MASK     0x00000008
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_RX_TRIM_reserved1_SHIFT    3

/* DDR34_PHY_CONTROL_REGS_A_0 :: RX_TRIM :: SE_ITRIM [02:00] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_RX_TRIM_SE_ITRIM_MASK      0x00000007
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_RX_TRIM_SE_ITRIM_SHIFT     0
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_RX_TRIM_SE_ITRIM_DEFAULT   0x00000000

/***************************************************************************
 *DRAM_TIMING2 - DRAM timing register #2
 ***************************************************************************/
/* DDR34_PHY_CONTROL_REGS_A_0 :: DRAM_TIMING2 :: reserved0 [31:16] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_DRAM_TIMING2_reserved0_MASK 0xffff0000
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_DRAM_TIMING2_reserved0_SHIFT 16

/* DDR34_PHY_CONTROL_REGS_A_0 :: DRAM_TIMING2 :: WL [15:08] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_DRAM_TIMING2_WL_MASK       0x0000ff00
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_DRAM_TIMING2_WL_SHIFT      8
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_DRAM_TIMING2_WL_DEFAULT    0x00000000

/* DDR34_PHY_CONTROL_REGS_A_0 :: DRAM_TIMING2 :: RL [07:00] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_DRAM_TIMING2_RL_MASK       0x000000ff
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_DRAM_TIMING2_RL_SHIFT      0
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_DRAM_TIMING2_RL_DEFAULT    0x00000000

/***************************************************************************
 *VDL_CONTROL_AD00 - DDR interface signal AD[00] VDL control register
 ***************************************************************************/
/* DDR34_PHY_CONTROL_REGS_A_0 :: VDL_CONTROL_AD00 :: BUSY [31:31] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_AD00_BUSY_MASK 0x80000000
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_AD00_BUSY_SHIFT 31
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_AD00_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_CONTROL_REGS_A_0 :: VDL_CONTROL_AD00 :: reserved0 [30:17] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_AD00_reserved0_MASK 0x7ffe0000
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_AD00_reserved0_SHIFT 17

/* DDR34_PHY_CONTROL_REGS_A_0 :: VDL_CONTROL_AD00 :: DEFER [16:16] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_AD00_DEFER_MASK 0x00010000
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_AD00_DEFER_SHIFT 16
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_AD00_DEFER_DEFAULT 0x00000000

/* DDR34_PHY_CONTROL_REGS_A_0 :: VDL_CONTROL_AD00 :: reserved1 [15:09] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_AD00_reserved1_MASK 0x0000fe00
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_AD00_reserved1_SHIFT 9

/* DDR34_PHY_CONTROL_REGS_A_0 :: VDL_CONTROL_AD00 :: VDL_STEP [08:00] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_AD00_VDL_STEP_MASK 0x000001ff
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_AD00_VDL_STEP_SHIFT 0
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_AD00_VDL_STEP_DEFAULT 0x00000000

/***************************************************************************
 *VDL_CONTROL_AD01 - DDR interface signal AD[01] VDL control register
 ***************************************************************************/
/* DDR34_PHY_CONTROL_REGS_A_0 :: VDL_CONTROL_AD01 :: BUSY [31:31] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_AD01_BUSY_MASK 0x80000000
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_AD01_BUSY_SHIFT 31
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_AD01_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_CONTROL_REGS_A_0 :: VDL_CONTROL_AD01 :: reserved0 [30:17] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_AD01_reserved0_MASK 0x7ffe0000
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_AD01_reserved0_SHIFT 17

/* DDR34_PHY_CONTROL_REGS_A_0 :: VDL_CONTROL_AD01 :: DEFER [16:16] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_AD01_DEFER_MASK 0x00010000
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_AD01_DEFER_SHIFT 16
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_AD01_DEFER_DEFAULT 0x00000000

/* DDR34_PHY_CONTROL_REGS_A_0 :: VDL_CONTROL_AD01 :: reserved1 [15:09] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_AD01_reserved1_MASK 0x0000fe00
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_AD01_reserved1_SHIFT 9

/* DDR34_PHY_CONTROL_REGS_A_0 :: VDL_CONTROL_AD01 :: VDL_STEP [08:00] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_AD01_VDL_STEP_MASK 0x000001ff
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_AD01_VDL_STEP_SHIFT 0
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_AD01_VDL_STEP_DEFAULT 0x00000000

/***************************************************************************
 *VDL_CONTROL_AD02 - DDR interface signal AD[02] VDL control register
 ***************************************************************************/
/* DDR34_PHY_CONTROL_REGS_A_0 :: VDL_CONTROL_AD02 :: BUSY [31:31] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_AD02_BUSY_MASK 0x80000000
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_AD02_BUSY_SHIFT 31
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_AD02_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_CONTROL_REGS_A_0 :: VDL_CONTROL_AD02 :: reserved0 [30:17] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_AD02_reserved0_MASK 0x7ffe0000
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_AD02_reserved0_SHIFT 17

/* DDR34_PHY_CONTROL_REGS_A_0 :: VDL_CONTROL_AD02 :: DEFER [16:16] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_AD02_DEFER_MASK 0x00010000
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_AD02_DEFER_SHIFT 16
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_AD02_DEFER_DEFAULT 0x00000000

/* DDR34_PHY_CONTROL_REGS_A_0 :: VDL_CONTROL_AD02 :: reserved1 [15:09] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_AD02_reserved1_MASK 0x0000fe00
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_AD02_reserved1_SHIFT 9

/* DDR34_PHY_CONTROL_REGS_A_0 :: VDL_CONTROL_AD02 :: VDL_STEP [08:00] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_AD02_VDL_STEP_MASK 0x000001ff
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_AD02_VDL_STEP_SHIFT 0
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_AD02_VDL_STEP_DEFAULT 0x00000000

/***************************************************************************
 *VDL_CONTROL_AD03 - DDR interface signal AD[03] VDL control register
 ***************************************************************************/
/* DDR34_PHY_CONTROL_REGS_A_0 :: VDL_CONTROL_AD03 :: BUSY [31:31] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_AD03_BUSY_MASK 0x80000000
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_AD03_BUSY_SHIFT 31
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_AD03_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_CONTROL_REGS_A_0 :: VDL_CONTROL_AD03 :: reserved0 [30:17] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_AD03_reserved0_MASK 0x7ffe0000
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_AD03_reserved0_SHIFT 17

/* DDR34_PHY_CONTROL_REGS_A_0 :: VDL_CONTROL_AD03 :: DEFER [16:16] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_AD03_DEFER_MASK 0x00010000
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_AD03_DEFER_SHIFT 16
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_AD03_DEFER_DEFAULT 0x00000000

/* DDR34_PHY_CONTROL_REGS_A_0 :: VDL_CONTROL_AD03 :: reserved1 [15:09] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_AD03_reserved1_MASK 0x0000fe00
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_AD03_reserved1_SHIFT 9

/* DDR34_PHY_CONTROL_REGS_A_0 :: VDL_CONTROL_AD03 :: VDL_STEP [08:00] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_AD03_VDL_STEP_MASK 0x000001ff
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_AD03_VDL_STEP_SHIFT 0
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_AD03_VDL_STEP_DEFAULT 0x00000000

/***************************************************************************
 *VDL_CONTROL_AD04 - DDR interface signal AD[04] VDL control register
 ***************************************************************************/
/* DDR34_PHY_CONTROL_REGS_A_0 :: VDL_CONTROL_AD04 :: BUSY [31:31] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_AD04_BUSY_MASK 0x80000000
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_AD04_BUSY_SHIFT 31
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_AD04_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_CONTROL_REGS_A_0 :: VDL_CONTROL_AD04 :: reserved0 [30:17] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_AD04_reserved0_MASK 0x7ffe0000
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_AD04_reserved0_SHIFT 17

/* DDR34_PHY_CONTROL_REGS_A_0 :: VDL_CONTROL_AD04 :: DEFER [16:16] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_AD04_DEFER_MASK 0x00010000
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_AD04_DEFER_SHIFT 16
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_AD04_DEFER_DEFAULT 0x00000000

/* DDR34_PHY_CONTROL_REGS_A_0 :: VDL_CONTROL_AD04 :: reserved1 [15:09] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_AD04_reserved1_MASK 0x0000fe00
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_AD04_reserved1_SHIFT 9

/* DDR34_PHY_CONTROL_REGS_A_0 :: VDL_CONTROL_AD04 :: VDL_STEP [08:00] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_AD04_VDL_STEP_MASK 0x000001ff
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_AD04_VDL_STEP_SHIFT 0
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_AD04_VDL_STEP_DEFAULT 0x00000000

/***************************************************************************
 *VDL_CONTROL_AD05 - DDR interface signal AD[05] VDL control register
 ***************************************************************************/
/* DDR34_PHY_CONTROL_REGS_A_0 :: VDL_CONTROL_AD05 :: BUSY [31:31] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_AD05_BUSY_MASK 0x80000000
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_AD05_BUSY_SHIFT 31
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_AD05_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_CONTROL_REGS_A_0 :: VDL_CONTROL_AD05 :: reserved0 [30:17] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_AD05_reserved0_MASK 0x7ffe0000
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_AD05_reserved0_SHIFT 17

/* DDR34_PHY_CONTROL_REGS_A_0 :: VDL_CONTROL_AD05 :: DEFER [16:16] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_AD05_DEFER_MASK 0x00010000
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_AD05_DEFER_SHIFT 16
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_AD05_DEFER_DEFAULT 0x00000000

/* DDR34_PHY_CONTROL_REGS_A_0 :: VDL_CONTROL_AD05 :: reserved1 [15:09] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_AD05_reserved1_MASK 0x0000fe00
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_AD05_reserved1_SHIFT 9

/* DDR34_PHY_CONTROL_REGS_A_0 :: VDL_CONTROL_AD05 :: VDL_STEP [08:00] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_AD05_VDL_STEP_MASK 0x000001ff
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_AD05_VDL_STEP_SHIFT 0
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_AD05_VDL_STEP_DEFAULT 0x00000000

/***************************************************************************
 *VDL_CONTROL_CS0 - DDR interface signal CS0 VDL control register
 ***************************************************************************/
/* DDR34_PHY_CONTROL_REGS_A_0 :: VDL_CONTROL_CS0 :: BUSY [31:31] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_CS0_BUSY_MASK  0x80000000
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_CS0_BUSY_SHIFT 31
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_CS0_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_CONTROL_REGS_A_0 :: VDL_CONTROL_CS0 :: reserved0 [30:17] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_CS0_reserved0_MASK 0x7ffe0000
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_CS0_reserved0_SHIFT 17

/* DDR34_PHY_CONTROL_REGS_A_0 :: VDL_CONTROL_CS0 :: DEFER [16:16] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_CS0_DEFER_MASK 0x00010000
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_CS0_DEFER_SHIFT 16
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_CS0_DEFER_DEFAULT 0x00000000

/* DDR34_PHY_CONTROL_REGS_A_0 :: VDL_CONTROL_CS0 :: reserved1 [15:09] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_CS0_reserved1_MASK 0x0000fe00
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_CS0_reserved1_SHIFT 9

/* DDR34_PHY_CONTROL_REGS_A_0 :: VDL_CONTROL_CS0 :: VDL_STEP [08:00] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_CS0_VDL_STEP_MASK 0x000001ff
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_CS0_VDL_STEP_SHIFT 0
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_CS0_VDL_STEP_DEFAULT 0x00000000

/***************************************************************************
 *VDL_CONTROL_CS1 - DDR interface signal CS1 VDL control register
 ***************************************************************************/
/* DDR34_PHY_CONTROL_REGS_A_0 :: VDL_CONTROL_CS1 :: BUSY [31:31] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_CS1_BUSY_MASK  0x80000000
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_CS1_BUSY_SHIFT 31
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_CS1_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_CONTROL_REGS_A_0 :: VDL_CONTROL_CS1 :: reserved0 [30:17] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_CS1_reserved0_MASK 0x7ffe0000
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_CS1_reserved0_SHIFT 17

/* DDR34_PHY_CONTROL_REGS_A_0 :: VDL_CONTROL_CS1 :: DEFER [16:16] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_CS1_DEFER_MASK 0x00010000
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_CS1_DEFER_SHIFT 16
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_CS1_DEFER_DEFAULT 0x00000000

/* DDR34_PHY_CONTROL_REGS_A_0 :: VDL_CONTROL_CS1 :: reserved1 [15:09] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_CS1_reserved1_MASK 0x0000fe00
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_CS1_reserved1_SHIFT 9

/* DDR34_PHY_CONTROL_REGS_A_0 :: VDL_CONTROL_CS1 :: VDL_STEP [08:00] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_CS1_VDL_STEP_MASK 0x000001ff
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_CS1_VDL_STEP_SHIFT 0
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_CS1_VDL_STEP_DEFAULT 0x00000000

/***************************************************************************
 *VDL_CONTROL_CKE - DDR interface signal CKE0 VDL control register
 ***************************************************************************/
/* DDR34_PHY_CONTROL_REGS_A_0 :: VDL_CONTROL_CKE :: BUSY [31:31] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_CKE_BUSY_MASK  0x80000000
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_CKE_BUSY_SHIFT 31
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_CKE_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_CONTROL_REGS_A_0 :: VDL_CONTROL_CKE :: reserved0 [30:17] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_CKE_reserved0_MASK 0x7ffe0000
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_CKE_reserved0_SHIFT 17

/* DDR34_PHY_CONTROL_REGS_A_0 :: VDL_CONTROL_CKE :: DEFER [16:16] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_CKE_DEFER_MASK 0x00010000
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_CKE_DEFER_SHIFT 16
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_CKE_DEFER_DEFAULT 0x00000000

/* DDR34_PHY_CONTROL_REGS_A_0 :: VDL_CONTROL_CKE :: reserved1 [15:09] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_CKE_reserved1_MASK 0x0000fe00
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_CKE_reserved1_SHIFT 9

/* DDR34_PHY_CONTROL_REGS_A_0 :: VDL_CONTROL_CKE :: VDL_STEP [08:00] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_CKE_VDL_STEP_MASK 0x000001ff
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_CKE_VDL_STEP_SHIFT 0
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_CKE_VDL_STEP_DEFAULT 0x00000000

/***************************************************************************
 *VDL_CONTROL_RST_N - DDR interface signal RST_N VDL control register
 ***************************************************************************/
/* DDR34_PHY_CONTROL_REGS_A_0 :: VDL_CONTROL_RST_N :: BUSY [31:31] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_RST_N_BUSY_MASK 0x80000000
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_RST_N_BUSY_SHIFT 31
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_RST_N_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_CONTROL_REGS_A_0 :: VDL_CONTROL_RST_N :: reserved0 [30:17] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_RST_N_reserved0_MASK 0x7ffe0000
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_RST_N_reserved0_SHIFT 17

/* DDR34_PHY_CONTROL_REGS_A_0 :: VDL_CONTROL_RST_N :: DEFER [16:16] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_RST_N_DEFER_MASK 0x00010000
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_RST_N_DEFER_SHIFT 16
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_RST_N_DEFER_DEFAULT 0x00000000

/* DDR34_PHY_CONTROL_REGS_A_0 :: VDL_CONTROL_RST_N :: reserved1 [15:09] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_RST_N_reserved1_MASK 0x0000fe00
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_RST_N_reserved1_SHIFT 9

/* DDR34_PHY_CONTROL_REGS_A_0 :: VDL_CONTROL_RST_N :: VDL_STEP [08:00] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_RST_N_VDL_STEP_MASK 0x000001ff
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_RST_N_VDL_STEP_SHIFT 0
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_RST_N_VDL_STEP_DEFAULT 0x00000000

/***************************************************************************
 *VDL_CONTROL_DDR_CK - DDR interface signal DDR_CK VDL control register
 ***************************************************************************/
/* DDR34_PHY_CONTROL_REGS_A_0 :: VDL_CONTROL_DDR_CK :: BUSY [31:31] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_DDR_CK_BUSY_MASK 0x80000000
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_DDR_CK_BUSY_SHIFT 31
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_DDR_CK_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_CONTROL_REGS_A_0 :: VDL_CONTROL_DDR_CK :: reserved0 [30:17] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_DDR_CK_reserved0_MASK 0x7ffe0000
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_DDR_CK_reserved0_SHIFT 17

/* DDR34_PHY_CONTROL_REGS_A_0 :: VDL_CONTROL_DDR_CK :: DEFER [16:16] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_DDR_CK_DEFER_MASK 0x00010000
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_DDR_CK_DEFER_SHIFT 16
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_DDR_CK_DEFER_DEFAULT 0x00000000

/* DDR34_PHY_CONTROL_REGS_A_0 :: VDL_CONTROL_DDR_CK :: reserved1 [15:09] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_DDR_CK_reserved1_MASK 0x0000fe00
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_DDR_CK_reserved1_SHIFT 9

/* DDR34_PHY_CONTROL_REGS_A_0 :: VDL_CONTROL_DDR_CK :: VDL_STEP [08:00] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_DDR_CK_VDL_STEP_MASK 0x000001ff
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_DDR_CK_VDL_STEP_SHIFT 0
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_VDL_CONTROL_DDR_CK_VDL_STEP_DEFAULT 0x00000000

/***************************************************************************
 *COMMAND_REG1 - DRAM Command Register #1
 ***************************************************************************/
/* DDR34_PHY_CONTROL_REGS_A_0 :: COMMAND_REG1 :: MCP [31:31] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_COMMAND_REG1_MCP_MASK      0x80000000
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_COMMAND_REG1_MCP_SHIFT     31
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_COMMAND_REG1_MCP_DEFAULT   0x00000000

/* DDR34_PHY_CONTROL_REGS_A_0 :: COMMAND_REG1 :: reserved0 [30:09] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_COMMAND_REG1_reserved0_MASK 0x7ffffe00
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_COMMAND_REG1_reserved0_SHIFT 9

/* DDR34_PHY_CONTROL_REGS_A_0 :: COMMAND_REG1 :: REPEAT_CA [08:08] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_COMMAND_REG1_REPEAT_CA_MASK 0x00000100
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_COMMAND_REG1_REPEAT_CA_SHIFT 8
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_COMMAND_REG1_REPEAT_CA_DEFAULT 0x00000000

/* DDR34_PHY_CONTROL_REGS_A_0 :: COMMAND_REG1 :: CS1 [07:07] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_COMMAND_REG1_CS1_MASK      0x00000080
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_COMMAND_REG1_CS1_SHIFT     7
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_COMMAND_REG1_CS1_DEFAULT   0x00000000

/* DDR34_PHY_CONTROL_REGS_A_0 :: COMMAND_REG1 :: CS0 [06:06] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_COMMAND_REG1_CS0_MASK      0x00000040
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_COMMAND_REG1_CS0_SHIFT     6
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_COMMAND_REG1_CS0_DEFAULT   0x00000000

/* DDR34_PHY_CONTROL_REGS_A_0 :: COMMAND_REG1 :: CA [05:00] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_COMMAND_REG1_CA_MASK       0x0000003f
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_COMMAND_REG1_CA_SHIFT      0
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_COMMAND_REG1_CA_DEFAULT    0x00000000

/***************************************************************************
 *COMMAND_REG2 - DRAM Command Register #2
 ***************************************************************************/
/* DDR34_PHY_CONTROL_REGS_A_0 :: COMMAND_REG2 :: MCP [31:31] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_COMMAND_REG2_MCP_MASK      0x80000000
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_COMMAND_REG2_MCP_SHIFT     31
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_COMMAND_REG2_MCP_DEFAULT   0x00000000

/* DDR34_PHY_CONTROL_REGS_A_0 :: COMMAND_REG2 :: reserved0 [30:09] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_COMMAND_REG2_reserved0_MASK 0x7ffffe00
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_COMMAND_REG2_reserved0_SHIFT 9

/* DDR34_PHY_CONTROL_REGS_A_0 :: COMMAND_REG2 :: REPEAT_CA [08:08] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_COMMAND_REG2_REPEAT_CA_MASK 0x00000100
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_COMMAND_REG2_REPEAT_CA_SHIFT 8
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_COMMAND_REG2_REPEAT_CA_DEFAULT 0x00000000

/* DDR34_PHY_CONTROL_REGS_A_0 :: COMMAND_REG2 :: CS1 [07:07] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_COMMAND_REG2_CS1_MASK      0x00000080
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_COMMAND_REG2_CS1_SHIFT     7
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_COMMAND_REG2_CS1_DEFAULT   0x00000000

/* DDR34_PHY_CONTROL_REGS_A_0 :: COMMAND_REG2 :: CS0 [06:06] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_COMMAND_REG2_CS0_MASK      0x00000040
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_COMMAND_REG2_CS0_SHIFT     6
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_COMMAND_REG2_CS0_DEFAULT   0x00000000

/* DDR34_PHY_CONTROL_REGS_A_0 :: COMMAND_REG2 :: CA [05:00] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_COMMAND_REG2_CA_MASK       0x0000003f
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_COMMAND_REG2_CA_SHIFT      0
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_COMMAND_REG2_CA_DEFAULT    0x00000000

/***************************************************************************
 *COMMAND_REG3 - DRAM Command Register #3
 ***************************************************************************/
/* DDR34_PHY_CONTROL_REGS_A_0 :: COMMAND_REG3 :: MCP [31:31] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_COMMAND_REG3_MCP_MASK      0x80000000
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_COMMAND_REG3_MCP_SHIFT     31
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_COMMAND_REG3_MCP_DEFAULT   0x00000000

/* DDR34_PHY_CONTROL_REGS_A_0 :: COMMAND_REG3 :: reserved0 [30:09] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_COMMAND_REG3_reserved0_MASK 0x7ffffe00
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_COMMAND_REG3_reserved0_SHIFT 9

/* DDR34_PHY_CONTROL_REGS_A_0 :: COMMAND_REG3 :: REPEAT_CA [08:08] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_COMMAND_REG3_REPEAT_CA_MASK 0x00000100
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_COMMAND_REG3_REPEAT_CA_SHIFT 8
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_COMMAND_REG3_REPEAT_CA_DEFAULT 0x00000000

/* DDR34_PHY_CONTROL_REGS_A_0 :: COMMAND_REG3 :: CS1 [07:07] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_COMMAND_REG3_CS1_MASK      0x00000080
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_COMMAND_REG3_CS1_SHIFT     7
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_COMMAND_REG3_CS1_DEFAULT   0x00000000

/* DDR34_PHY_CONTROL_REGS_A_0 :: COMMAND_REG3 :: CS0 [06:06] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_COMMAND_REG3_CS0_MASK      0x00000040
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_COMMAND_REG3_CS0_SHIFT     6
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_COMMAND_REG3_CS0_DEFAULT   0x00000000

/* DDR34_PHY_CONTROL_REGS_A_0 :: COMMAND_REG3 :: CA [05:00] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_COMMAND_REG3_CA_MASK       0x0000003f
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_COMMAND_REG3_CA_SHIFT      0
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_COMMAND_REG3_CA_DEFAULT    0x00000000

/***************************************************************************
 *COMMAND_REG4 - DRAM Command Register #4
 ***************************************************************************/
/* DDR34_PHY_CONTROL_REGS_A_0 :: COMMAND_REG4 :: MCP [31:31] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_COMMAND_REG4_MCP_MASK      0x80000000
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_COMMAND_REG4_MCP_SHIFT     31
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_COMMAND_REG4_MCP_DEFAULT   0x00000000

/* DDR34_PHY_CONTROL_REGS_A_0 :: COMMAND_REG4 :: reserved0 [30:09] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_COMMAND_REG4_reserved0_MASK 0x7ffffe00
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_COMMAND_REG4_reserved0_SHIFT 9

/* DDR34_PHY_CONTROL_REGS_A_0 :: COMMAND_REG4 :: REPEAT_CA [08:08] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_COMMAND_REG4_REPEAT_CA_MASK 0x00000100
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_COMMAND_REG4_REPEAT_CA_SHIFT 8
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_COMMAND_REG4_REPEAT_CA_DEFAULT 0x00000000

/* DDR34_PHY_CONTROL_REGS_A_0 :: COMMAND_REG4 :: CS1 [07:07] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_COMMAND_REG4_CS1_MASK      0x00000080
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_COMMAND_REG4_CS1_SHIFT     7
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_COMMAND_REG4_CS1_DEFAULT   0x00000000

/* DDR34_PHY_CONTROL_REGS_A_0 :: COMMAND_REG4 :: CS0 [06:06] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_COMMAND_REG4_CS0_MASK      0x00000040
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_COMMAND_REG4_CS0_SHIFT     6
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_COMMAND_REG4_CS0_DEFAULT   0x00000000

/* DDR34_PHY_CONTROL_REGS_A_0 :: COMMAND_REG4 :: CA [05:00] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_COMMAND_REG4_CA_MASK       0x0000003f
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_COMMAND_REG4_CA_SHIFT      0
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_COMMAND_REG4_CA_DEFAULT    0x00000000

/***************************************************************************
 *MODE_REG1 - LPDDR4 Mode Register 1
 ***************************************************************************/
/* DDR34_PHY_CONTROL_REGS_A_0 :: MODE_REG1 :: reserved0 [31:09] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG1_reserved0_MASK   0xfffffe00
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG1_reserved0_SHIFT  9

/* DDR34_PHY_CONTROL_REGS_A_0 :: MODE_REG1 :: VALID [08:08] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG1_VALID_MASK       0x00000100
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG1_VALID_SHIFT      8
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG1_VALID_DEFAULT    0x00000000

/* DDR34_PHY_CONTROL_REGS_A_0 :: MODE_REG1 :: DATA [07:00] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG1_DATA_MASK        0x000000ff
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG1_DATA_SHIFT       0
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG1_DATA_DEFAULT     0x00000000

/***************************************************************************
 *MODE_REG2 - LPDDR4 Mode Register 2
 ***************************************************************************/
/* DDR34_PHY_CONTROL_REGS_A_0 :: MODE_REG2 :: reserved0 [31:09] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG2_reserved0_MASK   0xfffffe00
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG2_reserved0_SHIFT  9

/* DDR34_PHY_CONTROL_REGS_A_0 :: MODE_REG2 :: VALID [08:08] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG2_VALID_MASK       0x00000100
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG2_VALID_SHIFT      8
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG2_VALID_DEFAULT    0x00000000

/* DDR34_PHY_CONTROL_REGS_A_0 :: MODE_REG2 :: DATA [07:00] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG2_DATA_MASK        0x000000ff
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG2_DATA_SHIFT       0
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG2_DATA_DEFAULT     0x00000000

/***************************************************************************
 *MODE_REG3 - LPDDR4 Mode Register 3
 ***************************************************************************/
/* DDR34_PHY_CONTROL_REGS_A_0 :: MODE_REG3 :: reserved0 [31:09] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG3_reserved0_MASK   0xfffffe00
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG3_reserved0_SHIFT  9

/* DDR34_PHY_CONTROL_REGS_A_0 :: MODE_REG3 :: VALID [08:08] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG3_VALID_MASK       0x00000100
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG3_VALID_SHIFT      8
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG3_VALID_DEFAULT    0x00000000

/* DDR34_PHY_CONTROL_REGS_A_0 :: MODE_REG3 :: DATA [07:00] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG3_DATA_MASK        0x000000ff
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG3_DATA_SHIFT       0
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG3_DATA_DEFAULT     0x00000000

/***************************************************************************
 *MODE_REG4 - LPDDR4 Mode Register 4
 ***************************************************************************/
/* DDR34_PHY_CONTROL_REGS_A_0 :: MODE_REG4 :: reserved0 [31:09] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG4_reserved0_MASK   0xfffffe00
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG4_reserved0_SHIFT  9

/* DDR34_PHY_CONTROL_REGS_A_0 :: MODE_REG4 :: VALID [08:08] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG4_VALID_MASK       0x00000100
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG4_VALID_SHIFT      8
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG4_VALID_DEFAULT    0x00000000

/* DDR34_PHY_CONTROL_REGS_A_0 :: MODE_REG4 :: DATA [07:00] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG4_DATA_MASK        0x000000ff
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG4_DATA_SHIFT       0
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG4_DATA_DEFAULT     0x00000000

/***************************************************************************
 *MODE_REG10 - LPDDR4 Mode Register 10
 ***************************************************************************/
/* DDR34_PHY_CONTROL_REGS_A_0 :: MODE_REG10 :: reserved0 [31:09] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG10_reserved0_MASK  0xfffffe00
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG10_reserved0_SHIFT 9

/* DDR34_PHY_CONTROL_REGS_A_0 :: MODE_REG10 :: VALID [08:08] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG10_VALID_MASK      0x00000100
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG10_VALID_SHIFT     8
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG10_VALID_DEFAULT   0x00000000

/* DDR34_PHY_CONTROL_REGS_A_0 :: MODE_REG10 :: DATA [07:00] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG10_DATA_MASK       0x000000ff
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG10_DATA_SHIFT      0
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG10_DATA_DEFAULT    0x00000000

/***************************************************************************
 *MODE_REG11 - LPDDR4 Mode Register 11
 ***************************************************************************/
/* DDR34_PHY_CONTROL_REGS_A_0 :: MODE_REG11 :: reserved0 [31:09] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG11_reserved0_MASK  0xfffffe00
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG11_reserved0_SHIFT 9

/* DDR34_PHY_CONTROL_REGS_A_0 :: MODE_REG11 :: VALID [08:08] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG11_VALID_MASK      0x00000100
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG11_VALID_SHIFT     8
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG11_VALID_DEFAULT   0x00000000

/* DDR34_PHY_CONTROL_REGS_A_0 :: MODE_REG11 :: DATA [07:00] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG11_DATA_MASK       0x000000ff
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG11_DATA_SHIFT      0
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG11_DATA_DEFAULT    0x00000000

/***************************************************************************
 *MODE_REG12 - LPDDR4 Mode Register 12
 ***************************************************************************/
/* DDR34_PHY_CONTROL_REGS_A_0 :: MODE_REG12 :: reserved0 [31:09] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG12_reserved0_MASK  0xfffffe00
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG12_reserved0_SHIFT 9

/* DDR34_PHY_CONTROL_REGS_A_0 :: MODE_REG12 :: VALID [08:08] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG12_VALID_MASK      0x00000100
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG12_VALID_SHIFT     8
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG12_VALID_DEFAULT   0x00000000

/* DDR34_PHY_CONTROL_REGS_A_0 :: MODE_REG12 :: DATA [07:00] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG12_DATA_MASK       0x000000ff
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG12_DATA_SHIFT      0
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG12_DATA_DEFAULT    0x00000000

/***************************************************************************
 *MODE_REG13 - LPDDR4 Mode Register 13
 ***************************************************************************/
/* DDR34_PHY_CONTROL_REGS_A_0 :: MODE_REG13 :: reserved0 [31:09] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG13_reserved0_MASK  0xfffffe00
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG13_reserved0_SHIFT 9

/* DDR34_PHY_CONTROL_REGS_A_0 :: MODE_REG13 :: VALID [08:08] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG13_VALID_MASK      0x00000100
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG13_VALID_SHIFT     8
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG13_VALID_DEFAULT   0x00000000

/* DDR34_PHY_CONTROL_REGS_A_0 :: MODE_REG13 :: DATA [07:00] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG13_DATA_MASK       0x000000ff
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG13_DATA_SHIFT      0
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG13_DATA_DEFAULT    0x00000000

/***************************************************************************
 *MODE_REG14 - LPDDR4 Mode Register 14
 ***************************************************************************/
/* DDR34_PHY_CONTROL_REGS_A_0 :: MODE_REG14 :: reserved0 [31:09] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG14_reserved0_MASK  0xfffffe00
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG14_reserved0_SHIFT 9

/* DDR34_PHY_CONTROL_REGS_A_0 :: MODE_REG14 :: VALID [08:08] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG14_VALID_MASK      0x00000100
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG14_VALID_SHIFT     8
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG14_VALID_DEFAULT   0x00000000

/* DDR34_PHY_CONTROL_REGS_A_0 :: MODE_REG14 :: DATA [07:00] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG14_DATA_MASK       0x000000ff
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG14_DATA_SHIFT      0
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG14_DATA_DEFAULT    0x00000000

/***************************************************************************
 *MODE_REG15 - LPDDR4 Mode Register 15
 ***************************************************************************/
/* DDR34_PHY_CONTROL_REGS_A_0 :: MODE_REG15 :: reserved0 [31:09] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG15_reserved0_MASK  0xfffffe00
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG15_reserved0_SHIFT 9

/* DDR34_PHY_CONTROL_REGS_A_0 :: MODE_REG15 :: VALID [08:08] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG15_VALID_MASK      0x00000100
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG15_VALID_SHIFT     8
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG15_VALID_DEFAULT   0x00000000

/* DDR34_PHY_CONTROL_REGS_A_0 :: MODE_REG15 :: DATA [07:00] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG15_DATA_MASK       0x000000ff
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG15_DATA_SHIFT      0
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG15_DATA_DEFAULT    0x00000000

/***************************************************************************
 *MODE_REG16 - LPDDR4 Mode Register 16
 ***************************************************************************/
/* DDR34_PHY_CONTROL_REGS_A_0 :: MODE_REG16 :: reserved0 [31:09] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG16_reserved0_MASK  0xfffffe00
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG16_reserved0_SHIFT 9

/* DDR34_PHY_CONTROL_REGS_A_0 :: MODE_REG16 :: VALID [08:08] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG16_VALID_MASK      0x00000100
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG16_VALID_SHIFT     8
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG16_VALID_DEFAULT   0x00000000

/* DDR34_PHY_CONTROL_REGS_A_0 :: MODE_REG16 :: DATA [07:00] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG16_DATA_MASK       0x000000ff
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG16_DATA_SHIFT      0
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG16_DATA_DEFAULT    0x00000000

/***************************************************************************
 *MODE_REG17 - LPDDR4 Mode Register 17
 ***************************************************************************/
/* DDR34_PHY_CONTROL_REGS_A_0 :: MODE_REG17 :: reserved0 [31:09] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG17_reserved0_MASK  0xfffffe00
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG17_reserved0_SHIFT 9

/* DDR34_PHY_CONTROL_REGS_A_0 :: MODE_REG17 :: VALID [08:08] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG17_VALID_MASK      0x00000100
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG17_VALID_SHIFT     8
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG17_VALID_DEFAULT   0x00000000

/* DDR34_PHY_CONTROL_REGS_A_0 :: MODE_REG17 :: DATA [07:00] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG17_DATA_MASK       0x000000ff
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG17_DATA_SHIFT      0
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG17_DATA_DEFAULT    0x00000000

/***************************************************************************
 *MODE_REG20 - LPDDR4 Mode Register 20
 ***************************************************************************/
/* DDR34_PHY_CONTROL_REGS_A_0 :: MODE_REG20 :: reserved0 [31:09] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG20_reserved0_MASK  0xfffffe00
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG20_reserved0_SHIFT 9

/* DDR34_PHY_CONTROL_REGS_A_0 :: MODE_REG20 :: VALID [08:08] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG20_VALID_MASK      0x00000100
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG20_VALID_SHIFT     8
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG20_VALID_DEFAULT   0x00000000

/* DDR34_PHY_CONTROL_REGS_A_0 :: MODE_REG20 :: DATA [07:00] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG20_DATA_MASK       0x000000ff
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG20_DATA_SHIFT      0
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG20_DATA_DEFAULT    0x00000000

/***************************************************************************
 *MODE_REG22 - LPDDR4 Mode Register 22
 ***************************************************************************/
/* DDR34_PHY_CONTROL_REGS_A_0 :: MODE_REG22 :: reserved0 [31:09] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG22_reserved0_MASK  0xfffffe00
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG22_reserved0_SHIFT 9

/* DDR34_PHY_CONTROL_REGS_A_0 :: MODE_REG22 :: VALID [08:08] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG22_VALID_MASK      0x00000100
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG22_VALID_SHIFT     8
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG22_VALID_DEFAULT   0x00000000

/* DDR34_PHY_CONTROL_REGS_A_0 :: MODE_REG22 :: DATA [07:00] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG22_DATA_MASK       0x000000ff
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG22_DATA_SHIFT      0
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG22_DATA_DEFAULT    0x00000000

/***************************************************************************
 *MODE_REG23 - LPDDR4 Mode Register 23
 ***************************************************************************/
/* DDR34_PHY_CONTROL_REGS_A_0 :: MODE_REG23 :: reserved0 [31:09] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG23_reserved0_MASK  0xfffffe00
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG23_reserved0_SHIFT 9

/* DDR34_PHY_CONTROL_REGS_A_0 :: MODE_REG23 :: VALID [08:08] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG23_VALID_MASK      0x00000100
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG23_VALID_SHIFT     8
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG23_VALID_DEFAULT   0x00000000

/* DDR34_PHY_CONTROL_REGS_A_0 :: MODE_REG23 :: DATA [07:00] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG23_DATA_MASK       0x000000ff
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG23_DATA_SHIFT      0
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG23_DATA_DEFAULT    0x00000000

/***************************************************************************
 *MODE_REG24 - LPDDR4 Mode Register 24
 ***************************************************************************/
/* DDR34_PHY_CONTROL_REGS_A_0 :: MODE_REG24 :: reserved0 [31:09] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG24_reserved0_MASK  0xfffffe00
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG24_reserved0_SHIFT 9

/* DDR34_PHY_CONTROL_REGS_A_0 :: MODE_REG24 :: VALID [08:08] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG24_VALID_MASK      0x00000100
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG24_VALID_SHIFT     8
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG24_VALID_DEFAULT   0x00000000

/* DDR34_PHY_CONTROL_REGS_A_0 :: MODE_REG24 :: DATA [07:00] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG24_DATA_MASK       0x000000ff
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG24_DATA_SHIFT      0
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG24_DATA_DEFAULT    0x00000000

/***************************************************************************
 *MODE_REG32 - LPDDR4 Mode Register 32
 ***************************************************************************/
/* DDR34_PHY_CONTROL_REGS_A_0 :: MODE_REG32 :: reserved0 [31:09] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG32_reserved0_MASK  0xfffffe00
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG32_reserved0_SHIFT 9

/* DDR34_PHY_CONTROL_REGS_A_0 :: MODE_REG32 :: VALID [08:08] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG32_VALID_MASK      0x00000100
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG32_VALID_SHIFT     8
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG32_VALID_DEFAULT   0x00000000

/* DDR34_PHY_CONTROL_REGS_A_0 :: MODE_REG32 :: DATA [07:00] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG32_DATA_MASK       0x000000ff
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG32_DATA_SHIFT      0
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG32_DATA_DEFAULT    0x00000000

/***************************************************************************
 *MODE_REG40 - LPDDR4 Mode Register 40
 ***************************************************************************/
/* DDR34_PHY_CONTROL_REGS_A_0 :: MODE_REG40 :: reserved0 [31:09] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG40_reserved0_MASK  0xfffffe00
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG40_reserved0_SHIFT 9

/* DDR34_PHY_CONTROL_REGS_A_0 :: MODE_REG40 :: VALID [08:08] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG40_VALID_MASK      0x00000100
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG40_VALID_SHIFT     8
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG40_VALID_DEFAULT   0x00000000

/* DDR34_PHY_CONTROL_REGS_A_0 :: MODE_REG40 :: DATA [07:00] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG40_DATA_MASK       0x000000ff
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG40_DATA_SHIFT      0
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG40_DATA_DEFAULT    0x00000000

/***************************************************************************
 *AUTO_OEB_CONTROL - Auto_oeb Control register
 ***************************************************************************/
/* DDR34_PHY_CONTROL_REGS_A_0 :: AUTO_OEB_CONTROL :: reserved0 [31:02] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_AUTO_OEB_CONTROL_reserved0_MASK 0xfffffffc
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_AUTO_OEB_CONTROL_reserved0_SHIFT 2

/* DDR34_PHY_CONTROL_REGS_A_0 :: AUTO_OEB_CONTROL :: ENABLE_CS_IDLE [01:01] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_AUTO_OEB_CONTROL_ENABLE_CS_IDLE_MASK 0x00000002
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_AUTO_OEB_CONTROL_ENABLE_CS_IDLE_SHIFT 1
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_AUTO_OEB_CONTROL_ENABLE_CS_IDLE_DEFAULT 0x00000000

/* DDR34_PHY_CONTROL_REGS_A_0 :: AUTO_OEB_CONTROL :: AUTO_OEB_ENABLE [00:00] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_AUTO_OEB_CONTROL_AUTO_OEB_ENABLE_MASK 0x00000001
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_AUTO_OEB_CONTROL_AUTO_OEB_ENABLE_SHIFT 0
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_AUTO_OEB_CONTROL_AUTO_OEB_ENABLE_DEFAULT 0x00000000

/***************************************************************************
 *STANDBY_CONTROL - Standby Control register
 ***************************************************************************/
/* DDR34_PHY_CONTROL_REGS_A_0 :: STANDBY_CONTROL :: reserved0 [31:05] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_STANDBY_CONTROL_reserved0_MASK 0xffffffe0
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_STANDBY_CONTROL_reserved0_SHIFT 5

/* DDR34_PHY_CONTROL_REGS_A_0 :: STANDBY_CONTROL :: PHY_STANDBY [04:04] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_STANDBY_CONTROL_PHY_STANDBY_MASK 0x00000010
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_STANDBY_CONTROL_PHY_STANDBY_SHIFT 4
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_STANDBY_CONTROL_PHY_STANDBY_DEFAULT 0x00000000

/* DDR34_PHY_CONTROL_REGS_A_0 :: STANDBY_CONTROL :: FORCE_CKE_RST_N [03:03] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_STANDBY_CONTROL_FORCE_CKE_RST_N_MASK 0x00000008
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_STANDBY_CONTROL_FORCE_CKE_RST_N_SHIFT 3
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_STANDBY_CONTROL_FORCE_CKE_RST_N_DEFAULT 0x00000001

/* DDR34_PHY_CONTROL_REGS_A_0 :: STANDBY_CONTROL :: RST_N [02:02] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_STANDBY_CONTROL_RST_N_MASK 0x00000004
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_STANDBY_CONTROL_RST_N_SHIFT 2
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_STANDBY_CONTROL_RST_N_DEFAULT 0x00000000

/* DDR34_PHY_CONTROL_REGS_A_0 :: STANDBY_CONTROL :: CKE [01:01] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_STANDBY_CONTROL_CKE_MASK   0x00000002
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_STANDBY_CONTROL_CKE_SHIFT  1
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_STANDBY_CONTROL_CKE_DEFAULT 0x00000000

/* DDR34_PHY_CONTROL_REGS_A_0 :: STANDBY_CONTROL :: BIT_PIPE_RESET [00:00] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_STANDBY_CONTROL_BIT_PIPE_RESET_MASK 0x00000001
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_STANDBY_CONTROL_BIT_PIPE_RESET_SHIFT 0
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_STANDBY_CONTROL_BIT_PIPE_RESET_DEFAULT 0x00000001

/***************************************************************************
 *DEBUG_FREEZE_ENABLE - Freeze-on-error enable register
 ***************************************************************************/
/* DDR34_PHY_CONTROL_REGS_A_0 :: DEBUG_FREEZE_ENABLE :: reserved0 [31:03] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_DEBUG_FREEZE_ENABLE_reserved0_MASK 0xfffffff8
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_DEBUG_FREEZE_ENABLE_reserved0_SHIFT 3

/* DDR34_PHY_CONTROL_REGS_A_0 :: DEBUG_FREEZE_ENABLE :: SNOOP [02:02] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_DEBUG_FREEZE_ENABLE_SNOOP_MASK 0x00000004
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_DEBUG_FREEZE_ENABLE_SNOOP_SHIFT 2
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_DEBUG_FREEZE_ENABLE_SNOOP_DEFAULT 0x00000000

/* DDR34_PHY_CONTROL_REGS_A_0 :: DEBUG_FREEZE_ENABLE :: BL1 [01:01] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_DEBUG_FREEZE_ENABLE_BL1_MASK 0x00000002
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_DEBUG_FREEZE_ENABLE_BL1_SHIFT 1
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_DEBUG_FREEZE_ENABLE_BL1_DEFAULT 0x00000000

/* DDR34_PHY_CONTROL_REGS_A_0 :: DEBUG_FREEZE_ENABLE :: BL0 [00:00] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_DEBUG_FREEZE_ENABLE_BL0_MASK 0x00000001
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_DEBUG_FREEZE_ENABLE_BL0_SHIFT 0
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_DEBUG_FREEZE_ENABLE_BL0_DEFAULT 0x00000000

/***************************************************************************
 *DFI_CNTRL - DFI Interface Ownership Control register
 ***************************************************************************/
/* DDR34_PHY_CONTROL_REGS_A_0 :: DFI_CNTRL :: reserved0 [31:03] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_DFI_CNTRL_reserved0_MASK   0xfffffff8
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_DFI_CNTRL_reserved0_SHIFT  3

/* DDR34_PHY_CONTROL_REGS_A_0 :: DFI_CNTRL :: ACK_ENABLE [02:02] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_DFI_CNTRL_ACK_ENABLE_MASK  0x00000004
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_DFI_CNTRL_ACK_ENABLE_SHIFT 2
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_DFI_CNTRL_ACK_ENABLE_DEFAULT 0x00000000

/* DDR34_PHY_CONTROL_REGS_A_0 :: DFI_CNTRL :: ACK_STATUS [01:01] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_DFI_CNTRL_ACK_STATUS_MASK  0x00000002
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_DFI_CNTRL_ACK_STATUS_SHIFT 1
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_DFI_CNTRL_ACK_STATUS_DEFAULT 0x00000000

/* DDR34_PHY_CONTROL_REGS_A_0 :: DFI_CNTRL :: ASSERT_REQ [00:00] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_DFI_CNTRL_ASSERT_REQ_MASK  0x00000001
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_DFI_CNTRL_ASSERT_REQ_SHIFT 0
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_DFI_CNTRL_ASSERT_REQ_DEFAULT 0x00000001

/***************************************************************************
 *CLOCK_IDLE - Clock Idle Register
 ***************************************************************************/
/* DDR34_PHY_CONTROL_REGS_A_0 :: CLOCK_IDLE :: reserved0 [31:02] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_CLOCK_IDLE_reserved0_MASK  0xfffffffc
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_CLOCK_IDLE_reserved0_SHIFT 2

/* DDR34_PHY_CONTROL_REGS_A_0 :: CLOCK_IDLE :: MEMC_CLOCK [01:01] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_CLOCK_IDLE_MEMC_CLOCK_MASK 0x00000002
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_CLOCK_IDLE_MEMC_CLOCK_SHIFT 1
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_CLOCK_IDLE_MEMC_CLOCK_DEFAULT 0x00000001

/* DDR34_PHY_CONTROL_REGS_A_0 :: CLOCK_IDLE :: BIT_CLOCK [00:00] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_CLOCK_IDLE_BIT_CLOCK_MASK  0x00000001
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_CLOCK_IDLE_BIT_CLOCK_SHIFT 0
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_CLOCK_IDLE_BIT_CLOCK_DEFAULT 0x00000000

/***************************************************************************
 *CA_BIT_CELL_DDR_CLK_CONTROL - Address and Control bit cell ddr clock control.
 ***************************************************************************/
/* DDR34_PHY_CONTROL_REGS_A_0 :: CA_BIT_CELL_DDR_CLK_CONTROL :: reserved0 [31:10] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_CA_BIT_CELL_DDR_CLK_CONTROL_reserved0_MASK 0xfffffc00
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_CA_BIT_CELL_DDR_CLK_CONTROL_reserved0_SHIFT 10

/* DDR34_PHY_CONTROL_REGS_A_0 :: CA_BIT_CELL_DDR_CLK_CONTROL :: GATE_ENABLE [09:00] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_CA_BIT_CELL_DDR_CLK_CONTROL_GATE_ENABLE_MASK 0x000003ff
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_CA_BIT_CELL_DDR_CLK_CONTROL_GATE_ENABLE_SHIFT 0
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_CA_BIT_CELL_DDR_CLK_CONTROL_GATE_ENABLE_DEFAULT 0x000003ff

/***************************************************************************
 *CA_DEFAULT - Address and Control default register
 ***************************************************************************/
/* DDR34_PHY_CONTROL_REGS_A_0 :: CA_DEFAULT :: reserved0 [31:11] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_CA_DEFAULT_reserved0_MASK  0xfffff800
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_CA_DEFAULT_reserved0_SHIFT 11

/* DDR34_PHY_CONTROL_REGS_A_0 :: CA_DEFAULT :: USE_DFI [10:10] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_CA_DEFAULT_USE_DFI_MASK    0x00000400
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_CA_DEFAULT_USE_DFI_SHIFT   10
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_CA_DEFAULT_USE_DFI_DEFAULT 0x00000000

/* DDR34_PHY_CONTROL_REGS_A_0 :: CA_DEFAULT :: RST [09:09] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_CA_DEFAULT_RST_MASK        0x00000200
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_CA_DEFAULT_RST_SHIFT       9
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_CA_DEFAULT_RST_DEFAULT     0x00000000

/* DDR34_PHY_CONTROL_REGS_A_0 :: CA_DEFAULT :: CKE [08:08] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_CA_DEFAULT_CKE_MASK        0x00000100
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_CA_DEFAULT_CKE_SHIFT       8
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_CA_DEFAULT_CKE_DEFAULT     0x00000000

/* DDR34_PHY_CONTROL_REGS_A_0 :: CA_DEFAULT :: CS [07:06] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_CA_DEFAULT_CS_MASK         0x000000c0
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_CA_DEFAULT_CS_SHIFT        6
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_CA_DEFAULT_CS_DEFAULT      0x00000000

/* DDR34_PHY_CONTROL_REGS_A_0 :: CA_DEFAULT :: CA [05:00] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_CA_DEFAULT_CA_MASK         0x0000003f
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_CA_DEFAULT_CA_SHIFT        0
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_CA_DEFAULT_CA_DEFAULT      0x00000000

/***************************************************************************
 *CA_READBACK - Address and Control Readback register
 ***************************************************************************/
/* DDR34_PHY_CONTROL_REGS_A_0 :: CA_READBACK :: reserved0 [31:10] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_CA_READBACK_reserved0_MASK 0xfffffc00
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_CA_READBACK_reserved0_SHIFT 10

/* DDR34_PHY_CONTROL_REGS_A_0 :: CA_READBACK :: CKC [09:09] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_CA_READBACK_CKC_MASK       0x00000200
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_CA_READBACK_CKC_SHIFT      9

/* DDR34_PHY_CONTROL_REGS_A_0 :: CA_READBACK :: CKT [08:08] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_CA_READBACK_CKT_MASK       0x00000100
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_CA_READBACK_CKT_SHIFT      8

/* DDR34_PHY_CONTROL_REGS_A_0 :: CA_READBACK :: CS [07:06] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_CA_READBACK_CS_MASK        0x000000c0
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_CA_READBACK_CS_SHIFT       6

/* DDR34_PHY_CONTROL_REGS_A_0 :: CA_READBACK :: CA [05:00] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_CA_READBACK_CA_MASK        0x0000003f
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_CA_READBACK_CA_SHIFT       0

/***************************************************************************
 *UPDATE_VDL - Update VDL control register
 ***************************************************************************/
/* DDR34_PHY_CONTROL_REGS_A_0 :: UPDATE_VDL :: reserved0 [31:07] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_UPDATE_VDL_reserved0_MASK  0xffffff80
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_UPDATE_VDL_reserved0_SHIFT 7

/* DDR34_PHY_CONTROL_REGS_A_0 :: UPDATE_VDL :: MODE [06:04] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_UPDATE_VDL_MODE_MASK       0x00000070
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_UPDATE_VDL_MODE_SHIFT      4
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_UPDATE_VDL_MODE_DEFAULT    0x00000000

/* DDR34_PHY_CONTROL_REGS_A_0 :: UPDATE_VDL :: reserved1 [03:02] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_UPDATE_VDL_reserved1_MASK  0x0000000c
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_UPDATE_VDL_reserved1_SHIFT 2

/* DDR34_PHY_CONTROL_REGS_A_0 :: UPDATE_VDL :: DISABLE_INPUT [01:01] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_UPDATE_VDL_DISABLE_INPUT_MASK 0x00000002
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_UPDATE_VDL_DISABLE_INPUT_SHIFT 1
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_UPDATE_VDL_DISABLE_INPUT_DEFAULT 0x00000000

/* DDR34_PHY_CONTROL_REGS_A_0 :: UPDATE_VDL :: ENABLE [00:00] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_UPDATE_VDL_ENABLE_MASK     0x00000001
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_UPDATE_VDL_ENABLE_SHIFT    0
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_UPDATE_VDL_ENABLE_DEFAULT  0x00000000

/***************************************************************************
 *SNOOP_CTL - Snoop control register
 ***************************************************************************/
/* DDR34_PHY_CONTROL_REGS_A_0 :: SNOOP_CTL :: reserved0 [31:25] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_SNOOP_CTL_reserved0_MASK   0xfe000000
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_SNOOP_CTL_reserved0_SHIFT  25

/* DDR34_PHY_CONTROL_REGS_A_0 :: SNOOP_CTL :: DQS_OSC_CLR [24:24] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_SNOOP_CTL_DQS_OSC_CLR_MASK 0x01000000
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_SNOOP_CTL_DQS_OSC_CLR_SHIFT 24
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_SNOOP_CTL_DQS_OSC_CLR_DEFAULT 0x00000000

/* DDR34_PHY_CONTROL_REGS_A_0 :: SNOOP_CTL :: DQS_OSC_ENABLE [23:23] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_SNOOP_CTL_DQS_OSC_ENABLE_MASK 0x00800000
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_SNOOP_CTL_DQS_OSC_ENABLE_SHIFT 23
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_SNOOP_CTL_DQS_OSC_ENABLE_DEFAULT 0x00000000

/* DDR34_PHY_CONTROL_REGS_A_0 :: SNOOP_CTL :: SNOOP_CHECK_CLR [22:22] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_SNOOP_CTL_SNOOP_CHECK_CLR_MASK 0x00400000
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_SNOOP_CTL_SNOOP_CHECK_CLR_SHIFT 22
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_SNOOP_CTL_SNOOP_CHECK_CLR_DEFAULT 0x00000000

/* DDR34_PHY_CONTROL_REGS_A_0 :: SNOOP_CTL :: SNOOP_CHECK_CNT [21:17] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_SNOOP_CTL_SNOOP_CHECK_CNT_MASK 0x003e0000
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_SNOOP_CTL_SNOOP_CHECK_CNT_SHIFT 17
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_SNOOP_CTL_SNOOP_CHECK_CNT_DEFAULT 0x00000014

/* DDR34_PHY_CONTROL_REGS_A_0 :: SNOOP_CTL :: CONTINUOUS_TRIG_CNT [16:11] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_SNOOP_CTL_CONTINUOUS_TRIG_CNT_MASK 0x0001f800
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_SNOOP_CTL_CONTINUOUS_TRIG_CNT_SHIFT 11
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_SNOOP_CTL_CONTINUOUS_TRIG_CNT_DEFAULT 0x00000003

/* DDR34_PHY_CONTROL_REGS_A_0 :: SNOOP_CTL :: CONTINUOUS_TRIG_EN [10:10] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_SNOOP_CTL_CONTINUOUS_TRIG_EN_MASK 0x00000400
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_SNOOP_CTL_CONTINUOUS_TRIG_EN_SHIFT 10
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_SNOOP_CTL_CONTINUOUS_TRIG_EN_DEFAULT 0x00000000

/* DDR34_PHY_CONTROL_REGS_A_0 :: SNOOP_CTL :: SNOOP_CMD_TRIG_DELAY [09:04] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_SNOOP_CTL_SNOOP_CMD_TRIG_DELAY_MASK 0x000003f0
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_SNOOP_CTL_SNOOP_CMD_TRIG_DELAY_SHIFT 4
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_SNOOP_CTL_SNOOP_CMD_TRIG_DELAY_DEFAULT 0x00000000

/* DDR34_PHY_CONTROL_REGS_A_0 :: SNOOP_CTL :: SNOOP_CMD_TRIG_EN [03:03] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_SNOOP_CTL_SNOOP_CMD_TRIG_EN_MASK 0x00000008
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_SNOOP_CTL_SNOOP_CMD_TRIG_EN_SHIFT 3
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_SNOOP_CTL_SNOOP_CMD_TRIG_EN_DEFAULT 0x00000000

/* DDR34_PHY_CONTROL_REGS_A_0 :: SNOOP_CTL :: VDL_ENABLE [02:00] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_SNOOP_CTL_VDL_ENABLE_MASK  0x00000007
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_SNOOP_CTL_VDL_ENABLE_SHIFT 0
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_SNOOP_CTL_VDL_ENABLE_DEFAULT 0x00000000

/***************************************************************************
 *SNOOP_STATUS - Snoop status register
 ***************************************************************************/
/* DDR34_PHY_CONTROL_REGS_A_0 :: SNOOP_STATUS :: reserved0 [31:04] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_SNOOP_STATUS_reserved0_MASK 0xfffffff0
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_SNOOP_STATUS_reserved0_SHIFT 4

/* DDR34_PHY_CONTROL_REGS_A_0 :: SNOOP_STATUS :: DQS_OSC_INVALID [03:03] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_SNOOP_STATUS_DQS_OSC_INVALID_MASK 0x00000008
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_SNOOP_STATUS_DQS_OSC_INVALID_SHIFT 3
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_SNOOP_STATUS_DQS_OSC_INVALID_DEFAULT 0x00000000

/* DDR34_PHY_CONTROL_REGS_A_0 :: SNOOP_STATUS :: SNOOP_CHECK_ERROR [02:02] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_SNOOP_STATUS_SNOOP_CHECK_ERROR_MASK 0x00000004
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_SNOOP_STATUS_SNOOP_CHECK_ERROR_SHIFT 2
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_SNOOP_STATUS_SNOOP_CHECK_ERROR_DEFAULT 0x00000000

/* DDR34_PHY_CONTROL_REGS_A_0 :: SNOOP_STATUS :: SNOOP_CMD_TRIG_EN_BUSY [01:01] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_SNOOP_STATUS_SNOOP_CMD_TRIG_EN_BUSY_MASK 0x00000002
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_SNOOP_STATUS_SNOOP_CMD_TRIG_EN_BUSY_SHIFT 1
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_SNOOP_STATUS_SNOOP_CMD_TRIG_EN_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_CONTROL_REGS_A_0 :: SNOOP_STATUS :: COMMAND_REG_PENDING [00:00] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_SNOOP_STATUS_COMMAND_REG_PENDING_MASK 0x00000001
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_SNOOP_STATUS_COMMAND_REG_PENDING_SHIFT 0
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_SNOOP_STATUS_COMMAND_REG_PENDING_DEFAULT 0x00000000

/***************************************************************************
 *SNOOP_TRIGGER - Update VDL snoop control register
 ***************************************************************************/
/* DDR34_PHY_CONTROL_REGS_A_0 :: SNOOP_TRIGGER :: reserved0 [31:27] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_SNOOP_TRIGGER_reserved0_MASK 0xf8000000
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_SNOOP_TRIGGER_reserved0_SHIFT 27

/* DDR34_PHY_CONTROL_REGS_A_0 :: SNOOP_TRIGGER :: SECOND_CYCLE_CA [26:21] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_SNOOP_TRIGGER_SECOND_CYCLE_CA_MASK 0x07e00000
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_SNOOP_TRIGGER_SECOND_CYCLE_CA_SHIFT 21
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_SNOOP_TRIGGER_SECOND_CYCLE_CA_DEFAULT 0x00000000

/* DDR34_PHY_CONTROL_REGS_A_0 :: SNOOP_TRIGGER :: SECOND_CYCLE_CA_MASK [20:15] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_SNOOP_TRIGGER_SECOND_CYCLE_CA_MASK_MASK 0x001f8000
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_SNOOP_TRIGGER_SECOND_CYCLE_CA_MASK_SHIFT 15
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_SNOOP_TRIGGER_SECOND_CYCLE_CA_MASK_DEFAULT 0x00000000

/* DDR34_PHY_CONTROL_REGS_A_0 :: SNOOP_TRIGGER :: FIRST_CYCLE_CA [14:09] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_SNOOP_TRIGGER_FIRST_CYCLE_CA_MASK 0x00007e00
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_SNOOP_TRIGGER_FIRST_CYCLE_CA_SHIFT 9
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_SNOOP_TRIGGER_FIRST_CYCLE_CA_DEFAULT 0x00000000

/* DDR34_PHY_CONTROL_REGS_A_0 :: SNOOP_TRIGGER :: FIRST_CYCLE_CA_MASK [08:03] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_SNOOP_TRIGGER_FIRST_CYCLE_CA_MASK_MASK 0x000001f8
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_SNOOP_TRIGGER_FIRST_CYCLE_CA_MASK_SHIFT 3
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_SNOOP_TRIGGER_FIRST_CYCLE_CA_MASK_DEFAULT 0x00000000

/* DDR34_PHY_CONTROL_REGS_A_0 :: SNOOP_TRIGGER :: CS_MASK [02:00] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_SNOOP_TRIGGER_CS_MASK_MASK 0x00000007
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_SNOOP_TRIGGER_CS_MASK_SHIFT 0
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_SNOOP_TRIGGER_CS_MASK_DEFAULT 0x00000005

/***************************************************************************
 *CBT_CTL - Command Bus Training control register
 ***************************************************************************/
/* DDR34_PHY_CONTROL_REGS_A_0 :: CBT_CTL :: reserved0 [31:15] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_CBT_CTL_reserved0_MASK     0xffff8000
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_CBT_CTL_reserved0_SHIFT    15

/* DDR34_PHY_CONTROL_REGS_A_0 :: CBT_CTL :: HALF_CYCLE_CS [14:14] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_CBT_CTL_HALF_CYCLE_CS_MASK 0x00004000
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_CBT_CTL_HALF_CYCLE_CS_SHIFT 14
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_CBT_CTL_HALF_CYCLE_CS_DEFAULT 0x00000000

/* DDR34_PHY_CONTROL_REGS_A_0 :: CBT_CTL :: RANDOM_CA [13:13] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_CBT_CTL_RANDOM_CA_MASK     0x00002000
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_CBT_CTL_RANDOM_CA_SHIFT    13
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_CBT_CTL_RANDOM_CA_DEFAULT  0x00000000

/* DDR34_PHY_CONTROL_REGS_A_0 :: CBT_CTL :: CBT_EN [12:12] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_CBT_CTL_CBT_EN_MASK        0x00001000
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_CBT_CTL_CBT_EN_SHIFT       12
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_CBT_CTL_CBT_EN_DEFAULT     0x00000000

/* DDR34_PHY_CONTROL_REGS_A_0 :: CBT_CTL :: SAMPLE_DQ [11:06] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_CBT_CTL_SAMPLE_DQ_MASK     0x00000fc0
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_CBT_CTL_SAMPLE_DQ_SHIFT    6
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_CBT_CTL_SAMPLE_DQ_DEFAULT  0x00000000

/* DDR34_PHY_CONTROL_REGS_A_0 :: CBT_CTL :: INHIBIT_DQ [05:00] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_CBT_CTL_INHIBIT_DQ_MASK    0x0000003f
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_CBT_CTL_INHIBIT_DQ_SHIFT   0
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_CBT_CTL_INHIBIT_DQ_DEFAULT 0x00000000

/***************************************************************************
 *LEAKAGE_TEST - Leakage test control register
 ***************************************************************************/
/* DDR34_PHY_CONTROL_REGS_A_0 :: LEAKAGE_TEST :: reserved0 [31:10] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_LEAKAGE_TEST_reserved0_MASK 0xfffffc00
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_LEAKAGE_TEST_reserved0_SHIFT 10

/* DDR34_PHY_CONTROL_REGS_A_0 :: LEAKAGE_TEST :: DRIVE_HI [09:09] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_LEAKAGE_TEST_DRIVE_HI_MASK 0x00000200
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_LEAKAGE_TEST_DRIVE_HI_SHIFT 9
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_LEAKAGE_TEST_DRIVE_HI_DEFAULT 0x00000000

/* DDR34_PHY_CONTROL_REGS_A_0 :: LEAKAGE_TEST :: DELAY [08:01] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_LEAKAGE_TEST_DELAY_MASK    0x000001fe
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_LEAKAGE_TEST_DELAY_SHIFT   1
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_LEAKAGE_TEST_DELAY_DEFAULT 0x00000000

/* DDR34_PHY_CONTROL_REGS_A_0 :: LEAKAGE_TEST :: TEST_EN [00:00] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_LEAKAGE_TEST_TEST_EN_MASK  0x00000001
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_LEAKAGE_TEST_TEST_EN_SHIFT 0
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_LEAKAGE_TEST_TEST_EN_DEFAULT 0x00000000

/***************************************************************************
 *LDO_CONFIG - LDO configuration register
 ***************************************************************************/
/* DDR34_PHY_CONTROL_REGS_A_0 :: LDO_CONFIG :: reserved0 [31:03] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_LDO_CONFIG_reserved0_MASK  0xfffffff8
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_LDO_CONFIG_reserved0_SHIFT 3

/* DDR34_PHY_CONTROL_REGS_A_0 :: LDO_CONFIG :: CK_LDO_PWRDOWN [02:02] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_LDO_CONFIG_CK_LDO_PWRDOWN_MASK 0x00000004
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_LDO_CONFIG_CK_LDO_PWRDOWN_SHIFT 2
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_LDO_CONFIG_CK_LDO_PWRDOWN_DEFAULT 0x00000000

/* DDR34_PHY_CONTROL_REGS_A_0 :: LDO_CONFIG :: CK_LDO_BIAS [01:00] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_LDO_CONFIG_CK_LDO_BIAS_MASK 0x00000003
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_LDO_CONFIG_CK_LDO_BIAS_SHIFT 0
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_LDO_CONFIG_CK_LDO_BIAS_DEFAULT 0x00000000

/***************************************************************************
 *CA_SPARE_REG - Address and Control Spare register
 ***************************************************************************/
/* DDR34_PHY_CONTROL_REGS_A_0 :: CA_SPARE_REG :: reserved_for_eco0 [31:00] */
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_CA_SPARE_REG_reserved_for_eco0_MASK 0xffffffff
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_CA_SPARE_REG_reserved_for_eco0_SHIFT 0
#define BCHP_DDR34_PHY_CONTROL_REGS_A_0_CA_SPARE_REG_reserved_for_eco0_DEFAULT 0x00000000

#endif /* #ifndef BCHP_DDR34_PHY_CONTROL_REGS_A_0_H__ */

/* End of File */
