{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1657077948684 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "vga_colorbar EP4CGX15BF14C6 " "Automatically selected device EP4CGX15BF14C6 for design vga_colorbar" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1657077948827 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1657077948867 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1657077948867 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1657077948963 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX30BF14C6 " "Device EP4CGX30BF14C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1657077949138 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX22BF14C6 " "Device EP4CGX22BF14C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1657077949138 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1657077949138 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ N5 " "Pin ~ALTERA_NCEO~ is reserved at location N5" {  } { { "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/vga_colorbar/prj/" { { 0 { 0 ""} 0 257 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1657077949139 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A5 " "Pin ~ALTERA_DATA0~ is reserved at location A5" {  } { { "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/vga_colorbar/prj/" { { 0 { 0 ""} 0 259 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1657077949139 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO~ B5 " "Pin ~ALTERA_ASDO~ is reserved at location B5" {  } { { "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO~ } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/vga_colorbar/prj/" { { 0 { 0 ""} 0 261 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1657077949139 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ C5 " "Pin ~ALTERA_NCSO~ is reserved at location C5" {  } { { "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/vga_colorbar/prj/" { { 0 { 0 ""} 0 263 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1657077949139 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ A4 " "Pin ~ALTERA_DCLK~ is reserved at location A4" {  } { { "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/vga_colorbar/prj/" { { 0 { 0 ""} 0 265 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1657077949139 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1657077949139 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1657077949141 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "20 20 " "No exact pin location assignment(s) for 20 pins of 20 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rgb\[0\] " "Pin rgb\[0\] not assigned to an exact location on the device" {  } { { "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" { rgb[0] } } } { "../rtl/vga_colorbar.v" "" { Text "E:/code/workspace_FPGA/vga_colorbar/rtl/vga_colorbar.v" 6 0 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rgb[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/vga_colorbar/prj/" { { 0 { 0 ""} 0 9 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1657077949362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rgb\[1\] " "Pin rgb\[1\] not assigned to an exact location on the device" {  } { { "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" { rgb[1] } } } { "../rtl/vga_colorbar.v" "" { Text "E:/code/workspace_FPGA/vga_colorbar/rtl/vga_colorbar.v" 6 0 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rgb[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/vga_colorbar/prj/" { { 0 { 0 ""} 0 10 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1657077949362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rgb\[2\] " "Pin rgb\[2\] not assigned to an exact location on the device" {  } { { "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" { rgb[2] } } } { "../rtl/vga_colorbar.v" "" { Text "E:/code/workspace_FPGA/vga_colorbar/rtl/vga_colorbar.v" 6 0 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rgb[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/vga_colorbar/prj/" { { 0 { 0 ""} 0 11 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1657077949362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rgb\[3\] " "Pin rgb\[3\] not assigned to an exact location on the device" {  } { { "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" { rgb[3] } } } { "../rtl/vga_colorbar.v" "" { Text "E:/code/workspace_FPGA/vga_colorbar/rtl/vga_colorbar.v" 6 0 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rgb[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/vga_colorbar/prj/" { { 0 { 0 ""} 0 12 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1657077949362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rgb\[4\] " "Pin rgb\[4\] not assigned to an exact location on the device" {  } { { "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" { rgb[4] } } } { "../rtl/vga_colorbar.v" "" { Text "E:/code/workspace_FPGA/vga_colorbar/rtl/vga_colorbar.v" 6 0 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rgb[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/vga_colorbar/prj/" { { 0 { 0 ""} 0 13 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1657077949362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rgb\[5\] " "Pin rgb\[5\] not assigned to an exact location on the device" {  } { { "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" { rgb[5] } } } { "../rtl/vga_colorbar.v" "" { Text "E:/code/workspace_FPGA/vga_colorbar/rtl/vga_colorbar.v" 6 0 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rgb[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/vga_colorbar/prj/" { { 0 { 0 ""} 0 14 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1657077949362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rgb\[6\] " "Pin rgb\[6\] not assigned to an exact location on the device" {  } { { "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" { rgb[6] } } } { "../rtl/vga_colorbar.v" "" { Text "E:/code/workspace_FPGA/vga_colorbar/rtl/vga_colorbar.v" 6 0 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rgb[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/vga_colorbar/prj/" { { 0 { 0 ""} 0 15 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1657077949362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rgb\[7\] " "Pin rgb\[7\] not assigned to an exact location on the device" {  } { { "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" { rgb[7] } } } { "../rtl/vga_colorbar.v" "" { Text "E:/code/workspace_FPGA/vga_colorbar/rtl/vga_colorbar.v" 6 0 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rgb[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/vga_colorbar/prj/" { { 0 { 0 ""} 0 16 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1657077949362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rgb\[8\] " "Pin rgb\[8\] not assigned to an exact location on the device" {  } { { "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" { rgb[8] } } } { "../rtl/vga_colorbar.v" "" { Text "E:/code/workspace_FPGA/vga_colorbar/rtl/vga_colorbar.v" 6 0 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rgb[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/vga_colorbar/prj/" { { 0 { 0 ""} 0 17 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1657077949362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rgb\[9\] " "Pin rgb\[9\] not assigned to an exact location on the device" {  } { { "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" { rgb[9] } } } { "../rtl/vga_colorbar.v" "" { Text "E:/code/workspace_FPGA/vga_colorbar/rtl/vga_colorbar.v" 6 0 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rgb[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/vga_colorbar/prj/" { { 0 { 0 ""} 0 18 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1657077949362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rgb\[10\] " "Pin rgb\[10\] not assigned to an exact location on the device" {  } { { "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" { rgb[10] } } } { "../rtl/vga_colorbar.v" "" { Text "E:/code/workspace_FPGA/vga_colorbar/rtl/vga_colorbar.v" 6 0 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rgb[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/vga_colorbar/prj/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1657077949362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rgb\[11\] " "Pin rgb\[11\] not assigned to an exact location on the device" {  } { { "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" { rgb[11] } } } { "../rtl/vga_colorbar.v" "" { Text "E:/code/workspace_FPGA/vga_colorbar/rtl/vga_colorbar.v" 6 0 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rgb[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/vga_colorbar/prj/" { { 0 { 0 ""} 0 20 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1657077949362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rgb\[12\] " "Pin rgb\[12\] not assigned to an exact location on the device" {  } { { "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" { rgb[12] } } } { "../rtl/vga_colorbar.v" "" { Text "E:/code/workspace_FPGA/vga_colorbar/rtl/vga_colorbar.v" 6 0 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rgb[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/vga_colorbar/prj/" { { 0 { 0 ""} 0 21 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1657077949362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rgb\[13\] " "Pin rgb\[13\] not assigned to an exact location on the device" {  } { { "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" { rgb[13] } } } { "../rtl/vga_colorbar.v" "" { Text "E:/code/workspace_FPGA/vga_colorbar/rtl/vga_colorbar.v" 6 0 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rgb[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/vga_colorbar/prj/" { { 0 { 0 ""} 0 22 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1657077949362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rgb\[14\] " "Pin rgb\[14\] not assigned to an exact location on the device" {  } { { "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" { rgb[14] } } } { "../rtl/vga_colorbar.v" "" { Text "E:/code/workspace_FPGA/vga_colorbar/rtl/vga_colorbar.v" 6 0 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rgb[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/vga_colorbar/prj/" { { 0 { 0 ""} 0 23 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1657077949362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rgb\[15\] " "Pin rgb\[15\] not assigned to an exact location on the device" {  } { { "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" { rgb[15] } } } { "../rtl/vga_colorbar.v" "" { Text "E:/code/workspace_FPGA/vga_colorbar/rtl/vga_colorbar.v" 6 0 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rgb[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/vga_colorbar/prj/" { { 0 { 0 ""} 0 24 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1657077949362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hsync " "Pin hsync not assigned to an exact location on the device" {  } { { "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" { hsync } } } { "../rtl/vga_colorbar.v" "" { Text "E:/code/workspace_FPGA/vga_colorbar/rtl/vga_colorbar.v" 7 0 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hsync } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/vga_colorbar/prj/" { { 0 { 0 ""} 0 27 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1657077949362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vsync " "Pin vsync not assigned to an exact location on the device" {  } { { "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" { vsync } } } { "../rtl/vga_colorbar.v" "" { Text "E:/code/workspace_FPGA/vga_colorbar/rtl/vga_colorbar.v" 10 0 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vsync } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/vga_colorbar/prj/" { { 0 { 0 ""} 0 28 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1657077949362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sys_rst_n " "Pin sys_rst_n not assigned to an exact location on the device" {  } { { "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" { sys_rst_n } } } { "../rtl/vga_colorbar.v" "" { Text "E:/code/workspace_FPGA/vga_colorbar/rtl/vga_colorbar.v" 4 0 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_rst_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/vga_colorbar/prj/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1657077949362 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sys_clk " "Pin sys_clk not assigned to an exact location on the device" {  } { { "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" { sys_clk } } } { "../rtl/vga_colorbar.v" "" { Text "E:/code/workspace_FPGA/vga_colorbar/rtl/vga_colorbar.v" 3 0 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/vga_colorbar/prj/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1657077949362 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1657077949362 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|pll1 MPLL PLL " "Implemented PLL \"clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|pll1\" as MPLL PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/clk_gen_altpll.v" "" { Text "E:/code/workspace_FPGA/vga_colorbar/prj/db/clk_gen_altpll.v" 48 -1 0 } } { "" "" { Generic "E:/code/workspace_FPGA/vga_colorbar/prj/" { { 0 { 0 ""} 0 82 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1657077949381 ""}  } { { "db/clk_gen_altpll.v" "" { Text "E:/code/workspace_FPGA/vga_colorbar/prj/db/clk_gen_altpll.v" 48 -1 0 } } { "" "" { Generic "E:/code/workspace_FPGA/vga_colorbar/prj/" { { 0 { 0 ""} 0 82 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1657077949381 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "vga_colorbar.sdc " "Synopsys Design Constraints File file not found: 'vga_colorbar.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1657077949672 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1657077949673 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1657077949675 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1657077949675 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1657077949677 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1657077949677 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1657077949677 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1657077949688 ""}  } { { "db/clk_gen_altpll.v" "" { Text "E:/code/workspace_FPGA/vga_colorbar/prj/db/clk_gen_altpll.v" 85 -1 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/vga_colorbar/prj/" { { 0 { 0 ""} 0 82 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1657077949688 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n  " "Automatically promoted node rst_n " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1657077949689 ""}  } { { "../rtl/vga_colorbar.v" "" { Text "E:/code/workspace_FPGA/vga_colorbar/rtl/vga_colorbar.v" 13 -1 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/vga_colorbar/prj/" { { 0 { 0 ""} 0 104 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1657077949689 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1657077950129 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1657077950130 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1657077950130 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1657077950132 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1657077950132 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1657077950133 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1657077950134 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1657077950134 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1657077950134 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "19 unused 2.5V 1 18 0 " "Number of I/O pins in group: 19 (unused VREF, 2.5V VCCIO, 1 input, 18 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1657077950137 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1657077950137 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1657077950137 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1657077950139 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 7 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1657077950139 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 0 2 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1657077950139 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 1 13 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1657077950139 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 12 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1657077950139 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1657077950139 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 14 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1657077950139 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1657077950139 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 5 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1657077950139 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1657077950139 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1657077950139 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1657077950139 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1657077950177 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1657077951089 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1657077951164 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1657077951172 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1657077951444 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1657077951444 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1657077951852 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X22_Y21 X33_Y31 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y21 to location X33_Y31" {  } { { "loc" "" { Generic "E:/code/workspace_FPGA/vga_colorbar/prj/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y21 to location X33_Y31"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y21 to location X33_Y31"} 22 21 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1657077952390 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1657077952390 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1657077952443 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1657077952444 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1657077952444 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1657077952444 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.30 " "Total time spent on timing analysis during the Fitter is 0.30 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1657077952452 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1657077952551 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1657077952760 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1657077952854 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1657077953052 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1657077953504 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/code/workspace_FPGA/vga_colorbar/prj/output_files/vga_colorbar.fit.smsg " "Generated suppressed messages file E:/code/workspace_FPGA/vga_colorbar/prj/output_files/vga_colorbar.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1657077953803 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5453 " "Peak virtual memory: 5453 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1657077954164 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 06 11:25:54 2022 " "Processing ended: Wed Jul 06 11:25:54 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1657077954164 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1657077954164 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1657077954164 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1657077954164 ""}
