****************************************
Report : clock timing
        -type skew
        -nworst 1
        -setup
Design : ORCA_TOP
Version: Q-2019.12-SP4
Date   : Sun May 28 06:17:30 2023
****************************************
Information: Timer using 'SI, Timing Window Analysis, CRPR'. (TIM-050)

  Mode: func
  Clock: PCI_CLK

  Clock Pin                                 Latency      CRP      Skew             Corner
---------------------------------------------------------------------------------------------------
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_5__26_/CLK
                                               0.96                       rp-+       Cmax
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_4__14_/CLK
                                               0.86     0.07      0.03    rp-+       Cmax

---------------------------------------------------------------------------------------------------

  Mode: func
  Clock: SYS_2x_CLK

  Clock Pin                                 Latency      CRP      Skew             Corner
---------------------------------------------------------------------------------------------------
  I_CLOCKING/sys_2x_rst_n_buf_reg/CLK          1.27                       rp-+       Cmax
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/CLK
                                               1.10     0.07      0.09    rp-+       Cmax

---------------------------------------------------------------------------------------------------

  Mode: func
  Clock: SYS_CLK

  Clock Pin                                 Latency      CRP      Skew             Corner
---------------------------------------------------------------------------------------------------
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U1_full_int_reg/CLK
                                               1.38                       rp-+       Cmax
  I_PARSER/pci_w_mux_select_reg_1_/CLK         1.22     0.06      0.09    rp-+       Cmax

---------------------------------------------------------------------------------------------------

  Mode: func
  Clock: SDRAM_CLK

  Clock Pin                                 Latency      CRP      Skew             Corner
---------------------------------------------------------------------------------------------------
  I_CLOCKING/sdram_rst_n_buf_reg/CLK           1.09                       rp-+       Cmax
  I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_33__9_/CLK
                                               0.95     0.03      0.12    rp-+       Cmax

---------------------------------------------------------------------------------------------------

  Mode: func
  Clock: SD_DDR_CLK

  No local skews.


  Mode: func
  Clock: SD_DDR_CLKn

  No local skews.

1
