#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Feb 13 16:53:21 2025
# Process ID: 8008
# Current directory: C:/Users/dolub/Desktop/fpga/Proje_dosyalari/project_14
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5912 C:\Users\dolub\Desktop\fpga\Proje_dosyalari\project_14\project_14.xpr
# Log file: C:/Users/dolub/Desktop/fpga/Proje_dosyalari/project_14/vivado.log
# Journal file: C:/Users/dolub/Desktop/fpga/Proje_dosyalari/project_14\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/dolub/Desktop/fpga/Proje_dosyalari/project_14/project_14.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 970.609 ; gain = 242.258
update_compile_order -fileset sources_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dolub/Desktop/fpga/Proje_dosyalari/project_14/project_14.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.dcp' for cell 'ADCimp'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1306.016 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 25 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/dolub/Desktop/fpga/Proje_dosyalari/project_14/project_14.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'ADCimp/U0'
Finished Parsing XDC File [c:/Users/dolub/Desktop/fpga/Proje_dosyalari/project_14/project_14.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'ADCimp/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'fir_compiler_0'. The XDC file c:/Users/dolub/Desktop/fpga/Proje_dosyalari/project_14/project_14.srcs/sources_1/ip/fir_compiler_0/constraints/fir_compiler_v7_2.xdc will not be read for any cell of this module.
Parsing XDC File [C:/Users/dolub/Desktop/fpga/Proje_dosyalari/project_14/master.xdc]
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [C:/Users/dolub/Desktop/fpga/Proje_dosyalari/project_14/master.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dolub/Desktop/fpga/Proje_dosyalari/project_14/master.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [C:/Users/dolub/Desktop/fpga/Proje_dosyalari/project_14/master.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dolub/Desktop/fpga/Proje_dosyalari/project_14/master.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [C:/Users/dolub/Desktop/fpga/Proje_dosyalari/project_14/master.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dolub/Desktop/fpga/Proje_dosyalari/project_14/master.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [C:/Users/dolub/Desktop/fpga/Proje_dosyalari/project_14/master.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dolub/Desktop/fpga/Proje_dosyalari/project_14/master.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [C:/Users/dolub/Desktop/fpga/Proje_dosyalari/project_14/master.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dolub/Desktop/fpga/Proje_dosyalari/project_14/master.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [C:/Users/dolub/Desktop/fpga/Proje_dosyalari/project_14/master.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dolub/Desktop/fpga/Proje_dosyalari/project_14/master.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [C:/Users/dolub/Desktop/fpga/Proje_dosyalari/project_14/master.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dolub/Desktop/fpga/Proje_dosyalari/project_14/master.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [C:/Users/dolub/Desktop/fpga/Proje_dosyalari/project_14/master.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dolub/Desktop/fpga/Proje_dosyalari/project_14/master.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/dolub/Desktop/fpga/Proje_dosyalari/project_14/master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1392.395 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 1562.973 ; gain = 259.074
exit
INFO: [Common 17-206] Exiting Vivado at Thu Feb 13 17:09:56 2025...
