rm -f results.xml
"/Applications/Xcode.app/Contents/Developer/usr/bin/make" -f Makefile results.xml
rm -f results.xml
MODULE=instruction_test TESTCASE= TOPLEVEL=NORZ TOPLEVEL_LANG=verilog \
         /opt/homebrew/bin/vvp -M /Users/Pepper/verilog/norz_verilog/_test/.venv/lib/python3.12/site-packages/cocotb/libs -m libcocotbvpi_icarus   sim_build/sim.vvp  
     -.--ns INFO     gpi                                ..mbed/gpi_embed.cpp:109  in set_program_name_in_venv        Using Python virtual environment interpreter at /Users/Pepper/verilog/norz_verilog/_test/.venv/bin/python
     -.--ns INFO     gpi                                ../gpi/GpiCommon.cpp:101  in gpi_print_registered_impl       VPI registered
     0.00ns INFO     cocotb                             Running on Icarus Verilog version 12.0 (stable)
     0.00ns INFO     cocotb                             Running tests with cocotb v1.9.1 from /Users/Pepper/verilog/norz_verilog/_test/.venv/lib/python3.12/site-packages/cocotb
     0.00ns INFO     cocotb                             Seeding Python random module with 1728775823
     0.00ns INFO     cocotb.regression                  pytest not found, install it to enable better AssertionError messages
     0.00ns INFO     cocotb.regression                  Found test instruction_test.tb_instruction
     0.00ns INFO     cocotb.regression                  running tb_instruction (1/1)


----------------------------------------
BINARY CODES

('00000001', 0, '// LD BC,0xff00')
('00000000', 0, 0)
('11111111', 0, 0)
('00010001', 0, '// LD DE,0x100')
('00000000', 0, 0)
('00000001', 0, 0)
('00100001', 0, '// LD HL,0x3344')
('01000100', 0, 0)
('00110011', 0, 0)
('00110001', 0, '// LD SP,0xabcd')
('11001101', 0, 0)
('10101011', 0, 0)
('00001011', 'B=11111110,C=11111111', '// DEC BC')
('00011011', 'D=00000000,E=11111111', '// DEC DE')
('00101011', 'H=00110011,L=01000011', '// DEC HL')
('00111011', 'SP=1010101111001100', '// DEC SP')
('ffffffff', 0, 0)
----------------------------------------

// LD BC,0xff00
00000001
00000000
00000000
11111111
11111111
// LD DE,0x100
00010001
00000000
00000000
00000001
00000001
// LD HL,0x3344
00100001
01000100
01000100
00110011
00110011
// LD SP,0xabcd
00110001
11001101
11001101
10101011
10101011
// DEC BC
00001011
✅ Test( B=11111110 ) is passed.
✅ Test( C=11111111 ) is passed.
// DEC DE
00011011
✅ Test( D=00000000 ) is passed.
✅ Test( E=11111111 ) is passed.
// DEC HL
00101011
✅ Test( H=00110011 ) is passed.
✅ Test( L=01000011 ) is passed.
// DEC SP
00111011
✅ Test( SP=1010101111001100 ) is passed.
ffffffff

END


----------------------------------------
intAd  :    BIN 0000000000010000    DEC:16
intDt  :    BIN zzzzzzzz
intBSK :    BIN 1    DEC:1
intMRQ :    BIN 0    DEC:0
intRD  :    BIN 0    DEC:0
intWR  :    BIN 1    DEC:1
intRFH :    BIN 1    DEC:1
intIOQ :    BIN 1    DEC:1
intM1  :    BIN 0    DEC:0
intHLT :    BIN 1    DEC:1

regA    :    BIN xxxxxxxx
regF    :    BIN xxxxxxxx
regB    :    BIN 11111110    DEC:254
regC    :    BIN 11111111    DEC:255
regD    :    BIN 00000000    DEC:0
regE    :    BIN 11111111    DEC:255
regH    :    BIN 00110011    DEC:51
regL    :    BIN 01000011    DEC:67
regPC   :    BIN 0000000000010000    DEC:16
regSP   :    BIN 1010101111001100    DEC:43980
regIX   :    BIN xxxxxxxxxxxxxxxx
regIY   :    BIN xxxxxxxxxxxxxxxx
regI    :    BIN 00000000    DEC:0
regR    :    BIN 00001000    DEC:8
regDt   :    BIN xxxxxxxx
regDex  :    BIN xxxxxxxx
regDcs  :    BIN 10101011    DEC:171
regOP   :    BIN 00111011    DEC:59
regOPo  :    BIN 00101011    DEC:43
regXPT  :    BIN 00001    DEC:1
regITB  :    BIN 00000000    DEC:0
ALU     :    BIN 0000000000111011    DEC:59

IFF1    :    BIN 0    DEC:0
IFF2    :    BIN 0    DEC:0
IMFa    :    BIN 0    DEC:0
IMFb    :    BIN 0    DEC:0
TINT    :    BIN 1    DEC:1
TNMI    :    BIN 1    DEC:1
TWAIT   :    BIN 1    DEC:1
TRESET  :    BIN 1    DEC:1
XIX     :    BIN 0    DEC:0
XIX40   :    BIN 0    DEC:0
XIX41   :    BIN 0    DEC:0
XIY     :    BIN 0    DEC:0
XIY40   :    BIN 0    DEC:0
XIY41   :    BIN 0    DEC:0
XOTR    :    BIN 0    DEC:0
XBIT    :    BIN 0    DEC:0
CM1     :    BIN 1    DEC:1
CMR     :    BIN 0    DEC:0
CMA     :    BIN 0    DEC:0
CBSRQ   :    BIN 0    DEC:0
CRST    :    BIN 0    DEC:0
CNMI    :    BIN 0    DEC:0
CINT0   :    BIN 0    DEC:0
CINT0R  :    BIN 0    DEC:0
CINT0C  :    BIN 0    DEC:0
CINT1   :    BIN 0    DEC:0
CINT2   :    BIN 0    DEC:0
----------------------------------------

VMEM
----------------------------------------


206000.00ns INFO     cocotb.regression                  tb_instruction passed
206000.00ns INFO     cocotb.regression                  *****************************************************************************************
                                                        ** TEST                             STATUS  SIM TIME (ns)  REAL TIME (s)  RATIO (ns/s) **
                                                        *****************************************************************************************
                                                        ** instruction_test.tb_instruction   PASS      206000.00           0.04    5164719.76  **
                                                        *****************************************************************************************
                                                        ** TESTS=1 PASS=1 FAIL=0 SKIP=0                206000.00           0.04    4838967.20  **
                                                        *****************************************************************************************
                                                        
