addi $R0, $R0, 50 # make sure zero register is read only
addi $r1, $R0, 1
addi $v2, $R0, 2
addi $v3, $R0, 3
addi $a4, $R0, 4
addi $a5, $R0, 5
addi $a6, $R0, 6
addi $a7, $R0, 7 
addi $t8, $R0, 8
addi $t9, $R0, 9 
addi $t0, $R0, 10
addi $t1, $R0, 11
addi $t2, $R0, 12
addi $t3, $R0, 13
addi $t4, $R0, 14
addi $t5, $R0, 15
addi $s6, $R0, 16
addi $s7, $R0, 17
addi $s8, $R0, 18
addi $s9, $R0, 19
addi $s0, $R0, 20
addi $s1, $R0, 21
addi $s2, $R0, 22
addi $s3, $R0, 23
addi $t4, $R0, 24
addi $t5, $R0, 25
addi $k6, $R0, 26
addi $k7, $R0, 27
addi $g8, $R0, 28
addi $ESP, $R0, 29
addi $LR, $R0, 30
addi $FL, $R0, 31

# No ops for pipelined register test
sll $R0 $R0, $R0
sll $R0 $R0, $R0
sll $R0 $R0, $R0
sll $R0 $R0, $R0
