#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon May  6 13:19:48 2024
# Process ID: 20664
# Current directory: X:/XilianX/Registers
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20968 X:\XilianX\Registers\Registers.xpr
# Log file: X:/XilianX/Registers/vivado.log
# Journal file: X:/XilianX/Registers\vivado.jou
#-----------------------------------------------------------
start_gui
open_project X:/XilianX/Registers/Registers.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'X:/Vivado_Xilianx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 876.902 ; gain = 107.453
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Registers_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Registers_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/XilianX/Registers/Registers.srcs/sources_1/new/Accumulator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator
INFO: [VRFC 10-311] analyzing module Data_Register
INFO: [VRFC 10-311] analyzing module Instruction_Register
INFO: [VRFC 10-311] analyzing module Temporary_Register
INFO: [VRFC 10-311] analyzing module Address_Register
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/XilianX/Registers/Registers.srcs/sim_1/new/Registers_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: X:/Vivado_Xilianx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c6320d4ad5a74f8eaca784978739fe76 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Registers_tb_behav xil_defaultlib.Registers_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port PC_out_PC on this module [X:/XilianX/Registers/Registers.srcs/sim_1/new/Registers_tb.v:63]
ERROR: [VRFC 10-426] cannot find port PC_in_PC on this module [X:/XilianX/Registers/Registers.srcs/sim_1/new/Registers_tb.v:62]
ERROR: [VRFC 10-2063] Module <Address_Register> not found while processing module instance <ar> [X:/XilianX/Registers/Registers.srcs/sim_1/new/Registers_tb.v:66]
ERROR: [VRFC 10-2063] Module <Temporary_Register> not found while processing module instance <tr> [X:/XilianX/Registers/Registers.srcs/sim_1/new/Registers_tb.v:75]
ERROR: [VRFC 10-2063] Module <Instruction_Register> not found while processing module instance <ir> [X:/XilianX/Registers/Registers.srcs/sim_1/new/Registers_tb.v:84]
ERROR: [VRFC 10-2063] Module <Data_Register> not found while processing module instance <dr> [X:/XilianX/Registers/Registers.srcs/sim_1/new/Registers_tb.v:93]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 928.242 ; gain = 6.023
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Registers_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Registers_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/XilianX/Registers/Registers.srcs/sources_1/new/Accumulator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator
INFO: [VRFC 10-311] analyzing module Data_Register
INFO: [VRFC 10-311] analyzing module Instruction_Register
INFO: [VRFC 10-311] analyzing module Temporary_Register
INFO: [VRFC 10-311] analyzing module Address_Register
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/XilianX/Registers/Registers.srcs/sim_1/new/Registers_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: X:/Vivado_Xilianx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c6320d4ad5a74f8eaca784978739fe76 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Registers_tb_behav xil_defaultlib.Registers_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Accumulator
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Address_Register
Compiling module xil_defaultlib.Temporary_Register
Compiling module xil_defaultlib.Instruction_Register
Compiling module xil_defaultlib.Data_Register
Compiling module xil_defaultlib.Registers_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Registers_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Registers_tb_behav -key {Behavioral:sim_1:Functional:Registers_tb} -tclbatch {Registers_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Registers_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 955.863 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Registers_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 955.863 ; gain = 0.000
save_wave_config {X:/XilianX/Registers/Registers_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse X:/XilianX/Registers/Registers_tb_behav.wcfg
set_property xsim.view X:/XilianX/Registers/Registers_tb_behav.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Registers_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Registers_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/XilianX/Registers/Registers.srcs/sources_1/new/Accumulator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator
INFO: [VRFC 10-311] analyzing module Data_Register
INFO: [VRFC 10-311] analyzing module Instruction_Register
INFO: [VRFC 10-311] analyzing module Temporary_Register
INFO: [VRFC 10-311] analyzing module Address_Register
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/XilianX/Registers/Registers.srcs/sim_1/new/Registers_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: X:/Vivado_Xilianx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c6320d4ad5a74f8eaca784978739fe76 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Registers_tb_behav xil_defaultlib.Registers_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Accumulator
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Address_Register
Compiling module xil_defaultlib.Temporary_Register
Compiling module xil_defaultlib.Instruction_Register
Compiling module xil_defaultlib.Data_Register
Compiling module xil_defaultlib.Registers_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Registers_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Registers_tb_behav -key {Behavioral:sim_1:Functional:Registers_tb} -tclbatch {Registers_tb.tcl} -view {X:/XilianX/Registers/Registers_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config X:/XilianX/Registers/Registers_tb_behav.wcfg
source Registers_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 963.426 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Registers_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 963.426 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Registers_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Registers_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/XilianX/Registers/Registers.srcs/sources_1/new/Accumulator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator
INFO: [VRFC 10-311] analyzing module Data_Register
INFO: [VRFC 10-311] analyzing module Instruction_Register
INFO: [VRFC 10-311] analyzing module Temporary_Register
INFO: [VRFC 10-311] analyzing module Address_Register
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/XilianX/Registers/Registers.srcs/sim_1/new/Registers_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: X:/Vivado_Xilianx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c6320d4ad5a74f8eaca784978739fe76 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Registers_tb_behav xil_defaultlib.Registers_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Accumulator
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Address_Register
Compiling module xil_defaultlib.Temporary_Register
Compiling module xil_defaultlib.Instruction_Register
Compiling module xil_defaultlib.Data_Register
Compiling module xil_defaultlib.Registers_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Registers_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Registers_tb_behav -key {Behavioral:sim_1:Functional:Registers_tb} -tclbatch {Registers_tb.tcl} -view {X:/XilianX/Registers/Registers_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config X:/XilianX/Registers/Registers_tb_behav.wcfg
source Registers_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 963.902 ; gain = 0.477
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Registers_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 963.902 ; gain = 0.477
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Registers_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Registers_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/XilianX/Registers/Registers.srcs/sources_1/new/Accumulator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator
INFO: [VRFC 10-311] analyzing module Data_Register
INFO: [VRFC 10-311] analyzing module Instruction_Register
INFO: [VRFC 10-311] analyzing module Temporary_Register
INFO: [VRFC 10-311] analyzing module Address_Register
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/XilianX/Registers/Registers.srcs/sim_1/new/Registers_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: X:/Vivado_Xilianx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c6320d4ad5a74f8eaca784978739fe76 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Registers_tb_behav xil_defaultlib.Registers_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Accumulator
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Address_Register
Compiling module xil_defaultlib.Temporary_Register
Compiling module xil_defaultlib.Instruction_Register
Compiling module xil_defaultlib.Data_Register
Compiling module xil_defaultlib.Registers_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Registers_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Registers_tb_behav -key {Behavioral:sim_1:Functional:Registers_tb} -tclbatch {Registers_tb.tcl} -view {X:/XilianX/Registers/Registers_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config X:/XilianX/Registers/Registers_tb_behav.wcfg
source Registers_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 967.906 ; gain = 2.738
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Registers_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 967.906 ; gain = 2.738
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Registers_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Registers_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/XilianX/Registers/Registers.srcs/sources_1/new/Accumulator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator
INFO: [VRFC 10-311] analyzing module Data_Register
INFO: [VRFC 10-311] analyzing module Instruction_Register
INFO: [VRFC 10-311] analyzing module Temporary_Register
INFO: [VRFC 10-311] analyzing module Address_Register
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/XilianX/Registers/Registers.srcs/sim_1/new/Registers_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: X:/Vivado_Xilianx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c6320d4ad5a74f8eaca784978739fe76 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Registers_tb_behav xil_defaultlib.Registers_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Accumulator
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Address_Register
Compiling module xil_defaultlib.Temporary_Register
Compiling module xil_defaultlib.Instruction_Register
Compiling module xil_defaultlib.Data_Register
Compiling module xil_defaultlib.Registers_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Registers_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Registers_tb_behav -key {Behavioral:sim_1:Functional:Registers_tb} -tclbatch {Registers_tb.tcl} -view {X:/XilianX/Registers/Registers_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config X:/XilianX/Registers/Registers_tb_behav.wcfg
source Registers_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 969.742 ; gain = 1.836
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Registers_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 969.742 ; gain = 1.836
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Registers_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Registers_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/XilianX/Registers/Registers.srcs/sources_1/new/Accumulator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator
INFO: [VRFC 10-311] analyzing module Data_Register
INFO: [VRFC 10-311] analyzing module Instruction_Register
INFO: [VRFC 10-311] analyzing module Temporary_Register
INFO: [VRFC 10-311] analyzing module Address_Register
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/XilianX/Registers/Registers.srcs/sim_1/new/Registers_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: X:/Vivado_Xilianx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c6320d4ad5a74f8eaca784978739fe76 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Registers_tb_behav xil_defaultlib.Registers_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Accumulator
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Address_Register
Compiling module xil_defaultlib.Temporary_Register
Compiling module xil_defaultlib.Instruction_Register
Compiling module xil_defaultlib.Data_Register
Compiling module xil_defaultlib.Registers_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Registers_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Registers_tb_behav -key {Behavioral:sim_1:Functional:Registers_tb} -tclbatch {Registers_tb.tcl} -view {X:/XilianX/Registers/Registers_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config X:/XilianX/Registers/Registers_tb_behav.wcfg
source Registers_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 973.199 ; gain = 3.445
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Registers_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 973.199 ; gain = 3.445
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Registers_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Registers_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/XilianX/Registers/Registers.srcs/sources_1/new/Accumulator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator
INFO: [VRFC 10-311] analyzing module Data_Register
INFO: [VRFC 10-311] analyzing module Instruction_Register
INFO: [VRFC 10-311] analyzing module Temporary_Register
INFO: [VRFC 10-311] analyzing module Address_Register
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/XilianX/Registers/Registers.srcs/sim_1/new/Registers_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: X:/Vivado_Xilianx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c6320d4ad5a74f8eaca784978739fe76 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Registers_tb_behav xil_defaultlib.Registers_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Accumulator
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Address_Register
Compiling module xil_defaultlib.Temporary_Register
Compiling module xil_defaultlib.Instruction_Register
Compiling module xil_defaultlib.Data_Register
Compiling module xil_defaultlib.Registers_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Registers_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Registers_tb_behav -key {Behavioral:sim_1:Functional:Registers_tb} -tclbatch {Registers_tb.tcl} -view {X:/XilianX/Registers/Registers_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config X:/XilianX/Registers/Registers_tb_behav.wcfg
source Registers_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 975.070 ; gain = 1.102
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Registers_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 975.070 ; gain = 1.102
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Registers_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Registers_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/XilianX/Registers/Registers.srcs/sources_1/new/Accumulator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator
INFO: [VRFC 10-311] analyzing module Data_Register
INFO: [VRFC 10-311] analyzing module Instruction_Register
INFO: [VRFC 10-311] analyzing module Temporary_Register
INFO: [VRFC 10-311] analyzing module Address_Register
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/XilianX/Registers/Registers.srcs/sim_1/new/Registers_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: X:/Vivado_Xilianx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c6320d4ad5a74f8eaca784978739fe76 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Registers_tb_behav xil_defaultlib.Registers_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Accumulator
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Address_Register
Compiling module xil_defaultlib.Temporary_Register
Compiling module xil_defaultlib.Instruction_Register
Compiling module xil_defaultlib.Data_Register
Compiling module xil_defaultlib.Registers_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Registers_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Registers_tb_behav -key {Behavioral:sim_1:Functional:Registers_tb} -tclbatch {Registers_tb.tcl} -view {X:/XilianX/Registers/Registers_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config X:/XilianX/Registers/Registers_tb_behav.wcfg
source Registers_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 976.703 ; gain = 0.996
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Registers_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 976.703 ; gain = 0.996
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Registers_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Registers_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/XilianX/Registers/Registers.srcs/sources_1/new/Accumulator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator
INFO: [VRFC 10-311] analyzing module Data_Register
INFO: [VRFC 10-311] analyzing module Instruction_Register
INFO: [VRFC 10-311] analyzing module Temporary_Register
INFO: [VRFC 10-311] analyzing module Address_Register
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/XilianX/Registers/Registers.srcs/sim_1/new/Registers_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: X:/Vivado_Xilianx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c6320d4ad5a74f8eaca784978739fe76 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Registers_tb_behav xil_defaultlib.Registers_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Accumulator
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Address_Register
Compiling module xil_defaultlib.Temporary_Register
Compiling module xil_defaultlib.Instruction_Register
Compiling module xil_defaultlib.Data_Register
Compiling module xil_defaultlib.Registers_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Registers_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Registers_tb_behav -key {Behavioral:sim_1:Functional:Registers_tb} -tclbatch {Registers_tb.tcl} -view {X:/XilianX/Registers/Registers_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config X:/XilianX/Registers/Registers_tb_behav.wcfg
source Registers_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 977.949 ; gain = 1.004
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Registers_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 977.949 ; gain = 1.004
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Registers_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Registers_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/XilianX/Registers/Registers.srcs/sources_1/new/Accumulator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator
INFO: [VRFC 10-311] analyzing module Data_Register
INFO: [VRFC 10-311] analyzing module Instruction_Register
INFO: [VRFC 10-311] analyzing module Temporary_Register
INFO: [VRFC 10-311] analyzing module Address_Register
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/XilianX/Registers/Registers.srcs/sim_1/new/Registers_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: X:/Vivado_Xilianx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c6320d4ad5a74f8eaca784978739fe76 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Registers_tb_behav xil_defaultlib.Registers_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Accumulator
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Address_Register
Compiling module xil_defaultlib.Temporary_Register
Compiling module xil_defaultlib.Instruction_Register
Compiling module xil_defaultlib.Data_Register
Compiling module xil_defaultlib.Registers_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Registers_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Registers_tb_behav -key {Behavioral:sim_1:Functional:Registers_tb} -tclbatch {Registers_tb.tcl} -view {X:/XilianX/Registers/Registers_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config X:/XilianX/Registers/Registers_tb_behav.wcfg
source Registers_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 978.945 ; gain = 0.816
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Registers_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 978.945 ; gain = 0.816
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Registers_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Registers_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/XilianX/Registers/Registers.srcs/sources_1/new/Accumulator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator
INFO: [VRFC 10-311] analyzing module Data_Register
INFO: [VRFC 10-311] analyzing module Instruction_Register
INFO: [VRFC 10-311] analyzing module Temporary_Register
INFO: [VRFC 10-311] analyzing module Address_Register
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/XilianX/Registers/Registers.srcs/sim_1/new/Registers_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: X:/Vivado_Xilianx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c6320d4ad5a74f8eaca784978739fe76 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Registers_tb_behav xil_defaultlib.Registers_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Accumulator
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Address_Register
Compiling module xil_defaultlib.Temporary_Register
Compiling module xil_defaultlib.Instruction_Register
Compiling module xil_defaultlib.Data_Register
Compiling module xil_defaultlib.Registers_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Registers_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Registers_tb_behav -key {Behavioral:sim_1:Functional:Registers_tb} -tclbatch {Registers_tb.tcl} -view {X:/XilianX/Registers/Registers_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config X:/XilianX/Registers/Registers_tb_behav.wcfg
source Registers_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 980.016 ; gain = 0.871
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Registers_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 980.016 ; gain = 0.871
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Registers_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Registers_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/XilianX/Registers/Registers.srcs/sources_1/new/Accumulator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator
INFO: [VRFC 10-311] analyzing module Data_Register
INFO: [VRFC 10-311] analyzing module Instruction_Register
INFO: [VRFC 10-311] analyzing module Temporary_Register
INFO: [VRFC 10-311] analyzing module Address_Register
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/XilianX/Registers/Registers.srcs/sim_1/new/Registers_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: X:/Vivado_Xilianx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c6320d4ad5a74f8eaca784978739fe76 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Registers_tb_behav xil_defaultlib.Registers_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Accumulator
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Address_Register
Compiling module xil_defaultlib.Temporary_Register
Compiling module xil_defaultlib.Instruction_Register
Compiling module xil_defaultlib.Data_Register
Compiling module xil_defaultlib.Registers_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Registers_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Registers_tb_behav -key {Behavioral:sim_1:Functional:Registers_tb} -tclbatch {Registers_tb.tcl} -view {X:/XilianX/Registers/Registers_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config X:/XilianX/Registers/Registers_tb_behav.wcfg
source Registers_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 981.180 ; gain = 1.105
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Registers_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 981.180 ; gain = 1.105
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Registers_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Registers_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/XilianX/Registers/Registers.srcs/sources_1/new/Accumulator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator
INFO: [VRFC 10-311] analyzing module Data_Register
INFO: [VRFC 10-311] analyzing module Instruction_Register
INFO: [VRFC 10-311] analyzing module Temporary_Register
INFO: [VRFC 10-311] analyzing module Address_Register
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/XilianX/Registers/Registers.srcs/sim_1/new/Registers_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: X:/Vivado_Xilianx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c6320d4ad5a74f8eaca784978739fe76 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Registers_tb_behav xil_defaultlib.Registers_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Accumulator
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Address_Register
Compiling module xil_defaultlib.Temporary_Register
Compiling module xil_defaultlib.Instruction_Register
Compiling module xil_defaultlib.Data_Register
Compiling module xil_defaultlib.Registers_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Registers_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Registers_tb_behav -key {Behavioral:sim_1:Functional:Registers_tb} -tclbatch {Registers_tb.tcl} -view {X:/XilianX/Registers/Registers_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config X:/XilianX/Registers/Registers_tb_behav.wcfg
source Registers_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 982.836 ; gain = 1.492
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Registers_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 982.836 ; gain = 1.492
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Registers_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Registers_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/XilianX/Registers/Registers.srcs/sources_1/new/Accumulator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator
INFO: [VRFC 10-311] analyzing module Data_Register
INFO: [VRFC 10-311] analyzing module Instruction_Register
INFO: [VRFC 10-311] analyzing module Temporary_Register
INFO: [VRFC 10-311] analyzing module Address_Register
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/XilianX/Registers/Registers.srcs/sim_1/new/Registers_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: X:/Vivado_Xilianx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c6320d4ad5a74f8eaca784978739fe76 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Registers_tb_behav xil_defaultlib.Registers_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Accumulator
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Address_Register
Compiling module xil_defaultlib.Temporary_Register
Compiling module xil_defaultlib.Instruction_Register
Compiling module xil_defaultlib.Data_Register
Compiling module xil_defaultlib.Registers_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Registers_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Registers_tb_behav -key {Behavioral:sim_1:Functional:Registers_tb} -tclbatch {Registers_tb.tcl} -view {X:/XilianX/Registers/Registers_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config X:/XilianX/Registers/Registers_tb_behav.wcfg
source Registers_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 983.867 ; gain = 0.617
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Registers_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 983.867 ; gain = 0.617
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Registers_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Registers_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/XilianX/Registers/Registers.srcs/sources_1/new/Accumulator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator
INFO: [VRFC 10-311] analyzing module Data_Register
INFO: [VRFC 10-311] analyzing module Instruction_Register
INFO: [VRFC 10-311] analyzing module Temporary_Register
INFO: [VRFC 10-311] analyzing module Address_Register
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/XilianX/Registers/Registers.srcs/sim_1/new/Registers_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: X:/Vivado_Xilianx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c6320d4ad5a74f8eaca784978739fe76 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Registers_tb_behav xil_defaultlib.Registers_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Accumulator
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Address_Register
Compiling module xil_defaultlib.Temporary_Register
Compiling module xil_defaultlib.Instruction_Register
Compiling module xil_defaultlib.Data_Register
Compiling module xil_defaultlib.Registers_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Registers_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Registers_tb_behav -key {Behavioral:sim_1:Functional:Registers_tb} -tclbatch {Registers_tb.tcl} -view {X:/XilianX/Registers/Registers_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config X:/XilianX/Registers/Registers_tb_behav.wcfg
source Registers_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 984.680 ; gain = 0.812
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Registers_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 984.680 ; gain = 0.812
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Registers_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Registers_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/XilianX/Registers/Registers.srcs/sources_1/new/Accumulator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator
INFO: [VRFC 10-311] analyzing module Data_Register
INFO: [VRFC 10-311] analyzing module Instruction_Register
INFO: [VRFC 10-311] analyzing module Temporary_Register
INFO: [VRFC 10-311] analyzing module Address_Register
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/XilianX/Registers/Registers.srcs/sim_1/new/Registers_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: X:/Vivado_Xilianx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c6320d4ad5a74f8eaca784978739fe76 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Registers_tb_behav xil_defaultlib.Registers_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Accumulator
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Address_Register
Compiling module xil_defaultlib.Temporary_Register
Compiling module xil_defaultlib.Instruction_Register
Compiling module xil_defaultlib.Data_Register
Compiling module xil_defaultlib.Registers_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Registers_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Registers_tb_behav -key {Behavioral:sim_1:Functional:Registers_tb} -tclbatch {Registers_tb.tcl} -view {X:/XilianX/Registers/Registers_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config X:/XilianX/Registers/Registers_tb_behav.wcfg
source Registers_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 985.844 ; gain = 1.164
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Registers_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 985.844 ; gain = 1.164
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Registers_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Registers_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/XilianX/Registers/Registers.srcs/sources_1/new/Accumulator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator
INFO: [VRFC 10-311] analyzing module Data_Register
INFO: [VRFC 10-311] analyzing module Instruction_Register
INFO: [VRFC 10-311] analyzing module Temporary_Register
INFO: [VRFC 10-311] analyzing module Address_Register
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/XilianX/Registers/Registers.srcs/sim_1/new/Registers_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: X:/Vivado_Xilianx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c6320d4ad5a74f8eaca784978739fe76 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Registers_tb_behav xil_defaultlib.Registers_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Accumulator
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Address_Register
Compiling module xil_defaultlib.Temporary_Register
Compiling module xil_defaultlib.Instruction_Register
Compiling module xil_defaultlib.Data_Register
Compiling module xil_defaultlib.Registers_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Registers_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Registers_tb_behav -key {Behavioral:sim_1:Functional:Registers_tb} -tclbatch {Registers_tb.tcl} -view {X:/XilianX/Registers/Registers_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config X:/XilianX/Registers/Registers_tb_behav.wcfg
source Registers_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 987.043 ; gain = 1.117
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Registers_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 987.043 ; gain = 1.117
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Registers_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Registers_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/XilianX/Registers/Registers.srcs/sources_1/new/Accumulator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator
INFO: [VRFC 10-311] analyzing module Data_Register
INFO: [VRFC 10-311] analyzing module Instruction_Register
INFO: [VRFC 10-311] analyzing module Temporary_Register
INFO: [VRFC 10-311] analyzing module Address_Register
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/XilianX/Registers/Registers.srcs/sim_1/new/Registers_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: X:/Vivado_Xilianx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c6320d4ad5a74f8eaca784978739fe76 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Registers_tb_behav xil_defaultlib.Registers_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Accumulator
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Address_Register
Compiling module xil_defaultlib.Temporary_Register
Compiling module xil_defaultlib.Instruction_Register
Compiling module xil_defaultlib.Data_Register
Compiling module xil_defaultlib.Registers_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Registers_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Registers_tb_behav -key {Behavioral:sim_1:Functional:Registers_tb} -tclbatch {Registers_tb.tcl} -view {X:/XilianX/Registers/Registers_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config X:/XilianX/Registers/Registers_tb_behav.wcfg
source Registers_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 988.066 ; gain = 0.508
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Registers_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 988.066 ; gain = 0.508
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Registers_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Registers_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/XilianX/Registers/Registers.srcs/sources_1/new/Accumulator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator
INFO: [VRFC 10-311] analyzing module Data_Register
INFO: [VRFC 10-311] analyzing module Instruction_Register
INFO: [VRFC 10-311] analyzing module Temporary_Register
INFO: [VRFC 10-311] analyzing module Address_Register
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/XilianX/Registers/Registers.srcs/sim_1/new/Registers_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: X:/Vivado_Xilianx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c6320d4ad5a74f8eaca784978739fe76 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Registers_tb_behav xil_defaultlib.Registers_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Accumulator
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Address_Register
Compiling module xil_defaultlib.Temporary_Register
Compiling module xil_defaultlib.Instruction_Register
Compiling module xil_defaultlib.Data_Register
Compiling module xil_defaultlib.Registers_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Registers_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Registers_tb_behav -key {Behavioral:sim_1:Functional:Registers_tb} -tclbatch {Registers_tb.tcl} -view {X:/XilianX/Registers/Registers_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config X:/XilianX/Registers/Registers_tb_behav.wcfg
source Registers_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 989.309 ; gain = 1.242
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Registers_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 989.309 ; gain = 1.242
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Registers_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Registers_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/XilianX/Registers/Registers.srcs/sources_1/new/Accumulator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator
INFO: [VRFC 10-311] analyzing module Data_Register
INFO: [VRFC 10-311] analyzing module Instruction_Register
INFO: [VRFC 10-311] analyzing module Temporary_Register
INFO: [VRFC 10-311] analyzing module Address_Register
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/XilianX/Registers/Registers.srcs/sim_1/new/Registers_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: X:/Vivado_Xilianx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c6320d4ad5a74f8eaca784978739fe76 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Registers_tb_behav xil_defaultlib.Registers_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Accumulator
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Address_Register
Compiling module xil_defaultlib.Temporary_Register
Compiling module xil_defaultlib.Instruction_Register
Compiling module xil_defaultlib.Data_Register
Compiling module xil_defaultlib.Registers_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Registers_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Registers_tb_behav -key {Behavioral:sim_1:Functional:Registers_tb} -tclbatch {Registers_tb.tcl} -view {X:/XilianX/Registers/Registers_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config X:/XilianX/Registers/Registers_tb_behav.wcfg
source Registers_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 992.180 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Registers_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 992.180 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Registers_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Registers_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/XilianX/Registers/Registers.srcs/sources_1/new/Accumulator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator
INFO: [VRFC 10-311] analyzing module Data_Register
INFO: [VRFC 10-311] analyzing module Instruction_Register
INFO: [VRFC 10-311] analyzing module Temporary_Register
INFO: [VRFC 10-311] analyzing module Address_Register
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/XilianX/Registers/Registers.srcs/sim_1/new/Registers_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: X:/Vivado_Xilianx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c6320d4ad5a74f8eaca784978739fe76 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Registers_tb_behav xil_defaultlib.Registers_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Accumulator
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Address_Register
Compiling module xil_defaultlib.Temporary_Register
Compiling module xil_defaultlib.Instruction_Register
Compiling module xil_defaultlib.Data_Register
Compiling module xil_defaultlib.Registers_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Registers_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Registers_tb_behav -key {Behavioral:sim_1:Functional:Registers_tb} -tclbatch {Registers_tb.tcl} -view {X:/XilianX/Registers/Registers_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config X:/XilianX/Registers/Registers_tb_behav.wcfg
source Registers_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 992.180 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Registers_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 992.180 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Registers_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Registers_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/XilianX/Registers/Registers.srcs/sources_1/new/Accumulator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator
INFO: [VRFC 10-311] analyzing module Data_Register
INFO: [VRFC 10-311] analyzing module Instruction_Register
INFO: [VRFC 10-311] analyzing module Temporary_Register
INFO: [VRFC 10-311] analyzing module Address_Register
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/XilianX/Registers/Registers.srcs/sim_1/new/Registers_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: X:/Vivado_Xilianx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c6320d4ad5a74f8eaca784978739fe76 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Registers_tb_behav xil_defaultlib.Registers_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Accumulator
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Address_Register
Compiling module xil_defaultlib.Temporary_Register
Compiling module xil_defaultlib.Instruction_Register
Compiling module xil_defaultlib.Data_Register
Compiling module xil_defaultlib.Registers_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Registers_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Registers_tb_behav -key {Behavioral:sim_1:Functional:Registers_tb} -tclbatch {Registers_tb.tcl} -view {X:/XilianX/Registers/Registers_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config X:/XilianX/Registers/Registers_tb_behav.wcfg
source Registers_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 992.500 ; gain = 0.320
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Registers_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 992.500 ; gain = 0.320
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Registers_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Registers_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/XilianX/Registers/Registers.srcs/sources_1/new/Accumulator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator
INFO: [VRFC 10-311] analyzing module Data_Register
INFO: [VRFC 10-311] analyzing module Instruction_Register
INFO: [VRFC 10-311] analyzing module Temporary_Register
INFO: [VRFC 10-311] analyzing module Address_Register
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/XilianX/Registers/Registers.srcs/sim_1/new/Registers_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: X:/Vivado_Xilianx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c6320d4ad5a74f8eaca784978739fe76 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Registers_tb_behav xil_defaultlib.Registers_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Accumulator
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Address_Register
Compiling module xil_defaultlib.Temporary_Register
Compiling module xil_defaultlib.Instruction_Register
Compiling module xil_defaultlib.Data_Register
Compiling module xil_defaultlib.Registers_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Registers_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Registers_tb_behav -key {Behavioral:sim_1:Functional:Registers_tb} -tclbatch {Registers_tb.tcl} -view {X:/XilianX/Registers/Registers_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config X:/XilianX/Registers/Registers_tb_behav.wcfg
source Registers_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 993.477 ; gain = 0.898
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Registers_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 993.477 ; gain = 0.898
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Registers_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Registers_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/XilianX/Registers/Registers.srcs/sources_1/new/Accumulator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator
INFO: [VRFC 10-311] analyzing module Data_Register
INFO: [VRFC 10-311] analyzing module Instruction_Register
INFO: [VRFC 10-311] analyzing module Temporary_Register
INFO: [VRFC 10-311] analyzing module Address_Register
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/XilianX/Registers/Registers.srcs/sim_1/new/Registers_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: X:/Vivado_Xilianx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c6320d4ad5a74f8eaca784978739fe76 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Registers_tb_behav xil_defaultlib.Registers_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Accumulator
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Address_Register
Compiling module xil_defaultlib.Temporary_Register
Compiling module xil_defaultlib.Instruction_Register
Compiling module xil_defaultlib.Data_Register
Compiling module xil_defaultlib.Registers_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Registers_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Registers_tb_behav -key {Behavioral:sim_1:Functional:Registers_tb} -tclbatch {Registers_tb.tcl} -view {X:/XilianX/Registers/Registers_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config X:/XilianX/Registers/Registers_tb_behav.wcfg
source Registers_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 994.426 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Registers_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 994.426 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Registers_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Registers_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/XilianX/Registers/Registers.srcs/sources_1/new/Accumulator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator
INFO: [VRFC 10-311] analyzing module Data_Register
INFO: [VRFC 10-311] analyzing module Instruction_Register
INFO: [VRFC 10-311] analyzing module Temporary_Register
INFO: [VRFC 10-311] analyzing module Address_Register
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/XilianX/Registers/Registers.srcs/sim_1/new/Registers_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: X:/Vivado_Xilianx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c6320d4ad5a74f8eaca784978739fe76 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Registers_tb_behav xil_defaultlib.Registers_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Accumulator
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Address_Register
Compiling module xil_defaultlib.Temporary_Register
Compiling module xil_defaultlib.Instruction_Register
Compiling module xil_defaultlib.Data_Register
Compiling module xil_defaultlib.Registers_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Registers_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Registers_tb_behav -key {Behavioral:sim_1:Functional:Registers_tb} -tclbatch {Registers_tb.tcl} -view {X:/XilianX/Registers/Registers_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config X:/XilianX/Registers/Registers_tb_behav.wcfg
source Registers_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 996.496 ; gain = 1.676
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Registers_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 996.496 ; gain = 1.676
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Registers_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Registers_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/XilianX/Registers/Registers.srcs/sources_1/new/Accumulator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator
INFO: [VRFC 10-311] analyzing module Data_Register
INFO: [VRFC 10-311] analyzing module Instruction_Register
INFO: [VRFC 10-311] analyzing module Temporary_Register
INFO: [VRFC 10-311] analyzing module Address_Register
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/XilianX/Registers/Registers.srcs/sim_1/new/Registers_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: X:/Vivado_Xilianx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c6320d4ad5a74f8eaca784978739fe76 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Registers_tb_behav xil_defaultlib.Registers_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Accumulator
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Address_Register
Compiling module xil_defaultlib.Temporary_Register
Compiling module xil_defaultlib.Instruction_Register
Compiling module xil_defaultlib.Data_Register
Compiling module xil_defaultlib.Registers_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Registers_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'X:/XilianX/Registers/Registers.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Registers_tb_behav -key {Behavioral:sim_1:Functional:Registers_tb} -tclbatch {Registers_tb.tcl} -view {X:/XilianX/Registers/Registers_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config X:/XilianX/Registers/Registers_tb_behav.wcfg
source Registers_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1000.961 ; gain = 4.219
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Registers_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 1000.961 ; gain = 4.219
save_wave_config {X:/XilianX/Registers/Registers_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon May  6 22:35:16 2024...
