Release 13.2 - xst O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.22 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.22 secs
 
--> Reading design: aes.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "aes.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "aes"
Output Format                      : NGC
Target Device                      : xc3s1600e-4-fg320

---- Source Options
Top Module Name                    : aes
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Area
Optimization Effort                : 2
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/ee4218-aes/aes2/pcores/aes_v1_00_a/hdl/vhdl/utils.vhd" in Library aes_v1_00_a.
Architecture utils of Entity utils is up to date.
Compiling vhdl file "C:/ee4218-aes/aes2/pcores/aes_v1_00_a/hdl/vhdl/inv_subs_box.vhd" in Library aes_v1_00_a.
Architecture arch of Entity inv_subs_box is up to date.
Compiling vhdl file "C:/ee4218-aes/aes2/pcores/aes_v1_00_a/hdl/vhdl/add_round_key_box.vhd" in Library aes_v1_00_a.
Architecture arch of Entity add_round_key_box is up to date.
Compiling vhdl file "C:/ee4218-aes/aes2/pcores/aes_v1_00_a/hdl/vhdl/inv_mix_cols_box.vhd" in Library aes_v1_00_a.
Architecture arch of Entity inv_mix_cols_box is up to date.
Compiling vhdl file "C:/ee4218-aes/aes2/pcores/aes_v1_00_a/hdl/vhdl/inv_shift_rows_box.vhd" in Library aes_v1_00_a.
Architecture arch of Entity inv_shift_rows_box is up to date.
Compiling vhdl file "C:/ee4218-aes/aes2/pcores/aes_v1_00_a/hdl/vhdl/aes_loop_iter.vhd" in Library aes_v1_00_a.
Architecture behavioral of Entity aes_loop_iter is up to date.
Compiling vhdl file "C:/ee4218-aes/aes2/pcores/aes_v1_00_a/hdl/vhdl/aes.vhd" in Library aes_v1_00_a.
Architecture example of Entity aes is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <aes> in library <aes_v1_00_a> (architecture <example>).

Analyzing hierarchy for entity <aes_loop_iter> in library <aes_v1_00_a> (architecture <behavioral>).

Analyzing hierarchy for entity <inv_subs_box> in library <aes_v1_00_a> (architecture <arch>).

Analyzing hierarchy for entity <add_round_key_box> in library <aes_v1_00_a> (architecture <arch>).

Analyzing hierarchy for entity <inv_mix_cols_box> in library <aes_v1_00_a> (architecture <arch>).

Analyzing hierarchy for entity <inv_shift_rows_box> in library <aes_v1_00_a> (architecture <arch>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <aes> in library <aes_v1_00_a> (Architecture <example>).
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
Entity <aes> analyzed. Unit <aes> generated.

Analyzing Entity <aes_loop_iter> in library <aes_v1_00_a> (Architecture <behavioral>).
Entity <aes_loop_iter> analyzed. Unit <aes_loop_iter> generated.

Analyzing Entity <inv_subs_box> in library <aes_v1_00_a> (Architecture <arch>).
Entity <inv_subs_box> analyzed. Unit <inv_subs_box> generated.

Analyzing Entity <add_round_key_box> in library <aes_v1_00_a> (Architecture <arch>).
Entity <add_round_key_box> analyzed. Unit <add_round_key_box> generated.

Analyzing Entity <inv_mix_cols_box> in library <aes_v1_00_a> (Architecture <arch>).
Entity <inv_mix_cols_box> analyzed. Unit <inv_mix_cols_box> generated.

Analyzing Entity <inv_shift_rows_box> in library <aes_v1_00_a> (Architecture <arch>).
Entity <inv_shift_rows_box> analyzed. Unit <inv_shift_rows_box> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <inv_subs_box>.
    Related source file is "C:/ee4218-aes/aes2/pcores/aes_v1_00_a/hdl/vhdl/inv_subs_box.vhd".
    Found 16x128-bit ROM for signal <slice0002$rom0000>.
    Found 16x128-bit ROM for signal <slice0004$rom0000>.
    Found 16x128-bit ROM for signal <slice0006$rom0000>.
    Found 16x128-bit ROM for signal <slice0016$rom0000>.
    Found 16x128-bit ROM for signal <slice0018$rom0000>.
    Found 16x128-bit ROM for signal <slice0020$rom0000>.
    Found 16x128-bit ROM for signal <slice0022$rom0000>.
    Found 16x128-bit ROM for signal <slice0008$rom0000>.
    Found 16x128-bit ROM for signal <slice0010$rom0000>.
    Found 16x128-bit ROM for signal <slice0012$rom0000>.
    Found 16x128-bit ROM for signal <slice0014$rom0000>.
    Found 16x128-bit ROM for signal <slice0024$rom0000>.
    Found 16x128-bit ROM for signal <slice0026$rom0000>.
    Found 16x128-bit ROM for signal <slice0028$rom0000>.
    Found 16x128-bit ROM for signal <slice0000$rom0000>.
    Found 16x128-bit ROM for signal <slice0030$rom0000>.
    Found 32-bit 16-to-1 multiplexer for signal <$n0000<31:28>>.
    Found 32-bit 16-to-1 multiplexer for signal <$n0001<31:28>>.
    Found 32-bit 16-to-1 multiplexer for signal <$n0002<31:28>>.
    Found 32-bit 16-to-1 multiplexer for signal <$n0003<31:28>>.
    Summary:
	inferred  16 ROM(s).
	inferred 128 Multiplexer(s).
Unit <inv_subs_box> synthesized.


Synthesizing Unit <add_round_key_box>.
    Related source file is "C:/ee4218-aes/aes2/pcores/aes_v1_00_a/hdl/vhdl/add_round_key_box.vhd".
Unit <add_round_key_box> synthesized.


Synthesizing Unit <inv_mix_cols_box>.
    Related source file is "C:/ee4218-aes/aes2/pcores/aes_v1_00_a/hdl/vhdl/inv_mix_cols_box.vhd".
    Found 32-bit xor7 for signal <$n0000<31:28>>.
    Found 32-bit xor7 for signal <$n0001<31:28>>.
    Found 32-bit xor7 for signal <$n0002<31:28>>.
    Found 32-bit xor7 for signal <$n0003<31:28>>.
    Found 8-bit xor2 for signal <accum109$xor0000> created at line 242.
    Found 1-bit xor2 for signal <accum109$xor0005> created at line 217.
    Found 8-bit xor2 for signal <accum11$xor0000> created at line 240.
    Found 1-bit xor2 for signal <accum11$xor0005> created at line 217.
    Found 8-bit xor2 for signal <accum113$xor0000> created at line 238.
    Found 1-bit xor2 for signal <accum113$xor0005> created at line 217.
    Found 8-bit xor2 for signal <accum117$xor0000> created at line 238.
    Found 1-bit xor2 for signal <accum117$xor0005> created at line 217.
    Found 8-bit xor2 for signal <accum129$xor0000> created at line 242.
    Found 1-bit xor2 for signal <accum129$xor0005> created at line 217.
    Found 8-bit xor2 for signal <accum133$xor0000> created at line 242.
    Found 1-bit xor2 for signal <accum133$xor0005> created at line 217.
    Found 8-bit xor2 for signal <accum134$xor0000> created at line 242.
    Found 1-bit xor2 for signal <accum134$xor0005> created at line 217.
    Found 8-bit xor2 for signal <accum138$xor0000> created at line 238.
    Found 1-bit xor2 for signal <accum138$xor0005> created at line 217.
    Found 8-bit xor2 for signal <accum141$xor0000> created at line 240.
    Found 1-bit xor2 for signal <accum141$xor0005> created at line 217.
    Found 8-bit xor2 for signal <accum153$xor0000> created at line 242.
    Found 1-bit xor2 for signal <accum153$xor0005> created at line 217.
    Found 8-bit xor2 for signal <accum154$xor0000> created at line 242.
    Found 1-bit xor2 for signal <accum154$xor0005> created at line 217.
    Found 8-bit xor2 for signal <accum158$xor0000> created at line 238.
    Found 1-bit xor2 for signal <accum158$xor0005> created at line 217.
    Found 8-bit xor2 for signal <accum161$xor0000> created at line 240.
    Found 1-bit xor2 for signal <accum161$xor0005> created at line 217.
    Found 8-bit xor2 for signal <accum174$xor0000> created at line 242.
    Found 1-bit xor2 for signal <accum174$xor0005> created at line 217.
    Found 8-bit xor2 for signal <accum178$xor0000> created at line 238.
    Found 1-bit xor2 for signal <accum178$xor0005> created at line 217.
    Found 8-bit xor2 for signal <accum182$xor0000> created at line 238.
    Found 1-bit xor2 for signal <accum182$xor0005> created at line 217.
    Found 8-bit xor2 for signal <accum194$xor0000> created at line 242.
    Found 1-bit xor2 for signal <accum194$xor0005> created at line 217.
    Found 8-bit xor2 for signal <accum198$xor0000> created at line 242.
    Found 1-bit xor2 for signal <accum198$xor0005> created at line 217.
    Found 8-bit xor2 for signal <accum199$xor0000> created at line 242.
    Found 1-bit xor2 for signal <accum199$xor0005> created at line 217.
    Found 8-bit xor2 for signal <accum203$xor0000> created at line 238.
    Found 1-bit xor2 for signal <accum203$xor0005> created at line 217.
    Found 8-bit xor2 for signal <accum206$xor0000> created at line 240.
    Found 1-bit xor2 for signal <accum206$xor0005> created at line 217.
    Found 8-bit xor2 for signal <accum218$xor0000> created at line 242.
    Found 1-bit xor2 for signal <accum218$xor0005> created at line 217.
    Found 8-bit xor2 for signal <accum219$xor0000> created at line 242.
    Found 1-bit xor2 for signal <accum219$xor0005> created at line 217.
    Found 8-bit xor2 for signal <accum223$xor0000> created at line 238.
    Found 1-bit xor2 for signal <accum223$xor0005> created at line 217.
    Found 8-bit xor2 for signal <accum226$xor0000> created at line 240.
    Found 1-bit xor2 for signal <accum226$xor0005> created at line 217.
    Found 8-bit xor2 for signal <accum23$xor0000> created at line 242.
    Found 1-bit xor2 for signal <accum23$xor0005> created at line 217.
    Found 8-bit xor2 for signal <accum239$xor0000> created at line 242.
    Found 1-bit xor2 for signal <accum239$xor0005> created at line 217.
    Found 8-bit xor2 for signal <accum24$xor0000> created at line 242.
    Found 1-bit xor2 for signal <accum24$xor0005> created at line 217.
    Found 8-bit xor2 for signal <accum243$xor0000> created at line 238.
    Found 1-bit xor2 for signal <accum243$xor0005> created at line 217.
    Found 8-bit xor2 for signal <accum247$xor0000> created at line 238.
    Found 1-bit xor2 for signal <accum247$xor0005> created at line 217.
    Found 8-bit xor2 for signal <accum259$xor0000> created at line 242.
    Found 1-bit xor2 for signal <accum259$xor0005> created at line 217.
    Found 8-bit xor2 for signal <accum28$xor0000> created at line 238.
    Found 1-bit xor2 for signal <accum28$xor0005> created at line 217.
    Found 8-bit xor2 for signal <accum3$xor0000> created at line 242.
    Found 1-bit xor2 for signal <accum3$xor0005> created at line 217.
    Found 8-bit xor2 for signal <accum31$xor0000> created at line 240.
    Found 1-bit xor2 for signal <accum31$xor0005> created at line 217.
    Found 8-bit xor2 for signal <accum4$xor0000> created at line 242.
    Found 1-bit xor2 for signal <accum4$xor0005> created at line 217.
    Found 8-bit xor2 for signal <accum44$xor0000> created at line 242.
    Found 1-bit xor2 for signal <accum44$xor0005> created at line 217.
    Found 8-bit xor2 for signal <accum48$xor0000> created at line 238.
    Found 1-bit xor2 for signal <accum48$xor0005> created at line 217.
    Found 8-bit xor2 for signal <accum52$xor0000> created at line 238.
    Found 1-bit xor2 for signal <accum52$xor0005> created at line 217.
    Found 8-bit xor2 for signal <accum64$xor0000> created at line 242.
    Found 1-bit xor2 for signal <accum64$xor0005> created at line 217.
    Found 8-bit xor2 for signal <accum68$xor0000> created at line 242.
    Found 1-bit xor2 for signal <accum68$xor0005> created at line 217.
    Found 8-bit xor2 for signal <accum69$xor0000> created at line 242.
    Found 1-bit xor2 for signal <accum69$xor0005> created at line 217.
    Found 8-bit xor2 for signal <accum73$xor0000> created at line 238.
    Found 1-bit xor2 for signal <accum73$xor0005> created at line 217.
    Found 8-bit xor2 for signal <accum76$xor0000> created at line 240.
    Found 1-bit xor2 for signal <accum76$xor0005> created at line 217.
    Found 8-bit xor2 for signal <accum8$xor0000> created at line 238.
    Found 1-bit xor2 for signal <accum8$xor0005> created at line 217.
    Found 8-bit xor2 for signal <accum88$xor0000> created at line 242.
    Found 1-bit xor2 for signal <accum88$xor0005> created at line 217.
    Found 8-bit xor2 for signal <accum89$xor0000> created at line 242.
    Found 1-bit xor2 for signal <accum89$xor0005> created at line 217.
    Found 8-bit xor2 for signal <accum93$xor0000> created at line 238.
    Found 1-bit xor2 for signal <accum93$xor0005> created at line 217.
    Found 8-bit xor2 for signal <accum96$xor0000> created at line 240.
    Found 1-bit xor2 for signal <accum96$xor0005> created at line 217.
    Summary:
	inferred 128 Xor(s).
Unit <inv_mix_cols_box> synthesized.


Synthesizing Unit <inv_shift_rows_box>.
    Related source file is "C:/ee4218-aes/aes2/pcores/aes_v1_00_a/hdl/vhdl/inv_shift_rows_box.vhd".
Unit <inv_shift_rows_box> synthesized.


Synthesizing Unit <aes_loop_iter>.
    Related source file is "C:/ee4218-aes/aes2/pcores/aes_v1_00_a/hdl/vhdl/aes_loop_iter.vhd".
    Found finite state machine <FSM_0> for signal <iter_stage>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 20                                             |
    | Inputs             | 4                                              |
    | Outputs            | 6                                              |
    | Clock              | clk                       (rising_edge)        |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit register for signal <result<0>>.
    Found 32-bit register for signal <result<1>>.
    Found 32-bit register for signal <result<2>>.
    Found 32-bit register for signal <result<3>>.
    Found 3-bit register for signal <done>.
    Found 32-bit register for signal <add_round_key_key<0>>.
    Found 32-bit register for signal <add_round_key_key<1>>.
    Found 32-bit register for signal <add_round_key_key<2>>.
    Found 32-bit register for signal <add_round_key_key<3>>.
    Found 32-bit register for signal <add_round_key_state<0>>.
    Found 32-bit register for signal <add_round_key_state<1>>.
    Found 32-bit register for signal <add_round_key_state<2>>.
    Found 32-bit register for signal <add_round_key_state<3>>.
    Found 32-bit register for signal <inv_mix_cols_box_state<0>>.
    Found 32-bit register for signal <inv_mix_cols_box_state<1>>.
    Found 32-bit register for signal <inv_mix_cols_box_state<2>>.
    Found 32-bit register for signal <inv_mix_cols_box_state<3>>.
    Found 32-bit register for signal <inv_shift_rows_state<0>>.
    Found 32-bit register for signal <inv_shift_rows_state<1>>.
    Found 32-bit register for signal <inv_shift_rows_state<2>>.
    Found 32-bit register for signal <inv_shift_rows_state<3>>.
    Found 32-bit register for signal <inv_subs_box_state<0>>.
    Found 32-bit register for signal <inv_subs_box_state<1>>.
    Found 32-bit register for signal <inv_subs_box_state<2>>.
    Found 32-bit register for signal <inv_subs_box_state<3>>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred 771 D-type flip-flop(s).
Unit <aes_loop_iter> synthesized.


Synthesizing Unit <aes>.
    Related source file is "C:/ee4218-aes/aes2/pcores/aes_v1_00_a/hdl/vhdl/aes.vhd".
WARNING:Xst:647 - Input <FSL_M_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL_S_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1306 - Output <FSL_M_Control> is never assigned.
WARNING:Xst:646 - Signal <decryption_finished> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_1> for signal <step_num>.
    -----------------------------------------------------------------------
    | States             | 13                                             |
    | Transitions        | 180                                            |
    | Inputs             | 5                                              |
    | Outputs            | 29                                             |
    | Clock              | FSL_Clk                   (rising_edge)        |
    | Clock enable       | step_num$not0000          (positive)           |
    | Power Up State     | 11100                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Using one-hot encoding for signal <input_state>.
    Found 16x128-bit ROM for signal <slice0016$rom0000>.
    Found 16x128-bit ROM for signal <slice0078$rom0000>.
    Found 16x128-bit ROM for signal <slice0076$rom0000>.
    Found 16x128-bit ROM for signal <slice0074$rom0000>.
    Found 16x128-bit ROM for signal <slice0072$rom0000>.
    Found 16x128-bit ROM for signal <slice0046$rom0000>.
    Found 16x128-bit ROM for signal <slice0044$rom0000>.
    Found 16x128-bit ROM for signal <slice0042$rom0000>.
    Found 16x128-bit ROM for signal <slice0040$rom0000>.
    Found 16x128-bit ROM for signal <slice0070$rom0000>.
    Found 16x128-bit ROM for signal <slice0068$rom0000>.
    Found 16x128-bit ROM for signal <slice0066$rom0000>.
    Found 16x128-bit ROM for signal <slice0064$rom0000>.
    Found 16x128-bit ROM for signal <slice0014$rom0000>.
    Found 16x128-bit ROM for signal <slice0012$rom0000>.
    Found 16x128-bit ROM for signal <slice0010$rom0000>.
    Found 16x128-bit ROM for signal <slice0008$rom0000>.
    Found 16x128-bit ROM for signal <slice0038$rom0000>.
    Found 16x128-bit ROM for signal <slice0036$rom0000>.
    Found 16x128-bit ROM for signal <slice0034$rom0000>.
    Found 16x128-bit ROM for signal <slice0032$rom0000>.
    Found 16x128-bit ROM for signal <slice0006$rom0000>.
    Found 16x128-bit ROM for signal <slice0004$rom0000>.
    Found 16x128-bit ROM for signal <slice0002$rom0000>.
    Found 16x128-bit ROM for signal <slice0000$rom0000>.
    Found 16x128-bit ROM for signal <slice0062$rom0000>.
    Found 16x128-bit ROM for signal <slice0060$rom0000>.
    Found 16x128-bit ROM for signal <slice0058$rom0000>.
    Found 16x128-bit ROM for signal <slice0056$rom0000>.
    Found 16x128-bit ROM for signal <slice0030$rom0000>.
    Found 16x128-bit ROM for signal <slice0028$rom0000>.
    Found 16x128-bit ROM for signal <slice0026$rom0000>.
    Found 16x128-bit ROM for signal <slice0024$rom0000>.
    Found 16x128-bit ROM for signal <slice0054$rom0000>.
    Found 16x128-bit ROM for signal <slice0052$rom0000>.
    Found 16x128-bit ROM for signal <slice0050$rom0000>.
    Found 16x128-bit ROM for signal <slice0048$rom0000>.
    Found 16x128-bit ROM for signal <slice0022$rom0000>.
    Found 16x128-bit ROM for signal <slice0020$rom0000>.
    Found 16x128-bit ROM for signal <slice0018$rom0000>.
    Found 32-bit 16-to-1 multiplexer for signal <$n0003<31:28>>.
    Found 32-bit xor2 for signal <$n0005<31:28>>.
    Found 32-bit xor2 for signal <$n0006<31:28>>.
    Found 32-bit xor2 for signal <$n0007<31:28>>.
    Found 32-bit xor2 for signal <$n0008<31:28>>.
    Found 32-bit 16-to-1 multiplexer for signal <$n0010<31:28>>.
    Found 32-bit xor2 for signal <$n0012<31:28>>.
    Found 32-bit xor2 for signal <$n0013<31:28>>.
    Found 32-bit xor2 for signal <$n0014<31:28>>.
    Found 32-bit xor2 for signal <$n0015<31:28>>.
    Found 32-bit 16-to-1 multiplexer for signal <$n0017<31:28>>.
    Found 32-bit xor2 for signal <$n0019<31:28>>.
    Found 32-bit xor2 for signal <$n0020<31:28>>.
    Found 32-bit xor2 for signal <$n0021<31:28>>.
    Found 32-bit xor2 for signal <$n0022<31:28>>.
    Found 32-bit 16-to-1 multiplexer for signal <$n0024<31:28>>.
    Found 32-bit xor2 for signal <$n0026<31:28>>.
    Found 32-bit xor2 for signal <$n0027<31:28>>.
    Found 32-bit xor2 for signal <$n0028<31:28>>.
    Found 32-bit xor2 for signal <$n0029<31:28>>.
    Found 32-bit 16-to-1 multiplexer for signal <$n0031<31:28>>.
    Found 32-bit xor2 for signal <$n0033<31:28>>.
    Found 32-bit xor2 for signal <$n0034<31:28>>.
    Found 32-bit xor2 for signal <$n0035<31:28>>.
    Found 32-bit xor2 for signal <$n0036<31:28>>.
    Found 32-bit 16-to-1 multiplexer for signal <$n0038<31:28>>.
    Found 32-bit xor2 for signal <$n0040<31:28>>.
    Found 32-bit xor2 for signal <$n0041<31:28>>.
    Found 32-bit xor2 for signal <$n0042<31:28>>.
    Found 32-bit xor2 for signal <$n0043<31:28>>.
    Found 32-bit 16-to-1 multiplexer for signal <$n0045<31:28>>.
    Found 32-bit xor2 for signal <$n0047<31:28>>.
    Found 32-bit xor2 for signal <$n0048<31:28>>.
    Found 32-bit xor2 for signal <$n0049<31:28>>.
    Found 32-bit xor2 for signal <$n0050<31:28>>.
    Found 32-bit 16-to-1 multiplexer for signal <$n0052<31:28>>.
    Found 32-bit xor2 for signal <$n0054<31:28>>.
    Found 32-bit xor2 for signal <$n0055<31:28>>.
    Found 32-bit xor2 for signal <$n0056<31:28>>.
    Found 32-bit xor2 for signal <$n0057<31:28>>.
    Found 32-bit 16-to-1 multiplexer for signal <$n0059<31:28>>.
    Found 32-bit xor2 for signal <$n0061<31:28>>.
    Found 32-bit xor2 for signal <$n0062<31:28>>.
    Found 32-bit xor2 for signal <$n0063<31:28>>.
    Found 32-bit xor2 for signal <$n0064<31:28>>.
    Found 32-bit 16-to-1 multiplexer for signal <$n0066<31:28>>.
    Found 32-bit xor2 for signal <$n0068<31:28>>.
    Found 32-bit xor2 for signal <$n0069<31:28>>.
    Found 32-bit xor2 for signal <$n0070<31:28>>.
    Found 32-bit xor2 for signal <$n0071<31:28>>.
    Found 2-bit register for signal <control_index>.
    Found 32-bit register for signal <cypher_key<0>>.
    Found 32-bit register for signal <cypher_key<1>>.
    Found 32-bit register for signal <cypher_key<2>>.
    Found 32-bit register for signal <cypher_key<3>>.
    Found 32-bit register for signal <decrypt_input<0>>.
    Found 32-bit register for signal <decrypt_input<1>>.
    Found 32-bit register for signal <decrypt_input<2>>.
    Found 32-bit register for signal <decrypt_input<3>>.
    Found 8-bit 4-to-1 multiplexer for signal <decrypt_result$mux0000>.
    Found 8-bit 4-to-1 multiplexer for signal <decrypt_result$mux0001>.
    Found 8-bit 4-to-1 multiplexer for signal <decrypt_result$mux0002>.
    Found 8-bit 4-to-1 multiplexer for signal <decrypt_result$mux0003>.
    Found 32-bit register for signal <decrypt_result<0>>.
    Found 32-bit register for signal <decrypt_result<1>>.
    Found 32-bit register for signal <decrypt_result<2>>.
    Found 32-bit register for signal <decrypt_result<3>>.
    Found 1-bit register for signal <enable_decrypt>.
    Found 1-bit register for signal <enable_output>.
    Found 32-bit register for signal <expanded_key<0><0>>.
    Found 32-bit register for signal <expanded_key<0><1>>.
    Found 32-bit register for signal <expanded_key<0><2>>.
    Found 32-bit register for signal <expanded_key<0><3>>.
    Found 32-bit register for signal <expanded_key<10><0>>.
    Found 32-bit register for signal <expanded_key<10><1>>.
    Found 32-bit register for signal <expanded_key<10><2>>.
    Found 32-bit register for signal <expanded_key<10><3>>.
    Found 32-bit register for signal <expanded_key<1><0>>.
    Found 32-bit register for signal <expanded_key<1><1>>.
    Found 32-bit register for signal <expanded_key<1><2>>.
    Found 32-bit register for signal <expanded_key<1><3>>.
    Found 32-bit register for signal <expanded_key<2><0>>.
    Found 32-bit register for signal <expanded_key<2><1>>.
    Found 32-bit register for signal <expanded_key<2><2>>.
    Found 32-bit register for signal <expanded_key<2><3>>.
    Found 32-bit register for signal <expanded_key<3><0>>.
    Found 32-bit register for signal <expanded_key<3><1>>.
    Found 32-bit register for signal <expanded_key<3><2>>.
    Found 32-bit register for signal <expanded_key<3><3>>.
    Found 32-bit register for signal <expanded_key<4><0>>.
    Found 32-bit register for signal <expanded_key<4><1>>.
    Found 32-bit register for signal <expanded_key<4><2>>.
    Found 32-bit register for signal <expanded_key<4><3>>.
    Found 32-bit register for signal <expanded_key<5><0>>.
    Found 32-bit register for signal <expanded_key<5><1>>.
    Found 32-bit register for signal <expanded_key<5><2>>.
    Found 32-bit register for signal <expanded_key<5><3>>.
    Found 32-bit register for signal <expanded_key<6><0>>.
    Found 32-bit register for signal <expanded_key<6><1>>.
    Found 32-bit register for signal <expanded_key<6><2>>.
    Found 32-bit register for signal <expanded_key<6><3>>.
    Found 32-bit register for signal <expanded_key<7><0>>.
    Found 32-bit register for signal <expanded_key<7><1>>.
    Found 32-bit register for signal <expanded_key<7><2>>.
    Found 32-bit register for signal <expanded_key<7><3>>.
    Found 32-bit register for signal <expanded_key<8><0>>.
    Found 32-bit register for signal <expanded_key<8><1>>.
    Found 32-bit register for signal <expanded_key<8><2>>.
    Found 32-bit register for signal <expanded_key<8><3>>.
    Found 32-bit register for signal <expanded_key<9><0>>.
    Found 32-bit register for signal <expanded_key<9><1>>.
    Found 32-bit register for signal <expanded_key<9><2>>.
    Found 32-bit register for signal <expanded_key<9><3>>.
    Found 4-bit register for signal <input_state>.
    Found 32-bit register for signal <loop_iter_key<0>>.
    Found 32-bit register for signal <loop_iter_key<1>>.
    Found 32-bit register for signal <loop_iter_key<2>>.
    Found 32-bit register for signal <loop_iter_key<3>>.
    Found 3-bit register for signal <loop_iter_stage>.
    Found 32-bit register for signal <loop_iter_state<0>>.
    Found 32-bit register for signal <loop_iter_state<1>>.
    Found 32-bit register for signal <loop_iter_state<2>>.
    Found 32-bit register for signal <loop_iter_state<3>>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  40 ROM(s).
	inferred 2059 D-type flip-flop(s).
	inferred 352 Multiplexer(s).
Unit <aes> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 56
 16x128-bit ROM                                        : 56
# Registers                                            : 358
 1-bit register                                        : 2
 2-bit register                                        : 1
 3-bit register                                        : 2
 4-bit register                                        : 1
 8-bit register                                        : 352
# Multiplexers                                         : 60
 8-bit 16-to-1 multiplexer                             : 56
 8-bit 4-to-1 multiplexer                              : 4
# Xors                                                 : 288
 1-bit xor2                                            : 48
 8-bit xor2                                            : 224
 8-bit xor7                                            : 16

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <step_num/FSM> on signal <step_num[1:13]> with one-hot encoding.
------------------------
 State | Encoding
------------------------
 11100 | 0000000000001
 11101 | 0000000000010
 11110 | 0000000000100
 11111 | 0000000001000
 00000 | 0000000010000
 00001 | 0000000100000
 00010 | 0000001000000
 00011 | 0000010000000
 00100 | 0000100000000
 00101 | 0001000000000
 00110 | 0010000000000
 00111 | 0100000000000
 01000 | 1000000000000
------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <loop_iter/iter_stage/FSM> on signal <iter_stage[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
 11    | 11
-------------------
WARNING:Xst:1426 - The value init of the FF/Latch enable_decrypt hinder the constant cleaning in the block aes.
   You should achieve better results by setting this init to 1.
WARNING:Xst:2677 - Node <input_state_0> of sequential type is unconnected in block <aes>.

Synthesizing (advanced) Unit <aes_loop_iter>.
INFO:Xst:3044 - The ROM <subs_box/Mrom_slice0030_rom0000> will be implemented as a read-only BLOCK RAM, absorbing the register: <inv_subs_box_state<3>_3>.
INFO:Xst:3045 - The ROM description <subs_box/Mrom_slice0000_rom0000> will be implemented on LUTs because the limited number of device block RAMs. If you want to be implemented as block RAM, please select a larger device.
INFO:Xst:3044 - The ROM <subs_box/Mrom_slice0028_rom0000> will be implemented as a read-only BLOCK RAM, absorbing the register: <inv_subs_box_state<3>_2>.
INFO:Xst:3044 - The ROM <subs_box/Mrom_slice0026_rom0000> will be implemented as a read-only BLOCK RAM, absorbing the register: <inv_subs_box_state<3>_1>.
INFO:Xst:3044 - The ROM <subs_box/Mrom_slice0024_rom0000> will be implemented as a read-only BLOCK RAM, absorbing the register: <inv_subs_box_state<3>_0>.
INFO:Xst:3044 - The ROM <subs_box/Mrom_slice0014_rom0000> will be implemented as a read-only BLOCK RAM, absorbing the register: <inv_subs_box_state<1>_3>.
INFO:Xst:3045 - The ROM description <subs_box/Mrom_slice0012_rom0000> will be implemented on LUTs because the limited number of device block RAMs. If you want to be implemented as block RAM, please select a larger device.
INFO:Xst:3045 - The ROM description <subs_box/Mrom_slice0010_rom0000> will be implemented on LUTs because the limited number of device block RAMs. If you want to be implemented as block RAM, please select a larger device.
INFO:Xst:3045 - The ROM description <subs_box/Mrom_slice0008_rom0000> will be implemented on LUTs because the limited number of device block RAMs. If you want to be implemented as block RAM, please select a larger device.
INFO:Xst:3044 - The ROM <subs_box/Mrom_slice0022_rom0000> will be implemented as a read-only BLOCK RAM, absorbing the register: <inv_subs_box_state<2>_3>.
INFO:Xst:3044 - The ROM <subs_box/Mrom_slice0020_rom0000> will be implemented as a read-only BLOCK RAM, absorbing the register: <inv_subs_box_state<2>_2>.
INFO:Xst:3044 - The ROM <subs_box/Mrom_slice0018_rom0000> will be implemented as a read-only BLOCK RAM, absorbing the register: <inv_subs_box_state<2>_1>.
INFO:Xst:3044 - The ROM <subs_box/Mrom_slice0016_rom0000> will be implemented as a read-only BLOCK RAM, absorbing the register: <inv_subs_box_state<2>_0>.
INFO:Xst:3045 - The ROM description <subs_box/Mrom_slice0006_rom0000> will be implemented on LUTs because the limited number of device block RAMs. If you want to be implemented as block RAM, please select a larger device.
INFO:Xst:3045 - The ROM description <subs_box/Mrom_slice0004_rom0000> will be implemented on LUTs because the limited number of device block RAMs. If you want to be implemented as block RAM, please select a larger device.
INFO:Xst:3045 - The ROM description <subs_box/Mrom_slice0002_rom0000> will be implemented on LUTs because the limited number of device block RAMs. If you want to be implemented as block RAM, please select a larger device.
INFO:Xst:3225 - The RAM <subs_box/Mrom_slice0030_rom0000> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 128-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to internal node          |          |
    |     diA            | connected to internal node          |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
INFO:Xst:3225 - The RAM <subs_box/Mrom_slice0028_rom0000> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 128-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to internal node          |          |
    |     diA            | connected to internal node          |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
INFO:Xst:3225 - The RAM <subs_box/Mrom_slice0026_rom0000> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 128-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to internal node          |          |
    |     diA            | connected to internal node          |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
INFO:Xst:3225 - The RAM <subs_box/Mrom_slice0024_rom0000> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 128-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to internal node          |          |
    |     diA            | connected to internal node          |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
INFO:Xst:3225 - The RAM <subs_box/Mrom_slice0014_rom0000> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 128-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to internal node          |          |
    |     diA            | connected to internal node          |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
INFO:Xst:3225 - The RAM <subs_box/Mrom_slice0022_rom0000> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 128-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to internal node          |          |
    |     diA            | connected to internal node          |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
INFO:Xst:3225 - The RAM <subs_box/Mrom_slice0020_rom0000> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 128-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to internal node          |          |
    |     diA            | connected to internal node          |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
INFO:Xst:3225 - The RAM <subs_box/Mrom_slice0018_rom0000> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 128-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to internal node          |          |
    |     diA            | connected to internal node          |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
INFO:Xst:3225 - The RAM <subs_box/Mrom_slice0016_rom0000> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 128-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to internal node          |          |
    |     diA            | connected to internal node          |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
Unit <aes_loop_iter> synthesized (advanced).
WARNING:Xst:2677 - Node <input_state_0> of sequential type is unconnected in block <aes>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 9
 16x128-bit single-port block RAM                      : 9
# ROMs                                                 : 47
 16x128-bit ROM                                        : 47
# Registers                                            : 2844
 Flip-Flops                                            : 2844
# Multiplexers                                         : 60
 8-bit 16-to-1 multiplexer                             : 56
 8-bit 4-to-1 multiplexer                              : 4
# Xors                                                 : 288
 1-bit xor2                                            : 48
 8-bit xor2                                            : 224
 8-bit xor7                                            : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch enable_decrypt hinder the constant cleaning in the block aes.
   You should achieve better results by setting this init to 1.
INFO:Xst:2697 - Unit <aes_loop_iter> : the RAMs <subs_box/Mrom_slice0030_rom0000>, <subs_box/Mrom_slice0028_rom0000> are packed into the single block RAM <subs_box/Mrom_slice0030_rom00001>
INFO:Xst:2697 - Unit <aes_loop_iter> : the RAMs <subs_box/Mrom_slice0026_rom0000>, <subs_box/Mrom_slice0024_rom0000> are packed into the single block RAM <subs_box/Mrom_slice0026_rom00001>
INFO:Xst:2697 - Unit <aes_loop_iter> : the RAMs <subs_box/Mrom_slice0014_rom0000>, <subs_box/Mrom_slice0022_rom0000> are packed into the single block RAM <subs_box/Mrom_slice0014_rom00001>
INFO:Xst:2697 - Unit <aes_loop_iter> : the RAMs <subs_box/Mrom_slice0020_rom0000>, <subs_box/Mrom_slice0018_rom0000> are packed into the single block RAM <subs_box/Mrom_slice0020_rom00001>

Optimizing unit <aes> ...

Optimizing unit <inv_mix_cols_box> ...

Optimizing unit <aes_loop_iter> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block aes, actual ratio is 58.
FlipFlop enable_output has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2845
 Flip-Flops                                            : 2845

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : aes.ngr
Top Level Output File Name         : aes
Output Format                      : NGC
Optimization Goal                  : Area
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 74

Cell Usage :
# BELS                             : 17328
#      GND                         : 1
#      INV                         : 11
#      LUT2                        : 843
#      LUT3                        : 3743
#      LUT4                        : 9593
#      MUXF5                       : 2112
#      MUXF6                       : 896
#      MUXF7                       : 128
#      VCC                         : 1
# FlipFlops/Latches                : 2845
#      FD                          : 258
#      FDE                         : 2195
#      FDR                         : 1
#      FDRE                        : 5
#      FDS                         : 386
# RAMS                             : 20
#      RAMB16_S36                  : 4
#      RAMB16_S36_S36              : 16
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 69
#      IBUF                        : 35
#      OBUF                        : 34
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1600efg320-4 

 Number of Slices:                     7905  out of  14752    53%  
 Number of Slice Flip Flops:           2844  out of  29504     9%  
 Number of 4 input LUTs:              14190  out of  29504    48%  
 Number of IOs:                          74
 Number of bonded IOBs:                  70  out of    250    28%  
    IOB Flip Flops:                       1
 Number of BRAMs:                        20  out of     36    55%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
FSL_Clk                            | BUFGP                  | 2865  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 75.494ns (Maximum Frequency: 13.246MHz)
   Minimum input arrival time before clock: 6.413ns
   Maximum output required time after clock: 6.756ns
   Maximum combinational path delay: 4.910ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'FSL_Clk'
  Clock period: 75.494ns (frequency: 13.246MHz)
  Total number of paths / destination ports: 3823707102208667900000 / 5309
-------------------------------------------------------------------------
Delay:               75.494ns (Levels of Logic = 68)
  Source:            cypher_key<3>_1_3 (FF)
  Destination:       loop_iter_key<3>_3_4 (FF)
  Source Clock:      FSL_Clk rising
  Destination Clock: FSL_Clk rising

  Data Path: cypher_key<3>_1_3 to loop_iter_key<3>_3_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q            144   0.591   1.473  cypher_key<3>_1_3 (cypher_key<3>_1_3)
     LUT4:I0->O            1   0.704   0.499  Mrom_slice0000_rom0000921 (Mrom_slice0000_rom000092)
     LUT3:I1->O            1   0.704   0.000  Mmux__n0003<0>_713 (Mmux__n0003<0>_713)
     MUXF5:I0->O           1   0.321   0.000  Mmux__n0003<0>_5_f5_8 (Mmux__n0003<0>_5_f59)
     MUXF6:I1->O           1   0.521   0.455  Mmux__n0003<0>_4_f6_3 (Mmux__n0003<0>_4_f64)
     LUT4:I2->O            6   0.704   0.673  Mxor__n0005<0>_Result<4>1 (Mxor__index0116<4>)
     LUT4:I3->O          145   0.704   1.473  Mxor__n0008<0>_Result<4>1 (Mxor__index0055<4>)
     LUT4:I0->O            1   0.704   0.455  Mrom_slice0014_rom00001021 (Mrom_slice0014_rom0000102)
     LUT4:I2->O            1   0.704   0.000  Mmux__n0010<3>_720 (Mmux__n0010<3>_720)
     MUXF5:I1->O           1   0.321   0.000  Mmux__n0010<3>_6_f5_5 (Mmux__n0010<3>_6_f56)
     MUXF6:I0->O           2   0.521   0.482  Mmux__n0010<3>_4_f6_5 (Mmux__n0010<3>_4_f66)
     LUT4:I2->O           22   0.704   1.243  Mxor__n0013<3>_Result<6>1 (Mxor__index0050<6>)
     LUT2:I1->O          119   0.704   1.325  Mxor__n0015<3>_Result<6>1 (Mxor__index0017<6>)
     LUT4:I2->O            1   0.704   0.455  Mmux__n0017<2>_723_SW0 (N8025)
     LUT4:I2->O            1   0.704   0.000  Mmux__n0017<2>_723 (Mmux__n0017<2>_723)
     MUXF5:I1->O           1   0.321   0.000  Mmux__n0017<2>_6_f5_6 (Mmux__n0017<2>_6_f57)
     MUXF6:I0->O           1   0.521   0.455  Mmux__n0017<2>_4_f6_6 (Mmux__n0017<2>_4_f67)
     LUT4:I2->O            6   0.704   0.673  Mxor__n0019<2>_Result<7>1 (Mxor__index0146<7>)
     LUT4:I3->O          129   0.704   1.297  Mxor__n0022<2>_Result<7>1 (Mxor__index0158<7>)
     LUT4:I3->O            2   0.704   0.482  Mrom_slice0026_rom00002511 (N277)
     LUT3:I2->O            1   0.704   0.424  Mrom_slice0026_rom0000711_SW0 (N3609)
     LUT4:I3->O            1   0.704   0.000  Mmux__n0024<1>_623 (Mmux__n0024<1>_623)
     MUXF5:I1->O           1   0.321   0.000  Mmux__n0024<1>_5_f5_14 (Mmux__n0024<1>_5_f515)
     MUXF6:I1->O           2   0.521   0.451  Mmux__n0024<1>_4_f6_6 (Mmux__n0024<1>_4_f67)
     LUT4:I3->O            8   0.704   0.792  Mxor__n0027<1>_Result<7>1 (Mxor__index0119<7>)
     LUT3:I2->O          123   0.704   1.326  Mxor__n0029<1>_Result<7>1 (Mxor__index0085<7>)
     LUT3:I2->O            2   0.704   0.451  Mrom_slice0032_rom000012611 (N1048)
     LUT4:I3->O            1   0.704   0.455  Mrom_slice0032_rom000029 (Mrom_slice0032_rom000029)
     LUT3:I2->O            1   0.704   0.000  Mmux__n0031<0>_615 (Mmux__n0031<0>_615)
     MUXF5:I0->O           1   0.321   0.000  Mmux__n0031<0>_4_f5_4 (Mmux__n0031<0>_4_f55)
     MUXF6:I1->O           2   0.521   0.451  Mmux__n0031<0>_3_f6_4 (Mmux__n0031<0>_3_f65)
     LUT4:I3->O            8   0.704   0.761  Mxor__n0033<0>_Result<5>1 (Mxor__index0108<5>)
     LUT4:I3->O           93   0.704   1.285  Mrom_slice0046_rom000064_SW2 (N2166)
     LUT4:I3->O            1   0.704   0.455  Mrom_slice0046_rom000069_SW1 (N1886)
     LUT4:I2->O            1   0.704   0.455  Mrom_slice0046_rom000069 (Mrom_slice0046_rom000069)
     LUT3:I2->O            1   0.704   0.000  Mmux__n0038<3>_617 (Mmux__n0038<3>_617)
     MUXF5:I1->O           1   0.321   0.000  Mmux__n0038<3>_5_f5_10 (Mmux__n0038<3>_5_f511)
     MUXF6:I1->O           2   0.521   0.451  Mmux__n0038<3>_4_f6_4 (Mmux__n0038<3>_4_f65)
     LUT4:I3->O            6   0.704   0.673  Mxor__n0040<3>_Result<5>1 (Mxor__index0058<5>)
     LUT4:I3->O           88   0.704   1.359  Mxor__n0043<3>_Result<5>1 (Mxor__index0009<5>)
     LUT3:I1->O            1   0.704   0.000  Mrom_slice0052_rom0000441 (Mrom_slice0052_rom0000441)
     MUXF5:I1->O           1   0.321   0.455  Mrom_slice0052_rom000044_f5 (Mrom_slice0052_rom000044)
     LUT3:I2->O            1   0.704   0.000  Mmux__n0045<2>_613 (Mmux__n0045<2>_613)
     MUXF5:I1->O           1   0.321   0.000  Mmux__n0045<2>_5_f5_7 (Mmux__n0045<2>_5_f58)
     MUXF6:I0->O           1   0.521   0.424  Mmux__n0045<2>_3_f6_3 (Mmux__n0045<2>_3_f64)
     LUT4:I3->O            9   0.704   0.855  Mxor__n0047<2>_Result<4>1 (Mxor__index0138<4>)
     LUT3:I2->O          134   0.704   1.469  Mxor__n0050<2>_Result<4>1 (Mxor__index0154<4>)
     LUT4:I0->O            1   0.704   0.499  Mrom_slice0058_rom0000711 (Mrom_slice0058_rom000071)
     LUT3:I1->O            1   0.704   0.000  Mmux__n0052<1>_623 (Mmux__n0052<1>_623)
     MUXF5:I1->O           1   0.321   0.000  Mmux__n0052<1>_5_f5_14 (Mmux__n0052<1>_5_f515)
     MUXF6:I1->O           1   0.521   0.424  Mmux__n0052<1>_4_f6_6 (Mmux__n0052<1>_4_f67)
     LUT4:I3->O            9   0.704   0.855  Mxor__n0054<1>_Result<7>1 (Mxor__index0125<7>)
     LUT3:I2->O            8   0.704   0.761  Mxor__n0056<1>_Result<7>1 (Mxor__index0094<7>)
     LUT4:I3->O           12   0.704   1.136  Mrom_slice0064_rom00001511 (N14)
     LUT4:I0->O            1   0.704   0.000  Mrom_slice0064_rom000046_G (N8150)
     MUXF5:I1->O           1   0.321   0.455  Mrom_slice0064_rom000046 (Mrom_slice0064_rom000046)
     LUT3:I2->O            1   0.704   0.000  Mmux__n0059<0>_619 (Mmux__n0059<0>_619)
     MUXF5:I1->O           1   0.321   0.000  Mmux__n0059<0>_5_f5_11 (Mmux__n0059<0>_5_f512)
     MUXF6:I0->O           2   0.521   0.451  Mmux__n0059<0>_3_f6_5 (Mmux__n0059<0>_3_f66)
     LUT4:I3->O           14   0.704   1.079  Mxor__n0062<0>_Result<6>1 (Mxor__index0071<6>)
     LUT2:I1->O          124   0.704   1.295  Mxor__n0064<0>_Result<6>1 (Mxor__index0032<6>)
     LUT4:I3->O            1   0.704   0.424  Mrom_slice0078_rom0000115_SW0_SW0 (N7981)
     LUT4:I3->O            1   0.704   0.424  Mrom_slice0078_rom0000115_SW0 (N3624)
     LUT4:I3->O            1   0.704   0.000  Mmux__n0066<3>_83 (Mmux__n0066<3>_83)
     MUXF5:I0->O           1   0.321   0.000  Mmux__n0066<3>_6_f5_2 (Mmux__n0066<3>_6_f53)
     MUXF6:I0->O           4   0.521   0.591  Mmux__n0066<3>_4_f6_2 (Mmux__n0066<3>_4_f63)
     LUT4:I3->O            3   0.704   0.706  Mxor__n0069<3>_Result<3>1 (Mxor__index0141<3>)
     LUT4:I0->O            1   0.704   0.000  loop_iter_key<3>_3_mux0000<4>307_G (N8436)
     MUXF5:I1->O           1   0.321   0.000  loop_iter_key<3>_3_mux0000<4>307 (loop_iter_key<3>_3_mux0000<4>)
     FDE:D                     0.308          loop_iter_key<3>_3_4
    ----------------------------------------
    Total                     75.494ns (41.962ns logic, 33.532ns route)
                                       (55.6% logic, 44.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'FSL_Clk'
  Total number of paths / destination ports: 2760 / 2349
-------------------------------------------------------------------------
Offset:              6.413ns (Levels of Logic = 4)
  Source:            FSL_Rst (PAD)
  Destination:       step_num_FSM_FFd1 (FF)
  Destination Clock: FSL_Clk rising

  Data Path: FSL_Rst to step_num_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            19   1.218   1.164  FSL_Rst_IBUF (FSL_Rst_IBUF)
     LUT2:I1->O            5   0.704   0.712  step_num_FSM_FFd13-In11 (step_num_FSM_N4)
     LUT4:I1->O            9   0.704   0.899  step_num_FSM_FFd2-In2 (step_num_FSM_N9)
     LUT3:I1->O            1   0.704   0.000  step_num_FSM_FFd1-In1 (step_num_FSM_FFd1-In)
     FDE:D                     0.308          step_num_FSM_FFd1
    ----------------------------------------
    Total                      6.413ns (3.638ns logic, 2.775ns route)
                                       (56.7% logic, 43.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'FSL_Clk'
  Total number of paths / destination ports: 225 / 33
-------------------------------------------------------------------------
Offset:              6.756ns (Levels of Logic = 3)
  Source:            control_index_0 (FF)
  Destination:       FSL_M_Data<0> (PAD)
  Source Clock:      FSL_Clk rising

  Data Path: control_index_0 to FSL_M_Data<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             66   0.591   1.448  control_index_0 (control_index_0)
     LUT3:I0->O            1   0.704   0.000  Mmux_decrypt_result_mux0001_3 (Mmux_decrypt_result_mux0001_3)
     MUXF5:I1->O           1   0.321   0.420  Mmux_decrypt_result_mux0001_2_f5 (FSL_M_Data_10_OBUF)
     OBUF:I->O                 3.272          FSL_M_Data_10_OBUF (FSL_M_Data<10>)
    ----------------------------------------
    Total                      6.756ns (4.888ns logic, 1.868ns route)
                                       (72.4% logic, 27.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.910ns (Levels of Logic = 2)
  Source:            FSL_S_Exists (PAD)
  Destination:       FSL_S_Read (PAD)

  Data Path: FSL_S_Exists to FSL_S_Read
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.420  FSL_S_Exists_IBUF (FSL_S_Read_OBUF)
     OBUF:I->O                 3.272          FSL_S_Read_OBUF (FSL_S_Read)
    ----------------------------------------
    Total                      4.910ns (4.490ns logic, 0.420ns route)
                                       (91.4% logic, 8.6% route)

=========================================================================


Total REAL time to Xst completion: 983.00 secs
Total CPU time to Xst completion: 982.75 secs
 
--> 

Total memory usage is 605264 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   12 (   0 filtered)
Number of infos    :   29 (   0 filtered)

