Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.00 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.00 secs
 
--> 
Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/ise/share-vm-digital/q4OnlySch/TF_fall.vhf" into library work
Parsing entity <FTC_HXILINX_TF_fall>.
Parsing architecture <Behavioral> of entity <ftc_hxilinx_tf_fall>.
Parsing entity <TF_fall>.
Parsing architecture <BEHAVIORAL> of entity <tf_fall>.
Parsing VHDL file "/home/ise/share-vm-digital/q4OnlySch/counter0_9.vhf" into library work
Parsing entity <FTC_HXILINX_counter0_9>.
Parsing architecture <Behavioral> of entity <ftc_hxilinx_counter0_9>.
Parsing entity <TF_fall_MUSER_counter0_9>.
Parsing architecture <BEHAVIORAL> of entity <tf_fall_muser_counter0_9>.
Parsing entity <counter0_9>.
Parsing architecture <BEHAVIORAL> of entity <counter0_9>.
Parsing VHDL file "/home/ise/share-vm-digital/q4OnlySch/counter0_20M.vhf" into library work
Parsing entity <FTC_HXILINX_counter0_20M>.
Parsing architecture <Behavioral> of entity <ftc_hxilinx_counter0_20m>.
Parsing entity <TF_fall_MUSER_counter0_20M>.
Parsing architecture <BEHAVIORAL> of entity <tf_fall_muser_counter0_20m>.
Parsing entity <counter0_9_MUSER_counter0_20M>.
Parsing architecture <BEHAVIORAL> of entity <counter0_9_muser_counter0_20m>.
Parsing entity <counter0_20M>.
Parsing architecture <BEHAVIORAL> of entity <counter0_20m>.
Parsing VHDL file "/home/ise/share-vm-digital/q4OnlySch/counter0_20k.vhf" into library work
Parsing entity <FTC_HXILINX_counter0_20k>.
Parsing architecture <Behavioral> of entity <ftc_hxilinx_counter0_20k>.
Parsing entity <TF_fall_MUSER_counter0_20k>.
Parsing architecture <BEHAVIORAL> of entity <tf_fall_muser_counter0_20k>.
Parsing entity <counter0_9_MUSER_counter0_20k>.
Parsing architecture <BEHAVIORAL> of entity <counter0_9_muser_counter0_20k>.
Parsing entity <counter0_20k>.
Parsing architecture <BEHAVIORAL> of entity <counter0_20k>.
Parsing VHDL file "/home/ise/share-vm-digital/q4OnlySch/MUX2_1.vhf" into library work
Parsing entity <M2_1_HXILINX_MUX2_1>.
Parsing architecture <M2_1_HXILINX_MUX2_1_V> of entity <m2_1_hxilinx_mux2_1>.
Parsing entity <MUX2_1>.
Parsing architecture <BEHAVIORAL> of entity <mux2_1>.
Parsing VHDL file "/home/ise/share-vm-digital/q4OnlySch/BCDto7Seg.vhf" into library work
Parsing entity <BCDto7Seg>.
Parsing architecture <BEHAVIORAL> of entity <bcdto7seg>.
Parsing VHDL file "/home/ise/share-vm-digital/q4OnlySch/top.vhf" into library work
Parsing entity <FTC_HXILINX_top>.
Parsing architecture <Behavioral> of entity <ftc_hxilinx_top>.
Parsing entity <M2_1_HXILINX_top>.
Parsing architecture <M2_1_HXILINX_top_V> of entity <m2_1_hxilinx_top>.
Parsing entity <BCDto7Seg_MUSER_top>.
Parsing architecture <BEHAVIORAL> of entity <bcdto7seg_muser_top>.
Parsing entity <TF_fall_MUSER_top>.
Parsing architecture <BEHAVIORAL> of entity <tf_fall_muser_top>.
Parsing entity <MUX2_1_MUSER_top>.
Parsing architecture <BEHAVIORAL> of entity <mux2_1_muser_top>.
Parsing entity <counter0_9_MUSER_top>.
Parsing architecture <BEHAVIORAL> of entity <counter0_9_muser_top>.
Parsing entity <counter0_20M_MUSER_top>.
Parsing architecture <BEHAVIORAL> of entity <counter0_20m_muser_top>.
Parsing entity <counter0_20k_MUSER_top>.
Parsing architecture <BEHAVIORAL> of entity <counter0_20k_muser_top>.
Parsing entity <top>.
Parsing architecture <BEHAVIORAL> of entity <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <top> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <counter0_20M_MUSER_top> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <counter0_9_MUSER_top> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <TF_fall_MUSER_top> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <FTC_HXILINX_top> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <counter0_20k_MUSER_top> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <MUX2_1_MUSER_top> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <M2_1_HXILINX_top> (architecture <M2_1_HXILINX_top_V>) from library <work>.
INFO:HDLCompiler:679 - "/home/ise/share-vm-digital/q4OnlySch/top.vhf" Line 82. Case statement is complete. others clause is never selected

Elaborating entity <BCDto7Seg_MUSER_top> (architecture <BEHAVIORAL>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "/home/ise/share-vm-digital/q4OnlySch/top.vhf".
INFO:Xst:3210 - "/home/ise/share-vm-digital/q4OnlySch/top.vhf" line 843: Output port <q> of the instance <XLXI_19> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <top> synthesized.

Synthesizing Unit <counter0_20M_MUSER_top>.
    Related source file is "/home/ise/share-vm-digital/q4OnlySch/top.vhf".
INFO:Xst:3210 - "/home/ise/share-vm-digital/q4OnlySch/top.vhf" line 523: Output port <bit0> of the instance <XLXI_10> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/share-vm-digital/q4OnlySch/top.vhf" line 523: Output port <bit1> of the instance <XLXI_10> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/share-vm-digital/q4OnlySch/top.vhf" line 523: Output port <bit2> of the instance <XLXI_10> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/share-vm-digital/q4OnlySch/top.vhf" line 523: Output port <bit3> of the instance <XLXI_10> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/share-vm-digital/q4OnlySch/top.vhf" line 532: Output port <bit0> of the instance <XLXI_11> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/share-vm-digital/q4OnlySch/top.vhf" line 532: Output port <bit1> of the instance <XLXI_11> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/share-vm-digital/q4OnlySch/top.vhf" line 532: Output port <bit2> of the instance <XLXI_11> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/share-vm-digital/q4OnlySch/top.vhf" line 532: Output port <bit3> of the instance <XLXI_11> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/share-vm-digital/q4OnlySch/top.vhf" line 541: Output port <bit0> of the instance <XLXI_12> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/share-vm-digital/q4OnlySch/top.vhf" line 541: Output port <bit1> of the instance <XLXI_12> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/share-vm-digital/q4OnlySch/top.vhf" line 541: Output port <bit2> of the instance <XLXI_12> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/share-vm-digital/q4OnlySch/top.vhf" line 541: Output port <bit3> of the instance <XLXI_12> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/share-vm-digital/q4OnlySch/top.vhf" line 550: Output port <bit0> of the instance <XLXI_13> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/share-vm-digital/q4OnlySch/top.vhf" line 550: Output port <bit1> of the instance <XLXI_13> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/share-vm-digital/q4OnlySch/top.vhf" line 550: Output port <bit2> of the instance <XLXI_13> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/share-vm-digital/q4OnlySch/top.vhf" line 550: Output port <bit3> of the instance <XLXI_13> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/share-vm-digital/q4OnlySch/top.vhf" line 559: Output port <bit0> of the instance <XLXI_14> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/share-vm-digital/q4OnlySch/top.vhf" line 559: Output port <bit1> of the instance <XLXI_14> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/share-vm-digital/q4OnlySch/top.vhf" line 559: Output port <bit2> of the instance <XLXI_14> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/share-vm-digital/q4OnlySch/top.vhf" line 559: Output port <bit3> of the instance <XLXI_14> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/share-vm-digital/q4OnlySch/top.vhf" line 568: Output port <bit0> of the instance <XLXI_15> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/share-vm-digital/q4OnlySch/top.vhf" line 568: Output port <bit1> of the instance <XLXI_15> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/share-vm-digital/q4OnlySch/top.vhf" line 568: Output port <bit2> of the instance <XLXI_15> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/share-vm-digital/q4OnlySch/top.vhf" line 568: Output port <bit3> of the instance <XLXI_15> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/share-vm-digital/q4OnlySch/top.vhf" line 577: Output port <bit0> of the instance <XLXI_16> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/share-vm-digital/q4OnlySch/top.vhf" line 577: Output port <bit1> of the instance <XLXI_16> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/share-vm-digital/q4OnlySch/top.vhf" line 577: Output port <bit2> of the instance <XLXI_16> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/share-vm-digital/q4OnlySch/top.vhf" line 577: Output port <bit3> of the instance <XLXI_16> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <counter0_20M_MUSER_top> synthesized.

Synthesizing Unit <counter0_9_MUSER_top>.
    Related source file is "/home/ise/share-vm-digital/q4OnlySch/top.vhf".
    Summary:
	no macro.
Unit <counter0_9_MUSER_top> synthesized.

Synthesizing Unit <TF_fall_MUSER_top>.
    Related source file is "/home/ise/share-vm-digital/q4OnlySch/top.vhf".
    Set property "HU_SET = XLXI_1_0" for instance <XLXI_1>.
    Summary:
	no macro.
Unit <TF_fall_MUSER_top> synthesized.

Synthesizing Unit <FTC_HXILINX_top>.
    Related source file is "/home/ise/share-vm-digital/q4OnlySch/top.vhf".
        INIT = '0'
    Found 1-bit register for signal <q_tmp>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <FTC_HXILINX_top> synthesized.

Synthesizing Unit <counter0_20k_MUSER_top>.
    Related source file is "/home/ise/share-vm-digital/q4OnlySch/top.vhf".
INFO:Xst:3210 - "/home/ise/share-vm-digital/q4OnlySch/top.vhf" line 629: Output port <bit0> of the instance <XLXI_10> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/share-vm-digital/q4OnlySch/top.vhf" line 629: Output port <bit1> of the instance <XLXI_10> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/share-vm-digital/q4OnlySch/top.vhf" line 629: Output port <bit2> of the instance <XLXI_10> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/share-vm-digital/q4OnlySch/top.vhf" line 629: Output port <bit3> of the instance <XLXI_10> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/share-vm-digital/q4OnlySch/top.vhf" line 638: Output port <bit0> of the instance <XLXI_11> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/share-vm-digital/q4OnlySch/top.vhf" line 638: Output port <bit1> of the instance <XLXI_11> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/share-vm-digital/q4OnlySch/top.vhf" line 638: Output port <bit2> of the instance <XLXI_11> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/share-vm-digital/q4OnlySch/top.vhf" line 638: Output port <bit3> of the instance <XLXI_11> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/share-vm-digital/q4OnlySch/top.vhf" line 647: Output port <bit0> of the instance <XLXI_12> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/share-vm-digital/q4OnlySch/top.vhf" line 647: Output port <bit1> of the instance <XLXI_12> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/share-vm-digital/q4OnlySch/top.vhf" line 647: Output port <bit2> of the instance <XLXI_12> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/share-vm-digital/q4OnlySch/top.vhf" line 647: Output port <bit3> of the instance <XLXI_12> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/share-vm-digital/q4OnlySch/top.vhf" line 656: Output port <bit0> of the instance <XLXI_13> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/share-vm-digital/q4OnlySch/top.vhf" line 656: Output port <bit1> of the instance <XLXI_13> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/share-vm-digital/q4OnlySch/top.vhf" line 656: Output port <bit2> of the instance <XLXI_13> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/share-vm-digital/q4OnlySch/top.vhf" line 656: Output port <bit3> of the instance <XLXI_13> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <counter0_20k_MUSER_top> synthesized.

Synthesizing Unit <MUX2_1_MUSER_top>.
    Related source file is "/home/ise/share-vm-digital/q4OnlySch/top.vhf".
    Set property "HU_SET = XLXI_1_1" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_2_2" for instance <XLXI_2>.
    Set property "HU_SET = XLXI_3_3" for instance <XLXI_3>.
    Set property "HU_SET = XLXI_5_4" for instance <XLXI_5>.
    Summary:
	no macro.
Unit <MUX2_1_MUSER_top> synthesized.

Synthesizing Unit <M2_1_HXILINX_top>.
    Related source file is "/home/ise/share-vm-digital/q4OnlySch/top.vhf".
    Summary:
	inferred   1 Multiplexer(s).
Unit <M2_1_HXILINX_top> synthesized.

Synthesizing Unit <BCDto7Seg_MUSER_top>.
    Related source file is "/home/ise/share-vm-digital/q4OnlySch/top.vhf".
    Summary:
	no macro.
Unit <BCDto7Seg_MUSER_top> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 56
 1-bit register                                        : 56
# Multiplexers                                         : 4
 1-bit 2-to-1 multiplexer                              : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 56
 Flip-Flops                                            : 56

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top> ...

Optimizing unit <counter0_20M_MUSER_top> ...

Optimizing unit <BCDto7Seg_MUSER_top> ...

Optimizing unit <FTC_HXILINX_top> ...

Optimizing unit <M2_1_HXILINX_top> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 56
 Flip-Flops                                            : 56

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 172
#      AND2                        : 23
#      AND3                        : 3
#      GND                         : 1
#      INV                         : 117
#      LUT3                        : 4
#      OR2                         : 16
#      OR3                         : 2
#      OR4                         : 2
#      OR5                         : 1
#      VCC                         : 1
#      XNOR2                       : 2
# FlipFlops/Latches                : 56
#      FDCE                        : 56
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFH                        : 1
# IO Buffers                       : 15
#      IBUF                        : 3
#      OBUF                        : 12

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:              56  out of  11440     0%  
 Number of Slice LUTs:                  121  out of   5720     2%  
    Number used as Logic:               121  out of   5720     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    177
   Number with an unused Flip Flop:     121  out of    177    68%  
   Number with an unused LUT:            56  out of    177    31%  
   Number of fully used LUT-FF pairs:     0  out of    177     0%  
   Number of unique control sets:        56

IO Utilization: 
 Number of IOs:                          15
 Number of bonded IOBs:                  15  out of    102    14%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------+--------------------------------------------+-------+
Clock Signal                           | Clock buffer(FF name)                      | Load  |
---------------------------------------+--------------------------------------------+-------+
XLXI_2/XLXI_17/XLXI_1/q_tmp            | NONE(XLXI_27/XLXI_1/q_tmp)                 | 1     |
t_btn                                  | IBUF+BUFH                                  | 1     |
XLXI_2/XLXN_50(XLXI_2/XLXI_13/XLXI_5:O)| NONE(*)(XLXI_2/XLXI_17/XLXI_1/q_tmp)       | 1     |
XLXI_2/XLXN_49(XLXI_2/XLXI_12/XLXI_5:O)| NONE(*)(XLXI_2/XLXI_13/XLXI_1/XLXI_1/q_tmp)| 1     |
XLXI_2/XLXI_13/XLXI_1/XLXI_1/q_tmp     | NONE(XLXI_2/XLXI_13/XLXI_2/XLXI_1/q_tmp)   | 1     |
XLXI_2/XLXI_13/XLXI_2/XLXI_1/q_tmp     | NONE(XLXI_2/XLXI_13/XLXI_3/XLXI_1/q_tmp)   | 1     |
XLXI_2/XLXI_13/XLXI_3/XLXI_1/q_tmp     | NONE(XLXI_2/XLXI_13/XLXI_4/XLXI_1/q_tmp)   | 1     |
XLXI_2/XLXN_48(XLXI_2/XLXI_11/XLXI_5:O)| NONE(*)(XLXI_2/XLXI_12/XLXI_1/XLXI_1/q_tmp)| 1     |
XLXI_2/XLXI_12/XLXI_1/XLXI_1/q_tmp     | NONE(XLXI_2/XLXI_12/XLXI_2/XLXI_1/q_tmp)   | 1     |
XLXI_2/XLXI_12/XLXI_2/XLXI_1/q_tmp     | NONE(XLXI_2/XLXI_12/XLXI_3/XLXI_1/q_tmp)   | 1     |
XLXI_2/XLXI_12/XLXI_3/XLXI_1/q_tmp     | NONE(XLXI_2/XLXI_12/XLXI_4/XLXI_1/q_tmp)   | 1     |
XLXI_2/XLXN_47(XLXI_2/XLXI_10/XLXI_5:O)| NONE(*)(XLXI_2/XLXI_11/XLXI_1/XLXI_1/q_tmp)| 1     |
XLXI_2/XLXI_11/XLXI_1/XLXI_1/q_tmp     | NONE(XLXI_2/XLXI_11/XLXI_2/XLXI_1/q_tmp)   | 1     |
XLXI_2/XLXI_11/XLXI_2/XLXI_1/q_tmp     | NONE(XLXI_2/XLXI_11/XLXI_3/XLXI_1/q_tmp)   | 1     |
XLXI_2/XLXI_11/XLXI_3/XLXI_1/q_tmp     | NONE(XLXI_2/XLXI_11/XLXI_4/XLXI_1/q_tmp)   | 1     |
clk_osc                                | IBUF+BUFG                                  | 1     |
XLXI_2/XLXI_10/XLXI_1/XLXI_1/q_tmp     | NONE(XLXI_2/XLXI_10/XLXI_2/XLXI_1/q_tmp)   | 1     |
XLXI_2/XLXI_10/XLXI_2/XLXI_1/q_tmp     | NONE(XLXI_2/XLXI_10/XLXI_3/XLXI_1/q_tmp)   | 1     |
XLXI_2/XLXI_10/XLXI_3/XLXI_1/q_tmp     | NONE(XLXI_2/XLXI_10/XLXI_4/XLXI_1/q_tmp)   | 1     |
XLXN_73(XLXI_18/XLXI_5:O)              | NONE(*)(XLXI_19/XLXI_1/XLXI_1/q_tmp)       | 1     |
XLXI_19/XLXI_1/XLXI_1/q_tmp            | NONE(XLXI_19/XLXI_2/XLXI_1/q_tmp)          | 1     |
XLXI_19/XLXI_2/XLXI_1/q_tmp            | NONE(XLXI_19/XLXI_3/XLXI_1/q_tmp)          | 1     |
XLXI_19/XLXI_3/XLXI_1/q_tmp            | NONE(XLXI_19/XLXI_4/XLXI_1/q_tmp)          | 1     |
XLXI_1/XLXI_17/XLXI_1/q_tmp            | NONE(XLXI_18/XLXI_1/XLXI_1/q_tmp)          | 1     |
XLXI_18/XLXI_1/XLXI_1/q_tmp            | NONE(XLXI_18/XLXI_2/XLXI_1/q_tmp)          | 1     |
XLXI_18/XLXI_2/XLXI_1/q_tmp            | NONE(XLXI_18/XLXI_3/XLXI_1/q_tmp)          | 1     |
XLXI_18/XLXI_3/XLXI_1/q_tmp            | NONE(XLXI_18/XLXI_4/XLXI_1/q_tmp)          | 1     |
XLXI_1/XLXI_10/XLXI_3/XLXI_1/q_tmp     | NONE(XLXI_1/XLXI_10/XLXI_4/XLXI_1/q_tmp)   | 1     |
XLXI_1/XLXI_10/XLXI_2/XLXI_1/q_tmp     | NONE(XLXI_1/XLXI_10/XLXI_3/XLXI_1/q_tmp)   | 1     |
XLXI_1/XLXI_10/XLXI_1/XLXI_1/q_tmp     | NONE(XLXI_1/XLXI_10/XLXI_2/XLXI_1/q_tmp)   | 1     |
XLXN_8(XLXI_15:O)                      | NONE(*)(XLXI_1/XLXI_10/XLXI_1/XLXI_1/q_tmp)| 1     |
XLXI_1/XLXI_11/XLXI_3/XLXI_1/q_tmp     | NONE(XLXI_1/XLXI_11/XLXI_4/XLXI_1/q_tmp)   | 1     |
XLXI_1/XLXI_11/XLXI_2/XLXI_1/q_tmp     | NONE(XLXI_1/XLXI_11/XLXI_3/XLXI_1/q_tmp)   | 1     |
XLXI_1/XLXI_11/XLXI_1/XLXI_1/q_tmp     | NONE(XLXI_1/XLXI_11/XLXI_2/XLXI_1/q_tmp)   | 1     |
XLXI_1/XLXN_31(XLXI_1/XLXI_10/XLXI_5:O)| NONE(*)(XLXI_1/XLXI_11/XLXI_1/XLXI_1/q_tmp)| 1     |
XLXI_1/XLXI_12/XLXI_3/XLXI_1/q_tmp     | NONE(XLXI_1/XLXI_12/XLXI_4/XLXI_1/q_tmp)   | 1     |
XLXI_1/XLXI_12/XLXI_2/XLXI_1/q_tmp     | NONE(XLXI_1/XLXI_12/XLXI_3/XLXI_1/q_tmp)   | 1     |
XLXI_1/XLXI_12/XLXI_1/XLXI_1/q_tmp     | NONE(XLXI_1/XLXI_12/XLXI_2/XLXI_1/q_tmp)   | 1     |
XLXI_1/XLXN_32(XLXI_1/XLXI_11/XLXI_5:O)| NONE(*)(XLXI_1/XLXI_12/XLXI_1/XLXI_1/q_tmp)| 1     |
XLXI_1/XLXI_13/XLXI_3/XLXI_1/q_tmp     | NONE(XLXI_1/XLXI_13/XLXI_4/XLXI_1/q_tmp)   | 1     |
XLXI_1/XLXI_13/XLXI_2/XLXI_1/q_tmp     | NONE(XLXI_1/XLXI_13/XLXI_3/XLXI_1/q_tmp)   | 1     |
XLXI_1/XLXI_13/XLXI_1/XLXI_1/q_tmp     | NONE(XLXI_1/XLXI_13/XLXI_2/XLXI_1/q_tmp)   | 1     |
XLXI_1/XLXN_33(XLXI_1/XLXI_12/XLXI_5:O)| NONE(*)(XLXI_1/XLXI_13/XLXI_1/XLXI_1/q_tmp)| 1     |
XLXI_1/XLXI_14/XLXI_3/XLXI_1/q_tmp     | NONE(XLXI_1/XLXI_14/XLXI_4/XLXI_1/q_tmp)   | 1     |
XLXI_1/XLXI_14/XLXI_2/XLXI_1/q_tmp     | NONE(XLXI_1/XLXI_14/XLXI_3/XLXI_1/q_tmp)   | 1     |
XLXI_1/XLXI_14/XLXI_1/XLXI_1/q_tmp     | NONE(XLXI_1/XLXI_14/XLXI_2/XLXI_1/q_tmp)   | 1     |
XLXI_1/XLXN_34(XLXI_1/XLXI_13/XLXI_5:O)| NONE(*)(XLXI_1/XLXI_14/XLXI_1/XLXI_1/q_tmp)| 1     |
XLXI_1/XLXI_15/XLXI_3/XLXI_1/q_tmp     | NONE(XLXI_1/XLXI_15/XLXI_4/XLXI_1/q_tmp)   | 1     |
XLXI_1/XLXI_15/XLXI_2/XLXI_1/q_tmp     | NONE(XLXI_1/XLXI_15/XLXI_3/XLXI_1/q_tmp)   | 1     |
XLXI_1/XLXI_15/XLXI_1/XLXI_1/q_tmp     | NONE(XLXI_1/XLXI_15/XLXI_2/XLXI_1/q_tmp)   | 1     |
XLXI_1/XLXN_35(XLXI_1/XLXI_14/XLXI_5:O)| NONE(*)(XLXI_1/XLXI_15/XLXI_1/XLXI_1/q_tmp)| 1     |
XLXI_1/XLXI_16/XLXI_3/XLXI_1/q_tmp     | NONE(XLXI_1/XLXI_16/XLXI_4/XLXI_1/q_tmp)   | 1     |
XLXI_1/XLXI_16/XLXI_2/XLXI_1/q_tmp     | NONE(XLXI_1/XLXI_16/XLXI_3/XLXI_1/q_tmp)   | 1     |
XLXI_1/XLXI_16/XLXI_1/XLXI_1/q_tmp     | NONE(XLXI_1/XLXI_16/XLXI_2/XLXI_1/q_tmp)   | 1     |
XLXI_1/XLXN_36(XLXI_1/XLXI_15/XLXI_5:O)| NONE(*)(XLXI_1/XLXI_16/XLXI_1/XLXI_1/q_tmp)| 1     |
XLXI_1/XLXN_37(XLXI_1/XLXI_16/XLXI_5:O)| NONE(*)(XLXI_1/XLXI_17/XLXI_1/q_tmp)       | 1     |
---------------------------------------+--------------------------------------------+-------+
(*) These 13 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.173ns (Maximum Frequency: 193.325MHz)
   Minimum input arrival time before clock: 6.062ns
   Maximum output required time after clock: 8.582ns
   Maximum combinational path delay: 1.222ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_2/XLXI_17/XLXI_1/q_tmp'
  Clock period: 2.106ns (frequency: 474.721MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.106ns (Levels of Logic = 1)
  Source:            XLXI_27/XLXI_1/q_tmp (FF)
  Destination:       XLXI_27/XLXI_1/q_tmp (FF)
  Source Clock:      XLXI_2/XLXI_17/XLXI_1/q_tmp falling
  Destination Clock: XLXI_2/XLXI_17/XLXI_1/q_tmp falling

  Data Path: XLXI_27/XLXI_1/q_tmp to XLXI_27/XLXI_1/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             7   0.447   0.773  q_tmp (q_tmp)
     INV:I->O              1   0.206   0.579  q_tmp_INV_1_o1_INV_0 (q_tmp_INV_1_o)
     FDCE:D                    0.102          q_tmp
    ----------------------------------------
    Total                      2.106ns (0.755ns logic, 1.352ns route)
                                       (35.8% logic, 64.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 't_btn'
  Clock period: 1.984ns (frequency: 504.007MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.984ns (Levels of Logic = 1)
  Source:            XLXI_5/XLXI_1/q_tmp (FF)
  Destination:       XLXI_5/XLXI_1/q_tmp (FF)
  Source Clock:      t_btn falling
  Destination Clock: t_btn falling

  Data Path: XLXI_5/XLXI_1/q_tmp to XLXI_5/XLXI_1/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.447   0.650  q_tmp (q_tmp)
     INV:I->O              1   0.206   0.579  q_tmp_INV_1_o1_INV_0 (q_tmp_INV_1_o)
     FDCE:D                    0.102          q_tmp
    ----------------------------------------
    Total                      1.984ns (0.755ns logic, 1.229ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_2/XLXN_50'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_2/XLXI_17/XLXI_1/q_tmp (FF)
  Destination:       XLXI_2/XLXI_17/XLXI_1/q_tmp (FF)
  Source Clock:      XLXI_2/XLXN_50 falling
  Destination Clock: XLXI_2/XLXN_50 falling

  Data Path: XLXI_2/XLXI_17/XLXI_1/q_tmp to XLXI_2/XLXI_17/XLXI_1/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.447   0.616  q_tmp (q_tmp)
     INV:I->O              1   0.206   0.579  q_tmp_INV_1_o1_INV_0 (q_tmp_INV_1_o)
     FDCE:D                    0.102          q_tmp
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_2/XLXN_49'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_2/XLXI_13/XLXI_1/XLXI_1/q_tmp (FF)
  Destination:       XLXI_2/XLXI_13/XLXI_1/XLXI_1/q_tmp (FF)
  Source Clock:      XLXI_2/XLXN_49 falling
  Destination Clock: XLXI_2/XLXN_49 falling

  Data Path: XLXI_2/XLXI_13/XLXI_1/XLXI_1/q_tmp to XLXI_2/XLXI_13/XLXI_1/XLXI_1/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.447   0.616  q_tmp (q_tmp)
     INV:I->O              1   0.206   0.579  q_tmp_INV_1_o1_INV_0 (q_tmp_INV_1_o)
     FDCE:D                    0.102          q_tmp
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_2/XLXI_13/XLXI_1/XLXI_1/q_tmp'
  Clock period: 3.962ns (frequency: 252.395MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               3.962ns (Levels of Logic = 3)
  Source:            XLXI_2/XLXI_13/XLXI_2/XLXI_1/q_tmp (FF)
  Destination:       XLXI_2/XLXI_13/XLXI_2/XLXI_1/q_tmp (FF)
  Source Clock:      XLXI_2/XLXI_13/XLXI_1/XLXI_1/q_tmp falling
  Destination Clock: XLXI_2/XLXI_13/XLXI_1/XLXI_1/q_tmp falling

  Data Path: XLXI_2/XLXI_13/XLXI_2/XLXI_1/q_tmp to XLXI_2/XLXI_13/XLXI_2/XLXI_1/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.447   1.015  q_tmp (q_tmp)
     end scope: 'XLXI_2/XLXI_13/XLXI_2/XLXI_1:Q'
     AND2:I0->O            2   0.203   0.981  XLXI_2/XLXI_13/XLXI_5 (XLXI_2/XLXN_50)
     OR2:I0->O             4   0.203   0.683  XLXI_2/XLXI_13/XLXI_9 (XLXI_2/XLXI_13/XLXN_12)
     begin scope: 'XLXI_2/XLXI_13/XLXI_2/XLXI_1:CLR'
     FDCE:CLR                  0.430          q_tmp
    ----------------------------------------
    Total                      3.962ns (1.283ns logic, 2.679ns route)
                                       (32.4% logic, 67.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_2/XLXI_13/XLXI_2/XLXI_1/q_tmp'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_2/XLXI_13/XLXI_3/XLXI_1/q_tmp (FF)
  Destination:       XLXI_2/XLXI_13/XLXI_3/XLXI_1/q_tmp (FF)
  Source Clock:      XLXI_2/XLXI_13/XLXI_2/XLXI_1/q_tmp falling
  Destination Clock: XLXI_2/XLXI_13/XLXI_2/XLXI_1/q_tmp falling

  Data Path: XLXI_2/XLXI_13/XLXI_3/XLXI_1/q_tmp to XLXI_2/XLXI_13/XLXI_3/XLXI_1/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.447   0.616  q_tmp (q_tmp)
     INV:I->O              1   0.206   0.579  q_tmp_INV_1_o1_INV_0 (q_tmp_INV_1_o)
     FDCE:D                    0.102          q_tmp
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_2/XLXI_13/XLXI_3/XLXI_1/q_tmp'
  Clock period: 3.928ns (frequency: 254.579MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               3.928ns (Levels of Logic = 3)
  Source:            XLXI_2/XLXI_13/XLXI_4/XLXI_1/q_tmp (FF)
  Destination:       XLXI_2/XLXI_13/XLXI_4/XLXI_1/q_tmp (FF)
  Source Clock:      XLXI_2/XLXI_13/XLXI_3/XLXI_1/q_tmp falling
  Destination Clock: XLXI_2/XLXI_13/XLXI_3/XLXI_1/q_tmp falling

  Data Path: XLXI_2/XLXI_13/XLXI_4/XLXI_1/q_tmp to XLXI_2/XLXI_13/XLXI_4/XLXI_1/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.447   0.961  q_tmp (q_tmp)
     end scope: 'XLXI_2/XLXI_13/XLXI_4/XLXI_1:Q'
     AND2:I1->O            2   0.223   0.981  XLXI_2/XLXI_13/XLXI_5 (XLXI_2/XLXN_50)
     OR2:I0->O             4   0.203   0.683  XLXI_2/XLXI_13/XLXI_9 (XLXI_2/XLXI_13/XLXN_12)
     begin scope: 'XLXI_2/XLXI_13/XLXI_4/XLXI_1:CLR'
     FDCE:CLR                  0.430          q_tmp
    ----------------------------------------
    Total                      3.928ns (1.303ns logic, 2.625ns route)
                                       (33.2% logic, 66.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_2/XLXN_48'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_2/XLXI_12/XLXI_1/XLXI_1/q_tmp (FF)
  Destination:       XLXI_2/XLXI_12/XLXI_1/XLXI_1/q_tmp (FF)
  Source Clock:      XLXI_2/XLXN_48 falling
  Destination Clock: XLXI_2/XLXN_48 falling

  Data Path: XLXI_2/XLXI_12/XLXI_1/XLXI_1/q_tmp to XLXI_2/XLXI_12/XLXI_1/XLXI_1/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.447   0.616  q_tmp (q_tmp)
     INV:I->O              1   0.206   0.579  q_tmp_INV_1_o1_INV_0 (q_tmp_INV_1_o)
     FDCE:D                    0.102          q_tmp
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_2/XLXI_12/XLXI_1/XLXI_1/q_tmp'
  Clock period: 3.962ns (frequency: 252.395MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               3.962ns (Levels of Logic = 3)
  Source:            XLXI_2/XLXI_12/XLXI_2/XLXI_1/q_tmp (FF)
  Destination:       XLXI_2/XLXI_12/XLXI_2/XLXI_1/q_tmp (FF)
  Source Clock:      XLXI_2/XLXI_12/XLXI_1/XLXI_1/q_tmp falling
  Destination Clock: XLXI_2/XLXI_12/XLXI_1/XLXI_1/q_tmp falling

  Data Path: XLXI_2/XLXI_12/XLXI_2/XLXI_1/q_tmp to XLXI_2/XLXI_12/XLXI_2/XLXI_1/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.447   1.015  q_tmp (q_tmp)
     end scope: 'XLXI_2/XLXI_12/XLXI_2/XLXI_1:Q'
     AND2:I0->O            2   0.203   0.981  XLXI_2/XLXI_12/XLXI_5 (XLXI_2/XLXN_49)
     OR2:I0->O             4   0.203   0.683  XLXI_2/XLXI_12/XLXI_9 (XLXI_2/XLXI_12/XLXN_12)
     begin scope: 'XLXI_2/XLXI_12/XLXI_2/XLXI_1:CLR'
     FDCE:CLR                  0.430          q_tmp
    ----------------------------------------
    Total                      3.962ns (1.283ns logic, 2.679ns route)
                                       (32.4% logic, 67.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_2/XLXI_12/XLXI_2/XLXI_1/q_tmp'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_2/XLXI_12/XLXI_3/XLXI_1/q_tmp (FF)
  Destination:       XLXI_2/XLXI_12/XLXI_3/XLXI_1/q_tmp (FF)
  Source Clock:      XLXI_2/XLXI_12/XLXI_2/XLXI_1/q_tmp falling
  Destination Clock: XLXI_2/XLXI_12/XLXI_2/XLXI_1/q_tmp falling

  Data Path: XLXI_2/XLXI_12/XLXI_3/XLXI_1/q_tmp to XLXI_2/XLXI_12/XLXI_3/XLXI_1/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.447   0.616  q_tmp (q_tmp)
     INV:I->O              1   0.206   0.579  q_tmp_INV_1_o1_INV_0 (q_tmp_INV_1_o)
     FDCE:D                    0.102          q_tmp
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_2/XLXI_12/XLXI_3/XLXI_1/q_tmp'
  Clock period: 3.928ns (frequency: 254.579MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               3.928ns (Levels of Logic = 3)
  Source:            XLXI_2/XLXI_12/XLXI_4/XLXI_1/q_tmp (FF)
  Destination:       XLXI_2/XLXI_12/XLXI_4/XLXI_1/q_tmp (FF)
  Source Clock:      XLXI_2/XLXI_12/XLXI_3/XLXI_1/q_tmp falling
  Destination Clock: XLXI_2/XLXI_12/XLXI_3/XLXI_1/q_tmp falling

  Data Path: XLXI_2/XLXI_12/XLXI_4/XLXI_1/q_tmp to XLXI_2/XLXI_12/XLXI_4/XLXI_1/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.447   0.961  q_tmp (q_tmp)
     end scope: 'XLXI_2/XLXI_12/XLXI_4/XLXI_1:Q'
     AND2:I1->O            2   0.223   0.981  XLXI_2/XLXI_12/XLXI_5 (XLXI_2/XLXN_49)
     OR2:I0->O             4   0.203   0.683  XLXI_2/XLXI_12/XLXI_9 (XLXI_2/XLXI_12/XLXN_12)
     begin scope: 'XLXI_2/XLXI_12/XLXI_4/XLXI_1:CLR'
     FDCE:CLR                  0.430          q_tmp
    ----------------------------------------
    Total                      3.928ns (1.303ns logic, 2.625ns route)
                                       (33.2% logic, 66.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_2/XLXN_47'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_2/XLXI_11/XLXI_1/XLXI_1/q_tmp (FF)
  Destination:       XLXI_2/XLXI_11/XLXI_1/XLXI_1/q_tmp (FF)
  Source Clock:      XLXI_2/XLXN_47 falling
  Destination Clock: XLXI_2/XLXN_47 falling

  Data Path: XLXI_2/XLXI_11/XLXI_1/XLXI_1/q_tmp to XLXI_2/XLXI_11/XLXI_1/XLXI_1/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.447   0.616  q_tmp (q_tmp)
     INV:I->O              1   0.206   0.579  q_tmp_INV_1_o1_INV_0 (q_tmp_INV_1_o)
     FDCE:D                    0.102          q_tmp
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_2/XLXI_11/XLXI_1/XLXI_1/q_tmp'
  Clock period: 3.962ns (frequency: 252.395MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               3.962ns (Levels of Logic = 3)
  Source:            XLXI_2/XLXI_11/XLXI_2/XLXI_1/q_tmp (FF)
  Destination:       XLXI_2/XLXI_11/XLXI_2/XLXI_1/q_tmp (FF)
  Source Clock:      XLXI_2/XLXI_11/XLXI_1/XLXI_1/q_tmp falling
  Destination Clock: XLXI_2/XLXI_11/XLXI_1/XLXI_1/q_tmp falling

  Data Path: XLXI_2/XLXI_11/XLXI_2/XLXI_1/q_tmp to XLXI_2/XLXI_11/XLXI_2/XLXI_1/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.447   1.015  q_tmp (q_tmp)
     end scope: 'XLXI_2/XLXI_11/XLXI_2/XLXI_1:Q'
     AND2:I0->O            2   0.203   0.981  XLXI_2/XLXI_11/XLXI_5 (XLXI_2/XLXN_48)
     OR2:I0->O             4   0.203   0.683  XLXI_2/XLXI_11/XLXI_9 (XLXI_2/XLXI_11/XLXN_12)
     begin scope: 'XLXI_2/XLXI_11/XLXI_2/XLXI_1:CLR'
     FDCE:CLR                  0.430          q_tmp
    ----------------------------------------
    Total                      3.962ns (1.283ns logic, 2.679ns route)
                                       (32.4% logic, 67.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_2/XLXI_11/XLXI_2/XLXI_1/q_tmp'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_2/XLXI_11/XLXI_3/XLXI_1/q_tmp (FF)
  Destination:       XLXI_2/XLXI_11/XLXI_3/XLXI_1/q_tmp (FF)
  Source Clock:      XLXI_2/XLXI_11/XLXI_2/XLXI_1/q_tmp falling
  Destination Clock: XLXI_2/XLXI_11/XLXI_2/XLXI_1/q_tmp falling

  Data Path: XLXI_2/XLXI_11/XLXI_3/XLXI_1/q_tmp to XLXI_2/XLXI_11/XLXI_3/XLXI_1/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.447   0.616  q_tmp (q_tmp)
     INV:I->O              1   0.206   0.579  q_tmp_INV_1_o1_INV_0 (q_tmp_INV_1_o)
     FDCE:D                    0.102          q_tmp
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_2/XLXI_11/XLXI_3/XLXI_1/q_tmp'
  Clock period: 3.928ns (frequency: 254.579MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               3.928ns (Levels of Logic = 3)
  Source:            XLXI_2/XLXI_11/XLXI_4/XLXI_1/q_tmp (FF)
  Destination:       XLXI_2/XLXI_11/XLXI_4/XLXI_1/q_tmp (FF)
  Source Clock:      XLXI_2/XLXI_11/XLXI_3/XLXI_1/q_tmp falling
  Destination Clock: XLXI_2/XLXI_11/XLXI_3/XLXI_1/q_tmp falling

  Data Path: XLXI_2/XLXI_11/XLXI_4/XLXI_1/q_tmp to XLXI_2/XLXI_11/XLXI_4/XLXI_1/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.447   0.961  q_tmp (q_tmp)
     end scope: 'XLXI_2/XLXI_11/XLXI_4/XLXI_1:Q'
     AND2:I1->O            2   0.223   0.981  XLXI_2/XLXI_11/XLXI_5 (XLXI_2/XLXN_48)
     OR2:I0->O             4   0.203   0.683  XLXI_2/XLXI_11/XLXI_9 (XLXI_2/XLXI_11/XLXN_12)
     begin scope: 'XLXI_2/XLXI_11/XLXI_4/XLXI_1:CLR'
     FDCE:CLR                  0.430          q_tmp
    ----------------------------------------
    Total                      3.928ns (1.303ns logic, 2.625ns route)
                                       (33.2% logic, 66.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_osc'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_2/XLXI_10/XLXI_1/XLXI_1/q_tmp (FF)
  Destination:       XLXI_2/XLXI_10/XLXI_1/XLXI_1/q_tmp (FF)
  Source Clock:      clk_osc falling
  Destination Clock: clk_osc falling

  Data Path: XLXI_2/XLXI_10/XLXI_1/XLXI_1/q_tmp to XLXI_2/XLXI_10/XLXI_1/XLXI_1/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.447   0.616  q_tmp (q_tmp)
     INV:I->O              1   0.206   0.579  q_tmp_INV_1_o1_INV_0 (q_tmp_INV_1_o)
     FDCE:D                    0.102          q_tmp
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_2/XLXI_10/XLXI_1/XLXI_1/q_tmp'
  Clock period: 3.962ns (frequency: 252.395MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               3.962ns (Levels of Logic = 3)
  Source:            XLXI_2/XLXI_10/XLXI_2/XLXI_1/q_tmp (FF)
  Destination:       XLXI_2/XLXI_10/XLXI_2/XLXI_1/q_tmp (FF)
  Source Clock:      XLXI_2/XLXI_10/XLXI_1/XLXI_1/q_tmp falling
  Destination Clock: XLXI_2/XLXI_10/XLXI_1/XLXI_1/q_tmp falling

  Data Path: XLXI_2/XLXI_10/XLXI_2/XLXI_1/q_tmp to XLXI_2/XLXI_10/XLXI_2/XLXI_1/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.447   1.015  q_tmp (q_tmp)
     end scope: 'XLXI_2/XLXI_10/XLXI_2/XLXI_1:Q'
     AND2:I0->O            2   0.203   0.981  XLXI_2/XLXI_10/XLXI_5 (XLXI_2/XLXN_47)
     OR2:I0->O             4   0.203   0.683  XLXI_2/XLXI_10/XLXI_9 (XLXI_2/XLXI_10/XLXN_12)
     begin scope: 'XLXI_2/XLXI_10/XLXI_2/XLXI_1:CLR'
     FDCE:CLR                  0.430          q_tmp
    ----------------------------------------
    Total                      3.962ns (1.283ns logic, 2.679ns route)
                                       (32.4% logic, 67.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_2/XLXI_10/XLXI_2/XLXI_1/q_tmp'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_2/XLXI_10/XLXI_3/XLXI_1/q_tmp (FF)
  Destination:       XLXI_2/XLXI_10/XLXI_3/XLXI_1/q_tmp (FF)
  Source Clock:      XLXI_2/XLXI_10/XLXI_2/XLXI_1/q_tmp falling
  Destination Clock: XLXI_2/XLXI_10/XLXI_2/XLXI_1/q_tmp falling

  Data Path: XLXI_2/XLXI_10/XLXI_3/XLXI_1/q_tmp to XLXI_2/XLXI_10/XLXI_3/XLXI_1/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.447   0.616  q_tmp (q_tmp)
     INV:I->O              1   0.206   0.579  q_tmp_INV_1_o1_INV_0 (q_tmp_INV_1_o)
     FDCE:D                    0.102          q_tmp
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_2/XLXI_10/XLXI_3/XLXI_1/q_tmp'
  Clock period: 3.928ns (frequency: 254.579MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               3.928ns (Levels of Logic = 3)
  Source:            XLXI_2/XLXI_10/XLXI_4/XLXI_1/q_tmp (FF)
  Destination:       XLXI_2/XLXI_10/XLXI_4/XLXI_1/q_tmp (FF)
  Source Clock:      XLXI_2/XLXI_10/XLXI_3/XLXI_1/q_tmp falling
  Destination Clock: XLXI_2/XLXI_10/XLXI_3/XLXI_1/q_tmp falling

  Data Path: XLXI_2/XLXI_10/XLXI_4/XLXI_1/q_tmp to XLXI_2/XLXI_10/XLXI_4/XLXI_1/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.447   0.961  q_tmp (q_tmp)
     end scope: 'XLXI_2/XLXI_10/XLXI_4/XLXI_1:Q'
     AND2:I1->O            2   0.223   0.981  XLXI_2/XLXI_10/XLXI_5 (XLXI_2/XLXN_47)
     OR2:I0->O             4   0.203   0.683  XLXI_2/XLXI_10/XLXI_9 (XLXI_2/XLXI_10/XLXN_12)
     begin scope: 'XLXI_2/XLXI_10/XLXI_4/XLXI_1:CLR'
     FDCE:CLR                  0.430          q_tmp
    ----------------------------------------
    Total                      3.928ns (1.303ns logic, 2.625ns route)
                                       (33.2% logic, 66.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXN_73'
  Clock period: 1.984ns (frequency: 504.007MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.984ns (Levels of Logic = 1)
  Source:            XLXI_19/XLXI_1/XLXI_1/q_tmp (FF)
  Destination:       XLXI_19/XLXI_1/XLXI_1/q_tmp (FF)
  Source Clock:      XLXN_73 falling
  Destination Clock: XLXN_73 falling

  Data Path: XLXI_19/XLXI_1/XLXI_1/q_tmp to XLXI_19/XLXI_1/XLXI_1/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.447   0.650  q_tmp (q_tmp)
     INV:I->O              1   0.206   0.579  q_tmp_INV_1_o1_INV_0 (q_tmp_INV_1_o)
     FDCE:D                    0.102          q_tmp
    ----------------------------------------
    Total                      1.984ns (0.755ns logic, 1.229ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_19/XLXI_1/XLXI_1/q_tmp'
  Clock period: 3.957ns (frequency: 252.720MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               3.957ns (Levels of Logic = 3)
  Source:            XLXI_19/XLXI_2/XLXI_1/q_tmp (FF)
  Destination:       XLXI_19/XLXI_2/XLXI_1/q_tmp (FF)
  Source Clock:      XLXI_19/XLXI_1/XLXI_1/q_tmp falling
  Destination Clock: XLXI_19/XLXI_1/XLXI_1/q_tmp falling

  Data Path: XLXI_19/XLXI_2/XLXI_1/q_tmp to XLXI_19/XLXI_2/XLXI_1/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.447   1.048  q_tmp (q_tmp)
     end scope: 'XLXI_19/XLXI_2/XLXI_1:Q'
     AND2:I0->O            1   0.203   0.944  XLXI_19/XLXI_5 (XLXI_19/q_DUMMY)
     OR2:I0->O             4   0.203   0.683  XLXI_19/XLXI_9 (XLXI_19/XLXN_12)
     begin scope: 'XLXI_19/XLXI_2/XLXI_1:CLR'
     FDCE:CLR                  0.430          q_tmp
    ----------------------------------------
    Total                      3.957ns (1.283ns logic, 2.674ns route)
                                       (32.4% logic, 67.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_19/XLXI_2/XLXI_1/q_tmp'
  Clock period: 1.984ns (frequency: 504.007MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.984ns (Levels of Logic = 1)
  Source:            XLXI_19/XLXI_3/XLXI_1/q_tmp (FF)
  Destination:       XLXI_19/XLXI_3/XLXI_1/q_tmp (FF)
  Source Clock:      XLXI_19/XLXI_2/XLXI_1/q_tmp falling
  Destination Clock: XLXI_19/XLXI_2/XLXI_1/q_tmp falling

  Data Path: XLXI_19/XLXI_3/XLXI_1/q_tmp to XLXI_19/XLXI_3/XLXI_1/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.447   0.650  q_tmp (q_tmp)
     INV:I->O              1   0.206   0.579  q_tmp_INV_1_o1_INV_0 (q_tmp_INV_1_o)
     FDCE:D                    0.102          q_tmp
    ----------------------------------------
    Total                      1.984ns (0.755ns logic, 1.229ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_19/XLXI_3/XLXI_1/q_tmp'
  Clock period: 5.141ns (frequency: 194.507MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               5.141ns (Levels of Logic = 4)
  Source:            XLXI_19/XLXI_4/XLXI_1/q_tmp (FF)
  Destination:       XLXI_19/XLXI_4/XLXI_1/q_tmp (FF)
  Source Clock:      XLXI_19/XLXI_3/XLXI_1/q_tmp falling
  Destination Clock: XLXI_19/XLXI_3/XLXI_1/q_tmp falling

  Data Path: XLXI_19/XLXI_4/XLXI_1/q_tmp to XLXI_19/XLXI_4/XLXI_1/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.447   0.931  q_tmp (q_tmp)
     end scope: 'XLXI_19/XLXI_4/XLXI_1:Q'
     AND3:I2->O            1   0.320   0.944  XLXI_33 (XLXN_76)
     OR2:I0->O             2   0.203   0.961  XLXI_21 (XLXN_75)
     OR2:I1->O             4   0.223   0.683  XLXI_19/XLXI_9 (XLXI_19/XLXN_12)
     begin scope: 'XLXI_19/XLXI_4/XLXI_1:CLR'
     FDCE:CLR                  0.430          q_tmp
    ----------------------------------------
    Total                      5.141ns (1.623ns logic, 3.518ns route)
                                       (31.6% logic, 68.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/XLXI_17/XLXI_1/q_tmp'
  Clock period: 5.173ns (frequency: 193.325MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               5.173ns (Levels of Logic = 4)
  Source:            XLXI_18/XLXI_1/XLXI_1/q_tmp (FF)
  Destination:       XLXI_18/XLXI_1/XLXI_1/q_tmp (FF)
  Source Clock:      XLXI_1/XLXI_17/XLXI_1/q_tmp falling
  Destination Clock: XLXI_1/XLXI_17/XLXI_1/q_tmp falling

  Data Path: XLXI_18/XLXI_1/XLXI_1/q_tmp to XLXI_18/XLXI_1/XLXI_1/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   1.059  q_tmp (q_tmp)
     end scope: 'XLXI_18/XLXI_1/XLXI_1:Q'
     AND3:I1->O            1   0.223   0.944  XLXI_33 (XLXN_76)
     OR2:I0->O             2   0.203   0.961  XLXI_21 (XLXN_75)
     OR2:I1->O             4   0.223   0.683  XLXI_18/XLXI_9 (XLXI_18/XLXN_12)
     begin scope: 'XLXI_18/XLXI_1/XLXI_1:CLR'
     FDCE:CLR                  0.430          q_tmp
    ----------------------------------------
    Total                      5.173ns (1.526ns logic, 3.647ns route)
                                       (29.5% logic, 70.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_18/XLXI_1/XLXI_1/q_tmp'
  Clock period: 4.026ns (frequency: 248.398MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               4.026ns (Levels of Logic = 3)
  Source:            XLXI_18/XLXI_2/XLXI_1/q_tmp (FF)
  Destination:       XLXI_18/XLXI_2/XLXI_1/q_tmp (FF)
  Source Clock:      XLXI_18/XLXI_1/XLXI_1/q_tmp falling
  Destination Clock: XLXI_18/XLXI_1/XLXI_1/q_tmp falling

  Data Path: XLXI_18/XLXI_2/XLXI_1/q_tmp to XLXI_18/XLXI_2/XLXI_1/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   1.079  q_tmp (q_tmp)
     end scope: 'XLXI_18/XLXI_2/XLXI_1:Q'
     AND2:I0->O            2   0.203   0.981  XLXI_18/XLXI_5 (XLXN_73)
     OR2:I0->O             4   0.203   0.683  XLXI_18/XLXI_9 (XLXI_18/XLXN_12)
     begin scope: 'XLXI_18/XLXI_2/XLXI_1:CLR'
     FDCE:CLR                  0.430          q_tmp
    ----------------------------------------
    Total                      4.026ns (1.283ns logic, 2.743ns route)
                                       (31.9% logic, 68.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_18/XLXI_2/XLXI_1/q_tmp'
  Clock period: 2.016ns (frequency: 495.933MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.016ns (Levels of Logic = 1)
  Source:            XLXI_18/XLXI_3/XLXI_1/q_tmp (FF)
  Destination:       XLXI_18/XLXI_3/XLXI_1/q_tmp (FF)
  Source Clock:      XLXI_18/XLXI_2/XLXI_1/q_tmp falling
  Destination Clock: XLXI_18/XLXI_2/XLXI_1/q_tmp falling

  Data Path: XLXI_18/XLXI_3/XLXI_1/q_tmp to XLXI_18/XLXI_3/XLXI_1/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.447   0.683  q_tmp (q_tmp)
     INV:I->O              1   0.206   0.579  q_tmp_INV_1_o1_INV_0 (q_tmp_INV_1_o)
     FDCE:D                    0.102          q_tmp
    ----------------------------------------
    Total                      2.016ns (0.755ns logic, 1.261ns route)
                                       (37.4% logic, 62.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_18/XLXI_3/XLXI_1/q_tmp'
  Clock period: 5.141ns (frequency: 194.507MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               5.141ns (Levels of Logic = 4)
  Source:            XLXI_18/XLXI_4/XLXI_1/q_tmp (FF)
  Destination:       XLXI_18/XLXI_4/XLXI_1/q_tmp (FF)
  Source Clock:      XLXI_18/XLXI_3/XLXI_1/q_tmp falling
  Destination Clock: XLXI_18/XLXI_3/XLXI_1/q_tmp falling

  Data Path: XLXI_18/XLXI_4/XLXI_1/q_tmp to XLXI_18/XLXI_4/XLXI_1/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.447   1.048  q_tmp (q_tmp)
     end scope: 'XLXI_18/XLXI_4/XLXI_1:Q'
     AND3:I0->O            1   0.203   0.944  XLXI_33 (XLXN_76)
     OR2:I0->O             2   0.203   0.961  XLXI_21 (XLXN_75)
     OR2:I1->O             4   0.223   0.683  XLXI_18/XLXI_9 (XLXI_18/XLXN_12)
     begin scope: 'XLXI_18/XLXI_4/XLXI_1:CLR'
     FDCE:CLR                  0.430          q_tmp
    ----------------------------------------
    Total                      5.141ns (1.506ns logic, 3.635ns route)
                                       (29.3% logic, 70.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/XLXI_10/XLXI_3/XLXI_1/q_tmp'
  Clock period: 3.928ns (frequency: 254.579MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               3.928ns (Levels of Logic = 3)
  Source:            XLXI_1/XLXI_10/XLXI_4/XLXI_1/q_tmp (FF)
  Destination:       XLXI_1/XLXI_10/XLXI_4/XLXI_1/q_tmp (FF)
  Source Clock:      XLXI_1/XLXI_10/XLXI_3/XLXI_1/q_tmp falling
  Destination Clock: XLXI_1/XLXI_10/XLXI_3/XLXI_1/q_tmp falling

  Data Path: XLXI_1/XLXI_10/XLXI_4/XLXI_1/q_tmp to XLXI_1/XLXI_10/XLXI_4/XLXI_1/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.447   0.961  q_tmp (q_tmp)
     end scope: 'XLXI_1/XLXI_10/XLXI_4/XLXI_1:Q'
     AND2:I1->O            2   0.223   0.981  XLXI_1/XLXI_10/XLXI_5 (XLXI_1/XLXN_31)
     OR2:I0->O             4   0.203   0.683  XLXI_1/XLXI_10/XLXI_9 (XLXI_1/XLXI_10/XLXN_12)
     begin scope: 'XLXI_1/XLXI_10/XLXI_4/XLXI_1:CLR'
     FDCE:CLR                  0.430          q_tmp
    ----------------------------------------
    Total                      3.928ns (1.303ns logic, 2.625ns route)
                                       (33.2% logic, 66.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/XLXI_10/XLXI_2/XLXI_1/q_tmp'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_1/XLXI_10/XLXI_3/XLXI_1/q_tmp (FF)
  Destination:       XLXI_1/XLXI_10/XLXI_3/XLXI_1/q_tmp (FF)
  Source Clock:      XLXI_1/XLXI_10/XLXI_2/XLXI_1/q_tmp falling
  Destination Clock: XLXI_1/XLXI_10/XLXI_2/XLXI_1/q_tmp falling

  Data Path: XLXI_1/XLXI_10/XLXI_3/XLXI_1/q_tmp to XLXI_1/XLXI_10/XLXI_3/XLXI_1/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.447   0.616  q_tmp (q_tmp)
     INV:I->O              1   0.206   0.579  q_tmp_INV_1_o1_INV_0 (q_tmp_INV_1_o)
     FDCE:D                    0.102          q_tmp
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/XLXI_10/XLXI_1/XLXI_1/q_tmp'
  Clock period: 3.962ns (frequency: 252.395MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               3.962ns (Levels of Logic = 3)
  Source:            XLXI_1/XLXI_10/XLXI_2/XLXI_1/q_tmp (FF)
  Destination:       XLXI_1/XLXI_10/XLXI_2/XLXI_1/q_tmp (FF)
  Source Clock:      XLXI_1/XLXI_10/XLXI_1/XLXI_1/q_tmp falling
  Destination Clock: XLXI_1/XLXI_10/XLXI_1/XLXI_1/q_tmp falling

  Data Path: XLXI_1/XLXI_10/XLXI_2/XLXI_1/q_tmp to XLXI_1/XLXI_10/XLXI_2/XLXI_1/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.447   1.015  q_tmp (q_tmp)
     end scope: 'XLXI_1/XLXI_10/XLXI_2/XLXI_1:Q'
     AND2:I0->O            2   0.203   0.981  XLXI_1/XLXI_10/XLXI_5 (XLXI_1/XLXN_31)
     OR2:I0->O             4   0.203   0.683  XLXI_1/XLXI_10/XLXI_9 (XLXI_1/XLXI_10/XLXN_12)
     begin scope: 'XLXI_1/XLXI_10/XLXI_2/XLXI_1:CLR'
     FDCE:CLR                  0.430          q_tmp
    ----------------------------------------
    Total                      3.962ns (1.283ns logic, 2.679ns route)
                                       (32.4% logic, 67.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXN_8'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_1/XLXI_10/XLXI_1/XLXI_1/q_tmp (FF)
  Destination:       XLXI_1/XLXI_10/XLXI_1/XLXI_1/q_tmp (FF)
  Source Clock:      XLXN_8 falling
  Destination Clock: XLXN_8 falling

  Data Path: XLXI_1/XLXI_10/XLXI_1/XLXI_1/q_tmp to XLXI_1/XLXI_10/XLXI_1/XLXI_1/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.447   0.616  q_tmp (q_tmp)
     INV:I->O              1   0.206   0.579  q_tmp_INV_1_o1_INV_0 (q_tmp_INV_1_o)
     FDCE:D                    0.102          q_tmp
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/XLXI_11/XLXI_3/XLXI_1/q_tmp'
  Clock period: 3.928ns (frequency: 254.579MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               3.928ns (Levels of Logic = 3)
  Source:            XLXI_1/XLXI_11/XLXI_4/XLXI_1/q_tmp (FF)
  Destination:       XLXI_1/XLXI_11/XLXI_4/XLXI_1/q_tmp (FF)
  Source Clock:      XLXI_1/XLXI_11/XLXI_3/XLXI_1/q_tmp falling
  Destination Clock: XLXI_1/XLXI_11/XLXI_3/XLXI_1/q_tmp falling

  Data Path: XLXI_1/XLXI_11/XLXI_4/XLXI_1/q_tmp to XLXI_1/XLXI_11/XLXI_4/XLXI_1/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.447   0.961  q_tmp (q_tmp)
     end scope: 'XLXI_1/XLXI_11/XLXI_4/XLXI_1:Q'
     AND2:I1->O            2   0.223   0.981  XLXI_1/XLXI_11/XLXI_5 (XLXI_1/XLXN_32)
     OR2:I0->O             4   0.203   0.683  XLXI_1/XLXI_11/XLXI_9 (XLXI_1/XLXI_11/XLXN_12)
     begin scope: 'XLXI_1/XLXI_11/XLXI_4/XLXI_1:CLR'
     FDCE:CLR                  0.430          q_tmp
    ----------------------------------------
    Total                      3.928ns (1.303ns logic, 2.625ns route)
                                       (33.2% logic, 66.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/XLXI_11/XLXI_2/XLXI_1/q_tmp'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_1/XLXI_11/XLXI_3/XLXI_1/q_tmp (FF)
  Destination:       XLXI_1/XLXI_11/XLXI_3/XLXI_1/q_tmp (FF)
  Source Clock:      XLXI_1/XLXI_11/XLXI_2/XLXI_1/q_tmp falling
  Destination Clock: XLXI_1/XLXI_11/XLXI_2/XLXI_1/q_tmp falling

  Data Path: XLXI_1/XLXI_11/XLXI_3/XLXI_1/q_tmp to XLXI_1/XLXI_11/XLXI_3/XLXI_1/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.447   0.616  q_tmp (q_tmp)
     INV:I->O              1   0.206   0.579  q_tmp_INV_1_o1_INV_0 (q_tmp_INV_1_o)
     FDCE:D                    0.102          q_tmp
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/XLXI_11/XLXI_1/XLXI_1/q_tmp'
  Clock period: 3.962ns (frequency: 252.395MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               3.962ns (Levels of Logic = 3)
  Source:            XLXI_1/XLXI_11/XLXI_2/XLXI_1/q_tmp (FF)
  Destination:       XLXI_1/XLXI_11/XLXI_2/XLXI_1/q_tmp (FF)
  Source Clock:      XLXI_1/XLXI_11/XLXI_1/XLXI_1/q_tmp falling
  Destination Clock: XLXI_1/XLXI_11/XLXI_1/XLXI_1/q_tmp falling

  Data Path: XLXI_1/XLXI_11/XLXI_2/XLXI_1/q_tmp to XLXI_1/XLXI_11/XLXI_2/XLXI_1/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.447   1.015  q_tmp (q_tmp)
     end scope: 'XLXI_1/XLXI_11/XLXI_2/XLXI_1:Q'
     AND2:I0->O            2   0.203   0.981  XLXI_1/XLXI_11/XLXI_5 (XLXI_1/XLXN_32)
     OR2:I0->O             4   0.203   0.683  XLXI_1/XLXI_11/XLXI_9 (XLXI_1/XLXI_11/XLXN_12)
     begin scope: 'XLXI_1/XLXI_11/XLXI_2/XLXI_1:CLR'
     FDCE:CLR                  0.430          q_tmp
    ----------------------------------------
    Total                      3.962ns (1.283ns logic, 2.679ns route)
                                       (32.4% logic, 67.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/XLXN_31'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_1/XLXI_11/XLXI_1/XLXI_1/q_tmp (FF)
  Destination:       XLXI_1/XLXI_11/XLXI_1/XLXI_1/q_tmp (FF)
  Source Clock:      XLXI_1/XLXN_31 falling
  Destination Clock: XLXI_1/XLXN_31 falling

  Data Path: XLXI_1/XLXI_11/XLXI_1/XLXI_1/q_tmp to XLXI_1/XLXI_11/XLXI_1/XLXI_1/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.447   0.616  q_tmp (q_tmp)
     INV:I->O              1   0.206   0.579  q_tmp_INV_1_o1_INV_0 (q_tmp_INV_1_o)
     FDCE:D                    0.102          q_tmp
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/XLXI_12/XLXI_3/XLXI_1/q_tmp'
  Clock period: 3.928ns (frequency: 254.579MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               3.928ns (Levels of Logic = 3)
  Source:            XLXI_1/XLXI_12/XLXI_4/XLXI_1/q_tmp (FF)
  Destination:       XLXI_1/XLXI_12/XLXI_4/XLXI_1/q_tmp (FF)
  Source Clock:      XLXI_1/XLXI_12/XLXI_3/XLXI_1/q_tmp falling
  Destination Clock: XLXI_1/XLXI_12/XLXI_3/XLXI_1/q_tmp falling

  Data Path: XLXI_1/XLXI_12/XLXI_4/XLXI_1/q_tmp to XLXI_1/XLXI_12/XLXI_4/XLXI_1/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.447   0.961  q_tmp (q_tmp)
     end scope: 'XLXI_1/XLXI_12/XLXI_4/XLXI_1:Q'
     AND2:I1->O            2   0.223   0.981  XLXI_1/XLXI_12/XLXI_5 (XLXI_1/XLXN_33)
     OR2:I0->O             4   0.203   0.683  XLXI_1/XLXI_12/XLXI_9 (XLXI_1/XLXI_12/XLXN_12)
     begin scope: 'XLXI_1/XLXI_12/XLXI_4/XLXI_1:CLR'
     FDCE:CLR                  0.430          q_tmp
    ----------------------------------------
    Total                      3.928ns (1.303ns logic, 2.625ns route)
                                       (33.2% logic, 66.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/XLXI_12/XLXI_2/XLXI_1/q_tmp'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_1/XLXI_12/XLXI_3/XLXI_1/q_tmp (FF)
  Destination:       XLXI_1/XLXI_12/XLXI_3/XLXI_1/q_tmp (FF)
  Source Clock:      XLXI_1/XLXI_12/XLXI_2/XLXI_1/q_tmp falling
  Destination Clock: XLXI_1/XLXI_12/XLXI_2/XLXI_1/q_tmp falling

  Data Path: XLXI_1/XLXI_12/XLXI_3/XLXI_1/q_tmp to XLXI_1/XLXI_12/XLXI_3/XLXI_1/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.447   0.616  q_tmp (q_tmp)
     INV:I->O              1   0.206   0.579  q_tmp_INV_1_o1_INV_0 (q_tmp_INV_1_o)
     FDCE:D                    0.102          q_tmp
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/XLXI_12/XLXI_1/XLXI_1/q_tmp'
  Clock period: 3.962ns (frequency: 252.395MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               3.962ns (Levels of Logic = 3)
  Source:            XLXI_1/XLXI_12/XLXI_2/XLXI_1/q_tmp (FF)
  Destination:       XLXI_1/XLXI_12/XLXI_2/XLXI_1/q_tmp (FF)
  Source Clock:      XLXI_1/XLXI_12/XLXI_1/XLXI_1/q_tmp falling
  Destination Clock: XLXI_1/XLXI_12/XLXI_1/XLXI_1/q_tmp falling

  Data Path: XLXI_1/XLXI_12/XLXI_2/XLXI_1/q_tmp to XLXI_1/XLXI_12/XLXI_2/XLXI_1/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.447   1.015  q_tmp (q_tmp)
     end scope: 'XLXI_1/XLXI_12/XLXI_2/XLXI_1:Q'
     AND2:I0->O            2   0.203   0.981  XLXI_1/XLXI_12/XLXI_5 (XLXI_1/XLXN_33)
     OR2:I0->O             4   0.203   0.683  XLXI_1/XLXI_12/XLXI_9 (XLXI_1/XLXI_12/XLXN_12)
     begin scope: 'XLXI_1/XLXI_12/XLXI_2/XLXI_1:CLR'
     FDCE:CLR                  0.430          q_tmp
    ----------------------------------------
    Total                      3.962ns (1.283ns logic, 2.679ns route)
                                       (32.4% logic, 67.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/XLXN_32'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_1/XLXI_12/XLXI_1/XLXI_1/q_tmp (FF)
  Destination:       XLXI_1/XLXI_12/XLXI_1/XLXI_1/q_tmp (FF)
  Source Clock:      XLXI_1/XLXN_32 falling
  Destination Clock: XLXI_1/XLXN_32 falling

  Data Path: XLXI_1/XLXI_12/XLXI_1/XLXI_1/q_tmp to XLXI_1/XLXI_12/XLXI_1/XLXI_1/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.447   0.616  q_tmp (q_tmp)
     INV:I->O              1   0.206   0.579  q_tmp_INV_1_o1_INV_0 (q_tmp_INV_1_o)
     FDCE:D                    0.102          q_tmp
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/XLXI_13/XLXI_3/XLXI_1/q_tmp'
  Clock period: 3.928ns (frequency: 254.579MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               3.928ns (Levels of Logic = 3)
  Source:            XLXI_1/XLXI_13/XLXI_4/XLXI_1/q_tmp (FF)
  Destination:       XLXI_1/XLXI_13/XLXI_4/XLXI_1/q_tmp (FF)
  Source Clock:      XLXI_1/XLXI_13/XLXI_3/XLXI_1/q_tmp falling
  Destination Clock: XLXI_1/XLXI_13/XLXI_3/XLXI_1/q_tmp falling

  Data Path: XLXI_1/XLXI_13/XLXI_4/XLXI_1/q_tmp to XLXI_1/XLXI_13/XLXI_4/XLXI_1/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.447   0.961  q_tmp (q_tmp)
     end scope: 'XLXI_1/XLXI_13/XLXI_4/XLXI_1:Q'
     AND2:I1->O            2   0.223   0.981  XLXI_1/XLXI_13/XLXI_5 (XLXI_1/XLXN_34)
     OR2:I0->O             4   0.203   0.683  XLXI_1/XLXI_13/XLXI_9 (XLXI_1/XLXI_13/XLXN_12)
     begin scope: 'XLXI_1/XLXI_13/XLXI_4/XLXI_1:CLR'
     FDCE:CLR                  0.430          q_tmp
    ----------------------------------------
    Total                      3.928ns (1.303ns logic, 2.625ns route)
                                       (33.2% logic, 66.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/XLXI_13/XLXI_2/XLXI_1/q_tmp'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_1/XLXI_13/XLXI_3/XLXI_1/q_tmp (FF)
  Destination:       XLXI_1/XLXI_13/XLXI_3/XLXI_1/q_tmp (FF)
  Source Clock:      XLXI_1/XLXI_13/XLXI_2/XLXI_1/q_tmp falling
  Destination Clock: XLXI_1/XLXI_13/XLXI_2/XLXI_1/q_tmp falling

  Data Path: XLXI_1/XLXI_13/XLXI_3/XLXI_1/q_tmp to XLXI_1/XLXI_13/XLXI_3/XLXI_1/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.447   0.616  q_tmp (q_tmp)
     INV:I->O              1   0.206   0.579  q_tmp_INV_1_o1_INV_0 (q_tmp_INV_1_o)
     FDCE:D                    0.102          q_tmp
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/XLXI_13/XLXI_1/XLXI_1/q_tmp'
  Clock period: 3.962ns (frequency: 252.395MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               3.962ns (Levels of Logic = 3)
  Source:            XLXI_1/XLXI_13/XLXI_2/XLXI_1/q_tmp (FF)
  Destination:       XLXI_1/XLXI_13/XLXI_2/XLXI_1/q_tmp (FF)
  Source Clock:      XLXI_1/XLXI_13/XLXI_1/XLXI_1/q_tmp falling
  Destination Clock: XLXI_1/XLXI_13/XLXI_1/XLXI_1/q_tmp falling

  Data Path: XLXI_1/XLXI_13/XLXI_2/XLXI_1/q_tmp to XLXI_1/XLXI_13/XLXI_2/XLXI_1/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.447   1.015  q_tmp (q_tmp)
     end scope: 'XLXI_1/XLXI_13/XLXI_2/XLXI_1:Q'
     AND2:I0->O            2   0.203   0.981  XLXI_1/XLXI_13/XLXI_5 (XLXI_1/XLXN_34)
     OR2:I0->O             4   0.203   0.683  XLXI_1/XLXI_13/XLXI_9 (XLXI_1/XLXI_13/XLXN_12)
     begin scope: 'XLXI_1/XLXI_13/XLXI_2/XLXI_1:CLR'
     FDCE:CLR                  0.430          q_tmp
    ----------------------------------------
    Total                      3.962ns (1.283ns logic, 2.679ns route)
                                       (32.4% logic, 67.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/XLXN_33'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_1/XLXI_13/XLXI_1/XLXI_1/q_tmp (FF)
  Destination:       XLXI_1/XLXI_13/XLXI_1/XLXI_1/q_tmp (FF)
  Source Clock:      XLXI_1/XLXN_33 falling
  Destination Clock: XLXI_1/XLXN_33 falling

  Data Path: XLXI_1/XLXI_13/XLXI_1/XLXI_1/q_tmp to XLXI_1/XLXI_13/XLXI_1/XLXI_1/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.447   0.616  q_tmp (q_tmp)
     INV:I->O              1   0.206   0.579  q_tmp_INV_1_o1_INV_0 (q_tmp_INV_1_o)
     FDCE:D                    0.102          q_tmp
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/XLXI_14/XLXI_3/XLXI_1/q_tmp'
  Clock period: 3.928ns (frequency: 254.579MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               3.928ns (Levels of Logic = 3)
  Source:            XLXI_1/XLXI_14/XLXI_4/XLXI_1/q_tmp (FF)
  Destination:       XLXI_1/XLXI_14/XLXI_4/XLXI_1/q_tmp (FF)
  Source Clock:      XLXI_1/XLXI_14/XLXI_3/XLXI_1/q_tmp falling
  Destination Clock: XLXI_1/XLXI_14/XLXI_3/XLXI_1/q_tmp falling

  Data Path: XLXI_1/XLXI_14/XLXI_4/XLXI_1/q_tmp to XLXI_1/XLXI_14/XLXI_4/XLXI_1/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.447   0.961  q_tmp (q_tmp)
     end scope: 'XLXI_1/XLXI_14/XLXI_4/XLXI_1:Q'
     AND2:I1->O            2   0.223   0.981  XLXI_1/XLXI_14/XLXI_5 (XLXI_1/XLXN_35)
     OR2:I0->O             4   0.203   0.683  XLXI_1/XLXI_14/XLXI_9 (XLXI_1/XLXI_14/XLXN_12)
     begin scope: 'XLXI_1/XLXI_14/XLXI_4/XLXI_1:CLR'
     FDCE:CLR                  0.430          q_tmp
    ----------------------------------------
    Total                      3.928ns (1.303ns logic, 2.625ns route)
                                       (33.2% logic, 66.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/XLXI_14/XLXI_2/XLXI_1/q_tmp'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_1/XLXI_14/XLXI_3/XLXI_1/q_tmp (FF)
  Destination:       XLXI_1/XLXI_14/XLXI_3/XLXI_1/q_tmp (FF)
  Source Clock:      XLXI_1/XLXI_14/XLXI_2/XLXI_1/q_tmp falling
  Destination Clock: XLXI_1/XLXI_14/XLXI_2/XLXI_1/q_tmp falling

  Data Path: XLXI_1/XLXI_14/XLXI_3/XLXI_1/q_tmp to XLXI_1/XLXI_14/XLXI_3/XLXI_1/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.447   0.616  q_tmp (q_tmp)
     INV:I->O              1   0.206   0.579  q_tmp_INV_1_o1_INV_0 (q_tmp_INV_1_o)
     FDCE:D                    0.102          q_tmp
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/XLXI_14/XLXI_1/XLXI_1/q_tmp'
  Clock period: 3.962ns (frequency: 252.395MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               3.962ns (Levels of Logic = 3)
  Source:            XLXI_1/XLXI_14/XLXI_2/XLXI_1/q_tmp (FF)
  Destination:       XLXI_1/XLXI_14/XLXI_2/XLXI_1/q_tmp (FF)
  Source Clock:      XLXI_1/XLXI_14/XLXI_1/XLXI_1/q_tmp falling
  Destination Clock: XLXI_1/XLXI_14/XLXI_1/XLXI_1/q_tmp falling

  Data Path: XLXI_1/XLXI_14/XLXI_2/XLXI_1/q_tmp to XLXI_1/XLXI_14/XLXI_2/XLXI_1/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.447   1.015  q_tmp (q_tmp)
     end scope: 'XLXI_1/XLXI_14/XLXI_2/XLXI_1:Q'
     AND2:I0->O            2   0.203   0.981  XLXI_1/XLXI_14/XLXI_5 (XLXI_1/XLXN_35)
     OR2:I0->O             4   0.203   0.683  XLXI_1/XLXI_14/XLXI_9 (XLXI_1/XLXI_14/XLXN_12)
     begin scope: 'XLXI_1/XLXI_14/XLXI_2/XLXI_1:CLR'
     FDCE:CLR                  0.430          q_tmp
    ----------------------------------------
    Total                      3.962ns (1.283ns logic, 2.679ns route)
                                       (32.4% logic, 67.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/XLXN_34'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_1/XLXI_14/XLXI_1/XLXI_1/q_tmp (FF)
  Destination:       XLXI_1/XLXI_14/XLXI_1/XLXI_1/q_tmp (FF)
  Source Clock:      XLXI_1/XLXN_34 falling
  Destination Clock: XLXI_1/XLXN_34 falling

  Data Path: XLXI_1/XLXI_14/XLXI_1/XLXI_1/q_tmp to XLXI_1/XLXI_14/XLXI_1/XLXI_1/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.447   0.616  q_tmp (q_tmp)
     INV:I->O              1   0.206   0.579  q_tmp_INV_1_o1_INV_0 (q_tmp_INV_1_o)
     FDCE:D                    0.102          q_tmp
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/XLXI_15/XLXI_3/XLXI_1/q_tmp'
  Clock period: 3.928ns (frequency: 254.579MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               3.928ns (Levels of Logic = 3)
  Source:            XLXI_1/XLXI_15/XLXI_4/XLXI_1/q_tmp (FF)
  Destination:       XLXI_1/XLXI_15/XLXI_4/XLXI_1/q_tmp (FF)
  Source Clock:      XLXI_1/XLXI_15/XLXI_3/XLXI_1/q_tmp falling
  Destination Clock: XLXI_1/XLXI_15/XLXI_3/XLXI_1/q_tmp falling

  Data Path: XLXI_1/XLXI_15/XLXI_4/XLXI_1/q_tmp to XLXI_1/XLXI_15/XLXI_4/XLXI_1/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.447   0.961  q_tmp (q_tmp)
     end scope: 'XLXI_1/XLXI_15/XLXI_4/XLXI_1:Q'
     AND2:I1->O            2   0.223   0.981  XLXI_1/XLXI_15/XLXI_5 (XLXI_1/XLXN_36)
     OR2:I0->O             4   0.203   0.683  XLXI_1/XLXI_15/XLXI_9 (XLXI_1/XLXI_15/XLXN_12)
     begin scope: 'XLXI_1/XLXI_15/XLXI_4/XLXI_1:CLR'
     FDCE:CLR                  0.430          q_tmp
    ----------------------------------------
    Total                      3.928ns (1.303ns logic, 2.625ns route)
                                       (33.2% logic, 66.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/XLXI_15/XLXI_2/XLXI_1/q_tmp'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_1/XLXI_15/XLXI_3/XLXI_1/q_tmp (FF)
  Destination:       XLXI_1/XLXI_15/XLXI_3/XLXI_1/q_tmp (FF)
  Source Clock:      XLXI_1/XLXI_15/XLXI_2/XLXI_1/q_tmp falling
  Destination Clock: XLXI_1/XLXI_15/XLXI_2/XLXI_1/q_tmp falling

  Data Path: XLXI_1/XLXI_15/XLXI_3/XLXI_1/q_tmp to XLXI_1/XLXI_15/XLXI_3/XLXI_1/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.447   0.616  q_tmp (q_tmp)
     INV:I->O              1   0.206   0.579  q_tmp_INV_1_o1_INV_0 (q_tmp_INV_1_o)
     FDCE:D                    0.102          q_tmp
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/XLXI_15/XLXI_1/XLXI_1/q_tmp'
  Clock period: 3.962ns (frequency: 252.395MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               3.962ns (Levels of Logic = 3)
  Source:            XLXI_1/XLXI_15/XLXI_2/XLXI_1/q_tmp (FF)
  Destination:       XLXI_1/XLXI_15/XLXI_2/XLXI_1/q_tmp (FF)
  Source Clock:      XLXI_1/XLXI_15/XLXI_1/XLXI_1/q_tmp falling
  Destination Clock: XLXI_1/XLXI_15/XLXI_1/XLXI_1/q_tmp falling

  Data Path: XLXI_1/XLXI_15/XLXI_2/XLXI_1/q_tmp to XLXI_1/XLXI_15/XLXI_2/XLXI_1/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.447   1.015  q_tmp (q_tmp)
     end scope: 'XLXI_1/XLXI_15/XLXI_2/XLXI_1:Q'
     AND2:I0->O            2   0.203   0.981  XLXI_1/XLXI_15/XLXI_5 (XLXI_1/XLXN_36)
     OR2:I0->O             4   0.203   0.683  XLXI_1/XLXI_15/XLXI_9 (XLXI_1/XLXI_15/XLXN_12)
     begin scope: 'XLXI_1/XLXI_15/XLXI_2/XLXI_1:CLR'
     FDCE:CLR                  0.430          q_tmp
    ----------------------------------------
    Total                      3.962ns (1.283ns logic, 2.679ns route)
                                       (32.4% logic, 67.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/XLXN_35'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_1/XLXI_15/XLXI_1/XLXI_1/q_tmp (FF)
  Destination:       XLXI_1/XLXI_15/XLXI_1/XLXI_1/q_tmp (FF)
  Source Clock:      XLXI_1/XLXN_35 falling
  Destination Clock: XLXI_1/XLXN_35 falling

  Data Path: XLXI_1/XLXI_15/XLXI_1/XLXI_1/q_tmp to XLXI_1/XLXI_15/XLXI_1/XLXI_1/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.447   0.616  q_tmp (q_tmp)
     INV:I->O              1   0.206   0.579  q_tmp_INV_1_o1_INV_0 (q_tmp_INV_1_o)
     FDCE:D                    0.102          q_tmp
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/XLXI_16/XLXI_3/XLXI_1/q_tmp'
  Clock period: 3.928ns (frequency: 254.579MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               3.928ns (Levels of Logic = 3)
  Source:            XLXI_1/XLXI_16/XLXI_4/XLXI_1/q_tmp (FF)
  Destination:       XLXI_1/XLXI_16/XLXI_4/XLXI_1/q_tmp (FF)
  Source Clock:      XLXI_1/XLXI_16/XLXI_3/XLXI_1/q_tmp falling
  Destination Clock: XLXI_1/XLXI_16/XLXI_3/XLXI_1/q_tmp falling

  Data Path: XLXI_1/XLXI_16/XLXI_4/XLXI_1/q_tmp to XLXI_1/XLXI_16/XLXI_4/XLXI_1/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.447   0.961  q_tmp (q_tmp)
     end scope: 'XLXI_1/XLXI_16/XLXI_4/XLXI_1:Q'
     AND2:I1->O            2   0.223   0.981  XLXI_1/XLXI_16/XLXI_5 (XLXI_1/XLXN_37)
     OR2:I0->O             4   0.203   0.683  XLXI_1/XLXI_16/XLXI_9 (XLXI_1/XLXI_16/XLXN_12)
     begin scope: 'XLXI_1/XLXI_16/XLXI_4/XLXI_1:CLR'
     FDCE:CLR                  0.430          q_tmp
    ----------------------------------------
    Total                      3.928ns (1.303ns logic, 2.625ns route)
                                       (33.2% logic, 66.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/XLXI_16/XLXI_2/XLXI_1/q_tmp'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_1/XLXI_16/XLXI_3/XLXI_1/q_tmp (FF)
  Destination:       XLXI_1/XLXI_16/XLXI_3/XLXI_1/q_tmp (FF)
  Source Clock:      XLXI_1/XLXI_16/XLXI_2/XLXI_1/q_tmp falling
  Destination Clock: XLXI_1/XLXI_16/XLXI_2/XLXI_1/q_tmp falling

  Data Path: XLXI_1/XLXI_16/XLXI_3/XLXI_1/q_tmp to XLXI_1/XLXI_16/XLXI_3/XLXI_1/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.447   0.616  q_tmp (q_tmp)
     INV:I->O              1   0.206   0.579  q_tmp_INV_1_o1_INV_0 (q_tmp_INV_1_o)
     FDCE:D                    0.102          q_tmp
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/XLXI_16/XLXI_1/XLXI_1/q_tmp'
  Clock period: 3.962ns (frequency: 252.395MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               3.962ns (Levels of Logic = 3)
  Source:            XLXI_1/XLXI_16/XLXI_2/XLXI_1/q_tmp (FF)
  Destination:       XLXI_1/XLXI_16/XLXI_2/XLXI_1/q_tmp (FF)
  Source Clock:      XLXI_1/XLXI_16/XLXI_1/XLXI_1/q_tmp falling
  Destination Clock: XLXI_1/XLXI_16/XLXI_1/XLXI_1/q_tmp falling

  Data Path: XLXI_1/XLXI_16/XLXI_2/XLXI_1/q_tmp to XLXI_1/XLXI_16/XLXI_2/XLXI_1/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.447   1.015  q_tmp (q_tmp)
     end scope: 'XLXI_1/XLXI_16/XLXI_2/XLXI_1:Q'
     AND2:I0->O            2   0.203   0.981  XLXI_1/XLXI_16/XLXI_5 (XLXI_1/XLXN_37)
     OR2:I0->O             4   0.203   0.683  XLXI_1/XLXI_16/XLXI_9 (XLXI_1/XLXI_16/XLXN_12)
     begin scope: 'XLXI_1/XLXI_16/XLXI_2/XLXI_1:CLR'
     FDCE:CLR                  0.430          q_tmp
    ----------------------------------------
    Total                      3.962ns (1.283ns logic, 2.679ns route)
                                       (32.4% logic, 67.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/XLXN_36'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_1/XLXI_16/XLXI_1/XLXI_1/q_tmp (FF)
  Destination:       XLXI_1/XLXI_16/XLXI_1/XLXI_1/q_tmp (FF)
  Source Clock:      XLXI_1/XLXN_36 falling
  Destination Clock: XLXI_1/XLXN_36 falling

  Data Path: XLXI_1/XLXI_16/XLXI_1/XLXI_1/q_tmp to XLXI_1/XLXI_16/XLXI_1/XLXI_1/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.447   0.616  q_tmp (q_tmp)
     INV:I->O              1   0.206   0.579  q_tmp_INV_1_o1_INV_0 (q_tmp_INV_1_o)
     FDCE:D                    0.102          q_tmp
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/XLXN_37'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_1/XLXI_17/XLXI_1/q_tmp (FF)
  Destination:       XLXI_1/XLXI_17/XLXI_1/q_tmp (FF)
  Source Clock:      XLXI_1/XLXN_37 falling
  Destination Clock: XLXI_1/XLXN_37 falling

  Data Path: XLXI_1/XLXI_17/XLXI_1/q_tmp to XLXI_1/XLXI_17/XLXI_1/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.447   0.616  q_tmp (q_tmp)
     INV:I->O              1   0.206   0.579  q_tmp_INV_1_o1_INV_0 (q_tmp_INV_1_o)
     FDCE:D                    0.102          q_tmp
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXN_73'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.062ns (Levels of Logic = 5)
  Source:            reset_btn (PAD)
  Destination:       XLXI_19/XLXI_1/XLXI_1/q_tmp (FF)
  Destination Clock: XLXN_73 falling

  Data Path: reset_btn to XLXI_19/XLXI_1/XLXI_1/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.924  reset_btn_IBUF (reset_btn_IBUF)
     AND2:I1->O            9   0.223   1.174  XLXI_17 (XLXN_71)
     OR2:I1->O             2   0.223   0.961  XLXI_21 (XLXN_75)
     OR2:I1->O             4   0.223   0.683  XLXI_19/XLXI_9 (XLXI_19/XLXN_12)
     begin scope: 'XLXI_19/XLXI_1/XLXI_1:CLR'
     FDCE:CLR                  0.430          q_tmp
    ----------------------------------------
    Total                      6.062ns (2.321ns logic, 3.741ns route)
                                       (38.3% logic, 61.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_19/XLXI_1/XLXI_1/q_tmp'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.062ns (Levels of Logic = 5)
  Source:            reset_btn (PAD)
  Destination:       XLXI_19/XLXI_2/XLXI_1/q_tmp (FF)
  Destination Clock: XLXI_19/XLXI_1/XLXI_1/q_tmp falling

  Data Path: reset_btn to XLXI_19/XLXI_2/XLXI_1/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.924  reset_btn_IBUF (reset_btn_IBUF)
     AND2:I1->O            9   0.223   1.174  XLXI_17 (XLXN_71)
     OR2:I1->O             2   0.223   0.961  XLXI_21 (XLXN_75)
     OR2:I1->O             4   0.223   0.683  XLXI_19/XLXI_9 (XLXI_19/XLXN_12)
     begin scope: 'XLXI_19/XLXI_2/XLXI_1:CLR'
     FDCE:CLR                  0.430          q_tmp
    ----------------------------------------
    Total                      6.062ns (2.321ns logic, 3.741ns route)
                                       (38.3% logic, 61.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_19/XLXI_2/XLXI_1/q_tmp'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.062ns (Levels of Logic = 5)
  Source:            reset_btn (PAD)
  Destination:       XLXI_19/XLXI_3/XLXI_1/q_tmp (FF)
  Destination Clock: XLXI_19/XLXI_2/XLXI_1/q_tmp falling

  Data Path: reset_btn to XLXI_19/XLXI_3/XLXI_1/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.924  reset_btn_IBUF (reset_btn_IBUF)
     AND2:I1->O            9   0.223   1.174  XLXI_17 (XLXN_71)
     OR2:I1->O             2   0.223   0.961  XLXI_21 (XLXN_75)
     OR2:I1->O             4   0.223   0.683  XLXI_19/XLXI_9 (XLXI_19/XLXN_12)
     begin scope: 'XLXI_19/XLXI_3/XLXI_1:CLR'
     FDCE:CLR                  0.430          q_tmp
    ----------------------------------------
    Total                      6.062ns (2.321ns logic, 3.741ns route)
                                       (38.3% logic, 61.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_19/XLXI_3/XLXI_1/q_tmp'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.062ns (Levels of Logic = 5)
  Source:            reset_btn (PAD)
  Destination:       XLXI_19/XLXI_4/XLXI_1/q_tmp (FF)
  Destination Clock: XLXI_19/XLXI_3/XLXI_1/q_tmp falling

  Data Path: reset_btn to XLXI_19/XLXI_4/XLXI_1/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.924  reset_btn_IBUF (reset_btn_IBUF)
     AND2:I1->O            9   0.223   1.174  XLXI_17 (XLXN_71)
     OR2:I1->O             2   0.223   0.961  XLXI_21 (XLXN_75)
     OR2:I1->O             4   0.223   0.683  XLXI_19/XLXI_9 (XLXI_19/XLXN_12)
     begin scope: 'XLXI_19/XLXI_4/XLXI_1:CLR'
     FDCE:CLR                  0.430          q_tmp
    ----------------------------------------
    Total                      6.062ns (2.321ns logic, 3.741ns route)
                                       (38.3% logic, 61.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_1/XLXI_17/XLXI_1/q_tmp'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.062ns (Levels of Logic = 5)
  Source:            reset_btn (PAD)
  Destination:       XLXI_18/XLXI_1/XLXI_1/q_tmp (FF)
  Destination Clock: XLXI_1/XLXI_17/XLXI_1/q_tmp falling

  Data Path: reset_btn to XLXI_18/XLXI_1/XLXI_1/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.924  reset_btn_IBUF (reset_btn_IBUF)
     AND2:I1->O            9   0.223   1.174  XLXI_17 (XLXN_71)
     OR2:I1->O             2   0.223   0.961  XLXI_21 (XLXN_75)
     OR2:I1->O             4   0.223   0.683  XLXI_18/XLXI_9 (XLXI_18/XLXN_12)
     begin scope: 'XLXI_18/XLXI_1/XLXI_1:CLR'
     FDCE:CLR                  0.430          q_tmp
    ----------------------------------------
    Total                      6.062ns (2.321ns logic, 3.741ns route)
                                       (38.3% logic, 61.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_18/XLXI_1/XLXI_1/q_tmp'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.062ns (Levels of Logic = 5)
  Source:            reset_btn (PAD)
  Destination:       XLXI_18/XLXI_2/XLXI_1/q_tmp (FF)
  Destination Clock: XLXI_18/XLXI_1/XLXI_1/q_tmp falling

  Data Path: reset_btn to XLXI_18/XLXI_2/XLXI_1/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.924  reset_btn_IBUF (reset_btn_IBUF)
     AND2:I1->O            9   0.223   1.174  XLXI_17 (XLXN_71)
     OR2:I1->O             2   0.223   0.961  XLXI_21 (XLXN_75)
     OR2:I1->O             4   0.223   0.683  XLXI_18/XLXI_9 (XLXI_18/XLXN_12)
     begin scope: 'XLXI_18/XLXI_2/XLXI_1:CLR'
     FDCE:CLR                  0.430          q_tmp
    ----------------------------------------
    Total                      6.062ns (2.321ns logic, 3.741ns route)
                                       (38.3% logic, 61.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_18/XLXI_2/XLXI_1/q_tmp'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.062ns (Levels of Logic = 5)
  Source:            reset_btn (PAD)
  Destination:       XLXI_18/XLXI_3/XLXI_1/q_tmp (FF)
  Destination Clock: XLXI_18/XLXI_2/XLXI_1/q_tmp falling

  Data Path: reset_btn to XLXI_18/XLXI_3/XLXI_1/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.924  reset_btn_IBUF (reset_btn_IBUF)
     AND2:I1->O            9   0.223   1.174  XLXI_17 (XLXN_71)
     OR2:I1->O             2   0.223   0.961  XLXI_21 (XLXN_75)
     OR2:I1->O             4   0.223   0.683  XLXI_18/XLXI_9 (XLXI_18/XLXN_12)
     begin scope: 'XLXI_18/XLXI_3/XLXI_1:CLR'
     FDCE:CLR                  0.430          q_tmp
    ----------------------------------------
    Total                      6.062ns (2.321ns logic, 3.741ns route)
                                       (38.3% logic, 61.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_18/XLXI_3/XLXI_1/q_tmp'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.062ns (Levels of Logic = 5)
  Source:            reset_btn (PAD)
  Destination:       XLXI_18/XLXI_4/XLXI_1/q_tmp (FF)
  Destination Clock: XLXI_18/XLXI_3/XLXI_1/q_tmp falling

  Data Path: reset_btn to XLXI_18/XLXI_4/XLXI_1/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.924  reset_btn_IBUF (reset_btn_IBUF)
     AND2:I1->O            9   0.223   1.174  XLXI_17 (XLXN_71)
     OR2:I1->O             2   0.223   0.961  XLXI_21 (XLXN_75)
     OR2:I1->O             4   0.223   0.683  XLXI_18/XLXI_9 (XLXI_18/XLXN_12)
     begin scope: 'XLXI_18/XLXI_4/XLXI_1:CLR'
     FDCE:CLR                  0.430          q_tmp
    ----------------------------------------
    Total                      6.062ns (2.321ns logic, 3.741ns route)
                                       (38.3% logic, 61.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_1/XLXI_10/XLXI_3/XLXI_1/q_tmp'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.878ns (Levels of Logic = 4)
  Source:            reset_btn (PAD)
  Destination:       XLXI_1/XLXI_10/XLXI_4/XLXI_1/q_tmp (FF)
  Destination Clock: XLXI_1/XLXI_10/XLXI_3/XLXI_1/q_tmp falling

  Data Path: reset_btn to XLXI_1/XLXI_10/XLXI_4/XLXI_1/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.924  reset_btn_IBUF (reset_btn_IBUF)
     AND2:I1->O            9   0.223   1.174  XLXI_17 (XLXN_71)
     OR2:I1->O             4   0.223   0.683  XLXI_1/XLXI_10/XLXI_9 (XLXI_1/XLXI_10/XLXN_12)
     begin scope: 'XLXI_1/XLXI_10/XLXI_4/XLXI_1:CLR'
     FDCE:CLR                  0.430          q_tmp
    ----------------------------------------
    Total                      4.878ns (2.098ns logic, 2.780ns route)
                                       (43.0% logic, 57.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_1/XLXI_10/XLXI_2/XLXI_1/q_tmp'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.878ns (Levels of Logic = 4)
  Source:            reset_btn (PAD)
  Destination:       XLXI_1/XLXI_10/XLXI_3/XLXI_1/q_tmp (FF)
  Destination Clock: XLXI_1/XLXI_10/XLXI_2/XLXI_1/q_tmp falling

  Data Path: reset_btn to XLXI_1/XLXI_10/XLXI_3/XLXI_1/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.924  reset_btn_IBUF (reset_btn_IBUF)
     AND2:I1->O            9   0.223   1.174  XLXI_17 (XLXN_71)
     OR2:I1->O             4   0.223   0.683  XLXI_1/XLXI_10/XLXI_9 (XLXI_1/XLXI_10/XLXN_12)
     begin scope: 'XLXI_1/XLXI_10/XLXI_3/XLXI_1:CLR'
     FDCE:CLR                  0.430          q_tmp
    ----------------------------------------
    Total                      4.878ns (2.098ns logic, 2.780ns route)
                                       (43.0% logic, 57.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_1/XLXI_10/XLXI_1/XLXI_1/q_tmp'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.878ns (Levels of Logic = 4)
  Source:            reset_btn (PAD)
  Destination:       XLXI_1/XLXI_10/XLXI_2/XLXI_1/q_tmp (FF)
  Destination Clock: XLXI_1/XLXI_10/XLXI_1/XLXI_1/q_tmp falling

  Data Path: reset_btn to XLXI_1/XLXI_10/XLXI_2/XLXI_1/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.924  reset_btn_IBUF (reset_btn_IBUF)
     AND2:I1->O            9   0.223   1.174  XLXI_17 (XLXN_71)
     OR2:I1->O             4   0.223   0.683  XLXI_1/XLXI_10/XLXI_9 (XLXI_1/XLXI_10/XLXN_12)
     begin scope: 'XLXI_1/XLXI_10/XLXI_2/XLXI_1:CLR'
     FDCE:CLR                  0.430          q_tmp
    ----------------------------------------
    Total                      4.878ns (2.098ns logic, 2.780ns route)
                                       (43.0% logic, 57.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXN_8'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.878ns (Levels of Logic = 4)
  Source:            reset_btn (PAD)
  Destination:       XLXI_1/XLXI_10/XLXI_1/XLXI_1/q_tmp (FF)
  Destination Clock: XLXN_8 falling

  Data Path: reset_btn to XLXI_1/XLXI_10/XLXI_1/XLXI_1/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.924  reset_btn_IBUF (reset_btn_IBUF)
     AND2:I1->O            9   0.223   1.174  XLXI_17 (XLXN_71)
     OR2:I1->O             4   0.223   0.683  XLXI_1/XLXI_10/XLXI_9 (XLXI_1/XLXI_10/XLXN_12)
     begin scope: 'XLXI_1/XLXI_10/XLXI_1/XLXI_1:CLR'
     FDCE:CLR                  0.430          q_tmp
    ----------------------------------------
    Total                      4.878ns (2.098ns logic, 2.780ns route)
                                       (43.0% logic, 57.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_1/XLXI_11/XLXI_3/XLXI_1/q_tmp'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.878ns (Levels of Logic = 4)
  Source:            reset_btn (PAD)
  Destination:       XLXI_1/XLXI_11/XLXI_4/XLXI_1/q_tmp (FF)
  Destination Clock: XLXI_1/XLXI_11/XLXI_3/XLXI_1/q_tmp falling

  Data Path: reset_btn to XLXI_1/XLXI_11/XLXI_4/XLXI_1/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.924  reset_btn_IBUF (reset_btn_IBUF)
     AND2:I1->O            9   0.223   1.174  XLXI_17 (XLXN_71)
     OR2:I1->O             4   0.223   0.683  XLXI_1/XLXI_11/XLXI_9 (XLXI_1/XLXI_11/XLXN_12)
     begin scope: 'XLXI_1/XLXI_11/XLXI_4/XLXI_1:CLR'
     FDCE:CLR                  0.430          q_tmp
    ----------------------------------------
    Total                      4.878ns (2.098ns logic, 2.780ns route)
                                       (43.0% logic, 57.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_1/XLXI_11/XLXI_2/XLXI_1/q_tmp'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.878ns (Levels of Logic = 4)
  Source:            reset_btn (PAD)
  Destination:       XLXI_1/XLXI_11/XLXI_3/XLXI_1/q_tmp (FF)
  Destination Clock: XLXI_1/XLXI_11/XLXI_2/XLXI_1/q_tmp falling

  Data Path: reset_btn to XLXI_1/XLXI_11/XLXI_3/XLXI_1/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.924  reset_btn_IBUF (reset_btn_IBUF)
     AND2:I1->O            9   0.223   1.174  XLXI_17 (XLXN_71)
     OR2:I1->O             4   0.223   0.683  XLXI_1/XLXI_11/XLXI_9 (XLXI_1/XLXI_11/XLXN_12)
     begin scope: 'XLXI_1/XLXI_11/XLXI_3/XLXI_1:CLR'
     FDCE:CLR                  0.430          q_tmp
    ----------------------------------------
    Total                      4.878ns (2.098ns logic, 2.780ns route)
                                       (43.0% logic, 57.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_1/XLXI_11/XLXI_1/XLXI_1/q_tmp'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.878ns (Levels of Logic = 4)
  Source:            reset_btn (PAD)
  Destination:       XLXI_1/XLXI_11/XLXI_2/XLXI_1/q_tmp (FF)
  Destination Clock: XLXI_1/XLXI_11/XLXI_1/XLXI_1/q_tmp falling

  Data Path: reset_btn to XLXI_1/XLXI_11/XLXI_2/XLXI_1/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.924  reset_btn_IBUF (reset_btn_IBUF)
     AND2:I1->O            9   0.223   1.174  XLXI_17 (XLXN_71)
     OR2:I1->O             4   0.223   0.683  XLXI_1/XLXI_11/XLXI_9 (XLXI_1/XLXI_11/XLXN_12)
     begin scope: 'XLXI_1/XLXI_11/XLXI_2/XLXI_1:CLR'
     FDCE:CLR                  0.430          q_tmp
    ----------------------------------------
    Total                      4.878ns (2.098ns logic, 2.780ns route)
                                       (43.0% logic, 57.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_1/XLXN_31'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.878ns (Levels of Logic = 4)
  Source:            reset_btn (PAD)
  Destination:       XLXI_1/XLXI_11/XLXI_1/XLXI_1/q_tmp (FF)
  Destination Clock: XLXI_1/XLXN_31 falling

  Data Path: reset_btn to XLXI_1/XLXI_11/XLXI_1/XLXI_1/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.924  reset_btn_IBUF (reset_btn_IBUF)
     AND2:I1->O            9   0.223   1.174  XLXI_17 (XLXN_71)
     OR2:I1->O             4   0.223   0.683  XLXI_1/XLXI_11/XLXI_9 (XLXI_1/XLXI_11/XLXN_12)
     begin scope: 'XLXI_1/XLXI_11/XLXI_1/XLXI_1:CLR'
     FDCE:CLR                  0.430          q_tmp
    ----------------------------------------
    Total                      4.878ns (2.098ns logic, 2.780ns route)
                                       (43.0% logic, 57.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_1/XLXI_12/XLXI_3/XLXI_1/q_tmp'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.878ns (Levels of Logic = 4)
  Source:            reset_btn (PAD)
  Destination:       XLXI_1/XLXI_12/XLXI_4/XLXI_1/q_tmp (FF)
  Destination Clock: XLXI_1/XLXI_12/XLXI_3/XLXI_1/q_tmp falling

  Data Path: reset_btn to XLXI_1/XLXI_12/XLXI_4/XLXI_1/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.924  reset_btn_IBUF (reset_btn_IBUF)
     AND2:I1->O            9   0.223   1.174  XLXI_17 (XLXN_71)
     OR2:I1->O             4   0.223   0.683  XLXI_1/XLXI_12/XLXI_9 (XLXI_1/XLXI_12/XLXN_12)
     begin scope: 'XLXI_1/XLXI_12/XLXI_4/XLXI_1:CLR'
     FDCE:CLR                  0.430          q_tmp
    ----------------------------------------
    Total                      4.878ns (2.098ns logic, 2.780ns route)
                                       (43.0% logic, 57.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_1/XLXI_12/XLXI_2/XLXI_1/q_tmp'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.878ns (Levels of Logic = 4)
  Source:            reset_btn (PAD)
  Destination:       XLXI_1/XLXI_12/XLXI_3/XLXI_1/q_tmp (FF)
  Destination Clock: XLXI_1/XLXI_12/XLXI_2/XLXI_1/q_tmp falling

  Data Path: reset_btn to XLXI_1/XLXI_12/XLXI_3/XLXI_1/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.924  reset_btn_IBUF (reset_btn_IBUF)
     AND2:I1->O            9   0.223   1.174  XLXI_17 (XLXN_71)
     OR2:I1->O             4   0.223   0.683  XLXI_1/XLXI_12/XLXI_9 (XLXI_1/XLXI_12/XLXN_12)
     begin scope: 'XLXI_1/XLXI_12/XLXI_3/XLXI_1:CLR'
     FDCE:CLR                  0.430          q_tmp
    ----------------------------------------
    Total                      4.878ns (2.098ns logic, 2.780ns route)
                                       (43.0% logic, 57.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_1/XLXI_12/XLXI_1/XLXI_1/q_tmp'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.878ns (Levels of Logic = 4)
  Source:            reset_btn (PAD)
  Destination:       XLXI_1/XLXI_12/XLXI_2/XLXI_1/q_tmp (FF)
  Destination Clock: XLXI_1/XLXI_12/XLXI_1/XLXI_1/q_tmp falling

  Data Path: reset_btn to XLXI_1/XLXI_12/XLXI_2/XLXI_1/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.924  reset_btn_IBUF (reset_btn_IBUF)
     AND2:I1->O            9   0.223   1.174  XLXI_17 (XLXN_71)
     OR2:I1->O             4   0.223   0.683  XLXI_1/XLXI_12/XLXI_9 (XLXI_1/XLXI_12/XLXN_12)
     begin scope: 'XLXI_1/XLXI_12/XLXI_2/XLXI_1:CLR'
     FDCE:CLR                  0.430          q_tmp
    ----------------------------------------
    Total                      4.878ns (2.098ns logic, 2.780ns route)
                                       (43.0% logic, 57.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_1/XLXN_32'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.878ns (Levels of Logic = 4)
  Source:            reset_btn (PAD)
  Destination:       XLXI_1/XLXI_12/XLXI_1/XLXI_1/q_tmp (FF)
  Destination Clock: XLXI_1/XLXN_32 falling

  Data Path: reset_btn to XLXI_1/XLXI_12/XLXI_1/XLXI_1/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.924  reset_btn_IBUF (reset_btn_IBUF)
     AND2:I1->O            9   0.223   1.174  XLXI_17 (XLXN_71)
     OR2:I1->O             4   0.223   0.683  XLXI_1/XLXI_12/XLXI_9 (XLXI_1/XLXI_12/XLXN_12)
     begin scope: 'XLXI_1/XLXI_12/XLXI_1/XLXI_1:CLR'
     FDCE:CLR                  0.430          q_tmp
    ----------------------------------------
    Total                      4.878ns (2.098ns logic, 2.780ns route)
                                       (43.0% logic, 57.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_1/XLXI_13/XLXI_3/XLXI_1/q_tmp'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.878ns (Levels of Logic = 4)
  Source:            reset_btn (PAD)
  Destination:       XLXI_1/XLXI_13/XLXI_4/XLXI_1/q_tmp (FF)
  Destination Clock: XLXI_1/XLXI_13/XLXI_3/XLXI_1/q_tmp falling

  Data Path: reset_btn to XLXI_1/XLXI_13/XLXI_4/XLXI_1/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.924  reset_btn_IBUF (reset_btn_IBUF)
     AND2:I1->O            9   0.223   1.174  XLXI_17 (XLXN_71)
     OR2:I1->O             4   0.223   0.683  XLXI_1/XLXI_13/XLXI_9 (XLXI_1/XLXI_13/XLXN_12)
     begin scope: 'XLXI_1/XLXI_13/XLXI_4/XLXI_1:CLR'
     FDCE:CLR                  0.430          q_tmp
    ----------------------------------------
    Total                      4.878ns (2.098ns logic, 2.780ns route)
                                       (43.0% logic, 57.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_1/XLXI_13/XLXI_2/XLXI_1/q_tmp'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.878ns (Levels of Logic = 4)
  Source:            reset_btn (PAD)
  Destination:       XLXI_1/XLXI_13/XLXI_3/XLXI_1/q_tmp (FF)
  Destination Clock: XLXI_1/XLXI_13/XLXI_2/XLXI_1/q_tmp falling

  Data Path: reset_btn to XLXI_1/XLXI_13/XLXI_3/XLXI_1/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.924  reset_btn_IBUF (reset_btn_IBUF)
     AND2:I1->O            9   0.223   1.174  XLXI_17 (XLXN_71)
     OR2:I1->O             4   0.223   0.683  XLXI_1/XLXI_13/XLXI_9 (XLXI_1/XLXI_13/XLXN_12)
     begin scope: 'XLXI_1/XLXI_13/XLXI_3/XLXI_1:CLR'
     FDCE:CLR                  0.430          q_tmp
    ----------------------------------------
    Total                      4.878ns (2.098ns logic, 2.780ns route)
                                       (43.0% logic, 57.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_1/XLXI_13/XLXI_1/XLXI_1/q_tmp'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.878ns (Levels of Logic = 4)
  Source:            reset_btn (PAD)
  Destination:       XLXI_1/XLXI_13/XLXI_2/XLXI_1/q_tmp (FF)
  Destination Clock: XLXI_1/XLXI_13/XLXI_1/XLXI_1/q_tmp falling

  Data Path: reset_btn to XLXI_1/XLXI_13/XLXI_2/XLXI_1/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.924  reset_btn_IBUF (reset_btn_IBUF)
     AND2:I1->O            9   0.223   1.174  XLXI_17 (XLXN_71)
     OR2:I1->O             4   0.223   0.683  XLXI_1/XLXI_13/XLXI_9 (XLXI_1/XLXI_13/XLXN_12)
     begin scope: 'XLXI_1/XLXI_13/XLXI_2/XLXI_1:CLR'
     FDCE:CLR                  0.430          q_tmp
    ----------------------------------------
    Total                      4.878ns (2.098ns logic, 2.780ns route)
                                       (43.0% logic, 57.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_1/XLXN_33'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.878ns (Levels of Logic = 4)
  Source:            reset_btn (PAD)
  Destination:       XLXI_1/XLXI_13/XLXI_1/XLXI_1/q_tmp (FF)
  Destination Clock: XLXI_1/XLXN_33 falling

  Data Path: reset_btn to XLXI_1/XLXI_13/XLXI_1/XLXI_1/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.924  reset_btn_IBUF (reset_btn_IBUF)
     AND2:I1->O            9   0.223   1.174  XLXI_17 (XLXN_71)
     OR2:I1->O             4   0.223   0.683  XLXI_1/XLXI_13/XLXI_9 (XLXI_1/XLXI_13/XLXN_12)
     begin scope: 'XLXI_1/XLXI_13/XLXI_1/XLXI_1:CLR'
     FDCE:CLR                  0.430          q_tmp
    ----------------------------------------
    Total                      4.878ns (2.098ns logic, 2.780ns route)
                                       (43.0% logic, 57.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_1/XLXI_14/XLXI_3/XLXI_1/q_tmp'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.878ns (Levels of Logic = 4)
  Source:            reset_btn (PAD)
  Destination:       XLXI_1/XLXI_14/XLXI_4/XLXI_1/q_tmp (FF)
  Destination Clock: XLXI_1/XLXI_14/XLXI_3/XLXI_1/q_tmp falling

  Data Path: reset_btn to XLXI_1/XLXI_14/XLXI_4/XLXI_1/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.924  reset_btn_IBUF (reset_btn_IBUF)
     AND2:I1->O            9   0.223   1.174  XLXI_17 (XLXN_71)
     OR2:I1->O             4   0.223   0.683  XLXI_1/XLXI_14/XLXI_9 (XLXI_1/XLXI_14/XLXN_12)
     begin scope: 'XLXI_1/XLXI_14/XLXI_4/XLXI_1:CLR'
     FDCE:CLR                  0.430          q_tmp
    ----------------------------------------
    Total                      4.878ns (2.098ns logic, 2.780ns route)
                                       (43.0% logic, 57.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_1/XLXI_14/XLXI_2/XLXI_1/q_tmp'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.878ns (Levels of Logic = 4)
  Source:            reset_btn (PAD)
  Destination:       XLXI_1/XLXI_14/XLXI_3/XLXI_1/q_tmp (FF)
  Destination Clock: XLXI_1/XLXI_14/XLXI_2/XLXI_1/q_tmp falling

  Data Path: reset_btn to XLXI_1/XLXI_14/XLXI_3/XLXI_1/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.924  reset_btn_IBUF (reset_btn_IBUF)
     AND2:I1->O            9   0.223   1.174  XLXI_17 (XLXN_71)
     OR2:I1->O             4   0.223   0.683  XLXI_1/XLXI_14/XLXI_9 (XLXI_1/XLXI_14/XLXN_12)
     begin scope: 'XLXI_1/XLXI_14/XLXI_3/XLXI_1:CLR'
     FDCE:CLR                  0.430          q_tmp
    ----------------------------------------
    Total                      4.878ns (2.098ns logic, 2.780ns route)
                                       (43.0% logic, 57.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_1/XLXI_14/XLXI_1/XLXI_1/q_tmp'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.878ns (Levels of Logic = 4)
  Source:            reset_btn (PAD)
  Destination:       XLXI_1/XLXI_14/XLXI_2/XLXI_1/q_tmp (FF)
  Destination Clock: XLXI_1/XLXI_14/XLXI_1/XLXI_1/q_tmp falling

  Data Path: reset_btn to XLXI_1/XLXI_14/XLXI_2/XLXI_1/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.924  reset_btn_IBUF (reset_btn_IBUF)
     AND2:I1->O            9   0.223   1.174  XLXI_17 (XLXN_71)
     OR2:I1->O             4   0.223   0.683  XLXI_1/XLXI_14/XLXI_9 (XLXI_1/XLXI_14/XLXN_12)
     begin scope: 'XLXI_1/XLXI_14/XLXI_2/XLXI_1:CLR'
     FDCE:CLR                  0.430          q_tmp
    ----------------------------------------
    Total                      4.878ns (2.098ns logic, 2.780ns route)
                                       (43.0% logic, 57.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_1/XLXN_34'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.878ns (Levels of Logic = 4)
  Source:            reset_btn (PAD)
  Destination:       XLXI_1/XLXI_14/XLXI_1/XLXI_1/q_tmp (FF)
  Destination Clock: XLXI_1/XLXN_34 falling

  Data Path: reset_btn to XLXI_1/XLXI_14/XLXI_1/XLXI_1/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.924  reset_btn_IBUF (reset_btn_IBUF)
     AND2:I1->O            9   0.223   1.174  XLXI_17 (XLXN_71)
     OR2:I1->O             4   0.223   0.683  XLXI_1/XLXI_14/XLXI_9 (XLXI_1/XLXI_14/XLXN_12)
     begin scope: 'XLXI_1/XLXI_14/XLXI_1/XLXI_1:CLR'
     FDCE:CLR                  0.430          q_tmp
    ----------------------------------------
    Total                      4.878ns (2.098ns logic, 2.780ns route)
                                       (43.0% logic, 57.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_1/XLXI_15/XLXI_3/XLXI_1/q_tmp'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.878ns (Levels of Logic = 4)
  Source:            reset_btn (PAD)
  Destination:       XLXI_1/XLXI_15/XLXI_4/XLXI_1/q_tmp (FF)
  Destination Clock: XLXI_1/XLXI_15/XLXI_3/XLXI_1/q_tmp falling

  Data Path: reset_btn to XLXI_1/XLXI_15/XLXI_4/XLXI_1/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.924  reset_btn_IBUF (reset_btn_IBUF)
     AND2:I1->O            9   0.223   1.174  XLXI_17 (XLXN_71)
     OR2:I1->O             4   0.223   0.683  XLXI_1/XLXI_15/XLXI_9 (XLXI_1/XLXI_15/XLXN_12)
     begin scope: 'XLXI_1/XLXI_15/XLXI_4/XLXI_1:CLR'
     FDCE:CLR                  0.430          q_tmp
    ----------------------------------------
    Total                      4.878ns (2.098ns logic, 2.780ns route)
                                       (43.0% logic, 57.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_1/XLXI_15/XLXI_2/XLXI_1/q_tmp'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.878ns (Levels of Logic = 4)
  Source:            reset_btn (PAD)
  Destination:       XLXI_1/XLXI_15/XLXI_3/XLXI_1/q_tmp (FF)
  Destination Clock: XLXI_1/XLXI_15/XLXI_2/XLXI_1/q_tmp falling

  Data Path: reset_btn to XLXI_1/XLXI_15/XLXI_3/XLXI_1/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.924  reset_btn_IBUF (reset_btn_IBUF)
     AND2:I1->O            9   0.223   1.174  XLXI_17 (XLXN_71)
     OR2:I1->O             4   0.223   0.683  XLXI_1/XLXI_15/XLXI_9 (XLXI_1/XLXI_15/XLXN_12)
     begin scope: 'XLXI_1/XLXI_15/XLXI_3/XLXI_1:CLR'
     FDCE:CLR                  0.430          q_tmp
    ----------------------------------------
    Total                      4.878ns (2.098ns logic, 2.780ns route)
                                       (43.0% logic, 57.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_1/XLXI_15/XLXI_1/XLXI_1/q_tmp'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.878ns (Levels of Logic = 4)
  Source:            reset_btn (PAD)
  Destination:       XLXI_1/XLXI_15/XLXI_2/XLXI_1/q_tmp (FF)
  Destination Clock: XLXI_1/XLXI_15/XLXI_1/XLXI_1/q_tmp falling

  Data Path: reset_btn to XLXI_1/XLXI_15/XLXI_2/XLXI_1/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.924  reset_btn_IBUF (reset_btn_IBUF)
     AND2:I1->O            9   0.223   1.174  XLXI_17 (XLXN_71)
     OR2:I1->O             4   0.223   0.683  XLXI_1/XLXI_15/XLXI_9 (XLXI_1/XLXI_15/XLXN_12)
     begin scope: 'XLXI_1/XLXI_15/XLXI_2/XLXI_1:CLR'
     FDCE:CLR                  0.430          q_tmp
    ----------------------------------------
    Total                      4.878ns (2.098ns logic, 2.780ns route)
                                       (43.0% logic, 57.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_1/XLXN_35'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.878ns (Levels of Logic = 4)
  Source:            reset_btn (PAD)
  Destination:       XLXI_1/XLXI_15/XLXI_1/XLXI_1/q_tmp (FF)
  Destination Clock: XLXI_1/XLXN_35 falling

  Data Path: reset_btn to XLXI_1/XLXI_15/XLXI_1/XLXI_1/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.924  reset_btn_IBUF (reset_btn_IBUF)
     AND2:I1->O            9   0.223   1.174  XLXI_17 (XLXN_71)
     OR2:I1->O             4   0.223   0.683  XLXI_1/XLXI_15/XLXI_9 (XLXI_1/XLXI_15/XLXN_12)
     begin scope: 'XLXI_1/XLXI_15/XLXI_1/XLXI_1:CLR'
     FDCE:CLR                  0.430          q_tmp
    ----------------------------------------
    Total                      4.878ns (2.098ns logic, 2.780ns route)
                                       (43.0% logic, 57.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_1/XLXI_16/XLXI_3/XLXI_1/q_tmp'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.878ns (Levels of Logic = 4)
  Source:            reset_btn (PAD)
  Destination:       XLXI_1/XLXI_16/XLXI_4/XLXI_1/q_tmp (FF)
  Destination Clock: XLXI_1/XLXI_16/XLXI_3/XLXI_1/q_tmp falling

  Data Path: reset_btn to XLXI_1/XLXI_16/XLXI_4/XLXI_1/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.924  reset_btn_IBUF (reset_btn_IBUF)
     AND2:I1->O            9   0.223   1.174  XLXI_17 (XLXN_71)
     OR2:I1->O             4   0.223   0.683  XLXI_1/XLXI_16/XLXI_9 (XLXI_1/XLXI_16/XLXN_12)
     begin scope: 'XLXI_1/XLXI_16/XLXI_4/XLXI_1:CLR'
     FDCE:CLR                  0.430          q_tmp
    ----------------------------------------
    Total                      4.878ns (2.098ns logic, 2.780ns route)
                                       (43.0% logic, 57.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_1/XLXI_16/XLXI_2/XLXI_1/q_tmp'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.878ns (Levels of Logic = 4)
  Source:            reset_btn (PAD)
  Destination:       XLXI_1/XLXI_16/XLXI_3/XLXI_1/q_tmp (FF)
  Destination Clock: XLXI_1/XLXI_16/XLXI_2/XLXI_1/q_tmp falling

  Data Path: reset_btn to XLXI_1/XLXI_16/XLXI_3/XLXI_1/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.924  reset_btn_IBUF (reset_btn_IBUF)
     AND2:I1->O            9   0.223   1.174  XLXI_17 (XLXN_71)
     OR2:I1->O             4   0.223   0.683  XLXI_1/XLXI_16/XLXI_9 (XLXI_1/XLXI_16/XLXN_12)
     begin scope: 'XLXI_1/XLXI_16/XLXI_3/XLXI_1:CLR'
     FDCE:CLR                  0.430          q_tmp
    ----------------------------------------
    Total                      4.878ns (2.098ns logic, 2.780ns route)
                                       (43.0% logic, 57.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_1/XLXI_16/XLXI_1/XLXI_1/q_tmp'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.878ns (Levels of Logic = 4)
  Source:            reset_btn (PAD)
  Destination:       XLXI_1/XLXI_16/XLXI_2/XLXI_1/q_tmp (FF)
  Destination Clock: XLXI_1/XLXI_16/XLXI_1/XLXI_1/q_tmp falling

  Data Path: reset_btn to XLXI_1/XLXI_16/XLXI_2/XLXI_1/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.924  reset_btn_IBUF (reset_btn_IBUF)
     AND2:I1->O            9   0.223   1.174  XLXI_17 (XLXN_71)
     OR2:I1->O             4   0.223   0.683  XLXI_1/XLXI_16/XLXI_9 (XLXI_1/XLXI_16/XLXN_12)
     begin scope: 'XLXI_1/XLXI_16/XLXI_2/XLXI_1:CLR'
     FDCE:CLR                  0.430          q_tmp
    ----------------------------------------
    Total                      4.878ns (2.098ns logic, 2.780ns route)
                                       (43.0% logic, 57.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_1/XLXN_36'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.878ns (Levels of Logic = 4)
  Source:            reset_btn (PAD)
  Destination:       XLXI_1/XLXI_16/XLXI_1/XLXI_1/q_tmp (FF)
  Destination Clock: XLXI_1/XLXN_36 falling

  Data Path: reset_btn to XLXI_1/XLXI_16/XLXI_1/XLXI_1/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.924  reset_btn_IBUF (reset_btn_IBUF)
     AND2:I1->O            9   0.223   1.174  XLXI_17 (XLXN_71)
     OR2:I1->O             4   0.223   0.683  XLXI_1/XLXI_16/XLXI_9 (XLXI_1/XLXI_16/XLXN_12)
     begin scope: 'XLXI_1/XLXI_16/XLXI_1/XLXI_1:CLR'
     FDCE:CLR                  0.430          q_tmp
    ----------------------------------------
    Total                      4.878ns (2.098ns logic, 2.780ns route)
                                       (43.0% logic, 57.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_1/XLXN_37'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.628ns (Levels of Logic = 3)
  Source:            reset_btn (PAD)
  Destination:       XLXI_1/XLXI_17/XLXI_1/q_tmp (FF)
  Destination Clock: XLXI_1/XLXN_37 falling

  Data Path: reset_btn to XLXI_1/XLXI_17/XLXI_1/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.924  reset_btn_IBUF (reset_btn_IBUF)
     AND2:I1->O            9   0.223   0.829  XLXI_17 (XLXN_71)
     begin scope: 'XLXI_1/XLXI_17/XLXI_1:CLR'
     FDCE:CLR                  0.430          q_tmp
    ----------------------------------------
    Total                      3.628ns (1.875ns logic, 1.753ns route)
                                       (51.7% logic, 48.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_18/XLXI_3/XLXI_1/q_tmp'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              5.736ns (Levels of Logic = 5)
  Source:            XLXI_18/XLXI_4/XLXI_1/q_tmp (FF)
  Destination:       seg<6> (PAD)
  Source Clock:      XLXI_18/XLXI_3/XLXI_1/q_tmp falling

  Data Path: XLXI_18/XLXI_4/XLXI_1/q_tmp to seg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.447   0.684  q_tmp (q_tmp)
     end scope: 'XLXI_18/XLXI_4/XLXI_1:Q'
     begin scope: 'XLXI_26/XLXI_5:D0'
     LUT3:I2->O            4   0.205   0.931  Mmux_O11 (O)
     end scope: 'XLXI_26/XLXI_5:O'
     OR3:I2->O             1   0.320   0.579  XLXI_30/XLXI_3 (seg_0_OBUF)
     OBUF:I->O                 2.571          seg_0_OBUF (seg<0>)
    ----------------------------------------
    Total                      5.736ns (3.543ns logic, 2.193ns route)
                                       (61.8% logic, 38.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_19/XLXI_3/XLXI_1/q_tmp'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              5.838ns (Levels of Logic = 5)
  Source:            XLXI_19/XLXI_4/XLXI_1/q_tmp (FF)
  Destination:       seg<6> (PAD)
  Source Clock:      XLXI_19/XLXI_3/XLXI_1/q_tmp falling

  Data Path: XLXI_19/XLXI_4/XLXI_1/q_tmp to seg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.447   0.788  q_tmp (q_tmp)
     end scope: 'XLXI_19/XLXI_4/XLXI_1:Q'
     begin scope: 'XLXI_26/XLXI_5:D1'
     LUT3:I1->O            4   0.203   0.931  Mmux_O11 (O)
     end scope: 'XLXI_26/XLXI_5:O'
     OR3:I2->O             1   0.320   0.579  XLXI_30/XLXI_3 (seg_0_OBUF)
     OBUF:I->O                 2.571          seg_0_OBUF (seg<0>)
    ----------------------------------------
    Total                      5.838ns (3.541ns logic, 2.297ns route)
                                       (60.7% logic, 39.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_2/XLXI_17/XLXI_1/q_tmp'
  Total number of paths / destination ports: 40 / 9
-------------------------------------------------------------------------
Offset:              8.582ns (Levels of Logic = 7)
  Source:            XLXI_27/XLXI_1/q_tmp (FF)
  Destination:       seg<6> (PAD)
  Source Clock:      XLXI_2/XLXI_17/XLXI_1/q_tmp falling

  Data Path: XLXI_27/XLXI_1/q_tmp to seg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             7   0.447   1.002  q_tmp (q_tmp)
     end scope: 'XLXI_27/XLXI_1:Q'
     begin scope: 'XLXI_26/XLXI_1:S0'
     LUT3:I0->O            5   0.205   0.714  Mmux_O11 (O)
     end scope: 'XLXI_26/XLXI_1:O'
     INV:I->O              6   0.568   1.109  XLXI_30/XLXI_20 (XLXI_30/XLXN_14)
     AND2:I0->O            2   0.203   0.864  XLXI_30/XLXI_13 (XLXI_30/XLXN_9)
     OR4:I2->O             1   0.320   0.579  XLXI_30/XLXI_23 (seg_6_OBUF)
     OBUF:I->O                 2.571          seg_6_OBUF (seg<6>)
    ----------------------------------------
    Total                      8.582ns (4.314ns logic, 4.267ns route)
                                       (50.3% logic, 49.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_18/XLXI_1/XLXI_1/q_tmp'
  Total number of paths / destination ports: 13 / 8
-------------------------------------------------------------------------
Offset:              8.263ns (Levels of Logic = 7)
  Source:            XLXI_18/XLXI_2/XLXI_1/q_tmp (FF)
  Destination:       seg<6> (PAD)
  Source Clock:      XLXI_18/XLXI_1/XLXI_1/q_tmp falling

  Data Path: XLXI_18/XLXI_2/XLXI_1/q_tmp to seg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.715  q_tmp (q_tmp)
     end scope: 'XLXI_18/XLXI_2/XLXI_1:Q'
     begin scope: 'XLXI_26/XLXI_2:D0'
     LUT3:I2->O            6   0.205   0.744  Mmux_O11 (O)
     end scope: 'XLXI_26/XLXI_2:O'
     INV:I->O              4   0.568   1.048  XLXI_30/XLXI_1 (XLXI_30/XLXN_15)
     AND2:I0->O            2   0.203   0.845  XLXI_30/XLXI_15 (XLXI_30/XLXN_10)
     OR4:I3->O             1   0.339   0.579  XLXI_30/XLXI_22 (seg_5_OBUF)
     OBUF:I->O                 2.571          seg_5_OBUF (seg<5>)
    ----------------------------------------
    Total                      8.263ns (4.333ns logic, 3.930ns route)
                                       (52.4% logic, 47.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_19/XLXI_1/XLXI_1/q_tmp'
  Total number of paths / destination ports: 12 / 7
-------------------------------------------------------------------------
Offset:              8.334ns (Levels of Logic = 7)
  Source:            XLXI_19/XLXI_2/XLXI_1/q_tmp (FF)
  Destination:       seg<6> (PAD)
  Source Clock:      XLXI_19/XLXI_1/XLXI_1/q_tmp falling

  Data Path: XLXI_19/XLXI_2/XLXI_1/q_tmp to seg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.447   0.788  q_tmp (q_tmp)
     end scope: 'XLXI_19/XLXI_2/XLXI_1:Q'
     begin scope: 'XLXI_26/XLXI_2:D1'
     LUT3:I1->O            6   0.203   0.744  Mmux_O11 (O)
     end scope: 'XLXI_26/XLXI_2:O'
     INV:I->O              4   0.568   1.048  XLXI_30/XLXI_1 (XLXI_30/XLXN_15)
     AND2:I0->O            2   0.203   0.845  XLXI_30/XLXI_15 (XLXI_30/XLXN_10)
     OR4:I3->O             1   0.339   0.579  XLXI_30/XLXI_22 (seg_5_OBUF)
     OBUF:I->O                 2.571          seg_5_OBUF (seg<5>)
    ----------------------------------------
    Total                      8.334ns (4.331ns logic, 4.003ns route)
                                       (52.0% logic, 48.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_18/XLXI_2/XLXI_1/q_tmp'
  Total number of paths / destination ports: 12 / 8
-------------------------------------------------------------------------
Offset:              8.232ns (Levels of Logic = 7)
  Source:            XLXI_18/XLXI_3/XLXI_1/q_tmp (FF)
  Destination:       seg<6> (PAD)
  Source Clock:      XLXI_18/XLXI_2/XLXI_1/q_tmp falling

  Data Path: XLXI_18/XLXI_3/XLXI_1/q_tmp to seg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.447   0.684  q_tmp (q_tmp)
     end scope: 'XLXI_18/XLXI_3/XLXI_1:Q'
     begin scope: 'XLXI_26/XLXI_3:D0'
     LUT3:I2->O            6   0.205   0.744  Mmux_O11 (O)
     end scope: 'XLXI_26/XLXI_3:O'
     INV:I->O              4   0.568   1.028  XLXI_30/XLXI_21 (XLXI_30/XLXN_22)
     AND2:I1->O            2   0.223   0.981  XLXI_30/XLXI_10 (XLXI_30/XLXN_7)
     OR5:I0->O             1   0.203   0.579  XLXI_30/XLXI_11 (seg_3_OBUF)
     OBUF:I->O                 2.571          seg_3_OBUF (seg<3>)
    ----------------------------------------
    Total                      8.232ns (4.217ns logic, 4.015ns route)
                                       (51.2% logic, 48.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_19/XLXI_2/XLXI_1/q_tmp'
  Total number of paths / destination ports: 11 / 7
-------------------------------------------------------------------------
Offset:              8.302ns (Levels of Logic = 7)
  Source:            XLXI_19/XLXI_3/XLXI_1/q_tmp (FF)
  Destination:       seg<6> (PAD)
  Source Clock:      XLXI_19/XLXI_2/XLXI_1/q_tmp falling

  Data Path: XLXI_19/XLXI_3/XLXI_1/q_tmp to seg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.447   0.755  q_tmp (q_tmp)
     end scope: 'XLXI_19/XLXI_3/XLXI_1:Q'
     begin scope: 'XLXI_26/XLXI_3:D1'
     LUT3:I1->O            6   0.203   0.744  Mmux_O11 (O)
     end scope: 'XLXI_26/XLXI_3:O'
     INV:I->O              4   0.568   1.028  XLXI_30/XLXI_21 (XLXI_30/XLXN_22)
     AND2:I1->O            2   0.223   0.981  XLXI_30/XLXI_10 (XLXI_30/XLXN_7)
     OR5:I0->O             1   0.203   0.579  XLXI_30/XLXI_11 (seg_3_OBUF)
     OBUF:I->O                 2.571          seg_3_OBUF (seg<3>)
    ----------------------------------------
    Total                      8.302ns (4.215ns logic, 4.087ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_1/XLXI_17/XLXI_1/q_tmp'
  Total number of paths / destination ports: 12 / 8
-------------------------------------------------------------------------
Offset:              8.295ns (Levels of Logic = 7)
  Source:            XLXI_18/XLXI_1/XLXI_1/q_tmp (FF)
  Destination:       seg<6> (PAD)
  Source Clock:      XLXI_1/XLXI_17/XLXI_1/q_tmp falling

  Data Path: XLXI_18/XLXI_1/XLXI_1/q_tmp to seg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.715  q_tmp (q_tmp)
     end scope: 'XLXI_18/XLXI_1/XLXI_1:Q'
     begin scope: 'XLXI_26/XLXI_1:D0'
     LUT3:I2->O            5   0.205   0.714  Mmux_O11 (O)
     end scope: 'XLXI_26/XLXI_1:O'
     INV:I->O              6   0.568   1.109  XLXI_30/XLXI_20 (XLXI_30/XLXN_14)
     AND2:I0->O            2   0.203   0.864  XLXI_30/XLXI_13 (XLXI_30/XLXN_9)
     OR4:I2->O             1   0.320   0.579  XLXI_30/XLXI_23 (seg_6_OBUF)
     OBUF:I->O                 2.571          seg_6_OBUF (seg<6>)
    ----------------------------------------
    Total                      8.295ns (4.314ns logic, 3.981ns route)
                                       (52.0% logic, 48.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXN_73'
  Total number of paths / destination ports: 11 / 7
-------------------------------------------------------------------------
Offset:              8.333ns (Levels of Logic = 7)
  Source:            XLXI_19/XLXI_1/XLXI_1/q_tmp (FF)
  Destination:       seg<6> (PAD)
  Source Clock:      XLXN_73 falling

  Data Path: XLXI_19/XLXI_1/XLXI_1/q_tmp to seg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.447   0.755  q_tmp (q_tmp)
     end scope: 'XLXI_19/XLXI_1/XLXI_1:Q'
     begin scope: 'XLXI_26/XLXI_1:D1'
     LUT3:I1->O            5   0.203   0.714  Mmux_O11 (O)
     end scope: 'XLXI_26/XLXI_1:O'
     INV:I->O              6   0.568   1.109  XLXI_30/XLXI_20 (XLXI_30/XLXN_14)
     AND2:I0->O            2   0.203   0.864  XLXI_30/XLXI_13 (XLXI_30/XLXN_9)
     OR4:I2->O             1   0.320   0.579  XLXI_30/XLXI_23 (seg_6_OBUF)
     OBUF:I->O                 2.571          seg_6_OBUF (seg<6>)
    ----------------------------------------
    Total                      8.333ns (4.312ns logic, 4.021ns route)
                                       (51.7% logic, 48.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.222ns (Levels of Logic = 1)
  Source:            t_btn (PAD)
  Destination:       XLXI_10:I (PAD)

  Data Path: t_btn to XLXI_10:I
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             0   1.222   0.000  t_btn_IBUF (t_btn_IBUF)
    BUFH:I                     0.000          XLXI_10
    ----------------------------------------
    Total                      1.222ns (1.222ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock XLXI_1/XLXI_10/XLXI_1/XLXI_1/q_tmp
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_10/XLXI_1/XLXI_1/q_tmp|         |         |    3.962|         |
XLXI_1/XLXI_10/XLXI_3/XLXI_1/q_tmp|         |         |    3.928|         |
t_btn                             |         |         |    5.321|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_1/XLXI_10/XLXI_2/XLXI_1/q_tmp
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_10/XLXI_1/XLXI_1/q_tmp|         |         |    3.962|         |
XLXI_1/XLXI_10/XLXI_2/XLXI_1/q_tmp|         |         |    1.950|         |
XLXI_1/XLXI_10/XLXI_3/XLXI_1/q_tmp|         |         |    3.928|         |
t_btn                             |         |         |    5.321|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_1/XLXI_10/XLXI_3/XLXI_1/q_tmp
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_10/XLXI_1/XLXI_1/q_tmp|         |         |    3.962|         |
XLXI_1/XLXI_10/XLXI_3/XLXI_1/q_tmp|         |         |    3.928|         |
t_btn                             |         |         |    5.321|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_1/XLXI_11/XLXI_1/XLXI_1/q_tmp
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_11/XLXI_1/XLXI_1/q_tmp|         |         |    3.962|         |
XLXI_1/XLXI_11/XLXI_3/XLXI_1/q_tmp|         |         |    3.928|         |
t_btn                             |         |         |    5.321|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_1/XLXI_11/XLXI_2/XLXI_1/q_tmp
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_11/XLXI_1/XLXI_1/q_tmp|         |         |    3.962|         |
XLXI_1/XLXI_11/XLXI_2/XLXI_1/q_tmp|         |         |    1.950|         |
XLXI_1/XLXI_11/XLXI_3/XLXI_1/q_tmp|         |         |    3.928|         |
t_btn                             |         |         |    5.321|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_1/XLXI_11/XLXI_3/XLXI_1/q_tmp
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_11/XLXI_1/XLXI_1/q_tmp|         |         |    3.962|         |
XLXI_1/XLXI_11/XLXI_3/XLXI_1/q_tmp|         |         |    3.928|         |
t_btn                             |         |         |    5.321|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_1/XLXI_12/XLXI_1/XLXI_1/q_tmp
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_12/XLXI_1/XLXI_1/q_tmp|         |         |    3.962|         |
XLXI_1/XLXI_12/XLXI_3/XLXI_1/q_tmp|         |         |    3.928|         |
t_btn                             |         |         |    5.321|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_1/XLXI_12/XLXI_2/XLXI_1/q_tmp
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_12/XLXI_1/XLXI_1/q_tmp|         |         |    3.962|         |
XLXI_1/XLXI_12/XLXI_2/XLXI_1/q_tmp|         |         |    1.950|         |
XLXI_1/XLXI_12/XLXI_3/XLXI_1/q_tmp|         |         |    3.928|         |
t_btn                             |         |         |    5.321|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_1/XLXI_12/XLXI_3/XLXI_1/q_tmp
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_12/XLXI_1/XLXI_1/q_tmp|         |         |    3.962|         |
XLXI_1/XLXI_12/XLXI_3/XLXI_1/q_tmp|         |         |    3.928|         |
t_btn                             |         |         |    5.321|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_1/XLXI_13/XLXI_1/XLXI_1/q_tmp
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_13/XLXI_1/XLXI_1/q_tmp|         |         |    3.962|         |
XLXI_1/XLXI_13/XLXI_3/XLXI_1/q_tmp|         |         |    3.928|         |
t_btn                             |         |         |    5.321|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_1/XLXI_13/XLXI_2/XLXI_1/q_tmp
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_13/XLXI_1/XLXI_1/q_tmp|         |         |    3.962|         |
XLXI_1/XLXI_13/XLXI_2/XLXI_1/q_tmp|         |         |    1.950|         |
XLXI_1/XLXI_13/XLXI_3/XLXI_1/q_tmp|         |         |    3.928|         |
t_btn                             |         |         |    5.321|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_1/XLXI_13/XLXI_3/XLXI_1/q_tmp
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_13/XLXI_1/XLXI_1/q_tmp|         |         |    3.962|         |
XLXI_1/XLXI_13/XLXI_3/XLXI_1/q_tmp|         |         |    3.928|         |
t_btn                             |         |         |    5.321|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_1/XLXI_14/XLXI_1/XLXI_1/q_tmp
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_14/XLXI_1/XLXI_1/q_tmp|         |         |    3.962|         |
XLXI_1/XLXI_14/XLXI_3/XLXI_1/q_tmp|         |         |    3.928|         |
t_btn                             |         |         |    5.321|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_1/XLXI_14/XLXI_2/XLXI_1/q_tmp
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_14/XLXI_1/XLXI_1/q_tmp|         |         |    3.962|         |
XLXI_1/XLXI_14/XLXI_2/XLXI_1/q_tmp|         |         |    1.950|         |
XLXI_1/XLXI_14/XLXI_3/XLXI_1/q_tmp|         |         |    3.928|         |
t_btn                             |         |         |    5.321|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_1/XLXI_14/XLXI_3/XLXI_1/q_tmp
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_14/XLXI_1/XLXI_1/q_tmp|         |         |    3.962|         |
XLXI_1/XLXI_14/XLXI_3/XLXI_1/q_tmp|         |         |    3.928|         |
t_btn                             |         |         |    5.321|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_1/XLXI_15/XLXI_1/XLXI_1/q_tmp
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_15/XLXI_1/XLXI_1/q_tmp|         |         |    3.962|         |
XLXI_1/XLXI_15/XLXI_3/XLXI_1/q_tmp|         |         |    3.928|         |
t_btn                             |         |         |    5.321|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_1/XLXI_15/XLXI_2/XLXI_1/q_tmp
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_15/XLXI_1/XLXI_1/q_tmp|         |         |    3.962|         |
XLXI_1/XLXI_15/XLXI_2/XLXI_1/q_tmp|         |         |    1.950|         |
XLXI_1/XLXI_15/XLXI_3/XLXI_1/q_tmp|         |         |    3.928|         |
t_btn                             |         |         |    5.321|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_1/XLXI_15/XLXI_3/XLXI_1/q_tmp
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_15/XLXI_1/XLXI_1/q_tmp|         |         |    3.962|         |
XLXI_1/XLXI_15/XLXI_3/XLXI_1/q_tmp|         |         |    3.928|         |
t_btn                             |         |         |    5.321|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_1/XLXI_16/XLXI_1/XLXI_1/q_tmp
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_16/XLXI_1/XLXI_1/q_tmp|         |         |    3.962|         |
XLXI_1/XLXI_16/XLXI_3/XLXI_1/q_tmp|         |         |    3.928|         |
t_btn                             |         |         |    5.321|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_1/XLXI_16/XLXI_2/XLXI_1/q_tmp
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_16/XLXI_1/XLXI_1/q_tmp|         |         |    3.962|         |
XLXI_1/XLXI_16/XLXI_2/XLXI_1/q_tmp|         |         |    1.950|         |
XLXI_1/XLXI_16/XLXI_3/XLXI_1/q_tmp|         |         |    3.928|         |
t_btn                             |         |         |    5.321|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_1/XLXI_16/XLXI_3/XLXI_1/q_tmp
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_16/XLXI_1/XLXI_1/q_tmp|         |         |    3.962|         |
XLXI_1/XLXI_16/XLXI_3/XLXI_1/q_tmp|         |         |    3.928|         |
t_btn                             |         |         |    5.321|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_1/XLXI_17/XLXI_1/q_tmp
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_17/XLXI_1/q_tmp|         |         |    5.173|         |
XLXI_18/XLXI_1/XLXI_1/q_tmp|         |         |    4.026|         |
XLXI_18/XLXI_3/XLXI_1/q_tmp|         |         |    5.141|         |
XLXI_19/XLXI_3/XLXI_1/q_tmp|         |         |    5.141|         |
t_btn                      |         |         |    6.506|         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_1/XLXN_31
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_11/XLXI_1/XLXI_1/q_tmp|         |         |    3.962|         |
XLXI_1/XLXI_11/XLXI_3/XLXI_1/q_tmp|         |         |    3.928|         |
XLXI_1/XLXN_31                    |         |         |    1.950|         |
t_btn                             |         |         |    5.321|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_1/XLXN_32
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_12/XLXI_1/XLXI_1/q_tmp|         |         |    3.962|         |
XLXI_1/XLXI_12/XLXI_3/XLXI_1/q_tmp|         |         |    3.928|         |
XLXI_1/XLXN_32                    |         |         |    1.950|         |
t_btn                             |         |         |    5.321|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_1/XLXN_33
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_13/XLXI_1/XLXI_1/q_tmp|         |         |    3.962|         |
XLXI_1/XLXI_13/XLXI_3/XLXI_1/q_tmp|         |         |    3.928|         |
XLXI_1/XLXN_33                    |         |         |    1.950|         |
t_btn                             |         |         |    5.321|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_1/XLXN_34
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_14/XLXI_1/XLXI_1/q_tmp|         |         |    3.962|         |
XLXI_1/XLXI_14/XLXI_3/XLXI_1/q_tmp|         |         |    3.928|         |
XLXI_1/XLXN_34                    |         |         |    1.950|         |
t_btn                             |         |         |    5.321|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_1/XLXN_35
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_15/XLXI_1/XLXI_1/q_tmp|         |         |    3.962|         |
XLXI_1/XLXI_15/XLXI_3/XLXI_1/q_tmp|         |         |    3.928|         |
XLXI_1/XLXN_35                    |         |         |    1.950|         |
t_btn                             |         |         |    5.321|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_1/XLXN_36
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_16/XLXI_1/XLXI_1/q_tmp|         |         |    3.962|         |
XLXI_1/XLXI_16/XLXI_3/XLXI_1/q_tmp|         |         |    3.928|         |
XLXI_1/XLXN_36                    |         |         |    1.950|         |
t_btn                             |         |         |    5.321|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_1/XLXN_37
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_1/XLXN_37 |         |         |    1.950|         |
t_btn          |         |         |    4.071|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_18/XLXI_1/XLXI_1/q_tmp
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_17/XLXI_1/q_tmp|         |         |    5.173|         |
XLXI_18/XLXI_1/XLXI_1/q_tmp|         |         |    4.026|         |
XLXI_18/XLXI_3/XLXI_1/q_tmp|         |         |    5.141|         |
XLXI_19/XLXI_3/XLXI_1/q_tmp|         |         |    5.141|         |
t_btn                      |         |         |    6.506|         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_18/XLXI_2/XLXI_1/q_tmp
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_17/XLXI_1/q_tmp|         |         |    5.173|         |
XLXI_18/XLXI_1/XLXI_1/q_tmp|         |         |    4.026|         |
XLXI_18/XLXI_2/XLXI_1/q_tmp|         |         |    2.016|         |
XLXI_18/XLXI_3/XLXI_1/q_tmp|         |         |    5.141|         |
XLXI_19/XLXI_3/XLXI_1/q_tmp|         |         |    5.141|         |
t_btn                      |         |         |    6.506|         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_18/XLXI_3/XLXI_1/q_tmp
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_17/XLXI_1/q_tmp|         |         |    5.173|         |
XLXI_18/XLXI_1/XLXI_1/q_tmp|         |         |    4.026|         |
XLXI_18/XLXI_3/XLXI_1/q_tmp|         |         |    5.141|         |
XLXI_19/XLXI_3/XLXI_1/q_tmp|         |         |    5.141|         |
t_btn                      |         |         |    6.506|         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_19/XLXI_1/XLXI_1/q_tmp
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_17/XLXI_1/q_tmp|         |         |    5.173|         |
XLXI_18/XLXI_3/XLXI_1/q_tmp|         |         |    5.141|         |
XLXI_19/XLXI_1/XLXI_1/q_tmp|         |         |    3.957|         |
XLXI_19/XLXI_3/XLXI_1/q_tmp|         |         |    5.141|         |
t_btn                      |         |         |    6.506|         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_19/XLXI_2/XLXI_1/q_tmp
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_17/XLXI_1/q_tmp|         |         |    5.173|         |
XLXI_18/XLXI_3/XLXI_1/q_tmp|         |         |    5.141|         |
XLXI_19/XLXI_1/XLXI_1/q_tmp|         |         |    3.957|         |
XLXI_19/XLXI_2/XLXI_1/q_tmp|         |         |    1.984|         |
XLXI_19/XLXI_3/XLXI_1/q_tmp|         |         |    5.141|         |
t_btn                      |         |         |    6.506|         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_19/XLXI_3/XLXI_1/q_tmp
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_17/XLXI_1/q_tmp|         |         |    5.173|         |
XLXI_18/XLXI_3/XLXI_1/q_tmp|         |         |    5.141|         |
XLXI_19/XLXI_1/XLXI_1/q_tmp|         |         |    3.957|         |
XLXI_19/XLXI_3/XLXI_1/q_tmp|         |         |    5.141|         |
t_btn                      |         |         |    6.506|         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_2/XLXI_10/XLXI_1/XLXI_1/q_tmp
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
XLXI_2/XLXI_10/XLXI_1/XLXI_1/q_tmp|         |         |    3.962|         |
XLXI_2/XLXI_10/XLXI_3/XLXI_1/q_tmp|         |         |    3.928|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_2/XLXI_10/XLXI_2/XLXI_1/q_tmp
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
XLXI_2/XLXI_10/XLXI_1/XLXI_1/q_tmp|         |         |    3.962|         |
XLXI_2/XLXI_10/XLXI_2/XLXI_1/q_tmp|         |         |    1.950|         |
XLXI_2/XLXI_10/XLXI_3/XLXI_1/q_tmp|         |         |    3.928|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_2/XLXI_10/XLXI_3/XLXI_1/q_tmp
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
XLXI_2/XLXI_10/XLXI_1/XLXI_1/q_tmp|         |         |    3.962|         |
XLXI_2/XLXI_10/XLXI_3/XLXI_1/q_tmp|         |         |    3.928|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_2/XLXI_11/XLXI_1/XLXI_1/q_tmp
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
XLXI_2/XLXI_11/XLXI_1/XLXI_1/q_tmp|         |         |    3.962|         |
XLXI_2/XLXI_11/XLXI_3/XLXI_1/q_tmp|         |         |    3.928|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_2/XLXI_11/XLXI_2/XLXI_1/q_tmp
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
XLXI_2/XLXI_11/XLXI_1/XLXI_1/q_tmp|         |         |    3.962|         |
XLXI_2/XLXI_11/XLXI_2/XLXI_1/q_tmp|         |         |    1.950|         |
XLXI_2/XLXI_11/XLXI_3/XLXI_1/q_tmp|         |         |    3.928|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_2/XLXI_11/XLXI_3/XLXI_1/q_tmp
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
XLXI_2/XLXI_11/XLXI_1/XLXI_1/q_tmp|         |         |    3.962|         |
XLXI_2/XLXI_11/XLXI_3/XLXI_1/q_tmp|         |         |    3.928|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_2/XLXI_12/XLXI_1/XLXI_1/q_tmp
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
XLXI_2/XLXI_12/XLXI_1/XLXI_1/q_tmp|         |         |    3.962|         |
XLXI_2/XLXI_12/XLXI_3/XLXI_1/q_tmp|         |         |    3.928|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_2/XLXI_12/XLXI_2/XLXI_1/q_tmp
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
XLXI_2/XLXI_12/XLXI_1/XLXI_1/q_tmp|         |         |    3.962|         |
XLXI_2/XLXI_12/XLXI_2/XLXI_1/q_tmp|         |         |    1.950|         |
XLXI_2/XLXI_12/XLXI_3/XLXI_1/q_tmp|         |         |    3.928|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_2/XLXI_12/XLXI_3/XLXI_1/q_tmp
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
XLXI_2/XLXI_12/XLXI_1/XLXI_1/q_tmp|         |         |    3.962|         |
XLXI_2/XLXI_12/XLXI_3/XLXI_1/q_tmp|         |         |    3.928|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_2/XLXI_13/XLXI_1/XLXI_1/q_tmp
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
XLXI_2/XLXI_13/XLXI_1/XLXI_1/q_tmp|         |         |    3.962|         |
XLXI_2/XLXI_13/XLXI_3/XLXI_1/q_tmp|         |         |    3.928|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_2/XLXI_13/XLXI_2/XLXI_1/q_tmp
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
XLXI_2/XLXI_13/XLXI_1/XLXI_1/q_tmp|         |         |    3.962|         |
XLXI_2/XLXI_13/XLXI_2/XLXI_1/q_tmp|         |         |    1.950|         |
XLXI_2/XLXI_13/XLXI_3/XLXI_1/q_tmp|         |         |    3.928|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_2/XLXI_13/XLXI_3/XLXI_1/q_tmp
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
XLXI_2/XLXI_13/XLXI_1/XLXI_1/q_tmp|         |         |    3.962|         |
XLXI_2/XLXI_13/XLXI_3/XLXI_1/q_tmp|         |         |    3.928|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_2/XLXI_17/XLXI_1/q_tmp
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
XLXI_2/XLXI_17/XLXI_1/q_tmp|         |         |    2.106|         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_2/XLXN_47
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
XLXI_2/XLXI_11/XLXI_1/XLXI_1/q_tmp|         |         |    3.962|         |
XLXI_2/XLXI_11/XLXI_3/XLXI_1/q_tmp|         |         |    3.928|         |
XLXI_2/XLXN_47                    |         |         |    1.950|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_2/XLXN_48
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
XLXI_2/XLXI_12/XLXI_1/XLXI_1/q_tmp|         |         |    3.962|         |
XLXI_2/XLXI_12/XLXI_3/XLXI_1/q_tmp|         |         |    3.928|         |
XLXI_2/XLXN_48                    |         |         |    1.950|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_2/XLXN_49
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
XLXI_2/XLXI_13/XLXI_1/XLXI_1/q_tmp|         |         |    3.962|         |
XLXI_2/XLXI_13/XLXI_3/XLXI_1/q_tmp|         |         |    3.928|         |
XLXI_2/XLXN_49                    |         |         |    1.950|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_2/XLXN_50
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_2/XLXN_50 |         |         |    1.950|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXN_73
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_17/XLXI_1/q_tmp|         |         |    5.173|         |
XLXI_18/XLXI_3/XLXI_1/q_tmp|         |         |    5.141|         |
XLXI_19/XLXI_1/XLXI_1/q_tmp|         |         |    3.957|         |
XLXI_19/XLXI_3/XLXI_1/q_tmp|         |         |    5.141|         |
XLXN_73                    |         |         |    1.984|         |
t_btn                      |         |         |    6.506|         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXN_8
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
XLXI_1/XLXI_10/XLXI_1/XLXI_1/q_tmp|         |         |    3.962|         |
XLXI_1/XLXI_10/XLXI_3/XLXI_1/q_tmp|         |         |    3.928|         |
XLXN_8                            |         |         |    1.950|         |
t_btn                             |         |         |    5.321|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_osc
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
XLXI_2/XLXI_10/XLXI_1/XLXI_1/q_tmp|         |         |    3.962|         |
XLXI_2/XLXI_10/XLXI_3/XLXI_1/q_tmp|         |         |    3.928|         |
clk_osc                           |         |         |    1.950|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock t_btn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
t_btn          |         |         |    1.984|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 15.00 secs
Total CPU time to Xst completion: 0.63 secs
 
--> 


Total memory usage is 500104 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :   46 (   0 filtered)

