<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1140" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1140{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_1140{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_1140{left:69px;bottom:1141px;letter-spacing:-0.15px;}
#t4_1140{left:69px;bottom:1083px;letter-spacing:0.13px;}
#t5_1140{left:151px;bottom:1083px;letter-spacing:0.17px;word-spacing:0.01px;}
#t6_1140{left:69px;bottom:1059px;letter-spacing:-0.18px;word-spacing:-0.93px;}
#t7_1140{left:69px;bottom:1042px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t8_1140{left:69px;bottom:1017px;letter-spacing:-0.14px;word-spacing:-1.31px;}
#t9_1140{left:69px;bottom:1001px;letter-spacing:-0.14px;word-spacing:-0.74px;}
#ta_1140{left:69px;bottom:984px;letter-spacing:-0.15px;word-spacing:-1.43px;}
#tb_1140{left:69px;bottom:967px;letter-spacing:-0.19px;word-spacing:-0.38px;}
#tc_1140{left:69px;bottom:941px;}
#td_1140{left:95px;bottom:944px;letter-spacing:-0.15px;word-spacing:-0.38px;}
#te_1140{left:242px;bottom:944px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tf_1140{left:95px;bottom:927px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tg_1140{left:95px;bottom:910px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#th_1140{left:69px;bottom:884px;}
#ti_1140{left:95px;bottom:888px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tj_1140{left:288px;bottom:888px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#tk_1140{left:95px;bottom:871px;letter-spacing:-0.14px;word-spacing:-0.84px;}
#tl_1140{left:95px;bottom:854px;letter-spacing:-0.14px;word-spacing:-1.15px;}
#tm_1140{left:705px;bottom:854px;letter-spacing:-0.16px;word-spacing:-1.11px;}
#tn_1140{left:844px;bottom:854px;}
#to_1140{left:95px;bottom:837px;letter-spacing:-0.12px;word-spacing:-0.42px;}
#tp_1140{left:163px;bottom:837px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#tq_1140{left:337px;bottom:837px;}
#tr_1140{left:343px;bottom:837px;letter-spacing:-0.19px;}
#ts_1140{left:375px;bottom:837px;letter-spacing:-0.11px;}
#tt_1140{left:386px;bottom:844px;}
#tu_1140{left:69px;bottom:813px;letter-spacing:-0.16px;word-spacing:-0.79px;}
#tv_1140{left:69px;bottom:796px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tw_1140{left:69px;bottom:779px;letter-spacing:-0.15px;word-spacing:-0.53px;}
#tx_1140{left:69px;bottom:711px;letter-spacing:0.16px;}
#ty_1140{left:150px;bottom:711px;letter-spacing:0.2px;word-spacing:0.03px;}
#tz_1140{left:69px;bottom:686px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t10_1140{left:69px;bottom:669px;letter-spacing:-0.14px;word-spacing:-0.99px;}
#t11_1140{left:69px;bottom:652px;letter-spacing:-0.15px;word-spacing:-0.52px;}
#t12_1140{left:69px;bottom:635px;letter-spacing:-0.14px;word-spacing:-0.54px;}
#t13_1140{left:69px;bottom:619px;letter-spacing:-0.18px;}
#t14_1140{left:435px;bottom:579px;letter-spacing:-0.13px;}
#t15_1140{left:122px;bottom:558px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#t16_1140{left:122px;bottom:541px;letter-spacing:-0.13px;word-spacing:-0.63px;}
#t17_1140{left:122px;bottom:524px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t18_1140{left:122px;bottom:507px;letter-spacing:-0.13px;word-spacing:-1.18px;}
#t19_1140{left:122px;bottom:490px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t1a_1140{left:122px;bottom:469px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1b_1140{left:69px;bottom:401px;letter-spacing:0.16px;}
#t1c_1140{left:150px;bottom:401px;letter-spacing:0.21px;}
#t1d_1140{left:149px;bottom:375px;letter-spacing:0.24px;}
#t1e_1140{left:69px;bottom:350px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#t1f_1140{left:69px;bottom:333px;letter-spacing:-0.14px;word-spacing:-1.12px;}
#t1g_1140{left:69px;bottom:316px;letter-spacing:-0.14px;word-spacing:-1.15px;}
#t1h_1140{left:69px;bottom:299px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1i_1140{left:69px;bottom:241px;letter-spacing:0.13px;}
#t1j_1140{left:151px;bottom:241px;letter-spacing:0.16px;word-spacing:0.01px;}
#t1k_1140{left:69px;bottom:217px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1l_1140{left:69px;bottom:200px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1m_1140{left:69px;bottom:183px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t1n_1140{left:69px;bottom:166px;letter-spacing:-0.18px;word-spacing:-0.41px;}
#t1o_1140{left:69px;bottom:133px;letter-spacing:-0.11px;}
#t1p_1140{left:91px;bottom:133px;letter-spacing:-0.12px;}
#t1q_1140{left:91px;bottom:116px;letter-spacing:-0.12px;}

.s1_1140{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_1140{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_1140{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s4_1140{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_1140{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s6_1140{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
.s7_1140{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s8_1140{font-size:21px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s9_1140{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.sa_1140{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1140" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1140Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1140" style="-webkit-user-select: none;"><object width="935" height="1210" data="1140/1140.svg" type="image/svg+xml" id="pdf1140" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1140" class="t s1_1140">32-2 </span><span id="t2_1140" class="t s1_1140">Vol. 3C </span>
<span id="t3_1140" class="t s2_1140">SYSTEM MANAGEMENT MODE </span>
<span id="t4_1140" class="t s3_1140">32.1.1 </span><span id="t5_1140" class="t s3_1140">System Management Mode and VMX Operation </span>
<span id="t6_1140" class="t s4_1140">Traditionally, SMM services system management interrupts and then resumes program execution (back to the soft- </span>
<span id="t7_1140" class="t s4_1140">ware stack consisting of executive and application software; see Section 32.2 through Section 32.13). </span>
<span id="t8_1140" class="t s4_1140">A virtual machine monitor (VMM) using VMX can act as a host to multiple virtual machines and each virtual machine </span>
<span id="t9_1140" class="t s4_1140">can support its own software stack of executive and application software. On processors that support VMX, virtual- </span>
<span id="ta_1140" class="t s4_1140">machine extensions may use system-management interrupts (SMIs) and system-management mode (SMM) in one </span>
<span id="tb_1140" class="t s4_1140">of two ways: </span>
<span id="tc_1140" class="t s5_1140">• </span><span id="td_1140" class="t s6_1140">Default treatment. </span><span id="te_1140" class="t s4_1140">System firmware handles SMIs. The processor saves architectural states and critical </span>
<span id="tf_1140" class="t s4_1140">states relevant to VMX operation upon entering SMM. When the firmware completes servicing SMIs, it uses </span>
<span id="tg_1140" class="t s4_1140">RSM to resume VMX operation. </span>
<span id="th_1140" class="t s5_1140">• </span><span id="ti_1140" class="t s6_1140">Dual-monitor treatment. </span><span id="tj_1140" class="t s4_1140">Two VM monitors collaborate to control the servicing of SMIs: one VMM operates </span>
<span id="tk_1140" class="t s4_1140">outside of SMM to provide basic virtualization in support for guests; the other VMM operates inside SMM (while </span>
<span id="tl_1140" class="t s4_1140">in VMX operation) to support system-management functions. The former is referred to as </span><span id="tm_1140" class="t s6_1140">executive monitor</span><span id="tn_1140" class="t s4_1140">, </span>
<span id="to_1140" class="t s4_1140">the latter </span><span id="tp_1140" class="t s6_1140">SMM-transfer monitor </span><span id="tq_1140" class="t s4_1140">(</span><span id="tr_1140" class="t s6_1140">STM</span><span id="ts_1140" class="t s4_1140">). </span>
<span id="tt_1140" class="t s7_1140">1 </span>
<span id="tu_1140" class="t s4_1140">The default treatment is described in Section 32.14, “Default Treatment of SMIs and SMM with VMX Operation and </span>
<span id="tv_1140" class="t s4_1140">SMX Operation.” Dual-monitor treatment of SMM is described in Section 32.15, “Dual-Monitor Treatment of SMIs </span>
<span id="tw_1140" class="t s4_1140">and SMM.” </span>
<span id="tx_1140" class="t s8_1140">32.2 </span><span id="ty_1140" class="t s8_1140">SYSTEM MANAGEMENT INTERRUPT (SMI) </span>
<span id="tz_1140" class="t s4_1140">The only way to enter SMM is by signaling an SMI through the SMI# pin on the processor or through an SMI </span>
<span id="t10_1140" class="t s4_1140">message received through the APIC bus. The SMI is a nonmaskable external interrupt that operates independently </span>
<span id="t11_1140" class="t s4_1140">from the processor’s interrupt- and exception-handling mechanism and the local APIC. The SMI takes precedence </span>
<span id="t12_1140" class="t s4_1140">over an NMI and a maskable interrupt. SMM is non-reentrant; that is, the SMI is disabled while the processor is in </span>
<span id="t13_1140" class="t s4_1140">SMM. </span>
<span id="t14_1140" class="t s9_1140">NOTES </span>
<span id="t15_1140" class="t s4_1140">In the Pentium 4, Intel Xeon, and P6 family processors, when a processor that is designated as an </span>
<span id="t16_1140" class="t s4_1140">application processor during an MP initialization sequence is waiting for a startup IPI (SIPI), it is in </span>
<span id="t17_1140" class="t s4_1140">a mode where SMIs are masked. However if a SMI is received while an application processor is in </span>
<span id="t18_1140" class="t s4_1140">the wait for SIPI mode, the SMI will be pended. The processor then responds on receipt of a SIPI by </span>
<span id="t19_1140" class="t s4_1140">immediately servicing the pended SMI and going into SMM before handling the SIPI. </span>
<span id="t1a_1140" class="t s4_1140">An SMI may be blocked for one instruction following execution of STI, MOV to SS, or POP into SS. </span>
<span id="t1b_1140" class="t s8_1140">32.3 </span><span id="t1c_1140" class="t s8_1140">SWITCHING BETWEEN SMM AND THE OTHER PROCESSOR OPERATING </span>
<span id="t1d_1140" class="t s8_1140">MODES </span>
<span id="t1e_1140" class="t s4_1140">Figure 2-3 shows how the processor moves between SMM and the other processor operating modes (protected, </span>
<span id="t1f_1140" class="t s4_1140">real-address, and virtual-8086). Signaling an SMI while the processor is in real-address, protected, or virtual-8086 </span>
<span id="t1g_1140" class="t s4_1140">modes always causes the processor to switch to SMM. Upon execution of the RSM instruction, the processor always </span>
<span id="t1h_1140" class="t s4_1140">returns to the mode it was in when the SMI occurred. </span>
<span id="t1i_1140" class="t s3_1140">32.3.1 </span><span id="t1j_1140" class="t s3_1140">Entering SMM </span>
<span id="t1k_1140" class="t s4_1140">The processor always handles an SMI on an architecturally defined “interruptible” point in program execution </span>
<span id="t1l_1140" class="t s4_1140">(which is commonly at an IA-32 architecture instruction boundary). When the processor receives an SMI, it waits </span>
<span id="t1m_1140" class="t s4_1140">for all instructions to retire and for all stores to complete. The processor then saves its current context in SMRAM </span>
<span id="t1n_1140" class="t s4_1140">(see Section 32.4), enters SMM, and begins to execute the SMI handler. </span>
<span id="t1o_1140" class="t sa_1140">1. </span><span id="t1p_1140" class="t sa_1140">The dual-monitor treatment may not be supported by all processors. Software should consult the VMX capability MSR IA32_VMX- </span>
<span id="t1q_1140" class="t sa_1140">_BASIC (see Appendix A.1) to determine whether it is supported. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
