{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1561877573877 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1561877573877 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 30 14:52:53 2019 " "Processing started: Sun Jun 30 14:52:53 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1561877573877 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1561877573877 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DirectDigitalSynthesizer -c DirectDigitalSynthesizer " "Command: quartus_map --read_settings_files=on --write_settings_files=off DirectDigitalSynthesizer -c DirectDigitalSynthesizer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1561877573877 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1561877574864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561877574918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561877574918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button.v 1 1 " "Found 1 design units, including 1 entities, in source file button.v" { { "Info" "ISGN_ENTITY_NAME" "1 Button " "Found entity 1: Button" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561877574933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561877574933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase.v 1 1 " "Found 1 design units, including 1 entities, in source file phase.v" { { "Info" "ISGN_ENTITY_NAME" "1 phase " "Found entity 1: phase" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561877574933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561877574933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triangularwave.v 1 1 " "Found 1 design units, including 1 entities, in source file triangularwave.v" { { "Info" "ISGN_ENTITY_NAME" "1 TriangularWave " "Found entity 1: TriangularWave" {  } { { "TriangularWave.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/TriangularWave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561877574933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561877574933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561877574949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561877574949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sinwave.v 1 1 " "Found 1 design units, including 1 entities, in source file sinwave.v" { { "Info" "ISGN_ENTITY_NAME" "1 SinWave " "Found entity 1: SinWave" {  } { { "SinWave.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/SinWave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561877574949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561877574949 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PWMWave.v(11) " "Verilog HDL information at PWMWave.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "PWMWave.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/PWMWave.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1561877574949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwmwave.v 1 1 " "Found 1 design units, including 1 entities, in source file pwmwave.v" { { "Info" "ISGN_ENTITY_NAME" "1 PWMWave " "Found entity 1: PWMWave" {  } { { "PWMWave.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/PWMWave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561877574949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561877574949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlpanel.v 1 1 " "Found 1 design units, including 1 entities, in source file controlpanel.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlPanel " "Found entity 1: ControlPanel" {  } { { "ControlPanel.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ControlPanel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561877574965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561877574965 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ClockGenerator.v(15) " "Verilog HDL information at ClockGenerator.v(15): always construct contains both blocking and non-blocking assignments" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1561877574965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockgenerator.v 1 1 " "Found 1 design units, including 1 entities, in source file clockgenerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockGenerator " "Found entity 1: ClockGenerator" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561877574965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561877574965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sinrom.v 1 1 " "Found 1 design units, including 1 entities, in source file sinrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 SinROM " "Found entity 1: SinROM" {  } { { "SinROM.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/SinROM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561877574965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561877574965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triangularrom.v 1 1 " "Found 1 design units, including 1 entities, in source file triangularrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 TriangularROM " "Found entity 1: TriangularROM" {  } { { "TriangularROM.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/TriangularROM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561877574980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561877574980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 0 0 " "Found 0 design units, including 0 entities, in source file display.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561877574980 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1561877579622 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 top.v(21) " "Verilog HDL assignment warning at top.v(21): truncated value with size 32 to match size of target (21)" {  } { { "top.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/top.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1561877579622 "|top"}
{ "Warning" "WSGN_SEARCH_FILE" "led_show.v 1 1 " "Using design file led_show.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 led_show " "Found entity 1: led_show" {  } { { "led_show.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/led_show.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561877579644 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1561877579644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_show led_show:L1 " "Elaborating entity \"led_show\" for hierarchy \"led_show:L1\"" {  } { { "top.v" "L1" { Text "C:/Users/m1899/Desktop/DDSProject/top.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561877579644 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data led_show.v(46) " "Verilog HDL Always Construct warning at led_show.v(46): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "led_show.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/led_show.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1561877579644 "|top|led_show:L1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 led_show.v(46) " "Verilog HDL assignment warning at led_show.v(46): truncated value with size 32 to match size of target (4)" {  } { { "led_show.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/led_show.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1561877579644 "|top|led_show:L1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data led_show.v(48) " "Verilog HDL Always Construct warning at led_show.v(48): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "led_show.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/led_show.v" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1561877579644 "|top|led_show:L1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 led_show.v(48) " "Verilog HDL assignment warning at led_show.v(48): truncated value with size 32 to match size of target (4)" {  } { { "led_show.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/led_show.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1561877579644 "|top|led_show:L1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data led_show.v(52) " "Verilog HDL Always Construct warning at led_show.v(52): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "led_show.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/led_show.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1561877579644 "|top|led_show:L1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 led_show.v(52) " "Verilog HDL assignment warning at led_show.v(52): truncated value with size 32 to match size of target (4)" {  } { { "led_show.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/led_show.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1561877579644 "|top|led_show:L1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data led_show.v(54) " "Verilog HDL Always Construct warning at led_show.v(54): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "led_show.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/led_show.v" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1561877579644 "|top|led_show:L1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 led_show.v(54) " "Verilog HDL assignment warning at led_show.v(54): truncated value with size 32 to match size of target (4)" {  } { { "led_show.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/led_show.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1561877579644 "|top|led_show:L1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data led_show.v(56) " "Verilog HDL Always Construct warning at led_show.v(56): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "led_show.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/led_show.v" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1561877579644 "|top|led_show:L1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 led_show.v(56) " "Verilog HDL assignment warning at led_show.v(56): truncated value with size 32 to match size of target (4)" {  } { { "led_show.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/led_show.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1561877579644 "|top|led_show:L1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data led_show.v(58) " "Verilog HDL Always Construct warning at led_show.v(58): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "led_show.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/led_show.v" 58 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1561877579644 "|top|led_show:L1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 led_show.v(58) " "Verilog HDL assignment warning at led_show.v(58): truncated value with size 32 to match size of target (4)" {  } { { "led_show.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/led_show.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1561877579644 "|top|led_show:L1"}
{ "Warning" "WSGN_SEARCH_FILE" "led_decoder.v 1 1 " "Using design file led_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 led_decoder " "Found entity 1: led_decoder" {  } { { "led_decoder.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/led_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561877579660 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1561877579660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_decoder led_show:L1\|led_decoder:D1 " "Elaborating entity \"led_decoder\" for hierarchy \"led_show:L1\|led_decoder:D1\"" {  } { { "led_show.v" "D1" { Text "C:/Users/m1899/Desktop/DDSProject/led_show.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561877579660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Button Button:B1 " "Elaborating entity \"Button\" for hierarchy \"Button:B1\"" {  } { { "top.v" "B1" { Text "C:/Users/m1899/Desktop/DDSProject/top.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561877579660 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PWMDuty Button.v(44) " "Verilog HDL Always Construct warning at Button.v(44): inferring latch(es) for variable \"PWMDuty\", which holds its previous value in one or more paths through the always construct" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1561877579660 "|top|Button:B1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SwitchNanoadd Button.v(44) " "Verilog HDL Always Construct warning at Button.v(44): inferring latch(es) for variable \"SwitchNanoadd\", which holds its previous value in one or more paths through the always construct" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1561877579660 "|top|Button:B1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SwitchNanosub Button.v(44) " "Verilog HDL Always Construct warning at Button.v(44): inferring latch(es) for variable \"SwitchNanosub\", which holds its previous value in one or more paths through the always construct" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1561877579660 "|top|Button:B1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SwitchMicroadd Button.v(44) " "Verilog HDL Always Construct warning at Button.v(44): inferring latch(es) for variable \"SwitchMicroadd\", which holds its previous value in one or more paths through the always construct" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1561877579660 "|top|Button:B1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SwitchMicrosub Button.v(44) " "Verilog HDL Always Construct warning at Button.v(44): inferring latch(es) for variable \"SwitchMicrosub\", which holds its previous value in one or more paths through the always construct" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1561877579660 "|top|Button:B1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Switchadd Button.v(44) " "Verilog HDL Always Construct warning at Button.v(44): inferring latch(es) for variable \"Switchadd\", which holds its previous value in one or more paths through the always construct" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1561877579660 "|top|Button:B1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Switchsub Button.v(44) " "Verilog HDL Always Construct warning at Button.v(44): inferring latch(es) for variable \"Switchsub\", which holds its previous value in one or more paths through the always construct" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1561877579660 "|top|Button:B1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Phaseadd Button.v(44) " "Verilog HDL Always Construct warning at Button.v(44): inferring latch(es) for variable \"Phaseadd\", which holds its previous value in one or more paths through the always construct" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1561877579660 "|top|Button:B1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Phasesub Button.v(44) " "Verilog HDL Always Construct warning at Button.v(44): inferring latch(es) for variable \"Phasesub\", which holds its previous value in one or more paths through the always construct" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1561877579660 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Phasesub Button.v(50) " "Inferred latch for \"Phasesub\" at Button.v(50)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561877579660 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Phaseadd Button.v(50) " "Inferred latch for \"Phaseadd\" at Button.v(50)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561877579660 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Switchsub Button.v(50) " "Inferred latch for \"Switchsub\" at Button.v(50)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561877579660 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Switchadd Button.v(50) " "Inferred latch for \"Switchadd\" at Button.v(50)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561877579660 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SwitchMicrosub Button.v(50) " "Inferred latch for \"SwitchMicrosub\" at Button.v(50)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561877579660 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SwitchMicroadd Button.v(50) " "Inferred latch for \"SwitchMicroadd\" at Button.v(50)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561877579660 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SwitchNanosub Button.v(50) " "Inferred latch for \"SwitchNanosub\" at Button.v(50)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561877579660 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SwitchNanoadd Button.v(50) " "Inferred latch for \"SwitchNanoadd\" at Button.v(50)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561877579660 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWMDuty\[0\] Button.v(50) " "Inferred latch for \"PWMDuty\[0\]\" at Button.v(50)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561877579660 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWMDuty\[1\] Button.v(50) " "Inferred latch for \"PWMDuty\[1\]\" at Button.v(50)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561877579660 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWMDuty\[2\] Button.v(50) " "Inferred latch for \"PWMDuty\[2\]\" at Button.v(50)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561877579660 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWMDuty\[3\] Button.v(50) " "Inferred latch for \"PWMDuty\[3\]\" at Button.v(50)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561877579660 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWMDuty\[4\] Button.v(50) " "Inferred latch for \"PWMDuty\[4\]\" at Button.v(50)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561877579660 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWMDuty\[5\] Button.v(50) " "Inferred latch for \"PWMDuty\[5\]\" at Button.v(50)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561877579660 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWMDuty\[6\] Button.v(50) " "Inferred latch for \"PWMDuty\[6\]\" at Button.v(50)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561877579660 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWMDuty\[7\] Button.v(50) " "Inferred latch for \"PWMDuty\[7\]\" at Button.v(50)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561877579660 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWMDuty\[8\] Button.v(50) " "Inferred latch for \"PWMDuty\[8\]\" at Button.v(50)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561877579660 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWMDuty\[9\] Button.v(50) " "Inferred latch for \"PWMDuty\[9\]\" at Button.v(50)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561877579660 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWMDuty\[10\] Button.v(50) " "Inferred latch for \"PWMDuty\[10\]\" at Button.v(50)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561877579660 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWMDuty\[11\] Button.v(50) " "Inferred latch for \"PWMDuty\[11\]\" at Button.v(50)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561877579660 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWMDuty\[12\] Button.v(50) " "Inferred latch for \"PWMDuty\[12\]\" at Button.v(50)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561877579660 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWMDuty\[13\] Button.v(50) " "Inferred latch for \"PWMDuty\[13\]\" at Button.v(50)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561877579660 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWMDuty\[14\] Button.v(50) " "Inferred latch for \"PWMDuty\[14\]\" at Button.v(50)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561877579660 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWMDuty\[15\] Button.v(50) " "Inferred latch for \"PWMDuty\[15\]\" at Button.v(50)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561877579660 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWMDuty\[16\] Button.v(50) " "Inferred latch for \"PWMDuty\[16\]\" at Button.v(50)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561877579660 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWMDuty\[17\] Button.v(50) " "Inferred latch for \"PWMDuty\[17\]\" at Button.v(50)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561877579660 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWMDuty\[18\] Button.v(50) " "Inferred latch for \"PWMDuty\[18\]\" at Button.v(50)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561877579660 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWMDuty\[19\] Button.v(50) " "Inferred latch for \"PWMDuty\[19\]\" at Button.v(50)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561877579660 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWMDuty\[20\] Button.v(50) " "Inferred latch for \"PWMDuty\[20\]\" at Button.v(50)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561877579660 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWMDuty\[21\] Button.v(50) " "Inferred latch for \"PWMDuty\[21\]\" at Button.v(50)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561877579660 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWMDuty\[22\] Button.v(50) " "Inferred latch for \"PWMDuty\[22\]\" at Button.v(50)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561877579660 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWMDuty\[23\] Button.v(50) " "Inferred latch for \"PWMDuty\[23\]\" at Button.v(50)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561877579660 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWMDuty\[24\] Button.v(50) " "Inferred latch for \"PWMDuty\[24\]\" at Button.v(50)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561877579660 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWMDuty\[25\] Button.v(50) " "Inferred latch for \"PWMDuty\[25\]\" at Button.v(50)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561877579660 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWMDuty\[26\] Button.v(50) " "Inferred latch for \"PWMDuty\[26\]\" at Button.v(50)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561877579660 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWMDuty\[27\] Button.v(50) " "Inferred latch for \"PWMDuty\[27\]\" at Button.v(50)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561877579660 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWMDuty\[28\] Button.v(50) " "Inferred latch for \"PWMDuty\[28\]\" at Button.v(50)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561877579660 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWMDuty\[29\] Button.v(50) " "Inferred latch for \"PWMDuty\[29\]\" at Button.v(50)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561877579660 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWMDuty\[30\] Button.v(50) " "Inferred latch for \"PWMDuty\[30\]\" at Button.v(50)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561877579660 "|top|Button:B1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWMDuty\[31\] Button.v(50) " "Inferred latch for \"PWMDuty\[31\]\" at Button.v(50)" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561877579660 "|top|Button:B1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce Button:B1\|debounce:PushButton0 " "Elaborating entity \"debounce\" for hierarchy \"Button:B1\|debounce:PushButton0\"" {  } { { "Button.v" "PushButton0" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561877579676 ""}
{ "Warning" "WSGN_SEARCH_FILE" "buttonedge.v 1 1 " "Using design file buttonedge.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 buttonedge " "Found entity 1: buttonedge" {  } { { "buttonedge.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/buttonedge.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561877579691 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1561877579691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buttonedge Button:B1\|buttonedge:PushButtonedge0 " "Elaborating entity \"buttonedge\" for hierarchy \"Button:B1\|buttonedge:PushButtonedge0\"" {  } { { "Button.v" "PushButtonedge0" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561877579691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockGenerator ClockGenerator:C1 " "Elaborating entity \"ClockGenerator\" for hierarchy \"ClockGenerator:C1\"" {  } { { "top.v" "C1" { Text "C:/Users/m1899/Desktop/DDSProject/top.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561877579691 ""}
{ "Warning" "WVRFX_VERI_EDGE_ON_VECTOR" "Step ClockGenerator.v(17) " "Verilog HDL Event Control warning at ClockGenerator.v(17): posedge or negedge of vector \"Step\" depends solely on its least-significant bit" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 17 0 0 } }  } 0 10646 "Verilog HDL Event Control warning at %2!s!: posedge or negedge of vector \"%1!s!\" depends solely on its least-significant bit" 0 0 "Quartus II" 0 -1 1561877579691 "|top|ClockGenerator:C1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Step ClockGenerator.v(15) " "Verilog HDL Always Construct warning at ClockGenerator.v(15): inferring latch(es) for variable \"Step\", which holds its previous value in one or more paths through the always construct" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1561877579707 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[0\] ClockGenerator.v(25) " "Inferred latch for \"Step\[0\]\" at ClockGenerator.v(25)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561877579707 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[1\] ClockGenerator.v(25) " "Inferred latch for \"Step\[1\]\" at ClockGenerator.v(25)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561877579707 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[2\] ClockGenerator.v(25) " "Inferred latch for \"Step\[2\]\" at ClockGenerator.v(25)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561877579707 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[3\] ClockGenerator.v(25) " "Inferred latch for \"Step\[3\]\" at ClockGenerator.v(25)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561877579707 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[4\] ClockGenerator.v(25) " "Inferred latch for \"Step\[4\]\" at ClockGenerator.v(25)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561877579707 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[5\] ClockGenerator.v(25) " "Inferred latch for \"Step\[5\]\" at ClockGenerator.v(25)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561877579707 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[6\] ClockGenerator.v(25) " "Inferred latch for \"Step\[6\]\" at ClockGenerator.v(25)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561877579707 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[7\] ClockGenerator.v(25) " "Inferred latch for \"Step\[7\]\" at ClockGenerator.v(25)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561877579707 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[8\] ClockGenerator.v(25) " "Inferred latch for \"Step\[8\]\" at ClockGenerator.v(25)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561877579707 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[9\] ClockGenerator.v(25) " "Inferred latch for \"Step\[9\]\" at ClockGenerator.v(25)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561877579707 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[10\] ClockGenerator.v(25) " "Inferred latch for \"Step\[10\]\" at ClockGenerator.v(25)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561877579707 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[11\] ClockGenerator.v(25) " "Inferred latch for \"Step\[11\]\" at ClockGenerator.v(25)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561877579707 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[12\] ClockGenerator.v(25) " "Inferred latch for \"Step\[12\]\" at ClockGenerator.v(25)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561877579707 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[13\] ClockGenerator.v(25) " "Inferred latch for \"Step\[13\]\" at ClockGenerator.v(25)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561877579707 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[14\] ClockGenerator.v(25) " "Inferred latch for \"Step\[14\]\" at ClockGenerator.v(25)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561877579707 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[15\] ClockGenerator.v(25) " "Inferred latch for \"Step\[15\]\" at ClockGenerator.v(25)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561877579707 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[16\] ClockGenerator.v(25) " "Inferred latch for \"Step\[16\]\" at ClockGenerator.v(25)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561877579707 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[17\] ClockGenerator.v(25) " "Inferred latch for \"Step\[17\]\" at ClockGenerator.v(25)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561877579707 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[18\] ClockGenerator.v(25) " "Inferred latch for \"Step\[18\]\" at ClockGenerator.v(25)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561877579707 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[19\] ClockGenerator.v(25) " "Inferred latch for \"Step\[19\]\" at ClockGenerator.v(25)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561877579707 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[20\] ClockGenerator.v(25) " "Inferred latch for \"Step\[20\]\" at ClockGenerator.v(25)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561877579707 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[21\] ClockGenerator.v(25) " "Inferred latch for \"Step\[21\]\" at ClockGenerator.v(25)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561877579707 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[22\] ClockGenerator.v(25) " "Inferred latch for \"Step\[22\]\" at ClockGenerator.v(25)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561877579707 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[23\] ClockGenerator.v(25) " "Inferred latch for \"Step\[23\]\" at ClockGenerator.v(25)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561877579707 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[24\] ClockGenerator.v(25) " "Inferred latch for \"Step\[24\]\" at ClockGenerator.v(25)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561877579707 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[25\] ClockGenerator.v(25) " "Inferred latch for \"Step\[25\]\" at ClockGenerator.v(25)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561877579707 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[26\] ClockGenerator.v(25) " "Inferred latch for \"Step\[26\]\" at ClockGenerator.v(25)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561877579707 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[27\] ClockGenerator.v(25) " "Inferred latch for \"Step\[27\]\" at ClockGenerator.v(25)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561877579707 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[28\] ClockGenerator.v(25) " "Inferred latch for \"Step\[28\]\" at ClockGenerator.v(25)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561877579707 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[29\] ClockGenerator.v(25) " "Inferred latch for \"Step\[29\]\" at ClockGenerator.v(25)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561877579707 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[30\] ClockGenerator.v(25) " "Inferred latch for \"Step\[30\]\" at ClockGenerator.v(25)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561877579707 "|top|ClockGenerator:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Step\[31\] ClockGenerator.v(25) " "Inferred latch for \"Step\[31\]\" at ClockGenerator.v(25)" {  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561877579707 "|top|ClockGenerator:C1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "phase phase:phaseControler " "Elaborating entity \"phase\" for hierarchy \"phase:phaseControler\"" {  } { { "top.v" "phaseControler" { Text "C:/Users/m1899/Desktop/DDSProject/top.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561877579792 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "phase.v(15) " "Verilog HDL Case Statement information at phase.v(15): all case item expressions in this case statement are onehot" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 15 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1561877579792 "|top|phase:phaseControler"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "phase phase.v(7) " "Verilog HDL Always Construct warning at phase.v(7): inferring latch(es) for variable \"phase\", which holds its previous value in one or more paths through the always construct" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1561877579792 "|top|phase:phaseControler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase\[0\] phase.v(7) " "Inferred latch for \"phase\[0\]\" at phase.v(7)" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561877579792 "|top|phase:phaseControler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase\[1\] phase.v(7) " "Inferred latch for \"phase\[1\]\" at phase.v(7)" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561877579792 "|top|phase:phaseControler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase\[2\] phase.v(7) " "Inferred latch for \"phase\[2\]\" at phase.v(7)" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561877579792 "|top|phase:phaseControler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase\[3\] phase.v(7) " "Inferred latch for \"phase\[3\]\" at phase.v(7)" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561877579792 "|top|phase:phaseControler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase\[4\] phase.v(7) " "Inferred latch for \"phase\[4\]\" at phase.v(7)" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561877579792 "|top|phase:phaseControler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase\[5\] phase.v(7) " "Inferred latch for \"phase\[5\]\" at phase.v(7)" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561877579792 "|top|phase:phaseControler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase\[6\] phase.v(7) " "Inferred latch for \"phase\[6\]\" at phase.v(7)" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561877579792 "|top|phase:phaseControler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase\[7\] phase.v(7) " "Inferred latch for \"phase\[7\]\" at phase.v(7)" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561877579792 "|top|phase:phaseControler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase\[8\] phase.v(7) " "Inferred latch for \"phase\[8\]\" at phase.v(7)" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561877579792 "|top|phase:phaseControler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase\[9\] phase.v(7) " "Inferred latch for \"phase\[9\]\" at phase.v(7)" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561877579792 "|top|phase:phaseControler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase\[10\] phase.v(7) " "Inferred latch for \"phase\[10\]\" at phase.v(7)" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561877579792 "|top|phase:phaseControler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase\[11\] phase.v(7) " "Inferred latch for \"phase\[11\]\" at phase.v(7)" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561877579792 "|top|phase:phaseControler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase\[12\] phase.v(7) " "Inferred latch for \"phase\[12\]\" at phase.v(7)" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561877579792 "|top|phase:phaseControler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase\[13\] phase.v(7) " "Inferred latch for \"phase\[13\]\" at phase.v(7)" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561877579792 "|top|phase:phaseControler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase\[14\] phase.v(7) " "Inferred latch for \"phase\[14\]\" at phase.v(7)" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561877579792 "|top|phase:phaseControler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase\[15\] phase.v(7) " "Inferred latch for \"phase\[15\]\" at phase.v(7)" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561877579792 "|top|phase:phaseControler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase\[16\] phase.v(7) " "Inferred latch for \"phase\[16\]\" at phase.v(7)" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561877579792 "|top|phase:phaseControler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase\[17\] phase.v(7) " "Inferred latch for \"phase\[17\]\" at phase.v(7)" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561877579792 "|top|phase:phaseControler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase\[18\] phase.v(7) " "Inferred latch for \"phase\[18\]\" at phase.v(7)" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561877579792 "|top|phase:phaseControler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase\[19\] phase.v(7) " "Inferred latch for \"phase\[19\]\" at phase.v(7)" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561877579792 "|top|phase:phaseControler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase\[20\] phase.v(7) " "Inferred latch for \"phase\[20\]\" at phase.v(7)" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561877579792 "|top|phase:phaseControler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase\[21\] phase.v(7) " "Inferred latch for \"phase\[21\]\" at phase.v(7)" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561877579792 "|top|phase:phaseControler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase\[22\] phase.v(7) " "Inferred latch for \"phase\[22\]\" at phase.v(7)" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561877579792 "|top|phase:phaseControler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase\[23\] phase.v(7) " "Inferred latch for \"phase\[23\]\" at phase.v(7)" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561877579792 "|top|phase:phaseControler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase\[24\] phase.v(7) " "Inferred latch for \"phase\[24\]\" at phase.v(7)" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561877579792 "|top|phase:phaseControler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase\[25\] phase.v(7) " "Inferred latch for \"phase\[25\]\" at phase.v(7)" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561877579792 "|top|phase:phaseControler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase\[26\] phase.v(7) " "Inferred latch for \"phase\[26\]\" at phase.v(7)" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561877579792 "|top|phase:phaseControler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase\[27\] phase.v(7) " "Inferred latch for \"phase\[27\]\" at phase.v(7)" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561877579792 "|top|phase:phaseControler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase\[28\] phase.v(7) " "Inferred latch for \"phase\[28\]\" at phase.v(7)" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561877579792 "|top|phase:phaseControler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase\[29\] phase.v(7) " "Inferred latch for \"phase\[29\]\" at phase.v(7)" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561877579792 "|top|phase:phaseControler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase\[30\] phase.v(7) " "Inferred latch for \"phase\[30\]\" at phase.v(7)" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561877579792 "|top|phase:phaseControler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "phase\[31\] phase.v(7) " "Inferred latch for \"phase\[31\]\" at phase.v(7)" {  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561877579792 "|top|phase:phaseControler"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SinWave SinWave:S1 " "Elaborating entity \"SinWave\" for hierarchy \"SinWave:S1\"" {  } { { "top.v" "S1" { Text "C:/Users/m1899/Desktop/DDSProject/top.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561877579792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SinROM SinWave:S1\|SinROM:ROM1 " "Elaborating entity \"SinROM\" for hierarchy \"SinWave:S1\|SinROM:ROM1\"" {  } { { "SinWave.v" "ROM1" { Text "C:/Users/m1899/Desktop/DDSProject/SinWave.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561877579792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SinWave:S1\|SinROM:ROM1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"SinWave:S1\|SinROM:ROM1\|altsyncram:altsyncram_component\"" {  } { { "SinROM.v" "altsyncram_component" { Text "C:/Users/m1899/Desktop/DDSProject/SinROM.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561877579845 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SinWave:S1\|SinROM:ROM1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"SinWave:S1\|SinROM:ROM1\|altsyncram:altsyncram_component\"" {  } { { "SinROM.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/SinROM.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561877579845 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SinWave:S1\|SinROM:ROM1\|altsyncram:altsyncram_component " "Instantiated megafunction \"SinWave:S1\|SinROM:ROM1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561877579845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561877579845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SineTable.mif " "Parameter \"init_file\" = \"SineTable.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561877579845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561877579845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561877579845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561877579845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561877579845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561877579845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561877579845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561877579845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561877579845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561877579845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561877579845 ""}  } { { "SinROM.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/SinROM.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1561877579845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_th71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_th71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_th71 " "Found entity 1: altsyncram_th71" {  } { { "db/altsyncram_th71.tdf" "" { Text "C:/Users/m1899/Desktop/DDSProject/db/altsyncram_th71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561877579908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561877579908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_th71 SinWave:S1\|SinROM:ROM1\|altsyncram:altsyncram_component\|altsyncram_th71:auto_generated " "Elaborating entity \"altsyncram_th71\" for hierarchy \"SinWave:S1\|SinROM:ROM1\|altsyncram:altsyncram_component\|altsyncram_th71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/programfiles/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561877579908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TriangularWave TriangularWave:T1 " "Elaborating entity \"TriangularWave\" for hierarchy \"TriangularWave:T1\"" {  } { { "top.v" "T1" { Text "C:/Users/m1899/Desktop/DDSProject/top.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561877579923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TriangularROM TriangularWave:T1\|TriangularROM:ROM1 " "Elaborating entity \"TriangularROM\" for hierarchy \"TriangularWave:T1\|TriangularROM:ROM1\"" {  } { { "TriangularWave.v" "ROM1" { Text "C:/Users/m1899/Desktop/DDSProject/TriangularWave.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561877579923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram TriangularWave:T1\|TriangularROM:ROM1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"TriangularWave:T1\|TriangularROM:ROM1\|altsyncram:altsyncram_component\"" {  } { { "TriangularROM.v" "altsyncram_component" { Text "C:/Users/m1899/Desktop/DDSProject/TriangularROM.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561877579923 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TriangularWave:T1\|TriangularROM:ROM1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"TriangularWave:T1\|TriangularROM:ROM1\|altsyncram:altsyncram_component\"" {  } { { "TriangularROM.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/TriangularROM.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561877579923 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TriangularWave:T1\|TriangularROM:ROM1\|altsyncram:altsyncram_component " "Instantiated megafunction \"TriangularWave:T1\|TriangularROM:ROM1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561877579939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561877579939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file TriangularTable.mif " "Parameter \"init_file\" = \"TriangularTable.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561877579939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561877579939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561877579939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561877579939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561877579939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561877579939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561877579939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561877579939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561877579939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561877579939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561877579939 ""}  } { { "TriangularROM.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/TriangularROM.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1561877579939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1681.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1681.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1681 " "Found entity 1: altsyncram_1681" {  } { { "db/altsyncram_1681.tdf" "" { Text "C:/Users/m1899/Desktop/DDSProject/db/altsyncram_1681.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561877579992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561877579992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1681 TriangularWave:T1\|TriangularROM:ROM1\|altsyncram:altsyncram_component\|altsyncram_1681:auto_generated " "Elaborating entity \"altsyncram_1681\" for hierarchy \"TriangularWave:T1\|TriangularROM:ROM1\|altsyncram:altsyncram_component\|altsyncram_1681:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/programfiles/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561877579992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWMWave PWMWave:P1 " "Elaborating entity \"PWMWave\" for hierarchy \"PWMWave:P1\"" {  } { { "top.v" "P1" { Text "C:/Users/m1899/Desktop/DDSProject/top.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561877580008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlPanel ControlPanel:Control " "Elaborating entity \"ControlPanel\" for hierarchy \"ControlPanel:Control\"" {  } { { "top.v" "Control" { Text "C:/Users/m1899/Desktop/DDSProject/top.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561877580008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sp14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sp14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sp14 " "Found entity 1: altsyncram_sp14" {  } { { "db/altsyncram_sp14.tdf" "" { Text "C:/Users/m1899/Desktop/DDSProject/db/altsyncram_sp14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561877581165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561877581165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_aoc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_aoc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_aoc " "Found entity 1: mux_aoc" {  } { { "db/mux_aoc.tdf" "" { Text "C:/Users/m1899/Desktop/DDSProject/db/mux_aoc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561877581328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561877581328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rqf " "Found entity 1: decode_rqf" {  } { { "db/decode_rqf.tdf" "" { Text "C:/Users/m1899/Desktop/DDSProject/db/decode_rqf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561877581428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561877581428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tbi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tbi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tbi " "Found entity 1: cntr_tbi" {  } { { "db/cntr_tbi.tdf" "" { Text "C:/Users/m1899/Desktop/DDSProject/db/cntr_tbi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561877581597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561877581597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_02j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_02j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_02j " "Found entity 1: cntr_02j" {  } { { "db/cntr_02j.tdf" "" { Text "C:/Users/m1899/Desktop/DDSProject/db/cntr_02j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561877581729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561877581729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sbi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_sbi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sbi " "Found entity 1: cntr_sbi" {  } { { "db/cntr_sbi.tdf" "" { Text "C:/Users/m1899/Desktop/DDSProject/db/cntr_sbi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561877581883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561877581883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_8cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_8cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_8cc " "Found entity 1: cmpr_8cc" {  } { { "db/cmpr_8cc.tdf" "" { Text "C:/Users/m1899/Desktop/DDSProject/db/cmpr_8cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561877581945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561877581945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gui " "Found entity 1: cntr_gui" {  } { { "db/cntr_gui.tdf" "" { Text "C:/Users/m1899/Desktop/DDSProject/db/cntr_gui.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561877582068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561877582068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5cc " "Found entity 1: cmpr_5cc" {  } { { "db/cmpr_5cc.tdf" "" { Text "C:/Users/m1899/Desktop/DDSProject/db/cmpr_5cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561877582146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561877582146 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561877582215 ""}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_SEVERAL" "2 " "2 design partitions require synthesis" { { "Info" "ISGN_QIC_SYNTHESIS_REASON_FILE_CHANGE" "Top " "Partition \"Top\" requires synthesis because there were changes to its dependent source files" {  } {  } 0 12211 "Partition \"%1!s!\" requires synthesis because there were changes to its dependent source files" 0 0 "Quartus II" 0 -1 1561877582517 ""} { "Info" "ISGN_QIC_SYNTHESIS_REASON_PARAMETER_CHANGE" "sld_hub:auto_hub " "Partition \"sld_hub:auto_hub\" requires synthesis because there were changes made to the parameters on the partition's root instance" {  } {  } 0 12217 "Partition \"%1!s!\" requires synthesis because there were changes made to the parameters on the partition's root instance" 0 0 "Quartus II" 0 -1 1561877582517 ""}  } {  } 0 12206 "%1!d! design partitions require synthesis" 0 0 "Quartus II" 0 -1 1561877582517 ""}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_ONE" "" "1 design partition does not require synthesis" { { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "sld_signaltap:auto_signaltap_0 " "Partition \"sld_signaltap:auto_signaltap_0\" does not require synthesis because there were no relevant design changes" {  } {  } 0 12229 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "Quartus II" 0 -1 1561877582517 ""}  } {  } 0 12207 "1 design partition does not require synthesis" 0 0 "Quartus II" 0 -1 1561877582517 ""}
{ "Info" "IQSYN_PARALLEL_SYNTHESIS" "4 2 " "Using 4 processors to synthesize 2 partitions in parallel" {  } {  } 0 281037 "Using %1!d! processors to synthesize %2!d! partitions in parallel" 0 0 "Quartus II" 0 -1 1561877582831 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 0 1561877583201 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 0 1561877583201 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 30 14:53:03 2019 " "Processing started: Sun Jun 30 14:53:03 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 0 1561877583201 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 0 1561877583201 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --parallel=1 --helper=0 --partition=Top DirectDigitalSynthesizer -c DirectDigitalSynthesizer " "Command: quartus_map --parallel=1 --helper=0 --partition=Top DirectDigitalSynthesizer -c DirectDigitalSynthesizer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 0 1561877583201 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "12 " "Inferred 12 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "top.v" "Div0" { Text "C:/Users/m1899/Desktop/DDSProject/top.v" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1561877584188 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "led_show:L1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"led_show:L1\|Div0\"" {  } { { "led_show.v" "Div0" { Text "C:/Users/m1899/Desktop/DDSProject/led_show.v" 48 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1561877584188 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "led_show:L1\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"led_show:L1\|Mod1\"" {  } { { "led_show.v" "Mod1" { Text "C:/Users/m1899/Desktop/DDSProject/led_show.v" 48 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1561877584188 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "led_show:L1\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"led_show:L1\|Div2\"" {  } { { "led_show.v" "Div2" { Text "C:/Users/m1899/Desktop/DDSProject/led_show.v" 54 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1561877584188 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "led_show:L1\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"led_show:L1\|Mod3\"" {  } { { "led_show.v" "Mod3" { Text "C:/Users/m1899/Desktop/DDSProject/led_show.v" 54 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1561877584188 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "led_show:L1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"led_show:L1\|Mod0\"" {  } { { "led_show.v" "Mod0" { Text "C:/Users/m1899/Desktop/DDSProject/led_show.v" 46 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1561877584188 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "led_show:L1\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"led_show:L1\|Div3\"" {  } { { "led_show.v" "Div3" { Text "C:/Users/m1899/Desktop/DDSProject/led_show.v" 56 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1561877584188 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "led_show:L1\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"led_show:L1\|Mod4\"" {  } { { "led_show.v" "Mod4" { Text "C:/Users/m1899/Desktop/DDSProject/led_show.v" 56 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1561877584188 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "led_show:L1\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"led_show:L1\|Div1\"" {  } { { "led_show.v" "Div1" { Text "C:/Users/m1899/Desktop/DDSProject/led_show.v" 52 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1561877584188 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "led_show:L1\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"led_show:L1\|Mod2\"" {  } { { "led_show.v" "Mod2" { Text "C:/Users/m1899/Desktop/DDSProject/led_show.v" 52 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1561877584188 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "led_show:L1\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"led_show:L1\|Div4\"" {  } { { "led_show.v" "Div4" { Text "C:/Users/m1899/Desktop/DDSProject/led_show.v" 58 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1561877584188 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "led_show:L1\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"led_show:L1\|Mod5\"" {  } { { "led_show.v" "Mod5" { Text "C:/Users/m1899/Desktop/DDSProject/led_show.v" 58 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1561877584188 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 0 1561877584188 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "top.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/top.v" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1561877584235 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1561877584235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1561877584235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1561877584235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1561877584235 ""}  } { { "top.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/top.v" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1561877584235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hem.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hem.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hem " "Found entity 1: lpm_divide_hem" {  } { { "db/lpm_divide_hem.tdf" "" { Text "C:/Users/m1899/Desktop/DDSProject/db/lpm_divide_hem.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1561877584304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1561877584304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "C:/Users/m1899/Desktop/DDSProject/db/sign_div_unsign_rlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1561877584320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1561877584320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o2f " "Found entity 1: alt_u_div_o2f" {  } { { "db/alt_u_div_o2f.tdf" "" { Text "C:/Users/m1899/Desktop/DDSProject/db/alt_u_div_o2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1561877584389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1561877584389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/Users/m1899/Desktop/DDSProject/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1561877584890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1561877584890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/Users/m1899/Desktop/DDSProject/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1561877584960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1561877584960 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "led_show:L1\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"led_show:L1\|lpm_divide:Div0\"" {  } { { "led_show.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/led_show.v" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1561877584975 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "led_show:L1\|lpm_divide:Div0 " "Instantiated megafunction \"led_show:L1\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 21 " "Parameter \"LPM_WIDTHN\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1561877584975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1561877584975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1561877584975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1561877584975 ""}  } { { "led_show.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/led_show.v" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1561877584975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_cem.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_cem.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_cem " "Found entity 1: lpm_divide_cem" {  } { { "db/lpm_divide_cem.tdf" "" { Text "C:/Users/m1899/Desktop/DDSProject/db/lpm_divide_cem.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1561877585038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1561877585038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_mlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_mlh " "Found entity 1: sign_div_unsign_mlh" {  } { { "db/sign_div_unsign_mlh.tdf" "" { Text "C:/Users/m1899/Desktop/DDSProject/db/sign_div_unsign_mlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1561877585060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1561877585060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_e2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_e2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_e2f " "Found entity 1: alt_u_div_e2f" {  } { { "db/alt_u_div_e2f.tdf" "" { Text "C:/Users/m1899/Desktop/DDSProject/db/alt_u_div_e2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1561877585076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1561877585076 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "led_show:L1\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"led_show:L1\|lpm_divide:Mod1\"" {  } { { "led_show.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/led_show.v" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1561877585276 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "led_show:L1\|lpm_divide:Mod1 " "Instantiated megafunction \"led_show:L1\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 21 " "Parameter \"LPM_WIDTHN\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1561877585276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1561877585276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1561877585276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1561877585276 ""}  } { { "led_show.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/led_show.v" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1561877585276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_f6m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_f6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_f6m " "Found entity 1: lpm_divide_f6m" {  } { { "db/lpm_divide_f6m.tdf" "" { Text "C:/Users/m1899/Desktop/DDSProject/db/lpm_divide_f6m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1561877585339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1561877585339 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "led_show:L1\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"led_show:L1\|lpm_divide:Div2\"" {  } { { "led_show.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/led_show.v" 54 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1561877585360 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "led_show:L1\|lpm_divide:Div2 " "Instantiated megafunction \"led_show:L1\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 21 " "Parameter \"LPM_WIDTHN\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1561877585360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1561877585360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1561877585360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1561877585360 ""}  } { { "led_show.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/led_show.v" 54 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1561877585360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_tfm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_tfm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_tfm " "Found entity 1: lpm_divide_tfm" {  } { { "db/lpm_divide_tfm.tdf" "" { Text "C:/Users/m1899/Desktop/DDSProject/db/lpm_divide_tfm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1561877585423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1561877585423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7nh " "Found entity 1: sign_div_unsign_7nh" {  } { { "db/sign_div_unsign_7nh.tdf" "" { Text "C:/Users/m1899/Desktop/DDSProject/db/sign_div_unsign_7nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1561877585438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1561877585438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g5f " "Found entity 1: alt_u_div_g5f" {  } { { "db/alt_u_div_g5f.tdf" "" { Text "C:/Users/m1899/Desktop/DDSProject/db/alt_u_div_g5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1561877585492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1561877585492 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "led_show:L1\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"led_show:L1\|lpm_divide:Div3\"" {  } { { "led_show.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/led_show.v" 56 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1561877585824 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "led_show:L1\|lpm_divide:Div3 " "Instantiated megafunction \"led_show:L1\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 21 " "Parameter \"LPM_WIDTHN\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1561877585824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 17 " "Parameter \"LPM_WIDTHD\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1561877585824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1561877585824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1561877585824 ""}  } { { "led_show.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/led_show.v" 56 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1561877585824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2gm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2gm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2gm " "Found entity 1: lpm_divide_2gm" {  } { { "db/lpm_divide_2gm.tdf" "" { Text "C:/Users/m1899/Desktop/DDSProject/db/lpm_divide_2gm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1561877585893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1561877585893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_cnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_cnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_cnh " "Found entity 1: sign_div_unsign_cnh" {  } { { "db/sign_div_unsign_cnh.tdf" "" { Text "C:/Users/m1899/Desktop/DDSProject/db/sign_div_unsign_cnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1561877585909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1561877585909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_n5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_n5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_n5f " "Found entity 1: alt_u_div_n5f" {  } { { "db/alt_u_div_n5f.tdf" "" { Text "C:/Users/m1899/Desktop/DDSProject/db/alt_u_div_n5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1561877585962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1561877585962 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "led_show:L1\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"led_show:L1\|lpm_divide:Div1\"" {  } { { "led_show.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/led_show.v" 52 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1561877586357 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "led_show:L1\|lpm_divide:Div1 " "Instantiated megafunction \"led_show:L1\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 21 " "Parameter \"LPM_WIDTHN\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1561877586357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1561877586357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1561877586357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1561877586357 ""}  } { { "led_show.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/led_show.v" 52 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1561877586357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_pfm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_pfm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_pfm " "Found entity 1: lpm_divide_pfm" {  } { { "db/lpm_divide_pfm.tdf" "" { Text "C:/Users/m1899/Desktop/DDSProject/db/lpm_divide_pfm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1561877586426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1561877586426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_3nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_3nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_3nh " "Found entity 1: sign_div_unsign_3nh" {  } { { "db/sign_div_unsign_3nh.tdf" "" { Text "C:/Users/m1899/Desktop/DDSProject/db/sign_div_unsign_3nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1561877586442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1561877586442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_85f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_85f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_85f " "Found entity 1: alt_u_div_85f" {  } { { "db/alt_u_div_85f.tdf" "" { Text "C:/Users/m1899/Desktop/DDSProject/db/alt_u_div_85f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1561877586480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1561877586480 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "led_show:L1\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"led_show:L1\|lpm_divide:Div4\"" {  } { { "led_show.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/led_show.v" 58 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1561877586765 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "led_show:L1\|lpm_divide:Div4 " "Instantiated megafunction \"led_show:L1\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 21 " "Parameter \"LPM_WIDTHN\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1561877586765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 20 " "Parameter \"LPM_WIDTHD\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1561877586765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1561877586765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1561877586765 ""}  } { { "led_show.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/led_show.v" 58 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1561877586765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_qfm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_qfm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_qfm " "Found entity 1: lpm_divide_qfm" {  } { { "db/lpm_divide_qfm.tdf" "" { Text "C:/Users/m1899/Desktop/DDSProject/db/lpm_divide_qfm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1561877586827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1561877586827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_4nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_4nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_4nh " "Found entity 1: sign_div_unsign_4nh" {  } { { "db/sign_div_unsign_4nh.tdf" "" { Text "C:/Users/m1899/Desktop/DDSProject/db/sign_div_unsign_4nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1561877586843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1561877586843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a5f " "Found entity 1: alt_u_div_a5f" {  } { { "db/alt_u_div_a5f.tdf" "" { Text "C:/Users/m1899/Desktop/DDSProject/db/alt_u_div_a5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1561877586896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1561877586896 ""}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Quartus II" 0 0 1561877588062 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "phase:phaseControler\|phase\[31\] " "Latch phase:phaseControler\|phase\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Button:B1\|Phasesub " "Ports D and ENA on the latch are fed by the same signal Button:B1\|Phasesub" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1561877588131 ""}  } { { "phase.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/phase.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1561877588131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockGenerator:C1\|Step\[7\] " "Latch ClockGenerator:C1\|Step\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Button:B1\|SwitchMicroadd " "Ports D and ENA on the latch are fed by the same signal Button:B1\|SwitchMicroadd" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1561877588131 ""}  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1561877588131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockGenerator:C1\|Step\[8\] " "Latch ClockGenerator:C1\|Step\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Button:B1\|SwitchMicroadd " "Ports D and ENA on the latch are fed by the same signal Button:B1\|SwitchMicroadd" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1561877588131 ""}  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1561877588131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockGenerator:C1\|Step\[9\] " "Latch ClockGenerator:C1\|Step\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Button:B1\|SwitchMicroadd " "Ports D and ENA on the latch are fed by the same signal Button:B1\|SwitchMicroadd" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1561877588131 ""}  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1561877588131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockGenerator:C1\|Step\[10\] " "Latch ClockGenerator:C1\|Step\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Button:B1\|SwitchMicroadd " "Ports D and ENA on the latch are fed by the same signal Button:B1\|SwitchMicroadd" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1561877588131 ""}  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1561877588131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockGenerator:C1\|Step\[0\] " "Latch ClockGenerator:C1\|Step\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Button:B1\|SwitchMicroadd " "Ports D and ENA on the latch are fed by the same signal Button:B1\|SwitchMicroadd" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1561877588131 ""}  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1561877588131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockGenerator:C1\|Step\[1\] " "Latch ClockGenerator:C1\|Step\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Button:B1\|SwitchMicroadd " "Ports D and ENA on the latch are fed by the same signal Button:B1\|SwitchMicroadd" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1561877588131 ""}  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1561877588131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockGenerator:C1\|Step\[2\] " "Latch ClockGenerator:C1\|Step\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Button:B1\|SwitchMicroadd " "Ports D and ENA on the latch are fed by the same signal Button:B1\|SwitchMicroadd" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1561877588131 ""}  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1561877588131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockGenerator:C1\|Step\[3\] " "Latch ClockGenerator:C1\|Step\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Button:B1\|SwitchMicroadd " "Ports D and ENA on the latch are fed by the same signal Button:B1\|SwitchMicroadd" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1561877588131 ""}  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1561877588131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockGenerator:C1\|Step\[4\] " "Latch ClockGenerator:C1\|Step\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Button:B1\|SwitchMicroadd " "Ports D and ENA on the latch are fed by the same signal Button:B1\|SwitchMicroadd" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1561877588131 ""}  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1561877588131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockGenerator:C1\|Step\[5\] " "Latch ClockGenerator:C1\|Step\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Button:B1\|SwitchMicroadd " "Ports D and ENA on the latch are fed by the same signal Button:B1\|SwitchMicroadd" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1561877588131 ""}  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1561877588131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockGenerator:C1\|Step\[6\] " "Latch ClockGenerator:C1\|Step\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Button:B1\|SwitchMicroadd " "Ports D and ENA on the latch are fed by the same signal Button:B1\|SwitchMicroadd" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1561877588131 ""}  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1561877588131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockGenerator:C1\|Step\[11\] " "Latch ClockGenerator:C1\|Step\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Button:B1\|SwitchMicroadd " "Ports D and ENA on the latch are fed by the same signal Button:B1\|SwitchMicroadd" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1561877588131 ""}  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1561877588131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockGenerator:C1\|Step\[12\] " "Latch ClockGenerator:C1\|Step\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Button:B1\|SwitchMicroadd " "Ports D and ENA on the latch are fed by the same signal Button:B1\|SwitchMicroadd" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1561877588131 ""}  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1561877588131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockGenerator:C1\|Step\[13\] " "Latch ClockGenerator:C1\|Step\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Button:B1\|SwitchMicroadd " "Ports D and ENA on the latch are fed by the same signal Button:B1\|SwitchMicroadd" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1561877588131 ""}  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1561877588131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockGenerator:C1\|Step\[14\] " "Latch ClockGenerator:C1\|Step\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Button:B1\|SwitchMicroadd " "Ports D and ENA on the latch are fed by the same signal Button:B1\|SwitchMicroadd" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1561877588131 ""}  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1561877588131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockGenerator:C1\|Step\[15\] " "Latch ClockGenerator:C1\|Step\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Button:B1\|SwitchMicroadd " "Ports D and ENA on the latch are fed by the same signal Button:B1\|SwitchMicroadd" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1561877588131 ""}  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1561877588131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockGenerator:C1\|Step\[16\] " "Latch ClockGenerator:C1\|Step\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Button:B1\|SwitchMicroadd " "Ports D and ENA on the latch are fed by the same signal Button:B1\|SwitchMicroadd" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1561877588131 ""}  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1561877588131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockGenerator:C1\|Step\[17\] " "Latch ClockGenerator:C1\|Step\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Button:B1\|SwitchMicroadd " "Ports D and ENA on the latch are fed by the same signal Button:B1\|SwitchMicroadd" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1561877588131 ""}  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1561877588131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockGenerator:C1\|Step\[18\] " "Latch ClockGenerator:C1\|Step\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Button:B1\|SwitchMicroadd " "Ports D and ENA on the latch are fed by the same signal Button:B1\|SwitchMicroadd" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1561877588131 ""}  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1561877588131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockGenerator:C1\|Step\[19\] " "Latch ClockGenerator:C1\|Step\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Button:B1\|SwitchMicroadd " "Ports D and ENA on the latch are fed by the same signal Button:B1\|SwitchMicroadd" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1561877588131 ""}  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1561877588131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockGenerator:C1\|Step\[20\] " "Latch ClockGenerator:C1\|Step\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Button:B1\|SwitchMicroadd " "Ports D and ENA on the latch are fed by the same signal Button:B1\|SwitchMicroadd" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1561877588131 ""}  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1561877588131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockGenerator:C1\|Step\[21\] " "Latch ClockGenerator:C1\|Step\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Button:B1\|SwitchMicroadd " "Ports D and ENA on the latch are fed by the same signal Button:B1\|SwitchMicroadd" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1561877588131 ""}  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1561877588131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockGenerator:C1\|Step\[22\] " "Latch ClockGenerator:C1\|Step\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Button:B1\|SwitchMicroadd " "Ports D and ENA on the latch are fed by the same signal Button:B1\|SwitchMicroadd" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1561877588131 ""}  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1561877588131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockGenerator:C1\|Step\[23\] " "Latch ClockGenerator:C1\|Step\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Button:B1\|SwitchMicroadd " "Ports D and ENA on the latch are fed by the same signal Button:B1\|SwitchMicroadd" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1561877588131 ""}  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1561877588131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockGenerator:C1\|Step\[24\] " "Latch ClockGenerator:C1\|Step\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Button:B1\|SwitchMicroadd " "Ports D and ENA on the latch are fed by the same signal Button:B1\|SwitchMicroadd" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1561877588131 ""}  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1561877588131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockGenerator:C1\|Step\[25\] " "Latch ClockGenerator:C1\|Step\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Button:B1\|SwitchMicroadd " "Ports D and ENA on the latch are fed by the same signal Button:B1\|SwitchMicroadd" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1561877588131 ""}  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1561877588131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockGenerator:C1\|Step\[26\] " "Latch ClockGenerator:C1\|Step\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Button:B1\|SwitchMicroadd " "Ports D and ENA on the latch are fed by the same signal Button:B1\|SwitchMicroadd" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1561877588131 ""}  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1561877588131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockGenerator:C1\|Step\[27\] " "Latch ClockGenerator:C1\|Step\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Button:B1\|SwitchMicroadd " "Ports D and ENA on the latch are fed by the same signal Button:B1\|SwitchMicroadd" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1561877588131 ""}  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1561877588131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockGenerator:C1\|Step\[28\] " "Latch ClockGenerator:C1\|Step\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Button:B1\|SwitchMicroadd " "Ports D and ENA on the latch are fed by the same signal Button:B1\|SwitchMicroadd" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1561877588131 ""}  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1561877588131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockGenerator:C1\|Step\[29\] " "Latch ClockGenerator:C1\|Step\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Button:B1\|SwitchMicroadd " "Ports D and ENA on the latch are fed by the same signal Button:B1\|SwitchMicroadd" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1561877588131 ""}  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1561877588131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockGenerator:C1\|Step\[30\] " "Latch ClockGenerator:C1\|Step\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Button:B1\|SwitchMicroadd " "Ports D and ENA on the latch are fed by the same signal Button:B1\|SwitchMicroadd" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1561877588131 ""}  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1561877588131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Button:B1\|Phasesub " "Latch Button:B1\|Phasesub has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FreqPhaseSelect " "Ports D and ENA on the latch are fed by the same signal FreqPhaseSelect" {  } { { "top.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/top.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1561877588131 ""}  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1561877588131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Button:B1\|Phaseadd " "Latch Button:B1\|Phaseadd has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FreqPhaseSelect " "Ports D and ENA on the latch are fed by the same signal FreqPhaseSelect" {  } { { "top.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/top.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1561877588131 ""}  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1561877588131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockGenerator:C1\|Step\[31\] " "Latch ClockGenerator:C1\|Step\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Button:B1\|SwitchMicroadd " "Ports D and ENA on the latch are fed by the same signal Button:B1\|SwitchMicroadd" {  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1561877588131 ""}  } { { "ClockGenerator.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1561877588131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Button:B1\|Switchadd " "Latch Button:B1\|Switchadd has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FreqPhaseSelect " "Ports D and ENA on the latch are fed by the same signal FreqPhaseSelect" {  } { { "top.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/top.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1561877588131 ""}  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1561877588131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Button:B1\|SwitchMicrosub " "Latch Button:B1\|SwitchMicrosub has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FreqPhaseSelect " "Ports D and ENA on the latch are fed by the same signal FreqPhaseSelect" {  } { { "top.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/top.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1561877588131 ""}  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1561877588131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Button:B1\|SwitchNanosub " "Latch Button:B1\|SwitchNanosub has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FreqPhaseSelect " "Ports D and ENA on the latch are fed by the same signal FreqPhaseSelect" {  } { { "top.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/top.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1561877588131 ""}  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1561877588131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Button:B1\|SwitchNanoadd " "Latch Button:B1\|SwitchNanoadd has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FreqPhaseSelect " "Ports D and ENA on the latch are fed by the same signal FreqPhaseSelect" {  } { { "top.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/top.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1561877588131 ""}  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1561877588131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Button:B1\|SwitchMicroadd " "Latch Button:B1\|SwitchMicroadd has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FreqPhaseSelect " "Ports D and ENA on the latch are fed by the same signal FreqPhaseSelect" {  } { { "top.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/top.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1561877588131 ""}  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1561877588131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Button:B1\|Switchsub " "Latch Button:B1\|Switchsub has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FreqPhaseSelect " "Ports D and ENA on the latch are fed by the same signal FreqPhaseSelect" {  } { { "top.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/top.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1561877588131 ""}  } { { "Button.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/Button.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1561877588131 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "debounce.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/debounce.v" 5 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 0 1561877588147 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 0 1561877588147 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led_numseg\[0\] VCC " "Pin \"led_numseg\[0\]\" is stuck at VCC" {  } { { "top.v" "" { Text "C:/Users/m1899/Desktop/DDSProject/top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1561877589404 "|top|led_numseg[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 0 1561877589404 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 0 1561877590677 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "led_show:L1\|lpm_divide:Div1\|lpm_divide_pfm:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_9_result_int\[2\]~16 " "Logic cell \"led_show:L1\|lpm_divide:Div1\|lpm_divide_pfm:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_9_result_int\[2\]~16\"" {  } { { "db/alt_u_div_85f.tdf" "add_sub_9_result_int\[2\]~16" { Text "C:/Users/m1899/Desktop/DDSProject/db/alt_u_div_85f.tdf" 126 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1561877590693 ""} { "Info" "ISCL_SCL_CELL_NAME" "led_show:L1\|lpm_divide:Div1\|lpm_divide_pfm:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_9_result_int\[1\]~18 " "Logic cell \"led_show:L1\|lpm_divide:Div1\|lpm_divide_pfm:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_9_result_int\[1\]~18\"" {  } { { "db/alt_u_div_85f.tdf" "add_sub_9_result_int\[1\]~18" { Text "C:/Users/m1899/Desktop/DDSProject/db/alt_u_div_85f.tdf" 126 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1561877590693 ""} { "Info" "ISCL_SCL_CELL_NAME" "led_show:L1\|lpm_divide:Div1\|lpm_divide_pfm:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_9_result_int\[0\]~20 " "Logic cell \"led_show:L1\|lpm_divide:Div1\|lpm_divide_pfm:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_9_result_int\[0\]~20\"" {  } { { "db/alt_u_div_85f.tdf" "add_sub_9_result_int\[0\]~20" { Text "C:/Users/m1899/Desktop/DDSProject/db/alt_u_div_85f.tdf" 126 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1561877590693 ""} { "Info" "ISCL_SCL_CELL_NAME" "led_show:L1\|lpm_divide:Div1\|lpm_divide_pfm:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_10_result_int\[0\]~22 " "Logic cell \"led_show:L1\|lpm_divide:Div1\|lpm_divide_pfm:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_10_result_int\[0\]~22\"" {  } { { "db/alt_u_div_85f.tdf" "add_sub_10_result_int\[0\]~22" { Text "C:/Users/m1899/Desktop/DDSProject/db/alt_u_div_85f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1561877590693 ""} { "Info" "ISCL_SCL_CELL_NAME" "led_show:L1\|lpm_divide:Div1\|lpm_divide_pfm:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_11_result_int\[0\]~22 " "Logic cell \"led_show:L1\|lpm_divide:Div1\|lpm_divide_pfm:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_11_result_int\[0\]~22\"" {  } { { "db/alt_u_div_85f.tdf" "add_sub_11_result_int\[0\]~22" { Text "C:/Users/m1899/Desktop/DDSProject/db/alt_u_div_85f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1561877590693 ""} { "Info" "ISCL_SCL_CELL_NAME" "led_show:L1\|lpm_divide:Div1\|lpm_divide_pfm:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_12_result_int\[0\]~22 " "Logic cell \"led_show:L1\|lpm_divide:Div1\|lpm_divide_pfm:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_12_result_int\[0\]~22\"" {  } { { "db/alt_u_div_85f.tdf" "add_sub_12_result_int\[0\]~22" { Text "C:/Users/m1899/Desktop/DDSProject/db/alt_u_div_85f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1561877590693 ""} { "Info" "ISCL_SCL_CELL_NAME" "led_show:L1\|lpm_divide:Div1\|lpm_divide_pfm:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_13_result_int\[0\]~22 " "Logic cell \"led_show:L1\|lpm_divide:Div1\|lpm_divide_pfm:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_13_result_int\[0\]~22\"" {  } { { "db/alt_u_div_85f.tdf" "add_sub_13_result_int\[0\]~22" { Text "C:/Users/m1899/Desktop/DDSProject/db/alt_u_div_85f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1561877590693 ""} { "Info" "ISCL_SCL_CELL_NAME" "led_show:L1\|lpm_divide:Div1\|lpm_divide_pfm:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_14_result_int\[0\]~22 " "Logic cell \"led_show:L1\|lpm_divide:Div1\|lpm_divide_pfm:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_14_result_int\[0\]~22\"" {  } { { "db/alt_u_div_85f.tdf" "add_sub_14_result_int\[0\]~22" { Text "C:/Users/m1899/Desktop/DDSProject/db/alt_u_div_85f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1561877590693 ""} { "Info" "ISCL_SCL_CELL_NAME" "led_show:L1\|lpm_divide:Div1\|lpm_divide_pfm:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_15_result_int\[0\]~22 " "Logic cell \"led_show:L1\|lpm_divide:Div1\|lpm_divide_pfm:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_15_result_int\[0\]~22\"" {  } { { "db/alt_u_div_85f.tdf" "add_sub_15_result_int\[0\]~22" { Text "C:/Users/m1899/Desktop/DDSProject/db/alt_u_div_85f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1561877590693 ""} { "Info" "ISCL_SCL_CELL_NAME" "led_show:L1\|lpm_divide:Div1\|lpm_divide_pfm:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_16_result_int\[0\]~22 " "Logic cell \"led_show:L1\|lpm_divide:Div1\|lpm_divide_pfm:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_16_result_int\[0\]~22\"" {  } { { "db/alt_u_div_85f.tdf" "add_sub_16_result_int\[0\]~22" { Text "C:/Users/m1899/Desktop/DDSProject/db/alt_u_div_85f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1561877590693 ""} { "Info" "ISCL_SCL_CELL_NAME" "led_show:L1\|lpm_divide:Div1\|lpm_divide_pfm:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_17_result_int\[0\]~22 " "Logic cell \"led_show:L1\|lpm_divide:Div1\|lpm_divide_pfm:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_17_result_int\[0\]~22\"" {  } { { "db/alt_u_div_85f.tdf" "add_sub_17_result_int\[0\]~22" { Text "C:/Users/m1899/Desktop/DDSProject/db/alt_u_div_85f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1561877590693 ""} { "Info" "ISCL_SCL_CELL_NAME" "led_show:L1\|lpm_divide:Mod2\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_20_result_int\[0\]~0 " "Logic cell \"led_show:L1\|lpm_divide:Mod2\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_20_result_int\[0\]~0\"" {  } { { "db/alt_u_div_e2f.tdf" "add_sub_20_result_int\[0\]~0" { Text "C:/Users/m1899/Desktop/DDSProject/db/alt_u_div_e2f.tdf" 91 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1561877590693 ""} { "Info" "ISCL_SCL_CELL_NAME" "led_show:L1\|lpm_divide:Mod2\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"led_show:L1\|lpm_divide:Mod2\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e2f.tdf" "add_sub_12_result_int\[0\]~10" { Text "C:/Users/m1899/Desktop/DDSProject/db/alt_u_div_e2f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1561877590693 ""} { "Info" "ISCL_SCL_CELL_NAME" "led_show:L1\|lpm_divide:Mod2\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"led_show:L1\|lpm_divide:Mod2\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e2f.tdf" "add_sub_13_result_int\[0\]~10" { Text "C:/Users/m1899/Desktop/DDSProject/db/alt_u_div_e2f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1561877590693 ""} { "Info" "ISCL_SCL_CELL_NAME" "led_show:L1\|lpm_divide:Mod2\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"led_show:L1\|lpm_divide:Mod2\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e2f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/m1899/Desktop/DDSProject/db/alt_u_div_e2f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1561877590693 ""} { "Info" "ISCL_SCL_CELL_NAME" "led_show:L1\|lpm_divide:Mod2\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"led_show:L1\|lpm_divide:Mod2\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e2f.tdf" "add_sub_15_result_int\[0\]~10" { Text "C:/Users/m1899/Desktop/DDSProject/db/alt_u_div_e2f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1561877590693 ""} { "Info" "ISCL_SCL_CELL_NAME" "led_show:L1\|lpm_divide:Mod2\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"led_show:L1\|lpm_divide:Mod2\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e2f.tdf" "add_sub_16_result_int\[0\]~10" { Text "C:/Users/m1899/Desktop/DDSProject/db/alt_u_div_e2f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1561877590693 ""} { "Info" "ISCL_SCL_CELL_NAME" "led_show:L1\|lpm_divide:Mod2\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"led_show:L1\|lpm_divide:Mod2\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e2f.tdf" "add_sub_17_result_int\[0\]~10" { Text "C:/Users/m1899/Desktop/DDSProject/db/alt_u_div_e2f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1561877590693 ""} { "Info" "ISCL_SCL_CELL_NAME" "led_show:L1\|lpm_divide:Mod2\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"led_show:L1\|lpm_divide:Mod2\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e2f.tdf" "add_sub_18_result_int\[0\]~10" { Text "C:/Users/m1899/Desktop/DDSProject/db/alt_u_div_e2f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1561877590693 ""} { "Info" "ISCL_SCL_CELL_NAME" "led_show:L1\|lpm_divide:Mod2\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"led_show:L1\|lpm_divide:Mod2\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e2f.tdf" "add_sub_19_result_int\[0\]~10" { Text "C:/Users/m1899/Desktop/DDSProject/db/alt_u_div_e2f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1561877590693 ""} { "Info" "ISCL_SCL_CELL_NAME" "led_show:L1\|lpm_divide:Div4\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_19_result_int\[5\]~30 " "Logic cell \"led_show:L1\|lpm_divide:Div4\|lpm_divide_qfm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_a5f:divider\|add_sub_19_result_int\[5\]~30\"" {  } { { "db/alt_u_div_a5f.tdf" "add_sub_19_result_int\[5\]~30" { Text "C:/Users/m1899/Desktop/DDSProject/db/alt_u_div_a5f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1561877590693 ""} { "Info" "ISCL_SCL_CELL_NAME" "led_show:L1\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_3_result_int\[0\]~8 " "Logic cell \"led_show:L1\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_3_result_int\[0\]~8\"" {  } { { "db/alt_u_div_e2f.tdf" "add_sub_3_result_int\[0\]~8" { Text "C:/Users/m1899/Desktop/DDSProject/db/alt_u_div_e2f.tdf" 96 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1561877590693 ""} { "Info" "ISCL_SCL_CELL_NAME" "led_show:L1\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_4_result_int\[0\]~10 " "Logic cell \"led_show:L1\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_4_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e2f.tdf" "add_sub_4_result_int\[0\]~10" { Text "C:/Users/m1899/Desktop/DDSProject/db/alt_u_div_e2f.tdf" 101 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1561877590693 ""} { "Info" "ISCL_SCL_CELL_NAME" "led_show:L1\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_5_result_int\[0\]~10 " "Logic cell \"led_show:L1\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_5_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e2f.tdf" "add_sub_5_result_int\[0\]~10" { Text "C:/Users/m1899/Desktop/DDSProject/db/alt_u_div_e2f.tdf" 106 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1561877590693 ""} { "Info" "ISCL_SCL_CELL_NAME" "led_show:L1\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"led_show:L1\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e2f.tdf" "add_sub_6_result_int\[0\]~10" { Text "C:/Users/m1899/Desktop/DDSProject/db/alt_u_div_e2f.tdf" 111 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1561877590693 ""} { "Info" "ISCL_SCL_CELL_NAME" "led_show:L1\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_7_result_int\[0\]~10 " "Logic cell \"led_show:L1\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_7_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e2f.tdf" "add_sub_7_result_int\[0\]~10" { Text "C:/Users/m1899/Desktop/DDSProject/db/alt_u_div_e2f.tdf" 116 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1561877590693 ""} { "Info" "ISCL_SCL_CELL_NAME" "led_show:L1\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_8_result_int\[0\]~10 " "Logic cell \"led_show:L1\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_8_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e2f.tdf" "add_sub_8_result_int\[0\]~10" { Text "C:/Users/m1899/Desktop/DDSProject/db/alt_u_div_e2f.tdf" 121 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1561877590693 ""} { "Info" "ISCL_SCL_CELL_NAME" "led_show:L1\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"led_show:L1\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e2f.tdf" "add_sub_9_result_int\[0\]~10" { Text "C:/Users/m1899/Desktop/DDSProject/db/alt_u_div_e2f.tdf" 126 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1561877590693 ""} { "Info" "ISCL_SCL_CELL_NAME" "led_show:L1\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"led_show:L1\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e2f.tdf" "add_sub_10_result_int\[0\]~10" { Text "C:/Users/m1899/Desktop/DDSProject/db/alt_u_div_e2f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1561877590693 ""} { "Info" "ISCL_SCL_CELL_NAME" "led_show:L1\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"led_show:L1\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e2f.tdf" "add_sub_11_result_int\[0\]~10" { Text "C:/Users/m1899/Desktop/DDSProject/db/alt_u_div_e2f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1561877590693 ""} { "Info" "ISCL_SCL_CELL_NAME" "led_show:L1\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"led_show:L1\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e2f.tdf" "add_sub_12_result_int\[0\]~10" { Text "C:/Users/m1899/Desktop/DDSProject/db/alt_u_div_e2f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1561877590693 ""} { "Info" "ISCL_SCL_CELL_NAME" "led_show:L1\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"led_show:L1\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e2f.tdf" "add_sub_13_result_int\[0\]~10" { Text "C:/Users/m1899/Desktop/DDSProject/db/alt_u_div_e2f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1561877590693 ""} { "Info" "ISCL_SCL_CELL_NAME" "led_show:L1\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"led_show:L1\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e2f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/m1899/Desktop/DDSProject/db/alt_u_div_e2f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1561877590693 ""} { "Info" "ISCL_SCL_CELL_NAME" "led_show:L1\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"led_show:L1\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e2f.tdf" "add_sub_15_result_int\[0\]~10" { Text "C:/Users/m1899/Desktop/DDSProject/db/alt_u_div_e2f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1561877590693 ""} { "Info" "ISCL_SCL_CELL_NAME" "led_show:L1\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"led_show:L1\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e2f.tdf" "add_sub_16_result_int\[0\]~10" { Text "C:/Users/m1899/Desktop/DDSProject/db/alt_u_div_e2f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1561877590693 ""} { "Info" "ISCL_SCL_CELL_NAME" "led_show:L1\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"led_show:L1\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e2f.tdf" "add_sub_17_result_int\[0\]~10" { Text "C:/Users/m1899/Desktop/DDSProject/db/alt_u_div_e2f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1561877590693 ""} { "Info" "ISCL_SCL_CELL_NAME" "led_show:L1\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"led_show:L1\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e2f.tdf" "add_sub_18_result_int\[0\]~10" { Text "C:/Users/m1899/Desktop/DDSProject/db/alt_u_div_e2f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1561877590693 ""} { "Info" "ISCL_SCL_CELL_NAME" "led_show:L1\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"led_show:L1\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e2f.tdf" "add_sub_19_result_int\[0\]~10" { Text "C:/Users/m1899/Desktop/DDSProject/db/alt_u_div_e2f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1561877590693 ""} { "Info" "ISCL_SCL_CELL_NAME" "led_show:L1\|lpm_divide:Mod1\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_20_result_int\[0\]~0 " "Logic cell \"led_show:L1\|lpm_divide:Mod1\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_20_result_int\[0\]~0\"" {  } { { "db/alt_u_div_e2f.tdf" "add_sub_20_result_int\[0\]~0" { Text "C:/Users/m1899/Desktop/DDSProject/db/alt_u_div_e2f.tdf" 91 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1561877590693 ""} { "Info" "ISCL_SCL_CELL_NAME" "led_show:L1\|lpm_divide:Mod1\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"led_show:L1\|lpm_divide:Mod1\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e2f.tdf" "add_sub_6_result_int\[0\]~10" { Text "C:/Users/m1899/Desktop/DDSProject/db/alt_u_div_e2f.tdf" 111 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1561877590693 ""} { "Info" "ISCL_SCL_CELL_NAME" "led_show:L1\|lpm_divide:Mod1\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_7_result_int\[0\]~10 " "Logic cell \"led_show:L1\|lpm_divide:Mod1\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_7_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e2f.tdf" "add_sub_7_result_int\[0\]~10" { Text "C:/Users/m1899/Desktop/DDSProject/db/alt_u_div_e2f.tdf" 116 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1561877590693 ""} { "Info" "ISCL_SCL_CELL_NAME" "led_show:L1\|lpm_divide:Mod1\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_8_result_int\[0\]~10 " "Logic cell \"led_show:L1\|lpm_divide:Mod1\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_8_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e2f.tdf" "add_sub_8_result_int\[0\]~10" { Text "C:/Users/m1899/Desktop/DDSProject/db/alt_u_div_e2f.tdf" 121 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1561877590693 ""} { "Info" "ISCL_SCL_CELL_NAME" "led_show:L1\|lpm_divide:Mod1\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"led_show:L1\|lpm_divide:Mod1\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e2f.tdf" "add_sub_9_result_int\[0\]~10" { Text "C:/Users/m1899/Desktop/DDSProject/db/alt_u_div_e2f.tdf" 126 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1561877590693 ""} { "Info" "ISCL_SCL_CELL_NAME" "led_show:L1\|lpm_divide:Mod1\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"led_show:L1\|lpm_divide:Mod1\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e2f.tdf" "add_sub_10_result_int\[0\]~10" { Text "C:/Users/m1899/Desktop/DDSProject/db/alt_u_div_e2f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1561877590693 ""} { "Info" "ISCL_SCL_CELL_NAME" "led_show:L1\|lpm_divide:Mod1\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"led_show:L1\|lpm_divide:Mod1\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e2f.tdf" "add_sub_11_result_int\[0\]~10" { Text "C:/Users/m1899/Desktop/DDSProject/db/alt_u_div_e2f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1561877590693 ""} { "Info" "ISCL_SCL_CELL_NAME" "led_show:L1\|lpm_divide:Mod1\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"led_show:L1\|lpm_divide:Mod1\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e2f.tdf" "add_sub_12_result_int\[0\]~10" { Text "C:/Users/m1899/Desktop/DDSProject/db/alt_u_div_e2f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1561877590693 ""} { "Info" "ISCL_SCL_CELL_NAME" "led_show:L1\|lpm_divide:Mod1\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"led_show:L1\|lpm_divide:Mod1\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e2f.tdf" "add_sub_13_result_int\[0\]~10" { Text "C:/Users/m1899/Desktop/DDSProject/db/alt_u_div_e2f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1561877590693 ""} { "Info" "ISCL_SCL_CELL_NAME" "led_show:L1\|lpm_divide:Mod1\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"led_show:L1\|lpm_divide:Mod1\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e2f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/m1899/Desktop/DDSProject/db/alt_u_div_e2f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1561877590693 ""} { "Info" "ISCL_SCL_CELL_NAME" "led_show:L1\|lpm_divide:Mod1\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"led_show:L1\|lpm_divide:Mod1\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e2f.tdf" "add_sub_15_result_int\[0\]~10" { Text "C:/Users/m1899/Desktop/DDSProject/db/alt_u_div_e2f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1561877590693 ""} { "Info" "ISCL_SCL_CELL_NAME" "led_show:L1\|lpm_divide:Mod1\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"led_show:L1\|lpm_divide:Mod1\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e2f.tdf" "add_sub_16_result_int\[0\]~10" { Text "C:/Users/m1899/Desktop/DDSProject/db/alt_u_div_e2f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1561877590693 ""} { "Info" "ISCL_SCL_CELL_NAME" "led_show:L1\|lpm_divide:Mod1\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"led_show:L1\|lpm_divide:Mod1\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e2f.tdf" "add_sub_17_result_int\[0\]~10" { Text "C:/Users/m1899/Desktop/DDSProject/db/alt_u_div_e2f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1561877590693 ""} { "Info" "ISCL_SCL_CELL_NAME" "led_show:L1\|lpm_divide:Mod1\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"led_show:L1\|lpm_divide:Mod1\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e2f.tdf" "add_sub_18_result_int\[0\]~10" { Text "C:/Users/m1899/Desktop/DDSProject/db/alt_u_div_e2f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1561877590693 ""} { "Info" "ISCL_SCL_CELL_NAME" "led_show:L1\|lpm_divide:Mod1\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"led_show:L1\|lpm_divide:Mod1\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e2f.tdf" "add_sub_19_result_int\[0\]~10" { Text "C:/Users/m1899/Desktop/DDSProject/db/alt_u_div_e2f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1561877590693 ""} { "Info" "ISCL_SCL_CELL_NAME" "led_show:L1\|lpm_divide:Div2\|lpm_divide_tfm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_13_result_int\[3\]~22 " "Logic cell \"led_show:L1\|lpm_divide:Div2\|lpm_divide_tfm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_13_result_int\[3\]~22\"" {  } { { "db/alt_u_div_g5f.tdf" "add_sub_13_result_int\[3\]~22" { Text "C:/Users/m1899/Desktop/DDSProject/db/alt_u_div_g5f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1561877590693 ""} { "Info" "ISCL_SCL_CELL_NAME" "led_show:L1\|lpm_divide:Div2\|lpm_divide_tfm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_13_result_int\[2\]~24 " "Logic cell \"led_show:L1\|lpm_divide:Div2\|lpm_divide_tfm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_13_result_int\[2\]~24\"" {  } { { "db/alt_u_div_g5f.tdf" "add_sub_13_result_int\[2\]~24" { Text "C:/Users/m1899/Desktop/DDSProject/db/alt_u_div_g5f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1561877590693 ""} { "Info" "ISCL_SCL_CELL_NAME" "led_show:L1\|lpm_divide:Div2\|lpm_divide_tfm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_13_result_int\[1\]~26 " "Logic cell \"led_show:L1\|lpm_divide:Div2\|lpm_divide_tfm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_13_result_int\[1\]~26\"" {  } { { "db/alt_u_div_g5f.tdf" "add_sub_13_result_int\[1\]~26" { Text "C:/Users/m1899/Desktop/DDSProject/db/alt_u_div_g5f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1561877590693 ""} { "Info" "ISCL_SCL_CELL_NAME" "led_show:L1\|lpm_divide:Div2\|lpm_divide_tfm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_13_result_int\[0\]~28 " "Logic cell \"led_show:L1\|lpm_divide:Div2\|lpm_divide_tfm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_13_result_int\[0\]~28\"" {  } { { "db/alt_u_div_g5f.tdf" "add_sub_13_result_int\[0\]~28" { Text "C:/Users/m1899/Desktop/DDSProject/db/alt_u_div_g5f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1561877590693 ""} { "Info" "ISCL_SCL_CELL_NAME" "led_show:L1\|lpm_divide:Div2\|lpm_divide_tfm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_14_result_int\[0\]~30 " "Logic cell \"led_show:L1\|lpm_divide:Div2\|lpm_divide_tfm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_14_result_int\[0\]~30\"" {  } { { "db/alt_u_div_g5f.tdf" "add_sub_14_result_int\[0\]~30" { Text "C:/Users/m1899/Desktop/DDSProject/db/alt_u_div_g5f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1561877590693 ""} { "Info" "ISCL_SCL_CELL_NAME" "led_show:L1\|lpm_divide:Div2\|lpm_divide_tfm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_15_result_int\[0\]~30 " "Logic cell \"led_show:L1\|lpm_divide:Div2\|lpm_divide_tfm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_15_result_int\[0\]~30\"" {  } { { "db/alt_u_div_g5f.tdf" "add_sub_15_result_int\[0\]~30" { Text "C:/Users/m1899/Desktop/DDSProject/db/alt_u_div_g5f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1561877590693 ""} { "Info" "ISCL_SCL_CELL_NAME" "led_show:L1\|lpm_divide:Div2\|lpm_divide_tfm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_16_result_int\[0\]~30 " "Logic cell \"led_show:L1\|lpm_divide:Div2\|lpm_divide_tfm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_g5f:divider\|add_sub_16_result_int\[0\]~30\"" {  } { { "db/alt_u_div_g5f.tdf" "add_sub_16_result_int\[0\]~30" { Text "C:/Users/m1899/Desktop/DDSProject/db/alt_u_div_g5f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1561877590693 ""} { "Info" "ISCL_SCL_CELL_NAME" "led_show:L1\|lpm_divide:Mod0\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_20_result_int\[0\]~0 " "Logic cell \"led_show:L1\|lpm_divide:Mod0\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_20_result_int\[0\]~0\"" {  } { { "db/alt_u_div_e2f.tdf" "add_sub_20_result_int\[0\]~0" { Text "C:/Users/m1899/Desktop/DDSProject/db/alt_u_div_e2f.tdf" 91 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1561877590693 ""} { "Info" "ISCL_SCL_CELL_NAME" "led_show:L1\|lpm_divide:Mod0\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_3_result_int\[0\]~8 " "Logic cell \"led_show:L1\|lpm_divide:Mod0\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_3_result_int\[0\]~8\"" {  } { { "db/alt_u_div_e2f.tdf" "add_sub_3_result_int\[0\]~8" { Text "C:/Users/m1899/Desktop/DDSProject/db/alt_u_div_e2f.tdf" 96 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1561877590693 ""} { "Info" "ISCL_SCL_CELL_NAME" "led_show:L1\|lpm_divide:Mod0\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_4_result_int\[0\]~10 " "Logic cell \"led_show:L1\|lpm_divide:Mod0\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_4_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e2f.tdf" "add_sub_4_result_int\[0\]~10" { Text "C:/Users/m1899/Desktop/DDSProject/db/alt_u_div_e2f.tdf" 101 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1561877590693 ""} { "Info" "ISCL_SCL_CELL_NAME" "led_show:L1\|lpm_divide:Mod0\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_5_result_int\[0\]~10 " "Logic cell \"led_show:L1\|lpm_divide:Mod0\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_5_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e2f.tdf" "add_sub_5_result_int\[0\]~10" { Text "C:/Users/m1899/Desktop/DDSProject/db/alt_u_div_e2f.tdf" 106 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1561877590693 ""} { "Info" "ISCL_SCL_CELL_NAME" "led_show:L1\|lpm_divide:Mod0\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"led_show:L1\|lpm_divide:Mod0\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e2f.tdf" "add_sub_6_result_int\[0\]~10" { Text "C:/Users/m1899/Desktop/DDSProject/db/alt_u_div_e2f.tdf" 111 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1561877590693 ""} { "Info" "ISCL_SCL_CELL_NAME" "led_show:L1\|lpm_divide:Mod0\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_7_result_int\[0\]~10 " "Logic cell \"led_show:L1\|lpm_divide:Mod0\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_7_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e2f.tdf" "add_sub_7_result_int\[0\]~10" { Text "C:/Users/m1899/Desktop/DDSProject/db/alt_u_div_e2f.tdf" 116 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1561877590693 ""} { "Info" "ISCL_SCL_CELL_NAME" "led_show:L1\|lpm_divide:Mod0\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_8_result_int\[0\]~10 " "Logic cell \"led_show:L1\|lpm_divide:Mod0\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_8_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e2f.tdf" "add_sub_8_result_int\[0\]~10" { Text "C:/Users/m1899/Desktop/DDSProject/db/alt_u_div_e2f.tdf" 121 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1561877590693 ""} { "Info" "ISCL_SCL_CELL_NAME" "led_show:L1\|lpm_divide:Mod0\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"led_show:L1\|lpm_divide:Mod0\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e2f.tdf" "add_sub_9_result_int\[0\]~10" { Text "C:/Users/m1899/Desktop/DDSProject/db/alt_u_div_e2f.tdf" 126 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1561877590693 ""} { "Info" "ISCL_SCL_CELL_NAME" "led_show:L1\|lpm_divide:Mod0\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"led_show:L1\|lpm_divide:Mod0\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e2f.tdf" "add_sub_10_result_int\[0\]~10" { Text "C:/Users/m1899/Desktop/DDSProject/db/alt_u_div_e2f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1561877590693 ""} { "Info" "ISCL_SCL_CELL_NAME" "led_show:L1\|lpm_divide:Mod0\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"led_show:L1\|lpm_divide:Mod0\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e2f.tdf" "add_sub_11_result_int\[0\]~10" { Text "C:/Users/m1899/Desktop/DDSProject/db/alt_u_div_e2f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1561877590693 ""} { "Info" "ISCL_SCL_CELL_NAME" "led_show:L1\|lpm_divide:Mod0\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"led_show:L1\|lpm_divide:Mod0\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e2f.tdf" "add_sub_12_result_int\[0\]~10" { Text "C:/Users/m1899/Desktop/DDSProject/db/alt_u_div_e2f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1561877590693 ""} { "Info" "ISCL_SCL_CELL_NAME" "led_show:L1\|lpm_divide:Mod0\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"led_show:L1\|lpm_divide:Mod0\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e2f.tdf" "add_sub_13_result_int\[0\]~10" { Text "C:/Users/m1899/Desktop/DDSProject/db/alt_u_div_e2f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1561877590693 ""} { "Info" "ISCL_SCL_CELL_NAME" "led_show:L1\|lpm_divide:Mod0\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"led_show:L1\|lpm_divide:Mod0\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e2f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/m1899/Desktop/DDSProject/db/alt_u_div_e2f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1561877590693 ""} { "Info" "ISCL_SCL_CELL_NAME" "led_show:L1\|lpm_divide:Mod0\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"led_show:L1\|lpm_divide:Mod0\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e2f.tdf" "add_sub_15_result_int\[0\]~10" { Text "C:/Users/m1899/Desktop/DDSProject/db/alt_u_div_e2f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1561877590693 ""} { "Info" "ISCL_SCL_CELL_NAME" "led_show:L1\|lpm_divide:Mod0\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"led_show:L1\|lpm_divide:Mod0\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e2f.tdf" "add_sub_16_result_int\[0\]~10" { Text "C:/Users/m1899/Desktop/DDSProject/db/alt_u_div_e2f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1561877590693 ""} { "Info" "ISCL_SCL_CELL_NAME" "led_show:L1\|lpm_divide:Mod0\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"led_show:L1\|lpm_divide:Mod0\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e2f.tdf" "add_sub_17_result_int\[0\]~10" { Text "C:/Users/m1899/Desktop/DDSProject/db/alt_u_div_e2f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1561877590693 ""} { "Info" "ISCL_SCL_CELL_NAME" "led_show:L1\|lpm_divide:Mod0\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"led_show:L1\|lpm_divide:Mod0\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e2f.tdf" "add_sub_18_result_int\[0\]~10" { Text "C:/Users/m1899/Desktop/DDSProject/db/alt_u_div_e2f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1561877590693 ""} { "Info" "ISCL_SCL_CELL_NAME" "led_show:L1\|lpm_divide:Mod0\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"led_show:L1\|lpm_divide:Mod0\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e2f.tdf" "add_sub_19_result_int\[0\]~10" { Text "C:/Users/m1899/Desktop/DDSProject/db/alt_u_div_e2f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1561877590693 ""} { "Info" "ISCL_SCL_CELL_NAME" "led_show:L1\|lpm_divide:Div3\|lpm_divide_2gm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_n5f:divider\|add_sub_16_result_int\[4\]~26 " "Logic cell \"led_show:L1\|lpm_divide:Div3\|lpm_divide_2gm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_n5f:divider\|add_sub_16_result_int\[4\]~26\"" {  } { { "db/alt_u_div_n5f.tdf" "add_sub_16_result_int\[4\]~26" { Text "C:/Users/m1899/Desktop/DDSProject/db/alt_u_div_n5f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1561877590693 ""} { "Info" "ISCL_SCL_CELL_NAME" "led_show:L1\|lpm_divide:Div3\|lpm_divide_2gm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_n5f:divider\|add_sub_16_result_int\[3\]~28 " "Logic cell \"led_show:L1\|lpm_divide:Div3\|lpm_divide_2gm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_n5f:divider\|add_sub_16_result_int\[3\]~28\"" {  } { { "db/alt_u_div_n5f.tdf" "add_sub_16_result_int\[3\]~28" { Text "C:/Users/m1899/Desktop/DDSProject/db/alt_u_div_n5f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1561877590693 ""} { "Info" "ISCL_SCL_CELL_NAME" "led_show:L1\|lpm_divide:Div3\|lpm_divide_2gm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_n5f:divider\|add_sub_16_result_int\[2\]~30 " "Logic cell \"led_show:L1\|lpm_divide:Div3\|lpm_divide_2gm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_n5f:divider\|add_sub_16_result_int\[2\]~30\"" {  } { { "db/alt_u_div_n5f.tdf" "add_sub_16_result_int\[2\]~30" { Text "C:/Users/m1899/Desktop/DDSProject/db/alt_u_div_n5f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1561877590693 ""} { "Info" "ISCL_SCL_CELL_NAME" "led_show:L1\|lpm_divide:Div3\|lpm_divide_2gm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_n5f:divider\|add_sub_16_result_int\[1\]~32 " "Logic cell \"led_show:L1\|lpm_divide:Div3\|lpm_divide_2gm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_n5f:divider\|add_sub_16_result_int\[1\]~32\"" {  } { { "db/alt_u_div_n5f.tdf" "add_sub_16_result_int\[1\]~32" { Text "C:/Users/m1899/Desktop/DDSProject/db/alt_u_div_n5f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1561877590693 ""} { "Info" "ISCL_SCL_CELL_NAME" "led_show:L1\|lpm_divide:Mod4\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_20_result_int\[0\]~0 " "Logic cell \"led_show:L1\|lpm_divide:Mod4\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_20_result_int\[0\]~0\"" {  } { { "db/alt_u_div_e2f.tdf" "add_sub_20_result_int\[0\]~0" { Text "C:/Users/m1899/Desktop/DDSProject/db/alt_u_div_e2f.tdf" 91 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1561877590693 ""} { "Info" "ISCL_SCL_CELL_NAME" "led_show:L1\|lpm_divide:Mod4\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"led_show:L1\|lpm_divide:Mod4\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e2f.tdf" "add_sub_19_result_int\[0\]~10" { Text "C:/Users/m1899/Desktop/DDSProject/db/alt_u_div_e2f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1561877590693 ""} { "Info" "ISCL_SCL_CELL_NAME" "led_show:L1\|lpm_divide:Mod3\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"led_show:L1\|lpm_divide:Mod3\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e2f.tdf" "add_sub_16_result_int\[0\]~10" { Text "C:/Users/m1899/Desktop/DDSProject/db/alt_u_div_e2f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1561877590693 ""} { "Info" "ISCL_SCL_CELL_NAME" "led_show:L1\|lpm_divide:Mod3\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"led_show:L1\|lpm_divide:Mod3\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e2f.tdf" "add_sub_17_result_int\[0\]~10" { Text "C:/Users/m1899/Desktop/DDSProject/db/alt_u_div_e2f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1561877590693 ""} { "Info" "ISCL_SCL_CELL_NAME" "led_show:L1\|lpm_divide:Mod3\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"led_show:L1\|lpm_divide:Mod3\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e2f.tdf" "add_sub_18_result_int\[0\]~10" { Text "C:/Users/m1899/Desktop/DDSProject/db/alt_u_div_e2f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1561877590693 ""} { "Info" "ISCL_SCL_CELL_NAME" "led_show:L1\|lpm_divide:Mod3\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"led_show:L1\|lpm_divide:Mod3\|lpm_divide_f6m:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e2f.tdf" "add_sub_19_result_int\[0\]~10" { Text "C:/Users/m1899/Desktop/DDSProject/db/alt_u_div_e2f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1561877590693 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 0 1561877590693 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3666 " "Implemented 3666 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 0 1561877590708 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 0 1561877590708 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3590 " "Implemented 3590 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 0 1561877590708 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 0 1561877590708 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 0 1561877590708 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 84 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 84 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4626 " "Peak virtual memory: 4626 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 0 1561877590840 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 30 14:53:10 2019 " "Processing ended: Sun Jun 30 14:53:10 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 0 1561877590840 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 0 1561877590840 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 0 1561877590840 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 0 1561877590840 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 2 1561877583201 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 2 1561877583201 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 30 14:53:03 2019 " "Processing started: Sun Jun 30 14:53:03 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 2 1561877583201 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 2 1561877583201 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --parallel=1 --helper=2 --partition=sld_hub:auto_hub DirectDigitalSynthesizer -c DirectDigitalSynthesizer " "Command: quartus_map --parallel=1 --helper=2 --partition=sld_hub:auto_hub DirectDigitalSynthesizer -c DirectDigitalSynthesizer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 2 1561877583201 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "sld_hub:auto_hub " "Starting Logic Optimization and Technology Mapping for Partition sld_hub:auto_hub" {  } {  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Quartus II" 0 2 1561877583956 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/programfiles/altera/13.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/programfiles/altera/13.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 2 1561877583972 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 2 1561877583972 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/programfiles/altera/13.0/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1561877584035 "|top|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 2 1561877584035 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "201 " "Implemented 201 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 2 1561877584289 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 2 1561877584289 ""} { "Info" "ICUT_CUT_TM_LCELLS" "145 " "Implemented 145 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 2 1561877584289 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 2 1561877584289 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4592 " "Peak virtual memory: 4592 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 2 1561877584336 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 30 14:53:04 2019 " "Processing ended: Sun Jun 30 14:53:04 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 2 1561877584336 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 2 1561877584336 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 2 1561877584336 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 2 1561877584336 ""}
{ "Info" "IQSYN_PARALLEL_SYNTHESIS_SUCCESS" "" "Finished parallel synthesis of all partitions" {  } {  } 0 281038 "Finished parallel synthesis of all partitions" 0 0 "Quartus II" 0 -1 1561877591442 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/m1899/Desktop/DDSProject/output_files/DirectDigitalSynthesizer.map.smsg " "Generated suppressed messages file C:/Users/m1899/Desktop/DDSProject/output_files/DirectDigitalSynthesizer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1561877591595 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 114 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 114 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4682 " "Peak virtual memory: 4682 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1561877591843 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 30 14:53:11 2019 " "Processing ended: Sun Jun 30 14:53:11 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1561877591843 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1561877591843 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1561877591843 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1561877591843 ""}
