site_name: BoxLambda Documentation
theme:
    name: readthedocs
    collapse_navigation: False
    titles_only: False
nav:
    - About: index.md
    - Terms and Abbreviations: terms-and-abbreviations.md
    - Goals and Requirement Analysis: goals-and-requirement-analysis.md
    - Architecture: architecture.md
    - Components:
        - Wishbone Interconnect: components_wb_interconnect.md
        - RISCV Ibex Processor: components_ibex.md
        - RISCV-DBG Debug Core: components_riscv_dbg.md
        - LiteDRAM Memory Controller: components_litedram.md
        - VERA (Wishbone) Graphics: components_vera.md
        - Storage: components_storage.md
        - Sound: components_sound.md
        - DMA: components_dma.md
        - Serial Port: components_serial.md
        - I2C: components_i2c.md
        - Miscellaneous: components_misc.md
    - Clocks and Reset: clocks_and_reset.md
    - Interrupts: interrupts.md
    - Estimated FPGA Utilization: estimated-fpga-utilization.md
    - Git Workflow: git-workflow.md
    - The Build System and Directory Layout: build-system.md
    - The Test Bench: test-bench.md
    - Software: software.md
    - Installation and Test Builds: installation-and-test-builds.md
