URL: ftp://ftp.eecs.umich.edu/groups/gasm/dlx.ps
Refering-URL: http://www.eecs.umich.edu/gasm/papers.html
Root-URL: http://www.cs.umich.edu
Email: (boerger,mazzanti@di.unipi.it)  
Title: A Practical Method for Rigorously Controllable Hardware Design  
Author: E. Borger and S. Mazzanti 
Date: 2  
Address: Corso Italia, 40, 56125 Pisa, Italy  
Affiliation: Universita di Pisa, Dipartimento di Informatica,  
Abstract: We describe a method for rigorously specifying and verifying the control of pipelined microprocessors which can be used by the hardware designer for a precise documentation and justification of the correctness of his design techniques. We proceed by successively refining a one-instruction-at-a-time-view of a RISC processor to a description of its pipelined implementation; the structure of the refinement hierarchy is determined by standard instruction pipelining principles (grouped following the kind of conflict they are designed to avoid: structural hazards, data hazards and control hazards). We illustrate our approach through a formal specification with correctness proof of Hennessy and Patterson's RISC processor DLX but the method can be extended to complex commercial microprocessor design where traditional or purely automatic methods do not scale up. The specification method supports incremental design techniques; the modular proof method offers reusing proofs and supports the designer's intuitive reasoning, in particular "local" argumentations typical for upgrading and optimizing machines. Since our models come in the form of Abstract State Machines, they can be made executable by ASM interpreters and can thereby be used for prototypical simulations.
Abstract-found: 1
Intro-found: 1
Reference: [AL95] <author> M.Aagaard and M.Leeser. </author> <title> Reasoning About Pipelines with Structural Hazards, </title> <publisher> Springer LNCS 901, </publisher> <year> 1995. </year>
Reference: [A95] <author> W. Ahrendt. </author> <title> Von PROLOG zur WAM, Verifikation der Prozedurubersetzung mit KIV. </title> <type> Diploma thesis, </type> <institution> University of Karlsruhe, </institution> <month> December </month> <year> 1995, </year> <month> pp.115. </month>
Reference: [ALLSW94] <author> T.Arora, T.Leung, K.Levitt, T.Schubert, and P.Windley: </author> <title> Report on the UCD microcoded Viper verification project. </title> <publisher> Springer LNCS 780, </publisher> <year> 1994, </year> <pages> 239-252. </pages>
Reference: [Be93] <author> D.L.Beatty. </author> <title> A Methodology for Formal Hardware Verification, with Application to Microprocessors. </title> <type> PhD thesis, </type> <institution> School of CS, </institution> <address> CMU, </address> <month> Aug. </month> <year> 1993. </year>
Reference: [Bo95] <author> E. Borger. </author> <title> Why use evolving algebras for hardware and software engineering. </title> <editor> in: M. Bartosek, J. Staudek, J. Wiedermann (Eds), SOFSEM'95, </editor> <publisher> Springer LNCS 1012, </publisher> <year> 1995, </year> <pages> 236-271. </pages>
Reference-contexts: The models we define are Abstract State Machines in the sense of Gurevich and therefore can be (implemented and) executed using ASM interpreters, providing the possibility to use the models as prototypes for simulation (see also the discussion of the falsifiability property of ASM prototypes in <ref> [Bo95] </ref>). Using ASMs is economical and quickly learnt: it requires no special theoretical training and directly supports the designer's operational view at the appropriate level of abstraction.
Reference: [BoDC95] <author> E. Borger and G. Del Castillo. </author> <title> A formal method for provably correct com-position of a real-life processor out of basic components (The APE100 reverse engineering project). </title> <booktitle> In: Proc. First IEEE International Conference Engineering of Complex Computer Systems (ICECCS'96). IEEE Comp. </booktitle> <publisher> Soc. Press, </publisher> <address> Los Alamitos CA, </address> <year> 1995, </year> <pages> 145-148. </pages>
Reference-contexts: We have given some hints indicating that the approach to hardware design and analysis proposed in this paper and in <ref> [BoDC95] </ref> can also be turned into a practical framework which can be used by the computer architect to formulate and analyse hardware/software co-design problems in a rigorous yet transparent way. Acknowledgement.
Reference: [BD95] <author> E. Borger and I. Durdanovic. </author> <title> Correctness of Compiling Occam to Transputer Code. in: </title> <journal> Computer Journal 39, </journal> <year> 1996, </year> <pages> 52-92. </pages>
Reference: [BM96] <author> E. Borger and S. Mazzzanti. </author> <title> A Correctness Proof for Pipelinening in RISC Architectures DIMACS Technical Report 96-22, </title> <month> July </month> <year> 1996, </year> <month> pp.60. </month>
Reference: [BR95] <author> E. Borger and D. Rosenzweig. </author> <title> The WAM Definition and Compiler Correctness. in: Logic Programming: Formal Methods and Practical Applications (C.Beierle, </title> <editor> L.Plumer, Eds.), </editor> <publisher> Elsevier Science, </publisher> <year> 1995, </year> <note> 20-90 (chapter 2). </note>
Reference: [Bow87] <author> J.P.Bowen. </author> <title> Formal specifacation and documentation of microprocessor instruction sets. </title> <booktitle> In: Microprocessing and Microprogramming 21, </booktitle> <pages> 223-230, </pages> <year> 1987. </year>
Reference: [BB93] <author> O. Buckow and J. </author> <type> Bormann. </type> <institution> Formale Spezifikation und Verifikation eines SPARC-kompatiblen Prozessors mit einem interaktiven Beweissystem, Siemens Research and Development, Munchen 1993. </institution>
Reference: [BD94] <author> J.R. Burch and D.L.Dill. </author> <title> Automatic verification of pipelined microprocessor control. </title> <booktitle> Conf. on Computer-Aided Verification, </booktitle> <year> 1994. </year>
Reference-contexts: Applications of the method become really interesting where mechanical tool oriented methods face intrinsic limitations (see for example the "major bottleneck" for model checking techniques, identified in <ref> [BD94] </ref> as the computational efficiency of logical decision procedures).
Reference: [C88] <author> J.A. Cohn. </author> <title> A proof of correctness of the VIPER microprocessor: The first level. </title> <editor> In G.Birtwhistle and P.Subrahmanyam, editors, </editor> <title> VLSI Specification, Verification, </title> <booktitle> and Synthesis, </booktitle> <pages> pages 27-72. </pages> <publisher> Kluwer Academic Publisher, </publisher> <year> 1988. </year>
Reference: [C89] <author> J.A. Cohn. </author> <title> Correctness properties of the Viper block model: The second level. </title> <editor> In: G.Birtwistle, editor, </editor> <booktitle> Proceedings of the 1988 Design Verification Conference. </booktitle> <publisher> Springer-Verlag, </publisher> <year> 1989. </year>
Reference: [Cy93] <author> D.Cyrluk. </author> <title> Microprocessor verification in PVS: A methodology and simple example. </title> <type> Technical Report SRI-CSL-93-12, </type> <institution> SRI CS Lab, </institution> <year> 1993. </year>
Reference: [Cy95] <author> D.Cyrluk. </author> <title> A PVS specification, implementation and verification of DLX. SRI, </title> <type> Palo Alto (Oral Communication). </type>
Reference: [Deho94] <author> M. Dehof. </author> <title> Formale Spezifikation und Verifikation des DLX-RISC-Prozessors. </title> <type> Diploma Thesis, </type> <institution> Inst. f. Technik der Informationsverarbeitung, University of Karlsruhe, </institution> <month> August </month> <year> 1994. </year>
Reference: [DeTa94] <author> M. Dehof and S. Tahar. </author> <title> Implementierung des DLX-RISC-Prozessors in einer Standardezellen-Entwurfsumgebung, </title> <type> Technical Report No. </type> <institution> SBF 358-C2-9/94, Institute of Computer Design and Fault Tolerance, University of Karlsruhe, Germany, </institution> <month> March </month> <year> 1994. </year>
Reference: [G95] <author> Y. Gurevich. </author> <title> Evolving Algebras 1993: Lipari Guide. In: Specification and validation methods, </title> <editor> Ed. E. Borger, </editor> <publisher> Oxford University Press, </publisher> <year> 1995. </year>
Reference: [HMC94] <author> E. Harcourt, J.Mauney, and T.Cook. </author> <title> From processor timing specifications to static instruction scheduling. </title> <booktitle> In Static Analysis Symposium, </booktitle> <month> September </month> <year> 1994. </year>
Reference: [Hen93] <author> J.L. Hennessy. </author> <title> Designing a computer as a microprocessor: Experience and lessons from the MIPS 4000. </title> <booktitle> A lecture at the Symposium on Integrated Systems, </booktitle> <address> Seattle, Washington, </address> <month> March, </month> <year> 1993. </year>
Reference: [HP90] <author> J.L. Hennessy and D.A. Patterson. </author> <title> Computer Architecture: a Quantitative Approach Morgan Kaufman Publisher, </title> <note> 1990. Revised second edition 1996. </note>
Reference: [Her92] <author> J. Herbert. </author> <title> Incremental design and formal verification of microcoded microprocessor. </title> <editor> In V. Stavridou, T.F. Melham, and R.T. Boute, editors, </editor> <booktitle> Theorem Provers in Cicruit Design, Proocedings of the IFIP WG 10.2 International Working Conference, </booktitle> <address> Nijmegen, The Netherlands. </address> <publisher> North-Holland, </publisher> <month> June </month> <year> 1992. </year>
Reference: [Hug95] <author> J.Huggins. </author> <title> Kermit: specification and verification. In: Specification and valida-tion methods, </title> <editor> Ed. E. Borger, </editor> <publisher> Oxford University Press, </publisher> <year> 1995. </year>
Reference: [Hunt89] <author> W.A. Hunt. </author> <title> Microprocessor design verification. </title> <journal> Journal of Automated Reasoning, </journal> <volume> 5 </volume> <pages> 429-460, </pages> <year> 1989. </year>
Reference: [J88] <author> J.Joyce. </author> <title> Formal verification and implementation of a microprocessor. </title> <editor> In: G.Birtwhistle and P.A.Subrahmanyan (Eds), </editor> <title> VLSI specification, verification, and synthesis. </title> <publisher> Kluwer Ac. Press 1988. </publisher>
Reference: [J89] <author> J.Joyce. </author> <title> Multi-level verification of microprocessor-based systems. </title> <type> PhD thesis, </type> <address> Cambridge Dec. </address> <month> 89. </month>
Reference: [JBG86] <author> J.Joyce, G.Birtwistle, and M.Gordon. </author> <title> Proving a computer correct in higher order logic. </title> <type> TR 100, </type> <institution> Computer Lab., University of Cambridge, </institution> <year> 1986. </year>
Reference: [La79] <author> L.Lamport. </author> <title> How to make a multiprocessor computer that correctly executes multiprocess programs. </title> <journal> IEEE Trans. on Computers, </journal> <year> 1979, </year> <month> C-28,690-691. </month>
Reference: [LC91] <author> M.Langevin and E.Cerny. </author> <title> Verification of processor-like circuits. </title> <editor> In: P.Prinetto and P.Camurati (Eds), </editor> <booktitle> Advanced research Workshop on Correct Hardware Dwsign Methodologies, </booktitle> <month> June </month> <year> 1991. </year>
Reference: [P96] <author> C.Pusch. </author> <title> Verification of Compiler Correctness for the WAM. In: Proc. Theorem Proving in Higher Order Logics (TPHOL'97, </title> <publisher> Turku), Springer LNCS 1125, </publisher> <year> 1996. </year>
Reference: [Ro92] <author> A.W.Roscoe. </author> <title> Occam in the specification and verification of microprocessors. </title> <journal> Philosophical Transactions of the Royal Society of London, Series A: Physical Sciences and Engineering, </journal> <volume> 339(1652): </volume> <pages> 137-151, </pages> <address> Apr.15, </address> <year> 1992. </year>
Reference: [SGGH91] <author> J.B.Saxe, S.J.Garland, J.V.Guttag and J.J.Horning. </author> <title> Using transformations and verification in circuit design. </title> <type> TR 78, </type> <institution> DEC System Res. Center, </institution> <year> 1991. </year>
Reference: [SB90] <author> M. Srivas and M. Bickford. </author> <title> Formal verification af a pipelined microprocessor. </title> <journal> IEEE Software, </journal> <volume> 7(5) </volume> <pages> 52-64, </pages> <month> September </month> <year> 1990. </year>
Reference: [Ta95] <author> S.Tahar. </author> <title> Eine Methode zur formalen Verifikation von RISC-Prozessoren. </title> <note> Fortschrittberichte VDI, Reihe 10: Informatik/Kommunikationstechnik Nr. 350, VDI-Verlag, Dusseldorf 1995, pp.XIV+162. </note>
Reference: [TaKu93] <author> S.Tahar and R.Kumar. </author> <title> Towards a methodology for the formal hierarchical verification of RISC processors. </title> <booktitle> Proc. IEEE Int.Conf. on Computer Design (ICCD93), Cambridge/Mass; Oct.1993, </booktitle> <pages> pp. 58-62. </pages>
Reference: [TaKu94] <author> S.Tahar and R.Kumar. </author> <title> Implementational issues for verifying RISC-pipeline conflicts in HOL. </title> <publisher> Springer LNCS 859, </publisher> <year> 1994, </year> <pages> pp. 424-439. </pages>
Reference: [TaKu95] <author> S. Tahar and R.Kumar. </author> <title> A practical methodology for the formal verification of RISC processors. </title> <type> FZI TR Sept. 95, </type> <institution> Karlsruhe, </institution> <note> pp. iii+46. </note>
Reference-contexts: introduction of SW-constraints in <ref> [TaKu95] </ref>. in the FETCH-rule of DLX data as homonymous to the corresponding new up-date in the FETCH-rule of DLX ctrl .) The proof follows by induction on the lenght n of C from the following analogue of the DLX data -Lemma. DLX ctrl -Lemma.
Reference: [Win90] <author> P.J.Windley. </author> <title> A hierarchical methodology for verifying microprogrammed mir-coprocessors. </title> <booktitle> Proc. IEEE Symp. on Security and Privacy, </booktitle> <address> Oakland, </address> <month> May </month> <year> 1990, </year> <pages> pp. 345-357. </pages>
Reference: [Win94] <author> P.J. Windley. </author> <title> Formal modelling and verification of microprocessors. </title> <journal> IEEE Transactions on Computers, </journal> <year> 1994. </year>
Reference: [Windley94] <author> P.J. Windley. </author> <title> Specifying instruction-set architecture in HOL: a primer. </title> <publisher> Springer LNCS 859, </publisher> <year> 1994, </year> <pages> pp. 440-455. </pages>
Reference: [WC95] <author> P.J. </author> <title> Windley and M.L. Coe. A Correctness Model for Pipelined Microprocessors. </title> <publisher> Springer LNCS 901. </publisher>
References-found: 42

