Item(by='efferifick', descendants=None, kids=[25626012], score=None, time=1609708432, title=None, item_type='comment', url=None, parent=25623844, text='Not sure how realistic it would be, but I would like to see a RISC-V base core, and the FPGA implementing the extensions. Why? Because it would be cool! Also, I don&#x27;t really see a use case except for debugging compilers supporting multiple RISC-V extensions and what not.')