{"vcs1":{"timestamp_begin":1695530166.694402861, "rt":18.12, "ut":16.29, "st":0.71}}
{"vcselab":{"timestamp_begin":1695530184.913212755, "rt":1.72, "ut":0.46, "st":0.18}}
{"link":{"timestamp_begin":1695530186.708033675, "rt":0.47, "ut":0.29, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1695530165.923414530}
{"VCS_COMP_START_TIME": 1695530165.923414530}
{"VCS_COMP_END_TIME": 1695530187.368049668}
{"VCS_USER_OPTIONS": "-full64 -debug_access+r -sverilog +acc +vpi +incdir+/home/hitesh.patel/UVM/UVM_1.2/src /home/hitesh.patel/UVM/UVM_1.2/src/uvm.sv /home/hitesh.patel/UVM/UVM_1.2/src/dpi/uvm_dpi.cc -CFLAGS -DVCS ../TOP/ei_tdp_ram_top.sv -f compile.f +define+UVM_REPORT_DISABLE_FILE_LINE"}
{"vcs1": {"peak_mem": 386628}}
{"stitch_vcselab": {"peak_mem": 227832}}
