// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="Layer3_Pooling,hls_ip_2018_3,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xazu3eg-sfvc784-1-i,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=4.433000,HLS_SYN_LAT=179,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=1576,HLS_SYN_LUT=1945,HLS_VERSION=2018_3}" *)

module Layer3_Pooling (
        ap_clk,
        ap_rst_n,
        a_Data_TDATA,
        a_Data_TVALID,
        a_Data_TREADY,
        Pa_Data_TDATA,
        Pa_Data_TVALID,
        Pa_Data_TREADY
);

parameter    ap_ST_fsm_state1 = 12'd1;
parameter    ap_ST_fsm_state2 = 12'd2;
parameter    ap_ST_fsm_state3 = 12'd4;
parameter    ap_ST_fsm_state4 = 12'd8;
parameter    ap_ST_fsm_state5 = 12'd16;
parameter    ap_ST_fsm_state6 = 12'd32;
parameter    ap_ST_fsm_state7 = 12'd64;
parameter    ap_ST_fsm_state8 = 12'd128;
parameter    ap_ST_fsm_state9 = 12'd256;
parameter    ap_ST_fsm_state10 = 12'd512;
parameter    ap_ST_fsm_pp3_stage0 = 12'd1024;
parameter    ap_ST_fsm_state14 = 12'd2048;

input   ap_clk;
input   ap_rst_n;
input  [31:0] a_Data_TDATA;
input   a_Data_TVALID;
output   a_Data_TREADY;
output  [31:0] Pa_Data_TDATA;
output   Pa_Data_TVALID;
input   Pa_Data_TREADY;

 reg    ap_rst_n_inv;
reg   [31:0] a_Data_0_data_out;
wire    a_Data_0_vld_in;
wire    a_Data_0_vld_out;
wire    a_Data_0_ack_in;
reg    a_Data_0_ack_out;
reg   [31:0] a_Data_0_payload_A;
reg   [31:0] a_Data_0_payload_B;
reg    a_Data_0_sel_rd;
reg    a_Data_0_sel_wr;
wire    a_Data_0_sel;
wire    a_Data_0_load_A;
wire    a_Data_0_load_B;
reg   [1:0] a_Data_0_state;
wire    a_Data_0_state_cmp_full;
reg   [31:0] Pa_Data_1_data_out;
reg    Pa_Data_1_vld_in;
wire    Pa_Data_1_vld_out;
wire    Pa_Data_1_ack_in;
wire    Pa_Data_1_ack_out;
reg   [31:0] Pa_Data_1_payload_A;
reg   [31:0] Pa_Data_1_payload_B;
reg    Pa_Data_1_sel_rd;
reg    Pa_Data_1_sel_wr;
wire    Pa_Data_1_sel;
wire    Pa_Data_1_load_A;
wire    Pa_Data_1_load_B;
reg   [1:0] Pa_Data_1_state;
wire    Pa_Data_1_state_cmp_full;
wire   [3:0] C_0_address0;
reg    C_0_ce0;
wire   [15:0] C_0_q0;
wire   [3:0] C_0_address1;
reg    C_0_ce1;
reg    C_0_we1;
wire   [15:0] C_0_d1;
wire   [3:0] C_1_address0;
reg    C_1_ce0;
wire   [15:0] C_1_q0;
wire   [3:0] C_1_address1;
reg    C_1_ce1;
reg    C_1_we1;
wire   [15:0] C_1_d1;
reg    a_Data_TDATA_blk_n;
(* fsm_encoding = "none" *) reg   [11:0] ap_CS_fsm;
wire    ap_CS_fsm_state4;
wire   [0:0] exitcond_fu_2261_p2;
wire    ap_CS_fsm_state6;
wire   [0:0] exitcond9_fu_2301_p2;
wire    ap_CS_fsm_state9;
wire   [0:0] exitcond7_fu_2406_p2;
wire    ap_CS_fsm_pp3_stage0;
reg    ap_enable_reg_pp3_iter0;
wire    ap_block_pp3_stage0;
wire   [0:0] exitcond5_fu_2446_p2;
reg    Pa_Data_TDATA_blk_n;
reg    ap_enable_reg_pp3_iter1;
reg   [0:0] exitcond5_reg_2681;
reg    ap_enable_reg_pp3_iter2;
reg   [0:0] exitcond5_reg_2681_pp3_iter1_reg;
reg   [3:0] n4_reg_2175;
wire   [0:0] exitcond1_fu_2249_p2;
wire    ap_CS_fsm_state3;
wire   [1:0] c_1_fu_2255_p2;
reg   [1:0] c_1_reg_2619;
wire   [3:0] n_1_fu_2267_p2;
reg    ap_block_state4;
wire   [5:0] tmp_8_cast_fu_2297_p1;
reg   [5:0] tmp_8_cast_reg_2635;
wire    ap_CS_fsm_state5;
wire   [3:0] n_3_fu_2307_p2;
reg    ap_block_state6;
wire   [0:0] exitcond8_fu_2388_p2;
wire    ap_CS_fsm_state8;
wire   [1:0] c_2_fu_2394_p2;
reg   [1:0] c_2_reg_2655;
wire   [2:0] r_1_fu_2400_p2;
wire   [3:0] n_2_fu_2412_p2;
reg    ap_block_state9;
wire   [5:0] tmp_37_cast_fu_2442_p1;
reg   [5:0] tmp_37_cast_reg_2676;
wire    ap_CS_fsm_state10;
reg    ap_block_state11_pp3_stage0_iter0;
wire    ap_block_state12_pp3_stage0_iter1;
reg    ap_block_state12_io;
wire    ap_block_state13_pp3_stage0_iter2;
reg    ap_block_state13_io;
reg    ap_block_pp3_stage0_11001;
wire   [3:0] n_4_fu_2452_p2;
wire   [15:0] tmp_15_fu_2458_p1;
reg   [15:0] tmp_15_reg_2690;
wire   [2:0] tmp_22_fu_2462_p1;
wire   [15:0] tmp_20_fu_2494_p3;
reg   [15:0] tmp_20_reg_2700;
wire   [31:0] tmp_35_fu_2607_p1;
reg    ap_block_pp3_stage0_subdone;
reg    ap_condition_pp3_exit_iter0_state11;
reg   [15:0] a_t_s_reg_173;
reg   [15:0] a_t_14_reg_185;
reg   [15:0] a_t_13_reg_197;
reg   [15:0] a_t_12_reg_209;
reg   [15:0] a_t_11_reg_221;
reg   [15:0] a_t_10_reg_233;
reg   [15:0] a_t_9_reg_245;
reg   [15:0] a_t_8_reg_257;
reg   [15:0] a_t_7_reg_269;
reg   [15:0] a_t_6_reg_281;
reg   [15:0] a_t_5_reg_293;
reg   [15:0] a_t_4_reg_305;
reg   [15:0] a_t_3_reg_317;
reg   [15:0] a_t_2_reg_329;
reg   [15:0] a_t_1_reg_341;
reg   [15:0] a_t_reg_353;
reg   [2:0] r_reg_365;
wire    ap_CS_fsm_state1;
reg   [15:0] a_t_15_2_reg_565;
reg   [15:0] a_t_15_1_reg_377;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state2;
wire   [0:0] tmp_fu_2241_p3;
reg   [15:0] a_t_14_2_reg_577;
reg   [15:0] a_t_14_1_reg_388;
reg   [15:0] a_t_13_2_reg_589;
reg   [15:0] a_t_13_1_reg_399;
reg   [15:0] a_t_12_2_reg_601;
reg   [15:0] a_t_12_1_reg_410;
reg   [15:0] a_t_11_2_reg_613;
reg   [15:0] a_t_11_1_reg_421;
reg   [15:0] a_t_10_2_reg_625;
reg   [15:0] a_t_10_1_reg_432;
reg   [15:0] a_t_9_2_reg_637;
reg   [15:0] a_t_9_1_reg_443;
reg   [15:0] a_t_8_2_reg_649;
reg   [15:0] a_t_8_1_reg_454;
reg   [15:0] a_t_7_2_reg_661;
reg   [15:0] a_t_7_1_reg_465;
reg   [15:0] a_t_6_2_reg_673;
reg   [15:0] a_t_6_1_reg_476;
reg   [15:0] a_t_5_2_reg_685;
reg   [15:0] a_t_5_1_reg_487;
reg   [15:0] a_t_4_2_reg_697;
reg   [15:0] a_t_4_1_reg_498;
reg   [15:0] a_t_3_2_reg_709;
reg   [15:0] a_t_3_1_reg_509;
reg   [15:0] a_t_2_2_reg_721;
reg   [15:0] a_t_2_1_reg_520;
reg   [15:0] a_t_1_2_reg_733;
reg   [15:0] a_t_1_1_reg_531;
reg   [15:0] a_t_0_2_reg_745;
reg   [15:0] a_t_0_1_reg_542;
reg   [1:0] c_reg_553;
reg   [15:0] ap_phi_mux_a_t_15_3_phi_fu_1012_p16;
reg   [15:0] ap_phi_mux_a_t_14_3_phi_fu_772_p16;
reg   [15:0] ap_phi_mux_a_t_13_3_phi_fu_1042_p16;
reg   [15:0] ap_phi_mux_a_t_12_3_phi_fu_802_p16;
reg   [15:0] ap_phi_mux_a_t_11_3_phi_fu_1072_p16;
reg   [15:0] ap_phi_mux_a_t_10_3_phi_fu_832_p16;
reg   [15:0] ap_phi_mux_a_t_9_3_phi_fu_1102_p16;
reg   [15:0] ap_phi_mux_a_t_8_3_phi_fu_862_p16;
reg   [15:0] ap_phi_mux_a_t_7_3_phi_fu_1132_p16;
reg   [15:0] ap_phi_mux_a_t_6_3_phi_fu_892_p16;
reg   [15:0] ap_phi_mux_a_t_5_3_phi_fu_1162_p16;
reg   [15:0] ap_phi_mux_a_t_4_3_phi_fu_922_p16;
reg   [15:0] ap_phi_mux_a_t_3_3_phi_fu_1192_p16;
reg   [15:0] ap_phi_mux_a_t_2_3_phi_fu_952_p16;
reg   [15:0] ap_phi_mux_a_t_1_3_phi_fu_1222_p16;
reg   [15:0] ap_phi_mux_a_t_0_3_phi_fu_982_p16;
reg   [3:0] n_reg_757;
wire   [15:0] a_t_0_fu_2273_p1;
wire   [2:0] tmp_3_fu_2285_p1;
wire   [15:0] grp_fu_2215_p4;
reg   [3:0] n1_reg_1248;
reg   [15:0] ap_phi_mux_p_a_assign_load_phi_phi_fu_1262_p16;
wire   [2:0] tmp_9_fu_2317_p1;
reg   [15:0] a_t_15_5_reg_1492;
reg   [15:0] a_t_15_4_reg_1288;
wire    ap_CS_fsm_state14;
reg   [15:0] a_t_14_5_reg_1504;
reg   [15:0] a_t_14_4_reg_1300;
reg   [15:0] a_t_13_5_reg_1516;
reg   [15:0] a_t_13_4_reg_1312;
reg   [15:0] a_t_12_5_reg_1528;
reg   [15:0] a_t_12_4_reg_1324;
reg   [15:0] a_t_11_5_reg_1540;
reg   [15:0] a_t_11_4_reg_1336;
reg   [15:0] a_t_10_5_reg_1552;
reg   [15:0] a_t_10_4_reg_1348;
reg   [15:0] a_t_9_5_reg_1564;
reg   [15:0] a_t_9_4_reg_1360;
reg   [15:0] a_t_8_5_reg_1576;
reg   [15:0] a_t_8_4_reg_1372;
reg   [15:0] a_t_7_5_reg_1588;
reg   [15:0] a_t_7_4_reg_1384;
reg   [15:0] a_t_6_5_reg_1600;
reg   [15:0] a_t_6_4_reg_1396;
reg   [15:0] a_t_5_5_reg_1612;
reg   [15:0] a_t_5_4_reg_1408;
reg   [15:0] a_t_4_5_reg_1624;
reg   [15:0] a_t_4_4_reg_1420;
reg   [15:0] a_t_3_5_reg_1636;
reg   [15:0] a_t_3_4_reg_1432;
reg   [15:0] a_t_2_5_reg_1648;
reg   [15:0] a_t_2_4_reg_1444;
reg   [15:0] a_t_1_5_reg_1660;
reg   [15:0] a_t_1_4_reg_1456;
reg   [15:0] a_t_0_5_reg_1672;
reg   [15:0] a_t_0_4_reg_1468;
reg   [1:0] c2_reg_1480;
reg   [15:0] ap_phi_mux_a_t_15_6_phi_fu_1939_p16;
reg   [15:0] ap_phi_mux_a_t_14_6_phi_fu_1699_p16;
reg   [15:0] ap_phi_mux_a_t_13_6_phi_fu_1969_p16;
reg   [15:0] ap_phi_mux_a_t_12_6_phi_fu_1729_p16;
reg   [15:0] ap_phi_mux_a_t_11_6_phi_fu_1999_p16;
reg   [15:0] ap_phi_mux_a_t_10_6_phi_fu_1759_p16;
reg   [15:0] ap_phi_mux_a_t_9_6_phi_fu_2029_p16;
reg   [15:0] ap_phi_mux_a_t_8_6_phi_fu_1789_p16;
reg   [15:0] ap_phi_mux_a_t_7_6_phi_fu_2059_p16;
reg   [15:0] ap_phi_mux_a_t_6_6_phi_fu_1819_p16;
reg   [15:0] ap_phi_mux_a_t_5_6_phi_fu_2089_p16;
reg   [15:0] ap_phi_mux_a_t_4_6_phi_fu_1849_p16;
reg   [15:0] ap_phi_mux_a_t_3_6_phi_fu_2119_p16;
reg   [15:0] ap_phi_mux_a_t_2_6_phi_fu_1879_p16;
reg   [15:0] ap_phi_mux_a_t_1_6_phi_fu_2149_p16;
reg   [15:0] ap_phi_mux_a_t_0_6_phi_fu_1909_p16;
reg   [3:0] n3_reg_1684;
wire   [15:0] a_t_0_1_25_fu_2418_p1;
wire   [2:0] tmp_5_fu_2430_p1;
wire   [15:0] ap_phi_reg_pp3_iter0_p_a_assign_2_load_ph_reg_2186;
reg   [15:0] ap_phi_reg_pp3_iter1_p_a_assign_2_load_ph_reg_2186;
wire   [63:0] tmp_38_cast_fu_2345_p1;
wire   [63:0] tmp_39_cast_fu_2511_p1;
reg    ap_block_pp3_stage0_01001;
wire   [4:0] tmp_2_fu_2289_p3;
wire   [15:0] tmp_6_fu_2313_p1;
wire   [0:0] tmp_11_fu_2321_p2;
wire   [5:0] n2_cast_fu_2336_p1;
wire   [5:0] tmp_26_fu_2340_p2;
wire   [2:0] p_a_assign_1_load_ph_fu_2351_p9;
wire   [15:0] p_a_assign_1_load_ph_fu_2351_p10;
wire   [0:0] tmp_16_fu_2373_p2;
wire   [4:0] tmp_s_fu_2434_p3;
wire   [2:0] p_a_assign_3_load_ph_fu_2466_p9;
wire   [15:0] p_a_assign_3_load_ph_fu_2466_p10;
wire   [0:0] tmp_18_fu_2488_p2;
wire   [5:0] n5_cast_fu_2502_p1;
wire   [5:0] tmp_28_fu_2506_p2;
wire   [0:0] tmp_13_fu_2517_p2;
wire   [15:0] tmp_14_fu_2522_p3;
wire   [0:0] tmp_21_fu_2529_p2;
wire   [15:0] tmp_23_fu_2535_p3;
wire   [0:0] tmp_24_fu_2547_p2;
wire   [15:0] tmp_25_fu_2552_p3;
wire   [0:0] tmp_32_fu_2563_p3;
wire   [14:0] tmp_30_fu_2543_p1;
wire   [14:0] tmp_27_fu_2571_p3;
wire   [0:0] tmp_33_fu_2583_p3;
wire   [14:0] tmp_31_fu_2559_p1;
wire   [14:0] tmp_29_fu_2591_p3;
wire   [15:0] tmp_27_cast_fu_2579_p1;
wire   [30:0] tmp_34_fu_2599_p3;
reg   [11:0] ap_NS_fsm;
reg    ap_idle_pp3;
wire    ap_enable_pp3;
reg    ap_condition_311;

// power-on initialization
initial begin
#0 a_Data_0_sel_rd = 1'b0;
#0 a_Data_0_sel_wr = 1'b0;
#0 a_Data_0_state = 2'd0;
#0 Pa_Data_1_sel_rd = 1'b0;
#0 Pa_Data_1_sel_wr = 1'b0;
#0 Pa_Data_1_state = 2'd0;
#0 ap_CS_fsm = 12'd1;
#0 ap_enable_reg_pp3_iter0 = 1'b0;
#0 ap_enable_reg_pp3_iter1 = 1'b0;
#0 ap_enable_reg_pp3_iter2 = 1'b0;
end

Layer3_Pooling_C_0 #(
    .DataWidth( 16 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
C_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(C_0_address0),
    .ce0(C_0_ce0),
    .q0(C_0_q0),
    .address1(C_0_address1),
    .ce1(C_0_ce1),
    .we1(C_0_we1),
    .d1(C_0_d1)
);

Layer3_Pooling_C_0 #(
    .DataWidth( 16 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
C_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(C_1_address0),
    .ce0(C_1_ce0),
    .q0(C_1_q0),
    .address1(C_1_address1),
    .ce1(C_1_ce1),
    .we1(C_1_we1),
    .d1(C_1_d1)
);

Layer3_Pooling_mubkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
Layer3_Pooling_mubkb_U1(
    .din0(a_t_1_2_reg_733),
    .din1(a_t_3_2_reg_709),
    .din2(a_t_5_2_reg_685),
    .din3(a_t_7_2_reg_661),
    .din4(a_t_9_2_reg_637),
    .din5(a_t_11_2_reg_613),
    .din6(a_t_13_2_reg_589),
    .din7(a_t_15_2_reg_565),
    .din8(p_a_assign_1_load_ph_fu_2351_p9),
    .dout(p_a_assign_1_load_ph_fu_2351_p10)
);

Layer3_Pooling_mubkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
Layer3_Pooling_mubkb_U2(
    .din0(a_t_1_5_reg_1660),
    .din1(a_t_3_5_reg_1636),
    .din2(a_t_5_5_reg_1612),
    .din3(a_t_7_5_reg_1588),
    .din4(a_t_9_5_reg_1564),
    .din5(a_t_11_5_reg_1540),
    .din6(a_t_13_5_reg_1516),
    .din7(a_t_15_5_reg_1492),
    .din8(p_a_assign_3_load_ph_fu_2466_p9),
    .dout(p_a_assign_3_load_ph_fu_2466_p10)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        Pa_Data_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == Pa_Data_1_ack_out) & (1'b1 == Pa_Data_1_vld_out))) begin
            Pa_Data_1_sel_rd <= ~Pa_Data_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        Pa_Data_1_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == Pa_Data_1_ack_in) & (1'b1 == Pa_Data_1_vld_in))) begin
            Pa_Data_1_sel_wr <= ~Pa_Data_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        Pa_Data_1_state <= 2'd0;
    end else begin
        if ((((2'd2 == Pa_Data_1_state) & (1'b0 == Pa_Data_1_vld_in)) | ((2'd3 == Pa_Data_1_state) & (1'b0 == Pa_Data_1_vld_in) & (1'b1 == Pa_Data_1_ack_out)))) begin
            Pa_Data_1_state <= 2'd2;
        end else if ((((2'd1 == Pa_Data_1_state) & (1'b0 == Pa_Data_1_ack_out)) | ((2'd3 == Pa_Data_1_state) & (1'b0 == Pa_Data_1_ack_out) & (1'b1 == Pa_Data_1_vld_in)))) begin
            Pa_Data_1_state <= 2'd1;
        end else if (((~((1'b0 == Pa_Data_1_vld_in) & (1'b1 == Pa_Data_1_ack_out)) & ~((1'b0 == Pa_Data_1_ack_out) & (1'b1 == Pa_Data_1_vld_in)) & (2'd3 == Pa_Data_1_state)) | ((2'd1 == Pa_Data_1_state) & (1'b1 == Pa_Data_1_ack_out)) | ((2'd2 == Pa_Data_1_state) & (1'b1 == Pa_Data_1_vld_in)))) begin
            Pa_Data_1_state <= 2'd3;
        end else begin
            Pa_Data_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        a_Data_0_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == a_Data_0_ack_out) & (1'b1 == a_Data_0_vld_out))) begin
            a_Data_0_sel_rd <= ~a_Data_0_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        a_Data_0_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == a_Data_0_ack_in) & (1'b1 == a_Data_0_vld_in))) begin
            a_Data_0_sel_wr <= ~a_Data_0_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        a_Data_0_state <= 2'd0;
    end else begin
        if ((((2'd2 == a_Data_0_state) & (1'b0 == a_Data_0_vld_in)) | ((2'd3 == a_Data_0_state) & (1'b0 == a_Data_0_vld_in) & (1'b1 == a_Data_0_ack_out)))) begin
            a_Data_0_state <= 2'd2;
        end else if ((((2'd1 == a_Data_0_state) & (1'b0 == a_Data_0_ack_out)) | ((2'd3 == a_Data_0_state) & (1'b0 == a_Data_0_ack_out) & (1'b1 == a_Data_0_vld_in)))) begin
            a_Data_0_state <= 2'd1;
        end else if (((~((1'b0 == a_Data_0_vld_in) & (1'b1 == a_Data_0_ack_out)) & ~((1'b0 == a_Data_0_ack_out) & (1'b1 == a_Data_0_vld_in)) & (2'd3 == a_Data_0_state)) | ((2'd1 == a_Data_0_state) & (1'b1 == a_Data_0_ack_out)) | ((2'd2 == a_Data_0_state) & (1'b1 == a_Data_0_vld_in)))) begin
            a_Data_0_state <= 2'd3;
        end else begin
            a_Data_0_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp3_stage0_subdone) & (1'b1 == ap_condition_pp3_exit_iter0_state11) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
            ap_enable_reg_pp3_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state10)) begin
            ap_enable_reg_pp3_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp3_exit_iter0_state11)) begin
                ap_enable_reg_pp3_iter1 <= (1'b1 ^ ap_condition_pp3_exit_iter0_state11);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp3_iter1 <= ap_enable_reg_pp3_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter2 <= ap_enable_reg_pp3_iter1;
        end else if ((1'b1 == ap_CS_fsm_state10)) begin
            ap_enable_reg_pp3_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == Pa_Data_1_ack_in) & (tmp_fu_2241_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        a_t_0_1_reg_542 <= a_t_reg_353;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        a_t_0_1_reg_542 <= a_t_0_2_reg_745;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_fu_2249_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        a_t_0_2_reg_745 <= a_t_0_1_reg_542;
    end else if ((~((exitcond_fu_2261_p2 == 1'd0) & (1'b0 == a_Data_0_vld_out)) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        a_t_0_2_reg_745 <= ap_phi_mux_a_t_0_3_phi_fu_982_p16;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_fu_2249_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        a_t_0_4_reg_1468 <= a_t_0_1_reg_542;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        a_t_0_4_reg_1468 <= a_t_0_5_reg_1672;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond8_fu_2388_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        a_t_0_5_reg_1672 <= a_t_0_4_reg_1468;
    end else if ((~((exitcond7_fu_2406_p2 == 1'd0) & (1'b0 == a_Data_0_vld_out)) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        a_t_0_5_reg_1672 <= ap_phi_mux_a_t_0_6_phi_fu_1909_p16;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == Pa_Data_1_ack_in) & (tmp_fu_2241_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        a_t_10_1_reg_432 <= a_t_10_reg_233;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        a_t_10_1_reg_432 <= a_t_10_2_reg_625;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_fu_2249_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        a_t_10_2_reg_625 <= a_t_10_1_reg_432;
    end else if ((~((exitcond_fu_2261_p2 == 1'd0) & (1'b0 == a_Data_0_vld_out)) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        a_t_10_2_reg_625 <= ap_phi_mux_a_t_10_3_phi_fu_832_p16;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_fu_2249_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        a_t_10_4_reg_1348 <= a_t_10_1_reg_432;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        a_t_10_4_reg_1348 <= a_t_10_5_reg_1552;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond8_fu_2388_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        a_t_10_5_reg_1552 <= a_t_10_4_reg_1348;
    end else if ((~((exitcond7_fu_2406_p2 == 1'd0) & (1'b0 == a_Data_0_vld_out)) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        a_t_10_5_reg_1552 <= ap_phi_mux_a_t_10_6_phi_fu_1759_p16;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == Pa_Data_1_ack_in) & (tmp_fu_2241_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        a_t_11_1_reg_421 <= a_t_11_reg_221;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        a_t_11_1_reg_421 <= a_t_11_2_reg_613;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_fu_2249_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        a_t_11_2_reg_613 <= a_t_11_1_reg_421;
    end else if ((~((exitcond_fu_2261_p2 == 1'd0) & (1'b0 == a_Data_0_vld_out)) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        a_t_11_2_reg_613 <= ap_phi_mux_a_t_11_3_phi_fu_1072_p16;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_fu_2249_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        a_t_11_4_reg_1336 <= a_t_11_1_reg_421;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        a_t_11_4_reg_1336 <= a_t_11_5_reg_1540;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond8_fu_2388_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        a_t_11_5_reg_1540 <= a_t_11_4_reg_1336;
    end else if ((~((exitcond7_fu_2406_p2 == 1'd0) & (1'b0 == a_Data_0_vld_out)) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        a_t_11_5_reg_1540 <= ap_phi_mux_a_t_11_6_phi_fu_1999_p16;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == Pa_Data_1_ack_in) & (tmp_fu_2241_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        a_t_12_1_reg_410 <= a_t_12_reg_209;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        a_t_12_1_reg_410 <= a_t_12_2_reg_601;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_fu_2249_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        a_t_12_2_reg_601 <= a_t_12_1_reg_410;
    end else if ((~((exitcond_fu_2261_p2 == 1'd0) & (1'b0 == a_Data_0_vld_out)) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        a_t_12_2_reg_601 <= ap_phi_mux_a_t_12_3_phi_fu_802_p16;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_fu_2249_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        a_t_12_4_reg_1324 <= a_t_12_1_reg_410;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        a_t_12_4_reg_1324 <= a_t_12_5_reg_1528;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond8_fu_2388_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        a_t_12_5_reg_1528 <= a_t_12_4_reg_1324;
    end else if ((~((exitcond7_fu_2406_p2 == 1'd0) & (1'b0 == a_Data_0_vld_out)) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        a_t_12_5_reg_1528 <= ap_phi_mux_a_t_12_6_phi_fu_1729_p16;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == Pa_Data_1_ack_in) & (tmp_fu_2241_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        a_t_13_1_reg_399 <= a_t_13_reg_197;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        a_t_13_1_reg_399 <= a_t_13_2_reg_589;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_fu_2249_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        a_t_13_2_reg_589 <= a_t_13_1_reg_399;
    end else if ((~((exitcond_fu_2261_p2 == 1'd0) & (1'b0 == a_Data_0_vld_out)) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        a_t_13_2_reg_589 <= ap_phi_mux_a_t_13_3_phi_fu_1042_p16;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_fu_2249_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        a_t_13_4_reg_1312 <= a_t_13_1_reg_399;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        a_t_13_4_reg_1312 <= a_t_13_5_reg_1516;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond8_fu_2388_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        a_t_13_5_reg_1516 <= a_t_13_4_reg_1312;
    end else if ((~((exitcond7_fu_2406_p2 == 1'd0) & (1'b0 == a_Data_0_vld_out)) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        a_t_13_5_reg_1516 <= ap_phi_mux_a_t_13_6_phi_fu_1969_p16;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == Pa_Data_1_ack_in) & (tmp_fu_2241_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        a_t_14_1_reg_388 <= a_t_14_reg_185;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        a_t_14_1_reg_388 <= a_t_14_2_reg_577;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_fu_2249_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        a_t_14_2_reg_577 <= a_t_14_1_reg_388;
    end else if ((~((exitcond_fu_2261_p2 == 1'd0) & (1'b0 == a_Data_0_vld_out)) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        a_t_14_2_reg_577 <= ap_phi_mux_a_t_14_3_phi_fu_772_p16;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_fu_2249_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        a_t_14_4_reg_1300 <= a_t_14_1_reg_388;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        a_t_14_4_reg_1300 <= a_t_14_5_reg_1504;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond8_fu_2388_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        a_t_14_5_reg_1504 <= a_t_14_4_reg_1300;
    end else if ((~((exitcond7_fu_2406_p2 == 1'd0) & (1'b0 == a_Data_0_vld_out)) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        a_t_14_5_reg_1504 <= ap_phi_mux_a_t_14_6_phi_fu_1699_p16;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == Pa_Data_1_ack_in) & (tmp_fu_2241_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        a_t_15_1_reg_377 <= a_t_s_reg_173;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        a_t_15_1_reg_377 <= a_t_15_2_reg_565;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_fu_2249_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        a_t_15_2_reg_565 <= a_t_15_1_reg_377;
    end else if ((~((exitcond_fu_2261_p2 == 1'd0) & (1'b0 == a_Data_0_vld_out)) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        a_t_15_2_reg_565 <= ap_phi_mux_a_t_15_3_phi_fu_1012_p16;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_fu_2249_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        a_t_15_4_reg_1288 <= a_t_15_1_reg_377;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        a_t_15_4_reg_1288 <= a_t_15_5_reg_1492;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond8_fu_2388_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        a_t_15_5_reg_1492 <= a_t_15_4_reg_1288;
    end else if ((~((exitcond7_fu_2406_p2 == 1'd0) & (1'b0 == a_Data_0_vld_out)) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        a_t_15_5_reg_1492 <= ap_phi_mux_a_t_15_6_phi_fu_1939_p16;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == Pa_Data_1_ack_in) & (tmp_fu_2241_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        a_t_1_1_reg_531 <= a_t_1_reg_341;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        a_t_1_1_reg_531 <= a_t_1_2_reg_733;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_fu_2249_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        a_t_1_2_reg_733 <= a_t_1_1_reg_531;
    end else if ((~((exitcond_fu_2261_p2 == 1'd0) & (1'b0 == a_Data_0_vld_out)) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        a_t_1_2_reg_733 <= ap_phi_mux_a_t_1_3_phi_fu_1222_p16;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_fu_2249_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        a_t_1_4_reg_1456 <= a_t_1_1_reg_531;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        a_t_1_4_reg_1456 <= a_t_1_5_reg_1660;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond8_fu_2388_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        a_t_1_5_reg_1660 <= a_t_1_4_reg_1456;
    end else if ((~((exitcond7_fu_2406_p2 == 1'd0) & (1'b0 == a_Data_0_vld_out)) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        a_t_1_5_reg_1660 <= ap_phi_mux_a_t_1_6_phi_fu_2149_p16;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == Pa_Data_1_ack_in) & (tmp_fu_2241_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        a_t_2_1_reg_520 <= a_t_2_reg_329;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        a_t_2_1_reg_520 <= a_t_2_2_reg_721;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_fu_2249_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        a_t_2_2_reg_721 <= a_t_2_1_reg_520;
    end else if ((~((exitcond_fu_2261_p2 == 1'd0) & (1'b0 == a_Data_0_vld_out)) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        a_t_2_2_reg_721 <= ap_phi_mux_a_t_2_3_phi_fu_952_p16;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_fu_2249_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        a_t_2_4_reg_1444 <= a_t_2_1_reg_520;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        a_t_2_4_reg_1444 <= a_t_2_5_reg_1648;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond8_fu_2388_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        a_t_2_5_reg_1648 <= a_t_2_4_reg_1444;
    end else if ((~((exitcond7_fu_2406_p2 == 1'd0) & (1'b0 == a_Data_0_vld_out)) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        a_t_2_5_reg_1648 <= ap_phi_mux_a_t_2_6_phi_fu_1879_p16;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == Pa_Data_1_ack_in) & (tmp_fu_2241_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        a_t_3_1_reg_509 <= a_t_3_reg_317;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        a_t_3_1_reg_509 <= a_t_3_2_reg_709;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_fu_2249_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        a_t_3_2_reg_709 <= a_t_3_1_reg_509;
    end else if ((~((exitcond_fu_2261_p2 == 1'd0) & (1'b0 == a_Data_0_vld_out)) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        a_t_3_2_reg_709 <= ap_phi_mux_a_t_3_3_phi_fu_1192_p16;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_fu_2249_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        a_t_3_4_reg_1432 <= a_t_3_1_reg_509;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        a_t_3_4_reg_1432 <= a_t_3_5_reg_1636;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond8_fu_2388_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        a_t_3_5_reg_1636 <= a_t_3_4_reg_1432;
    end else if ((~((exitcond7_fu_2406_p2 == 1'd0) & (1'b0 == a_Data_0_vld_out)) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        a_t_3_5_reg_1636 <= ap_phi_mux_a_t_3_6_phi_fu_2119_p16;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == Pa_Data_1_ack_in) & (tmp_fu_2241_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        a_t_4_1_reg_498 <= a_t_4_reg_305;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        a_t_4_1_reg_498 <= a_t_4_2_reg_697;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_fu_2249_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        a_t_4_2_reg_697 <= a_t_4_1_reg_498;
    end else if ((~((exitcond_fu_2261_p2 == 1'd0) & (1'b0 == a_Data_0_vld_out)) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        a_t_4_2_reg_697 <= ap_phi_mux_a_t_4_3_phi_fu_922_p16;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_fu_2249_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        a_t_4_4_reg_1420 <= a_t_4_1_reg_498;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        a_t_4_4_reg_1420 <= a_t_4_5_reg_1624;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond8_fu_2388_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        a_t_4_5_reg_1624 <= a_t_4_4_reg_1420;
    end else if ((~((exitcond7_fu_2406_p2 == 1'd0) & (1'b0 == a_Data_0_vld_out)) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        a_t_4_5_reg_1624 <= ap_phi_mux_a_t_4_6_phi_fu_1849_p16;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == Pa_Data_1_ack_in) & (tmp_fu_2241_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        a_t_5_1_reg_487 <= a_t_5_reg_293;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        a_t_5_1_reg_487 <= a_t_5_2_reg_685;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_fu_2249_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        a_t_5_2_reg_685 <= a_t_5_1_reg_487;
    end else if ((~((exitcond_fu_2261_p2 == 1'd0) & (1'b0 == a_Data_0_vld_out)) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        a_t_5_2_reg_685 <= ap_phi_mux_a_t_5_3_phi_fu_1162_p16;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_fu_2249_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        a_t_5_4_reg_1408 <= a_t_5_1_reg_487;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        a_t_5_4_reg_1408 <= a_t_5_5_reg_1612;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond8_fu_2388_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        a_t_5_5_reg_1612 <= a_t_5_4_reg_1408;
    end else if ((~((exitcond7_fu_2406_p2 == 1'd0) & (1'b0 == a_Data_0_vld_out)) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        a_t_5_5_reg_1612 <= ap_phi_mux_a_t_5_6_phi_fu_2089_p16;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == Pa_Data_1_ack_in) & (tmp_fu_2241_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        a_t_6_1_reg_476 <= a_t_6_reg_281;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        a_t_6_1_reg_476 <= a_t_6_2_reg_673;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_fu_2249_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        a_t_6_2_reg_673 <= a_t_6_1_reg_476;
    end else if ((~((exitcond_fu_2261_p2 == 1'd0) & (1'b0 == a_Data_0_vld_out)) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        a_t_6_2_reg_673 <= ap_phi_mux_a_t_6_3_phi_fu_892_p16;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_fu_2249_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        a_t_6_4_reg_1396 <= a_t_6_1_reg_476;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        a_t_6_4_reg_1396 <= a_t_6_5_reg_1600;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond8_fu_2388_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        a_t_6_5_reg_1600 <= a_t_6_4_reg_1396;
    end else if ((~((exitcond7_fu_2406_p2 == 1'd0) & (1'b0 == a_Data_0_vld_out)) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        a_t_6_5_reg_1600 <= ap_phi_mux_a_t_6_6_phi_fu_1819_p16;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == Pa_Data_1_ack_in) & (tmp_fu_2241_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        a_t_7_1_reg_465 <= a_t_7_reg_269;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        a_t_7_1_reg_465 <= a_t_7_2_reg_661;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_fu_2249_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        a_t_7_2_reg_661 <= a_t_7_1_reg_465;
    end else if ((~((exitcond_fu_2261_p2 == 1'd0) & (1'b0 == a_Data_0_vld_out)) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        a_t_7_2_reg_661 <= ap_phi_mux_a_t_7_3_phi_fu_1132_p16;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_fu_2249_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        a_t_7_4_reg_1384 <= a_t_7_1_reg_465;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        a_t_7_4_reg_1384 <= a_t_7_5_reg_1588;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond8_fu_2388_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        a_t_7_5_reg_1588 <= a_t_7_4_reg_1384;
    end else if ((~((exitcond7_fu_2406_p2 == 1'd0) & (1'b0 == a_Data_0_vld_out)) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        a_t_7_5_reg_1588 <= ap_phi_mux_a_t_7_6_phi_fu_2059_p16;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == Pa_Data_1_ack_in) & (tmp_fu_2241_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        a_t_8_1_reg_454 <= a_t_8_reg_257;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        a_t_8_1_reg_454 <= a_t_8_2_reg_649;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_fu_2249_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        a_t_8_2_reg_649 <= a_t_8_1_reg_454;
    end else if ((~((exitcond_fu_2261_p2 == 1'd0) & (1'b0 == a_Data_0_vld_out)) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        a_t_8_2_reg_649 <= ap_phi_mux_a_t_8_3_phi_fu_862_p16;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_fu_2249_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        a_t_8_4_reg_1372 <= a_t_8_1_reg_454;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        a_t_8_4_reg_1372 <= a_t_8_5_reg_1576;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond8_fu_2388_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        a_t_8_5_reg_1576 <= a_t_8_4_reg_1372;
    end else if ((~((exitcond7_fu_2406_p2 == 1'd0) & (1'b0 == a_Data_0_vld_out)) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        a_t_8_5_reg_1576 <= ap_phi_mux_a_t_8_6_phi_fu_1789_p16;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == Pa_Data_1_ack_in) & (tmp_fu_2241_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        a_t_9_1_reg_443 <= a_t_9_reg_245;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        a_t_9_1_reg_443 <= a_t_9_2_reg_637;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_fu_2249_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        a_t_9_2_reg_637 <= a_t_9_1_reg_443;
    end else if ((~((exitcond_fu_2261_p2 == 1'd0) & (1'b0 == a_Data_0_vld_out)) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        a_t_9_2_reg_637 <= ap_phi_mux_a_t_9_3_phi_fu_1102_p16;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_fu_2249_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        a_t_9_4_reg_1360 <= a_t_9_1_reg_443;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        a_t_9_4_reg_1360 <= a_t_9_5_reg_1564;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond8_fu_2388_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        a_t_9_5_reg_1564 <= a_t_9_4_reg_1360;
    end else if ((~((exitcond7_fu_2406_p2 == 1'd0) & (1'b0 == a_Data_0_vld_out)) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        a_t_9_5_reg_1564 <= ap_phi_mux_a_t_9_6_phi_fu_2029_p16;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_311)) begin
        if (((exitcond5_fu_2446_p2 == 1'd0) & (tmp_22_fu_2462_p1 == 3'd0))) begin
            ap_phi_reg_pp3_iter1_p_a_assign_2_load_ph_reg_2186 <= a_t_0_5_reg_1672;
        end else if (((exitcond5_fu_2446_p2 == 1'd0) & (tmp_22_fu_2462_p1 == 3'd7))) begin
            ap_phi_reg_pp3_iter1_p_a_assign_2_load_ph_reg_2186 <= a_t_14_5_reg_1504;
        end else if (((exitcond5_fu_2446_p2 == 1'd0) & (tmp_22_fu_2462_p1 == 3'd6))) begin
            ap_phi_reg_pp3_iter1_p_a_assign_2_load_ph_reg_2186 <= a_t_12_5_reg_1528;
        end else if (((exitcond5_fu_2446_p2 == 1'd0) & (tmp_22_fu_2462_p1 == 3'd5))) begin
            ap_phi_reg_pp3_iter1_p_a_assign_2_load_ph_reg_2186 <= a_t_10_5_reg_1552;
        end else if (((exitcond5_fu_2446_p2 == 1'd0) & (tmp_22_fu_2462_p1 == 3'd4))) begin
            ap_phi_reg_pp3_iter1_p_a_assign_2_load_ph_reg_2186 <= a_t_8_5_reg_1576;
        end else if (((exitcond5_fu_2446_p2 == 1'd0) & (tmp_22_fu_2462_p1 == 3'd3))) begin
            ap_phi_reg_pp3_iter1_p_a_assign_2_load_ph_reg_2186 <= a_t_6_5_reg_1600;
        end else if (((exitcond5_fu_2446_p2 == 1'd0) & (tmp_22_fu_2462_p1 == 3'd2))) begin
            ap_phi_reg_pp3_iter1_p_a_assign_2_load_ph_reg_2186 <= a_t_4_5_reg_1624;
        end else if (((exitcond5_fu_2446_p2 == 1'd0) & (tmp_22_fu_2462_p1 == 3'd1))) begin
            ap_phi_reg_pp3_iter1_p_a_assign_2_load_ph_reg_2186 <= a_t_2_5_reg_1648;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp3_iter1_p_a_assign_2_load_ph_reg_2186 <= ap_phi_reg_pp3_iter0_p_a_assign_2_load_ph_reg_2186;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_fu_2249_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        c2_reg_1480 <= 2'd0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        c2_reg_1480 <= c_2_reg_2655;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == Pa_Data_1_ack_in) & (tmp_fu_2241_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        c_reg_553 <= 2'd0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        c_reg_553 <= c_1_reg_2619;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        n1_reg_1248 <= 4'd0;
    end else if ((~((exitcond9_fu_2301_p2 == 1'd0) & (1'b0 == a_Data_0_vld_out)) & (exitcond9_fu_2301_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        n1_reg_1248 <= n_3_fu_2307_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond8_fu_2388_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        n3_reg_1684 <= 4'd0;
    end else if ((~((exitcond7_fu_2406_p2 == 1'd0) & (1'b0 == a_Data_0_vld_out)) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        n3_reg_1684 <= n_2_fu_2412_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        n4_reg_2175 <= 4'd0;
    end else if (((exitcond5_fu_2446_p2 == 1'd0) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        n4_reg_2175 <= n_4_fu_2452_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_fu_2249_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        n_reg_757 <= 4'd0;
    end else if ((~((exitcond_fu_2261_p2 == 1'd0) & (1'b0 == a_Data_0_vld_out)) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        n_reg_757 <= n_1_fu_2267_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond8_fu_2388_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        r_reg_365 <= r_1_fu_2400_p2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        r_reg_365 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == Pa_Data_1_load_A)) begin
        Pa_Data_1_payload_A <= tmp_35_fu_2607_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == Pa_Data_1_load_B)) begin
        Pa_Data_1_payload_B <= tmp_35_fu_2607_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == a_Data_0_load_A)) begin
        a_Data_0_payload_A <= a_Data_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == a_Data_0_load_B)) begin
        a_Data_0_payload_B <= a_Data_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond8_fu_2388_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        a_t_10_reg_233 <= a_t_10_4_reg_1348;
        a_t_11_reg_221 <= a_t_11_4_reg_1336;
        a_t_12_reg_209 <= a_t_12_4_reg_1324;
        a_t_13_reg_197 <= a_t_13_4_reg_1312;
        a_t_14_reg_185 <= a_t_14_4_reg_1300;
        a_t_1_reg_341 <= a_t_1_4_reg_1456;
        a_t_2_reg_329 <= a_t_2_4_reg_1444;
        a_t_3_reg_317 <= a_t_3_4_reg_1432;
        a_t_4_reg_305 <= a_t_4_4_reg_1420;
        a_t_5_reg_293 <= a_t_5_4_reg_1408;
        a_t_6_reg_281 <= a_t_6_4_reg_1396;
        a_t_7_reg_269 <= a_t_7_4_reg_1384;
        a_t_8_reg_257 <= a_t_8_4_reg_1372;
        a_t_9_reg_245 <= a_t_9_4_reg_1360;
        a_t_reg_353 <= a_t_0_4_reg_1468;
        a_t_s_reg_173 <= a_t_15_4_reg_1288;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        c_1_reg_2619 <= c_1_fu_2255_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        c_2_reg_2655 <= c_2_fu_2394_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        exitcond5_reg_2681 <= exitcond5_fu_2446_p2;
        exitcond5_reg_2681_pp3_iter1_reg <= exitcond5_reg_2681;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond5_fu_2446_p2 == 1'd0) & (1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        tmp_15_reg_2690 <= tmp_15_fu_2458_p1;
        tmp_20_reg_2700 <= tmp_20_fu_2494_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        tmp_37_cast_reg_2676[4 : 3] <= tmp_37_cast_fu_2442_p1[4 : 3];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        tmp_8_cast_reg_2635[4 : 3] <= tmp_8_cast_fu_2297_p1[4 : 3];
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        C_0_ce0 = 1'b1;
    end else begin
        C_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond9_fu_2301_p2 == 1'd0) & (1'b0 == a_Data_0_vld_out)) & (1'b1 == ap_CS_fsm_state6))) begin
        C_0_ce1 = 1'b1;
    end else begin
        C_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond9_fu_2301_p2 == 1'd0) & (1'b0 == a_Data_0_vld_out)) & (exitcond9_fu_2301_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        C_0_we1 = 1'b1;
    end else begin
        C_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        C_1_ce0 = 1'b1;
    end else begin
        C_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond9_fu_2301_p2 == 1'd0) & (1'b0 == a_Data_0_vld_out)) & (1'b1 == ap_CS_fsm_state6))) begin
        C_1_ce1 = 1'b1;
    end else begin
        C_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond9_fu_2301_p2 == 1'd0) & (1'b0 == a_Data_0_vld_out)) & (exitcond9_fu_2301_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        C_1_we1 = 1'b1;
    end else begin
        C_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == Pa_Data_1_sel)) begin
        Pa_Data_1_data_out = Pa_Data_1_payload_B;
    end else begin
        Pa_Data_1_data_out = Pa_Data_1_payload_A;
    end
end

always @ (*) begin
    if (((exitcond5_reg_2681 == 1'd0) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        Pa_Data_1_vld_in = 1'b1;
    end else begin
        Pa_Data_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((((exitcond5_reg_2681_pp3_iter1_reg == 1'd0) & (1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1)) | ((exitcond5_reg_2681 == 1'd0) & (1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        Pa_Data_TDATA_blk_n = Pa_Data_1_state[1'd1];
    end else begin
        Pa_Data_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((exitcond5_fu_2446_p2 == 1'd0) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)) | (~((exitcond7_fu_2406_p2 == 1'd0) & (1'b0 == a_Data_0_vld_out)) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)) | (~((exitcond9_fu_2301_p2 == 1'd0) & (1'b0 == a_Data_0_vld_out)) & (exitcond9_fu_2301_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | (~((exitcond_fu_2261_p2 == 1'd0) & (1'b0 == a_Data_0_vld_out)) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)))) begin
        a_Data_0_ack_out = 1'b1;
    end else begin
        a_Data_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == a_Data_0_sel)) begin
        a_Data_0_data_out = a_Data_0_payload_B;
    end else begin
        a_Data_0_data_out = a_Data_0_payload_A;
    end
end

always @ (*) begin
    if ((((exitcond5_fu_2446_p2 == 1'd0) & (1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)) | ((exitcond9_fu_2301_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)))) begin
        a_Data_TDATA_blk_n = a_Data_0_state[1'd0];
    end else begin
        a_Data_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((exitcond5_fu_2446_p2 == 1'd1)) begin
        ap_condition_pp3_exit_iter0_state11 = 1'b1;
    end else begin
        ap_condition_pp3_exit_iter0_state11 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b0) & (ap_enable_reg_pp3_iter1 == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b0))) begin
        ap_idle_pp3 = 1'b1;
    end else begin
        ap_idle_pp3 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_fu_2261_p2 == 1'd0) & (tmp_3_fu_2285_p1 == 3'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        ap_phi_mux_a_t_0_3_phi_fu_982_p16 = a_t_0_fu_2273_p1;
    end else if ((((tmp_3_fu_2285_p1 == 3'd1) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((tmp_3_fu_2285_p1 == 3'd2) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((tmp_3_fu_2285_p1 == 3'd3) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((tmp_3_fu_2285_p1 == 3'd4) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((tmp_3_fu_2285_p1 == 3'd5) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((tmp_3_fu_2285_p1 == 3'd6) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((tmp_3_fu_2285_p1 == 3'd7) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)))) begin
        ap_phi_mux_a_t_0_3_phi_fu_982_p16 = a_t_0_2_reg_745;
    end else begin
        ap_phi_mux_a_t_0_3_phi_fu_982_p16 = 'bx;
    end
end

always @ (*) begin
    if (((exitcond7_fu_2406_p2 == 1'd0) & (tmp_5_fu_2430_p1 == 3'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        ap_phi_mux_a_t_0_6_phi_fu_1909_p16 = a_t_0_1_25_fu_2418_p1;
    end else if ((((tmp_5_fu_2430_p1 == 3'd1) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)) | ((tmp_5_fu_2430_p1 == 3'd2) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)) | ((tmp_5_fu_2430_p1 == 3'd3) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)) | ((tmp_5_fu_2430_p1 == 3'd4) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)) | ((tmp_5_fu_2430_p1 == 3'd5) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)) | ((tmp_5_fu_2430_p1 == 3'd6) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)) | ((tmp_5_fu_2430_p1 == 3'd7) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)))) begin
        ap_phi_mux_a_t_0_6_phi_fu_1909_p16 = a_t_0_5_reg_1672;
    end else begin
        ap_phi_mux_a_t_0_6_phi_fu_1909_p16 = 'bx;
    end
end

always @ (*) begin
    if (((tmp_3_fu_2285_p1 == 3'd5) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        ap_phi_mux_a_t_10_3_phi_fu_832_p16 = a_t_0_fu_2273_p1;
    end else if ((((exitcond_fu_2261_p2 == 1'd0) & (tmp_3_fu_2285_p1 == 3'd0) & (1'b1 == ap_CS_fsm_state4)) | ((tmp_3_fu_2285_p1 == 3'd1) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((tmp_3_fu_2285_p1 == 3'd2) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((tmp_3_fu_2285_p1 == 3'd3) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((tmp_3_fu_2285_p1 == 3'd4) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((tmp_3_fu_2285_p1 == 3'd6) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((tmp_3_fu_2285_p1 == 3'd7) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)))) begin
        ap_phi_mux_a_t_10_3_phi_fu_832_p16 = a_t_10_2_reg_625;
    end else begin
        ap_phi_mux_a_t_10_3_phi_fu_832_p16 = 'bx;
    end
end

always @ (*) begin
    if (((tmp_5_fu_2430_p1 == 3'd5) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        ap_phi_mux_a_t_10_6_phi_fu_1759_p16 = a_t_0_1_25_fu_2418_p1;
    end else if ((((exitcond7_fu_2406_p2 == 1'd0) & (tmp_5_fu_2430_p1 == 3'd0) & (1'b1 == ap_CS_fsm_state9)) | ((tmp_5_fu_2430_p1 == 3'd1) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)) | ((tmp_5_fu_2430_p1 == 3'd2) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)) | ((tmp_5_fu_2430_p1 == 3'd3) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)) | ((tmp_5_fu_2430_p1 == 3'd4) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)) | ((tmp_5_fu_2430_p1 == 3'd6) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)) | ((tmp_5_fu_2430_p1 == 3'd7) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)))) begin
        ap_phi_mux_a_t_10_6_phi_fu_1759_p16 = a_t_10_5_reg_1552;
    end else begin
        ap_phi_mux_a_t_10_6_phi_fu_1759_p16 = 'bx;
    end
end

always @ (*) begin
    if (((tmp_3_fu_2285_p1 == 3'd5) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        ap_phi_mux_a_t_11_3_phi_fu_1072_p16 = {{a_Data_0_data_out[31:16]}};
    end else if ((((exitcond_fu_2261_p2 == 1'd0) & (tmp_3_fu_2285_p1 == 3'd0) & (1'b1 == ap_CS_fsm_state4)) | ((tmp_3_fu_2285_p1 == 3'd1) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((tmp_3_fu_2285_p1 == 3'd2) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((tmp_3_fu_2285_p1 == 3'd3) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((tmp_3_fu_2285_p1 == 3'd4) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((tmp_3_fu_2285_p1 == 3'd6) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((tmp_3_fu_2285_p1 == 3'd7) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)))) begin
        ap_phi_mux_a_t_11_3_phi_fu_1072_p16 = a_t_11_2_reg_613;
    end else begin
        ap_phi_mux_a_t_11_3_phi_fu_1072_p16 = 'bx;
    end
end

always @ (*) begin
    if (((tmp_5_fu_2430_p1 == 3'd5) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        ap_phi_mux_a_t_11_6_phi_fu_1999_p16 = {{a_Data_0_data_out[31:16]}};
    end else if ((((exitcond7_fu_2406_p2 == 1'd0) & (tmp_5_fu_2430_p1 == 3'd0) & (1'b1 == ap_CS_fsm_state9)) | ((tmp_5_fu_2430_p1 == 3'd1) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)) | ((tmp_5_fu_2430_p1 == 3'd2) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)) | ((tmp_5_fu_2430_p1 == 3'd3) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)) | ((tmp_5_fu_2430_p1 == 3'd4) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)) | ((tmp_5_fu_2430_p1 == 3'd6) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)) | ((tmp_5_fu_2430_p1 == 3'd7) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)))) begin
        ap_phi_mux_a_t_11_6_phi_fu_1999_p16 = a_t_11_5_reg_1540;
    end else begin
        ap_phi_mux_a_t_11_6_phi_fu_1999_p16 = 'bx;
    end
end

always @ (*) begin
    if (((tmp_3_fu_2285_p1 == 3'd6) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        ap_phi_mux_a_t_12_3_phi_fu_802_p16 = a_t_0_fu_2273_p1;
    end else if ((((exitcond_fu_2261_p2 == 1'd0) & (tmp_3_fu_2285_p1 == 3'd0) & (1'b1 == ap_CS_fsm_state4)) | ((tmp_3_fu_2285_p1 == 3'd1) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((tmp_3_fu_2285_p1 == 3'd2) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((tmp_3_fu_2285_p1 == 3'd3) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((tmp_3_fu_2285_p1 == 3'd4) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((tmp_3_fu_2285_p1 == 3'd5) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((tmp_3_fu_2285_p1 == 3'd7) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)))) begin
        ap_phi_mux_a_t_12_3_phi_fu_802_p16 = a_t_12_2_reg_601;
    end else begin
        ap_phi_mux_a_t_12_3_phi_fu_802_p16 = 'bx;
    end
end

always @ (*) begin
    if (((tmp_5_fu_2430_p1 == 3'd6) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        ap_phi_mux_a_t_12_6_phi_fu_1729_p16 = a_t_0_1_25_fu_2418_p1;
    end else if ((((exitcond7_fu_2406_p2 == 1'd0) & (tmp_5_fu_2430_p1 == 3'd0) & (1'b1 == ap_CS_fsm_state9)) | ((tmp_5_fu_2430_p1 == 3'd1) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)) | ((tmp_5_fu_2430_p1 == 3'd2) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)) | ((tmp_5_fu_2430_p1 == 3'd3) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)) | ((tmp_5_fu_2430_p1 == 3'd4) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)) | ((tmp_5_fu_2430_p1 == 3'd5) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)) | ((tmp_5_fu_2430_p1 == 3'd7) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)))) begin
        ap_phi_mux_a_t_12_6_phi_fu_1729_p16 = a_t_12_5_reg_1528;
    end else begin
        ap_phi_mux_a_t_12_6_phi_fu_1729_p16 = 'bx;
    end
end

always @ (*) begin
    if (((tmp_3_fu_2285_p1 == 3'd6) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        ap_phi_mux_a_t_13_3_phi_fu_1042_p16 = {{a_Data_0_data_out[31:16]}};
    end else if ((((exitcond_fu_2261_p2 == 1'd0) & (tmp_3_fu_2285_p1 == 3'd0) & (1'b1 == ap_CS_fsm_state4)) | ((tmp_3_fu_2285_p1 == 3'd1) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((tmp_3_fu_2285_p1 == 3'd2) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((tmp_3_fu_2285_p1 == 3'd3) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((tmp_3_fu_2285_p1 == 3'd4) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((tmp_3_fu_2285_p1 == 3'd5) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((tmp_3_fu_2285_p1 == 3'd7) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)))) begin
        ap_phi_mux_a_t_13_3_phi_fu_1042_p16 = a_t_13_2_reg_589;
    end else begin
        ap_phi_mux_a_t_13_3_phi_fu_1042_p16 = 'bx;
    end
end

always @ (*) begin
    if (((tmp_5_fu_2430_p1 == 3'd6) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        ap_phi_mux_a_t_13_6_phi_fu_1969_p16 = {{a_Data_0_data_out[31:16]}};
    end else if ((((exitcond7_fu_2406_p2 == 1'd0) & (tmp_5_fu_2430_p1 == 3'd0) & (1'b1 == ap_CS_fsm_state9)) | ((tmp_5_fu_2430_p1 == 3'd1) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)) | ((tmp_5_fu_2430_p1 == 3'd2) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)) | ((tmp_5_fu_2430_p1 == 3'd3) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)) | ((tmp_5_fu_2430_p1 == 3'd4) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)) | ((tmp_5_fu_2430_p1 == 3'd5) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)) | ((tmp_5_fu_2430_p1 == 3'd7) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)))) begin
        ap_phi_mux_a_t_13_6_phi_fu_1969_p16 = a_t_13_5_reg_1516;
    end else begin
        ap_phi_mux_a_t_13_6_phi_fu_1969_p16 = 'bx;
    end
end

always @ (*) begin
    if ((((exitcond_fu_2261_p2 == 1'd0) & (tmp_3_fu_2285_p1 == 3'd0) & (1'b1 == ap_CS_fsm_state4)) | ((tmp_3_fu_2285_p1 == 3'd1) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((tmp_3_fu_2285_p1 == 3'd2) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((tmp_3_fu_2285_p1 == 3'd3) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((tmp_3_fu_2285_p1 == 3'd4) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((tmp_3_fu_2285_p1 == 3'd5) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((tmp_3_fu_2285_p1 == 3'd6) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)))) begin
        ap_phi_mux_a_t_14_3_phi_fu_772_p16 = a_t_14_2_reg_577;
    end else if (((tmp_3_fu_2285_p1 == 3'd7) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        ap_phi_mux_a_t_14_3_phi_fu_772_p16 = a_t_0_fu_2273_p1;
    end else begin
        ap_phi_mux_a_t_14_3_phi_fu_772_p16 = 'bx;
    end
end

always @ (*) begin
    if ((((exitcond7_fu_2406_p2 == 1'd0) & (tmp_5_fu_2430_p1 == 3'd0) & (1'b1 == ap_CS_fsm_state9)) | ((tmp_5_fu_2430_p1 == 3'd1) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)) | ((tmp_5_fu_2430_p1 == 3'd2) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)) | ((tmp_5_fu_2430_p1 == 3'd3) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)) | ((tmp_5_fu_2430_p1 == 3'd4) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)) | ((tmp_5_fu_2430_p1 == 3'd5) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)) | ((tmp_5_fu_2430_p1 == 3'd6) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)))) begin
        ap_phi_mux_a_t_14_6_phi_fu_1699_p16 = a_t_14_5_reg_1504;
    end else if (((tmp_5_fu_2430_p1 == 3'd7) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        ap_phi_mux_a_t_14_6_phi_fu_1699_p16 = a_t_0_1_25_fu_2418_p1;
    end else begin
        ap_phi_mux_a_t_14_6_phi_fu_1699_p16 = 'bx;
    end
end

always @ (*) begin
    if ((((exitcond_fu_2261_p2 == 1'd0) & (tmp_3_fu_2285_p1 == 3'd0) & (1'b1 == ap_CS_fsm_state4)) | ((tmp_3_fu_2285_p1 == 3'd1) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((tmp_3_fu_2285_p1 == 3'd2) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((tmp_3_fu_2285_p1 == 3'd3) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((tmp_3_fu_2285_p1 == 3'd4) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((tmp_3_fu_2285_p1 == 3'd5) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((tmp_3_fu_2285_p1 == 3'd6) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)))) begin
        ap_phi_mux_a_t_15_3_phi_fu_1012_p16 = a_t_15_2_reg_565;
    end else if (((tmp_3_fu_2285_p1 == 3'd7) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        ap_phi_mux_a_t_15_3_phi_fu_1012_p16 = {{a_Data_0_data_out[31:16]}};
    end else begin
        ap_phi_mux_a_t_15_3_phi_fu_1012_p16 = 'bx;
    end
end

always @ (*) begin
    if ((((exitcond7_fu_2406_p2 == 1'd0) & (tmp_5_fu_2430_p1 == 3'd0) & (1'b1 == ap_CS_fsm_state9)) | ((tmp_5_fu_2430_p1 == 3'd1) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)) | ((tmp_5_fu_2430_p1 == 3'd2) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)) | ((tmp_5_fu_2430_p1 == 3'd3) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)) | ((tmp_5_fu_2430_p1 == 3'd4) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)) | ((tmp_5_fu_2430_p1 == 3'd5) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)) | ((tmp_5_fu_2430_p1 == 3'd6) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)))) begin
        ap_phi_mux_a_t_15_6_phi_fu_1939_p16 = a_t_15_5_reg_1492;
    end else if (((tmp_5_fu_2430_p1 == 3'd7) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        ap_phi_mux_a_t_15_6_phi_fu_1939_p16 = {{a_Data_0_data_out[31:16]}};
    end else begin
        ap_phi_mux_a_t_15_6_phi_fu_1939_p16 = 'bx;
    end
end

always @ (*) begin
    if (((exitcond_fu_2261_p2 == 1'd0) & (tmp_3_fu_2285_p1 == 3'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        ap_phi_mux_a_t_1_3_phi_fu_1222_p16 = {{a_Data_0_data_out[31:16]}};
    end else if ((((tmp_3_fu_2285_p1 == 3'd1) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((tmp_3_fu_2285_p1 == 3'd2) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((tmp_3_fu_2285_p1 == 3'd3) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((tmp_3_fu_2285_p1 == 3'd4) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((tmp_3_fu_2285_p1 == 3'd5) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((tmp_3_fu_2285_p1 == 3'd6) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((tmp_3_fu_2285_p1 == 3'd7) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)))) begin
        ap_phi_mux_a_t_1_3_phi_fu_1222_p16 = a_t_1_2_reg_733;
    end else begin
        ap_phi_mux_a_t_1_3_phi_fu_1222_p16 = 'bx;
    end
end

always @ (*) begin
    if (((exitcond7_fu_2406_p2 == 1'd0) & (tmp_5_fu_2430_p1 == 3'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        ap_phi_mux_a_t_1_6_phi_fu_2149_p16 = {{a_Data_0_data_out[31:16]}};
    end else if ((((tmp_5_fu_2430_p1 == 3'd1) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)) | ((tmp_5_fu_2430_p1 == 3'd2) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)) | ((tmp_5_fu_2430_p1 == 3'd3) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)) | ((tmp_5_fu_2430_p1 == 3'd4) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)) | ((tmp_5_fu_2430_p1 == 3'd5) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)) | ((tmp_5_fu_2430_p1 == 3'd6) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)) | ((tmp_5_fu_2430_p1 == 3'd7) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)))) begin
        ap_phi_mux_a_t_1_6_phi_fu_2149_p16 = a_t_1_5_reg_1660;
    end else begin
        ap_phi_mux_a_t_1_6_phi_fu_2149_p16 = 'bx;
    end
end

always @ (*) begin
    if (((tmp_3_fu_2285_p1 == 3'd1) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        ap_phi_mux_a_t_2_3_phi_fu_952_p16 = a_t_0_fu_2273_p1;
    end else if ((((exitcond_fu_2261_p2 == 1'd0) & (tmp_3_fu_2285_p1 == 3'd0) & (1'b1 == ap_CS_fsm_state4)) | ((tmp_3_fu_2285_p1 == 3'd2) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((tmp_3_fu_2285_p1 == 3'd3) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((tmp_3_fu_2285_p1 == 3'd4) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((tmp_3_fu_2285_p1 == 3'd5) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((tmp_3_fu_2285_p1 == 3'd6) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((tmp_3_fu_2285_p1 == 3'd7) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)))) begin
        ap_phi_mux_a_t_2_3_phi_fu_952_p16 = a_t_2_2_reg_721;
    end else begin
        ap_phi_mux_a_t_2_3_phi_fu_952_p16 = 'bx;
    end
end

always @ (*) begin
    if (((tmp_5_fu_2430_p1 == 3'd1) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        ap_phi_mux_a_t_2_6_phi_fu_1879_p16 = a_t_0_1_25_fu_2418_p1;
    end else if ((((exitcond7_fu_2406_p2 == 1'd0) & (tmp_5_fu_2430_p1 == 3'd0) & (1'b1 == ap_CS_fsm_state9)) | ((tmp_5_fu_2430_p1 == 3'd2) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)) | ((tmp_5_fu_2430_p1 == 3'd3) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)) | ((tmp_5_fu_2430_p1 == 3'd4) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)) | ((tmp_5_fu_2430_p1 == 3'd5) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)) | ((tmp_5_fu_2430_p1 == 3'd6) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)) | ((tmp_5_fu_2430_p1 == 3'd7) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)))) begin
        ap_phi_mux_a_t_2_6_phi_fu_1879_p16 = a_t_2_5_reg_1648;
    end else begin
        ap_phi_mux_a_t_2_6_phi_fu_1879_p16 = 'bx;
    end
end

always @ (*) begin
    if (((tmp_3_fu_2285_p1 == 3'd1) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        ap_phi_mux_a_t_3_3_phi_fu_1192_p16 = {{a_Data_0_data_out[31:16]}};
    end else if ((((exitcond_fu_2261_p2 == 1'd0) & (tmp_3_fu_2285_p1 == 3'd0) & (1'b1 == ap_CS_fsm_state4)) | ((tmp_3_fu_2285_p1 == 3'd2) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((tmp_3_fu_2285_p1 == 3'd3) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((tmp_3_fu_2285_p1 == 3'd4) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((tmp_3_fu_2285_p1 == 3'd5) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((tmp_3_fu_2285_p1 == 3'd6) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((tmp_3_fu_2285_p1 == 3'd7) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)))) begin
        ap_phi_mux_a_t_3_3_phi_fu_1192_p16 = a_t_3_2_reg_709;
    end else begin
        ap_phi_mux_a_t_3_3_phi_fu_1192_p16 = 'bx;
    end
end

always @ (*) begin
    if (((tmp_5_fu_2430_p1 == 3'd1) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        ap_phi_mux_a_t_3_6_phi_fu_2119_p16 = {{a_Data_0_data_out[31:16]}};
    end else if ((((exitcond7_fu_2406_p2 == 1'd0) & (tmp_5_fu_2430_p1 == 3'd0) & (1'b1 == ap_CS_fsm_state9)) | ((tmp_5_fu_2430_p1 == 3'd2) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)) | ((tmp_5_fu_2430_p1 == 3'd3) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)) | ((tmp_5_fu_2430_p1 == 3'd4) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)) | ((tmp_5_fu_2430_p1 == 3'd5) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)) | ((tmp_5_fu_2430_p1 == 3'd6) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)) | ((tmp_5_fu_2430_p1 == 3'd7) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)))) begin
        ap_phi_mux_a_t_3_6_phi_fu_2119_p16 = a_t_3_5_reg_1636;
    end else begin
        ap_phi_mux_a_t_3_6_phi_fu_2119_p16 = 'bx;
    end
end

always @ (*) begin
    if (((tmp_3_fu_2285_p1 == 3'd2) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        ap_phi_mux_a_t_4_3_phi_fu_922_p16 = a_t_0_fu_2273_p1;
    end else if ((((exitcond_fu_2261_p2 == 1'd0) & (tmp_3_fu_2285_p1 == 3'd0) & (1'b1 == ap_CS_fsm_state4)) | ((tmp_3_fu_2285_p1 == 3'd1) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((tmp_3_fu_2285_p1 == 3'd3) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((tmp_3_fu_2285_p1 == 3'd4) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((tmp_3_fu_2285_p1 == 3'd5) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((tmp_3_fu_2285_p1 == 3'd6) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((tmp_3_fu_2285_p1 == 3'd7) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)))) begin
        ap_phi_mux_a_t_4_3_phi_fu_922_p16 = a_t_4_2_reg_697;
    end else begin
        ap_phi_mux_a_t_4_3_phi_fu_922_p16 = 'bx;
    end
end

always @ (*) begin
    if (((tmp_5_fu_2430_p1 == 3'd2) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        ap_phi_mux_a_t_4_6_phi_fu_1849_p16 = a_t_0_1_25_fu_2418_p1;
    end else if ((((exitcond7_fu_2406_p2 == 1'd0) & (tmp_5_fu_2430_p1 == 3'd0) & (1'b1 == ap_CS_fsm_state9)) | ((tmp_5_fu_2430_p1 == 3'd1) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)) | ((tmp_5_fu_2430_p1 == 3'd3) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)) | ((tmp_5_fu_2430_p1 == 3'd4) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)) | ((tmp_5_fu_2430_p1 == 3'd5) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)) | ((tmp_5_fu_2430_p1 == 3'd6) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)) | ((tmp_5_fu_2430_p1 == 3'd7) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)))) begin
        ap_phi_mux_a_t_4_6_phi_fu_1849_p16 = a_t_4_5_reg_1624;
    end else begin
        ap_phi_mux_a_t_4_6_phi_fu_1849_p16 = 'bx;
    end
end

always @ (*) begin
    if (((tmp_3_fu_2285_p1 == 3'd2) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        ap_phi_mux_a_t_5_3_phi_fu_1162_p16 = {{a_Data_0_data_out[31:16]}};
    end else if ((((exitcond_fu_2261_p2 == 1'd0) & (tmp_3_fu_2285_p1 == 3'd0) & (1'b1 == ap_CS_fsm_state4)) | ((tmp_3_fu_2285_p1 == 3'd1) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((tmp_3_fu_2285_p1 == 3'd3) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((tmp_3_fu_2285_p1 == 3'd4) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((tmp_3_fu_2285_p1 == 3'd5) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((tmp_3_fu_2285_p1 == 3'd6) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((tmp_3_fu_2285_p1 == 3'd7) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)))) begin
        ap_phi_mux_a_t_5_3_phi_fu_1162_p16 = a_t_5_2_reg_685;
    end else begin
        ap_phi_mux_a_t_5_3_phi_fu_1162_p16 = 'bx;
    end
end

always @ (*) begin
    if (((tmp_5_fu_2430_p1 == 3'd2) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        ap_phi_mux_a_t_5_6_phi_fu_2089_p16 = {{a_Data_0_data_out[31:16]}};
    end else if ((((exitcond7_fu_2406_p2 == 1'd0) & (tmp_5_fu_2430_p1 == 3'd0) & (1'b1 == ap_CS_fsm_state9)) | ((tmp_5_fu_2430_p1 == 3'd1) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)) | ((tmp_5_fu_2430_p1 == 3'd3) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)) | ((tmp_5_fu_2430_p1 == 3'd4) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)) | ((tmp_5_fu_2430_p1 == 3'd5) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)) | ((tmp_5_fu_2430_p1 == 3'd6) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)) | ((tmp_5_fu_2430_p1 == 3'd7) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)))) begin
        ap_phi_mux_a_t_5_6_phi_fu_2089_p16 = a_t_5_5_reg_1612;
    end else begin
        ap_phi_mux_a_t_5_6_phi_fu_2089_p16 = 'bx;
    end
end

always @ (*) begin
    if (((tmp_3_fu_2285_p1 == 3'd3) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        ap_phi_mux_a_t_6_3_phi_fu_892_p16 = a_t_0_fu_2273_p1;
    end else if ((((exitcond_fu_2261_p2 == 1'd0) & (tmp_3_fu_2285_p1 == 3'd0) & (1'b1 == ap_CS_fsm_state4)) | ((tmp_3_fu_2285_p1 == 3'd1) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((tmp_3_fu_2285_p1 == 3'd2) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((tmp_3_fu_2285_p1 == 3'd4) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((tmp_3_fu_2285_p1 == 3'd5) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((tmp_3_fu_2285_p1 == 3'd6) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((tmp_3_fu_2285_p1 == 3'd7) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)))) begin
        ap_phi_mux_a_t_6_3_phi_fu_892_p16 = a_t_6_2_reg_673;
    end else begin
        ap_phi_mux_a_t_6_3_phi_fu_892_p16 = 'bx;
    end
end

always @ (*) begin
    if (((tmp_5_fu_2430_p1 == 3'd3) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        ap_phi_mux_a_t_6_6_phi_fu_1819_p16 = a_t_0_1_25_fu_2418_p1;
    end else if ((((exitcond7_fu_2406_p2 == 1'd0) & (tmp_5_fu_2430_p1 == 3'd0) & (1'b1 == ap_CS_fsm_state9)) | ((tmp_5_fu_2430_p1 == 3'd1) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)) | ((tmp_5_fu_2430_p1 == 3'd2) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)) | ((tmp_5_fu_2430_p1 == 3'd4) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)) | ((tmp_5_fu_2430_p1 == 3'd5) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)) | ((tmp_5_fu_2430_p1 == 3'd6) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)) | ((tmp_5_fu_2430_p1 == 3'd7) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)))) begin
        ap_phi_mux_a_t_6_6_phi_fu_1819_p16 = a_t_6_5_reg_1600;
    end else begin
        ap_phi_mux_a_t_6_6_phi_fu_1819_p16 = 'bx;
    end
end

always @ (*) begin
    if (((tmp_3_fu_2285_p1 == 3'd3) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        ap_phi_mux_a_t_7_3_phi_fu_1132_p16 = {{a_Data_0_data_out[31:16]}};
    end else if ((((exitcond_fu_2261_p2 == 1'd0) & (tmp_3_fu_2285_p1 == 3'd0) & (1'b1 == ap_CS_fsm_state4)) | ((tmp_3_fu_2285_p1 == 3'd1) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((tmp_3_fu_2285_p1 == 3'd2) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((tmp_3_fu_2285_p1 == 3'd4) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((tmp_3_fu_2285_p1 == 3'd5) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((tmp_3_fu_2285_p1 == 3'd6) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((tmp_3_fu_2285_p1 == 3'd7) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)))) begin
        ap_phi_mux_a_t_7_3_phi_fu_1132_p16 = a_t_7_2_reg_661;
    end else begin
        ap_phi_mux_a_t_7_3_phi_fu_1132_p16 = 'bx;
    end
end

always @ (*) begin
    if (((tmp_5_fu_2430_p1 == 3'd3) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        ap_phi_mux_a_t_7_6_phi_fu_2059_p16 = {{a_Data_0_data_out[31:16]}};
    end else if ((((exitcond7_fu_2406_p2 == 1'd0) & (tmp_5_fu_2430_p1 == 3'd0) & (1'b1 == ap_CS_fsm_state9)) | ((tmp_5_fu_2430_p1 == 3'd1) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)) | ((tmp_5_fu_2430_p1 == 3'd2) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)) | ((tmp_5_fu_2430_p1 == 3'd4) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)) | ((tmp_5_fu_2430_p1 == 3'd5) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)) | ((tmp_5_fu_2430_p1 == 3'd6) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)) | ((tmp_5_fu_2430_p1 == 3'd7) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)))) begin
        ap_phi_mux_a_t_7_6_phi_fu_2059_p16 = a_t_7_5_reg_1588;
    end else begin
        ap_phi_mux_a_t_7_6_phi_fu_2059_p16 = 'bx;
    end
end

always @ (*) begin
    if (((tmp_3_fu_2285_p1 == 3'd4) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        ap_phi_mux_a_t_8_3_phi_fu_862_p16 = a_t_0_fu_2273_p1;
    end else if ((((exitcond_fu_2261_p2 == 1'd0) & (tmp_3_fu_2285_p1 == 3'd0) & (1'b1 == ap_CS_fsm_state4)) | ((tmp_3_fu_2285_p1 == 3'd1) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((tmp_3_fu_2285_p1 == 3'd2) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((tmp_3_fu_2285_p1 == 3'd3) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((tmp_3_fu_2285_p1 == 3'd5) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((tmp_3_fu_2285_p1 == 3'd6) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((tmp_3_fu_2285_p1 == 3'd7) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)))) begin
        ap_phi_mux_a_t_8_3_phi_fu_862_p16 = a_t_8_2_reg_649;
    end else begin
        ap_phi_mux_a_t_8_3_phi_fu_862_p16 = 'bx;
    end
end

always @ (*) begin
    if (((tmp_5_fu_2430_p1 == 3'd4) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        ap_phi_mux_a_t_8_6_phi_fu_1789_p16 = a_t_0_1_25_fu_2418_p1;
    end else if ((((exitcond7_fu_2406_p2 == 1'd0) & (tmp_5_fu_2430_p1 == 3'd0) & (1'b1 == ap_CS_fsm_state9)) | ((tmp_5_fu_2430_p1 == 3'd1) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)) | ((tmp_5_fu_2430_p1 == 3'd2) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)) | ((tmp_5_fu_2430_p1 == 3'd3) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)) | ((tmp_5_fu_2430_p1 == 3'd5) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)) | ((tmp_5_fu_2430_p1 == 3'd6) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)) | ((tmp_5_fu_2430_p1 == 3'd7) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)))) begin
        ap_phi_mux_a_t_8_6_phi_fu_1789_p16 = a_t_8_5_reg_1576;
    end else begin
        ap_phi_mux_a_t_8_6_phi_fu_1789_p16 = 'bx;
    end
end

always @ (*) begin
    if (((tmp_3_fu_2285_p1 == 3'd4) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        ap_phi_mux_a_t_9_3_phi_fu_1102_p16 = {{a_Data_0_data_out[31:16]}};
    end else if ((((exitcond_fu_2261_p2 == 1'd0) & (tmp_3_fu_2285_p1 == 3'd0) & (1'b1 == ap_CS_fsm_state4)) | ((tmp_3_fu_2285_p1 == 3'd1) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((tmp_3_fu_2285_p1 == 3'd2) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((tmp_3_fu_2285_p1 == 3'd3) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((tmp_3_fu_2285_p1 == 3'd5) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((tmp_3_fu_2285_p1 == 3'd6) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((tmp_3_fu_2285_p1 == 3'd7) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)))) begin
        ap_phi_mux_a_t_9_3_phi_fu_1102_p16 = a_t_9_2_reg_637;
    end else begin
        ap_phi_mux_a_t_9_3_phi_fu_1102_p16 = 'bx;
    end
end

always @ (*) begin
    if (((tmp_5_fu_2430_p1 == 3'd4) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        ap_phi_mux_a_t_9_6_phi_fu_2029_p16 = {{a_Data_0_data_out[31:16]}};
    end else if ((((exitcond7_fu_2406_p2 == 1'd0) & (tmp_5_fu_2430_p1 == 3'd0) & (1'b1 == ap_CS_fsm_state9)) | ((tmp_5_fu_2430_p1 == 3'd1) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)) | ((tmp_5_fu_2430_p1 == 3'd2) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)) | ((tmp_5_fu_2430_p1 == 3'd3) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)) | ((tmp_5_fu_2430_p1 == 3'd5) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)) | ((tmp_5_fu_2430_p1 == 3'd6) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)) | ((tmp_5_fu_2430_p1 == 3'd7) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)))) begin
        ap_phi_mux_a_t_9_6_phi_fu_2029_p16 = a_t_9_5_reg_1564;
    end else begin
        ap_phi_mux_a_t_9_6_phi_fu_2029_p16 = 'bx;
    end
end

always @ (*) begin
    if (((exitcond9_fu_2301_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        if ((tmp_9_fu_2317_p1 == 3'd0)) begin
            ap_phi_mux_p_a_assign_load_phi_phi_fu_1262_p16 = a_t_0_2_reg_745;
        end else if ((tmp_9_fu_2317_p1 == 3'd7)) begin
            ap_phi_mux_p_a_assign_load_phi_phi_fu_1262_p16 = a_t_14_2_reg_577;
        end else if ((tmp_9_fu_2317_p1 == 3'd6)) begin
            ap_phi_mux_p_a_assign_load_phi_phi_fu_1262_p16 = a_t_12_2_reg_601;
        end else if ((tmp_9_fu_2317_p1 == 3'd5)) begin
            ap_phi_mux_p_a_assign_load_phi_phi_fu_1262_p16 = a_t_10_2_reg_625;
        end else if ((tmp_9_fu_2317_p1 == 3'd4)) begin
            ap_phi_mux_p_a_assign_load_phi_phi_fu_1262_p16 = a_t_8_2_reg_649;
        end else if ((tmp_9_fu_2317_p1 == 3'd3)) begin
            ap_phi_mux_p_a_assign_load_phi_phi_fu_1262_p16 = a_t_6_2_reg_673;
        end else if ((tmp_9_fu_2317_p1 == 3'd2)) begin
            ap_phi_mux_p_a_assign_load_phi_phi_fu_1262_p16 = a_t_4_2_reg_697;
        end else if ((tmp_9_fu_2317_p1 == 3'd1)) begin
            ap_phi_mux_p_a_assign_load_phi_phi_fu_1262_p16 = a_t_2_2_reg_721;
        end else begin
            ap_phi_mux_p_a_assign_load_phi_phi_fu_1262_p16 = 'bx;
        end
    end else begin
        ap_phi_mux_p_a_assign_load_phi_phi_fu_1262_p16 = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == Pa_Data_1_ack_in) & (tmp_fu_2241_p3 == 1'd1) & (Pa_Data_1_state[1'd0] == 1'b0) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else if (((1'b1 == Pa_Data_1_ack_in) & (tmp_fu_2241_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((exitcond1_fu_2249_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            if ((~((exitcond_fu_2261_p2 == 1'd0) & (1'b0 == a_Data_0_vld_out)) & (exitcond_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else if ((~((exitcond_fu_2261_p2 == 1'd0) & (1'b0 == a_Data_0_vld_out)) & (exitcond_fu_2261_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if ((~((exitcond9_fu_2301_p2 == 1'd0) & (1'b0 == a_Data_0_vld_out)) & (exitcond9_fu_2301_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else if ((~((exitcond9_fu_2301_p2 == 1'd0) & (1'b0 == a_Data_0_vld_out)) & (exitcond9_fu_2301_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state8 : begin
            if (((exitcond8_fu_2388_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state9 : begin
            if ((~((exitcond7_fu_2406_p2 == 1'd0) & (1'b0 == a_Data_0_vld_out)) & (exitcond7_fu_2406_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else if ((~((exitcond7_fu_2406_p2 == 1'd0) & (1'b0 == a_Data_0_vld_out)) & (exitcond7_fu_2406_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_pp3_stage0;
        end
        ap_ST_fsm_pp3_stage0 : begin
            if ((~((exitcond5_fu_2446_p2 == 1'd1) & (1'b0 == ap_block_pp3_stage0_subdone) & (ap_enable_reg_pp3_iter1 == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b1)) & ~((1'b0 == ap_block_pp3_stage0_subdone) & (ap_enable_reg_pp3_iter1 == 1'b0) & (ap_enable_reg_pp3_iter2 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end else if ((((1'b0 == ap_block_pp3_stage0_subdone) & (ap_enable_reg_pp3_iter1 == 1'b0) & (ap_enable_reg_pp3_iter2 == 1'b1)) | ((exitcond5_fu_2446_p2 == 1'd1) & (1'b0 == ap_block_pp3_stage0_subdone) & (ap_enable_reg_pp3_iter1 == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign C_0_address0 = tmp_39_cast_fu_2511_p1;

assign C_0_address1 = tmp_38_cast_fu_2345_p1;

assign C_0_d1 = ((tmp_11_fu_2321_p2[0:0] === 1'b1) ? tmp_6_fu_2313_p1 : ap_phi_mux_p_a_assign_load_phi_phi_fu_1262_p16);

assign C_1_address0 = tmp_39_cast_fu_2511_p1;

assign C_1_address1 = tmp_38_cast_fu_2345_p1;

assign C_1_d1 = ((tmp_16_fu_2373_p2[0:0] === 1'b1) ? grp_fu_2215_p4 : p_a_assign_1_load_ph_fu_2351_p10);

assign Pa_Data_1_ack_in = Pa_Data_1_state[1'd1];

assign Pa_Data_1_ack_out = Pa_Data_TREADY;

assign Pa_Data_1_load_A = (~Pa_Data_1_sel_wr & Pa_Data_1_state_cmp_full);

assign Pa_Data_1_load_B = (Pa_Data_1_state_cmp_full & Pa_Data_1_sel_wr);

assign Pa_Data_1_sel = Pa_Data_1_sel_rd;

assign Pa_Data_1_state_cmp_full = ((Pa_Data_1_state != 2'd1) ? 1'b1 : 1'b0);

assign Pa_Data_1_vld_out = Pa_Data_1_state[1'd0];

assign Pa_Data_TDATA = Pa_Data_1_data_out;

assign Pa_Data_TVALID = Pa_Data_1_state[1'd0];

assign a_Data_0_ack_in = a_Data_0_state[1'd1];

assign a_Data_0_load_A = (~a_Data_0_sel_wr & a_Data_0_state_cmp_full);

assign a_Data_0_load_B = (a_Data_0_state_cmp_full & a_Data_0_sel_wr);

assign a_Data_0_sel = a_Data_0_sel_rd;

assign a_Data_0_state_cmp_full = ((a_Data_0_state != 2'd1) ? 1'b1 : 1'b0);

assign a_Data_0_vld_in = a_Data_TVALID;

assign a_Data_0_vld_out = a_Data_0_state[1'd0];

assign a_Data_TREADY = a_Data_0_state[1'd1];

assign a_t_0_1_25_fu_2418_p1 = a_Data_0_data_out[15:0];

assign a_t_0_fu_2273_p1 = a_Data_0_data_out[15:0];

assign ap_CS_fsm_pp3_stage0 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_block_pp3_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp3_stage0_01001 = ((exitcond5_fu_2446_p2 == 1'd0) & (1'b0 == a_Data_0_vld_out) & (ap_enable_reg_pp3_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp3_stage0_11001 = (((1'b1 == ap_block_state13_io) & (ap_enable_reg_pp3_iter2 == 1'b1)) | ((1'b1 == ap_block_state12_io) & (ap_enable_reg_pp3_iter1 == 1'b1)) | ((exitcond5_fu_2446_p2 == 1'd0) & (1'b0 == a_Data_0_vld_out) & (ap_enable_reg_pp3_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp3_stage0_subdone = (((1'b1 == ap_block_state13_io) & (ap_enable_reg_pp3_iter2 == 1'b1)) | ((1'b1 == ap_block_state12_io) & (ap_enable_reg_pp3_iter1 == 1'b1)) | ((exitcond5_fu_2446_p2 == 1'd0) & (1'b0 == a_Data_0_vld_out) & (ap_enable_reg_pp3_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_state11_pp3_stage0_iter0 = ((exitcond5_fu_2446_p2 == 1'd0) & (1'b0 == a_Data_0_vld_out));
end

always @ (*) begin
    ap_block_state12_io = ((exitcond5_reg_2681 == 1'd0) & (1'b0 == Pa_Data_1_ack_in));
end

assign ap_block_state12_pp3_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state13_io = ((exitcond5_reg_2681_pp3_iter1_reg == 1'd0) & (1'b0 == Pa_Data_1_ack_in));
end

assign ap_block_state13_pp3_stage0_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4 = ((exitcond_fu_2261_p2 == 1'd0) & (1'b0 == a_Data_0_vld_out));
end

always @ (*) begin
    ap_block_state6 = ((exitcond9_fu_2301_p2 == 1'd0) & (1'b0 == a_Data_0_vld_out));
end

always @ (*) begin
    ap_block_state9 = ((exitcond7_fu_2406_p2 == 1'd0) & (1'b0 == a_Data_0_vld_out));
end

always @ (*) begin
    ap_condition_311 = ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0));
end

assign ap_enable_pp3 = (ap_idle_pp3 ^ 1'b1);

assign ap_phi_reg_pp3_iter0_p_a_assign_2_load_ph_reg_2186 = 'bx;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign c_1_fu_2255_p2 = (c_reg_553 + 2'd1);

assign c_2_fu_2394_p2 = (c2_reg_1480 + 2'd1);

assign exitcond1_fu_2249_p2 = ((c_reg_553 == 2'd2) ? 1'b1 : 1'b0);

assign exitcond5_fu_2446_p2 = ((n4_reg_2175 == 4'd8) ? 1'b1 : 1'b0);

assign exitcond7_fu_2406_p2 = ((n3_reg_1684 == 4'd8) ? 1'b1 : 1'b0);

assign exitcond8_fu_2388_p2 = ((c2_reg_1480 == 2'd2) ? 1'b1 : 1'b0);

assign exitcond9_fu_2301_p2 = ((n1_reg_1248 == 4'd8) ? 1'b1 : 1'b0);

assign exitcond_fu_2261_p2 = ((n_reg_757 == 4'd8) ? 1'b1 : 1'b0);

assign grp_fu_2215_p4 = {{a_Data_0_data_out[31:16]}};

assign n2_cast_fu_2336_p1 = n1_reg_1248;

assign n5_cast_fu_2502_p1 = n4_reg_2175;

assign n_1_fu_2267_p2 = (n_reg_757 + 4'd1);

assign n_2_fu_2412_p2 = (n3_reg_1684 + 4'd1);

assign n_3_fu_2307_p2 = (n1_reg_1248 + 4'd1);

assign n_4_fu_2452_p2 = (n4_reg_2175 + 4'd1);

assign p_a_assign_1_load_ph_fu_2351_p9 = n1_reg_1248[2:0];

assign p_a_assign_3_load_ph_fu_2466_p9 = n4_reg_2175[2:0];

assign r_1_fu_2400_p2 = (r_reg_365 + 3'd2);

assign tmp_11_fu_2321_p2 = (($signed(ap_phi_mux_p_a_assign_load_phi_phi_fu_1262_p16) < $signed(tmp_6_fu_2313_p1)) ? 1'b1 : 1'b0);

assign tmp_13_fu_2517_p2 = (($signed(ap_phi_reg_pp3_iter1_p_a_assign_2_load_ph_reg_2186) < $signed(tmp_15_reg_2690)) ? 1'b1 : 1'b0);

assign tmp_14_fu_2522_p3 = ((tmp_13_fu_2517_p2[0:0] === 1'b1) ? tmp_15_reg_2690 : ap_phi_reg_pp3_iter1_p_a_assign_2_load_ph_reg_2186);

assign tmp_15_fu_2458_p1 = a_Data_0_data_out[15:0];

assign tmp_16_fu_2373_p2 = (($signed(p_a_assign_1_load_ph_fu_2351_p10) < $signed(grp_fu_2215_p4)) ? 1'b1 : 1'b0);

assign tmp_18_fu_2488_p2 = (($signed(p_a_assign_3_load_ph_fu_2466_p10) < $signed(grp_fu_2215_p4)) ? 1'b1 : 1'b0);

assign tmp_20_fu_2494_p3 = ((tmp_18_fu_2488_p2[0:0] === 1'b1) ? grp_fu_2215_p4 : p_a_assign_3_load_ph_fu_2466_p10);

assign tmp_21_fu_2529_p2 = (($signed(tmp_14_fu_2522_p3) < $signed(C_0_q0)) ? 1'b1 : 1'b0);

assign tmp_22_fu_2462_p1 = n4_reg_2175[2:0];

assign tmp_23_fu_2535_p3 = ((tmp_21_fu_2529_p2[0:0] === 1'b1) ? C_0_q0 : tmp_14_fu_2522_p3);

assign tmp_24_fu_2547_p2 = (($signed(tmp_20_reg_2700) < $signed(C_1_q0)) ? 1'b1 : 1'b0);

assign tmp_25_fu_2552_p3 = ((tmp_24_fu_2547_p2[0:0] === 1'b1) ? C_1_q0 : tmp_20_reg_2700);

assign tmp_26_fu_2340_p2 = (tmp_8_cast_reg_2635 + n2_cast_fu_2336_p1);

assign tmp_27_cast_fu_2579_p1 = tmp_27_fu_2571_p3;

assign tmp_27_fu_2571_p3 = ((tmp_32_fu_2563_p3[0:0] === 1'b1) ? 15'd0 : tmp_30_fu_2543_p1);

assign tmp_28_fu_2506_p2 = (tmp_37_cast_reg_2676 + n5_cast_fu_2502_p1);

assign tmp_29_fu_2591_p3 = ((tmp_33_fu_2583_p3[0:0] === 1'b1) ? 15'd0 : tmp_31_fu_2559_p1);

assign tmp_2_fu_2289_p3 = {{c_reg_553}, {3'd0}};

assign tmp_30_fu_2543_p1 = tmp_23_fu_2535_p3[14:0];

assign tmp_31_fu_2559_p1 = tmp_25_fu_2552_p3[14:0];

assign tmp_32_fu_2563_p3 = tmp_23_fu_2535_p3[32'd15];

assign tmp_33_fu_2583_p3 = tmp_25_fu_2552_p3[32'd15];

assign tmp_34_fu_2599_p3 = {{tmp_29_fu_2591_p3}, {tmp_27_cast_fu_2579_p1}};

assign tmp_35_fu_2607_p1 = tmp_34_fu_2599_p3;

assign tmp_37_cast_fu_2442_p1 = tmp_s_fu_2434_p3;

assign tmp_38_cast_fu_2345_p1 = tmp_26_fu_2340_p2;

assign tmp_39_cast_fu_2511_p1 = tmp_28_fu_2506_p2;

assign tmp_3_fu_2285_p1 = n_reg_757[2:0];

assign tmp_5_fu_2430_p1 = n3_reg_1684[2:0];

assign tmp_6_fu_2313_p1 = a_Data_0_data_out[15:0];

assign tmp_8_cast_fu_2297_p1 = tmp_2_fu_2289_p3;

assign tmp_9_fu_2317_p1 = n1_reg_1248[2:0];

assign tmp_fu_2241_p3 = r_reg_365[32'd2];

assign tmp_s_fu_2434_p3 = {{c2_reg_1480}, {3'd0}};

always @ (posedge ap_clk) begin
    tmp_8_cast_reg_2635[2:0] <= 3'b000;
    tmp_8_cast_reg_2635[5] <= 1'b0;
    tmp_37_cast_reg_2676[2:0] <= 3'b000;
    tmp_37_cast_reg_2676[5] <= 1'b0;
end

endmodule //Layer3_Pooling
