Checking out Encounter license ...
Encounter_Digital_Impl_Sys_XL 9.1 license checkout succeeded.
You can run 2 CPU jobs with the base license that is currently checked out.
If required, use the setMultiCpuUsage command to enable multi-CPU processing.
This Encounter release has been compiled with OA version 22.04-p058.
*******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2009.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

@(#)CDS: Encounter v09.11-s084_1 (64bit) 04/26/2010 12:41 (Linux 2.6)
@(#)CDS: NanoRoute v09.11-s008 NR100226-1806/USR63-UB (database version 2.30, 93.1.1) {superthreading v1.14}
@(#)CDS: CeltIC v09.11-s011_1 (64bit) 03/04/2010 14:24:46 (Linux 2.6.9-78.0.25.ELsmp)
@(#)CDS: CTE 09.11-s016_1 (64bit) Apr  8 2010 03:29:23 (Linux 2.6.9-78.0.25.ELlargesmp)
@(#)CDS: CPE v09.11-s023
--- Starting "Encounter v09.11-s084_1" on Mon May  4 23:16:55 2015 (mem=59.9M) ---
--- Running on ecegrid-thin2.ecn.purdue.edu (x86_64 w/Linux 2.6.32-504.12.2.el6.x86_64) ---
This version was compiled on Mon Apr 26 12:41:12 PDT 2010.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
<CMD> loadConfig ./encounter.conf
Reading config file - ./encounter.conf
**WARN: (ENCEXT-1085):	Option 'rda_Input(ui_res_scale)' used in configuration file './encounter.conf' is obsolete. The name will be converted into new format automatically if design is saved and then restored. Alternatively, update the configuration file to use names 'rda_Input(ui_preRoute_res)' and/or 'rda_Input(ui_postRoute_res)' for resistance scale factors to be used at preRoute/postRoute stages of the design . The obsolete name works in this release. But to avoid this warning and to ensure compatibility with future releases, update this option name.

Loading Lef file /package/eda/cells/OSU/v2.7/cadence/lib/ami05/lib/osu05_stdcells.lef...
**WARN: (ENCLF-108):	There is no overlap layer defined in any lef file
so you are unable to create rectilinear partition in a hierarchical flow.
Set DBUPerIGU to M2 pitch 2400.
Initializing default via types and wire widths ...

Power Planner/ViaGen version 8.1.46 promoted on 02/17/2009.
viaInitial starts at Mon May  4 23:17:03 2015
**WARN: (ENCPP-544):	You didn't use the STACK keyword with the LEF SAMENET rule. Stacked vias might not be created correctly.  
	SAMENET cc via 0.150 ;
**WARN: (ENCPP-544):	You didn't use the STACK keyword with the LEF SAMENET rule. Stacked vias might not be created correctly.  
	SAMENET via via2 0.150 ;
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURN1 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURN2 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURN3 GENERATE
viaInitial ends at Mon May  4 23:17:03 2015
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'mapped/Floating_point_co_processor_top.v'
Inserting temporary buffers to remove assignment statements.
Module on_chip_sram_wrapper not defined.  Created automatically.
**WARN: (ENCVL-346):	Module on_chip_sram_wrapper is not defined in LEF files.  It will be treated as an empty module.
Undeclared bus init_file_number in module on_chip_sram_wrapper ... created as [31:0].
Undeclared bus dump_file_number in module on_chip_sram_wrapper ... created as [31:0].
Undeclared bus start_address in module on_chip_sram_wrapper ... created as [31:0].
Undeclared bus last_address in module on_chip_sram_wrapper ... created as [31:0].
Undeclared bus address in module on_chip_sram_wrapper ... created as [7:0].
Undeclared bus read_data in module on_chip_sram_wrapper ... created as [31:0].
Undeclared bus write_data in module on_chip_sram_wrapper ... created as [31:0].

*** Memory Usage v0.159.2.6.2.1 (Current mem = 419.605M, initial mem = 59.918M) ***
*** End netlist parsing (cpu=0:00:00.6, real=0:00:01.0, mem=419.6M) ***
Set top cell to Floating_point_co_processor_top.
Reading common timing library '/package/eda/cells/OSU/v2.7/cadence/lib/ami05/lib/osu05_stdcells.tlf' ...
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AND2X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AND2X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AND2X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AND2X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'C' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'C' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'D' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'BUFX2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'BUFX4' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX4' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'CLKBUF1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (ENCTS-124):	Timing library description of pin 'YPAD' is missing from cell 'PADVDD' in timing library 'osu05_stdcells'.
**WARN: (ENCTS-124):	Timing library description of pin 'YPAD' is missing from cell 'PADGND' in timing library 'osu05_stdcells'.
 read 39 cells in library 'osu05_stdcells' 
*** End library_loading (cpu=0.00min, mem=0.3M, fe_cpu=0.12min, fe_mem=419.9M) ***
**WARN: (ENCDB-2504):	Cell on_chip_sram_wrapper is instantiated in the Verilog netlist, but is not defined.
Mark pin read_data[31] of cell on_chip_sram_wrapper output for net load_data[31] in module Floating_point_co_processor_design 
Mark pin read_data[30] of cell on_chip_sram_wrapper output for net load_data[30] in module Floating_point_co_processor_design 
Mark pin read_data[29] of cell on_chip_sram_wrapper output for net load_data[29] in module Floating_point_co_processor_design 
Mark pin read_data[28] of cell on_chip_sram_wrapper output for net load_data[28] in module Floating_point_co_processor_design 
Mark pin read_data[27] of cell on_chip_sram_wrapper output for net load_data[27] in module Floating_point_co_processor_design 
Mark pin read_data[26] of cell on_chip_sram_wrapper output for net load_data[26] in module Floating_point_co_processor_design 
Mark pin read_data[25] of cell on_chip_sram_wrapper output for net load_data[25] in module Floating_point_co_processor_design 
Mark pin read_data[24] of cell on_chip_sram_wrapper output for net load_data[24] in module Floating_point_co_processor_design 
Mark pin read_data[23] of cell on_chip_sram_wrapper output for net load_data[23] in module Floating_point_co_processor_design 
Mark pin read_data[22] of cell on_chip_sram_wrapper output for net load_data[22] in module Floating_point_co_processor_design 
Mark pin read_data[21] of cell on_chip_sram_wrapper output for net load_data[21] in module Floating_point_co_processor_design 
Mark pin read_data[20] of cell on_chip_sram_wrapper output for net load_data[20] in module Floating_point_co_processor_design 
Mark pin read_data[19] of cell on_chip_sram_wrapper output for net load_data[19] in module Floating_point_co_processor_design 
Mark pin read_data[18] of cell on_chip_sram_wrapper output for net load_data[18] in module Floating_point_co_processor_design 
Mark pin read_data[17] of cell on_chip_sram_wrapper output for net load_data[17] in module Floating_point_co_processor_design 
Mark pin read_data[16] of cell on_chip_sram_wrapper output for net load_data[16] in module Floating_point_co_processor_design 
Mark pin read_data[15] of cell on_chip_sram_wrapper output for net load_data[15] in module Floating_point_co_processor_design 
Mark pin read_data[14] of cell on_chip_sram_wrapper output for net load_data[14] in module Floating_point_co_processor_design 
Mark pin read_data[13] of cell on_chip_sram_wrapper output for net load_data[13] in module Floating_point_co_processor_design 
Mark pin read_data[12] of cell on_chip_sram_wrapper output for net load_data[12] in module Floating_point_co_processor_design 
Mark pin read_data[11] of cell on_chip_sram_wrapper output for net load_data[11] in module Floating_point_co_processor_design 
Mark pin read_data[10] of cell on_chip_sram_wrapper output for net load_data[10] in module Floating_point_co_processor_design 
Mark pin read_data[9] of cell on_chip_sram_wrapper output for net load_data[9] in module Floating_point_co_processor_design 
Mark pin read_data[8] of cell on_chip_sram_wrapper output for net load_data[8] in module Floating_point_co_processor_design 
Mark pin read_data[7] of cell on_chip_sram_wrapper output for net load_data[7] in module Floating_point_co_processor_design 
Mark pin read_data[6] of cell on_chip_sram_wrapper output for net load_data[6] in module Floating_point_co_processor_design 
Mark pin read_data[5] of cell on_chip_sram_wrapper output for net load_data[5] in module Floating_point_co_processor_design 
Mark pin read_data[4] of cell on_chip_sram_wrapper output for net load_data[4] in module Floating_point_co_processor_design 
Mark pin read_data[3] of cell on_chip_sram_wrapper output for net load_data[3] in module Floating_point_co_processor_design 
Mark pin read_data[2] of cell on_chip_sram_wrapper output for net load_data[2] in module Floating_point_co_processor_design 
Mark pin read_data[1] of cell on_chip_sram_wrapper output for net load_data[1] in module Floating_point_co_processor_design 
Mark pin read_data[0] of cell on_chip_sram_wrapper output for net load_data[0] in module Floating_point_co_processor_design 
Found empty module (on_chip_sram_wrapper).
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell Floating_point_co_processor_top ...
*** Netlist is unique.
** info: there are 449 modules.
** info: there are 49235 stdCell insts.
** info: there are 107 Pad insts.

*** Memory Usage v0.159.2.6.2.1 (Current mem = 450.551M, initial mem = 59.918M) ***
*info - Done with setDoAssign with 1216 assigns removed and 0 assigns could not be removed.
CTE reading timing constraint file 'encounter.pt' ...
INFO (CTE): constraints read successfully
*** Read timing constraints (cpu=0:00:00.0 mem=456.1M) ***
Total number of combinational cells: 26
Total number of sequential cells: 4
Total number of tristate cells: 2
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX4 CLKBUF1
Total number of usable buffers: 3
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INVX2 INVX1 INVX4 INVX8
Total number of usable inverters: 4
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: CLKBUF2 CLKBUF3
Total number of identified usable delay cells: 2
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
*info: set bottom ioPad orient R180
Reading IO assignment file "encounter.io" ...
Horizontal Layer M1 offset = 1500 (derived)
Vertical Layer M2 offset = 1200 (derived)
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF.
Set Input Pin Transition Delay as 120 ps.
PreRoute Cap Scale Factor :        1.00
PreRoute Res Scale Factor :        1.00
PostRoute Cap Scale Factor :       1.00
PostRoute Res Scale Factor :       1.00
PostRoute XCap Scale Factor :      1.00

PreRoute Clock Cap Scale Factor :  1.00	[Derived from postRoute_cap (effortLevel low)]
PreRoute Clock Res Scale Factor :  1.00	[Derived from postRoute_res (effortLevel low)]
PostRoute Clock Cap Scale Factor : 1.00	[Derived from postRoute_cap (effortLevel low)]
PostRoute Clock Res Scale Factor : 1.00	[Derived from postRoute_res (effortLevel low)]
**WARN: (ENCOPT-3465):	The buffer cells were automatically identified. The command setBufFootPrint is ignored. If you want to force the tool to honor this setting, you have to load a footprint file through the loadFootPrint command.
**WARN: (ENCOPT-3466):	The inverter cells were automatically identified. The command setInvFootPrint is ignored. If you want to force the tool to honor this setting, you have to load a footprint file through the loadFootPrint command.
**WARN: (ENCOPT-3467):	The delay cells were automatically identified. The command setDelayFootPrint is ignored. If you want to force the tool to honor this setting, you have to load a footprint file through the loadFootPrint command.
<CMD> floorPlan -r 1.0 0.4 6000 6000 6000 6000
Horizontal Layer M1 offset = 1500 (derived)
Vertical Layer M2 offset = 1200 (derived)
<CMD> addRing -spacing_bottom 9.9 -width_left 9.9 -width_bottom 9.9 -width_top 9.9 -spacing_top 9.9 -layer_bottom metal1 -width_right 9.9 -around core -center 1 -layer_top metal1 -spacing_right 9.9 -spacing_left 9.9 -layer_right metal2 -layer_left metal2 -offset_top 9.9 -offset_bottom 9.9 -offset_left 9.9 -offset_right 9.9 -nets { gnd vdd }


The power planner created 8 wires.

<CMD> setPlaceMode -congEffort medium
<CMD> placeDesign -inPlaceOpt
*** Starting placeDesign concurrent flow ***
*** Start deleteBufferTree ***
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.2, MEM = 491.9M)
Number of Loop : 0
Start delay calculation (mem=491.949M)...
Delay calculation completed. (cpu=0:00:02.6 real=0:00:02.0 mem=500.145M 0)
*** CDM Built up (cpu=0:00:05.1  real=0:00:05.0  mem= 500.1M) ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
*summary: 2581 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:07.3) ***
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting "NanoPlace(TM) placement v0.892.2.8.2.1 (mem=503.8M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.0 mem=504.8M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.0 mem=504.8M) ***
Options: timingDriven ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (ENCDB-2082):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
#std cell=46654 #block=0 (0 floating + 0 preplaced) #ioInst=136 #net=48446 #term=161142 #term/net=3.33, #fixedIo=136, #floatIo=0, #fixedPin=105, #floatPin=0
stdCell: 46654 single + 0 double + 0 multi
Total standard cell length = 731.2824 (mm), area = 21.9385 (mm^2)
Average module density = 0.391.
Density for the design = 0.391.
       = stdcell_area 304701 (21938472 um^2) / alloc_area 778872 (56078784 um^2).
Pin Density = 0.529.
            = total # of pins 161142 / total Instance area 304701.
Iteration  1: Total net bbox = 3.164e+06 (1.80e+06 1.36e+06)
              Est.  stn bbox = 3.164e+06 (1.80e+06 1.36e+06)
              cpu = 0:00:01.3 real = 0:00:01.0 mem = 534.9M
Iteration  2: Total net bbox = 3.164e+06 (1.80e+06 1.36e+06)
              Est.  stn bbox = 3.164e+06 (1.80e+06 1.36e+06)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 534.9M
Iteration  3: Total net bbox = 3.103e+06 (1.77e+06 1.33e+06)
              Est.  stn bbox = 3.103e+06 (1.77e+06 1.33e+06)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 534.9M
Iteration  4: Total net bbox = 1.292e+07 (6.24e+06 6.68e+06)
              Est.  stn bbox = 1.292e+07 (6.24e+06 6.68e+06)
              cpu = 0:00:08.5 real = 0:00:09.0 mem = 534.9M
Iteration  5: Total net bbox = 1.213e+07 (5.44e+06 6.68e+06)
              Est.  stn bbox = 1.213e+07 (5.44e+06 6.68e+06)
              cpu = 0:00:07.9 real = 0:00:08.0 mem = 534.9M
Iteration  6: Total net bbox = 1.177e+07 (5.66e+06 6.11e+06)
              Est.  stn bbox = 1.177e+07 (5.66e+06 6.11e+06)
              cpu = 0:00:13.8 real = 0:00:15.0 mem = 537.9M
Iteration  7: Total net bbox = 1.180e+07 (5.69e+06 6.12e+06)
              Est.  stn bbox = 1.416e+07 (6.59e+06 7.57e+06)
              cpu = 0:00:32.4 real = 0:00:33.0 mem = 524.6M
Iteration  8: Total net bbox = 1.180e+07 (5.69e+06 6.11e+06)
              Est.  stn bbox = 1.415e+07 (6.59e+06 7.57e+06)
              cpu = 0:00:27.3 real = 0:00:28.0 mem = 524.5M
Iteration  9: Total net bbox = 1.180e+07 (5.83e+06 5.96e+06)
              Est.  stn bbox = 1.431e+07 (6.90e+06 7.42e+06)
              cpu = 0:00:29.2 real = 0:00:30.0 mem = 527.5M
Iteration 10: Total net bbox = 1.192e+07 (5.89e+06 6.03e+06)
              Est.  stn bbox = 1.445e+07 (6.96e+06 7.49e+06)
              cpu = 0:00:17.0 real = 0:00:17.0 mem = 527.5M
Iteration 11: Total net bbox = 1.176e+07 (5.86e+06 5.91e+06)
              Est.  stn bbox = 1.443e+07 (7.04e+06 7.39e+06)
              cpu = 0:00:33.5 real = 0:00:34.0 mem = 528.5M
Iteration 12: Total net bbox = 1.184e+07 (5.89e+06 5.96e+06)
              Est.  stn bbox = 1.451e+07 (7.07e+06 7.44e+06)
              cpu = 0:00:16.2 real = 0:00:17.0 mem = 528.5M
Iteration 13: Total net bbox = 1.257e+07 (6.27e+06 6.30e+06)
              Est.  stn bbox = 1.539e+07 (7.57e+06 7.82e+06)
              cpu = 0:02:23 real = 0:02:25 mem = 523.5M
Iteration 14: Total net bbox = 1.257e+07 (6.27e+06 6.30e+06)
              Est.  stn bbox = 1.539e+07 (7.57e+06 7.82e+06)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 525.5M
Iteration 15: Total net bbox = 1.283e+07 (6.49e+06 6.34e+06)
              Est.  stn bbox = 1.568e+07 (7.81e+06 7.87e+06)
              cpu = 0:00:00.9 real = 0:00:01.0 mem = 525.5M
*** cost = 1.283e+07 (6.49e+06 6.34e+06) (cpu for global=0:04:59) real=0:05:05***
Core Placement runtime cpu: 0:03:54 real: 0:03:58
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:03.7, real=0:00:04.0)
move report: preRPlace moves 2381 insts, mean move: 5.73 um, max move: 51.60 um
	max move on inst (I0/FP_PROCESSOR/LOAD/reg_out_reg[16]): (10406.40, 6300.00) --> (10428.00, 6330.00)
Placement tweakage begins.
wire length = 1.283e+07 = 6.491e+06 H + 6.343e+06 V
wire length = 1.249e+07 = 6.173e+06 H + 6.321e+06 V
Placement tweakage ends.
move report: wireLenOpt moves 9749 insts, mean move: 27.87 um, max move: 98.40 um
	max move on inst (I0/FP_PROCESSOR/SIN/ADDX3/LARGE_EXPSEL/U2): (7413.60, 7440.00) --> (7512.00, 7440.00)
move report: rPlace moves 11670 insts, mean move: 24.14 um, max move: 98.40 um
	max move on inst (I0/FP_PROCESSOR/SIN/ADDX3/LARGE_EXPSEL/U2): (7413.60, 7440.00) --> (7512.00, 7440.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        98.40 um
  inst (I0/FP_PROCESSOR/SIN/ADDX3/LARGE_EXPSEL/U2) with max move: (7413.6, 7440) -> (7512, 7440)
  mean    (X+Y) =        24.14 um
Total instances flipped for WireLenOpt: 732
Total instances flipped, including legalization: 22882
Total instances moved : 11670
*** cpu=0:00:05.5   mem=539.3M  mem(used)=21.2M***
Total net length = 1.250e+07 (6.173e+06 6.323e+06) (ext = 0.000e+00)
*** End of Placement (cpu=0:05:10, real=0:05:16, mem=538.2M) ***
default core: bins with density >  0.75 = 0.769 % ( 5 / 650 )
*** Free Virtual Timing Model ...(mem=522.4M)
Starting IO pin assignment...
**WARN: (ENCSP-9025):	No scan chain specified/traced.
setAnalysisMode  -domain allClockDomain -checkType setup -skew true -usefulSkew false -log true -warn true -caseAnalysis true -sequentialConstProp false -moduleIOCstr true -clockPropagation forcedIdeal -clkSrcPath false -timingSelfLoopsNoSkew false -asyncChecks async -useOutputPinCap true -latch true -latchDelayCalIteration 2 -timeBorrowing true -latchFullDelayCal false -clockGatingCheck true -enableMultipleDriveNet true -analysisType single -cppr false -clkNetsMarking beforeConstProp -honorVirtualPartition false -honorClockDomains true
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 521.4M **
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=521.4M) ***

There are 0 pin guide points passed to trialRoute.
**WARN: (ENCTR-2325):	64 nets connect a pad term to a fterm without geometry and will not be routed.
Options:  -handlePreroute -noPinGuide

Nr of prerouted/Fixed nets = 105
routingBox: (1200 1500) (20106000 20068500)
coreBox:    (6300000 6300000) (13807200 13770000)
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=17/1439

Phase 1a route (0:00:00.8 562.4M):
Est net length = 1.498e+07um = 7.561e+06H + 7.417e+06V
Usage: (12.6%H 9.0%V) = (8.359e+06um 1.157e+07um) = (668356 381816)
Obstruct: 5807 = 1652 (0.4%H) + 4155 (1.0%V)
Overflow: 26939 = 6299 (1.53% H) + 20640 (5.03% V)
Number obstruct path=145 reroute=0

Phase 1b route (0:00:00.5 564.9M):
Usage: (12.6%H 9.0%V) = (8.353e+06um 1.159e+07um) = (667875 382322)
Overflow: 24760 = 4586 (1.11% H) + 20173 (4.92% V)

Phase 1c route (0:00:00.3 564.9M):
Usage: (12.6%H 9.0%V) = (8.345e+06um 1.161e+07um) = (667205 383143)
Overflow: 22059 = 3213 (0.78% H) + 18846 (4.60% V)

Phase 1d route (0:00:00.4 566.0M):
Usage: (12.7%H 9.1%V) = (8.392e+06um 1.175e+07um) = (671058 387544)
Overflow: 14832 = 1525 (0.37% H) + 13307 (3.25% V)

Phase 1e route (0:00:00.9 567.6M):
Usage: (12.7%H 9.4%V) = (8.436e+06um 1.203e+07um) = (673569 397007)
Overflow: 9004 = 82 (0.02% H) + 8922 (2.18% V)

Phase 1f route (0:00:00.9 567.6M):
Usage: (12.9%H 9.4%V) = (8.564e+06um 1.211e+07um) = (683683 399685)
Overflow: 4943 = 31 (0.01% H) + 4912 (1.20% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	3	 0.00%
 -2:	0	 0.00%	266	 0.06%
 -1:	31	 0.01%	4531	 1.11%
--------------------------------------
  0:	4227	 1.02%	34620	 8.44%
  1:	9238	 2.24%	29489	 7.19%
  2:	11772	 2.85%	25684	 6.26%
  3:	13764	 3.34%	21520	 5.25%
  4:	16071	 3.90%	19054	 4.65%
  5:	17453	 4.23%	186161	45.40%
  6:	18685	 4.53%	892	 0.22%
  7:	19254	 4.67%	12	 0.00%
  8:	17658	 4.28%	35	 0.01%
  9:	16176	 3.92%	28	 0.01%
 10:	54020	13.09%	8	 0.00%
 11:	163	 0.04%	23	 0.01%
 12:	310	 0.08%	42	 0.01%
 13:	175	 0.04%	1	 0.00%
 14:	337	 0.08%	20	 0.00%
 15:	120054	29.10%	48	 0.01%
 16:	93155	22.58%	25	 0.01%
 17:	0	 0.00%	26	 0.01%
 18:	0	 0.00%	73	 0.02%
 19:	0	 0.00%	845	 0.21%
 20:	0	 0.00%	86634	21.13%


Global route (cpu=3.9s real=4.0s 564.9M)


*** After '-updateRemainTrks' operation: 

Usage: (12.9%H 9.4%V) = (8.564e+06um 1.211e+07um) = (683683 399685)
Overflow: 4943 = 31 (0.01% H) + 4912 (1.20% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	3	 0.00%
 -2:	0	 0.00%	266	 0.06%
 -1:	31	 0.01%	4531	 1.11%
--------------------------------------
  0:	4227	 1.02%	34620	 8.44%
  1:	9238	 2.24%	29489	 7.19%
  2:	11772	 2.85%	25684	 6.26%
  3:	13764	 3.34%	21520	 5.25%
  4:	16071	 3.90%	19054	 4.65%
  5:	17453	 4.23%	186161	45.40%
  6:	18685	 4.53%	892	 0.22%
  7:	19254	 4.67%	12	 0.00%
  8:	17658	 4.28%	35	 0.01%
  9:	16176	 3.92%	28	 0.01%
 10:	54020	13.09%	8	 0.00%
 11:	163	 0.04%	23	 0.01%
 12:	310	 0.08%	42	 0.01%
 13:	175	 0.04%	1	 0.00%
 14:	337	 0.08%	20	 0.00%
 15:	120054	29.10%	48	 0.01%
 16:	93155	22.58%	25	 0.01%
 17:	0	 0.00%	26	 0.01%
 18:	0	 0.00%	73	 0.02%
 19:	0	 0.00%	845	 0.21%
 20:	0	 0.00%	86634	21.13%



*** Completed Phase 1 route (0:00:04.6 555.0M) ***


Total length: 1.553e+07um, number of vias: 337435
M1(H) length: 0.000e+00um, number of vias: 160839
M2(V) length: 7.942e+06um, number of vias: 176596
M3(H) length: 7.586e+06um
*** Completed Phase 2 route (0:00:04.3 575.0M) ***

*** Finished all Phases (cpu=0:00:09.2 mem=575.0M) ***
Peak Memory Usage was 564.4M 
*** Finished trialRoute (cpu=0:00:09.7 mem=575.0M) ***

Extraction called for design 'Floating_point_co_processor_top' of instances=46790 and nets=49940 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design Floating_point_co_processor_top.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 575.039M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 587.8M)
Number of Loop : 0
Start delay calculation (mem=587.820M)...
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M3_M2' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M2_M1' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
Delay calculation completed. (cpu=0:00:05.7 real=0:00:06.0 mem=590.898M 4)
*** CDM Built up (cpu=0:00:07.9  real=0:00:08.0  mem= 590.9M) ***
Info: 105 io nets excluded
Info: 2 clock nets excluded from IPO operation.

Netlist preparation processing... 
Removed 1826 instances
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:05:50 mem=603.8M) ***
*** Finished delays update (0:05:58 mem=597.3M) ***
**optDesign ... cpu = 0:00:33, real = 0:00:34, mem = 597.4M **
*info: Start fixing DRV (Mem = 597.39M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (597.4M)
*info: 105 io nets excluded
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 1772 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.7, MEM=597.4M) ***
*info: There are 3 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.373972
Start fixing design rules ... (0:00:00.7 601.4M)
**WARN: (ENCDB-2513):	Given orientation not legal, FE_OFC60_npaddr_0_ remains original orientation R0, check for SYMMETRY statement in the LEF file for the cell INVX8.
**WARN: (ENCDB-2513):	Given orientation not legal, FE_OFC61_npaddr_0_ remains original orientation R0, check for SYMMETRY statement in the LEF file for the cell INVX4.
Phase 1 (2) Starts......
Phase 2 Starts......
Done fixing design rule (0:00:24.3 612.7M)

Summary:
1660 buffers added on 1266 nets (with 873 drivers resized)

Density after buffering = 0.382850
*** Completed dpFixDRCViolation (0:00:25.4 612.3M)

Re-routed 3779 nets
Extraction called for design 'Floating_point_co_processor_top' of instances=46624 and nets=50177 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design Floating_point_co_processor_top.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 612.289M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 606.0M)
Number of Loop : 0
Start delay calculation (mem=605.977M)...
Delay calculation completed. (cpu=0:00:05.3 real=0:00:06.0 mem=608.957M 0)
*** CDM Built up (cpu=0:00:07.6  real=0:00:08.0  mem= 609.0M) ***
*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    4
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    1400
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:36, Mem = 608.96M).
**optDesign ... cpu = 0:01:09, real = 0:01:12, mem = 609.0M **
*** Starting optFanout (609.0M)
*info: 105 io nets excluded
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 1772 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.7, MEM=609.0M) ***
Start fixing timing ... (0:00:00.6 609.0M)

Start clock batches slack = -5.802ns
**WARN: (ENCDB-2513):	Given orientation not legal, FE_OFC1904_npaddr_1_ remains original orientation R0, check for SYMMETRY statement in the LEF file for the cell INVX8.
**WARN: (ENCDB-2513):	Given orientation not legal, FE_OFC1905_npaddr_1_ remains original orientation R0, check for SYMMETRY statement in the LEF file for the cell INVX8.
End batches slack = -3.900ns
*info: Buffered 0 large fanout net (> 100 terms)
Done fixing timing (0:00:24.8 616.8M)

Summary:
722 buffers added on 408 nets (with 1581 drivers resized)

378 nets rebuffered with 409 inst removed and 646 inst added
Density after buffering = 0.388817
*** Completed optFanout (0:00:25.8 616.8M)

Re-routed 34 nets
Extraction called for design 'Floating_point_co_processor_top' of instances=46937 and nets=50490 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design Floating_point_co_processor_top.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 616.785M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 609.5M)
Number of Loop : 0
Start delay calculation (mem=609.496M)...
Delay calculation completed. (cpu=0:00:05.4 real=0:00:06.0 mem=612.512M 0)
*** CDM Built up (cpu=0:00:07.7  real=0:00:08.0  mem= 612.5M) ***
**optDesign ... cpu = 0:01:44, real = 0:01:47, mem = 612.5M **
*** Timing NOT met, worst failing slack is -4.137
*** Check timing (0:00:00.8)
************ Recovering area ***************
Info: 105 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** Starting Area Reclaim ***
** Density before area reclaim = 38.711% **

*** starting 1-st reclaim pass: 43030 instances 
*** starting 2-nd reclaim pass: 42877 instances 
*** starting 3-rd reclaim pass: 12501 instances 
*** starting 4-th reclaim pass: 828 instances 
*** starting 5-th reclaim pass: 39 instances 


** Area Reclaim Summary: Buffer Deletion = 31 Declone = 122 Downsize = 2125 **
** Density Change = 0.077% **
** Density after area reclaim = 38.634% **
*** Finished Area Reclaim (0:00:16.2) ***
*** Starting sequential cell resizing ***
density before resizing = 38.634%
*summary:      0 instances changed cell type
density after resizing = 38.634%
*** Finish sequential cell resizing (cpu=0:00:02.0 mem=617.3M) ***
density before resizing = 38.634%
* summary of transition time violation fixes:
*summary:    230 instances changed cell type
density after resizing = 38.689%
*** Starting trialRoute (mem=588.2M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 196
routingBox: (1200 1500) (20106000 20068500)
coreBox:    (6300000 6300000) (13807200 13770000)
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=17/1439

Phase 1a route (0:00:00.7 599.6M):
Est net length = 1.454e+07um = 7.339e+06H + 7.203e+06V
Usage: (12.2%H 8.8%V) = (8.107e+06um 1.127e+07um) = (647363 371789)
Obstruct: 5792 = 1652 (0.4%H) + 4140 (1.0%V)
Overflow: 24172 = 5379 (1.30% H) + 18793 (4.58% V)
Number obstruct path=151 reroute=0

Phase 1b route (0:00:00.4 601.7M):
Usage: (12.2%H 8.8%V) = (8.101e+06um 1.129e+07um) = (646879 372290)
Overflow: 22142 = 3716 (0.90% H) + 18426 (4.49% V)

Phase 1c route (0:00:00.3 601.7M):
Usage: (12.2%H 8.8%V) = (8.088e+06um 1.131e+07um) = (645818 373017)
Overflow: 19784 = 2581 (0.63% H) + 17203 (4.20% V)

Phase 1d route (0:00:00.4 602.7M):
Usage: (12.3%H 8.9%V) = (8.131e+06um 1.143e+07um) = (649343 377001)
Overflow: 13228 = 1303 (0.32% H) + 11925 (2.91% V)

Phase 1e route (0:00:00.7 603.5M):
Usage: (12.3%H 9.1%V) = (8.171e+06um 1.165e+07um) = (652503 384349)
Overflow: 8532 = 72 (0.02% H) + 8461 (2.06% V)

Phase 1f route (0:00:00.8 604.5M):
Usage: (12.5%H 9.1%V) = (8.284e+06um 1.175e+07um) = (661708 387759)
Overflow: 4618 = 28 (0.01% H) + 4590 (1.12% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	1	 0.00%
 -2:	0	 0.00%	217	 0.05%
 -1:	28	 0.01%	4281	 1.04%
--------------------------------------
  0:	3568	 0.86%	32950	 8.04%
  1:	8356	 2.03%	28645	 6.99%
  2:	11052	 2.68%	25918	 6.32%
  3:	13530	 3.28%	21716	 5.30%
  4:	15882	 3.85%	19403	 4.73%
  5:	17725	 4.30%	188121	45.88%
  6:	18919	 4.59%	922	 0.22%
  7:	19413	 4.71%	13	 0.00%
  8:	17115	 4.15%	28	 0.01%
  9:	15205	 3.69%	18	 0.00%
 10:	57556	13.95%	10	 0.00%
 11:	164	 0.04%	21	 0.01%
 12:	309	 0.07%	36	 0.01%
 13:	175	 0.04%	4	 0.00%
 14:	577	 0.14%	14	 0.00%
 15:	119975	29.08%	28	 0.01%
 16:	92994	22.54%	17	 0.00%
 17:	0	 0.00%	13	 0.00%
 18:	0	 0.00%	46	 0.01%
 19:	0	 0.00%	821	 0.20%
 20:	0	 0.00%	86812	21.17%


Global route (cpu=3.2s real=4.0s 602.3M)


*** After '-updateRemainTrks' operation: 

Usage: (12.5%H 9.1%V) = (8.284e+06um 1.175e+07um) = (661708 387759)
Overflow: 4618 = 28 (0.01% H) + 4590 (1.12% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	1	 0.00%
 -2:	0	 0.00%	217	 0.05%
 -1:	28	 0.01%	4281	 1.04%
--------------------------------------
  0:	3568	 0.86%	32950	 8.04%
  1:	8356	 2.03%	28645	 6.99%
  2:	11052	 2.68%	25918	 6.32%
  3:	13530	 3.28%	21716	 5.30%
  4:	15882	 3.85%	19403	 4.73%
  5:	17725	 4.30%	188121	45.88%
  6:	18919	 4.59%	922	 0.22%
  7:	19413	 4.71%	13	 0.00%
  8:	17115	 4.15%	28	 0.01%
  9:	15205	 3.69%	18	 0.00%
 10:	57556	13.95%	10	 0.00%
 11:	164	 0.04%	21	 0.01%
 12:	309	 0.07%	36	 0.01%
 13:	175	 0.04%	4	 0.00%
 14:	577	 0.14%	14	 0.00%
 15:	119975	29.08%	28	 0.01%
 16:	92994	22.54%	17	 0.00%
 17:	0	 0.00%	13	 0.00%
 18:	0	 0.00%	46	 0.01%
 19:	0	 0.00%	821	 0.20%
 20:	0	 0.00%	86812	21.17%



*** Completed Phase 1 route (0:00:03.8 592.2M) ***


Total length: 1.503e+07um, number of vias: 325081
M1(H) length: 2.808e+02um, number of vias: 156667
M2(V) length: 7.680e+06um, number of vias: 168414
M3(H) length: 7.354e+06um
*** Completed Phase 2 route (0:00:03.8 613.2M) ***

*** Finished all Phases (cpu=0:00:07.9 mem=613.2M) ***
Peak Memory Usage was 601.7M 
*** Finished trialRoute (cpu=0:00:08.4 mem=613.2M) ***

Extraction called for design 'Floating_point_co_processor_top' of instances=46784 and nets=50344 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design Floating_point_co_processor_top.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 598.957M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 610.2M)
Number of Loop : 0
Start delay calculation (mem=610.234M)...
Delay calculation completed. (cpu=0:00:05.7 real=0:00:05.0 mem=612.816M 0)
*** CDM Built up (cpu=0:00:08.2  real=0:00:08.0  mem= 612.8M) ***
**optDesign ... cpu = 0:02:22, real = 0:02:27, mem = 612.8M **
*info: Start fixing DRV (Mem = 612.82M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -secondPreCtsDrv -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (612.8M)
*info: 105 io nets excluded
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 1783 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.7, MEM=612.8M) ***
Start fixing design rules ... (0:00:00.7 613.8M)
Done fixing design rule (0:00:02.9 613.8M)

Summary:
103 buffers added on 96 nets (with 80 drivers resized)

Density after buffering = 0.387400
*** Completed dpFixDRCViolation (0:00:03.9 612.9M)

Re-routed 368 nets
Extraction called for design 'Floating_point_co_processor_top' of instances=46887 and nets=50447 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design Floating_point_co_processor_top.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 612.852M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.2, MEM = 609.8M)
Number of Loop : 0
Start delay calculation (mem=609.836M)...
Delay calculation completed. (cpu=0:00:05.5 real=0:00:06.0 mem=612.852M 0)
*** CDM Built up (cpu=0:00:07.8  real=0:00:08.0  mem= 612.9M) ***
*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    0
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    9
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:14, Mem = 612.85M).
**optDesign ... cpu = 0:02:36, real = 0:02:41, mem = 612.9M **
*** Timing NOT met, worst failing slack is -3.489
*** Check timing (0:00:00.8)
*** Starting optCritPath ***
*info: 105 io nets excluded
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 1783 no-driver nets excluded.
Density : 0.3874
Max route overflow : 0.0112
Current slack : -3.489 ns, density : 0.3874
Current slack : -3.459 ns, density : 0.3874
Current slack : -3.459 ns, density : 0.3874
Current slack : -3.459 ns, density : 0.3874
Current slack : -3.271 ns, density : 0.3874
Current slack : -3.271 ns, density : 0.3874
Current slack : -3.262 ns, density : 0.3874
Current slack : -3.262 ns, density : 0.3874
Current slack : -3.262 ns, density : 0.3874
Current slack : -3.235 ns, density : 0.3874
Current slack : -3.235 ns, density : 0.3874
Current slack : -3.235 ns, density : 0.3874
Current slack : -2.816 ns, density : 0.3875
Current slack : -2.816 ns, density : 0.3875
Current slack : -2.660 ns, density : 0.3876
Current slack : -2.660 ns, density : 0.3876
Current slack : -2.660 ns, density : 0.3876
Current slack : -2.620 ns, density : 0.3876
Current slack : -2.464 ns, density : 0.3879
Current slack : -2.450 ns, density : 0.3879
Current slack : -2.450 ns, density : 0.3879
Current slack : -2.439 ns, density : 0.3879
Current slack : -2.319 ns, density : 0.3882
Current slack : -2.315 ns, density : 0.3882
Current slack : -2.315 ns, density : 0.3882
Current slack : -2.284 ns, density : 0.3882
Current slack : -2.205 ns, density : 0.3884
Current slack : -2.181 ns, density : 0.3884
Current slack : -2.181 ns, density : 0.3884
Current slack : -2.101 ns, density : 0.3884
Current slack : -2.061 ns, density : 0.3887
Current slack : -2.056 ns, density : 0.3887
Current slack : -2.056 ns, density : 0.3887
Current slack : -2.056 ns, density : 0.3887
Current slack : -2.052 ns, density : 0.3891
Current slack : -2.052 ns, density : 0.3893
Current slack : -1.997 ns, density : 0.3900
Current slack : -1.996 ns, density : 0.3900
Current slack : -1.897 ns, density : 0.3906
Current slack : -1.897 ns, density : 0.3907
Current slack : -1.876 ns, density : 0.3917
Current slack : -1.876 ns, density : 0.3918
Current slack : -1.875 ns, density : 0.3918
Current slack : -1.796 ns, density : 0.3922
Current slack : -1.754 ns, density : 0.3922
Current slack : -1.754 ns, density : 0.3922
Current slack : -1.754 ns, density : 0.3922
Current slack : -1.754 ns, density : 0.3922
Current slack : -1.716 ns, density : 0.4000
Current slack : -1.716 ns, density : 0.4000
Current slack : -1.716 ns, density : 0.4000
Current slack : -1.691 ns, density : 0.4000
Current slack : -1.690 ns, density : 0.4000
Current slack : -1.690 ns, density : 0.4000
Current slack : -1.689 ns, density : 0.4000
Current slack : -1.679 ns, density : 0.4001
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:02:19 mem=628.8M) ***
*** Finished delays update (0:02:29 mem=626.3M) ***
Current slack : -1.664 ns, density : 0.4002
Current slack : -1.659 ns, density : 0.4002
Current slack : -1.658 ns, density : 0.4003
Current slack : -1.658 ns, density : 0.4003
Current slack : -1.649 ns, density : 0.4003
Current slack : -1.649 ns, density : 0.4003
Current slack : -1.619 ns, density : 0.4004
Current slack : -1.619 ns, density : 0.4004
Current slack : -1.619 ns, density : 0.4004
Current slack : -1.618 ns, density : 0.4004
Current slack : -1.604 ns, density : 0.4007
Current slack : -1.599 ns, density : 0.4007
Current slack : -1.599 ns, density : 0.4009
Current slack : -1.595 ns, density : 0.4074
Current slack : -1.595 ns, density : 0.4075
Current slack : -1.583 ns, density : 0.4077
Current slack : -1.514 ns, density : 0.4077
Current slack : -1.514 ns, density : 0.4076
Current slack : -1.514 ns, density : 0.4075
Current slack : -1.512 ns, density : 0.4075
Current slack : -1.512 ns, density : 0.4075
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:03:58 mem=635.9M) ***
*** Finished delays update (0:04:07 mem=635.4M) ***
Current slack : -1.523 ns, density : 0.4075
Current slack : -1.523 ns, density : 0.4075
Current slack : -1.519 ns, density : 0.4075
Current slack : -1.519 ns, density : 0.4075
Current slack : -1.502 ns, density : 0.4077
Current slack : -1.497 ns, density : 0.4078
Current slack : -1.493 ns, density : 0.4078
Current slack : -1.493 ns, density : 0.4078
Current slack : -1.493 ns, density : 0.4077
Current slack : -1.493 ns, density : 0.4078
Current slack : -1.488 ns, density : 0.4124
Current slack : -1.488 ns, density : 0.4124
Current slack : -1.485 ns, density : 0.4124
Current slack : -1.485 ns, density : 0.4124
Current slack : -1.482 ns, density : 0.4124
Current slack : -1.482 ns, density : 0.4124
Current slack : -1.482 ns, density : 0.4124
Current slack : -1.482 ns, density : 0.4124
Current slack : -1.478 ns, density : 0.4125
Current slack : -1.434 ns, density : 0.4124
Current slack : -1.434 ns, density : 0.4125
Current slack : -1.428 ns, density : 0.4125
Current slack : -1.428 ns, density : 0.4125
Current slack : -1.428 ns, density : 0.4125
Current slack : -1.428 ns, density : 0.4125
Current slack : -1.375 ns, density : 0.4125
Current slack : -1.375 ns, density : 0.4125
Current slack : -1.375 ns, density : 0.4125
Current slack : -1.375 ns, density : 0.4125
Current slack : -1.375 ns, density : 0.4126
Current slack : -1.368 ns, density : 0.4126
Current slack : -1.368 ns, density : 0.4127
Current slack : -1.366 ns, density : 0.4185
Current slack : -1.366 ns, density : 0.4188
Current slack : -1.351 ns, density : 0.4189
Current slack : -1.327 ns, density : 0.4189
Current slack : -1.327 ns, density : 0.4188
Current slack : -1.327 ns, density : 0.4187
Current slack : -1.327 ns, density : 0.4187
Current slack : -1.327 ns, density : 0.4187
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:06:51 mem=645.1M) ***
*** Finished delays update (0:07:03 mem=644.6M) ***
Current slack : -1.327 ns, density : 0.4187
Current slack : -1.327 ns, density : 0.4187
Current slack : -1.327 ns, density : 0.4187
Current slack : -1.327 ns, density : 0.4187
Current slack : -1.327 ns, density : 0.4189
Current slack : -1.321 ns, density : 0.4189
Current slack : -1.321 ns, density : 0.4189
Current slack : -1.321 ns, density : 0.4189
Current slack : -1.321 ns, density : 0.4189
Current slack : -1.321 ns, density : 0.4189
Current slack : -1.318 ns, density : 0.4224
Current slack : -1.318 ns, density : 0.4224
Current slack : -1.318 ns, density : 0.4224
Current slack : -1.318 ns, density : 0.4224
Current slack : -1.318 ns, density : 0.4224
Current slack : -1.318 ns, density : 0.4224
Current slack : -1.318 ns, density : 0.4224
Current slack : -1.318 ns, density : 0.4224
Current slack : -1.316 ns, density : 0.4224
Current slack : -1.316 ns, density : 0.4224
Current slack : -1.316 ns, density : 0.4224
Current slack : -1.316 ns, density : 0.4224
Current slack : -1.316 ns, density : 0.4224
Current slack : -1.316 ns, density : 0.4224
Current slack : -1.316 ns, density : 0.4224
Current slack : -1.313 ns, density : 0.4224
Current slack : -1.313 ns, density : 0.4224
Current slack : -1.313 ns, density : 0.4224
Current slack : -1.314 ns, density : 0.4224
Current slack : -1.315 ns, density : 0.4225
Current slack : -1.315 ns, density : 0.4224
Current slack : -1.315 ns, density : 0.4224
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:08:24 mem=647.2M) ***
*** Finished delays update (0:08:33 mem=646.6M) ***
post refinePlace cleanup
post refinePlace cleanup
**WARN: (ENCOPT-3034):	Optimization process capabilities limited due to 534 assigned nets
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:08:36 mem=647.1M) ***
*** Finished delays update (0:08:45 mem=646.6M) ***
*** Done optCritPath (0:08:47 646.61M) ***
**optDesign ... cpu = 0:11:25, real = 0:11:41, mem = 646.6M **
*** Starting trialRoute (mem=646.6M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 377
routingBox: (1200 1500) (20106000 20068500)
coreBox:    (6300000 6300000) (13807200 13770000)
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=17/1925

Phase 1a route (0:00:00.7 656.1M):
Est net length = 1.537e+07um = 7.755e+06H + 7.619e+06V
Usage: (13.0%H 9.6%V) = (8.588e+06um 1.240e+07um) = (687420 409430)
Obstruct: 5465 = 1652 (0.4%H) + 3813 (0.9%V)
Overflow: 31026 = 7664 (1.86% H) + 23362 (5.69% V)
Number obstruct path=109 reroute=0

Phase 1b route (0:00:00.7 657.1M):
Usage: (13.0%H 9.6%V) = (8.582e+06um 1.242e+07um) = (686896 409915)
Overflow: 28465 = 5435 (1.32% H) + 23030 (5.61% V)

Phase 1c route (0:00:00.4 657.1M):
Usage: (13.0%H 9.6%V) = (8.569e+06um 1.244e+07um) = (685861 410591)
Overflow: 25807 = 4060 (0.98% H) + 21747 (5.30% V)

Phase 1d route (0:00:00.5 657.1M):
Usage: (13.1%H 9.8%V) = (8.623e+06um 1.259e+07um) = (690334 415587)
Overflow: 17924 = 2221 (0.54% H) + 15703 (3.83% V)

Phase 1e route (0:00:00.8 657.1M):
Usage: (13.2%H 10.0%V) = (8.702e+06um 1.287e+07um) = (696614 424971)
Overflow: 11806 = 430 (0.10% H) + 11377 (2.77% V)

Phase 1f route (0:00:00.8 657.1M):
Usage: (13.4%H 10.1%V) = (8.860e+06um 1.300e+07um) = (709403 429249)
Overflow: 6855 = 222 (0.05% H) + 6633 (1.62% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	13	 0.00%
 -2:	18	 0.00%	493	 0.12%
 -1:	197	 0.05%	5913	 1.44%
--------------------------------------
  0:	6352	 1.54%	36979	 9.01%
  1:	10856	 2.63%	29238	 7.12%
  2:	12617	 3.06%	24283	 5.92%
  3:	14220	 3.45%	19510	 4.75%
  4:	15453	 3.75%	17872	 4.35%
  5:	16748	 4.06%	187285	45.64%
  6:	17621	 4.27%	922	 0.22%
  7:	17487	 4.24%	12	 0.00%
  8:	15595	 3.78%	33	 0.01%
  9:	14588	 3.54%	22	 0.01%
 10:	56597	13.72%	7	 0.00%
 11:	163	 0.04%	24	 0.01%
 12:	310	 0.08%	38	 0.01%
 13:	175	 0.04%	14	 0.00%
 14:	675	 0.16%	21	 0.01%
 15:	119796	29.04%	36	 0.01%
 16:	93075	22.56%	20	 0.00%
 17:	0	 0.00%	11	 0.00%
 18:	0	 0.00%	60	 0.01%
 19:	0	 0.00%	824	 0.20%
 20:	0	 0.00%	86752	21.14%


Global route (cpu=3.9s real=4.0s 656.1M)


*** After '-updateRemainTrks' operation: 

Usage: (13.4%H 10.1%V) = (8.860e+06um 1.300e+07um) = (709403 429249)
Overflow: 6855 = 222 (0.05% H) + 6633 (1.62% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	13	 0.00%
 -2:	18	 0.00%	493	 0.12%
 -1:	197	 0.05%	5913	 1.44%
--------------------------------------
  0:	6352	 1.54%	36979	 9.01%
  1:	10856	 2.63%	29238	 7.12%
  2:	12617	 3.06%	24283	 5.92%
  3:	14220	 3.45%	19510	 4.75%
  4:	15453	 3.75%	17872	 4.35%
  5:	16748	 4.06%	187285	45.64%
  6:	17621	 4.27%	922	 0.22%
  7:	17487	 4.24%	12	 0.00%
  8:	15595	 3.78%	33	 0.01%
  9:	14588	 3.54%	22	 0.01%
 10:	56597	13.72%	7	 0.00%
 11:	163	 0.04%	24	 0.01%
 12:	310	 0.08%	38	 0.01%
 13:	175	 0.04%	14	 0.00%
 14:	675	 0.16%	21	 0.01%
 15:	119796	29.04%	36	 0.01%
 16:	93075	22.56%	20	 0.00%
 17:	0	 0.00%	11	 0.00%
 18:	0	 0.00%	60	 0.01%
 19:	0	 0.00%	824	 0.20%
 20:	0	 0.00%	86752	21.14%



*** Completed Phase 1 route (0:00:04.9 646.6M) ***


Total length: 1.604e+07um, number of vias: 361187
M1(H) length: 3.144e+02um, number of vias: 177387
M2(V) length: 8.223e+06um, number of vias: 183800
M3(H) length: 7.814e+06um
*** Completed Phase 2 route (0:00:04.4 647.6M) ***

*** Finished all Phases (cpu=0:00:09.7 mem=647.6M) ***
Peak Memory Usage was 656.1M 
*** Finished trialRoute (cpu=0:00:10.5 mem=647.6M) ***

Extraction called for design 'Floating_point_co_processor_top' of instances=57480 and nets=60595 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design Floating_point_co_processor_top.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 631.602M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.2, MEM = 644.4M)
Number of Loop : 0
Start delay calculation (mem=644.383M)...
Delay calculation completed. (cpu=0:00:05.6 real=0:00:06.0 mem=647.613M 0)
*** CDM Built up (cpu=0:00:08.3  real=0:00:09.0  mem= 647.6M) ***
**optDesign ... cpu = 0:11:45, real = 0:12:02, mem = 647.6M **
*** Finished optDesign ***
*** Starting "NanoPlace(TM) placement v0.892.2.8.2.1 (mem=637.6M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.0 mem=620.6M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.0 mem=620.6M) ***
Options: timingDriven ignoreSpare pinGuide gpeffort=medium 
#std cell=57344 #block=0 (0 floating + 0 preplaced) #ioInst=136 #net=58800 #term=182312 #term/net=3.10, #fixedIo=136, #floatIo=0, #fixedPin=105, #floatPin=0
stdCell: 57344 single + 0 double + 0 multi
Total standard cell length = 790.1448 (mm), area = 23.7043 (mm^2)
Average module density = 0.423.
Density for the design = 0.423.
       = stdcell_area 329227 (23704344 um^2) / alloc_area 778872 (56078784 um^2).
Pin Density = 0.554.
            = total # of pins 182312 / total Instance area 329227.
Iteration 15: Total net bbox = 1.344e+07 (6.67e+06 6.78e+06)
              Est.  stn bbox = 1.595e+07 (7.83e+06 8.12e+06)
              cpu = 0:00:18.0 real = 0:00:19.0 mem = 634.6M
Iteration 16: Total net bbox = 1.265e+07 (6.21e+06 6.44e+06)
              Est.  stn bbox = 1.508e+07 (7.32e+06 7.76e+06)
              cpu = 0:00:43.0 real = 0:00:44.0 mem = 634.6M
Iteration 17: Total net bbox = 1.266e+07 (6.22e+06 6.44e+06)
              Est.  stn bbox = 1.509e+07 (7.32e+06 7.77e+06)
              cpu = 0:00:19.7 real = 0:00:19.0 mem = 634.6M
Iteration 18: Total net bbox = 1.329e+07 (6.56e+06 6.73e+06)
              Est.  stn bbox = 1.577e+07 (7.71e+06 8.06e+06)
              cpu = 0:02:17 real = 0:02:20 mem = 634.6M
Iteration 19: Total net bbox = 1.329e+07 (6.56e+06 6.73e+06)
              Est.  stn bbox = 1.577e+07 (7.71e+06 8.06e+06)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 634.6M
Iteration 20: Total net bbox = 1.354e+07 (6.80e+06 6.74e+06)
              Est.  stn bbox = 1.604e+07 (7.97e+06 8.07e+06)
              cpu = 0:00:02.0 real = 0:00:02.0 mem = 634.6M
*** cost = 1.354e+07 (6.80e+06 6.74e+06) (cpu for global=0:03:40) real=0:03:44***
Core Placement runtime cpu: 0:02:57 real: 0:02:59
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:05.4, real=0:00:05.0)
move report: preRPlace moves 2648 insts, mean move: 5.82 um, max move: 51.60 um
	max move on inst (I0/FP_PROCESSOR/SIN/MULX3/exp2_reg[7]): (7300.80, 6300.00) --> (7322.40, 6330.00)
Placement tweakage begins.
wire length = 1.354e+07 = 6.804e+06 H + 6.737e+06 V
wire length = 1.317e+07 = 6.454e+06 H + 6.713e+06 V
Placement tweakage ends.
move report: wireLenOpt moves 12327 insts, mean move: 26.70 um, max move: 96.00 um
	max move on inst (I0/FP_PROCESSOR/MULT/MUL/mult_32/U2289): (12808.80, 12120.00) --> (12904.80, 12120.00)
move report: rPlace moves 14444 insts, mean move: 23.55 um, max move: 93.60 um
	max move on inst (I0/FP_PROCESSOR/FE_OFC1550_add_result_15_): (11116.80, 7560.00) --> (11210.40, 7560.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        93.60 um
  inst (I0/FP_PROCESSOR/FE_OFC1550_add_result_15_) with max move: (11116.8, 7560) -> (11210.4, 7560)
  mean    (X+Y) =        23.55 um
Total instances flipped for WireLenOpt: 1007
Total instances flipped, including legalization: 27411
Total instances moved : 14444
*** cpu=0:00:07.7   mem=634.6M  mem(used)=0.0M***
Total net length = 1.317e+07 (6.454e+06 6.712e+06) (ext = 0.000e+00)
*** End of Placement (cpu=0:04:04, real=0:04:08, mem=634.6M) ***
default core: bins with density >  0.75 = 1.54 % ( 10 / 650 )
*** Free Virtual Timing Model ...(mem=618.6M)
Starting IO pin assignment...
**WARN: (ENCSP-9025):	No scan chain specified/traced.
*** Finishing placeDesign concurrent flow ***
**placeDesign ... cpu = 0:21: 8, real = 0:21:34, mem = 618.6M **
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> checkPlace
Begin checking placement ...
*info: Placed = 57344
*info: Unplaced = 0
Placement Density:42.27%(23704344/56078784)
<CMD> sroute -noBlockPins -noPadRings
**WARN: (ENCSR-4053):	SRoute option "-noBlockPins" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
**WARN: (ENCSR-4053):	SRoute option "-noPadRings" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
No routing obstructions were found in the design.
*** Begin SPECIAL ROUTE on Mon May  4 23:38:41 2015 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg61/ece337/gitM
SPECIAL ROUTE ran on machine: ecegrid-thin2.ecn.purdue.edu (Linux 2.6.32-504.12.2.el6.x86_64 Xeon 3.06Ghz)

Begin option processing ...
(from .sroute_3276.conf) srouteConnectPowerBump set to false
(from .sroute_3276.conf) routeSpecial set to true
(from .sroute_3276.conf) srouteConnectBlockPin set to false
(from .sroute_3276.conf) srouteFollowCorePinEnd set to 3
(from .sroute_3276.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_3276.conf) sroutePadPinAllPorts set to true
(from .sroute_3276.conf) sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1005.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 10 layers, 3 routing layers, 0 overlap layer
Read in 40 macros, 31 used
Read in 57480 components
  57344 core components: 0 unplaced, 57344 placed, 0 fixed
  132 pad components: 0 unplaced, 0 placed, 132 fixed
  4 other components: 0 unplaced, 0 placed, 4 fixed
Read in 105 logical pins
Read in 105 nets
Read in 2 special nets, 2 routed
Read in 114690 terminals
Begin power routing ...
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 2
  Number of Stripe ports routed: 0
  Number of Core ports routed: 500
  Number of Followpin connections: 250
End power routing: cpu: 0:00:07, real: 0:00:07, peak: 1041.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 6 via definition ...

sroute post-processing starts at Mon May  4 23:38:49 2015
The viaGen is rebuilding shadow vias for net gnd.
sroute post-processing ends at Mon May  4 23:38:49 2015

sroute post-processing starts at Mon May  4 23:38:49 2015
The viaGen is rebuilding shadow vias for net vdd.
sroute post-processing ends at Mon May  4 23:38:49 2015


sroute: Total CPU time used = 0:0:8
sroute: Total Real time used = 0:0:9
sroute: Total Memory used = 0.00 megs
sroute: Total Peak Memory used = 618.55 megs
<CMD> trialRoute
*** Starting trialRoute (mem=618.6M) ***

There are 0 pin guide points passed to trialRoute.
**WARN: (ENCTR-2325):	64 nets connect a pad term to a fterm without geometry and will not be routed.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 105
routingBox: (1200 1500) (20106000 20068500)
coreBox:    (6300000 6300000) (13807200 13770000)
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=17/1390

Phase 1a route (0:00:00.7 637.5M):
Est net length = 1.515e+07um = 7.566e+06H + 7.585e+06V
Usage: (12.8%H 9.6%V) = (8.454e+06um 1.231e+07um) = (676271 406210)
Obstruct: 5591 = 1652 (0.4%H) + 3939 (1.0%V)
Overflow: 21850 = 3418 (0.83% H) + 18432 (4.49% V)
Number obstruct path=131 reroute=0

Phase 1b route (0:00:00.5 638.5M):
Usage: (12.8%H 9.6%V) = (8.445e+06um 1.232e+07um) = (675536 406608)
Overflow: 19735 = 2115 (0.51% H) + 17621 (4.30% V)

Phase 1c route (0:00:00.3 638.5M):
Usage: (12.8%H 9.6%V) = (8.433e+06um 1.234e+07um) = (674530 407401)
Overflow: 17561 = 1192 (0.29% H) + 16369 (3.99% V)

Phase 1d route (0:00:00.4 638.5M):
Usage: (12.8%H 9.7%V) = (8.470e+06um 1.245e+07um) = (677632 410996)
Overflow: 11233 = 329 (0.08% H) + 10903 (2.66% V)

Phase 1e route (0:00:00.6 638.7M):
Usage: (12.9%H 9.8%V) = (8.530e+06um 1.261e+07um) = (682227 416424)
Overflow: 7160 = 30 (0.01% H) + 7130 (1.74% V)

Phase 1f route (0:00:00.6 638.7M):
Usage: (13.1%H 9.9%V) = (8.631e+06um 1.270e+07um) = (690357 419238)
Overflow: 3789 = 6 (0.00% H) + 3783 (0.92% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	1	 0.00%
 -2:	0	 0.00%	152	 0.04%
 -1:	6	 0.00%	3566	 0.87%
--------------------------------------
  0:	2747	 0.67%	31884	 7.77%
  1:	6926	 1.68%	31207	 7.61%
  2:	10702	 2.59%	30815	 7.51%
  3:	13913	 3.37%	27163	 6.62%
  4:	17285	 4.19%	20906	 5.10%
  5:	19617	 4.76%	175838	42.86%
  6:	22484	 5.45%	859	 0.21%
  7:	23210	 5.63%	19	 0.00%
  8:	20602	 4.99%	29	 0.01%
  9:	17371	 4.21%	21	 0.01%
 10:	43453	10.53%	7	 0.00%
 11:	50	 0.01%	24	 0.01%
 12:	37	 0.01%	37	 0.01%
 13:	44	 0.01%	3	 0.00%
 14:	125	 0.03%	20	 0.00%
 15:	120549	29.22%	35	 0.01%
 16:	93422	22.65%	27	 0.01%
 17:	0	 0.00%	9	 0.00%
 18:	0	 0.00%	174	 0.04%
 19:	0	 0.00%	827	 0.20%
 20:	0	 0.00%	86633	21.12%


Global route (cpu=3.1s real=3.0s 637.5M)


*** After '-updateRemainTrks' operation: 

Usage: (13.1%H 9.9%V) = (8.631e+06um 1.270e+07um) = (690357 419238)
Overflow: 3789 = 6 (0.00% H) + 3783 (0.92% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	1	 0.00%
 -2:	0	 0.00%	152	 0.04%
 -1:	6	 0.00%	3566	 0.87%
--------------------------------------
  0:	2747	 0.67%	31884	 7.77%
  1:	6926	 1.68%	31207	 7.61%
  2:	10702	 2.59%	30815	 7.51%
  3:	13913	 3.37%	27163	 6.62%
  4:	17285	 4.19%	20906	 5.10%
  5:	19617	 4.76%	175838	42.86%
  6:	22484	 5.45%	859	 0.21%
  7:	23210	 5.63%	19	 0.00%
  8:	20602	 4.99%	29	 0.01%
  9:	17371	 4.21%	21	 0.01%
 10:	43453	10.53%	7	 0.00%
 11:	50	 0.01%	24	 0.01%
 12:	37	 0.01%	37	 0.01%
 13:	44	 0.01%	3	 0.00%
 14:	125	 0.03%	20	 0.00%
 15:	120549	29.22%	35	 0.01%
 16:	93422	22.65%	27	 0.01%
 17:	0	 0.00%	9	 0.00%
 18:	0	 0.00%	174	 0.04%
 19:	0	 0.00%	827	 0.20%
 20:	0	 0.00%	86633	21.12%



*** Completed Phase 1 route (0:00:03.7 628.0M) ***


Total length: 1.565e+07um, number of vias: 369733
M1(H) length: 0.000e+00um, number of vias: 182009
M2(V) length: 8.060e+06um, number of vias: 187724
M3(H) length: 7.587e+06um
*** Completed Phase 2 route (0:00:04.0 637.1M) ***

*** Finished all Phases (cpu=0:00:08.1 mem=637.1M) ***
Peak Memory Usage was 637.5M 
*** Finished trialRoute (cpu=0:00:08.7 mem=637.1M) ***

<CMD> timeDesign -preCTS
*** Starting trialRoute (mem=637.1M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 105
routingBox: (1200 1500) (20106000 20068500)
coreBox:    (6300000 6300000) (13807200 13770000)
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=17/1390

Phase 1a route (0:00:00.7 646.6M):
Est net length = 1.515e+07um = 7.566e+06H + 7.585e+06V
Usage: (12.8%H 9.6%V) = (8.454e+06um 1.231e+07um) = (676271 406210)
Obstruct: 5591 = 1652 (0.4%H) + 3939 (1.0%V)
Overflow: 21850 = 3418 (0.83% H) + 18432 (4.49% V)
Number obstruct path=131 reroute=0

Phase 1b route (0:00:00.6 648.6M):
Usage: (12.8%H 9.6%V) = (8.445e+06um 1.232e+07um) = (675536 406608)
Overflow: 19735 = 2115 (0.51% H) + 17621 (4.30% V)

Phase 1c route (0:00:00.4 648.6M):
Usage: (12.8%H 9.6%V) = (8.433e+06um 1.234e+07um) = (674530 407401)
Overflow: 17561 = 1192 (0.29% H) + 16369 (3.99% V)

Phase 1d route (0:00:00.5 648.6M):
Usage: (12.8%H 9.7%V) = (8.470e+06um 1.245e+07um) = (677632 410996)
Overflow: 11233 = 329 (0.08% H) + 10903 (2.66% V)

Phase 1e route (0:00:00.6 649.1M):
Usage: (12.9%H 9.8%V) = (8.530e+06um 1.261e+07um) = (682227 416424)
Overflow: 7160 = 30 (0.01% H) + 7130 (1.74% V)

Phase 1f route (0:00:00.6 649.1M):
Usage: (13.1%H 9.9%V) = (8.631e+06um 1.270e+07um) = (690357 419238)
Overflow: 3789 = 6 (0.00% H) + 3783 (0.92% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	1	 0.00%
 -2:	0	 0.00%	152	 0.04%
 -1:	6	 0.00%	3566	 0.87%
--------------------------------------
  0:	2747	 0.67%	31884	 7.77%
  1:	6926	 1.68%	31207	 7.61%
  2:	10702	 2.59%	30815	 7.51%
  3:	13913	 3.37%	27163	 6.62%
  4:	17285	 4.19%	20906	 5.10%
  5:	19617	 4.76%	175838	42.86%
  6:	22484	 5.45%	859	 0.21%
  7:	23210	 5.63%	19	 0.00%
  8:	20602	 4.99%	29	 0.01%
  9:	17371	 4.21%	21	 0.01%
 10:	43453	10.53%	7	 0.00%
 11:	50	 0.01%	24	 0.01%
 12:	37	 0.01%	37	 0.01%
 13:	44	 0.01%	3	 0.00%
 14:	125	 0.03%	20	 0.00%
 15:	120549	29.22%	35	 0.01%
 16:	93422	22.65%	27	 0.01%
 17:	0	 0.00%	9	 0.00%
 18:	0	 0.00%	174	 0.04%
 19:	0	 0.00%	827	 0.20%
 20:	0	 0.00%	86633	21.12%


Global route (cpu=3.4s real=4.0s 647.1M)


*** After '-updateRemainTrks' operation: 

Usage: (13.1%H 9.9%V) = (8.631e+06um 1.270e+07um) = (690357 419238)
Overflow: 3789 = 6 (0.00% H) + 3783 (0.92% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	1	 0.00%
 -2:	0	 0.00%	152	 0.04%
 -1:	6	 0.00%	3566	 0.87%
--------------------------------------
  0:	2747	 0.67%	31884	 7.77%
  1:	6926	 1.68%	31207	 7.61%
  2:	10702	 2.59%	30815	 7.51%
  3:	13913	 3.37%	27163	 6.62%
  4:	17285	 4.19%	20906	 5.10%
  5:	19617	 4.76%	175838	42.86%
  6:	22484	 5.45%	859	 0.21%
  7:	23210	 5.63%	19	 0.00%
  8:	20602	 4.99%	29	 0.01%
  9:	17371	 4.21%	21	 0.01%
 10:	43453	10.53%	7	 0.00%
 11:	50	 0.01%	24	 0.01%
 12:	37	 0.01%	37	 0.01%
 13:	44	 0.01%	3	 0.00%
 14:	125	 0.03%	20	 0.00%
 15:	120549	29.22%	35	 0.01%
 16:	93422	22.65%	27	 0.01%
 17:	0	 0.00%	9	 0.00%
 18:	0	 0.00%	174	 0.04%
 19:	0	 0.00%	827	 0.20%
 20:	0	 0.00%	86633	21.12%



*** Completed Phase 1 route (0:00:04.4 637.1M) ***


Total length: 1.565e+07um, number of vias: 369733
M1(H) length: 0.000e+00um, number of vias: 182009
M2(V) length: 8.060e+06um, number of vias: 187724
M3(H) length: 7.587e+06um
*** Completed Phase 2 route (0:00:04.5 638.1M) ***

*** Finished all Phases (cpu=0:00:09.3 mem=638.1M) ***
Peak Memory Usage was 646.6M 
*** Finished trialRoute (cpu=0:00:10.1 mem=638.1M) ***

Extraction called for design 'Floating_point_co_processor_top' of instances=57480 and nets=60595 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design Floating_point_co_processor_top.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 638.074M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -2.502  | -2.502  | -0.213  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):| -1408.2 | -1396.8 | -11.440 |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|  1278   |  1122   |   156   |   N/A   |   N/A   |   N/A   |
|          All Paths:|  9478   |  4483   |  5228   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     17 (17)      |   -0.582   |     25 (25)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 42.270%
Routing Overflow: 0.00% H and 0.92% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 25.47 sec
Total Real time: 26.0 sec
Total Memory Usage: 657.050781 Mbytes
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -highEffort
**WARN: (ENCTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -noSimplifyNetlist
**WARN: (ENCTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
<CMD> optDesign -preCTS -drv
*info: Enabling Trial Route flow for DRV Fixing.
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 657.1M **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=658.1M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=658.1M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.502  |
|           TNS (ns):| -1408.2 |
|    Violating Paths:|  1278   |
|          All Paths:|  9478   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     17 (17)      |   -0.582   |     25 (25)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 42.270%
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 658.1M **
*info: Start fixing DRV (Mem = 658.05M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -maxIter 2
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (658.1M)
*info: 105 io nets excluded
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 1783 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.8, MEM=658.1M) ***
*info: There are 3 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.422697
Start fixing design rules ... (0:00:00.7 669.1M)
Done fixing design rule (0:00:02.1 670.4M)

Summary:
101 buffers added on 99 nets (with 67 drivers resized)

Density after buffering = 0.423166
default core: bins with density >  0.75 = 1.54 % ( 10 / 650 )
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:03.3, real=0:00:04.0)
move report: preRPlace moves 217 insts, mean move: 3.36 um, max move: 14.40 um
	max move on inst (I0/FP_PROCESSOR/State_memory/layer2/FE_OFC8238_sub_result_13_): (11361.60, 7830.00) --> (11376.00, 7830.00)
move report: rPlace moves 217 insts, mean move: 3.36 um, max move: 14.40 um
	max move on inst (I0/FP_PROCESSOR/State_memory/layer2/FE_OFC8238_sub_result_13_): (11361.60, 7830.00) --> (11376.00, 7830.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        14.40 um
  inst (I0/FP_PROCESSOR/State_memory/layer2/FE_OFC8238_sub_result_13_) with max move: (11361.6, 7830) -> (11376, 7830)
  mean    (X+Y) =         3.36 um
Total instances moved : 217
*** cpu=0:00:03.6   mem=669.3M  mem(used)=2.0M***
*** Completed dpFixDRCViolation (0:00:08.2 664.0M)

*** Starting trialRoute (mem=664.0M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 105
routingBox: (1200 1500) (20106000 20068500)
coreBox:    (6300000 6300000) (13807200 13770000)
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=17/1388

Phase 1a route (0:00:00.7 675.8M):
Est net length = 1.516e+07um = 7.570e+06H + 7.585e+06V
Usage: (12.8%H 9.6%V) = (8.459e+06um 1.231e+07um) = (676713 406429)
Obstruct: 5589 = 1652 (0.4%H) + 3937 (1.0%V)
Overflow: 21720 = 3357 (0.81% H) + 18363 (4.48% V)
Number obstruct path=131 reroute=0

Phase 1b route (0:00:00.7 676.8M):
Usage: (12.8%H 9.6%V) = (8.450e+06um 1.233e+07um) = (675972 406826)
Overflow: 19736 = 2118 (0.51% H) + 17617 (4.29% V)

Phase 1c route (0:00:00.4 676.8M):
Usage: (12.8%H 9.6%V) = (8.438e+06um 1.235e+07um) = (674947 407592)
Overflow: 17534 = 1158 (0.28% H) + 16376 (3.99% V)

Phase 1d route (0:00:00.5 676.8M):
Usage: (12.8%H 9.7%V) = (8.475e+06um 1.246e+07um) = (678054 411216)
Overflow: 11278 = 355 (0.09% H) + 10923 (2.66% V)

Phase 1e route (0:00:00.6 676.8M):
Usage: (12.9%H 9.8%V) = (8.534e+06um 1.263e+07um) = (682519 416881)
Overflow: 7187 = 36 (0.01% H) + 7151 (1.74% V)

Phase 1f route (0:00:00.6 676.8M):
Usage: (13.1%H 9.9%V) = (8.630e+06um 1.271e+07um) = (690287 419755)
Overflow: 3816 = 7 (0.00% H) + 3809 (0.93% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	2	 0.00%
 -2:	0	 0.00%	150	 0.04%
 -1:	7	 0.00%	3593	 0.88%
--------------------------------------
  0:	2582	 0.63%	32136	 7.83%
  1:	7060	 1.71%	31073	 7.57%
  2:	10772	 2.61%	30855	 7.52%
  3:	13908	 3.37%	26944	 6.57%
  4:	17233	 4.18%	21061	 5.13%
  5:	19653	 4.76%	175719	42.83%
  6:	22424	 5.44%	859	 0.21%
  7:	23287	 5.64%	10	 0.00%
  8:	20643	 5.00%	25	 0.01%
  9:	17264	 4.18%	35	 0.01%
 10:	43483	10.54%	5	 0.00%
 11:	50	 0.01%	24	 0.01%
 12:	37	 0.01%	37	 0.01%
 13:	44	 0.01%	4	 0.00%
 14:	129	 0.03%	17	 0.00%
 15:	120545	29.22%	28	 0.01%
 16:	93422	22.65%	15	 0.00%
 17:	0	 0.00%	9	 0.00%
 18:	0	 0.00%	165	 0.04%
 19:	0	 0.00%	836	 0.20%
 20:	0	 0.00%	86656	21.12%


Global route (cpu=3.6s real=4.0s 675.8M)


*** After '-updateRemainTrks' operation: 

Usage: (13.1%H 9.9%V) = (8.630e+06um 1.271e+07um) = (690287 419755)
Overflow: 3816 = 7 (0.00% H) + 3809 (0.93% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	2	 0.00%
 -2:	0	 0.00%	150	 0.04%
 -1:	7	 0.00%	3593	 0.88%
--------------------------------------
  0:	2582	 0.63%	32136	 7.83%
  1:	7060	 1.71%	31073	 7.57%
  2:	10772	 2.61%	30855	 7.52%
  3:	13908	 3.37%	26944	 6.57%
  4:	17233	 4.18%	21061	 5.13%
  5:	19653	 4.76%	175719	42.83%
  6:	22424	 5.44%	859	 0.21%
  7:	23287	 5.64%	10	 0.00%
  8:	20643	 5.00%	25	 0.01%
  9:	17264	 4.18%	35	 0.01%
 10:	43483	10.54%	5	 0.00%
 11:	50	 0.01%	24	 0.01%
 12:	37	 0.01%	37	 0.01%
 13:	44	 0.01%	4	 0.00%
 14:	129	 0.03%	17	 0.00%
 15:	120545	29.22%	28	 0.01%
 16:	93422	22.65%	15	 0.00%
 17:	0	 0.00%	9	 0.00%
 18:	0	 0.00%	165	 0.04%
 19:	0	 0.00%	836	 0.20%
 20:	0	 0.00%	86656	21.12%



*** Completed Phase 1 route (0:00:04.6 666.4M) ***


Total length: 1.565e+07um, number of vias: 370164
M1(H) length: 0.000e+00um, number of vias: 182211
M2(V) length: 8.067e+06um, number of vias: 187953
M3(H) length: 7.584e+06um
*** Completed Phase 2 route (0:00:04.3 667.0M) ***

*** Finished all Phases (cpu=0:00:09.3 mem=667.0M) ***
Peak Memory Usage was 675.8M 
*** Finished trialRoute (cpu=0:00:10.1 mem=667.0M) ***

Extraction called for design 'Floating_point_co_processor_top' of instances=57581 and nets=60696 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design Floating_point_co_processor_top.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 666.992M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.2, MEM = 660.6M)
Number of Loop : 0
Start delay calculation (mem=660.621M)...
Delay calculation completed. (cpu=0:00:05.8 real=0:00:06.0 mem=663.852M 0)
*** CDM Built up (cpu=0:00:08.3  real=0:00:08.0  mem= 663.9M) ***
*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    0
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    17
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:29, Mem = 663.85M).

------------------------------------------------------------
     Summary (cpu=0.49min real=0.50min mem=663.9M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.537  |
|           TNS (ns):| -1391.1 |
|    Violating Paths:|  1120   |
|          All Paths:|  9478   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 42.317%
Routing Overflow: 0.00% H and 0.93% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:36, real = 0:00:37, mem = 663.9M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:37, real = 0:00:39, mem = 663.9M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -2.537  | -2.537  |  0.159  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):| -1391.1 | -1391.1 |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|  1120   |  1120   |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|  9478   |  4483   |  5228   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 42.317%
Routing Overflow: 0.00% H and 0.93% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:43, real = 0:00:45, mem = 663.9M **
*** Finished optDesign ***
<CMD> createClockTreeSpec -output encounter.cts
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -output encounter.cts 
createClockTreeSpec extracts the buffer list automatically.
CTE Mode
Total 1 clock roots are extracted.
*** End createClockTreeSpec (cpu=0:00:00.0, real=0:00:00.0, mem=663.9M) ***
<CMD> specifyClockTree -file encounter.cts
Checking spec file integrity...

Reading clock tree spec file 'encounter.cts' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M2 M3 
Est. Cap                : 0.18116(V=0.184644 H=0.177677) (ff/um) [0.00018116]
Est. Res                : 0.0666667(V=0.1 H=0.0333333)(ohm/um) [6.66667e-05]
Est. Via Res            : 4(ohm) [4]
Est. Via Cap            : 0.563322(ff)
M1(H) w=0.9(um) s=0.9(um) p=3(um) es=5.1(um) cap=0.182(ff/um) res=0.1(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.9(um) s=0.9(um) p=2.4(um) es=3.9(um) cap=0.185(ff/um) res=0.1(ohm/um) viaRes=4(ohm) viaCap=0.453356(ff)
M3(H) w=1.5(um) s=0.9(um) p=3(um) es=4.5(um) cap=0.178(ff/um) res=0.0333(ohm/um) viaRes=4(ohm) viaCap=0.563322(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M2 M3 
Est. Cap                : 0.18116(V=0.184644 H=0.177677) (ff/um) [0.00018116]
Est. Res                : 0.0666667(V=0.1 H=0.0333333)(ohm/um) [6.66667e-05]
Est. Via Res            : 4(ohm) [4]
Est. Via Cap            : 0.563322(ff)
M1(H) w=0.9(um) s=0.9(um) p=3(um) es=5.1(um) cap=0.182(ff/um) res=0.1(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.9(um) s=0.9(um) p=2.4(um) es=3.9(um) cap=0.185(ff/um) res=0.1(ohm/um) viaRes=4(ohm) viaCap=0.453356(ff)
M3(H) w=1.5(um) s=0.9(um) p=3(um) es=4.5(um) cap=0.178(ff/um) res=0.0333(ohm/um) viaRes=4(ohm) viaCap=0.563322(ff)


****** AutoClockRootPin ******
AutoClockRootPin 1: clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      NO
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=673.9M) ***
<CMD> ckSynthesis -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers
Redoing specifyClockTree ...
Checking spec file integrity...


ckSynthesis Option :  -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers 
***** Allocate Placement Memory Finished (MEM: 669.402M)

Start to trace clock trees ...
*** Begin Tracer (mem=669.5M) ***
Tracing Clock clk ...
*** End Tracer (mem=670.7M) ***
***** Allocate Obstruction Memory  Finished (MEM: 670.105M)

****** Clock Tree (clk) Structure
Max. Skew           : 300(ps)
Max. Sink Transition: 400(ps)
Max. Buf Transition : 400(ps)
Max. Delay          : 7000(ps)
Min. Delay          : 0(ps)
Buffer              : (INVX1) (BUFX2) (INVX2) (BUFX4) (CLKBUF1) (INVX4) (INVX8) 
Nr. Subtrees                    : 2
Nr. Sinks                       : 4996
Nr.          Rising  Sync Pins  : 4996
Nr. Inverter Rising  Sync Pins  : 0
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 0
***********************************************************
SubTree No: 0

Input_Pin:  (U38/YPAD)
Output_Pin: (U38/DI)
Output_Net: (nclk)   
**** CK_START: TopDown Tree Construction for nclk (4996-leaf) (mem=670.1M)

Find 0 route_obs, 0 place_obs, 0 cut_obs  1 fence channel(s), 
 1 channel(s).
Phase 1 (2) Starts......
Phase 2 Starts......
Total 5 topdown clustering. 
Trig. Edge Skew=188[4379,4567] trVio=B843(970)ps N4996 B256 G1 A640(640.5) L[11,11] C4/2 score=108521 cpu=0:01:49 mem=673M 

**** CK_END: TopDown Tree Construction for nclk (cpu=0:01:49, real=0:01:51, mem=673.3M)
Memory increase =3M



**** CK_START: Update Database (mem=673.3M)
256 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.1, real=0:00:00.0, mem=674.7M)
**** CK_START: Macro Models Generation (mem=674.7M)

*buffer: max rise/fall tran=[1231,1240], (bnd=400ps) 
**** CK_END: Macro Models Generation (cpu=0:00:00.2, real=0:00:01.0, mem=674.7M)
SubTree No: 1

Input_Pin:  (NULL)
Output_Pin: (clk)
Output_Net: (clk)   
**** CK_START: TopDown Tree Construction for clk (1-leaf) (1 macro model) (mem=674.7M)

Total 0 topdown clustering. 
Trig. Edge Skew=179[4378,4558] N1 B0 G2 A0(0.0) L[1,1] score=2039 cpu=0:00:00.0 mem=675M 

**** CK_END: TopDown Tree Construction for clk (cpu=0:00:00.0, real=0:00:00.0, mem=674.7M)



**** CK_START: Update Database (mem=674.7M)
0 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=674.7M)
***** Start Refine Placement.....
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:03.3, real=0:00:03.0)
move report: preRPlace moves 509 insts, mean move: 5.32 um, max move: 24.00 um
	max move on inst (nclk__L8_I16): (7610.40, 7080.00) --> (7586.40, 7080.00)
move report: rPlace moves 509 insts, mean move: 5.32 um, max move: 24.00 um
	max move on inst (nclk__L8_I16): (7610.40, 7080.00) --> (7586.40, 7080.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        24.00 um
  inst (nclk__L8_I16) with max move: (7610.4, 7080) -> (7586.4, 7080)
  mean    (X+Y) =         5.32 um
Total instances moved : 509
*** cpu=0:00:03.5   mem=660.2M  mem(used)=0.5M***
***** Refine Placement Finished (CPU Time: 0:00:03.9  MEM: 659.742M)
checking logic of clock tree 'clk'...

#
# Mode                : Setup
# Library Name        : osu05_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 5
# Temperature         : 25
#
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 2
Nr. of Sinks                   : 4996
Nr. of Buffer                  : 256
Nr. of Level (including gates) : 11
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): I0/FP_PROCESSOR/SIN/MULX7/op2_reg[24]/CLK 4559.3(ps)
Min trig. edge delay at sink(R): I0/FP_PROCESSOR/ABS/in_reg_reg[30]/CLK 4379.8(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 4379.8~4559.3(ps)      0~7000(ps)          
Fall Phase Delay               : 4481.4~4713.6(ps)      0~7000(ps)          
Trig. Edge Skew                : 179.5(ps)              300(ps)             
Rise Skew                      : 179.5(ps)              
Fall Skew                      : 232.2(ps)              
Max. Rise Buffer Tran.         : 1230.8(ps)             400(ps)             
Max. Fall Buffer Tran.         : 1239.8(ps)             400(ps)             
Max. Rise Sink Tran.           : 348.5(ps)              400(ps)             
Max. Fall Sink Tran.           : 348.6(ps)              400(ps)             
Min. Rise Buffer Tran.         : 134.6(ps)              0(ps)               
Min. Fall Buffer Tran.         : 133.7(ps)              0(ps)               
Min. Rise Sink Tran.           : 238.1(ps)              0(ps)               
Min. Fall Sink Tran.           : 238.7(ps)              0(ps)               


Clock Analysis (CPU Time 0:00:00.2)



#
# Mode                : Setup
# Library Name        : osu05_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 5
# Temperature         : 25
#
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 2
Nr. of Sinks                   : 4996
Nr. of Buffer                  : 256
Nr. of Level (including gates) : 11
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): I0/FP_PROCESSOR/SIN/MULX7/op2_reg[24]/CLK 4559.3(ps)
Min trig. edge delay at sink(R): I0/FP_PROCESSOR/ABS/in_reg_reg[30]/CLK 4379.8(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 4379.8~4559.3(ps)      0~7000(ps)          
Fall Phase Delay               : 4481.4~4713.6(ps)      0~7000(ps)          
Trig. Edge Skew                : 179.5(ps)              300(ps)             
Rise Skew                      : 179.5(ps)              
Fall Skew                      : 232.2(ps)              
Max. Rise Buffer Tran.         : 1230.8(ps)             400(ps)             
Max. Fall Buffer Tran.         : 1239.8(ps)             400(ps)             
Max. Rise Sink Tran.           : 348.5(ps)              400(ps)             
Max. Fall Sink Tran.           : 348.6(ps)              400(ps)             
Min. Rise Buffer Tran.         : 134.6(ps)              0(ps)               
Min. Fall Buffer Tran.         : 133.7(ps)              0(ps)               
Min. Rise Sink Tran.           : 238.1(ps)              0(ps)               
Min. Fall Sink Tran.           : 238.7(ps)              0(ps)               


Clock Analysis (CPU Time 0:00:00.2)


Optimizing clock tree 'clk' ...

Calculating pre-route downstream delay for clock tree 'clk'...
*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.
*** Look For PreservePin And Optimized CrossOver Root Pin ***
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Gated Clock Tree Optimization (cpu=0:00:00.4 real=0:00:01.0 mem=659.3M) ***
*** Finished Clock Tree Skew Optimization (cpu=0:00:00.4 real=0:00:01.0 mem=659.3M) ***

None of the clock tree buffers/gates are modified by the skew optimization.


*** None of the buffer chains at roots are modified by the fine-tune process.


#
# Mode                : Setup
# Library Name        : osu05_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 5
# Temperature         : 25
#
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 2
Nr. of Sinks                   : 4996
Nr. of Buffer                  : 256
Nr. of Level (including gates) : 11
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): I0/FP_PROCESSOR/SIN/MULX7/op2_reg[24]/CLK 4559.3(ps)
Min trig. edge delay at sink(R): I0/FP_PROCESSOR/ABS/in_reg_reg[30]/CLK 4379.8(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 4379.8~4559.3(ps)      0~7000(ps)          
Fall Phase Delay               : 4481.4~4713.6(ps)      0~7000(ps)          
Trig. Edge Skew                : 179.5(ps)              300(ps)             
Rise Skew                      : 179.5(ps)              
Fall Skew                      : 232.2(ps)              
Max. Rise Buffer Tran.         : 1230.8(ps)             400(ps)             
Max. Fall Buffer Tran.         : 1239.8(ps)             400(ps)             
Max. Rise Sink Tran.           : 348.5(ps)              400(ps)             
Max. Fall Sink Tran.           : 348.6(ps)              400(ps)             
Min. Rise Buffer Tran.         : 134.6(ps)              0(ps)               
Min. Fall Buffer Tran.         : 133.7(ps)              0(ps)               
Min. Rise Sink Tran.           : 238.1(ps)              0(ps)               
Min. Fall Sink Tran.           : 238.7(ps)              0(ps)               


Generating Clock Analysis Report report.ctsrpt ....
Generating Clock Routing Guide cts.rguide ....
Clock Analysis (CPU Time 0:00:00.3)


*** End ckSynthesis (cpu=0:01:56, real=0:01:59, mem=661.6M) ***
<CMD> trialRoute
*** Starting trialRoute (mem=661.6M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 105
There are 258 nets with 1 extra space.
routingBox: (1200 1500) (20106000 20068500)
coreBox:    (6300000 6300000) (13807200 13770000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=17/1385

Phase 1a route (0:00:00.4 673.4M):
Est net length = 1.532e+07um = 7.658e+06H + 7.665e+06V
Usage: (13.3%H 10.0%V) = (8.785e+06um 1.282e+07um) = (703610 423200)
Obstruct: 5584 = 1652 (0.4%H) + 3932 (0.9%V)
Overflow: 24239 = 4398 (1.07% H) + 19841 (4.84% V)
Number obstruct path=130 reroute=0

There are 1 prerouted nets with extraSpace.
Phase 1b route (0:00:00.5 674.4M):
Usage: (13.3%H 9.9%V) = (8.777e+06um 1.277e+07um) = (702907 421483)
Overflow: 20977 = 2651 (0.64% H) + 18326 (4.47% V)

Phase 1c route (0:00:00.3 674.4M):
Usage: (13.3%H 9.9%V) = (8.765e+06um 1.279e+07um) = (701909 422323)
Overflow: 18693 = 1609 (0.39% H) + 17085 (4.16% V)

Phase 1d route (0:00:00.4 674.4M):
Usage: (13.3%H 10.0%V) = (8.805e+06um 1.291e+07um) = (705219 426109)
Overflow: 12104 = 504 (0.12% H) + 11600 (2.83% V)

Phase 1e route (0:00:00.6 674.4M):
Usage: (13.4%H 10.2%V) = (8.852e+06um 1.310e+07um) = (708685 432592)
Overflow: 7952 = 50 (0.01% H) + 7902 (1.93% V)

Phase 1f route (0:00:00.6 674.4M):
Usage: (13.6%H 10.2%V) = (8.953e+06um 1.319e+07um) = (716847 435448)
Overflow: 4425 = 9 (0.00% H) + 4416 (1.08% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	7	 0.00%
 -2:	0	 0.00%	358	 0.09%
 -1:	9	 0.00%	3898	 0.95%
--------------------------------------
  0:	3289	 0.80%	31544	 7.69%
  1:	7804	 1.89%	33601	 8.19%
  2:	11251	 2.73%	30832	 7.52%
  3:	14673	 3.56%	26307	 6.41%
  4:	18154	 4.40%	19790	 4.82%
  5:	20828	 5.05%	175204	42.71%
  6:	22736	 5.51%	856	 0.21%
  7:	22308	 5.41%	18	 0.00%
  8:	18337	 4.44%	30	 0.01%
  9:	15749	 3.82%	22	 0.01%
 10:	43178	10.47%	7	 0.00%
 11:	50	 0.01%	23	 0.01%
 12:	37	 0.01%	38	 0.01%
 13:	44	 0.01%	7	 0.00%
 14:	129	 0.03%	32	 0.01%
 15:	120545	29.22%	30	 0.01%
 16:	93422	22.65%	17	 0.00%
 17:	0	 0.00%	12	 0.00%
 18:	0	 0.00%	167	 0.04%
 19:	0	 0.00%	832	 0.20%
 20:	0	 0.00%	86631	21.12%


Global route (cpu=2.8s real=3.0s 673.4M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (13.6%H 10.2%V) = (8.953e+06um 1.319e+07um) = (716847 435448)
Overflow: 4425 = 9 (0.00% H) + 4416 (1.08% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	7	 0.00%
 -2:	0	 0.00%	358	 0.09%
 -1:	9	 0.00%	3898	 0.95%
--------------------------------------
  0:	3289	 0.80%	31544	 7.69%
  1:	7804	 1.89%	33601	 8.19%
  2:	11251	 2.73%	30832	 7.52%
  3:	14673	 3.56%	26307	 6.41%
  4:	18154	 4.40%	19790	 4.82%
  5:	20828	 5.05%	175204	42.71%
  6:	22736	 5.51%	856	 0.21%
  7:	22308	 5.41%	18	 0.00%
  8:	18337	 4.44%	30	 0.01%
  9:	15749	 3.82%	22	 0.01%
 10:	43178	10.47%	7	 0.00%
 11:	50	 0.01%	23	 0.01%
 12:	37	 0.01%	38	 0.01%
 13:	44	 0.01%	7	 0.00%
 14:	129	 0.03%	32	 0.01%
 15:	120545	29.22%	30	 0.01%
 16:	93422	22.65%	17	 0.00%
 17:	0	 0.00%	12	 0.00%
 18:	0	 0.00%	167	 0.04%
 19:	0	 0.00%	832	 0.20%
 20:	0	 0.00%	86631	21.12%



*** Completed Phase 1 route (0:00:03.5 664.0M) ***


Total length: 1.584e+07um, number of vias: 371812
M1(H) length: 0.000e+00um, number of vias: 182723
M2(V) length: 8.172e+06um, number of vias: 189089
M3(H) length: 7.665e+06um
*** Completed Phase 2 route (0:00:03.9 669.6M) ***

*** Finished all Phases (cpu=0:00:07.7 mem=669.6M) ***
Peak Memory Usage was 673.4M 
*** Finished trialRoute (cpu=0:00:08.3 mem=669.6M) ***

<CMD> timeDesign -postCTS
*** Starting trialRoute (mem=669.6M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 105
There are 258 nets with 1 extra space.
routingBox: (1200 1500) (20106000 20068500)
coreBox:    (6300000 6300000) (13807200 13770000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=17/1385

Phase 1a route (0:00:00.4 681.5M):
Est net length = 1.532e+07um = 7.658e+06H + 7.665e+06V
Usage: (13.3%H 10.0%V) = (8.785e+06um 1.282e+07um) = (703610 423200)
Obstruct: 5584 = 1652 (0.4%H) + 3932 (0.9%V)
Overflow: 24239 = 4398 (1.07% H) + 19841 (4.84% V)
Number obstruct path=130 reroute=0

There are 1 prerouted nets with extraSpace.
Phase 1b route (0:00:00.6 684.0M):
Usage: (13.3%H 9.9%V) = (8.777e+06um 1.277e+07um) = (702907 421483)
Overflow: 20977 = 2651 (0.64% H) + 18326 (4.47% V)

Phase 1c route (0:00:00.4 684.0M):
Usage: (13.3%H 9.9%V) = (8.765e+06um 1.279e+07um) = (701909 422323)
Overflow: 18693 = 1609 (0.39% H) + 17085 (4.16% V)

Phase 1d route (0:00:00.5 684.0M):
Usage: (13.3%H 10.0%V) = (8.805e+06um 1.291e+07um) = (705219 426109)
Overflow: 12104 = 504 (0.12% H) + 11600 (2.83% V)

Phase 1e route (0:00:00.8 684.5M):
Usage: (13.4%H 10.2%V) = (8.852e+06um 1.310e+07um) = (708685 432592)
Overflow: 7952 = 50 (0.01% H) + 7902 (1.93% V)

Phase 1f route (0:00:00.7 684.5M):
Usage: (13.6%H 10.2%V) = (8.953e+06um 1.319e+07um) = (716847 435448)
Overflow: 4425 = 9 (0.00% H) + 4416 (1.08% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	7	 0.00%
 -2:	0	 0.00%	358	 0.09%
 -1:	9	 0.00%	3898	 0.95%
--------------------------------------
  0:	3289	 0.80%	31544	 7.69%
  1:	7804	 1.89%	33601	 8.19%
  2:	11251	 2.73%	30832	 7.52%
  3:	14673	 3.56%	26307	 6.41%
  4:	18154	 4.40%	19790	 4.82%
  5:	20828	 5.05%	175204	42.71%
  6:	22736	 5.51%	856	 0.21%
  7:	22308	 5.41%	18	 0.00%
  8:	18337	 4.44%	30	 0.01%
  9:	15749	 3.82%	22	 0.01%
 10:	43178	10.47%	7	 0.00%
 11:	50	 0.01%	23	 0.01%
 12:	37	 0.01%	38	 0.01%
 13:	44	 0.01%	7	 0.00%
 14:	129	 0.03%	32	 0.01%
 15:	120545	29.22%	30	 0.01%
 16:	93422	22.65%	17	 0.00%
 17:	0	 0.00%	12	 0.00%
 18:	0	 0.00%	167	 0.04%
 19:	0	 0.00%	832	 0.20%
 20:	0	 0.00%	86631	21.12%


Global route (cpu=3.4s real=3.0s 682.0M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (13.6%H 10.2%V) = (8.953e+06um 1.319e+07um) = (716847 435448)
Overflow: 4425 = 9 (0.00% H) + 4416 (1.08% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	7	 0.00%
 -2:	0	 0.00%	358	 0.09%
 -1:	9	 0.00%	3898	 0.95%
--------------------------------------
  0:	3289	 0.80%	31544	 7.69%
  1:	7804	 1.89%	33601	 8.19%
  2:	11251	 2.73%	30832	 7.52%
  3:	14673	 3.56%	26307	 6.41%
  4:	18154	 4.40%	19790	 4.82%
  5:	20828	 5.05%	175204	42.71%
  6:	22736	 5.51%	856	 0.21%
  7:	22308	 5.41%	18	 0.00%
  8:	18337	 4.44%	30	 0.01%
  9:	15749	 3.82%	22	 0.01%
 10:	43178	10.47%	7	 0.00%
 11:	50	 0.01%	23	 0.01%
 12:	37	 0.01%	38	 0.01%
 13:	44	 0.01%	7	 0.00%
 14:	129	 0.03%	32	 0.01%
 15:	120545	29.22%	30	 0.01%
 16:	93422	22.65%	17	 0.00%
 17:	0	 0.00%	12	 0.00%
 18:	0	 0.00%	167	 0.04%
 19:	0	 0.00%	832	 0.20%
 20:	0	 0.00%	86631	21.12%



*** Completed Phase 1 route (0:00:04.5 672.0M) ***


Total length: 1.584e+07um, number of vias: 371812
M1(H) length: 0.000e+00um, number of vias: 182723
M2(V) length: 8.172e+06um, number of vias: 189089
M3(H) length: 7.665e+06um
*** Completed Phase 2 route (0:00:04.2 671.6M) ***

*** Finished all Phases (cpu=0:00:09.0 mem=671.6M) ***
Peak Memory Usage was 681.5M 
*** Finished trialRoute (cpu=0:00:09.8 mem=671.6M) ***

Extraction called for design 'Floating_point_co_processor_top' of instances=57837 and nets=60952 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design Floating_point_co_processor_top.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 671.625M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -2.608  | -2.608  |  4.523  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):| -1428.2 | -1428.2 |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|  1121   |  1121   |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|  9478   |  4483   |  5228   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 42.481%
Routing Overflow: 0.00% H and 1.08% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 25.58 sec
Total Real time: 26.0 sec
Total Memory Usage: 685.753906 Mbytes
<CMD> setExtractRCMode -default -assumeMetFill
**WARN: (ENCEXT-1086):	Option '-default' is obsolete. Use '-engine preRoute' to set extraction engine. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> extractRC -outfile encounter.cap
Extraction called for design 'Floating_point_co_processor_top' of instances=57837 and nets=60952 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design Floating_point_co_processor_top.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 685.754M)
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -highEffort
**WARN: (ENCTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -noSimplifyNetlist
**WARN: (ENCTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
<CMD> optDesign -postCTS -hold
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 669.7M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0;
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=669.7M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=669.7M) ***

*info: All cells identified as Buffer and Delay cells:
*info: --------------------------------------------------
*info:           CLKBUF3         -   osu05_stdcells
*info:           CLKBUF2         -   osu05_stdcells
*info:             BUFX2         -   osu05_stdcells
*info:             BUFX4         -   osu05_stdcells
*info:           CLKBUF1         -   osu05_stdcells
*** Started fixing hold violations - preprocessing (CPU=0:00:00.0, REAL=0:00:00.0, totSessionCpu=0:25:14, mem=669.7M)
Setting analysis mode to hold ...
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 682.5M)
Number of Loop : 0
Start delay calculation (mem=682.523M)...
Delay calculation completed. (cpu=0:00:05.7 real=0:00:05.0 mem=685.496M 0)
*** CDM Built up (cpu=0:00:08.1  real=0:00:08.0  mem= 685.5M) ***
--------------------------------------------------- 
   Hold Violation Summary with Target Slack 
--------------------------------------------------- 
 Target slack: 0.000 ns
 Worst Slack : -4.874 ns 
 TNS         : -700.024 ns 
 Viol paths  : 234 
 Max Local density  : 0.980 

 TNS and Viol paths do not include clock gating violations.
--------------------------------------------------- 
*** Started fixing hold violations, collecting hold timing for buffering (CPU=0:00:12.7, REAL=0:00:13.0, totSessionCpu=0:25:27, mem=695.1M)
Setting analysis mode to setup ...
Info: 105 io nets excluded
Info: 258 clock nets excluded from IPO operation.
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
--------------------------------------------------- 
   Setup Violation Summary with Target Slack (0.000 ns)
--------------------------------------------------- 
    WNS         reg2regWns    view
   -3.898 ns     -3.898 ns  default_view_setup
--------------------------------------------------- 
 reg2reg Best WS  : -3.898 ns 
 reg2reg WS  : -3.898 ns 
 reg2reg Viol paths  : 1355 
 Worst Slack : -3.898 ns 
 Viol paths  : 1355 
--------------------------------------------------- 
*** Started fixing hold violations, collecting setup timing (CPU=0:00:29.8, REAL=0:00:31.0, totSessionCpu=0:25:44, mem=699.8M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -3.898  |
|           TNS (ns):| -2316.5 |
|    Violating Paths:|  1354   |
|          All Paths:|  9478   |
+--------------------+---------+

+--------------------+---------+
|     Hold mode      |   all   |
+--------------------+---------+
|           WNS (ns):| -4.874  |
|           TNS (ns):| -3006.6 |
|    Violating Paths:|  4077   |
|          All Paths:|  9478   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      7 (7)       |   -0.075   |     16 (16)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 42.481%
------------------------------------------------------------
Info: 105 io nets excluded
Info: 258 clock nets excluded from IPO operation.
*** Started fixing hold violations (CPU=0:00:31.4, REAL=0:00:32.0, totSessionCpu=0:25:46, mem=698.1M)
Density before buffering = 0.425 (fixHold)
*info:
*Info: The following delay and buffer cells will be used for hold fixing
*Info:    cell  igArea   setupDelay f/r(inTran f/r, load)    holdDelay (inTran f/r, load)
*Info:                     nanoSecond  ( nanoSecond  PF )    nanoSecond (nanoSecond  PF )
*Info:   CLKBUF3    17.0   2.073/1.812 (0.900/0.900, 3.000)   2.073/1.812 (0.900/0.900, 3.000)
*Info:   CLKBUF2    13.0   1.956/1.695 (0.900/0.900, 3.000)   1.956/1.695 (0.900/0.900, 3.000)
*Info: 
*Info:   BUFX2    3.0   0.422/0.393 (0.420/0.420, 0.200)   0.422/0.393 (0.420/0.420, 0.200)
*Info:   BUFX4    4.0   0.456/0.413 (0.420/0.420, 0.400)   0.456/0.413 (0.420/0.420, 0.400)
*Info:   CLKBUF1    9.0   1.841/1.582 (0.900/0.900, 3.000)   1.841/1.582 (0.900/0.900, 3.000)
Worst hold path end point: U40/YPAD net npreset
Iter 0: Hold WNS: -4.874 Hold TNS: -700.024 #Viol Endpoints: 234 CPU: 0:18:20
*info: Moves Generated: 0 Moves Failed: 0
*info: Moves Generated: 27 Moves Failed: 81
*info: Moves Generated: 27 Moves Failed: 81
*info: Active Nodes: 2324 Moves Generated: 27 Moves Failed: 81 Moves Committed: 27
Worst hold path end point: U40/YPAD net npreset
Iter 1: Hold WNS: -4.874 Hold TNS: -649.825 #Viol Endpoints: 234 CPU: 0:18:20
*info: Moves Generated: 0 Moves Failed: 0
*info: Moves Generated: 29 Moves Failed: 62
*info: Moves Generated: 29 Moves Failed: 62
*info: Active Nodes: 2370 Moves Generated: 29 Moves Failed: 62 Moves Committed: 29
Worst hold path end point: U40/YPAD net npreset
Iter 2: Hold WNS: -4.874 Hold TNS: -587.218 #Viol Endpoints: 234 CPU: 0:18:21
*info: Moves Generated: 0 Moves Failed: 0
*info: Moves Generated: 27 Moves Failed: 85
*info: Moves Generated: 27 Moves Failed: 85
*info: Active Nodes: 2424 Moves Generated: 27 Moves Failed: 85 Moves Committed: 27
Worst hold path end point: U40/YPAD net npreset
Iter 3: Hold WNS: -4.874 Hold TNS: -534.523 #Viol Endpoints: 234 CPU: 0:18:22
*info: Moves Generated: 0 Moves Failed: 0
*info: Moves Generated: 21 Moves Failed: 126
*info: Moves Generated: 21 Moves Failed: 126
*info: Active Nodes: 2386 Moves Generated: 21 Moves Failed: 126 Moves Committed: 21
Worst hold path end point: U40/YPAD net npreset
Iter 4: Hold WNS: -4.874 Hold TNS: -475.087 #Viol Endpoints: 234 CPU: 0:18:22
*info: Moves Generated: 0 Moves Failed: 0
*info: Moves Generated: 23 Moves Failed: 83
*info: Moves Generated: 23 Moves Failed: 83
*info: Active Nodes: 2320 Moves Generated: 23 Moves Failed: 83 Moves Committed: 23
Worst hold path end point: U40/YPAD net npreset
Iter 5: Hold WNS: -4.874 Hold TNS: -408.570 #Viol Endpoints: 234 CPU: 0:18:23
*info: Moves Generated: 0 Moves Failed: 0
*info: Moves Generated: 22 Moves Failed: 130
*info: Moves Generated: 22 Moves Failed: 130
*info: Active Nodes: 2328 Moves Generated: 22 Moves Failed: 130 Moves Committed: 22
Worst hold path end point: U40/YPAD net npreset
Iter 6: Hold WNS: -4.874 Hold TNS: -345.130 #Viol Endpoints: 234 CPU: 0:18:23
*info: Moves Generated: 0 Moves Failed: 0
*info: Moves Generated: 22 Moves Failed: 134
*info: Moves Generated: 22 Moves Failed: 134
*info: Active Nodes: 2372 Moves Generated: 22 Moves Failed: 134 Moves Committed: 22
Worst hold path end point: U40/YPAD net npreset
Iter 7: Hold WNS: -4.874 Hold TNS: -301.435 #Viol Endpoints: 234 CPU: 0:18:24
*info: Moves Generated: 0 Moves Failed: 0
*info: Moves Generated: 23 Moves Failed: 130
*info: Moves Generated: 23 Moves Failed: 130
*info: Active Nodes: 2416 Moves Generated: 23 Moves Failed: 130 Moves Committed: 21
Worst hold path end point: U40/YPAD net npreset
Iter 8: Hold WNS: -4.874 Hold TNS: -272.270 #Viol Endpoints: 234 CPU: 0:18:24
*info: Moves Generated: 0 Moves Failed: 0
*info: Moves Generated: 19 Moves Failed: 169
*info: Moves Generated: 21 Moves Failed: 169
*info: Active Nodes: 2452 Moves Generated: 21 Moves Failed: 169 Moves Committed: 21
Worst hold path end point: U40/YPAD net npreset
Iter 9: Hold WNS: -4.874 Hold TNS: -242.571 #Viol Endpoints: 234 CPU: 0:18:25
*info: Moves Generated: 0 Moves Failed: 0
*info: Moves Generated: 14 Moves Failed: 167
*info: Moves Generated: 20 Moves Failed: 187
*info: Active Nodes: 2441 Moves Generated: 22 Moves Failed: 187 Moves Committed: 20
Worst hold path end point: U40/YPAD net npreset
Iter 10: Hold WNS: -4.874 Hold TNS: -201.655 #Viol Endpoints: 233 CPU: 0:18:25
*info: Moves Generated: 0 Moves Failed: 0
*info: Moves Generated: 10 Moves Failed: 136
*info: Moves Generated: 14 Moves Failed: 143
*info: Active Nodes: 2281 Moves Generated: 15 Moves Failed: 143 Moves Committed: 14
Worst hold path end point: U40/YPAD net npreset
Iter 11: Hold WNS: -4.874 Hold TNS: -156.466 #Viol Endpoints: 223 CPU: 0:18:26
*info: Moves Generated: 0 Moves Failed: 0
*info: Moves Generated: 10 Moves Failed: 116
*info: Moves Generated: 11 Moves Failed: 116
*info: Active Nodes: 2020 Moves Generated: 11 Moves Failed: 116 Moves Committed: 10
Worst hold path end point: U40/YPAD net npreset
Iter 12: Hold WNS: -4.874 Hold TNS: -149.760 #Viol Endpoints: 224 CPU: 0:18:26
*info: Moves Generated: 0 Moves Failed: 0
*info: Moves Generated: 10 Moves Failed: 100
*info: Moves Generated: 11 Moves Failed: 101
*info: Active Nodes: 2017 Moves Generated: 11 Moves Failed: 101 Moves Committed: 10
Worst hold path end point: U40/YPAD net npreset
Iter 13: Hold WNS: -4.874 Hold TNS: -133.257 #Viol Endpoints: 224 CPU: 0:18:27
*info: Moves Generated: 0 Moves Failed: 0
*info: Moves Generated: 8 Moves Failed: 83
*info: Active Nodes: 1995 Moves Generated: 9 Moves Failed: 83 Moves Committed: 8
Worst hold path end point: U40/YPAD net npreset
Iter 14: Hold WNS: -4.874 Hold TNS: -118.462 #Viol Endpoints: 212 CPU: 0:18:27
*info: Moves Generated: 0 Moves Failed: 0
*info: Moves Generated: 8 Moves Failed: 94
*info: Active Nodes: 1876 Moves Generated: 9 Moves Failed: 94 Moves Committed: 8
Worst hold path end point: U40/YPAD net npreset
Iter 15: Hold WNS: -4.874 Hold TNS: -89.033 #Viol Endpoints: 166 CPU: 0:18:27
*info: Moves Generated: 0 Moves Failed: 0
*info: Moves Generated: 6 Moves Failed: 43
*info: Active Nodes: 1551 Moves Generated: 6 Moves Failed: 43 Moves Committed: 6
Worst hold path end point: U40/YPAD net npreset
Iter 16: Hold WNS: -4.874 Hold TNS: -74.496 #Viol Endpoints: 156 CPU: 0:18:28
*info: Moves Generated: 0 Moves Failed: 0
*info: Moves Generated: 6 Moves Failed: 53
*info: Active Nodes: 1495 Moves Generated: 6 Moves Failed: 53 Moves Committed: 6
Worst hold path end point: U40/YPAD net npreset
Iter 17: Hold WNS: -4.874 Hold TNS: -60.491 #Viol Endpoints: 149 CPU: 0:18:28
*info: Moves Generated: 0 Moves Failed: 0
*info: Moves Generated: 5 Moves Failed: 33
*info: Active Nodes: 1450 Moves Generated: 5 Moves Failed: 33 Moves Committed: 5
Worst hold path end point: U40/YPAD net npreset
Iter 18: Hold WNS: -4.874 Hold TNS: -50.303 #Viol Endpoints: 128 CPU: 0:18:28
*info: Moves Generated: 0 Moves Failed: 0
*info: Moves Generated: 7 Moves Failed: 40
*info: Active Nodes: 1343 Moves Generated: 7 Moves Failed: 40 Moves Committed: 5
Worst hold path end point: U40/YPAD net npreset
Iter 19: Hold WNS: -4.874 Hold TNS: -41.181 #Viol Endpoints: 95 CPU: 0:18:29
*info: Moves Generated: 0 Moves Failed: 0
*info: Moves Generated: 8 Moves Failed: 39
*info: Active Nodes: 1192 Moves Generated: 8 Moves Failed: 39 Moves Committed: 5
Worst hold path end point: U40/YPAD net npreset
Iter 20: Hold WNS: -4.874 Hold TNS: -34.333 #Viol Endpoints: 93 CPU: 0:18:29
*info: Moves Generated: 0 Moves Failed: 0
*info: Moves Generated: 4 Moves Failed: 18
*info: Active Nodes: 1061 Moves Generated: 4 Moves Failed: 18 Moves Committed: 4
Worst hold path end point: U40/YPAD net npreset
Iter 21: Hold WNS: -4.874 Hold TNS: -26.159 #Viol Endpoints: 77 CPU: 0:18:30
*info: Moves Generated: 0 Moves Failed: 0
*info: Active Nodes: 885 Moves Generated: 4 Moves Failed: 26 Moves Committed: 4
Worst hold path end point: U40/YPAD net npreset
Iter 22: Hold WNS: -4.874 Hold TNS: -19.876 #Viol Endpoints: 75 CPU: 0:18:30
*info: Moves Generated: 0 Moves Failed: 0
*info: Active Nodes: 811 Moves Generated: 4 Moves Failed: 26 Moves Committed: 4
Worst hold path end point: U40/YPAD net npreset
Iter 23: Hold WNS: -4.874 Hold TNS: -17.804 #Viol Endpoints: 75 CPU: 0:18:30
*info: Moves Generated: 0 Moves Failed: 0
*info: Active Nodes: 762 Moves Generated: 3 Moves Failed: 9 Moves Committed: 3
Worst hold path end point: U40/YPAD net npreset
Iter 24: Hold WNS: -4.874 Hold TNS: -11.556 #Viol Endpoints: 63 CPU: 0:18:30
*info: Moves Generated: 0 Moves Failed: 0
*info: Active Nodes: 649 Moves Generated: 3 Moves Failed: 10 Moves Committed: 3
Worst hold path end point: U40/YPAD net npreset
Iter 25: Hold WNS: -4.874 Hold TNS: -9.399 #Viol Endpoints: 59 CPU: 0:18:31
*info: Moves Generated: 0 Moves Failed: 0
*info: Active Nodes: 548 Moves Generated: 3 Moves Failed: 1 Moves Committed: 3
Worst hold path end point: U40/YPAD net npreset
Iter 26: Hold WNS: -4.874 Hold TNS: -8.038 #Viol Endpoints: 48 CPU: 0:18:31
*info: Moves Generated: 0 Moves Failed: 0
*info: Active Nodes: 409 Moves Generated: 1 Moves Failed: 1 Moves Committed: 1
Worst hold path end point: U40/YPAD net npreset
Iter 27: Hold WNS: -4.874 Hold TNS: -4.932 #Viol Endpoints: 31 CPU: 0:18:31
*info: Moves Generated: 0 Moves Failed: 0
*info: Active Nodes: 275 Moves Generated: 1 Moves Failed: 1 Moves Committed: 1
Worst hold path end point: U40/YPAD net npreset
Iter 28: Hold WNS: -4.874 Hold TNS: -2.731 #Viol Endpoints: 23 CPU: 0:18:32
*info: Moves Generated: 0 Moves Failed: 0
*info: Active Nodes: 207 Moves Generated: 1 Moves Failed: 1 Moves Committed: 1
Worst hold path end point: U40/YPAD net npreset
Iter 29: Hold WNS: -4.874 Hold TNS: -1.019 #Viol Endpoints: 13 CPU: 0:18:32
*info: Moves Generated: 0 Moves Failed: 0
*info: Active Nodes: 155 Moves Generated: 1 Moves Failed: 1 Moves Committed: 1
Worst hold path end point: U40/YPAD net npreset
Iter 30: Hold WNS: -4.874 Hold TNS: -0.456 #Viol Endpoints: 7 CPU: 0:18:32
*info: Moves Generated: 0 Moves Failed: 0
*info: Active Nodes: 88 Moves Generated: 1 Moves Failed: 1 Moves Committed: 1
Worst hold path end point: U40/YPAD net npreset
Iter 31: Hold WNS: -4.874 Hold TNS: -0.148 #Viol Endpoints: 4 CPU: 0:18:33
*info: Moves Generated: 0 Moves Failed: 0
*info: Active Nodes: 56 Moves Generated: 1 Moves Failed: 1 Moves Committed: 1
Worst hold path end point: U40/YPAD net npreset
Iter 32: Hold WNS: -4.874 Hold TNS: -0.008 #Viol Endpoints: 2 CPU: 0:18:33
*info: Moves Generated: 0 Moves Failed: 0
*info: Active Nodes: 36 Moves Generated: 1 Moves Failed: 1 Moves Committed: 1
Worst hold path end point: U40/YPAD net npreset
Iter 33: Hold WNS: -4.874 Hold TNS: 0.000 #Viol Endpoints: 0 CPU: 0:18:33
*info: Moves Generated: 0 Moves Failed: 0
*info: Active Nodes: 3 Moves Generated: 0 Moves Failed: 1 Moves Committed: 0
Worst hold path end point: U40/YPAD net npreset
Iter 34: Hold WNS: -4.874 Hold TNS: 0.000 #Viol Endpoints: 0 CPU: 0:18:33
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Phase I 
--------------------------------------------------- 
View: default_view_hold 
	WNS: 0.002 
	TNS: 0.000 
	VP: 0 
	Worst hold path end point: I0/FP_PROCESSOR/scheduler/Input_Buffer/data_reg[9][8]/D 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Phase I 
--------------------------------------------------- 
View: default_view_setup 
	WNS: -3.898 
	TNS: -2296.870 
	VP: 1357 
	Worst setup path end point:I0/FP_PROCESSOR/MULT/op2_reg[30]/D 
--------------------------------------------------- 
Worst hold path end point: U40/YPAD net npreset
Iter 0: Hold WNS: -4.874 Hold TNS: 0.000 #Viol Endpoints: 0 CPU: 0:18:34
*info: Moves Generated: 0 Moves Failed: 1
*info: Active Nodes: 3 Moves Generated: 0 Moves Failed: 1 Moves Committed: 0
Worst hold path end point: U40/YPAD net npreset
Iter 1: Hold WNS: -4.874 Hold TNS: 0.000 #Viol Endpoints: 0 CPU: 0:18:34
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Phase II 
--------------------------------------------------- 
View: default_view_hold 
	WNS: 0.002 
	TNS: 0.000 
	VP: 0 
	Worst hold path end point: I0/FP_PROCESSOR/scheduler/Input_Buffer/data_reg[9][8]/D 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Phase II 
--------------------------------------------------- 
View: default_view_setup 
	WNS: -3.898 
	TNS: -2296.870 
	VP: 1357 
	Worst setup path end point:I0/FP_PROCESSOR/MULT/op2_reg[30]/D 
--------------------------------------------------- 
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Before NR 
--------------------------------------------------- 
View: default_view_hold 
	WNS: 0.002 
	TNS: 0.000 
	VP: 0 
	Worst hold path end point: I0/FP_PROCESSOR/scheduler/Input_Buffer/data_reg[9][8]/D 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Before NR 
--------------------------------------------------- 
View: default_view_setup 
	WNS: -3.898 
	TNS: -2296.870 
	VP: 1357 
	Worst setup path end point:I0/FP_PROCESSOR/MULT/op2_reg[30]/D 
--------------------------------------------------- 
Density after buffering = 0.429 (fixHold)
*info:
*info: Commit Summary: 
*info: Selected 338 nets for commit
*info: Added a total of 335 cells to fix/reduce hold violation
*info:
*info:          155 cells of type 'CLKBUF3' used
*info:            2 cells of type 'CLKBUF2' used
*info:            4 cells of type 'CLKBUF1' used
*info:           36 cells of type 'BUFX4' used
*info:          138 cells of type 'BUFX2' used
---------------------------------------------------
   Hold Timing Violated Nets Summary
---------------------------------------------------
*info: Total 2 net(s) have violated hold timing slacks.
*info:      1 net(s): Could not be fixed because they are set as dont_touch.
*info:      1 net(s): Could not be fixed because "no valid node" were found on net.
---------------------------------------------------
*info:
*** Finished hold time fix (CPU=0:00:48.8, REAL=0:00:51.0, totSessionCpu=0:26:03, mem=697.8M) ***
Starting refinePlace ...
  Spread Effort: high, pre-route mode. (cpu=0:00:01.9, real=0:00:02.0)
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:02.1   mem=702.0M  mem(used)=4.2M***
Ripped up 0 affected routes.
Total net length = 1.383e+07 (6.824e+06 7.009e+06) (ext = 0.000e+00)
default core: bins with density >  0.75 =    0 % ( 0 / 650 )
*** Starting trialRoute (mem=698.8M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 105
There are 258 nets with 1 extra space.
routingBox: (1200 1500) (20106000 20068500)
coreBox:    (6300000 6300000) (13807200 13770000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=17/1385

Phase 1a route (0:00:00.4 710.6M):
Est net length = 1.536e+07um = 7.683e+06H + 7.680e+06V
Usage: (13.4%H 10.0%V) = (8.814e+06um 1.285e+07um) = (706043 424363)
Obstruct: 5584 = 1652 (0.4%H) + 3932 (0.9%V)
Overflow: 24328 = 4395 (1.07% H) + 19933 (4.86% V)
Number obstruct path=131 reroute=0

There are 1 prerouted nets with extraSpace.
Phase 1b route (0:00:00.7 713.1M):
Usage: (13.3%H 9.9%V) = (8.806e+06um 1.280e+07um) = (705343 422646)
Overflow: 21038 = 2653 (0.64% H) + 18385 (4.48% V)

Phase 1c route (0:00:00.4 713.1M):
Usage: (13.3%H 10.0%V) = (8.794e+06um 1.283e+07um) = (704347 423483)
Overflow: 18771 = 1611 (0.39% H) + 17161 (4.18% V)

Phase 1d route (0:00:00.6 713.1M):
Usage: (13.4%H 10.0%V) = (8.834e+06um 1.294e+07um) = (707664 427284)
Overflow: 12145 = 503 (0.12% H) + 11642 (2.84% V)

Phase 1e route (0:00:00.7 713.6M):
Usage: (13.4%H 10.2%V) = (8.880e+06um 1.314e+07um) = (711100 433765)
Overflow: 8032 = 52 (0.01% H) + 7980 (1.94% V)

Phase 1f route (0:00:00.7 713.6M):
Usage: (13.6%H 10.3%V) = (8.983e+06um 1.322e+07um) = (719334 436641)
Overflow: 4432 = 8 (0.00% H) + 4424 (1.08% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	7	 0.00%
 -2:	0	 0.00%	363	 0.09%
 -1:	8	 0.00%	3899	 0.95%
--------------------------------------
  0:	3279	 0.79%	31694	 7.73%
  1:	7837	 1.90%	33723	 8.22%
  2:	11285	 2.74%	30928	 7.54%
  3:	14783	 3.58%	26213	 6.39%
  4:	18321	 4.44%	19699	 4.80%
  5:	20906	 5.07%	175015	42.66%
  6:	22740	 5.51%	856	 0.21%
  7:	22360	 5.42%	18	 0.00%
  8:	18272	 4.43%	30	 0.01%
  9:	15574	 3.78%	22	 0.01%
 10:	42951	10.41%	7	 0.00%
 11:	50	 0.01%	23	 0.01%
 12:	37	 0.01%	38	 0.01%
 13:	44	 0.01%	7	 0.00%
 14:	129	 0.03%	32	 0.01%
 15:	120545	29.22%	30	 0.01%
 16:	93422	22.65%	17	 0.00%
 17:	0	 0.00%	12	 0.00%
 18:	0	 0.00%	167	 0.04%
 19:	0	 0.00%	821	 0.20%
 20:	0	 0.00%	86642	21.12%


Global route (cpu=3.5s real=3.0s 711.1M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (13.6%H 10.3%V) = (8.983e+06um 1.322e+07um) = (719334 436641)
Overflow: 4432 = 8 (0.00% H) + 4424 (1.08% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	7	 0.00%
 -2:	0	 0.00%	363	 0.09%
 -1:	8	 0.00%	3899	 0.95%
--------------------------------------
  0:	3279	 0.79%	31694	 7.73%
  1:	7837	 1.90%	33723	 8.22%
  2:	11285	 2.74%	30928	 7.54%
  3:	14783	 3.58%	26213	 6.39%
  4:	18321	 4.44%	19699	 4.80%
  5:	20906	 5.07%	175015	42.66%
  6:	22740	 5.51%	856	 0.21%
  7:	22360	 5.42%	18	 0.00%
  8:	18272	 4.43%	30	 0.01%
  9:	15574	 3.78%	22	 0.01%
 10:	42951	10.41%	7	 0.00%
 11:	50	 0.01%	23	 0.01%
 12:	37	 0.01%	38	 0.01%
 13:	44	 0.01%	7	 0.00%
 14:	129	 0.03%	32	 0.01%
 15:	120545	29.22%	30	 0.01%
 16:	93422	22.65%	17	 0.00%
 17:	0	 0.00%	12	 0.00%
 18:	0	 0.00%	167	 0.04%
 19:	0	 0.00%	821	 0.20%
 20:	0	 0.00%	86642	21.12%



*** Completed Phase 1 route (0:00:04.6 701.1M) ***


Total length: 1.588e+07um, number of vias: 373155
M1(H) length: 0.000e+00um, number of vias: 183393
M2(V) length: 8.188e+06um, number of vias: 189762
M3(H) length: 7.690e+06um
*** Completed Phase 2 route (0:00:04.4 698.8M) ***

*** Finished all Phases (cpu=0:00:09.4 mem=698.8M) ***
Peak Memory Usage was 710.6M 
*** Finished trialRoute (cpu=0:00:10.2 mem=698.8M) ***

Extraction called for design 'Floating_point_co_processor_top' of instances=58172 and nets=61287 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design Floating_point_co_processor_top.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 682.754M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.2, MEM = 695.5M)
Number of Loop : 0
Start delay calculation (mem=695.535M)...
Delay calculation completed. (cpu=0:00:06.0 real=0:00:06.0 mem=698.766M 0)
*** CDM Built up (cpu=0:00:08.8  real=0:00:09.0  mem= 698.8M) ***
**optDesign ... cpu = 0:01:13, real = 0:01:17, mem = 698.8M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:16, real = 0:01:20, mem = 698.8M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -3.853  | -3.853  |  1.399  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):| -2275.5 | -2275.5 |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|  1354   |  1354   |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|  9478   |  4483   |  5228   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -4.862  |  0.370  | -4.862  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):| -20.340 |  0.000  | -20.340 |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|   70    |    0    |   70    |   N/A   |   N/A   |   N/A   |
|          All Paths:|  9478   |  4483   |  5228   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      7 (7)       |   -0.075   |     16 (16)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 42.899%
Routing Overflow: 0.00% H and 1.08% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:35, real = 0:01:40, mem = 682.8M **
*** Finished optDesign ***
<CMD> optDesign -postCTS -drv
*info: Enabling Trial Route flow for DRV Fixing.
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 682.8M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0; extra slack 0.1
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=682.8M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=682.8M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -3.853  |
|           TNS (ns):| -2275.5 |
|    Violating Paths:|  1354   |
|          All Paths:|  9478   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      7 (7)       |   -0.075   |     16 (16)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 42.899%
------------------------------------------------------------
**optDesign ... cpu = 0:00:14, real = 0:00:13, mem = 698.8M **
*** Starting optimizing excluded clock nets MEM= 698.8M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 698.8M) ***
*** Starting optimizing excluded clock nets MEM= 698.8M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 698.8M) ***
*info: Start fixing DRV (Mem = 698.77M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -maxIter 2
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (698.8M)
*info: 105 io nets excluded
*info: 258 clock nets excluded
*info: 2 special nets excluded.
*info: 1783 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:01.0, MEM=698.8M) ***
*info: There are 3 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.428990
Start fixing design rules ... (0:00:00.8 702.5M)
Done fixing design rule (0:00:04.1 702.8M)

Summary:
312 buffers added on 295 nets (with 250 drivers resized)

Density after buffering = 0.430526
default core: bins with density >  0.75 =    0 % ( 0 / 650 )
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:03.8, real=0:00:04.0)
move report: preRPlace moves 349 insts, mean move: 6.55 um, max move: 60.00 um
	max move on inst (I0/FP_PROCESSOR/SIN/ADDX5/FE_OFC8865_x5fac_2__1_): (8287.20, 10140.00) --> (8287.20, 10200.00)
move report: rPlace moves 349 insts, mean move: 6.55 um, max move: 60.00 um
	max move on inst (I0/FP_PROCESSOR/SIN/ADDX5/FE_OFC8865_x5fac_2__1_): (8287.20, 10140.00) --> (8287.20, 10200.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        60.00 um
  inst (I0/FP_PROCESSOR/SIN/ADDX5/FE_OFC8865_x5fac_2__1_) with max move: (8287.2, 10140) -> (8287.2, 10200)
  mean    (X+Y) =         6.55 um
Total instances moved : 349
*** cpu=0:00:04.0   mem=702.7M  mem(used)=0.0M***
*** Completed dpFixDRCViolation (0:00:10.9 701.8M)

*** Starting trialRoute (mem=701.8M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 105
There are 258 nets with 1 extra space.
routingBox: (1200 1500) (20106000 20068500)
coreBox:    (6300000 6300000) (13807200 13770000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=17/1383

Phase 1a route (0:00:00.4 711.3M):
Est net length = 1.539e+07um = 7.699e+06H + 7.695e+06V
Usage: (13.4%H 10.0%V) = (8.833e+06um 1.289e+07um) = (707619 425454)
Obstruct: 5583 = 1652 (0.4%H) + 3931 (0.9%V)
Overflow: 24571 = 4482 (1.09% H) + 20089 (4.90% V)
Number obstruct path=130 reroute=0

There are 1 prerouted nets with extraSpace.
Phase 1b route (0:00:00.7 713.8M):
Usage: (13.4%H 10.0%V) = (8.825e+06um 1.283e+07um) = (706935 423734)
Overflow: 21268 = 2717 (0.66% H) + 18550 (4.52% V)

Phase 1c route (0:00:00.5 713.8M):
Usage: (13.4%H 10.0%V) = (8.813e+06um 1.286e+07um) = (705901 424550)
Overflow: 18923 = 1560 (0.38% H) + 17363 (4.23% V)

Phase 1d route (0:00:00.6 713.8M):
Usage: (13.4%H 10.1%V) = (8.853e+06um 1.297e+07um) = (709247 428374)
Overflow: 12212 = 483 (0.12% H) + 11729 (2.86% V)

Phase 1e route (0:00:00.7 714.3M):
Usage: (13.5%H 10.2%V) = (8.906e+06um 1.316e+07um) = (713081 434714)
Overflow: 7990 = 39 (0.01% H) + 7951 (1.94% V)

Phase 1f route (0:00:00.7 714.3M):
Usage: (13.6%H 10.3%V) = (9.010e+06um 1.325e+07um) = (721390 437601)
Overflow: 4499 = 10 (0.00% H) + 4489 (1.09% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	4	 0.00%
 -2:	0	 0.00%	358	 0.09%
 -1:	10	 0.00%	3976	 0.97%
--------------------------------------
  0:	3349	 0.81%	32035	 7.81%
  1:	7907	 1.92%	33501	 8.17%
  2:	11659	 2.83%	30858	 7.52%
  3:	14848	 3.60%	26254	 6.40%
  4:	18356	 4.45%	19992	 4.87%
  5:	20557	 4.98%	174566	42.55%
  6:	22487	 5.45%	865	 0.21%
  7:	22417	 5.43%	13	 0.00%
  8:	18296	 4.43%	29	 0.01%
  9:	14753	 3.58%	23	 0.01%
 10:	43678	10.59%	7	 0.00%
 11:	49	 0.01%	31	 0.01%
 12:	33	 0.01%	50	 0.01%
 13:	33	 0.01%	5	 0.00%
 14:	317	 0.08%	19	 0.00%
 15:	120623	29.24%	41	 0.01%
 16:	93171	22.58%	23	 0.01%
 17:	0	 0.00%	11	 0.00%
 18:	0	 0.00%	160	 0.04%
 19:	0	 0.00%	807	 0.20%
 20:	0	 0.00%	86636	21.12%


Global route (cpu=3.6s real=4.0s 711.8M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (13.6%H 10.3%V) = (9.010e+06um 1.325e+07um) = (721390 437601)
Overflow: 4499 = 10 (0.00% H) + 4489 (1.09% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	4	 0.00%
 -2:	0	 0.00%	358	 0.09%
 -1:	10	 0.00%	3976	 0.97%
--------------------------------------
  0:	3349	 0.81%	32035	 7.81%
  1:	7907	 1.92%	33501	 8.17%
  2:	11659	 2.83%	30858	 7.52%
  3:	14848	 3.60%	26254	 6.40%
  4:	18356	 4.45%	19992	 4.87%
  5:	20557	 4.98%	174566	42.55%
  6:	22487	 5.45%	865	 0.21%
  7:	22417	 5.43%	13	 0.00%
  8:	18296	 4.43%	29	 0.01%
  9:	14753	 3.58%	23	 0.01%
 10:	43678	10.59%	7	 0.00%
 11:	49	 0.01%	31	 0.01%
 12:	33	 0.01%	50	 0.01%
 13:	33	 0.01%	5	 0.00%
 14:	317	 0.08%	19	 0.00%
 15:	120623	29.24%	41	 0.01%
 16:	93171	22.58%	23	 0.01%
 17:	0	 0.00%	11	 0.00%
 18:	0	 0.00%	160	 0.04%
 19:	0	 0.00%	807	 0.20%
 20:	0	 0.00%	86636	21.12%



*** Completed Phase 1 route (0:00:04.7 701.8M) ***


Total length: 1.591e+07um, number of vias: 374304
M1(H) length: 0.000e+00um, number of vias: 184017
M2(V) length: 8.199e+06um, number of vias: 190287
M3(H) length: 7.710e+06um
*** Completed Phase 2 route (0:00:04.8 701.8M) ***

*** Finished all Phases (cpu=0:00:10.0 mem=701.8M) ***
Peak Memory Usage was 711.3M 
*** Finished trialRoute (cpu=0:00:10.8 mem=701.8M) ***

Extraction called for design 'Floating_point_co_processor_top' of instances=58484 and nets=61599 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design Floating_point_co_processor_top.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 701.832M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.2, MEM = 698.5M)
Number of Loop : 0
Start delay calculation (mem=698.473M)...
Delay calculation completed. (cpu=0:00:06.7 real=0:00:07.0 mem=701.703M 0)
*** CDM Built up (cpu=0:00:09.8  real=0:00:11.0  mem= 701.7M) ***
*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    2
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    7
*info:   Prev Max tran violations:   0
*info: Start fixing DRV iteration 2 ...
*** Starting dpFixDRCViolation (701.7M)
*info: 105 io nets excluded
*info: 258 clock nets excluded
*info: 2 special nets excluded.
*info: 1783 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:01.0, MEM=701.7M) ***
Start fixing design rules ... (0:00:01.0 702.7M)
Done fixing design rule (0:00:02.2 702.7M)

Summary:
57 buffers added on 41 nets (with 27 drivers resized)

Density after buffering = 0.430787
default core: bins with density >  0.75 = 0.308 % ( 2 / 650 )
RPlace: Density =1.001600, incremental np is triggered.
default core: bins with density >  0.75 =    0 % ( 0 / 650 )
RPlace postIncrNP: Density = 1.001600 -> 0.664740.
*** cpu time = 0:00:02.8.
move report: incrNP moves 108 insts, mean move: 43.88 um, max move: 133.20 um
	max move on inst (I0/FP_PROCESSOR/State_memory/memOut/FE_OFC8615_nprdata_5_): (13800.00, 6300.00) --> (13756.80, 6390.00)
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:03.9, real=0:00:04.0)
move report: preRPlace moves 140 insts, mean move: 5.66 um, max move: 44.40 um
	max move on inst (I0/FP_PROCESSOR/amba_slave/FE_OFC8976_npready): (6312.00, 13710.00) --> (6326.40, 13680.00)
move report: rPlace moves 140 insts, mean move: 5.66 um, max move: 44.40 um
	max move on inst (I0/FP_PROCESSOR/amba_slave/FE_OFC8976_npready): (6312.00, 13710.00) --> (6326.40, 13680.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       133.20 um
  inst (I0/FP_PROCESSOR/State_memory/memOut/FE_OFC8615_nprdata_5_) with max move: (13800, 6300) -> (13756.8, 6390)
  mean    (X+Y) =        28.07 um
Total instances flipped for legalization: 2
Total instances moved : 190
*** cpu=0:00:04.1   mem=702.5M  mem(used)=0.0M***
*** Completed dpFixDRCViolation (0:00:12.2 701.7M)

*** Starting trialRoute (mem=701.7M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 105
There are 258 nets with 1 extra space.
routingBox: (1200 1500) (20106000 20068500)
coreBox:    (6300000 6300000) (13807200 13770000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=17/1383

Phase 1a route (0:00:00.4 711.2M):
Est net length = 1.539e+07um = 7.699e+06H + 7.695e+06V
Usage: (13.4%H 10.0%V) = (8.833e+06um 1.289e+07um) = (707626 425546)
Obstruct: 5583 = 1652 (0.4%H) + 3931 (0.9%V)
Overflow: 24575 = 4465 (1.08% H) + 20110 (4.90% V)
Number obstruct path=130 reroute=0

There are 1 prerouted nets with extraSpace.
Phase 1b route (0:00:00.7 713.7M):
Usage: (13.4%H 10.0%V) = (8.825e+06um 1.284e+07um) = (706950 423825)
Overflow: 21274 = 2727 (0.66% H) + 18547 (4.52% V)

Phase 1c route (0:00:00.5 713.7M):
Usage: (13.4%H 10.0%V) = (8.813e+06um 1.286e+07um) = (705919 424629)
Overflow: 18906 = 1544 (0.37% H) + 17362 (4.23% V)

Phase 1d route (0:00:00.5 713.7M):
Usage: (13.4%H 10.1%V) = (8.853e+06um 1.298e+07um) = (709261 428456)
Overflow: 12279 = 508 (0.12% H) + 11771 (2.87% V)

Phase 1e route (0:00:00.7 714.2M):
Usage: (13.5%H 10.2%V) = (8.908e+06um 1.316e+07um) = (713301 434668)
Overflow: 8043 = 45 (0.01% H) + 7998 (1.95% V)

Phase 1f route (0:00:00.7 714.2M):
Usage: (13.7%H 10.3%V) = (9.014e+06um 1.325e+07um) = (721800 437492)
Overflow: 4508 = 9 (0.00% H) + 4499 (1.10% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	5	 0.00%
 -2:	0	 0.00%	358	 0.09%
 -1:	9	 0.00%	3984	 0.97%
--------------------------------------
  0:	3288	 0.80%	31900	 7.78%
  1:	8102	 1.96%	33559	 8.18%
  2:	11537	 2.80%	31050	 7.57%
  3:	14760	 3.58%	26120	 6.37%
  4:	18485	 4.48%	19676	 4.80%
  5:	20651	 5.01%	174892	42.63%
  6:	22609	 5.48%	857	 0.21%
  7:	22293	 5.40%	21	 0.01%
  8:	18249	 4.42%	26	 0.01%
  9:	14688	 3.56%	27	 0.01%
 10:	43645	10.58%	21	 0.01%
 11:	50	 0.01%	25	 0.01%
 12:	33	 0.01%	41	 0.01%
 13:	46	 0.01%	7	 0.00%
 14:	204	 0.05%	21	 0.01%
 15:	120478	29.20%	32	 0.01%
 16:	93416	22.64%	30	 0.01%
 17:	0	 0.00%	13	 0.00%
 18:	0	 0.00%	160	 0.04%
 19:	0	 0.00%	805	 0.20%
 20:	0	 0.00%	86634	21.12%


Global route (cpu=3.5s real=4.0s 711.7M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (13.7%H 10.3%V) = (9.014e+06um 1.325e+07um) = (721800 437492)
Overflow: 4508 = 9 (0.00% H) + 4499 (1.10% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	5	 0.00%
 -2:	0	 0.00%	358	 0.09%
 -1:	9	 0.00%	3984	 0.97%
--------------------------------------
  0:	3288	 0.80%	31900	 7.78%
  1:	8102	 1.96%	33559	 8.18%
  2:	11537	 2.80%	31050	 7.57%
  3:	14760	 3.58%	26120	 6.37%
  4:	18485	 4.48%	19676	 4.80%
  5:	20651	 5.01%	174892	42.63%
  6:	22609	 5.48%	857	 0.21%
  7:	22293	 5.40%	21	 0.01%
  8:	18249	 4.42%	26	 0.01%
  9:	14688	 3.56%	27	 0.01%
 10:	43645	10.58%	21	 0.01%
 11:	50	 0.01%	25	 0.01%
 12:	33	 0.01%	41	 0.01%
 13:	46	 0.01%	7	 0.00%
 14:	204	 0.05%	21	 0.01%
 15:	120478	29.20%	32	 0.01%
 16:	93416	22.64%	30	 0.01%
 17:	0	 0.00%	13	 0.00%
 18:	0	 0.00%	160	 0.04%
 19:	0	 0.00%	805	 0.20%
 20:	0	 0.00%	86634	21.12%



*** Completed Phase 1 route (0:00:04.6 701.7M) ***


Total length: 1.591e+07um, number of vias: 374403
M1(H) length: 0.000e+00um, number of vias: 184131
M2(V) length: 8.193e+06um, number of vias: 190272
M3(H) length: 7.715e+06um
*** Completed Phase 2 route (0:00:04.6 701.7M) ***

*** Finished all Phases (cpu=0:00:09.7 mem=701.7M) ***
Peak Memory Usage was 711.2M 
*** Finished trialRoute (cpu=0:00:10.5 mem=701.7M) ***

Extraction called for design 'Floating_point_co_processor_top' of instances=58541 and nets=61656 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design Floating_point_co_processor_top.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 701.703M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.2, MEM = 698.5M)
Number of Loop : 0
Start delay calculation (mem=698.473M)...
Delay calculation completed. (cpu=0:00:05.9 real=0:00:06.0 mem=701.703M 0)
*** CDM Built up (cpu=0:00:08.6  real=0:00:09.0  mem= 701.7M) ***
*info: DRV Fixing Iteration 2.
*info: Remaining violations:
*info:   Max cap violations:    1
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    2
*info:   Prev Max tran violations:   0
*info: Start fixing DRV while maintaining existing placement ...
*** Starting dpFixDRCViolation (701.7M)
*info: 105 io nets excluded
*info: 258 clock nets excluded
*info: 2 special nets excluded.
*info: 1783 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.9, MEM=701.7M) ***
Start fixing design rules ... (0:00:00.9 702.7M)
Done fixing design rule (0:00:03.2 704.5M)

Summary:
63 buffers added on 63 nets (with 0 driver resized)

Density after buffering = 0.431175
default core: bins with density >  0.75 =    0 % ( 0 / 650 )
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:01.9, real=0:00:02.0)
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:02.1   mem=705.4M  mem(used)=0.0M***
*** Completed dpFixDRCViolation (0:00:07.9 704.5M)

*** Starting trialRoute (mem=704.5M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 105
There are 258 nets with 1 extra space.
routingBox: (1200 1500) (20106000 20068500)
coreBox:    (6300000 6300000) (13807200 13770000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=17/1383

Phase 1a route (0:00:00.5 714.0M):
Est net length = 1.539e+07um = 7.699e+06H + 7.695e+06V
Usage: (13.4%H 10.0%V) = (8.834e+06um 1.289e+07um) = (707704 425672)
Obstruct: 5583 = 1652 (0.4%H) + 3931 (0.9%V)
Overflow: 24542 = 4449 (1.08% H) + 20093 (4.90% V)
Number obstruct path=130 reroute=0

There are 1 prerouted nets with extraSpace.
Phase 1b route (0:00:00.8 716.5M):
Usage: (13.4%H 10.0%V) = (8.826e+06um 1.284e+07um) = (707033 423951)
Overflow: 21270 = 2771 (0.67% H) + 18499 (4.51% V)

Phase 1c route (0:00:00.5 716.5M):
Usage: (13.4%H 10.0%V) = (8.814e+06um 1.286e+07um) = (706012 424743)
Overflow: 18957 = 1626 (0.39% H) + 17331 (4.22% V)

Phase 1d route (0:00:00.6 716.5M):
Usage: (13.4%H 10.1%V) = (8.854e+06um 1.298e+07um) = (709365 428593)
Overflow: 12246 = 468 (0.11% H) + 11778 (2.87% V)

Phase 1e route (0:00:00.8 717.0M):
Usage: (13.5%H 10.2%V) = (8.907e+06um 1.317e+07um) = (713247 434797)
Overflow: 8007 = 45 (0.01% H) + 7962 (1.94% V)

Phase 1f route (0:00:00.7 717.0M):
Usage: (13.6%H 10.3%V) = (9.013e+06um 1.325e+07um) = (721668 437592)
Overflow: 4479 = 13 (0.00% H) + 4466 (1.09% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	4	 0.00%
 -2:	0	 0.00%	367	 0.09%
 -1:	13	 0.00%	3940	 0.96%
--------------------------------------
  0:	3305	 0.80%	31930	 7.78%
  1:	8166	 1.98%	33429	 8.15%
  2:	11614	 2.82%	31240	 7.61%
  3:	14554	 3.53%	26224	 6.39%
  4:	18387	 4.46%	19601	 4.78%
  5:	20826	 5.05%	174809	42.61%
  6:	22579	 5.47%	859	 0.21%
  7:	22176	 5.38%	10	 0.00%
  8:	18237	 4.42%	26	 0.01%
  9:	14800	 3.59%	46	 0.01%
 10:	43659	10.58%	11	 0.00%
 11:	50	 0.01%	26	 0.01%
 12:	33	 0.01%	41	 0.01%
 13:	46	 0.01%	7	 0.00%
 14:	204	 0.05%	18	 0.00%
 15:	120478	29.20%	35	 0.01%
 16:	93416	22.64%	24	 0.01%
 17:	0	 0.00%	16	 0.00%
 18:	0	 0.00%	155	 0.04%
 19:	0	 0.00%	812	 0.20%
 20:	0	 0.00%	86634	21.12%


Global route (cpu=3.8s real=4.0s 714.5M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (13.6%H 10.3%V) = (9.013e+06um 1.325e+07um) = (721668 437592)
Overflow: 4479 = 13 (0.00% H) + 4466 (1.09% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	4	 0.00%
 -2:	0	 0.00%	367	 0.09%
 -1:	13	 0.00%	3940	 0.96%
--------------------------------------
  0:	3305	 0.80%	31930	 7.78%
  1:	8166	 1.98%	33429	 8.15%
  2:	11614	 2.82%	31240	 7.61%
  3:	14554	 3.53%	26224	 6.39%
  4:	18387	 4.46%	19601	 4.78%
  5:	20826	 5.05%	174809	42.61%
  6:	22579	 5.47%	859	 0.21%
  7:	22176	 5.38%	10	 0.00%
  8:	18237	 4.42%	26	 0.01%
  9:	14800	 3.59%	46	 0.01%
 10:	43659	10.58%	11	 0.00%
 11:	50	 0.01%	26	 0.01%
 12:	33	 0.01%	41	 0.01%
 13:	46	 0.01%	7	 0.00%
 14:	204	 0.05%	18	 0.00%
 15:	120478	29.20%	35	 0.01%
 16:	93416	22.64%	24	 0.01%
 17:	0	 0.00%	16	 0.00%
 18:	0	 0.00%	155	 0.04%
 19:	0	 0.00%	812	 0.20%
 20:	0	 0.00%	86634	21.12%



*** Completed Phase 1 route (0:00:04.9 704.5M) ***


Total length: 1.591e+07um, number of vias: 374707
M1(H) length: 0.000e+00um, number of vias: 184257
M2(V) length: 8.194e+06um, number of vias: 190450
M3(H) length: 7.713e+06um
*** Completed Phase 2 route (0:00:04.7 704.5M) ***

*** Finished all Phases (cpu=0:00:10.1 mem=704.5M) ***
Peak Memory Usage was 714.0M 
*** Finished trialRoute (cpu=0:00:11.0 mem=704.5M) ***

Extraction called for design 'Floating_point_co_processor_top' of instances=58604 and nets=61719 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design Floating_point_co_processor_top.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 704.539M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.2, MEM = 701.3M)
Number of Loop : 0
Start delay calculation (mem=701.309M)...
Delay calculation completed. (cpu=0:00:06.0 real=0:00:06.0 mem=704.539M 0)
*** CDM Built up (cpu=0:00:08.7  real=0:00:09.0  mem= 704.5M) ***
*info: DRV Fixing Iteration 3.
*info: Remaining violations:
*info:   Max cap violations:    1
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    1
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:01:38, Mem = 704.54M).

------------------------------------------------------------
     Summary (cpu=1.63min real=1.68min mem=704.5M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -3.961  |
|           TNS (ns):| -2278.6 |
|    Violating Paths:|  1338   |
|          All Paths:|  9478   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -1.025   |     16 (16)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 43.117%
Routing Overflow: 0.00% H and 1.09% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:54, real = 0:01:57, mem = 704.5M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:56, real = 0:01:59, mem = 704.5M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -3.961  | -3.961  |  1.647  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):| -2278.6 | -2278.6 |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|  1338   |  1338   |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|  9478   |  4483   |  5228   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -1.025   |     16 (16)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 43.117%
Routing Overflow: 0.00% H and 1.09% V
------------------------------------------------------------
**optDesign ... cpu = 0:02:02, real = 0:02:06, mem = 704.5M **
*** Finished optDesign ***
<CMD> reportClockTree -postRoute -localSkew -report skew.post_troute_local.ctsrpt
Redoing specifyClockTree ...
Checking spec file integrity...


reportClockTree Option :  -postRoute -localSkew -report skew.post_troute_local.ctsrpt 
*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.

Searching for sequentially adjacent registers for clock tree 'clk' ...
..........|...
Total number of adjacent register pair is 132026.

#
# Mode                : Setup
# Library Name        : osu05_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 5
# Temperature         : 25
#
********** Clock clk Post-Route Timing Analysis **********
Nr. of Subtrees                : 2
Nr. of Sinks                   : 4996
Nr. of Buffer                  : 256
Nr. of Level (including gates) : 11
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): I0/FP_PROCESSOR/SIN/MULX3/mult2_reg[42]/CLK 5268.1(ps)
Min trig. edge delay at sink(R): I0/FP_PROCESSOR/ADD/reg_inputs_reg[43]/CLK 4859.8(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 4859.8~5268.1(ps)      0~7000(ps)          
Fall Phase Delay               : 5042.8~5485.9(ps)      0~7000(ps)          
Trig. Edge Skew                : 408.3(ps)              300(ps)             
Rise Skew                      : 408.3(ps)              
Fall Skew                      : 443.1(ps)              
Max. Rise Buffer Tran.         : 2074.6(ps)             400(ps)             
Max. Fall Buffer Tran.         : 2039(ps)               400(ps)             
Max. Rise Sink Tran.           : 415.8(ps)              400(ps)             
Max. Fall Sink Tran.           : 416.6(ps)              400(ps)             
Min. Rise Buffer Tran.         : 148.9(ps)              0(ps)               
Min. Fall Buffer Tran.         : 148.9(ps)              0(ps)               
Min. Rise Sink Tran.           : 273.6(ps)              0(ps)               
Min. Fall Sink Tran.           : 273.8(ps)              0(ps)               


**** Local Skew Report ****
Total number of adjacent register pair : 132026                 

Max. Local Skew                : 370(ps)                
  I0/FP_PROCESSOR/scheduler/Input_Buffer/data_reg[8][11]/CLK(R)->
  I0/FP_PROCESSOR/ADD/reg_inputs_reg[43]/CLK(R)


Generating Clock Analysis Report skew.post_troute_local.ctsrpt ....
Clock Analysis (CPU Time 0:00:02.5)


*** End reportClockTree (cpu=0:00:02.5, real=0:00:02.0, mem=716.6M) ***
<CMD> addFiller -cell FILL
*INFO: Adding fillers to top-module.
*INFO:   Added 443042 filler insts (cell FILL / prefix FILLER).
*INFO: Total 443042 filler insts added - prefix FILLER (CPU: 0:00:09.9).
<CMD> addMetalFill -layer {1 2 3} -nets {gnd vdd}
**WARN: (ENCMF-126):	Layer [1] has smaller min_width(800) than the value in LEF file. Program default change to (900)
**WARN: (ENCMF-139):	Layer [1] Active spacing(800) should be greater than min_space in LEF File. Program default change to (900).
**WARN: (ENCMF-126):	Layer [2] has smaller min_width(800) than the value in LEF file. Program default change to (900)
**WARN: (ENCMF-139):	Layer [2] Active spacing(800) should be greater than min_space in LEF File. Program default change to (900).
**WARN: (ENCMF-126):	Layer [3] has smaller min_width(800) than the value in LEF file. Program default change to (1500)
**WARN: (ENCMF-139):	Layer [3] Active spacing(800) should be greater than min_space in LEF File. Program default change to (900).
**WARN: (ENCMF-5033):	Layer  0 : Max width is not on manufacturing grid. Program default change to 1950
**WARN: (ENCMF-5034):	Layer  0 : Min length is not on manufacturing grid. Program default change to 1050
**WARN: (ENCMF-5035):	Layer  0 : Max length is not on manufacturing grid. Program default change to 9900
**WARN: (ENCMF-5037):	Layer  0 : Gap spacing ( 0.80) is not on manufacturing grid( 0.15). Program default change to  0.90
**WARN: (ENCMF-5033):	Layer  1 : Max width is not on manufacturing grid. Program default change to 1950
**WARN: (ENCMF-5034):	Layer  1 : Min length is not on manufacturing grid. Program default change to 1050
**WARN: (ENCMF-5035):	Layer  1 : Max length is not on manufacturing grid. Program default change to 9900
**WARN: (ENCMF-5037):	Layer  1 : Gap spacing ( 0.80) is not on manufacturing grid( 0.15). Program default change to  0.90
**WARN: (ENCMF-5033):	Layer  2 : Max width is not on manufacturing grid. Program default change to 1950
**WARN: (ENCMF-5034):	Layer  2 : Min length is not on manufacturing grid. Program default change to 1050
**WARN: (ENCMF-5035):	Layer  2 : Max length is not on manufacturing grid. Program default change to 9900
**WARN: (ENCMF-5037):	Layer  2 : Gap spacing ( 0.80) is not on manufacturing grid( 0.15). Program default change to  0.90
************************
Timing Aware on 
P/G Nets: 12
Signal Nets: 61449
Clock Nets: 258
************************
Density calculation ...... Slot :   1 of 512
Density calculation ...... Slot :   2 of 512
Density calculation ...... Slot :   3 of 512
Density calculation ...... Slot :   4 of 512
Density calculation ...... Slot :   5 of 512
Density calculation ...... Slot :   6 of 512
Density calculation ...... Slot :   7 of 512
Density calculation ...... Slot :   8 of 512
Density calculation ...... Slot :   9 of 512
Density calculation ...... Slot :  10 of 512
Density calculation ...... Slot :  11 of 512
Density calculation ...... Slot :  12 of 512
Density calculation ...... Slot :  13 of 512
Density calculation ...... Slot :  14 of 512
Density calculation ...... Slot :  15 of 512
Density calculation ...... Slot :  16 of 512
Density calculation ...... Slot :  17 of 512
Density calculation ...... Slot :  18 of 512
Density calculation ...... Slot :  19 of 512
Density calculation ...... Slot :  20 of 512
Density calculation ...... Slot :  21 of 512
Density calculation ...... Slot :  22 of 512
Density calculation ...... Slot :  23 of 512
Density calculation ...... Slot :  24 of 512
Density calculation ...... Slot :  25 of 512
Density calculation ...... Slot :  26 of 512
Density calculation ...... Slot :  27 of 512
Density calculation ...... Slot :  28 of 512
Density calculation ...... Slot :  29 of 512
Density calculation ...... Slot :  30 of 512
Density calculation ...... Slot :  31 of 512
Density calculation ...... Slot :  32 of 512
Density calculation ...... Slot :  33 of 512
Density calculation ...... Slot :  34 of 512
Density calculation ...... Slot :  35 of 512
Density calculation ...... Slot :  36 of 512
Density calculation ...... Slot :  37 of 512
Density calculation ...... Slot :  38 of 512
Density calculation ...... Slot :  39 of 512
Density calculation ...... Slot :  40 of 512
Density calculation ...... Slot :  41 of 512
Density calculation ...... Slot :  42 of 512
Density calculation ...... Slot :  43 of 512
Density calculation ...... Slot :  44 of 512
Density calculation ...... Slot :  45 of 512
Density calculation ...... Slot :  46 of 512
Density calculation ...... Slot :  47 of 512
Density calculation ...... Slot :  48 of 512
Density calculation ...... Slot :  49 of 512
Density calculation ...... Slot :  50 of 512
Density calculation ...... Slot :  51 of 512
Density calculation ...... Slot :  52 of 512
Density calculation ...... Slot :  53 of 512
Density calculation ...... Slot :  54 of 512
Density calculation ...... Slot :  55 of 512
Density calculation ...... Slot :  56 of 512
Density calculation ...... Slot :  57 of 512
Density calculation ...... Slot :  58 of 512
Density calculation ...... Slot :  59 of 512
Density calculation ...... Slot :  60 of 512
Density calculation ...... Slot :  61 of 512
Density calculation ...... Slot :  62 of 512
Density calculation ...... Slot :  63 of 512
Density calculation ...... Slot :  64 of 512
Density calculation ...... Slot :  65 of 512
Density calculation ...... Slot :  66 of 512
Density calculation ...... Slot :  67 of 512
Density calculation ...... Slot :  68 of 512
Density calculation ...... Slot :  69 of 512
Density calculation ...... Slot :  70 of 512
Density calculation ...... Slot :  71 of 512
Density calculation ...... Slot :  72 of 512
Density calculation ...... Slot :  73 of 512
Density calculation ...... Slot :  74 of 512
Density calculation ...... Slot :  75 of 512
Density calculation ...... Slot :  76 of 512
Density calculation ...... Slot :  77 of 512
Density calculation ...... Slot :  78 of 512
Density calculation ...... Slot :  79 of 512
Density calculation ...... Slot :  80 of 512
Density calculation ...... Slot :  81 of 512
Density calculation ...... Slot :  82 of 512
Density calculation ...... Slot :  83 of 512
Density calculation ...... Slot :  84 of 512
Density calculation ...... Slot :  85 of 512
Density calculation ...... Slot :  86 of 512
Density calculation ...... Slot :  87 of 512
Density calculation ...... Slot :  88 of 512
Density calculation ...... Slot :  89 of 512
Density calculation ...... Slot :  90 of 512
Density calculation ...... Slot :  91 of 512
Density calculation ...... Slot :  92 of 512
Density calculation ...... Slot :  93 of 512
Density calculation ...... Slot :  94 of 512
Density calculation ...... Slot :  95 of 512
Density calculation ...... Slot :  96 of 512
Density calculation ...... Slot :  97 of 512
Density calculation ...... Slot :  98 of 512
Density calculation ...... Slot :  99 of 512
Density calculation ...... Slot : 100 of 512
Density calculation ...... Slot : 101 of 512
Density calculation ...... Slot : 102 of 512
Density calculation ...... Slot : 103 of 512
Density calculation ...... Slot : 104 of 512
Density calculation ...... Slot : 105 of 512
Density calculation ...... Slot : 106 of 512
Density calculation ...... Slot : 107 of 512
Density calculation ...... Slot : 108 of 512
Density calculation ...... Slot : 109 of 512
Density calculation ...... Slot : 110 of 512
Density calculation ...... Slot : 111 of 512
Density calculation ...... Slot : 112 of 512
Density calculation ...... Slot : 113 of 512
Density calculation ...... Slot : 114 of 512
Density calculation ...... Slot : 115 of 512
Density calculation ...... Slot : 116 of 512
Density calculation ...... Slot : 117 of 512
Density calculation ...... Slot : 118 of 512
Density calculation ...... Slot : 119 of 512
Density calculation ...... Slot : 120 of 512
Density calculation ...... Slot : 121 of 512
Density calculation ...... Slot : 122 of 512
Density calculation ...... Slot : 123 of 512
Density calculation ...... Slot : 124 of 512
Density calculation ...... Slot : 125 of 512
Density calculation ...... Slot : 126 of 512
Density calculation ...... Slot : 127 of 512
Density calculation ...... Slot : 128 of 512
Density calculation ...... Slot : 129 of 512
Density calculation ...... Slot : 130 of 512
Density calculation ...... Slot : 131 of 512
Density calculation ...... Slot : 132 of 512
Density calculation ...... Slot : 133 of 512
Density calculation ...... Slot : 134 of 512
Density calculation ...... Slot : 135 of 512
Density calculation ...... Slot : 136 of 512
Density calculation ...... Slot : 137 of 512
Density calculation ...... Slot : 138 of 512
Density calculation ...... Slot : 139 of 512
Density calculation ...... Slot : 140 of 512
Density calculation ...... Slot : 141 of 512
Density calculation ...... Slot : 142 of 512
Density calculation ...... Slot : 143 of 512
Density calculation ...... Slot : 144 of 512
Density calculation ...... Slot : 145 of 512
Density calculation ...... Slot : 146 of 512
Density calculation ...... Slot : 147 of 512
Density calculation ...... Slot : 148 of 512
Density calculation ...... Slot : 149 of 512
Density calculation ...... Slot : 150 of 512
Density calculation ...... Slot : 151 of 512
Density calculation ...... Slot : 152 of 512
Density calculation ...... Slot : 153 of 512
Density calculation ...... Slot : 154 of 512
Density calculation ...... Slot : 155 of 512
Density calculation ...... Slot : 156 of 512
Density calculation ...... Slot : 157 of 512
Density calculation ...... Slot : 158 of 512
Density calculation ...... Slot : 159 of 512
Density calculation ...... Slot : 160 of 512
Density calculation ...... Slot : 161 of 512
Density calculation ...... Slot : 162 of 512
Density calculation ...... Slot : 163 of 512
Density calculation ...... Slot : 164 of 512
Density calculation ...... Slot : 165 of 512
Density calculation ...... Slot : 166 of 512
Density calculation ...... Slot : 167 of 512
Density calculation ...... Slot : 168 of 512
Density calculation ...... Slot : 169 of 512
Density calculation ...... Slot : 170 of 512
Density calculation ...... Slot : 171 of 512
Density calculation ...... Slot : 172 of 512
Density calculation ...... Slot : 173 of 512
Density calculation ...... Slot : 174 of 512
Density calculation ...... Slot : 175 of 512
Density calculation ...... Slot : 176 of 512
Density calculation ...... Slot : 177 of 512
Density calculation ...... Slot : 178 of 512
Density calculation ...... Slot : 179 of 512
Density calculation ...... Slot : 180 of 512
Density calculation ...... Slot : 181 of 512
Density calculation ...... Slot : 182 of 512
Density calculation ...... Slot : 183 of 512
Density calculation ...... Slot : 184 of 512
Density calculation ...... Slot : 185 of 512
Density calculation ...... Slot : 186 of 512
Density calculation ...... Slot : 187 of 512
Density calculation ...... Slot : 188 of 512
Density calculation ...... Slot : 189 of 512
Density calculation ...... Slot : 190 of 512
Density calculation ...... Slot : 191 of 512
Density calculation ...... Slot : 192 of 512
Density calculation ...... Slot : 193 of 512
Density calculation ...... Slot : 194 of 512
Density calculation ...... Slot : 195 of 512
Density calculation ...... Slot : 196 of 512
Density calculation ...... Slot : 197 of 512
Density calculation ...... Slot : 198 of 512
Density calculation ...... Slot : 199 of 512
Density calculation ...... Slot : 200 of 512
Density calculation ...... Slot : 201 of 512
Density calculation ...... Slot : 202 of 512
Density calculation ...... Slot : 203 of 512
Density calculation ...... Slot : 204 of 512
Density calculation ...... Slot : 205 of 512
Density calculation ...... Slot : 206 of 512
Density calculation ...... Slot : 207 of 512
Density calculation ...... Slot : 208 of 512
Density calculation ...... Slot : 209 of 512
Density calculation ...... Slot : 210 of 512
Density calculation ...... Slot : 211 of 512
Density calculation ...... Slot : 212 of 512
Density calculation ...... Slot : 213 of 512
Density calculation ...... Slot : 214 of 512
Density calculation ...... Slot : 215 of 512
Density calculation ...... Slot : 216 of 512
Density calculation ...... Slot : 217 of 512
Density calculation ...... Slot : 218 of 512
Density calculation ...... Slot : 219 of 512
Density calculation ...... Slot : 220 of 512
Density calculation ...... Slot : 221 of 512
Density calculation ...... Slot : 222 of 512
Density calculation ...... Slot : 223 of 512
Density calculation ...... Slot : 224 of 512
Density calculation ...... Slot : 225 of 512
Density calculation ...... Slot : 226 of 512
Density calculation ...... Slot : 227 of 512
Density calculation ...... Slot : 228 of 512
Density calculation ...... Slot : 229 of 512
Density calculation ...... Slot : 230 of 512
Density calculation ...... Slot : 231 of 512
Density calculation ...... Slot : 232 of 512
Density calculation ...... Slot : 233 of 512
Density calculation ...... Slot : 234 of 512
Density calculation ...... Slot : 235 of 512
Density calculation ...... Slot : 236 of 512
Density calculation ...... Slot : 237 of 512
Density calculation ...... Slot : 238 of 512
Density calculation ...... Slot : 239 of 512
Density calculation ...... Slot : 240 of 512
Density calculation ...... Slot : 241 of 512
Density calculation ...... Slot : 242 of 512
Density calculation ...... Slot : 243 of 512
Density calculation ...... Slot : 244 of 512
Density calculation ...... Slot : 245 of 512
Density calculation ...... Slot : 246 of 512
Density calculation ...... Slot : 247 of 512
Density calculation ...... Slot : 248 of 512
Density calculation ...... Slot : 249 of 512
Density calculation ...... Slot : 250 of 512
Density calculation ...... Slot : 251 of 512
Density calculation ...... Slot : 252 of 512
Density calculation ...... Slot : 253 of 512
Density calculation ...... Slot : 254 of 512
Density calculation ...... Slot : 255 of 512
Density calculation ...... Slot : 256 of 512
Density calculation ...... Slot : 257 of 512
Density calculation ...... Slot : 258 of 512
Density calculation ...... Slot : 259 of 512
Density calculation ...... Slot : 260 of 512
Density calculation ...... Slot : 261 of 512
Density calculation ...... Slot : 262 of 512
Density calculation ...... Slot : 263 of 512
Density calculation ...... Slot : 264 of 512
Density calculation ...... Slot : 265 of 512
Density calculation ...... Slot : 266 of 512
Density calculation ...... Slot : 267 of 512
Density calculation ...... Slot : 268 of 512
Density calculation ...... Slot : 269 of 512
Density calculation ...... Slot : 270 of 512
Density calculation ...... Slot : 271 of 512
Density calculation ...... Slot : 272 of 512
Density calculation ...... Slot : 273 of 512
Density calculation ...... Slot : 274 of 512
Density calculation ...... Slot : 275 of 512
Density calculation ...... Slot : 276 of 512
Density calculation ...... Slot : 277 of 512
Density calculation ...... Slot : 278 of 512
Density calculation ...... Slot : 279 of 512
Density calculation ...... Slot : 280 of 512
Density calculation ...... Slot : 281 of 512
Density calculation ...... Slot : 282 of 512
Density calculation ...... Slot : 283 of 512
Density calculation ...... Slot : 284 of 512
Density calculation ...... Slot : 285 of 512
Density calculation ...... Slot : 286 of 512
Density calculation ...... Slot : 287 of 512
Density calculation ...... Slot : 288 of 512
Density calculation ...... Slot : 289 of 512
Density calculation ...... Slot : 290 of 512
Density calculation ...... Slot : 291 of 512
Density calculation ...... Slot : 292 of 512
Density calculation ...... Slot : 293 of 512
Density calculation ...... Slot : 294 of 512
Density calculation ...... Slot : 295 of 512
Density calculation ...... Slot : 296 of 512
Density calculation ...... Slot : 297 of 512
Density calculation ...... Slot : 298 of 512
Density calculation ...... Slot : 299 of 512
Density calculation ...... Slot : 300 of 512
Density calculation ...... Slot : 301 of 512
Density calculation ...... Slot : 302 of 512
Density calculation ...... Slot : 303 of 512
Density calculation ...... Slot : 304 of 512
Density calculation ...... Slot : 305 of 512
Density calculation ...... Slot : 306 of 512
Density calculation ...... Slot : 307 of 512
Density calculation ...... Slot : 308 of 512
Density calculation ...... Slot : 309 of 512
Density calculation ...... Slot : 310 of 512
Density calculation ...... Slot : 311 of 512
Density calculation ...... Slot : 312 of 512
Density calculation ...... Slot : 313 of 512
Density calculation ...... Slot : 314 of 512
Density calculation ...... Slot : 315 of 512
Density calculation ...... Slot : 316 of 512
Density calculation ...... Slot : 317 of 512
Density calculation ...... Slot : 318 of 512
Density calculation ...... Slot : 319 of 512
Density calculation ...... Slot : 320 of 512
Density calculation ...... Slot : 321 of 512
Density calculation ...... Slot : 322 of 512
Density calculation ...... Slot : 323 of 512
Density calculation ...... Slot : 324 of 512
Density calculation ...... Slot : 325 of 512
Density calculation ...... Slot : 326 of 512
Density calculation ...... Slot : 327 of 512
Density calculation ...... Slot : 328 of 512
Density calculation ...... Slot : 329 of 512
Density calculation ...... Slot : 330 of 512
Density calculation ...... Slot : 331 of 512
Density calculation ...... Slot : 332 of 512
Density calculation ...... Slot : 333 of 512
Density calculation ...... Slot : 334 of 512
Density calculation ...... Slot : 335 of 512
Density calculation ...... Slot : 336 of 512
Density calculation ...... Slot : 337 of 512
Density calculation ...... Slot : 338 of 512
Density calculation ...... Slot : 339 of 512
Density calculation ...... Slot : 340 of 512
Density calculation ...... Slot : 341 of 512
Density calculation ...... Slot : 342 of 512
Density calculation ...... Slot : 343 of 512
Density calculation ...... Slot : 344 of 512
Density calculation ...... Slot : 345 of 512
Density calculation ...... Slot : 346 of 512
Density calculation ...... Slot : 347 of 512
Density calculation ...... Slot : 348 of 512
Density calculation ...... Slot : 349 of 512
Density calculation ...... Slot : 350 of 512
Density calculation ...... Slot : 351 of 512
Density calculation ...... Slot : 352 of 512
Density calculation ...... Slot : 353 of 512
Density calculation ...... Slot : 354 of 512
Density calculation ...... Slot : 355 of 512
Density calculation ...... Slot : 356 of 512
Density calculation ...... Slot : 357 of 512
Density calculation ...... Slot : 358 of 512
Density calculation ...... Slot : 359 of 512
Density calculation ...... Slot : 360 of 512
Density calculation ...... Slot : 361 of 512
Density calculation ...... Slot : 362 of 512
Density calculation ...... Slot : 363 of 512
Density calculation ...... Slot : 364 of 512
Density calculation ...... Slot : 365 of 512
Density calculation ...... Slot : 366 of 512
Density calculation ...... Slot : 367 of 512
Density calculation ...... Slot : 368 of 512
Density calculation ...... Slot : 369 of 512
Density calculation ...... Slot : 370 of 512
Density calculation ...... Slot : 371 of 512
Density calculation ...... Slot : 372 of 512
Density calculation ...... Slot : 373 of 512
Density calculation ...... Slot : 374 of 512
Density calculation ...... Slot : 375 of 512
Density calculation ...... Slot : 376 of 512
Density calculation ...... Slot : 377 of 512
Density calculation ...... Slot : 378 of 512
Density calculation ...... Slot : 379 of 512
Density calculation ...... Slot : 380 of 512
Density calculation ...... Slot : 381 of 512
Density calculation ...... Slot : 382 of 512
Density calculation ...... Slot : 383 of 512
Density calculation ...... Slot : 384 of 512
Density calculation ...... Slot : 385 of 512
Density calculation ...... Slot : 386 of 512
Density calculation ...... Slot : 387 of 512
Density calculation ...... Slot : 388 of 512
Density calculation ...... Slot : 389 of 512
Density calculation ...... Slot : 390 of 512
Density calculation ...... Slot : 391 of 512
Density calculation ...... Slot : 392 of 512
Density calculation ...... Slot : 393 of 512
Density calculation ...... Slot : 394 of 512
Density calculation ...... Slot : 395 of 512
Density calculation ...... Slot : 396 of 512
Density calculation ...... Slot : 397 of 512
Density calculation ...... Slot : 398 of 512
Density calculation ...... Slot : 399 of 512
Density calculation ...... Slot : 400 of 512
Density calculation ...... Slot : 401 of 512
Density calculation ...... Slot : 402 of 512
Density calculation ...... Slot : 403 of 512
Density calculation ...... Slot : 404 of 512
Density calculation ...... Slot : 405 of 512
Density calculation ...... Slot : 406 of 512
Density calculation ...... Slot : 407 of 512
Density calculation ...... Slot : 408 of 512
Density calculation ...... Slot : 409 of 512
Density calculation ...... Slot : 410 of 512
Density calculation ...... Slot : 411 of 512
Density calculation ...... Slot : 412 of 512
Density calculation ...... Slot : 413 of 512
Density calculation ...... Slot : 414 of 512
Density calculation ...... Slot : 415 of 512
Density calculation ...... Slot : 416 of 512
Density calculation ...... Slot : 417 of 512
Density calculation ...... Slot : 418 of 512
Density calculation ...... Slot : 419 of 512
Density calculation ...... Slot : 420 of 512
Density calculation ...... Slot : 421 of 512
Density calculation ...... Slot : 422 of 512
Density calculation ...... Slot : 423 of 512
Density calculation ...... Slot : 424 of 512
Density calculation ...... Slot : 425 of 512
Density calculation ...... Slot : 426 of 512
Density calculation ...... Slot : 427 of 512
Density calculation ...... Slot : 428 of 512
Density calculation ...... Slot : 429 of 512
Density calculation ...... Slot : 430 of 512
Density calculation ...... Slot : 431 of 512
Density calculation ...... Slot : 432 of 512
Density calculation ...... Slot : 433 of 512
Density calculation ...... Slot : 434 of 512
Density calculation ...... Slot : 435 of 512
Density calculation ...... Slot : 436 of 512
Density calculation ...... Slot : 437 of 512
Density calculation ...... Slot : 438 of 512
Density calculation ...... Slot : 439 of 512
Density calculation ...... Slot : 440 of 512
Density calculation ...... Slot : 441 of 512
Density calculation ...... Slot : 442 of 512
Density calculation ...... Slot : 443 of 512
Density calculation ...... Slot : 444 of 512
Density calculation ...... Slot : 445 of 512
Density calculation ...... Slot : 446 of 512
Density calculation ...... Slot : 447 of 512
Density calculation ...... Slot : 448 of 512
Density calculation ...... Slot : 449 of 512
Density calculation ...... Slot : 450 of 512
Density calculation ...... Slot : 451 of 512
Density calculation ...... Slot : 452 of 512
Density calculation ...... Slot : 453 of 512
Density calculation ...... Slot : 454 of 512
Density calculation ...... Slot : 455 of 512
Density calculation ...... Slot : 456 of 512
Density calculation ...... Slot : 457 of 512
Density calculation ...... Slot : 458 of 512
Density calculation ...... Slot : 459 of 512
Density calculation ...... Slot : 460 of 512
Density calculation ...... Slot : 461 of 512
Density calculation ...... Slot : 462 of 512
Density calculation ...... Slot : 463 of 512
Density calculation ...... Slot : 464 of 512
Density calculation ...... Slot : 465 of 512
Density calculation ...... Slot : 466 of 512
Density calculation ...... Slot : 467 of 512
Density calculation ...... Slot : 468 of 512
Density calculation ...... Slot : 469 of 512
Density calculation ...... Slot : 470 of 512
Density calculation ...... Slot : 471 of 512
Density calculation ...... Slot : 472 of 512
Density calculation ...... Slot : 473 of 512
Density calculation ...... Slot : 474 of 512
Density calculation ...... Slot : 475 of 512
Density calculation ...... Slot : 476 of 512
Density calculation ...... Slot : 477 of 512
Density calculation ...... Slot : 478 of 512
Density calculation ...... Slot : 479 of 512
Density calculation ...... Slot : 480 of 512
Density calculation ...... Slot : 481 of 512
Density calculation ...... Slot : 482 of 512
Density calculation ...... Slot : 483 of 512
Density calculation ...... Slot : 484 of 512
Density calculation ...... Slot : 485 of 512
Density calculation ...... Slot : 486 of 512
Density calculation ...... Slot : 487 of 512
Density calculation ...... Slot : 488 of 512
Density calculation ...... Slot : 489 of 512
Density calculation ...... Slot : 490 of 512
Density calculation ...... Slot : 491 of 512
Density calculation ...... Slot : 492 of 512
Density calculation ...... Slot : 493 of 512
Density calculation ...... Slot : 494 of 512
Density calculation ...... Slot : 495 of 512
Density calculation ...... Slot : 496 of 512
Density calculation ...... Slot : 497 of 512
Density calculation ...... Slot : 498 of 512
Density calculation ...... Slot : 499 of 512
Density calculation ...... Slot : 500 of 512
Density calculation ...... Slot : 501 of 512
Density calculation ...... Slot : 502 of 512
Density calculation ...... Slot : 503 of 512
Density calculation ...... Slot : 504 of 512
Density calculation ...... Slot : 505 of 512
Density calculation ...... Slot : 506 of 512
Density calculation ...... Slot : 507 of 512
Density calculation ...... Slot : 508 of 512
Density calculation ...... Slot : 509 of 512
Density calculation ...... Slot : 510 of 512
Density calculation ...... Slot : 511 of 512
Density calculation ...... Slot : 512 of 512
Density calculation ...... Slot :   1 of 512
Density calculation ...... Slot :   2 of 512
Density calculation ...... Slot :   3 of 512
Density calculation ...... Slot :   4 of 512
Density calculation ...... Slot :   5 of 512
Density calculation ...... Slot :   6 of 512
Density calculation ...... Slot :   7 of 512
Density calculation ...... Slot :   8 of 512
Density calculation ...... Slot :   9 of 512
Density calculation ...... Slot :  10 of 512
Density calculation ...... Slot :  11 of 512
Density calculation ...... Slot :  12 of 512
Density calculation ...... Slot :  13 of 512
Density calculation ...... Slot :  14 of 512
Density calculation ...... Slot :  15 of 512
Density calculation ...... Slot :  16 of 512
Density calculation ...... Slot :  17 of 512
Density calculation ...... Slot :  18 of 512
Density calculation ...... Slot :  19 of 512
Density calculation ...... Slot :  20 of 512
Density calculation ...... Slot :  21 of 512
Density calculation ...... Slot :  22 of 512
Density calculation ...... Slot :  23 of 512
Density calculation ...... Slot :  24 of 512
Density calculation ...... Slot :  25 of 512
Density calculation ...... Slot :  26 of 512
Density calculation ...... Slot :  27 of 512
Density calculation ...... Slot :  28 of 512
Density calculation ...... Slot :  29 of 512
Density calculation ...... Slot :  30 of 512
Density calculation ...... Slot :  31 of 512
Density calculation ...... Slot :  32 of 512
Density calculation ...... Slot :  33 of 512
Density calculation ...... Slot :  34 of 512
Density calculation ...... Slot :  35 of 512
Density calculation ...... Slot :  36 of 512
Density calculation ...... Slot :  37 of 512
Density calculation ...... Slot :  38 of 512
Density calculation ...... Slot :  39 of 512
Density calculation ...... Slot :  40 of 512
Density calculation ...... Slot :  41 of 512
Density calculation ...... Slot :  42 of 512
Density calculation ...... Slot :  43 of 512
Density calculation ...... Slot :  44 of 512
Density calculation ...... Slot :  45 of 512
Density calculation ...... Slot :  46 of 512
Density calculation ...... Slot :  47 of 512
Density calculation ...... Slot :  48 of 512
Density calculation ...... Slot :  49 of 512
Density calculation ...... Slot :  50 of 512
Density calculation ...... Slot :  51 of 512
Density calculation ...... Slot :  52 of 512
Density calculation ...... Slot :  53 of 512
Density calculation ...... Slot :  54 of 512
Density calculation ...... Slot :  55 of 512
Density calculation ...... Slot :  56 of 512
Density calculation ...... Slot :  57 of 512
Density calculation ...... Slot :  58 of 512
Density calculation ...... Slot :  59 of 512
Density calculation ...... Slot :  60 of 512
Density calculation ...... Slot :  61 of 512
Density calculation ...... Slot :  62 of 512
Density calculation ...... Slot :  63 of 512
Density calculation ...... Slot :  64 of 512
Density calculation ...... Slot :  65 of 512
Density calculation ...... Slot :  66 of 512
Density calculation ...... Slot :  67 of 512
Density calculation ...... Slot :  68 of 512
Density calculation ...... Slot :  69 of 512
Density calculation ...... Slot :  70 of 512
Density calculation ...... Slot :  71 of 512
Density calculation ...... Slot :  72 of 512
Density calculation ...... Slot :  73 of 512
Density calculation ...... Slot :  74 of 512
Density calculation ...... Slot :  75 of 512
Density calculation ...... Slot :  76 of 512
Density calculation ...... Slot :  77 of 512
Density calculation ...... Slot :  78 of 512
Density calculation ...... Slot :  79 of 512
Density calculation ...... Slot :  80 of 512
Density calculation ...... Slot :  81 of 512
Density calculation ...... Slot :  82 of 512
Density calculation ...... Slot :  83 of 512
Density calculation ...... Slot :  84 of 512
Density calculation ...... Slot :  85 of 512
Density calculation ...... Slot :  86 of 512
Density calculation ...... Slot :  87 of 512
Density calculation ...... Slot :  88 of 512
Density calculation ...... Slot :  89 of 512
Density calculation ...... Slot :  90 of 512
Density calculation ...... Slot :  91 of 512
Density calculation ...... Slot :  92 of 512
Density calculation ...... Slot :  93 of 512
Density calculation ...... Slot :  94 of 512
Density calculation ...... Slot :  95 of 512
Density calculation ...... Slot :  96 of 512
Density calculation ...... Slot :  97 of 512
Density calculation ...... Slot :  98 of 512
Density calculation ...... Slot :  99 of 512
Density calculation ...... Slot : 100 of 512
Density calculation ...... Slot : 101 of 512
Density calculation ...... Slot : 102 of 512
Density calculation ...... Slot : 103 of 512
Density calculation ...... Slot : 104 of 512
Density calculation ...... Slot : 105 of 512
Density calculation ...... Slot : 106 of 512
Density calculation ...... Slot : 107 of 512
Density calculation ...... Slot : 108 of 512
Density calculation ...... Slot : 109 of 512
Density calculation ...... Slot : 110 of 512
Density calculation ...... Slot : 111 of 512
Density calculation ...... Slot : 112 of 512
Density calculation ...... Slot : 113 of 512
Density calculation ...... Slot : 114 of 512
Density calculation ...... Slot : 115 of 512
Density calculation ...... Slot : 116 of 512
Density calculation ...... Slot : 117 of 512
Density calculation ...... Slot : 118 of 512
Density calculation ...... Slot : 119 of 512
Density calculation ...... Slot : 120 of 512
Density calculation ...... Slot : 121 of 512
Density calculation ...... Slot : 122 of 512
Density calculation ...... Slot : 123 of 512
Density calculation ...... Slot : 124 of 512
Density calculation ...... Slot : 125 of 512
Density calculation ...... Slot : 126 of 512
Density calculation ...... Slot : 127 of 512
Density calculation ...... Slot : 128 of 512
Density calculation ...... Slot : 129 of 512
Density calculation ...... Slot : 130 of 512
Density calculation ...... Slot : 131 of 512
Density calculation ...... Slot : 132 of 512
Density calculation ...... Slot : 133 of 512
Density calculation ...... Slot : 134 of 512
Density calculation ...... Slot : 135 of 512
Density calculation ...... Slot : 136 of 512
Density calculation ...... Slot : 137 of 512
Density calculation ...... Slot : 138 of 512
Density calculation ...... Slot : 139 of 512
Density calculation ...... Slot : 140 of 512
Density calculation ...... Slot : 141 of 512
Density calculation ...... Slot : 142 of 512
Density calculation ...... Slot : 143 of 512
Density calculation ...... Slot : 144 of 512
Density calculation ...... Slot : 145 of 512
Density calculation ...... Slot : 146 of 512
Density calculation ...... Slot : 147 of 512
Density calculation ...... Slot : 148 of 512
Density calculation ...... Slot : 149 of 512
Density calculation ...... Slot : 150 of 512
Density calculation ...... Slot : 151 of 512
Density calculation ...... Slot : 152 of 512
Density calculation ...... Slot : 153 of 512
Density calculation ...... Slot : 154 of 512
Density calculation ...... Slot : 155 of 512
Density calculation ...... Slot : 156 of 512
Density calculation ...... Slot : 157 of 512
Density calculation ...... Slot : 158 of 512
Density calculation ...... Slot : 159 of 512
Density calculation ...... Slot : 160 of 512
Density calculation ...... Slot : 161 of 512
Density calculation ...... Slot : 162 of 512
Density calculation ...... Slot : 163 of 512
Density calculation ...... Slot : 164 of 512
Density calculation ...... Slot : 165 of 512
Density calculation ...... Slot : 166 of 512
Density calculation ...... Slot : 167 of 512
Density calculation ...... Slot : 168 of 512
Density calculation ...... Slot : 169 of 512
Density calculation ...... Slot : 170 of 512
Density calculation ...... Slot : 171 of 512
Density calculation ...... Slot : 172 of 512
Density calculation ...... Slot : 173 of 512
Density calculation ...... Slot : 174 of 512
Density calculation ...... Slot : 175 of 512
Density calculation ...... Slot : 176 of 512
Density calculation ...... Slot : 177 of 512
Density calculation ...... Slot : 178 of 512
Density calculation ...... Slot : 179 of 512
Density calculation ...... Slot : 180 of 512
Density calculation ...... Slot : 181 of 512
Density calculation ...... Slot : 182 of 512
Density calculation ...... Slot : 183 of 512
Density calculation ...... Slot : 184 of 512
Density calculation ...... Slot : 185 of 512
Density calculation ...... Slot : 186 of 512
Density calculation ...... Slot : 187 of 512
Density calculation ...... Slot : 188 of 512
Density calculation ...... Slot : 189 of 512
Density calculation ...... Slot : 190 of 512
Density calculation ...... Slot : 191 of 512
Density calculation ...... Slot : 192 of 512
Density calculation ...... Slot : 193 of 512
Density calculation ...... Slot : 194 of 512
Density calculation ...... Slot : 195 of 512
Density calculation ...... Slot : 196 of 512
Density calculation ...... Slot : 197 of 512
Density calculation ...... Slot : 198 of 512
Density calculation ...... Slot : 199 of 512
Density calculation ...... Slot : 200 of 512
Density calculation ...... Slot : 201 of 512
Density calculation ...... Slot : 202 of 512
Density calculation ...... Slot : 203 of 512
Density calculation ...... Slot : 204 of 512
Density calculation ...... Slot : 205 of 512
Density calculation ...... Slot : 206 of 512
Density calculation ...... Slot : 207 of 512
Density calculation ...... Slot : 208 of 512
Density calculation ...... Slot : 209 of 512
Density calculation ...... Slot : 210 of 512
Density calculation ...... Slot : 211 of 512
Density calculation ...... Slot : 212 of 512
Density calculation ...... Slot : 213 of 512
Density calculation ...... Slot : 214 of 512
Density calculation ...... Slot : 215 of 512
Density calculation ...... Slot : 216 of 512
Density calculation ...... Slot : 217 of 512
Density calculation ...... Slot : 218 of 512
Density calculation ...... Slot : 219 of 512
Density calculation ...... Slot : 220 of 512
Density calculation ...... Slot : 221 of 512
Density calculation ...... Slot : 222 of 512
Density calculation ...... Slot : 223 of 512
Density calculation ...... Slot : 224 of 512
Density calculation ...... Slot : 225 of 512
Density calculation ...... Slot : 226 of 512
Density calculation ...... Slot : 227 of 512
Density calculation ...... Slot : 228 of 512
Density calculation ...... Slot : 229 of 512
Density calculation ...... Slot : 230 of 512
Density calculation ...... Slot : 231 of 512
Density calculation ...... Slot : 232 of 512
Density calculation ...... Slot : 233 of 512
Density calculation ...... Slot : 234 of 512
Density calculation ...... Slot : 235 of 512
Density calculation ...... Slot : 236 of 512
Density calculation ...... Slot : 237 of 512
Density calculation ...... Slot : 238 of 512
Density calculation ...... Slot : 239 of 512
Density calculation ...... Slot : 240 of 512
Density calculation ...... Slot : 241 of 512
Density calculation ...... Slot : 242 of 512
Density calculation ...... Slot : 243 of 512
Density calculation ...... Slot : 244 of 512
Density calculation ...... Slot : 245 of 512
Density calculation ...... Slot : 246 of 512
Density calculation ...... Slot : 247 of 512
Density calculation ...... Slot : 248 of 512
Density calculation ...... Slot : 249 of 512
Density calculation ...... Slot : 250 of 512
Density calculation ...... Slot : 251 of 512
Density calculation ...... Slot : 252 of 512
Density calculation ...... Slot : 253 of 512
Density calculation ...... Slot : 254 of 512
Density calculation ...... Slot : 255 of 512
Density calculation ...... Slot : 256 of 512
Density calculation ...... Slot : 257 of 512
Density calculation ...... Slot : 258 of 512
Density calculation ...... Slot : 259 of 512
Density calculation ...... Slot : 260 of 512
Density calculation ...... Slot : 261 of 512
Density calculation ...... Slot : 262 of 512
Density calculation ...... Slot : 263 of 512
Density calculation ...... Slot : 264 of 512
Density calculation ...... Slot : 265 of 512
Density calculation ...... Slot : 266 of 512
Density calculation ...... Slot : 267 of 512
Density calculation ...... Slot : 268 of 512
Density calculation ...... Slot : 269 of 512
Density calculation ...... Slot : 270 of 512
Density calculation ...... Slot : 271 of 512
Density calculation ...... Slot : 272 of 512
Density calculation ...... Slot : 273 of 512
Density calculation ...... Slot : 274 of 512
Density calculation ...... Slot : 275 of 512
Density calculation ...... Slot : 276 of 512
Density calculation ...... Slot : 277 of 512
Density calculation ...... Slot : 278 of 512
Density calculation ...... Slot : 279 of 512
Density calculation ...... Slot : 280 of 512
Density calculation ...... Slot : 281 of 512
Density calculation ...... Slot : 282 of 512
Density calculation ...... Slot : 283 of 512
Density calculation ...... Slot : 284 of 512
Density calculation ...... Slot : 285 of 512
Density calculation ...... Slot : 286 of 512
Density calculation ...... Slot : 287 of 512
Density calculation ...... Slot : 288 of 512
Density calculation ...... Slot : 289 of 512
Density calculation ...... Slot : 290 of 512
Density calculation ...... Slot : 291 of 512
Density calculation ...... Slot : 292 of 512
Density calculation ...... Slot : 293 of 512
Density calculation ...... Slot : 294 of 512
Density calculation ...... Slot : 295 of 512
Density calculation ...... Slot : 296 of 512
Density calculation ...... Slot : 297 of 512
Density calculation ...... Slot : 298 of 512
Density calculation ...... Slot : 299 of 512
Density calculation ...... Slot : 300 of 512
Density calculation ...... Slot : 301 of 512
Density calculation ...... Slot : 302 of 512
Density calculation ...... Slot : 303 of 512
Density calculation ...... Slot : 304 of 512
Density calculation ...... Slot : 305 of 512
Density calculation ...... Slot : 306 of 512
Density calculation ...... Slot : 307 of 512
Density calculation ...... Slot : 308 of 512
Density calculation ...... Slot : 309 of 512
Density calculation ...... Slot : 310 of 512
Density calculation ...... Slot : 311 of 512
Density calculation ...... Slot : 312 of 512
Density calculation ...... Slot : 313 of 512
Density calculation ...... Slot : 314 of 512
Density calculation ...... Slot : 315 of 512
Density calculation ...... Slot : 316 of 512
Density calculation ...... Slot : 317 of 512
Density calculation ...... Slot : 318 of 512
Density calculation ...... Slot : 319 of 512
Density calculation ...... Slot : 320 of 512
Density calculation ...... Slot : 321 of 512
Density calculation ...... Slot : 322 of 512
Density calculation ...... Slot : 323 of 512
Density calculation ...... Slot : 324 of 512
Density calculation ...... Slot : 325 of 512
Density calculation ...... Slot : 326 of 512
Density calculation ...... Slot : 327 of 512
Density calculation ...... Slot : 328 of 512
Density calculation ...... Slot : 329 of 512
Density calculation ...... Slot : 330 of 512
Density calculation ...... Slot : 331 of 512
Density calculation ...... Slot : 332 of 512
Density calculation ...... Slot : 333 of 512
Density calculation ...... Slot : 334 of 512
Density calculation ...... Slot : 335 of 512
Density calculation ...... Slot : 336 of 512
Density calculation ...... Slot : 337 of 512
Density calculation ...... Slot : 338 of 512
Density calculation ...... Slot : 339 of 512
Density calculation ...... Slot : 340 of 512
Density calculation ...... Slot : 341 of 512
Density calculation ...... Slot : 342 of 512
Density calculation ...... Slot : 343 of 512
Density calculation ...... Slot : 344 of 512
Density calculation ...... Slot : 345 of 512
Density calculation ...... Slot : 346 of 512
Density calculation ...... Slot : 347 of 512
Density calculation ...... Slot : 348 of 512
Density calculation ...... Slot : 349 of 512
Density calculation ...... Slot : 350 of 512
Density calculation ...... Slot : 351 of 512
Density calculation ...... Slot : 352 of 512
Density calculation ...... Slot : 353 of 512
Density calculation ...... Slot : 354 of 512
Density calculation ...... Slot : 355 of 512
Density calculation ...... Slot : 356 of 512
Density calculation ...... Slot : 357 of 512
Density calculation ...... Slot : 358 of 512
Density calculation ...... Slot : 359 of 512
Density calculation ...... Slot : 360 of 512
Density calculation ...... Slot : 361 of 512
Density calculation ...... Slot : 362 of 512
Density calculation ...... Slot : 363 of 512
Density calculation ...... Slot : 364 of 512
Density calculation ...... Slot : 365 of 512
Density calculation ...... Slot : 366 of 512
Density calculation ...... Slot : 367 of 512
Density calculation ...... Slot : 368 of 512
Density calculation ...... Slot : 369 of 512
Density calculation ...... Slot : 370 of 512
Density calculation ...... Slot : 371 of 512
Density calculation ...... Slot : 372 of 512
Density calculation ...... Slot : 373 of 512
Density calculation ...... Slot : 374 of 512
Density calculation ...... Slot : 375 of 512
Density calculation ...... Slot : 376 of 512
Density calculation ...... Slot : 377 of 512
Density calculation ...... Slot : 378 of 512
Density calculation ...... Slot : 379 of 512
Density calculation ...... Slot : 380 of 512
Density calculation ...... Slot : 381 of 512
Density calculation ...... Slot : 382 of 512
Density calculation ...... Slot : 383 of 512
Density calculation ...... Slot : 384 of 512
Density calculation ...... Slot : 385 of 512
Density calculation ...... Slot : 386 of 512
Density calculation ...... Slot : 387 of 512
Density calculation ...... Slot : 388 of 512
Density calculation ...... Slot : 389 of 512
Density calculation ...... Slot : 390 of 512
Density calculation ...... Slot : 391 of 512
Density calculation ...... Slot : 392 of 512
Density calculation ...... Slot : 393 of 512
Density calculation ...... Slot : 394 of 512
Density calculation ...... Slot : 395 of 512
Density calculation ...... Slot : 396 of 512
Density calculation ...... Slot : 397 of 512
Density calculation ...... Slot : 398 of 512
Density calculation ...... Slot : 399 of 512
Density calculation ...... Slot : 400 of 512
Density calculation ...... Slot : 401 of 512
Density calculation ...... Slot : 402 of 512
Density calculation ...... Slot : 403 of 512
Density calculation ...... Slot : 404 of 512
Density calculation ...... Slot : 405 of 512
Density calculation ...... Slot : 406 of 512
Density calculation ...... Slot : 407 of 512
Density calculation ...... Slot : 408 of 512
Density calculation ...... Slot : 409 of 512
Density calculation ...... Slot : 410 of 512
Density calculation ...... Slot : 411 of 512
Density calculation ...... Slot : 412 of 512
Density calculation ...... Slot : 413 of 512
Density calculation ...... Slot : 414 of 512
Density calculation ...... Slot : 415 of 512
Density calculation ...... Slot : 416 of 512
Density calculation ...... Slot : 417 of 512
Density calculation ...... Slot : 418 of 512
Density calculation ...... Slot : 419 of 512
Density calculation ...... Slot : 420 of 512
Density calculation ...... Slot : 421 of 512
Density calculation ...... Slot : 422 of 512
Density calculation ...... Slot : 423 of 512
Density calculation ...... Slot : 424 of 512
Density calculation ...... Slot : 425 of 512
Density calculation ...... Slot : 426 of 512
Density calculation ...... Slot : 427 of 512
Density calculation ...... Slot : 428 of 512
Density calculation ...... Slot : 429 of 512
Density calculation ...... Slot : 430 of 512
Density calculation ...... Slot : 431 of 512
Density calculation ...... Slot : 432 of 512
Density calculation ...... Slot : 433 of 512
Density calculation ...... Slot : 434 of 512
Density calculation ...... Slot : 435 of 512
Density calculation ...... Slot : 436 of 512
Density calculation ...... Slot : 437 of 512
Density calculation ...... Slot : 438 of 512
Density calculation ...... Slot : 439 of 512
Density calculation ...... Slot : 440 of 512
Density calculation ...... Slot : 441 of 512
Density calculation ...... Slot : 442 of 512
Density calculation ...... Slot : 443 of 512
Density calculation ...... Slot : 444 of 512
Density calculation ...... Slot : 445 of 512
Density calculation ...... Slot : 446 of 512
Density calculation ...... Slot : 447 of 512
Density calculation ...... Slot : 448 of 512
Density calculation ...... Slot : 449 of 512
Density calculation ...... Slot : 450 of 512
Density calculation ...... Slot : 451 of 512
Density calculation ...... Slot : 452 of 512
Density calculation ...... Slot : 453 of 512
Density calculation ...... Slot : 454 of 512
Density calculation ...... Slot : 455 of 512
Density calculation ...... Slot : 456 of 512
Density calculation ...... Slot : 457 of 512
Density calculation ...... Slot : 458 of 512
Density calculation ...... Slot : 459 of 512
Density calculation ...... Slot : 460 of 512
Density calculation ...... Slot : 461 of 512
Density calculation ...... Slot : 462 of 512
Density calculation ...... Slot : 463 of 512
Density calculation ...... Slot : 464 of 512
Density calculation ...... Slot : 465 of 512
Density calculation ...... Slot : 466 of 512
Density calculation ...... Slot : 467 of 512
Density calculation ...... Slot : 468 of 512
Density calculation ...... Slot : 469 of 512
Density calculation ...... Slot : 470 of 512
Density calculation ...... Slot : 471 of 512
Density calculation ...... Slot : 472 of 512
Density calculation ...... Slot : 473 of 512
Density calculation ...... Slot : 474 of 512
Density calculation ...... Slot : 475 of 512
Density calculation ...... Slot : 476 of 512
Density calculation ...... Slot : 477 of 512
Density calculation ...... Slot : 478 of 512
Density calculation ...... Slot : 479 of 512
Density calculation ...... Slot : 480 of 512
Density calculation ...... Slot : 481 of 512
Density calculation ...... Slot : 482 of 512
Density calculation ...... Slot : 483 of 512
Density calculation ...... Slot : 484 of 512
Density calculation ...... Slot : 485 of 512
Density calculation ...... Slot : 486 of 512
Density calculation ...... Slot : 487 of 512
Density calculation ...... Slot : 488 of 512
Density calculation ...... Slot : 489 of 512
Density calculation ...... Slot : 490 of 512
Density calculation ...... Slot : 491 of 512
Density calculation ...... Slot : 492 of 512
Density calculation ...... Slot : 493 of 512
Density calculation ...... Slot : 494 of 512
Density calculation ...... Slot : 495 of 512
Density calculation ...... Slot : 496 of 512
Density calculation ...... Slot : 497 of 512
Density calculation ...... Slot : 498 of 512
Density calculation ...... Slot : 499 of 512
Density calculation ...... Slot : 500 of 512
Density calculation ...... Slot : 501 of 512
Density calculation ...... Slot : 502 of 512
Density calculation ...... Slot : 503 of 512
Density calculation ...... Slot : 504 of 512
Density calculation ...... Slot : 505 of 512
Density calculation ...... Slot : 506 of 512
Density calculation ...... Slot : 507 of 512
Density calculation ...... Slot : 508 of 512
Density calculation ...... Slot : 509 of 512
Density calculation ...... Slot : 510 of 512
Density calculation ...... Slot : 511 of 512
Density calculation ...... Slot : 512 of 512
End of Density Calculation : cpu: 0:00:18, real: 0:00:18, peak: 1546.00 megs
process data during iteration   1 in region   1 of 4556.
process data during iteration   1 in region 101 of 4556.
process data during iteration   1 in region 201 of 4556.
process data during iteration   1 in region 301 of 4556.
process data during iteration   1 in region 401 of 4556.
process data during iteration   1 in region 501 of 4556.
process data during iteration   1 in region 601 of 4556.
process data during iteration   1 in region 701 of 4556.
process data during iteration   1 in region 801 of 4556.
process data during iteration   1 in region 901 of 4556.
process data during iteration   1 in region 1001 of 4556.
process data during iteration   1 in region 1101 of 4556.
process data during iteration   1 in region 1201 of 4556.
process data during iteration   1 in region 1301 of 4556.
process data during iteration   1 in region 1401 of 4556.
process data during iteration   1 in region 1501 of 4556.
process data during iteration   1 in region 1601 of 4556.
process data during iteration   1 in region 1701 of 4556.
process data during iteration   1 in region 1801 of 4556.
process data during iteration   1 in region 1901 of 4556.
process data during iteration   1 in region 2001 of 4556.
process data during iteration   1 in region 2101 of 4556.
process data during iteration   1 in region 2201 of 4556.
process data during iteration   1 in region 2301 of 4556.
process data during iteration   1 in region 2401 of 4556.
process data during iteration   1 in region 2501 of 4556.
process data during iteration   1 in region 2601 of 4556.
process data during iteration   1 in region 2701 of 4556.
process data during iteration   1 in region 2801 of 4556.
process data during iteration   1 in region 2901 of 4556.
process data during iteration   1 in region 3001 of 4556.
process data during iteration   1 in region 3101 of 4556.
process data during iteration   1 in region 3201 of 4556.
process data during iteration   1 in region 3301 of 4556.
process data during iteration   1 in region 3401 of 4556.
process data during iteration   1 in region 3501 of 4556.
process data during iteration   1 in region 3601 of 4556.
process data during iteration   1 in region 3701 of 4556.
process data during iteration   1 in region 3801 of 4556.
process data during iteration   1 in region 3901 of 4556.
process data during iteration   1 in region 4001 of 4556.
process data during iteration   1 in region 4101 of 4556.
process data during iteration   1 in region 4201 of 4556.
process data during iteration   1 in region 4301 of 4556.
process data during iteration   1 in region 4401 of 4556.
process data during iteration   1 in region 4501 of 4556.
process data during iteration   2 in region   1 of 4556.
process data during iteration   2 in region 101 of 4556.
process data during iteration   2 in region 201 of 4556.
process data during iteration   2 in region 301 of 4556.
process data during iteration   2 in region 401 of 4556.
process data during iteration   2 in region 501 of 4556.
process data during iteration   2 in region 601 of 4556.
process data during iteration   2 in region 701 of 4556.
process data during iteration   2 in region 801 of 4556.
process data during iteration   2 in region 901 of 4556.
process data during iteration   2 in region 1001 of 4556.
process data during iteration   2 in region 1101 of 4556.
process data during iteration   2 in region 1201 of 4556.
process data during iteration   2 in region 1301 of 4556.
process data during iteration   2 in region 1401 of 4556.
process data during iteration   2 in region 1501 of 4556.
process data during iteration   2 in region 1601 of 4556.
process data during iteration   2 in region 1701 of 4556.
process data during iteration   2 in region 1801 of 4556.
process data during iteration   2 in region 1901 of 4556.
process data during iteration   2 in region 2001 of 4556.
process data during iteration   2 in region 2101 of 4556.
process data during iteration   2 in region 2201 of 4556.
process data during iteration   2 in region 2301 of 4556.
process data during iteration   2 in region 2401 of 4556.
process data during iteration   2 in region 2501 of 4556.
process data during iteration   2 in region 2601 of 4556.
process data during iteration   2 in region 2701 of 4556.
process data during iteration   2 in region 2801 of 4556.
process data during iteration   2 in region 2901 of 4556.
process data during iteration   2 in region 3001 of 4556.
process data during iteration   2 in region 3101 of 4556.
process data during iteration   2 in region 3201 of 4556.
process data during iteration   2 in region 3301 of 4556.
process data during iteration   2 in region 3401 of 4556.
process data during iteration   2 in region 3501 of 4556.
process data during iteration   2 in region 3601 of 4556.
process data during iteration   2 in region 3701 of 4556.
process data during iteration   2 in region 3801 of 4556.
process data during iteration   2 in region 3901 of 4556.
process data during iteration   2 in region 4001 of 4556.
process data during iteration   2 in region 4101 of 4556.
process data during iteration   2 in region 4201 of 4556.
process data during iteration   2 in region 4301 of 4556.
process data during iteration   2 in region 4401 of 4556.
process data during iteration   2 in region 4501 of 4556.
End metal filling: cpu:  0:07:27,  real:  0:07:42,  mem  3379.76  megs.
<CMD> globalNetConnect vdd -type tiehi
<CMD> globalNetConnect vdd -type pgpin -pin vdd -all -override
<CMD> globalNetConnect gnd -type tielo
<CMD> globalNetConnect gnd -type pgpin -pin gnd -all -override
<CMD> sroute
No routing obstructions were found in the design.
*** Begin SPECIAL ROUTE on Mon May  4 23:54:37 2015 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg61/ece337/gitM
SPECIAL ROUTE ran on machine: ecegrid-thin2.ecn.purdue.edu (Linux 2.6.32-504.12.2.el6.x86_64 Xeon 3.06Ghz)

Begin option processing ...
(from .sroute_3276.conf) srouteConnectPowerBump set to false
(from .sroute_3276.conf) routeSpecial set to true
(from .sroute_3276.conf) srouteFollowCorePinEnd set to 3
(from .sroute_3276.conf) srouteFollowPadPin set to true
(from .sroute_3276.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_3276.conf) sroutePadPinAllPorts set to true
(from .sroute_3276.conf) sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3982.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 10 layers, 3 routing layers, 0 overlap layer
Read in 40 macros, 35 used
Read in 501646 components
  501510 core components: 0 unplaced, 496258 placed, 5252 fixed
  132 pad components: 0 unplaced, 0 placed, 132 fixed
  4 other components: 0 unplaced, 0 placed, 4 fixed
Read in 105 logical pins
Read in 105 nets
Read in 2 special nets, 2 routed
Read in 1003022 terminals
Begin power routing ...
**WARN: (ENCSR-1254):	Net vdd does not have block pins to be routed. Please check net list.
**WARN: (ENCSR-1255):	Net vdd does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
**WARN: (ENCSR-1254):	Net gnd does not have block pins to be routed. Please check net list.
**WARN: (ENCSR-1255):	Net gnd does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
CPU time for FollowPin 1 seconds
CPU time for FollowPin 2 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 0
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
End power routing: cpu: 0:00:46, real: 0:00:50, peak: 3982.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 7 via definition ...


sroute: Total CPU time used = 0:14:24
sroute: Total Real time used = 0:15:15
sroute: Total Memory used = 0.12 megs
sroute: Total Peak Memory used = 3379.88 megs
<CMD> globalDetailRoute

globalDetailRoute

#Start globalDetailRoute on Tue May  5 00:09:50 2015
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3379.00 (Mb)
#WARNING (NRDB-733) PIN apb_clk in CELL_VIEW Floating_point_co_processor_top,init does not have physical port
#WARNING (NRDB-733) PIN clk in CELL_VIEW Floating_point_co_processor_top,init does not have physical port
#WARNING (NRDB-733) PIN n_rst in CELL_VIEW Floating_point_co_processor_top,init does not have physical port
#WARNING (NRDB-733) PIN npreset in CELL_VIEW Floating_point_co_processor_top,init does not have physical port
#WARNING (NRDB-733) PIN paddr[0] in CELL_VIEW Floating_point_co_processor_top,init does not have physical port
#WARNING (NRDB-733) PIN paddr[10] in CELL_VIEW Floating_point_co_processor_top,init does not have physical port
#WARNING (NRDB-733) PIN paddr[11] in CELL_VIEW Floating_point_co_processor_top,init does not have physical port
#WARNING (NRDB-733) PIN paddr[12] in CELL_VIEW Floating_point_co_processor_top,init does not have physical port
#WARNING (NRDB-733) PIN paddr[13] in CELL_VIEW Floating_point_co_processor_top,init does not have physical port
#WARNING (NRDB-733) PIN paddr[14] in CELL_VIEW Floating_point_co_processor_top,init does not have physical port
#WARNING (NRDB-733) PIN paddr[15] in CELL_VIEW Floating_point_co_processor_top,init does not have physical port
#WARNING (NRDB-733) PIN paddr[16] in CELL_VIEW Floating_point_co_processor_top,init does not have physical port
#WARNING (NRDB-733) PIN paddr[17] in CELL_VIEW Floating_point_co_processor_top,init does not have physical port
#WARNING (NRDB-733) PIN paddr[18] in CELL_VIEW Floating_point_co_processor_top,init does not have physical port
#WARNING (NRDB-733) PIN paddr[19] in CELL_VIEW Floating_point_co_processor_top,init does not have physical port
#WARNING (NRDB-733) PIN paddr[1] in CELL_VIEW Floating_point_co_processor_top,init does not have physical port
#WARNING (NRDB-733) PIN paddr[20] in CELL_VIEW Floating_point_co_processor_top,init does not have physical port
#WARNING (NRDB-733) PIN paddr[21] in CELL_VIEW Floating_point_co_processor_top,init does not have physical port
#WARNING (NRDB-733) PIN paddr[22] in CELL_VIEW Floating_point_co_processor_top,init does not have physical port
#WARNING (NRDB-733 Repeated 20 times. Will be suppressed.) PIN paddr[23] in CELL_VIEW Floating_point_co_processor_top,init does not have physical port
#WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version v09.11-s008 NR100226-1806/USR63-UB
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 1.950.
#Using automatically generated G-grids.
#
#Data preparation is done on Tue May  5 00:10:18 2015
#
#Analyzing routing resource...
#Routing resource analysis is done on Tue May  5 00:10:19 2015
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H      265740      11.70%
#  Metal 2        V      265740       1.00%
#  Metal 3        H      265740       1.03%
#  ------------------------------------------
#  Total                 797220       4.58%
#
#  258 nets (0.42%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:01, elapsed time = 00:00:02, memory = 3406.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:02, elapsed time = 00:00:03, memory = 3406.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:08, elapsed time = 00:00:09, memory = 3401.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 3401.00 (Mb)
#
#start global routing iteration 4...
#cpu time = 00:00:27, elapsed time = 00:00:28, memory = 3401.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-3)         (4-6)         (7-9)       (10-12)   OverCon
#  --------------------------------------------------------------------------
#   Metal 1     16(0.01%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.01%)
#   Metal 2    976(0.37%)    139(0.05%)     21(0.01%)      4(0.00%)   (0.43%)
#   Metal 3     15(0.01%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.01%)
#  --------------------------------------------------------------------------
#     Total   1007(0.13%)    139(0.02%)     21(0.00%)      4(0.00%)   (0.15%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 12
#
#Complete Global Routing.
#Total wire length = 17169165 um.
#Total half perimeter of net bounding box = 13738267 um.
#Total wire length on LAYER metal1 = 374985 um.
#Total wire length on LAYER metal2 = 8423961 um.
#Total wire length on LAYER metal3 = 8370219 um.
#Total number of vias = 297758
#Up-Via Summary (total 297758):
#           
#-----------------------
#  Metal 1       162726
#  Metal 2       135032
#-----------------------
#                297758 
#
#Max overcon = 12 tracks.
#Total overcon = 0.15%.
#Worst layer Gcell overcon rate = 0.43%.
#Cpu time = 00:00:49
#Elapsed time = 00:00:51
#Increased memory = 3.00 (Mb)
#Total memory = 3394.00 (Mb)
#Peak memory = 3425.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
#    completing 10% with 0 violations
#    cpu time = 00:00:05, elapsed time = 00:00:05, memory = 3397.00 (Mb)
#    completing 20% with 0 violations
#    cpu time = 00:00:10, elapsed time = 00:00:10, memory = 3397.00 (Mb)
#    completing 30% with 0 violations
#    cpu time = 00:00:14, elapsed time = 00:00:14, memory = 3397.00 (Mb)
#    completing 40% with 113 violations
#    cpu time = 00:01:08, elapsed time = 00:01:12, memory = 3397.00 (Mb)
#    completing 50% with 403 violations
#    cpu time = 00:02:22, elapsed time = 00:02:28, memory = 3397.00 (Mb)
#    completing 60% with 649 violations
#    cpu time = 00:03:28, elapsed time = 00:03:36, memory = 3397.00 (Mb)
#    completing 70% with 735 violations
#    cpu time = 00:04:09, elapsed time = 00:04:18, memory = 3397.00 (Mb)
#    completing 80% with 735 violations
#    cpu time = 00:04:11, elapsed time = 00:04:21, memory = 3397.00 (Mb)
#    completing 90% with 735 violations
#    cpu time = 00:04:15, elapsed time = 00:04:25, memory = 3397.00 (Mb)
#    completing 100% with 735 violations
#    cpu time = 00:04:18, elapsed time = 00:04:28, memory = 3397.00 (Mb)
#    number of violations = 735
#cpu time = 00:04:18, elapsed time = 00:04:28, memory = 3397.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 24
#cpu time = 00:00:12, elapsed time = 00:00:12, memory = 3397.00 (Mb)
#start 2nd optimization iteration ...
#    number of violations = 14
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3397.00 (Mb)
#start 3rd optimization iteration ...
#    number of violations = 1
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3397.00 (Mb)
#start 4th optimization iteration ...
#    number of violations = 1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3397.00 (Mb)
#start 5th optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3397.00 (Mb)
#Complete Detail Routing.
#Total wire length = 17249777 um.
#Total half perimeter of net bounding box = 13738267 um.
#Total wire length on LAYER metal1 = 1512798 um.
#Total wire length on LAYER metal2 = 8415198 um.
#Total wire length on LAYER metal3 = 7321781 um.
#Total number of vias = 389197
#Up-Via Summary (total 389197):
#           
#-----------------------
#  Metal 1       200268
#  Metal 2       188929
#-----------------------
#                389197 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#detailRoute Statistics:
#Cpu time = 00:04:33
#Elapsed time = 00:04:44
#Increased memory = 0.00 (Mb)
#Total memory = 3394.00 (Mb)
#Peak memory = 3425.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:05:51
#Elapsed time = 00:06:05
#Increased memory = -3.00 (Mb)
#Total memory = 3376.00 (Mb)
#Peak memory = 3425.00 (Mb)
#Number of warnings = 25
#Total number of warnings = 25
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue May  5 00:15:54 2015
#
<CMD> setExtractRCMode -engine detail -reduce 0.0
**WARN: (ENCEXT-1082):	Option '-engine detail' is obsolete. Use '-engine postRoute [-effortLevel low]' to set extraction engine, which is based on recommended convention '-engine postRoute [-effortLevel <low|medium|high|signoff>]'. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
<CMD> extractRC
Extraction called for design 'Floating_point_co_processor_top' of instances=501646 and nets=61720 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design Floating_point_co_processor_top.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 1
      Min Width        : 1.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./Floating_point_co_processor_top_mzh8RT_3276.rcdb.d  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 3377.2M)
Creating parasitic data file './Floating_point_co_processor_top_mzh8RT_3276.rcdb.d/header.seq' for storing RC.
Extracted 10.0005% (CPU Time= 0:00:28.3  MEM= 3384.7M)
Extracted 20.0005% (CPU Time= 0:00:31.4  MEM= 3384.7M)
Extracted 30.0005% (CPU Time= 0:00:34.0  MEM= 3384.7M)
Extracted 40.0005% (CPU Time= 0:00:37.1  MEM= 3384.7M)
Extracted 50.0005% (CPU Time= 0:00:40.3  MEM= 3384.7M)
Extracted 60.0005% (CPU Time= 0:00:43.6  MEM= 3384.7M)
Extracted 70.0005% (CPU Time= 0:00:46.3  MEM= 3384.7M)
Extracted 80.0005% (CPU Time= 0:00:49.5  MEM= 3384.7M)
Extracted 90.0005% (CPU Time= 0:00:52.3  MEM= 3384.7M)
Extracted 100% (CPU Time= 0:01:22  MEM= 3384.7M)
Nr. Extracted Resistors     : 861545
Nr. Extracted Ground Cap.   : 920785
Nr. Extracted Coupling Cap. : 2763104
Opening parasitic data file './Floating_point_co_processor_top_mzh8RT_3276.rcdb.d/header.seq' for reading.
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 3383.7M)
Creating parasitic data file './Floating_point_co_processor_top_mzh8RT_3276.rcdb_Filter.rcdb.d/header.seq' for storing RC.
Closing parasitic data file './Floating_point_co_processor_top_mzh8RT_3276.rcdb.d/header.seq'. 59924 times net's RC data read were performed.
Opening parasitic data file './Floating_point_co_processor_top_mzh8RT_3276.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:01:35  Real Time: 0:01:45  MEM: 3377.812M)
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -effort high
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -simplifyNetlist false
<CMD> setOptMode -usefulSkew false
<CMD> optDesign -postRoute -incr
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3377.8M **
Info: DRVs not fixed with -incr option
#Created 41 library cell signatures
#Created 61720 NETS and 0 SPECIALNETS signatures
#Created 501647 instance signatures
Begin checking placement ...
*info: Placed = 496258
*info: Unplaced = 0
Placement Density:100.00%(56078784/56078784)
setExtractRCMode -coupled false
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0.0
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
Library does not have enough HVT buffers
Include MVT Delays for Hold Opt
Library does not have enough HVT delays
Deleting the dont_use list
Extraction called for design 'Floating_point_co_processor_top' of instances=501646 and nets=61720 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design Floating_point_co_processor_top.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 1
      Min Width        : 1.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./Floating_point_co_processor_top_mzh8RT_3276.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 3388.6M)
Creating parasitic data file './Floating_point_co_processor_top_mzh8RT_3276.rcdb.d/header.seq' for storing RC.
Extracted 10.0005% (CPU Time= 0:00:27.2  MEM= 3396.0M)
Extracted 20.0005% (CPU Time= 0:00:30.0  MEM= 3396.0M)
Extracted 30.0005% (CPU Time= 0:00:32.4  MEM= 3396.0M)
Extracted 40.0005% (CPU Time= 0:00:35.3  MEM= 3396.0M)
Extracted 50.0005% (CPU Time= 0:00:38.3  MEM= 3396.0M)
Extracted 60.0005% (CPU Time= 0:00:41.4  MEM= 3396.0M)
Extracted 70.0005% (CPU Time= 0:00:44.0  MEM= 3396.0M)
Extracted 80.0005% (CPU Time= 0:00:47.1  MEM= 3396.0M)
Extracted 90.0005% (CPU Time= 0:00:49.7  MEM= 3396.0M)
Extracted 100% (CPU Time= 0:01:18  MEM= 3396.0M)
Nr. Extracted Resistors     : 861545
Nr. Extracted Ground Cap.   : 920785
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './Floating_point_co_processor_top_mzh8RT_3276.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:01:29  Real Time: 0:01:34  MEM: 3388.176M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.2, MEM = 3399.0M)
Number of Loop : 0
Start delay calculation (mem=3398.957M)...
delayCal using detail RC...
Opening parasitic data file './Floating_point_co_processor_top_mzh8RT_3276.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.6  MEM= 3412.0M)
Closing parasitic data file './Floating_point_co_processor_top_mzh8RT_3276.rcdb.d/header.seq'. 59924 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:16.2 real=0:00:17.0 mem=3409.035M 0)
*** CDM Built up (cpu=0:00:19.1  real=0:00:20.0  mem= 3409.0M) ***
-holdSdfFile {}                            # string, default=""
-holdSdfScript {}                          # string, default="", private

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -4.075  |
|           TNS (ns):| -2191.8 |
|    Violating Paths:|  1311   |
|          All Paths:|  9478   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     11 (11)      |   -0.297   |     21 (21)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
------------------------------------------------------------
**optDesign ... cpu = 0:02:52, real = 0:02:59, mem = 3410.2M **
*** Timing NOT met, worst failing slack is -4.075
*** Check timing (0:00:00.1)
*** Timing NOT met, worst failing slack is -4.075
*** Check timing (0:00:00.0)
Info: 105 io nets excluded
Info: 258 clock nets excluded from IPO operation.

*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=3410.2M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : off
Incr. DC    : on
CTE SubNetWork Mode   : off
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : off
Del Buffer  : off
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 20%

density before = 100.000%
total 59710 net, 104 ipo_ignored
total 179093 term, 208 ipo_ignored
total 496138 comb inst, 392 fixed, 31 dont_touch, 443178 no_footp
total 5508 seq inst, 4996 fixed, 0 dont_touch, 0 no_footp
total 23 footprint(s)
   0 footprint(s) with 0 cell(s)
  17 footprint(s) with 1 cell(s)
   4 footprint(s) with 2 cell(s)
   1 footprint(s) with 3 cell(s)
   1 footprint(s) with 4 cell(s)
   0 footprint(s) with 5 cell(s)
   0 footprint(s) with 6 cell(s)
   0 footprint(s) with 7 cell(s)
   0 footprint(s) with 8 cell(s)
   0 footprint(s) with 9 cell(s)
   0 footprint(s) with 10+ cell(s)


Estimated WNS = -4.074ns, TNS = -2191.819ns (cpu=0:01:02 mem=3451.5M)

Iter 0 ...

Collected 37188 nets for fixing
Evaluate 752(254) resize, Select 78 cand. (cpu=0:01:03 mem=3452.0M)

Commit 17 cand, 0 upSize, 12 downSize, 5 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:01:03 mem=3451.5M)

Calc. DC (cpu=0:01:03 mem=3451.5M) ***

Estimated WNS = -4.047ns, TNS = -2186.551ns (cpu=0:01:04 mem=3451.5M)

Iter 1 ...

Collected 37188 nets for fixing
Evaluate 750(235) resize, Select 113 cand. (cpu=0:01:05 mem=3452.1M)

Commit 37 cand, 0 upSize, 31 downSize, 6 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:01:05 mem=3451.6M)

Calc. DC (cpu=0:01:05 mem=3451.6M) ***

Estimated WNS = -3.977ns, TNS = -2211.222ns (cpu=0:01:06 mem=3451.6M)

Iter 2 ...

Collected 37192 nets for fixing
Evaluate 752(227) resize, Select 59 cand. (cpu=0:01:07 mem=3452.1M)

Commit 6 cand, 0 upSize, 6 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:01:07 mem=3451.6M)

Calc. DC (cpu=0:01:07 mem=3451.6M) ***

Estimated WNS = -3.977ns, TNS = -2210.874ns (cpu=0:01:08 mem=3451.6M)

Iter 3 ...

Collected 37192 nets for fixing
Evaluate 750(478) resize, Select 78 cand. (cpu=0:01:10 mem=3452.1M)

Commit 19 cand, 0 upSize, 13 downSize, 6 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:01:10 mem=3451.6M)

Calc. DC (cpu=0:01:10 mem=3451.6M) ***

Estimated WNS = -3.953ns, TNS = -2212.883ns (cpu=0:01:11 mem=3451.6M)

Iter 4 ...

Collected 37192 nets for fixing
Evaluate 750(214) resize, Select 63 cand. (cpu=0:01:12 mem=3452.1M)

Commit 2 cand, 0 upSize, 2 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:01:12 mem=3451.6M)

Calc. DC (cpu=0:01:12 mem=3451.6M) ***

Estimated WNS = -3.953ns, TNS = -2212.872ns (cpu=0:01:13 mem=3451.6M)

Iter 5 ...

Collected 37192 nets for fixing
Evaluate 750(462) resize, Select 61 cand. (cpu=0:01:14 mem=3452.1M)

Commit 10 cand, 0 upSize, 7 downSize, 3 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:01:14 mem=3451.6M)

Calc. DC (cpu=0:01:14 mem=3451.6M) ***

Estimated WNS = -3.940ns, TNS = -2216.057ns (cpu=0:01:15 mem=3451.6M)

Iter 6 ...

Collected 37192 nets for fixing
Evaluate 750(208) resize, Select 66 cand. (cpu=0:01:16 mem=3452.1M)

Commit 2 cand, 0 upSize, 2 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:01:16 mem=3451.6M)

Calc. DC (cpu=0:01:16 mem=3451.6M) ***

Estimated WNS = -3.940ns, TNS = -2215.769ns (cpu=0:01:17 mem=3451.6M)

Iter 7 ...

Collected 37192 nets for fixing
Evaluate 750(459) resize, Select 50 cand. (cpu=0:01:18 mem=3452.1M)

Commit 11 cand, 0 upSize, 9 downSize, 2 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:01:18 mem=3451.6M)

Calc. DC (cpu=0:01:18 mem=3451.6M) ***

Estimated WNS = -3.937ns, TNS = -2216.054ns (cpu=0:01:19 mem=3451.6M)

Iter 8 ...

Collected 37192 nets for fixing
Evaluate 751(197) resize, Select 66 cand. (cpu=0:01:20 mem=3452.1M)

Commit 0 cand, 0 upSize, 0 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:01:20 mem=3451.6M)

Calc. DC (cpu=0:01:20 mem=3451.6M) ***

Estimated WNS = -3.937ns, TNS = -2216.054ns (cpu=0:01:21 mem=3451.6M)

Calc. DC (cpu=0:01:21 mem=3451.6M) ***
*summary:    104 instances changed cell type
*info: stop prematurely due to density > 0.950
density after = 99.987%

*** Finish Post Route Setup Fixing (cpu=0:01:21 mem=3411.5M) ***

Info: 105 io nets excluded
Info: 258 clock nets excluded from IPO operation.

*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=3411.5M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : off
Incr. DC    : on
CTE SubNetWork Mode   : off
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : on
Del Buffer  : on
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 20%

density before = 99.987%
total 59710 net, 104 ipo_ignored
total 179093 term, 208 ipo_ignored
total 496138 comb inst, 392 fixed, 31 dont_touch, 443178 no_footp
total 5508 seq inst, 4996 fixed, 0 dont_touch, 0 no_footp
total 23 footprint(s)
   0 footprint(s) with 0 cell(s)
  17 footprint(s) with 1 cell(s)
   4 footprint(s) with 2 cell(s)
   1 footprint(s) with 3 cell(s)
   1 footprint(s) with 4 cell(s)
   0 footprint(s) with 5 cell(s)
   0 footprint(s) with 6 cell(s)
   0 footprint(s) with 7 cell(s)
   0 footprint(s) with 8 cell(s)
   0 footprint(s) with 9 cell(s)
   0 footprint(s) with 10+ cell(s)

BUFFER FOOTPRINT (BUFX2) :
  BUFX2 BUFX4 CLKBUF1


Estimated WNS = -3.937ns, TNS = -2216.054ns (cpu=0:01:02 mem=3448.8M)

Iter 0 ...

Collected 37192 nets for fixing
Evaluate 751(197) resize, Select 66 cand. (cpu=0:01:02 mem=3449.3M)
Evaluate 31(93) addBuf, Select 2 cand. (cpu=0:01:03 mem=3449.3M)
Evaluate 104(104) delBuf, Select 17 cand. (cpu=0:01:03 mem=3449.3M)

Commit 18 cand, 0 upSize, 0 downSize, 0 sameSize, 1 addBuf, 17 delBuf, 0 pinSwap (cpu=0:01:03 mem=3448.8M)

Calc. DC (cpu=0:01:03 mem=3448.8M) ***

Estimated WNS = -3.829ns, TNS = -2200.629ns (cpu=0:01:04 mem=3448.8M)

Iter 1 ...

Collected 37176 nets for fixing
Evaluate 750(231) resize, Select 54 cand. (cpu=0:01:05 mem=3449.3M)
Evaluate 29(32) addBuf, Select 1 cand. (cpu=0:01:05 mem=3449.3M)
Evaluate 101(101) delBuf, Select 9 cand. (cpu=0:01:06 mem=3449.3M)

Commit 24 cand, 0 upSize, 7 downSize, 9 sameSize, 1 addBuf, 7 delBuf, 0 pinSwap (cpu=0:01:06 mem=3448.8M)

Calc. DC (cpu=0:01:06 mem=3448.8M) ***

Estimated WNS = -3.635ns, TNS = -2164.192ns (cpu=0:01:07 mem=3448.8M)

Iter 2 ...

Collected 37170 nets for fixing
Evaluate 750(216) resize, Select 73 cand. (cpu=0:01:08 mem=3449.3M)
Evaluate 29(155) addBuf, Select 2 cand. (cpu=0:01:08 mem=3449.3M)
Evaluate 101(101) delBuf, Select 4 cand. (cpu=0:01:08 mem=3449.3M)

Commit 8 cand, 2 upSize, 1 downSize, 1 sameSize, 1 addBuf, 3 delBuf, 0 pinSwap (cpu=0:01:08 mem=3448.8M)

Calc. DC (cpu=0:01:09 mem=3448.9M) ***

Estimated WNS = -3.602ns, TNS = -2152.286ns (cpu=0:01:10 mem=3448.9M)

Iter 3 ...

Collected 37168 nets for fixing
Evaluate 754(214) resize, Select 46 cand. (cpu=0:01:11 mem=3449.4M)
Evaluate 29(36) addBuf, Select 0 cand. (cpu=0:01:11 mem=3449.4M)
Evaluate 105(105) delBuf, Select 0 cand. (cpu=0:01:11 mem=3449.4M)

Commit 11 cand, 1 upSize, 7 downSize, 3 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:01:11 mem=3448.9M)

Calc. DC (cpu=0:01:11 mem=3448.9M) ***

Estimated WNS = -3.602ns, TNS = -2147.394ns (cpu=0:01:12 mem=3448.9M)

Iter 4 ...

Collected 37168 nets for fixing
Evaluate 750(185) resize, Select 69 cand. (cpu=0:01:13 mem=3449.4M)
Evaluate 29(154) addBuf, Select 2 cand. (cpu=0:01:13 mem=3449.4M)
Evaluate 103(103) delBuf, Select 0 cand. (cpu=0:01:13 mem=3449.4M)

Commit 4 cand, 1 upSize, 0 downSize, 2 sameSize, 1 addBuf, 0 delBuf, 0 pinSwap (cpu=0:01:13 mem=3448.9M)

Calc. DC (cpu=0:01:14 mem=3448.9M) ***

Estimated WNS = -3.586ns, TNS = -2148.424ns (cpu=0:01:14 mem=3448.9M)

Iter 5 ...

Collected 37169 nets for fixing
Evaluate 750(193) resize, Select 34 cand. (cpu=0:01:15 mem=3449.4M)
Evaluate 30(50) addBuf, Select 0 cand. (cpu=0:01:15 mem=3449.4M)
Evaluate 102(102) delBuf, Select 0 cand. (cpu=0:01:16 mem=3449.4M)

Commit 5 cand, 0 upSize, 4 downSize, 1 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:01:16 mem=3448.9M)

Calc. DC (cpu=0:01:16 mem=3448.9M) ***

Estimated WNS = -3.586ns, TNS = -2148.280ns (cpu=0:01:17 mem=3448.9M)
*summary:     39 instances changed cell type
*info: stop prematurely due to density > 0.950
density after = 99.974%

*** Finish Post Route Setup Fixing (cpu=0:01:17 mem=3411.7M) ***

*** Timing NOT met, worst failing slack is -3.586
*** Check timing (0:00:00.2)
Info: 105 io nets excluded
Info: 258 clock nets excluded from IPO operation.

*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=3411.7M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : off
Incr. DC    : on
CTE SubNetWork Mode   : off
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : off
Del Buffer  : off
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 20%

density before = 99.974%
total 59687 net, 104 ipo_ignored
total 179047 term, 208 ipo_ignored
total 496115 comb inst, 392 fixed, 31 dont_touch, 443178 no_footp
total 5508 seq inst, 4996 fixed, 0 dont_touch, 0 no_footp
total 23 footprint(s)
   0 footprint(s) with 0 cell(s)
  17 footprint(s) with 1 cell(s)
   4 footprint(s) with 2 cell(s)
   1 footprint(s) with 3 cell(s)
   1 footprint(s) with 4 cell(s)
   0 footprint(s) with 5 cell(s)
   0 footprint(s) with 6 cell(s)
   0 footprint(s) with 7 cell(s)
   0 footprint(s) with 8 cell(s)
   0 footprint(s) with 9 cell(s)
   0 footprint(s) with 10+ cell(s)


Estimated WNS = -3.586ns, TNS = -2148.280ns (cpu=0:01:02 mem=3448.9M)

Iter 0 ...

Collected 37169 nets for fixing
Evaluate 750(190) resize, Select 67 cand. (cpu=0:01:03 mem=3449.4M)

Commit 0 cand, 0 upSize, 0 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:01:03 mem=3448.9M)

Calc. DC (cpu=0:01:03 mem=3448.9M) ***

Estimated WNS = -3.586ns, TNS = -2148.280ns (cpu=0:01:04 mem=3448.9M)

Calc. DC (cpu=0:01:04 mem=3448.9M) ***
*summary:      0 instances changed cell type
*info: stop prematurely due to density > 0.950
density after = 99.974%

*** Finish Post Route Setup Fixing (cpu=0:01:04 mem=3411.7M) ***

Info: 105 io nets excluded
Info: 258 clock nets excluded from IPO operation.

*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=3411.7M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : off
Incr. DC    : on
CTE SubNetWork Mode   : off
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : on
Del Buffer  : on
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 20%

density before = 99.974%
total 59687 net, 104 ipo_ignored
total 179047 term, 208 ipo_ignored
total 496115 comb inst, 392 fixed, 31 dont_touch, 443178 no_footp
total 5508 seq inst, 4996 fixed, 0 dont_touch, 0 no_footp
total 23 footprint(s)
   0 footprint(s) with 0 cell(s)
  17 footprint(s) with 1 cell(s)
   4 footprint(s) with 2 cell(s)
   1 footprint(s) with 3 cell(s)
   1 footprint(s) with 4 cell(s)
   0 footprint(s) with 5 cell(s)
   0 footprint(s) with 6 cell(s)
   0 footprint(s) with 7 cell(s)
   0 footprint(s) with 8 cell(s)
   0 footprint(s) with 9 cell(s)
   0 footprint(s) with 10+ cell(s)

BUFFER FOOTPRINT (BUFX2) :
  BUFX2 BUFX4 CLKBUF1


Estimated WNS = -3.586ns, TNS = -2148.280ns (cpu=0:01:02 mem=3448.9M)

Iter 0 ...

Collected 37169 nets for fixing
Evaluate 750(190) resize, Select 67 cand. (cpu=0:01:03 mem=3449.4M)
Evaluate 30(170) addBuf, Select 2 cand. (cpu=0:01:04 mem=3449.4M)
Evaluate 105(105) delBuf, Select 0 cand. (cpu=0:01:04 mem=3449.4M)

Commit 1 cand, 0 upSize, 0 downSize, 0 sameSize, 1 addBuf, 0 delBuf, 0 pinSwap (cpu=0:01:04 mem=3448.9M)

Calc. DC (cpu=0:01:04 mem=3448.9M) ***

Estimated WNS = -3.572ns, TNS = -2148.937ns (cpu=0:01:05 mem=3448.9M)

Iter 1 ...

Collected 37170 nets for fixing
Evaluate 771(201) resize, Select 33 cand. (cpu=0:01:06 mem=3449.4M)
Evaluate 29(36) addBuf, Select 0 cand. (cpu=0:01:06 mem=3449.4M)
Evaluate 101(101) delBuf, Select 1 cand. (cpu=0:01:06 mem=3449.4M)

Commit 2 cand, 0 upSize, 1 downSize, 0 sameSize, 0 addBuf, 1 delBuf, 0 pinSwap (cpu=0:01:06 mem=3448.9M)

Calc. DC (cpu=0:01:07 mem=3448.9M) ***

Estimated WNS = -3.572ns, TNS = -2148.800ns (cpu=0:01:08 mem=3448.9M)
*summary:      1 instance  changed cell type
*info: stop prematurely due to density > 0.950
density after = 99.974%

*** Finish Post Route Setup Fixing (cpu=0:01:08 mem=3411.7M) ***

*** Timing NOT met, worst failing slack is -3.572
*** Check timing (0:00:00.2)
Starting refinePlace ...
**ERROR: (ENCSP-2002):	Density too high (100.0%). Stopping detail placement.
Total net length = 1.414e+07 (7.045e+06 7.096e+06) (ext = 0.000e+00)
**ERROR: (ENCSP-9022):	Command 'refinePlace' completed with some error(s).

------------------------------------------------------------
     Summary (cpu=5.21min real=5.37min mem=3411.7M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -3.572  |
|           TNS (ns):| -2148.8 |
|    Violating Paths:|  1311   |
|          All Paths:|  9478   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     11 (11)      |   -0.297   |     21 (21)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 99.974%
------------------------------------------------------------
**optDesign ... cpu = 0:08:26, real = 0:08:43, mem = 3411.7M **
*** Timing NOT met, worst failing slack is -3.572
*** Check timing (0:00:00.8)
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing NOT met, worst failing slack is -3.572
*** Check timing (0:00:02.5)
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false
-routeWithSiDriven false                 # bool, default=false
-drouteStartIteration 0                  # int, default=0, user setting
-drouteStartIteration 0                  # int, default=0

globalDetailRoute

#Start globalDetailRoute on Tue May  5 00:26:28 2015
#
#WARNING (NRDB-733) PIN apb_clk in CELL_VIEW Floating_point_co_processor_top,init does not have physical port
#WARNING (NRDB-733) PIN clk in CELL_VIEW Floating_point_co_processor_top,init does not have physical port
#WARNING (NRDB-733) PIN n_rst in CELL_VIEW Floating_point_co_processor_top,init does not have physical port
#WARNING (NRDB-733) PIN npreset in CELL_VIEW Floating_point_co_processor_top,init does not have physical port
#WARNING (NRDB-733) PIN paddr[0] in CELL_VIEW Floating_point_co_processor_top,init does not have physical port
#WARNING (NRDB-733) PIN paddr[10] in CELL_VIEW Floating_point_co_processor_top,init does not have physical port
#WARNING (NRDB-733) PIN paddr[11] in CELL_VIEW Floating_point_co_processor_top,init does not have physical port
#WARNING (NRDB-733) PIN paddr[12] in CELL_VIEW Floating_point_co_processor_top,init does not have physical port
#WARNING (NRDB-733) PIN paddr[13] in CELL_VIEW Floating_point_co_processor_top,init does not have physical port
#WARNING (NRDB-733) PIN paddr[14] in CELL_VIEW Floating_point_co_processor_top,init does not have physical port
#WARNING (NRDB-733) PIN paddr[15] in CELL_VIEW Floating_point_co_processor_top,init does not have physical port
#WARNING (NRDB-733) PIN paddr[16] in CELL_VIEW Floating_point_co_processor_top,init does not have physical port
#WARNING (NRDB-733) PIN paddr[17] in CELL_VIEW Floating_point_co_processor_top,init does not have physical port
#WARNING (NRDB-733) PIN paddr[18] in CELL_VIEW Floating_point_co_processor_top,init does not have physical port
#WARNING (NRDB-733) PIN paddr[19] in CELL_VIEW Floating_point_co_processor_top,init does not have physical port
#WARNING (NRDB-733) PIN paddr[1] in CELL_VIEW Floating_point_co_processor_top,init does not have physical port
#WARNING (NRDB-733) PIN paddr[20] in CELL_VIEW Floating_point_co_processor_top,init does not have physical port
#WARNING (NRDB-733) PIN paddr[21] in CELL_VIEW Floating_point_co_processor_top,init does not have physical port
#WARNING (NRDB-733) PIN paddr[22] in CELL_VIEW Floating_point_co_processor_top,init does not have physical port
#WARNING (NRDB-733 Repeated 20 times. Will be suppressed.) PIN paddr[23] in CELL_VIEW Floating_point_co_processor_top,init does not have physical port
#NanoRoute Version v09.11-s008 NR100226-1806/USR63-UB
#Loading the last recorded routing design signature
#Created 4 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 1
#  Number of instances deleted (including moved) = 24
#  Number of instances resized = 113
#  Number of instances with different orientation = 2
#  Number of instances with pin swaps = 40
#  Total number of placement changes (moved instances are counted twice) = 140
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (13196.400 8440.500) on metal1 for NET I0/FP_PROCESSOR/FE_OCPN4779_opB_12_. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (11869.200 9979.500) on metal1 for NET I0/FP_PROCESSOR/FE_OCPN4794_opB_31_. The NET is considered partially routed.
#WARNING (NRDB-874) Some WIRE segments on routed NET I0/FP_PROCESSOR/FE_OCPN4799_opB_8_ are dangling and deleted.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (13371.600 7060.500) on metal1 for NET I0/FP_PROCESSOR/FE_OCPN4811_opB_26_. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (13246.800 9862.500) on metal1 for NET I0/FP_PROCESSOR/FE_OFN2251_source2_1_. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (13350.000 9859.500) on metal1 for NET I0/FP_PROCESSOR/State_memory/memOut/FE_OCPN4580_net154204. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (13669.200 9019.500) on metal1 for NET I0/FP_PROCESSOR/State_memory/memOut/FE_OCPN4629_net110295. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (13474.800 10240.500) on metal1 for NET I0/FP_PROCESSOR/State_memory/memOut/FE_OCPN4677_FE_OFN2310_n704. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (13402.800 9319.500) on metal1 for NET I0/FP_PROCESSOR/State_memory/memOut/FE_OCPN4715_FE_OFN2306_net110393. The NET is considered partially routed.
#WARNING (NRDB-874) Some WIRE segments on routed NET I0/FP_PROCESSOR/State_memory/memOut/FE_OCPN5069_net110345 are dangling and deleted.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (13676.400 9139.500) on metal1 for NET I0/FP_PROCESSOR/State_memory/memOut/FE_OCPN5078_net110345. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (13609.200 9580.500) on metal1 for NET I0/FP_PROCESSOR/State_memory/memOut/FE_OCPN5088_net110321. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (13674.000 8980.500) on metal1 for NET I0/FP_PROCESSOR/State_memory/memOut/FE_OCPN6247_net110287. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (13594.800 9799.500) on metal1 for NET I0/FP_PROCESSOR/State_memory/memOut/FE_OCPN6467_FE_RN_4574_0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (13669.200 8620.500) on metal1 for NET I0/FP_PROCESSOR/State_memory/memOut/FE_OCPN6468_net110287. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (13522.800 9559.500) on metal1 for NET I0/FP_PROCESSOR/State_memory/memOut/FE_OCP_RBN4974_FE_RN_2467_0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (13515.600 9703.500) on metal1 for NET I0/FP_PROCESSOR/State_memory/memOut/FE_OCP_RBN4975_FE_RN_2467_0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (13520.400 9856.500) on metal1 for NET I0/FP_PROCESSOR/State_memory/memOut/FE_OCP_RBN4978_FE_RN_4574_0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (13614.000 9919.500) on metal1 for NET I0/FP_PROCESSOR/State_memory/memOut/FE_OCP_RBN4981_FE_RN_4574_0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (13597.200 9943.500) on metal1 for NET I0/FP_PROCESSOR/State_memory/memOut/FE_OCP_RBN4987_FE_RN_4574_0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (13393.200 9760.500) on metal1 for NET I0/FP_PROCESSOR/State_memory/memOut/FE_OCP_RBN5181_net154189. The NET is considered partially routed.
#WARNING (NRDB-1005 Repeated 20 times. Will be suppressed.) Can not establish connection to PIN Y at (13347.600 9919.500) on metal1 for NET I0/FP_PROCESSOR/State_memory/memOut/FE_OCP_RBN5183_net154189. The NET is considered partially routed.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#207 routed nets are extracted.
#    113 (0.18%) extracted nets are partially routed.
#59591 routed nets are imported.
#1899 routed nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 61697.
#Number of eco nets is 113
#
#Start data preparation...
#
#Data preparation is done on Tue May  5 00:26:59 2015
#
#Analyzing routing resource...
#Routing resource analysis is done on Tue May  5 00:27:00 2015
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H      265740      11.70%
#  Metal 2        V      265740       1.00%
#  Metal 3        H      265740       1.03%
#  ------------------------------------------
#  Total                 797220       4.58%
#
#  258 nets (0.42%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3424.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3424.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3424.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3424.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)           (4)   OverCon
#  --------------------------------------------------------------------------
#   Metal 1    111(0.04%)     33(0.01%)      9(0.00%)      2(0.00%)   (0.06%)
#   Metal 2     30(0.01%)      5(0.00%)      3(0.00%)      0(0.00%)   (0.01%)
#   Metal 3     17(0.01%)      5(0.00%)      0(0.00%)      0(0.00%)   (0.01%)
#  --------------------------------------------------------------------------
#     Total    158(0.02%)     43(0.01%)     12(0.00%)      2(0.00%)   (0.03%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 4
#
#Complete Global Routing.
#Total wire length = 17249372 um.
#Total half perimeter of net bounding box = 13736635 um.
#Total wire length on LAYER metal1 = 1512448 um.
#Total wire length on LAYER metal2 = 8415111 um.
#Total wire length on LAYER metal3 = 7321813 um.
#Total number of vias = 389166
#Up-Via Summary (total 389166):
#           
#-----------------------
#  Metal 1       200242
#  Metal 2       188924
#-----------------------
#                389166 
#
#Max overcon = 4 tracks.
#Total overcon = 0.03%.
#Worst layer Gcell overcon rate = 0.06%.
#Cpu time = 00:00:15
#Elapsed time = 00:00:16
#Increased memory = 10.00 (Mb)
#Total memory = 3415.00 (Mb)
#Peak memory = 3431.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
#    completing 10% with 0 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3418.00 (Mb)
#    completing 20% with 0 violations
#    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3418.00 (Mb)
#    completing 30% with 0 violations
#    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3418.00 (Mb)
#    completing 40% with 0 violations
#    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3418.00 (Mb)
#    completing 50% with 4 violations
#    cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3418.00 (Mb)
#    completing 60% with 6 violations
#    cpu time = 00:00:03, elapsed time = 00:00:03, memory = 3418.00 (Mb)
#    completing 70% with 6 violations
#    cpu time = 00:00:03, elapsed time = 00:00:03, memory = 3418.00 (Mb)
#    completing 80% with 6 violations
#    cpu time = 00:00:03, elapsed time = 00:00:03, memory = 3418.00 (Mb)
#    completing 90% with 6 violations
#    cpu time = 00:00:03, elapsed time = 00:00:03, memory = 3418.00 (Mb)
#    completing 100% with 6 violations
#    cpu time = 00:00:03, elapsed time = 00:00:04, memory = 3418.00 (Mb)
# ECO: 0.0% of the total area was rechecked for DRC, and 0.5% required routing.
#    number of violations = 6
#0.2% of the total area is being checked for drcs
#0.2% of the total area was checked
#    number of violations = 11
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 3418.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3418.00 (Mb)
#Complete Detail Routing.
#Total wire length = 17249250 um.
#Total half perimeter of net bounding box = 13736635 um.
#Total wire length on LAYER metal1 = 1512907 um.
#Total wire length on LAYER metal2 = 8414847 um.
#Total wire length on LAYER metal3 = 7321496 um.
#Total number of vias = 389140
#Up-Via Summary (total 389140):
#           
#-----------------------
#  Metal 1       200238
#  Metal 2       188902
#-----------------------
#                389140 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#detailRoute Statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:09
#Increased memory = 0.00 (Mb)
#Total memory = 3415.00 (Mb)
#Peak memory = 3431.00 (Mb)
#Updating routing design signature
#Created 41 library cell signatures
#Created 61697 NETS and 0 SPECIALNETS signatures
#Created 501624 instance signatures
#
#globalDetailRoute statistics:
#Cpu time = 00:00:54
#Elapsed time = 00:00:56
#Increased memory = -2.00 (Mb)
#Total memory = 3409.00 (Mb)
#Peak memory = 3431.00 (Mb)
#Number of warnings = 47
#Total number of warnings = 72
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue May  5 00:27:24 2015
#
**optDesign ... cpu = 0:09:26, real = 0:09:45, mem = 3409.0M **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false
-routeWithSiDriven false                 # bool, default=false
-drouteStartIteration 0                  # int, default=0, user setting
Extraction called for design 'Floating_point_co_processor_top' of instances=501623 and nets=61697 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design Floating_point_co_processor_top.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 1
      Min Width        : 1.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./Floating_point_co_processor_top_mzh8RT_3276.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 3409.0M)
Creating parasitic data file './Floating_point_co_processor_top_mzh8RT_3276.rcdb.d/header.seq' for storing RC.
Extracted 10.0004% (CPU Time= 0:00:27.7  MEM= 3414.0M)
Extracted 20.0003% (CPU Time= 0:00:30.7  MEM= 3414.0M)
Extracted 30.0002% (CPU Time= 0:00:33.2  MEM= 3414.0M)
Extracted 40.0004% (CPU Time= 0:00:36.1  MEM= 3414.0M)
Extracted 50.0003% (CPU Time= 0:00:39.2  MEM= 3414.0M)
Extracted 60.0003% (CPU Time= 0:00:42.4  MEM= 3414.0M)
Extracted 70.0004% (CPU Time= 0:00:44.9  MEM= 3414.0M)
Extracted 80.0004% (CPU Time= 0:00:47.9  MEM= 3414.0M)
Extracted 90.0003% (CPU Time= 0:00:50.5  MEM= 3414.0M)
Extracted 100% (CPU Time= 0:01:19  MEM= 3414.0M)
Nr. Extracted Resistors     : 861466
Nr. Extracted Ground Cap.   : 920684
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './Floating_point_co_processor_top_mzh8RT_3276.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:01:32  Real Time: 0:01:37  MEM: 3409.039M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.2, MEM = 3421.8M)
Number of Loop : 0
Start delay calculation (mem=3421.820M)...
delayCal using detail RC...
Opening parasitic data file './Floating_point_co_processor_top_mzh8RT_3276.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.6  MEM= 3432.3M)
Closing parasitic data file './Floating_point_co_processor_top_mzh8RT_3276.rcdb.d/header.seq'. 59901 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:16.8 real=0:00:17.0 mem=3431.074M 0)
*** CDM Built up (cpu=0:00:19.7  real=0:00:21.0  mem= 3431.1M) ***
*** Timing NOT met, worst failing slack is -3.565
*** Check timing (0:00:00.9)
Clearing footprints for all libraries
Loading footprints for 'common' libraries
***** CTE Mode is Operational *****
Info: 105 io nets excluded
Info: 258 clock nets excluded from IPO operation.
*** Starting new resizing ***
density before resizing = 99.974%
start postIPO sizing
0 instances have been resized
*summary:      0 instances changed cell type
density after resizing = 99.974%
*** Finish new resizing (cpu=0:01:09 mem=3431.1M) ***
*** Starting sequential cell resizing ***
density before resizing = 99.974%
*summary:      0 instances changed cell type
density after resizing = 99.974%
*** Finish sequential cell resizing (cpu=0:01:02 mem=3431.1M) ***
Instances Resized for DRV   : 0
Instances Resized for Timing: 0
Total Instances Resized     : 0
Restoring original footprint information
Clearing footprints for all libraries
Loading footprints for 'common' libraries
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:14:07, real = 0:14:38, mem = 3431.1M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -3.565  | -3.565  |  1.425  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):| -2152.5 | -2152.5 |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|  1311   |  1311   |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|  9478   |  4483   |  5228   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     11 (11)      |   -0.297   |     21 (21)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 99.974%
------------------------------------------------------------
**optDesign ... cpu = 0:14:45, real = 0:15:17, mem = 3431.1M **
*** Finished optDesign ***
<CMD> addFiller -cell FILL -prefix FIL -fillBoundary
*INFO: Adding fillers to top-module.
*INFO:   Added 202 filler insts (cell FILL / prefix FIL).
*INFO: Total 202 filler insts added - prefix FIL (CPU: 0:00:20.8).
*INFO: Checking for DRC violations on added fillers.
*INFO: Iteration 0-#1, Found 0 DRC violation  (real: 0:01:35).
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
*INFO: End DRC Checks. (real: 0:01:35 ).
<CMD> verifyConnectivity -type all -error 1000 -warning 50

******** Start: VERIFY CONNECTIVITY ********
Start Time: Tue May  5 00:34:52 2015

Design Name: Floating_point_co_processor_top
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (20107.1992, 20070.0000)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 00:34:56 **** Processed 5000 nets (Total 61696)
**** 00:34:56 **** Processed 10000 nets (Total 61696)
**** 00:34:56 **** Processed 15000 nets (Total 61696)
**** 00:34:56 **** Processed 20000 nets (Total 61696)
**** 00:34:57 **** Processed 25000 nets (Total 61696)
**** 00:34:57 **** Processed 30000 nets (Total 61696)
**** 00:34:57 **** Processed 35000 nets (Total 61696)
**** 00:34:57 **** Processed 40000 nets (Total 61696)
**** 00:34:58 **** Processed 45000 nets (Total 61696)
**** 00:34:58 **** Processed 50000 nets (Total 61696)
**** 00:34:58 **** Processed 55000 nets (Total 61696)
**** 00:34:58 **** Processed 60000 nets (Total 61696)
*** 00:34:59 *** Building data for Net vdd
*** 00:34:59 *** Building data for Net vdd
*** 00:34:59 *** Building data for Net vdd
*** 00:35:00 *** Building data for Net vdd
*** 00:35:20 *** Building data for Net gnd
*** 00:35:20 *** Building data for Net gnd
*** 00:35:21 *** Building data for Net gnd
*** 00:35:21 *** Building data for Net gnd
*** 00:35:21 *** Building data for Net gnd

VC Elapsed Time: 0:01:02

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Tue May  5 00:35:54 2015
******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:58.7  MEM: 33.125M)

<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 3431.1) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 9600
  VERIFY GEOMETRY ...... SubArea : 1 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 2 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 2 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 3 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 3 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 4 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 4 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 5 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 5 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 6 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 6 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 7 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 7 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 8 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 8 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 9 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 9 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 10 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 10 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 11 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 11 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 12 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 12 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 13 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 13 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 14 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 14 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 15 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 15 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 16 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 16 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 17 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 17 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 18 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 18 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 19 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 19 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 20 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 20 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 21 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 21 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 22 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 22 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 23 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 23 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 24 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 24 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 25 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 25 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 26 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 26 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 27 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 27 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 28 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 28 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 29 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 29 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 30 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 30 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 31 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 31 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 32 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 32 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 33 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 33 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 34 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 34 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 35 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 35 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 36 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 36 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 37 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 37 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 38 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 38 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 39 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 39 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 40 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 40 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 41 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 41 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 42 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 42 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 43 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 43 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 44 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 44 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 45 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 45 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 46 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 46 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 47 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 47 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 48 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 48 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 49 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 49 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 50 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 50 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 51 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 51 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 52 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 52 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 53 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 53 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 54 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 54 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 55 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 55 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 56 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 56 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 57 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 57 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 58 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 58 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 59 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 59 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 60 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 60 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 61 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 61 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 62 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 62 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 63 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 63 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 64 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 64 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 65 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 65 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 66 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 66 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 67 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 67 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 68 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 68 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 69 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 69 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 70 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 70 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 71 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 71 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 72 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 72 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 73 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 73 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 74 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 74 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 75 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 75 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 76 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  7 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 76 complete 7 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 77 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 77 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 78 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 78 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 79 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 79 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 80 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 80 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 81 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 81 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 82 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 82 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 83 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 83 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 84 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 84 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 85 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 85 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 86 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 86 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 87 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 87 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 88 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 88 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 89 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 89 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 90 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 90 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 91 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 91 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 92 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 92 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 93 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 93 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 94 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 94 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 95 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 95 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 96 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 96 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 97 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 97 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 98 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 98 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 99 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 99 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 100 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  6 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 100 complete 6 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 101 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 101 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 102 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 102 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 103 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 103 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 104 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 104 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 105 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 105 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 106 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 106 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 107 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 107 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 108 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 108 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 109 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 109 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 110 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 110 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 111 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  7 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 111 complete 7 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 112 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 112 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 113 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 113 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 114 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 114 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 115 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 115 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 116 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 116 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 117 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 117 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 118 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 118 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 119 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 119 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 120 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 120 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 121 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 121 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 122 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 122 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 123 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 123 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 124 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 124 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 125 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 125 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 126 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 126 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 127 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 127 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 128 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 128 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 129 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 129 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 130 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 130 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 131 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 131 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 132 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 132 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 133 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 133 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 134 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 134 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 135 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  7 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 135 complete 7 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 136 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 136 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 137 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 137 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 138 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 138 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 139 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 139 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 140 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 140 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 141 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 141 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 142 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 142 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 143 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 143 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 144 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 144 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 145 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 145 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 146 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 146 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 147 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 147 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 148 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 148 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 149 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 149 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 150 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 150 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 151 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 151 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 152 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 152 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 153 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 153 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 154 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 154 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 155 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 155 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 156 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 156 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 157 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 157 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 158 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 158 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 159 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 159 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 160 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 160 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 161 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 161 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 162 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 162 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 163 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 163 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 164 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 164 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 165 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 165 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 166 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 166 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 167 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 167 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 168 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 168 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 169 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 169 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 170 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  13 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 170 complete 13 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 171 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 171 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 172 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 172 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 173 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 173 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 174 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 174 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 175 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 175 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 176 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 176 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 177 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 177 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 178 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 178 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 179 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 179 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 180 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 180 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 181 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  7 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 181 complete 7 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 182 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 182 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 183 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 183 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 184 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 184 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 185 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 185 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 186 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  80 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 186 complete 80 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 187 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 187 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 188 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  9 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 188 complete 9 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 189 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  5 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 189 complete 5 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 190 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  10 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 190 complete 10 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 191 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 191 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 192 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  10 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 192 complete 10 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 193 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  5 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 193 complete 5 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 194 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  10 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 194 complete 10 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 195 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 195 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 196 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  10 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 196 complete 10 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 197 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  5 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 197 complete 5 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 198 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  10 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 198 complete 10 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 199 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  10 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 199 complete 10 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 200 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  98 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 200 complete 98 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 201 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 201 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 202 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 202 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 203 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 203 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 204 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 204 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 205 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  4 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 205 complete 4 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 206 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 206 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 207 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 207 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 208 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 208 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 209 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 209 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 210 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 210 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 211 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 211 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 212 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 212 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 213 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 213 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 214 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 214 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 215 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 215 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 216 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  5 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 216 complete 5 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 217 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 217 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 218 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 218 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 219 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 219 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 220 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 220 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 221 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 221 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 222 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 222 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 223 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 223 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 224 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 224 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 225 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 225 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 226 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 226 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 227 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 227 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 228 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 228 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 229 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 229 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 230 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 230 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 231 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 231 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 232 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 232 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 233 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 233 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 234 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 234 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 235 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 235 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 236 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 236 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 237 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 237 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 238 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 238 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 239 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 239 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 240 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  10 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 240 complete 10 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 241 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 241 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 242 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 242 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 243 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 243 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 244 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 244 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 245 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 245 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 246 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 246 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 247 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 247 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 248 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 248 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 249 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 249 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 250 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 250 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 251 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 251 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 252 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 252 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 253 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 253 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 254 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 254 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 255 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 255 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 256 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 256 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 257 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 257 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 258 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 258 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 259 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 259 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 260 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 260 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 261 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 261 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 262 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 262 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 263 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 263 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 264 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 264 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 265 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 265 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 266 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 266 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 267 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 267 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 268 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 268 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 269 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 269 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 270 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 270 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 271 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 271 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 272 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 272 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 273 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 273 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 274 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 274 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 275 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  4 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 275 complete 4 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 276 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 276 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 277 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 277 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 278 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 278 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 279 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 279 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 280 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 280 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 281 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 281 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 282 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 282 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 283 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 283 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 284 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 284 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 285 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 285 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 286 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 286 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 287 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 287 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 288 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 288 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 289 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 289 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 290 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 290 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 291 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 291 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 292 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 292 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 293 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 293 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 294 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 294 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 295 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 295 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 296 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 296 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 297 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 297 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 298 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 298 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 299 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 299 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 300 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 300 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 301 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 301 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 302 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 302 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 303 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 303 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 304 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 304 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 305 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 305 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 306 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 306 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 307 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 307 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 308 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 308 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 309 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 309 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 310 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 310 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 311 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 311 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 312 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 312 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 313 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 313 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 314 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 314 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 315 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 315 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 316 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 316 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 317 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 317 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 318 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 318 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 319 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 319 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 320 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 320 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 321 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 321 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 322 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 322 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 323 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 323 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 324 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 324 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 325 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 325 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 326 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 326 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 327 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 327 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 328 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 328 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 329 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 329 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 330 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 330 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 331 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 331 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 332 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 332 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 333 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 333 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 334 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 334 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 335 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 335 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 336 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 336 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 337 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 337 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 338 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 338 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 339 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 339 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 340 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 340 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 341 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 341 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 342 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 342 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 343 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 343 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 344 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 344 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 345 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 345 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 346 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 346 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 347 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 347 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 348 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 348 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 349 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 349 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 350 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 350 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 351 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 351 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 352 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 352 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 353 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 353 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 354 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 354 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 355 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 355 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 356 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 356 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 357 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 357 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 358 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 358 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 359 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 359 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 360 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 360 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 361 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  22 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 361 complete 22 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 362 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  4 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 362 complete 4 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 363 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 363 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 364 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  63 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 364 complete 63 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 365 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  5 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 365 complete 5 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 366 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  33 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 366 complete 33 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 367 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  24 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 367 complete 24 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 368 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  76 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 368 complete 76 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 369 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  34 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 369 complete 34 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 370 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  84 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 370 complete 84 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 371 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  3 Viols.
  VERIFY GEOMETRY ...... Wiring         :  183 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 371 complete 186 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 372 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  2 Viols.
  VERIFY GEOMETRY ...... Wiring         :  127 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 372 complete 129 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 373 of 1225
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
**WARN: (ENCVFG-103):	VERIFY GEOMETRY did not complete: Number of violations exceeds the Error Limit [1000]
VG: elapsed time: 36.00
Begin Summary ...
  Cells       : 0
  SameNet     : 5
  Wiring      : 288
  Antenna     : 0
  Short       : 707
  Overlap     : 0
End Summary

  Verification Complete : 1000 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:34.7  MEM: 53.5M)

<CMD> streamOut final.gds2
Parse map file...
Writing GDSII file ...
	****** db unit per micron = 1000 ******
	****** output gds2 file unit per micron = 1000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for tile
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    65                              COMP
    66                           DIEAREA
    1                                 cc
    2                                 cc
    5                                 cc
    3                                 cc
    4                                 cc
    6                                 cc
    7                                 cc
    8                             metal1
    9                             metal1
    10                            metal1
    11                            metal1
    14                            metal1
    12                            metal1
    13                            metal1
    15                            metal1
    16                            metal1
    17                            metal1
    22                               via
    23                               via
    26                               via
    24                               via
    25                               via
    27                               via
    28                               via
    29                            metal2
    30                            metal2
    31                            metal2
    32                            metal2
    35                            metal2
    33                            metal2
    34                            metal2
    36                            metal2
    37                            metal2
    38                            metal2
    43                              via2
    44                              via2
    47                              via2
    45                              via2
    46                              via2
    48                              via2
    49                              via2
    50                            metal3
    51                            metal3
    52                            metal3
    53                            metal3
    56                            metal3
    54                            metal3
    55                            metal3
    57                            metal3
    58                            metal3
    59                            metal3
    18                            metal1
    19                            metal1
    20                            metal1
    21                            metal1
    39                            metal2
    40                            metal2
    41                            metal2
    42                            metal2
    60                            metal3
    61                            metal3
    62                            metal3
    63                            metal3


Stream Out Information Processed for GDS version 3:
Units: 1000 DBU

Object                             Count
----------------------------------------
Instances                         501825

Ports/Pins                             0

Nets                              451339
    metal layer metal1            105559
    metal layer metal2            237492
    metal layer metal3            108288

    Via Instances                 389140

Special Nets                         764
    metal layer metal1               758
    metal layer metal2                 6

    Via Instances                    510

Metal Fills                      3049362
    metal layer metal1           1024266
    metal layer metal2           1367773
    metal layer metal3            657323

    Via Instances                3049362

Metal FillOPCs                         0

    Via Instances                      0

Text                               59905
    metal layer metal1             29970
    metal layer metal2             25768
    metal layer metal3              4167


Blockages                              0


Custom Text                            0


Custom Box                             0

######Streamout is finished!
<CMD> saveNetlist -excludeLeafCell final.v
Writing Netlist "final.v" ...
<CMD> rcOut -spf final.dspf
Opening parasitic data file './Floating_point_co_processor_top_mzh8RT_3276.rcdb.d/header.seq' for reading.
RC Out has the following PVT Info:
   RC-typical 
Printing *|NET...
Detail RC Out Completed (CPU Time= 0:00:10.6  MEM= 3440.6M)
Closing parasitic data file './Floating_point_co_processor_top_mzh8RT_3276.rcdb.d/header.seq'. 59901 times net's RC data read were performed.
<CMD> fit
