// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.2
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module subconv_1x1_32_p (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        weight_0_V_address0,
        weight_0_V_ce0,
        weight_0_V_q0,
        weight_1_V_address0,
        weight_1_V_ce0,
        weight_1_V_q0,
        weight_2_V_address0,
        weight_2_V_ce0,
        weight_2_V_q0,
        weight_3_V_address0,
        weight_3_V_ce0,
        weight_3_V_q0,
        weight_4_V_address0,
        weight_4_V_ce0,
        weight_4_V_q0,
        weight_5_V_address0,
        weight_5_V_ce0,
        weight_5_V_q0,
        weight_6_V_address0,
        weight_6_V_ce0,
        weight_6_V_q0,
        weight_7_V_address0,
        weight_7_V_ce0,
        weight_7_V_q0,
        weight_8_V_address0,
        weight_8_V_ce0,
        weight_8_V_q0,
        weight_9_V_address0,
        weight_9_V_ce0,
        weight_9_V_q0,
        weight_10_V_address0,
        weight_10_V_ce0,
        weight_10_V_q0,
        weight_11_V_address0,
        weight_11_V_ce0,
        weight_11_V_q0,
        weight_12_V_address0,
        weight_12_V_ce0,
        weight_12_V_q0,
        weight_13_V_address0,
        weight_13_V_ce0,
        weight_13_V_q0,
        weight_14_V_address0,
        weight_14_V_ce0,
        weight_14_V_q0,
        weight_15_V_address0,
        weight_15_V_ce0,
        weight_15_V_q0,
        weight_16_V_address0,
        weight_16_V_ce0,
        weight_16_V_q0,
        weight_17_V_address0,
        weight_17_V_ce0,
        weight_17_V_q0,
        weight_18_V_address0,
        weight_18_V_ce0,
        weight_18_V_q0,
        weight_19_V_address0,
        weight_19_V_ce0,
        weight_19_V_q0,
        weight_20_V_address0,
        weight_20_V_ce0,
        weight_20_V_q0,
        weight_21_V_address0,
        weight_21_V_ce0,
        weight_21_V_q0,
        weight_22_V_address0,
        weight_22_V_ce0,
        weight_22_V_q0,
        weight_23_V_address0,
        weight_23_V_ce0,
        weight_23_V_q0,
        bias_V_address0,
        bias_V_ce0,
        bias_V_q0,
        conv1_output_p_V_0_address0,
        conv1_output_p_V_0_ce0,
        conv1_output_p_V_0_q0,
        conv1_output_p_V_1_address0,
        conv1_output_p_V_1_ce0,
        conv1_output_p_V_1_q0,
        conv1_output_p_V_2_address0,
        conv1_output_p_V_2_ce0,
        conv1_output_p_V_2_q0,
        conv1_output_p_V_3_address0,
        conv1_output_p_V_3_ce0,
        conv1_output_p_V_3_q0,
        conv1_output_p_V_4_address0,
        conv1_output_p_V_4_ce0,
        conv1_output_p_V_4_q0,
        conv1_output_p_V_5_address0,
        conv1_output_p_V_5_ce0,
        conv1_output_p_V_5_q0,
        conv1_output_p_V_6_address0,
        conv1_output_p_V_6_ce0,
        conv1_output_p_V_6_q0,
        conv1_output_p_V_7_address0,
        conv1_output_p_V_7_ce0,
        conv1_output_p_V_7_q0,
        conv1_output_p_V_8_address0,
        conv1_output_p_V_8_ce0,
        conv1_output_p_V_8_q0,
        conv1_output_p_V_9_address0,
        conv1_output_p_V_9_ce0,
        conv1_output_p_V_9_q0,
        conv1_output_p_V_10_address0,
        conv1_output_p_V_10_ce0,
        conv1_output_p_V_10_q0,
        conv1_output_p_V_11_address0,
        conv1_output_p_V_11_ce0,
        conv1_output_p_V_11_q0,
        ShuffleConvs_0_Downs_23_address0,
        ShuffleConvs_0_Downs_23_ce0,
        ShuffleConvs_0_Downs_23_we0,
        ShuffleConvs_0_Downs_23_d0,
        ShuffleConvs_0_Downs_23_q0,
        ShuffleConvs_0_Downs_23_address1,
        ShuffleConvs_0_Downs_23_ce1,
        ShuffleConvs_0_Downs_23_we1,
        ShuffleConvs_0_Downs_23_d1,
        ShuffleConvs_0_Downs_19_address0,
        ShuffleConvs_0_Downs_19_ce0,
        ShuffleConvs_0_Downs_19_we0,
        ShuffleConvs_0_Downs_19_d0,
        ShuffleConvs_0_Downs_19_q0,
        ShuffleConvs_0_Downs_19_address1,
        ShuffleConvs_0_Downs_19_ce1,
        ShuffleConvs_0_Downs_19_we1,
        ShuffleConvs_0_Downs_19_d1,
        ShuffleConvs_0_Downs_22_address0,
        ShuffleConvs_0_Downs_22_ce0,
        ShuffleConvs_0_Downs_22_we0,
        ShuffleConvs_0_Downs_22_d0,
        ShuffleConvs_0_Downs_22_q0,
        ShuffleConvs_0_Downs_22_address1,
        ShuffleConvs_0_Downs_22_ce1,
        ShuffleConvs_0_Downs_22_we1,
        ShuffleConvs_0_Downs_22_d1,
        ShuffleConvs_0_Downs_18_address0,
        ShuffleConvs_0_Downs_18_ce0,
        ShuffleConvs_0_Downs_18_we0,
        ShuffleConvs_0_Downs_18_d0,
        ShuffleConvs_0_Downs_18_q0,
        ShuffleConvs_0_Downs_18_address1,
        ShuffleConvs_0_Downs_18_ce1,
        ShuffleConvs_0_Downs_18_we1,
        ShuffleConvs_0_Downs_18_d1,
        ShuffleConvs_0_Downs_11_address0,
        ShuffleConvs_0_Downs_11_ce0,
        ShuffleConvs_0_Downs_11_we0,
        ShuffleConvs_0_Downs_11_d0,
        ShuffleConvs_0_Downs_11_q0,
        ShuffleConvs_0_Downs_11_address1,
        ShuffleConvs_0_Downs_11_ce1,
        ShuffleConvs_0_Downs_11_we1,
        ShuffleConvs_0_Downs_11_d1,
        ShuffleConvs_0_Downs_17_address0,
        ShuffleConvs_0_Downs_17_ce0,
        ShuffleConvs_0_Downs_17_we0,
        ShuffleConvs_0_Downs_17_d0,
        ShuffleConvs_0_Downs_17_q0,
        ShuffleConvs_0_Downs_17_address1,
        ShuffleConvs_0_Downs_17_ce1,
        ShuffleConvs_0_Downs_17_we1,
        ShuffleConvs_0_Downs_17_d1,
        ShuffleConvs_0_Downs_6_address0,
        ShuffleConvs_0_Downs_6_ce0,
        ShuffleConvs_0_Downs_6_we0,
        ShuffleConvs_0_Downs_6_d0,
        ShuffleConvs_0_Downs_6_q0,
        ShuffleConvs_0_Downs_6_address1,
        ShuffleConvs_0_Downs_6_ce1,
        ShuffleConvs_0_Downs_6_we1,
        ShuffleConvs_0_Downs_6_d1,
        ShuffleConvs_0_Downs_16_address0,
        ShuffleConvs_0_Downs_16_ce0,
        ShuffleConvs_0_Downs_16_we0,
        ShuffleConvs_0_Downs_16_d0,
        ShuffleConvs_0_Downs_16_q0,
        ShuffleConvs_0_Downs_16_address1,
        ShuffleConvs_0_Downs_16_ce1,
        ShuffleConvs_0_Downs_16_we1,
        ShuffleConvs_0_Downs_16_d1,
        ShuffleConvs_0_Downs_5_address0,
        ShuffleConvs_0_Downs_5_ce0,
        ShuffleConvs_0_Downs_5_we0,
        ShuffleConvs_0_Downs_5_d0,
        ShuffleConvs_0_Downs_5_q0,
        ShuffleConvs_0_Downs_5_address1,
        ShuffleConvs_0_Downs_5_ce1,
        ShuffleConvs_0_Downs_5_we1,
        ShuffleConvs_0_Downs_5_d1,
        ShuffleConvs_0_Downs_15_address0,
        ShuffleConvs_0_Downs_15_ce0,
        ShuffleConvs_0_Downs_15_we0,
        ShuffleConvs_0_Downs_15_d0,
        ShuffleConvs_0_Downs_15_q0,
        ShuffleConvs_0_Downs_15_address1,
        ShuffleConvs_0_Downs_15_ce1,
        ShuffleConvs_0_Downs_15_we1,
        ShuffleConvs_0_Downs_15_d1,
        ShuffleConvs_0_Downs_4_address0,
        ShuffleConvs_0_Downs_4_ce0,
        ShuffleConvs_0_Downs_4_we0,
        ShuffleConvs_0_Downs_4_d0,
        ShuffleConvs_0_Downs_4_q0,
        ShuffleConvs_0_Downs_4_address1,
        ShuffleConvs_0_Downs_4_ce1,
        ShuffleConvs_0_Downs_4_we1,
        ShuffleConvs_0_Downs_4_d1,
        ShuffleConvs_0_Downs_14_address0,
        ShuffleConvs_0_Downs_14_ce0,
        ShuffleConvs_0_Downs_14_we0,
        ShuffleConvs_0_Downs_14_d0,
        ShuffleConvs_0_Downs_14_q0,
        ShuffleConvs_0_Downs_14_address1,
        ShuffleConvs_0_Downs_14_ce1,
        ShuffleConvs_0_Downs_14_we1,
        ShuffleConvs_0_Downs_14_d1,
        ShuffleConvs_0_Downs_3_address0,
        ShuffleConvs_0_Downs_3_ce0,
        ShuffleConvs_0_Downs_3_we0,
        ShuffleConvs_0_Downs_3_d0,
        ShuffleConvs_0_Downs_3_q0,
        ShuffleConvs_0_Downs_3_address1,
        ShuffleConvs_0_Downs_3_ce1,
        ShuffleConvs_0_Downs_3_we1,
        ShuffleConvs_0_Downs_3_d1,
        ShuffleConvs_0_Downs_13_address0,
        ShuffleConvs_0_Downs_13_ce0,
        ShuffleConvs_0_Downs_13_we0,
        ShuffleConvs_0_Downs_13_d0,
        ShuffleConvs_0_Downs_13_q0,
        ShuffleConvs_0_Downs_13_address1,
        ShuffleConvs_0_Downs_13_ce1,
        ShuffleConvs_0_Downs_13_we1,
        ShuffleConvs_0_Downs_13_d1,
        ShuffleConvs_0_Downs_2_address0,
        ShuffleConvs_0_Downs_2_ce0,
        ShuffleConvs_0_Downs_2_we0,
        ShuffleConvs_0_Downs_2_d0,
        ShuffleConvs_0_Downs_2_q0,
        ShuffleConvs_0_Downs_2_address1,
        ShuffleConvs_0_Downs_2_ce1,
        ShuffleConvs_0_Downs_2_we1,
        ShuffleConvs_0_Downs_2_d1,
        ShuffleConvs_0_Downs_12_address0,
        ShuffleConvs_0_Downs_12_ce0,
        ShuffleConvs_0_Downs_12_we0,
        ShuffleConvs_0_Downs_12_d0,
        ShuffleConvs_0_Downs_12_q0,
        ShuffleConvs_0_Downs_12_address1,
        ShuffleConvs_0_Downs_12_ce1,
        ShuffleConvs_0_Downs_12_we1,
        ShuffleConvs_0_Downs_12_d1,
        ShuffleConvs_0_Downs_1_address0,
        ShuffleConvs_0_Downs_1_ce0,
        ShuffleConvs_0_Downs_1_we0,
        ShuffleConvs_0_Downs_1_d0,
        ShuffleConvs_0_Downs_1_q0,
        ShuffleConvs_0_Downs_1_address1,
        ShuffleConvs_0_Downs_1_ce1,
        ShuffleConvs_0_Downs_1_we1,
        ShuffleConvs_0_Downs_1_d1,
        ShuffleConvs_0_Downs_10_address0,
        ShuffleConvs_0_Downs_10_ce0,
        ShuffleConvs_0_Downs_10_we0,
        ShuffleConvs_0_Downs_10_d0,
        ShuffleConvs_0_Downs_10_q0,
        ShuffleConvs_0_Downs_10_address1,
        ShuffleConvs_0_Downs_10_ce1,
        ShuffleConvs_0_Downs_10_we1,
        ShuffleConvs_0_Downs_10_d1,
        ShuffleConvs_0_Downs_address0,
        ShuffleConvs_0_Downs_ce0,
        ShuffleConvs_0_Downs_we0,
        ShuffleConvs_0_Downs_d0,
        ShuffleConvs_0_Downs_q0,
        ShuffleConvs_0_Downs_address1,
        ShuffleConvs_0_Downs_ce1,
        ShuffleConvs_0_Downs_we1,
        ShuffleConvs_0_Downs_d1,
        ShuffleConvs_0_Downs_9_address0,
        ShuffleConvs_0_Downs_9_ce0,
        ShuffleConvs_0_Downs_9_we0,
        ShuffleConvs_0_Downs_9_d0,
        ShuffleConvs_0_Downs_9_q0,
        ShuffleConvs_0_Downs_9_address1,
        ShuffleConvs_0_Downs_9_ce1,
        ShuffleConvs_0_Downs_9_we1,
        ShuffleConvs_0_Downs_9_d1,
        ShuffleConvs_0_Downs_21_address0,
        ShuffleConvs_0_Downs_21_ce0,
        ShuffleConvs_0_Downs_21_we0,
        ShuffleConvs_0_Downs_21_d0,
        ShuffleConvs_0_Downs_21_q0,
        ShuffleConvs_0_Downs_21_address1,
        ShuffleConvs_0_Downs_21_ce1,
        ShuffleConvs_0_Downs_21_we1,
        ShuffleConvs_0_Downs_21_d1,
        ShuffleConvs_0_Downs_8_address0,
        ShuffleConvs_0_Downs_8_ce0,
        ShuffleConvs_0_Downs_8_we0,
        ShuffleConvs_0_Downs_8_d0,
        ShuffleConvs_0_Downs_8_q0,
        ShuffleConvs_0_Downs_8_address1,
        ShuffleConvs_0_Downs_8_ce1,
        ShuffleConvs_0_Downs_8_we1,
        ShuffleConvs_0_Downs_8_d1,
        ShuffleConvs_0_Downs_20_address0,
        ShuffleConvs_0_Downs_20_ce0,
        ShuffleConvs_0_Downs_20_we0,
        ShuffleConvs_0_Downs_20_d0,
        ShuffleConvs_0_Downs_20_q0,
        ShuffleConvs_0_Downs_20_address1,
        ShuffleConvs_0_Downs_20_ce1,
        ShuffleConvs_0_Downs_20_we1,
        ShuffleConvs_0_Downs_20_d1,
        ShuffleConvs_0_Downs_7_address0,
        ShuffleConvs_0_Downs_7_ce0,
        ShuffleConvs_0_Downs_7_we0,
        ShuffleConvs_0_Downs_7_d0,
        ShuffleConvs_0_Downs_7_q0,
        ShuffleConvs_0_Downs_7_address1,
        ShuffleConvs_0_Downs_7_ce1,
        ShuffleConvs_0_Downs_7_we1,
        ShuffleConvs_0_Downs_7_d1
);

parameter    ap_ST_fsm_state1 = 17'd1;
parameter    ap_ST_fsm_pp0_stage0 = 17'd2;
parameter    ap_ST_fsm_state5 = 17'd4;
parameter    ap_ST_fsm_state6 = 17'd8;
parameter    ap_ST_fsm_state7 = 17'd16;
parameter    ap_ST_fsm_state8 = 17'd32;
parameter    ap_ST_fsm_state9 = 17'd64;
parameter    ap_ST_fsm_state10 = 17'd128;
parameter    ap_ST_fsm_state11 = 17'd256;
parameter    ap_ST_fsm_state12 = 17'd512;
parameter    ap_ST_fsm_state13 = 17'd1024;
parameter    ap_ST_fsm_state14 = 17'd2048;
parameter    ap_ST_fsm_state15 = 17'd4096;
parameter    ap_ST_fsm_state16 = 17'd8192;
parameter    ap_ST_fsm_state17 = 17'd16384;
parameter    ap_ST_fsm_pp1_stage0 = 17'd32768;
parameter    ap_ST_fsm_state22 = 17'd65536;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [4:0] weight_0_V_address0;
output   weight_0_V_ce0;
input  [7:0] weight_0_V_q0;
output  [4:0] weight_1_V_address0;
output   weight_1_V_ce0;
input  [7:0] weight_1_V_q0;
output  [4:0] weight_2_V_address0;
output   weight_2_V_ce0;
input  [7:0] weight_2_V_q0;
output  [4:0] weight_3_V_address0;
output   weight_3_V_ce0;
input  [7:0] weight_3_V_q0;
output  [4:0] weight_4_V_address0;
output   weight_4_V_ce0;
input  [7:0] weight_4_V_q0;
output  [4:0] weight_5_V_address0;
output   weight_5_V_ce0;
input  [7:0] weight_5_V_q0;
output  [4:0] weight_6_V_address0;
output   weight_6_V_ce0;
input  [7:0] weight_6_V_q0;
output  [4:0] weight_7_V_address0;
output   weight_7_V_ce0;
input  [7:0] weight_7_V_q0;
output  [4:0] weight_8_V_address0;
output   weight_8_V_ce0;
input  [7:0] weight_8_V_q0;
output  [4:0] weight_9_V_address0;
output   weight_9_V_ce0;
input  [7:0] weight_9_V_q0;
output  [4:0] weight_10_V_address0;
output   weight_10_V_ce0;
input  [7:0] weight_10_V_q0;
output  [4:0] weight_11_V_address0;
output   weight_11_V_ce0;
input  [7:0] weight_11_V_q0;
output  [4:0] weight_12_V_address0;
output   weight_12_V_ce0;
input  [7:0] weight_12_V_q0;
output  [4:0] weight_13_V_address0;
output   weight_13_V_ce0;
input  [7:0] weight_13_V_q0;
output  [4:0] weight_14_V_address0;
output   weight_14_V_ce0;
input  [7:0] weight_14_V_q0;
output  [4:0] weight_15_V_address0;
output   weight_15_V_ce0;
input  [7:0] weight_15_V_q0;
output  [4:0] weight_16_V_address0;
output   weight_16_V_ce0;
input  [7:0] weight_16_V_q0;
output  [4:0] weight_17_V_address0;
output   weight_17_V_ce0;
input  [7:0] weight_17_V_q0;
output  [4:0] weight_18_V_address0;
output   weight_18_V_ce0;
input  [7:0] weight_18_V_q0;
output  [4:0] weight_19_V_address0;
output   weight_19_V_ce0;
input  [7:0] weight_19_V_q0;
output  [4:0] weight_20_V_address0;
output   weight_20_V_ce0;
input  [7:0] weight_20_V_q0;
output  [4:0] weight_21_V_address0;
output   weight_21_V_ce0;
input  [7:0] weight_21_V_q0;
output  [4:0] weight_22_V_address0;
output   weight_22_V_ce0;
input  [7:0] weight_22_V_q0;
output  [4:0] weight_23_V_address0;
output   weight_23_V_ce0;
input  [7:0] weight_23_V_q0;
output  [4:0] bias_V_address0;
output   bias_V_ce0;
input  [7:0] bias_V_q0;
output  [11:0] conv1_output_p_V_0_address0;
output   conv1_output_p_V_0_ce0;
input  [7:0] conv1_output_p_V_0_q0;
output  [11:0] conv1_output_p_V_1_address0;
output   conv1_output_p_V_1_ce0;
input  [7:0] conv1_output_p_V_1_q0;
output  [11:0] conv1_output_p_V_2_address0;
output   conv1_output_p_V_2_ce0;
input  [7:0] conv1_output_p_V_2_q0;
output  [11:0] conv1_output_p_V_3_address0;
output   conv1_output_p_V_3_ce0;
input  [7:0] conv1_output_p_V_3_q0;
output  [11:0] conv1_output_p_V_4_address0;
output   conv1_output_p_V_4_ce0;
input  [7:0] conv1_output_p_V_4_q0;
output  [11:0] conv1_output_p_V_5_address0;
output   conv1_output_p_V_5_ce0;
input  [7:0] conv1_output_p_V_5_q0;
output  [11:0] conv1_output_p_V_6_address0;
output   conv1_output_p_V_6_ce0;
input  [7:0] conv1_output_p_V_6_q0;
output  [11:0] conv1_output_p_V_7_address0;
output   conv1_output_p_V_7_ce0;
input  [7:0] conv1_output_p_V_7_q0;
output  [11:0] conv1_output_p_V_8_address0;
output   conv1_output_p_V_8_ce0;
input  [7:0] conv1_output_p_V_8_q0;
output  [11:0] conv1_output_p_V_9_address0;
output   conv1_output_p_V_9_ce0;
input  [7:0] conv1_output_p_V_9_q0;
output  [11:0] conv1_output_p_V_10_address0;
output   conv1_output_p_V_10_ce0;
input  [7:0] conv1_output_p_V_10_q0;
output  [11:0] conv1_output_p_V_11_address0;
output   conv1_output_p_V_11_ce0;
input  [7:0] conv1_output_p_V_11_q0;
output  [10:0] ShuffleConvs_0_Downs_23_address0;
output   ShuffleConvs_0_Downs_23_ce0;
output   ShuffleConvs_0_Downs_23_we0;
output  [7:0] ShuffleConvs_0_Downs_23_d0;
input  [7:0] ShuffleConvs_0_Downs_23_q0;
output  [10:0] ShuffleConvs_0_Downs_23_address1;
output   ShuffleConvs_0_Downs_23_ce1;
output   ShuffleConvs_0_Downs_23_we1;
output  [7:0] ShuffleConvs_0_Downs_23_d1;
output  [10:0] ShuffleConvs_0_Downs_19_address0;
output   ShuffleConvs_0_Downs_19_ce0;
output   ShuffleConvs_0_Downs_19_we0;
output  [7:0] ShuffleConvs_0_Downs_19_d0;
input  [7:0] ShuffleConvs_0_Downs_19_q0;
output  [10:0] ShuffleConvs_0_Downs_19_address1;
output   ShuffleConvs_0_Downs_19_ce1;
output   ShuffleConvs_0_Downs_19_we1;
output  [7:0] ShuffleConvs_0_Downs_19_d1;
output  [10:0] ShuffleConvs_0_Downs_22_address0;
output   ShuffleConvs_0_Downs_22_ce0;
output   ShuffleConvs_0_Downs_22_we0;
output  [7:0] ShuffleConvs_0_Downs_22_d0;
input  [7:0] ShuffleConvs_0_Downs_22_q0;
output  [10:0] ShuffleConvs_0_Downs_22_address1;
output   ShuffleConvs_0_Downs_22_ce1;
output   ShuffleConvs_0_Downs_22_we1;
output  [7:0] ShuffleConvs_0_Downs_22_d1;
output  [10:0] ShuffleConvs_0_Downs_18_address0;
output   ShuffleConvs_0_Downs_18_ce0;
output   ShuffleConvs_0_Downs_18_we0;
output  [7:0] ShuffleConvs_0_Downs_18_d0;
input  [7:0] ShuffleConvs_0_Downs_18_q0;
output  [10:0] ShuffleConvs_0_Downs_18_address1;
output   ShuffleConvs_0_Downs_18_ce1;
output   ShuffleConvs_0_Downs_18_we1;
output  [7:0] ShuffleConvs_0_Downs_18_d1;
output  [10:0] ShuffleConvs_0_Downs_11_address0;
output   ShuffleConvs_0_Downs_11_ce0;
output   ShuffleConvs_0_Downs_11_we0;
output  [7:0] ShuffleConvs_0_Downs_11_d0;
input  [7:0] ShuffleConvs_0_Downs_11_q0;
output  [10:0] ShuffleConvs_0_Downs_11_address1;
output   ShuffleConvs_0_Downs_11_ce1;
output   ShuffleConvs_0_Downs_11_we1;
output  [7:0] ShuffleConvs_0_Downs_11_d1;
output  [10:0] ShuffleConvs_0_Downs_17_address0;
output   ShuffleConvs_0_Downs_17_ce0;
output   ShuffleConvs_0_Downs_17_we0;
output  [7:0] ShuffleConvs_0_Downs_17_d0;
input  [7:0] ShuffleConvs_0_Downs_17_q0;
output  [10:0] ShuffleConvs_0_Downs_17_address1;
output   ShuffleConvs_0_Downs_17_ce1;
output   ShuffleConvs_0_Downs_17_we1;
output  [7:0] ShuffleConvs_0_Downs_17_d1;
output  [10:0] ShuffleConvs_0_Downs_6_address0;
output   ShuffleConvs_0_Downs_6_ce0;
output   ShuffleConvs_0_Downs_6_we0;
output  [7:0] ShuffleConvs_0_Downs_6_d0;
input  [7:0] ShuffleConvs_0_Downs_6_q0;
output  [10:0] ShuffleConvs_0_Downs_6_address1;
output   ShuffleConvs_0_Downs_6_ce1;
output   ShuffleConvs_0_Downs_6_we1;
output  [7:0] ShuffleConvs_0_Downs_6_d1;
output  [10:0] ShuffleConvs_0_Downs_16_address0;
output   ShuffleConvs_0_Downs_16_ce0;
output   ShuffleConvs_0_Downs_16_we0;
output  [7:0] ShuffleConvs_0_Downs_16_d0;
input  [7:0] ShuffleConvs_0_Downs_16_q0;
output  [10:0] ShuffleConvs_0_Downs_16_address1;
output   ShuffleConvs_0_Downs_16_ce1;
output   ShuffleConvs_0_Downs_16_we1;
output  [7:0] ShuffleConvs_0_Downs_16_d1;
output  [10:0] ShuffleConvs_0_Downs_5_address0;
output   ShuffleConvs_0_Downs_5_ce0;
output   ShuffleConvs_0_Downs_5_we0;
output  [7:0] ShuffleConvs_0_Downs_5_d0;
input  [7:0] ShuffleConvs_0_Downs_5_q0;
output  [10:0] ShuffleConvs_0_Downs_5_address1;
output   ShuffleConvs_0_Downs_5_ce1;
output   ShuffleConvs_0_Downs_5_we1;
output  [7:0] ShuffleConvs_0_Downs_5_d1;
output  [10:0] ShuffleConvs_0_Downs_15_address0;
output   ShuffleConvs_0_Downs_15_ce0;
output   ShuffleConvs_0_Downs_15_we0;
output  [7:0] ShuffleConvs_0_Downs_15_d0;
input  [7:0] ShuffleConvs_0_Downs_15_q0;
output  [10:0] ShuffleConvs_0_Downs_15_address1;
output   ShuffleConvs_0_Downs_15_ce1;
output   ShuffleConvs_0_Downs_15_we1;
output  [7:0] ShuffleConvs_0_Downs_15_d1;
output  [10:0] ShuffleConvs_0_Downs_4_address0;
output   ShuffleConvs_0_Downs_4_ce0;
output   ShuffleConvs_0_Downs_4_we0;
output  [7:0] ShuffleConvs_0_Downs_4_d0;
input  [7:0] ShuffleConvs_0_Downs_4_q0;
output  [10:0] ShuffleConvs_0_Downs_4_address1;
output   ShuffleConvs_0_Downs_4_ce1;
output   ShuffleConvs_0_Downs_4_we1;
output  [7:0] ShuffleConvs_0_Downs_4_d1;
output  [10:0] ShuffleConvs_0_Downs_14_address0;
output   ShuffleConvs_0_Downs_14_ce0;
output   ShuffleConvs_0_Downs_14_we0;
output  [7:0] ShuffleConvs_0_Downs_14_d0;
input  [7:0] ShuffleConvs_0_Downs_14_q0;
output  [10:0] ShuffleConvs_0_Downs_14_address1;
output   ShuffleConvs_0_Downs_14_ce1;
output   ShuffleConvs_0_Downs_14_we1;
output  [7:0] ShuffleConvs_0_Downs_14_d1;
output  [10:0] ShuffleConvs_0_Downs_3_address0;
output   ShuffleConvs_0_Downs_3_ce0;
output   ShuffleConvs_0_Downs_3_we0;
output  [7:0] ShuffleConvs_0_Downs_3_d0;
input  [7:0] ShuffleConvs_0_Downs_3_q0;
output  [10:0] ShuffleConvs_0_Downs_3_address1;
output   ShuffleConvs_0_Downs_3_ce1;
output   ShuffleConvs_0_Downs_3_we1;
output  [7:0] ShuffleConvs_0_Downs_3_d1;
output  [10:0] ShuffleConvs_0_Downs_13_address0;
output   ShuffleConvs_0_Downs_13_ce0;
output   ShuffleConvs_0_Downs_13_we0;
output  [7:0] ShuffleConvs_0_Downs_13_d0;
input  [7:0] ShuffleConvs_0_Downs_13_q0;
output  [10:0] ShuffleConvs_0_Downs_13_address1;
output   ShuffleConvs_0_Downs_13_ce1;
output   ShuffleConvs_0_Downs_13_we1;
output  [7:0] ShuffleConvs_0_Downs_13_d1;
output  [10:0] ShuffleConvs_0_Downs_2_address0;
output   ShuffleConvs_0_Downs_2_ce0;
output   ShuffleConvs_0_Downs_2_we0;
output  [7:0] ShuffleConvs_0_Downs_2_d0;
input  [7:0] ShuffleConvs_0_Downs_2_q0;
output  [10:0] ShuffleConvs_0_Downs_2_address1;
output   ShuffleConvs_0_Downs_2_ce1;
output   ShuffleConvs_0_Downs_2_we1;
output  [7:0] ShuffleConvs_0_Downs_2_d1;
output  [10:0] ShuffleConvs_0_Downs_12_address0;
output   ShuffleConvs_0_Downs_12_ce0;
output   ShuffleConvs_0_Downs_12_we0;
output  [7:0] ShuffleConvs_0_Downs_12_d0;
input  [7:0] ShuffleConvs_0_Downs_12_q0;
output  [10:0] ShuffleConvs_0_Downs_12_address1;
output   ShuffleConvs_0_Downs_12_ce1;
output   ShuffleConvs_0_Downs_12_we1;
output  [7:0] ShuffleConvs_0_Downs_12_d1;
output  [10:0] ShuffleConvs_0_Downs_1_address0;
output   ShuffleConvs_0_Downs_1_ce0;
output   ShuffleConvs_0_Downs_1_we0;
output  [7:0] ShuffleConvs_0_Downs_1_d0;
input  [7:0] ShuffleConvs_0_Downs_1_q0;
output  [10:0] ShuffleConvs_0_Downs_1_address1;
output   ShuffleConvs_0_Downs_1_ce1;
output   ShuffleConvs_0_Downs_1_we1;
output  [7:0] ShuffleConvs_0_Downs_1_d1;
output  [10:0] ShuffleConvs_0_Downs_10_address0;
output   ShuffleConvs_0_Downs_10_ce0;
output   ShuffleConvs_0_Downs_10_we0;
output  [7:0] ShuffleConvs_0_Downs_10_d0;
input  [7:0] ShuffleConvs_0_Downs_10_q0;
output  [10:0] ShuffleConvs_0_Downs_10_address1;
output   ShuffleConvs_0_Downs_10_ce1;
output   ShuffleConvs_0_Downs_10_we1;
output  [7:0] ShuffleConvs_0_Downs_10_d1;
output  [10:0] ShuffleConvs_0_Downs_address0;
output   ShuffleConvs_0_Downs_ce0;
output   ShuffleConvs_0_Downs_we0;
output  [7:0] ShuffleConvs_0_Downs_d0;
input  [7:0] ShuffleConvs_0_Downs_q0;
output  [10:0] ShuffleConvs_0_Downs_address1;
output   ShuffleConvs_0_Downs_ce1;
output   ShuffleConvs_0_Downs_we1;
output  [7:0] ShuffleConvs_0_Downs_d1;
output  [10:0] ShuffleConvs_0_Downs_9_address0;
output   ShuffleConvs_0_Downs_9_ce0;
output   ShuffleConvs_0_Downs_9_we0;
output  [7:0] ShuffleConvs_0_Downs_9_d0;
input  [7:0] ShuffleConvs_0_Downs_9_q0;
output  [10:0] ShuffleConvs_0_Downs_9_address1;
output   ShuffleConvs_0_Downs_9_ce1;
output   ShuffleConvs_0_Downs_9_we1;
output  [7:0] ShuffleConvs_0_Downs_9_d1;
output  [10:0] ShuffleConvs_0_Downs_21_address0;
output   ShuffleConvs_0_Downs_21_ce0;
output   ShuffleConvs_0_Downs_21_we0;
output  [7:0] ShuffleConvs_0_Downs_21_d0;
input  [7:0] ShuffleConvs_0_Downs_21_q0;
output  [10:0] ShuffleConvs_0_Downs_21_address1;
output   ShuffleConvs_0_Downs_21_ce1;
output   ShuffleConvs_0_Downs_21_we1;
output  [7:0] ShuffleConvs_0_Downs_21_d1;
output  [10:0] ShuffleConvs_0_Downs_8_address0;
output   ShuffleConvs_0_Downs_8_ce0;
output   ShuffleConvs_0_Downs_8_we0;
output  [7:0] ShuffleConvs_0_Downs_8_d0;
input  [7:0] ShuffleConvs_0_Downs_8_q0;
output  [10:0] ShuffleConvs_0_Downs_8_address1;
output   ShuffleConvs_0_Downs_8_ce1;
output   ShuffleConvs_0_Downs_8_we1;
output  [7:0] ShuffleConvs_0_Downs_8_d1;
output  [10:0] ShuffleConvs_0_Downs_20_address0;
output   ShuffleConvs_0_Downs_20_ce0;
output   ShuffleConvs_0_Downs_20_we0;
output  [7:0] ShuffleConvs_0_Downs_20_d0;
input  [7:0] ShuffleConvs_0_Downs_20_q0;
output  [10:0] ShuffleConvs_0_Downs_20_address1;
output   ShuffleConvs_0_Downs_20_ce1;
output   ShuffleConvs_0_Downs_20_we1;
output  [7:0] ShuffleConvs_0_Downs_20_d1;
output  [10:0] ShuffleConvs_0_Downs_7_address0;
output   ShuffleConvs_0_Downs_7_ce0;
output   ShuffleConvs_0_Downs_7_we0;
output  [7:0] ShuffleConvs_0_Downs_7_d0;
input  [7:0] ShuffleConvs_0_Downs_7_q0;
output  [10:0] ShuffleConvs_0_Downs_7_address1;
output   ShuffleConvs_0_Downs_7_ce1;
output   ShuffleConvs_0_Downs_7_we1;
output  [7:0] ShuffleConvs_0_Downs_7_d1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg weight_0_V_ce0;
reg weight_1_V_ce0;
reg weight_2_V_ce0;
reg weight_3_V_ce0;
reg weight_4_V_ce0;
reg weight_5_V_ce0;
reg weight_6_V_ce0;
reg weight_7_V_ce0;
reg weight_8_V_ce0;
reg weight_9_V_ce0;
reg weight_10_V_ce0;
reg weight_11_V_ce0;
reg weight_12_V_ce0;
reg weight_13_V_ce0;
reg weight_14_V_ce0;
reg weight_15_V_ce0;
reg weight_16_V_ce0;
reg weight_17_V_ce0;
reg weight_18_V_ce0;
reg weight_19_V_ce0;
reg weight_20_V_ce0;
reg weight_21_V_ce0;
reg weight_22_V_ce0;
reg weight_23_V_ce0;
reg bias_V_ce0;
reg conv1_output_p_V_0_ce0;
reg conv1_output_p_V_1_ce0;
reg conv1_output_p_V_2_ce0;
reg conv1_output_p_V_3_ce0;
reg conv1_output_p_V_4_ce0;
reg conv1_output_p_V_5_ce0;
reg conv1_output_p_V_6_ce0;
reg conv1_output_p_V_7_ce0;
reg conv1_output_p_V_8_ce0;
reg conv1_output_p_V_9_ce0;
reg conv1_output_p_V_10_ce0;
reg conv1_output_p_V_11_ce0;
reg[10:0] ShuffleConvs_0_Downs_23_address0;
reg ShuffleConvs_0_Downs_23_ce0;
reg ShuffleConvs_0_Downs_23_we0;
reg[7:0] ShuffleConvs_0_Downs_23_d0;
reg ShuffleConvs_0_Downs_23_ce1;
reg ShuffleConvs_0_Downs_23_we1;
reg[10:0] ShuffleConvs_0_Downs_19_address0;
reg ShuffleConvs_0_Downs_19_ce0;
reg ShuffleConvs_0_Downs_19_we0;
reg[7:0] ShuffleConvs_0_Downs_19_d0;
reg ShuffleConvs_0_Downs_19_ce1;
reg ShuffleConvs_0_Downs_19_we1;
reg[10:0] ShuffleConvs_0_Downs_22_address0;
reg ShuffleConvs_0_Downs_22_ce0;
reg ShuffleConvs_0_Downs_22_we0;
reg[7:0] ShuffleConvs_0_Downs_22_d0;
reg ShuffleConvs_0_Downs_22_ce1;
reg ShuffleConvs_0_Downs_22_we1;
reg[10:0] ShuffleConvs_0_Downs_18_address0;
reg ShuffleConvs_0_Downs_18_ce0;
reg ShuffleConvs_0_Downs_18_we0;
reg[7:0] ShuffleConvs_0_Downs_18_d0;
reg ShuffleConvs_0_Downs_18_ce1;
reg ShuffleConvs_0_Downs_18_we1;
reg[10:0] ShuffleConvs_0_Downs_11_address0;
reg ShuffleConvs_0_Downs_11_ce0;
reg ShuffleConvs_0_Downs_11_we0;
reg[7:0] ShuffleConvs_0_Downs_11_d0;
reg ShuffleConvs_0_Downs_11_ce1;
reg ShuffleConvs_0_Downs_11_we1;
reg[10:0] ShuffleConvs_0_Downs_17_address0;
reg ShuffleConvs_0_Downs_17_ce0;
reg ShuffleConvs_0_Downs_17_we0;
reg[7:0] ShuffleConvs_0_Downs_17_d0;
reg ShuffleConvs_0_Downs_17_ce1;
reg ShuffleConvs_0_Downs_17_we1;
reg[10:0] ShuffleConvs_0_Downs_6_address0;
reg ShuffleConvs_0_Downs_6_ce0;
reg ShuffleConvs_0_Downs_6_we0;
reg[7:0] ShuffleConvs_0_Downs_6_d0;
reg ShuffleConvs_0_Downs_6_ce1;
reg ShuffleConvs_0_Downs_6_we1;
reg[10:0] ShuffleConvs_0_Downs_16_address0;
reg ShuffleConvs_0_Downs_16_ce0;
reg ShuffleConvs_0_Downs_16_we0;
reg[7:0] ShuffleConvs_0_Downs_16_d0;
reg ShuffleConvs_0_Downs_16_ce1;
reg ShuffleConvs_0_Downs_16_we1;
reg[10:0] ShuffleConvs_0_Downs_5_address0;
reg ShuffleConvs_0_Downs_5_ce0;
reg ShuffleConvs_0_Downs_5_we0;
reg[7:0] ShuffleConvs_0_Downs_5_d0;
reg ShuffleConvs_0_Downs_5_ce1;
reg ShuffleConvs_0_Downs_5_we1;
reg[10:0] ShuffleConvs_0_Downs_15_address0;
reg ShuffleConvs_0_Downs_15_ce0;
reg ShuffleConvs_0_Downs_15_we0;
reg[7:0] ShuffleConvs_0_Downs_15_d0;
reg ShuffleConvs_0_Downs_15_ce1;
reg ShuffleConvs_0_Downs_15_we1;
reg[10:0] ShuffleConvs_0_Downs_4_address0;
reg ShuffleConvs_0_Downs_4_ce0;
reg ShuffleConvs_0_Downs_4_we0;
reg[7:0] ShuffleConvs_0_Downs_4_d0;
reg ShuffleConvs_0_Downs_4_ce1;
reg ShuffleConvs_0_Downs_4_we1;
reg[10:0] ShuffleConvs_0_Downs_14_address0;
reg ShuffleConvs_0_Downs_14_ce0;
reg ShuffleConvs_0_Downs_14_we0;
reg[7:0] ShuffleConvs_0_Downs_14_d0;
reg ShuffleConvs_0_Downs_14_ce1;
reg ShuffleConvs_0_Downs_14_we1;
reg[10:0] ShuffleConvs_0_Downs_3_address0;
reg ShuffleConvs_0_Downs_3_ce0;
reg ShuffleConvs_0_Downs_3_we0;
reg[7:0] ShuffleConvs_0_Downs_3_d0;
reg ShuffleConvs_0_Downs_3_ce1;
reg ShuffleConvs_0_Downs_3_we1;
reg[10:0] ShuffleConvs_0_Downs_13_address0;
reg ShuffleConvs_0_Downs_13_ce0;
reg ShuffleConvs_0_Downs_13_we0;
reg[7:0] ShuffleConvs_0_Downs_13_d0;
reg ShuffleConvs_0_Downs_13_ce1;
reg ShuffleConvs_0_Downs_13_we1;
reg[10:0] ShuffleConvs_0_Downs_2_address0;
reg ShuffleConvs_0_Downs_2_ce0;
reg ShuffleConvs_0_Downs_2_we0;
reg[7:0] ShuffleConvs_0_Downs_2_d0;
reg ShuffleConvs_0_Downs_2_ce1;
reg ShuffleConvs_0_Downs_2_we1;
reg[10:0] ShuffleConvs_0_Downs_12_address0;
reg ShuffleConvs_0_Downs_12_ce0;
reg ShuffleConvs_0_Downs_12_we0;
reg[7:0] ShuffleConvs_0_Downs_12_d0;
reg ShuffleConvs_0_Downs_12_ce1;
reg ShuffleConvs_0_Downs_12_we1;
reg[10:0] ShuffleConvs_0_Downs_1_address0;
reg ShuffleConvs_0_Downs_1_ce0;
reg ShuffleConvs_0_Downs_1_we0;
reg[7:0] ShuffleConvs_0_Downs_1_d0;
reg ShuffleConvs_0_Downs_1_ce1;
reg ShuffleConvs_0_Downs_1_we1;
reg[10:0] ShuffleConvs_0_Downs_10_address0;
reg ShuffleConvs_0_Downs_10_ce0;
reg ShuffleConvs_0_Downs_10_we0;
reg[7:0] ShuffleConvs_0_Downs_10_d0;
reg ShuffleConvs_0_Downs_10_ce1;
reg ShuffleConvs_0_Downs_10_we1;
reg[10:0] ShuffleConvs_0_Downs_address0;
reg ShuffleConvs_0_Downs_ce0;
reg ShuffleConvs_0_Downs_we0;
reg[7:0] ShuffleConvs_0_Downs_d0;
reg ShuffleConvs_0_Downs_ce1;
reg ShuffleConvs_0_Downs_we1;
reg[10:0] ShuffleConvs_0_Downs_9_address0;
reg ShuffleConvs_0_Downs_9_ce0;
reg ShuffleConvs_0_Downs_9_we0;
reg[7:0] ShuffleConvs_0_Downs_9_d0;
reg ShuffleConvs_0_Downs_9_ce1;
reg ShuffleConvs_0_Downs_9_we1;
reg[10:0] ShuffleConvs_0_Downs_21_address0;
reg ShuffleConvs_0_Downs_21_ce0;
reg ShuffleConvs_0_Downs_21_we0;
reg[7:0] ShuffleConvs_0_Downs_21_d0;
reg ShuffleConvs_0_Downs_21_ce1;
reg ShuffleConvs_0_Downs_21_we1;
reg[10:0] ShuffleConvs_0_Downs_8_address0;
reg ShuffleConvs_0_Downs_8_ce0;
reg ShuffleConvs_0_Downs_8_we0;
reg[7:0] ShuffleConvs_0_Downs_8_d0;
reg ShuffleConvs_0_Downs_8_ce1;
reg ShuffleConvs_0_Downs_8_we1;
reg[10:0] ShuffleConvs_0_Downs_20_address0;
reg ShuffleConvs_0_Downs_20_ce0;
reg ShuffleConvs_0_Downs_20_we0;
reg[7:0] ShuffleConvs_0_Downs_20_d0;
reg ShuffleConvs_0_Downs_20_ce1;
reg ShuffleConvs_0_Downs_20_we1;
reg[10:0] ShuffleConvs_0_Downs_7_address0;
reg ShuffleConvs_0_Downs_7_ce0;
reg ShuffleConvs_0_Downs_7_we0;
reg[7:0] ShuffleConvs_0_Downs_7_d0;
reg ShuffleConvs_0_Downs_7_ce1;
reg ShuffleConvs_0_Downs_7_we1;

(* fsm_encoding = "none" *) reg   [16:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [14:0] indvar_flatten1_reg_1474;
reg   [4:0] co_reg_1485;
reg   [11:0] indvar_flatten_reg_1497;
reg   [5:0] h_reg_1508;
reg   [5:0] w_reg_1520;
reg   [14:0] indvar_flatten2_reg_1579;
reg   [4:0] co4_reg_1590;
reg   [11:0] indvar_flatten3_reg_1602;
reg   [5:0] h5_reg_1613;
reg   [5:0] w6_reg_1625;
wire   [0:0] exitcond_flatten_fu_1745_p2;
reg   [0:0] exitcond_flatten_reg_8179;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    ap_block_pp0_stage0_flag00011001;
reg   [0:0] ap_reg_pp0_iter1_exitcond_flatten_reg_8179;
wire   [14:0] indvar_flatten_next1_fu_1751_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] exitcond_flatten5_fu_1757_p2;
reg   [0:0] exitcond_flatten5_reg_8188;
wire   [11:0] indvar_flatten_next_fu_1769_p3;
wire   [4:0] co_cast_mid2_v_fu_1790_p3;
reg   [4:0] co_cast_mid2_v_reg_8201;
reg    ap_enable_reg_pp0_iter1;
wire   [5:0] w_mid2_fu_1830_p3;
reg   [5:0] w_mid2_reg_8206;
wire   [5:0] h_cast_mid2_fu_1838_p3;
reg   [5:0] h_cast_mid2_reg_8212;
wire   [5:0] w_17_fu_1911_p2;
reg    ap_enable_reg_pp0_iter2;
wire   [10:0] h1_cast_cast_fu_1916_p1;
reg   [10:0] h1_cast_cast_reg_8229;
wire    ap_CS_fsm_state6;
wire   [11:0] tmp_369_fu_1944_p2;
reg   [11:0] tmp_369_reg_8234;
wire   [0:0] exitcond10_fu_1950_p2;
wire   [12:0] w2_cast_cast6_fu_1956_p1;
reg   [12:0] w2_cast_cast6_reg_8243;
wire    ap_CS_fsm_state7;
reg   [10:0] ShuffleConvs_0_Downs_95_reg_8248;
reg   [10:0] ShuffleConvs_0_Downs_96_reg_8253;
reg   [10:0] ShuffleConvs_0_Downs_97_reg_8258;
reg   [10:0] ShuffleConvs_0_Downs_98_reg_8263;
reg   [10:0] ShuffleConvs_0_Downs_99_reg_8268;
reg   [10:0] ShuffleConvs_0_Downs_100_reg_8273;
reg   [10:0] ShuffleConvs_0_Downs_101_reg_8278;
reg   [10:0] ShuffleConvs_0_Downs_102_reg_8283;
reg   [10:0] ShuffleConvs_0_Downs_103_reg_8288;
reg   [10:0] ShuffleConvs_0_Downs_104_reg_8293;
reg   [10:0] ShuffleConvs_0_Downs_105_reg_8298;
reg   [10:0] ShuffleConvs_0_Downs_106_reg_8303;
reg   [10:0] ShuffleConvs_0_Downs_107_reg_8308;
reg   [10:0] ShuffleConvs_0_Downs_108_reg_8313;
reg   [10:0] ShuffleConvs_0_Downs_109_reg_8318;
reg   [10:0] ShuffleConvs_0_Downs_110_reg_8323;
reg   [10:0] ShuffleConvs_0_Downs_111_reg_8328;
reg   [10:0] ShuffleConvs_0_Downs_112_reg_8333;
reg   [10:0] ShuffleConvs_0_Downs_113_reg_8338;
reg   [10:0] ShuffleConvs_0_Downs_114_reg_8343;
reg   [10:0] ShuffleConvs_0_Downs_115_reg_8348;
reg   [10:0] ShuffleConvs_0_Downs_116_reg_8353;
reg   [10:0] ShuffleConvs_0_Downs_117_reg_8358;
reg   [10:0] ShuffleConvs_0_Downs_118_reg_8363;
wire   [5:0] h_7_fu_2003_p2;
wire   [0:0] exitcond11_fu_1997_p2;
reg   [4:0] weight_0_V_addr_reg_8376;
wire    ap_CS_fsm_state8;
reg   [4:0] weight_1_V_addr_reg_8381;
reg   [4:0] weight_2_V_addr_reg_8386;
reg   [4:0] weight_3_V_addr_reg_8391;
reg   [4:0] weight_4_V_addr_reg_8396;
reg   [4:0] weight_5_V_addr_reg_8401;
reg   [4:0] weight_6_V_addr_reg_8406;
reg   [4:0] weight_7_V_addr_reg_8411;
reg   [4:0] weight_8_V_addr_reg_8416;
reg   [4:0] weight_9_V_addr_reg_8421;
reg   [4:0] weight_10_V_addr_reg_8426;
reg   [4:0] weight_11_V_addr_reg_8431;
reg   [4:0] weight_12_V_addr_reg_8436;
reg   [4:0] weight_13_V_addr_reg_8441;
reg   [4:0] weight_14_V_addr_reg_8446;
reg   [4:0] weight_15_V_addr_reg_8451;
reg   [4:0] weight_16_V_addr_reg_8456;
reg   [4:0] weight_17_V_addr_reg_8461;
reg   [4:0] weight_18_V_addr_reg_8466;
reg   [4:0] weight_19_V_addr_reg_8471;
reg   [4:0] weight_20_V_addr_reg_8476;
reg   [4:0] weight_21_V_addr_reg_8481;
reg   [4:0] weight_22_V_addr_reg_8486;
reg   [4:0] weight_23_V_addr_reg_8491;
wire   [4:0] ci_5_fu_2043_p2;
reg   [4:0] ci_5_reg_8499;
wire   [10:0] next_mul_fu_2049_p2;
reg   [10:0] next_mul_reg_8504;
wire   [0:0] exitcond12_fu_2037_p2;
wire   [12:0] tmp_379_fu_2130_p2;
reg   [12:0] tmp_379_reg_8509;
wire   [5:0] w_18_fu_2135_p2;
wire    ap_CS_fsm_state9;
wire   [7:0] tmp_99_fu_2180_p14;
reg   [7:0] tmp_99_reg_8579;
wire    ap_CS_fsm_state10;
wire   [7:0] tmp_100_fu_2210_p14;
reg   [7:0] tmp_100_reg_8594;
reg   [15:0] rr_0_V_reg_8599;
wire    ap_CS_fsm_state14;
reg   [15:0] rr_1_V_reg_8604;
reg   [7:0] ShuffleConvs_0_Downs_119_reg_8609;
reg   [0:0] tmp_960_reg_8614;
reg   [7:0] ShuffleConvs_0_Downs_120_reg_8619;
reg   [0:0] tmp_965_reg_8624;
reg   [15:0] rr_0_V_58_reg_8629;
reg   [15:0] rr_1_V_58_reg_8634;
reg   [7:0] ShuffleConvs_0_Downs_121_reg_8639;
reg   [0:0] tmp_970_reg_8644;
reg   [7:0] ShuffleConvs_0_Downs_122_reg_8649;
reg   [0:0] tmp_975_reg_8654;
reg   [15:0] rr_0_V_59_reg_8659;
reg   [15:0] rr_1_V_59_reg_8664;
reg   [7:0] ShuffleConvs_0_Downs_123_reg_8669;
reg   [0:0] tmp_980_reg_8674;
reg   [7:0] ShuffleConvs_0_Downs_124_reg_8679;
reg   [0:0] tmp_985_reg_8684;
reg   [15:0] rr_0_V_60_reg_8689;
reg   [15:0] rr_1_V_60_reg_8694;
reg   [7:0] ShuffleConvs_0_Downs_125_reg_8699;
reg   [0:0] tmp_990_reg_8704;
reg   [7:0] ShuffleConvs_0_Downs_126_reg_8709;
reg   [0:0] tmp_995_reg_8714;
reg   [15:0] rr_0_V_61_reg_8719;
reg   [15:0] rr_1_V_61_reg_8724;
reg   [7:0] ShuffleConvs_0_Downs_127_reg_8729;
reg   [0:0] tmp_1000_reg_8734;
reg   [7:0] ShuffleConvs_0_Downs_128_reg_8739;
reg   [0:0] tmp_1005_reg_8744;
reg   [15:0] rr_0_V_62_reg_8749;
reg   [15:0] rr_1_V_62_reg_8754;
reg   [7:0] ShuffleConvs_0_Downs_129_reg_8759;
reg   [0:0] tmp_1010_reg_8764;
reg   [7:0] ShuffleConvs_0_Downs_130_reg_8769;
reg   [0:0] tmp_1015_reg_8774;
reg   [15:0] rr_0_V_63_reg_8779;
reg   [15:0] rr_1_V_63_reg_8784;
reg   [7:0] ShuffleConvs_0_Downs_131_reg_8789;
reg   [0:0] tmp_1020_reg_8794;
reg   [7:0] ShuffleConvs_0_Downs_132_reg_8799;
reg   [0:0] tmp_1025_reg_8804;
reg   [15:0] rr_0_V_64_reg_8809;
reg   [15:0] rr_1_V_64_reg_8814;
reg   [7:0] ShuffleConvs_0_Downs_133_reg_8819;
reg   [0:0] tmp_1030_reg_8824;
reg   [7:0] ShuffleConvs_0_Downs_134_reg_8829;
reg   [0:0] tmp_1035_reg_8834;
reg   [15:0] rr_0_V_65_reg_8839;
reg   [15:0] rr_1_V_65_reg_8844;
reg   [7:0] ShuffleConvs_0_Downs_135_reg_8849;
reg   [0:0] tmp_1040_reg_8854;
reg   [7:0] ShuffleConvs_0_Downs_136_reg_8859;
reg   [0:0] tmp_1045_reg_8864;
reg   [15:0] rr_0_V_66_reg_8869;
reg   [15:0] rr_1_V_66_reg_8874;
reg   [7:0] ShuffleConvs_0_Downs_137_reg_8879;
reg   [0:0] tmp_1050_reg_8884;
reg   [7:0] ShuffleConvs_0_Downs_138_reg_8889;
reg   [0:0] tmp_1055_reg_8894;
reg   [15:0] rr_0_V_67_reg_8899;
reg   [15:0] rr_1_V_67_reg_8904;
reg   [7:0] ShuffleConvs_0_Downs_139_reg_8909;
reg   [0:0] tmp_1060_reg_8914;
reg   [7:0] ShuffleConvs_0_Downs_140_reg_8919;
reg   [0:0] tmp_1065_reg_8924;
reg   [15:0] rr_0_V_68_reg_8929;
reg   [15:0] rr_1_V_68_reg_8934;
reg   [7:0] ShuffleConvs_0_Downs_141_reg_8939;
reg   [0:0] tmp_1070_reg_8944;
reg   [7:0] ShuffleConvs_0_Downs_142_reg_8949;
reg   [0:0] tmp_1075_reg_8954;
wire   [16:0] p_Val2_s_fu_2542_p2;
reg   [16:0] p_Val2_s_reg_8959;
wire    ap_CS_fsm_state15;
reg   [0:0] tmp_959_reg_8964;
wire   [7:0] p_Val2_13_fu_2577_p2;
reg   [7:0] p_Val2_13_reg_8970;
wire   [0:0] tmp_962_fu_2583_p3;
reg   [0:0] tmp_962_reg_8976;
wire   [0:0] carry_s_fu_2597_p2;
reg   [0:0] carry_s_reg_8982;
wire   [0:0] Range2_all_ones_fu_2613_p2;
reg   [0:0] Range2_all_ones_reg_8989;
wire   [0:0] Range1_all_ones_fu_2629_p2;
reg   [0:0] Range1_all_ones_reg_8994;
wire   [0:0] Range1_all_zeros_fu_2635_p2;
reg   [0:0] Range1_all_zeros_reg_9001;
wire   [16:0] p_Val2_14_fu_2655_p2;
reg   [16:0] p_Val2_14_reg_9006;
reg   [0:0] tmp_964_reg_9011;
wire   [7:0] p_Val2_16_fu_2690_p2;
reg   [7:0] p_Val2_16_reg_9017;
wire   [0:0] tmp_967_fu_2696_p3;
reg   [0:0] tmp_967_reg_9023;
wire   [0:0] carry_5_fu_2710_p2;
reg   [0:0] carry_5_reg_9029;
wire   [0:0] Range2_all_ones_6_fu_2726_p2;
reg   [0:0] Range2_all_ones_6_reg_9036;
wire   [0:0] Range1_all_ones_6_fu_2742_p2;
reg   [0:0] Range1_all_ones_6_reg_9041;
wire   [0:0] Range1_all_zeros_6_fu_2748_p2;
reg   [0:0] Range1_all_zeros_6_reg_9048;
wire   [16:0] p_Val2_87_1_fu_2768_p2;
reg   [16:0] p_Val2_87_1_reg_9053;
reg   [0:0] tmp_969_reg_9058;
wire   [7:0] p_Val2_89_1_fu_2803_p2;
reg   [7:0] p_Val2_89_1_reg_9064;
wire   [0:0] tmp_972_fu_2809_p3;
reg   [0:0] tmp_972_reg_9070;
wire   [0:0] carry_20_1_fu_2823_p2;
reg   [0:0] carry_20_1_reg_9076;
wire   [0:0] Range2_all_ones_1_fu_2839_p2;
reg   [0:0] Range2_all_ones_1_reg_9083;
wire   [0:0] Range1_all_ones_1_fu_2855_p2;
reg   [0:0] Range1_all_ones_1_reg_9088;
wire   [0:0] Range1_all_zeros_1_fu_2861_p2;
reg   [0:0] Range1_all_zeros_1_reg_9095;
wire   [16:0] p_Val2_92_1_fu_2881_p2;
reg   [16:0] p_Val2_92_1_reg_9100;
reg   [0:0] tmp_974_reg_9105;
wire   [7:0] p_Val2_94_1_fu_2916_p2;
reg   [7:0] p_Val2_94_1_reg_9111;
wire   [0:0] tmp_977_fu_2922_p3;
reg   [0:0] tmp_977_reg_9117;
wire   [0:0] carry_22_1_fu_2936_p2;
reg   [0:0] carry_22_1_reg_9123;
wire   [0:0] Range2_all_ones_6_1_fu_2952_p2;
reg   [0:0] Range2_all_ones_6_1_reg_9130;
wire   [0:0] Range1_all_ones_6_1_fu_2968_p2;
reg   [0:0] Range1_all_ones_6_1_reg_9135;
wire   [0:0] Range1_all_zeros_6_1_fu_2974_p2;
reg   [0:0] Range1_all_zeros_6_1_reg_9142;
wire   [16:0] p_Val2_87_2_fu_2994_p2;
reg   [16:0] p_Val2_87_2_reg_9147;
reg   [0:0] tmp_979_reg_9152;
wire   [7:0] p_Val2_89_2_fu_3029_p2;
reg   [7:0] p_Val2_89_2_reg_9158;
wire   [0:0] tmp_982_fu_3035_p3;
reg   [0:0] tmp_982_reg_9164;
wire   [0:0] carry_20_2_fu_3049_p2;
reg   [0:0] carry_20_2_reg_9170;
wire   [0:0] Range2_all_ones_2_fu_3065_p2;
reg   [0:0] Range2_all_ones_2_reg_9177;
wire   [0:0] Range1_all_ones_2_fu_3081_p2;
reg   [0:0] Range1_all_ones_2_reg_9182;
wire   [0:0] Range1_all_zeros_2_fu_3087_p2;
reg   [0:0] Range1_all_zeros_2_reg_9189;
wire   [16:0] p_Val2_92_2_fu_3107_p2;
reg   [16:0] p_Val2_92_2_reg_9194;
reg   [0:0] tmp_984_reg_9199;
wire   [7:0] p_Val2_94_2_fu_3142_p2;
reg   [7:0] p_Val2_94_2_reg_9205;
wire   [0:0] tmp_987_fu_3148_p3;
reg   [0:0] tmp_987_reg_9211;
wire   [0:0] carry_22_2_fu_3162_p2;
reg   [0:0] carry_22_2_reg_9217;
wire   [0:0] Range2_all_ones_6_2_fu_3178_p2;
reg   [0:0] Range2_all_ones_6_2_reg_9224;
wire   [0:0] Range1_all_ones_6_2_fu_3194_p2;
reg   [0:0] Range1_all_ones_6_2_reg_9229;
wire   [0:0] Range1_all_zeros_6_2_fu_3200_p2;
reg   [0:0] Range1_all_zeros_6_2_reg_9236;
wire   [16:0] p_Val2_87_3_fu_3220_p2;
reg   [16:0] p_Val2_87_3_reg_9241;
reg   [0:0] tmp_989_reg_9246;
wire   [7:0] p_Val2_89_3_fu_3255_p2;
reg   [7:0] p_Val2_89_3_reg_9252;
wire   [0:0] tmp_992_fu_3261_p3;
reg   [0:0] tmp_992_reg_9258;
wire   [0:0] carry_20_3_fu_3275_p2;
reg   [0:0] carry_20_3_reg_9264;
wire   [0:0] Range2_all_ones_3_fu_3291_p2;
reg   [0:0] Range2_all_ones_3_reg_9271;
wire   [0:0] Range1_all_ones_3_fu_3307_p2;
reg   [0:0] Range1_all_ones_3_reg_9276;
wire   [0:0] Range1_all_zeros_3_fu_3313_p2;
reg   [0:0] Range1_all_zeros_3_reg_9283;
wire   [16:0] p_Val2_92_3_fu_3333_p2;
reg   [16:0] p_Val2_92_3_reg_9288;
reg   [0:0] tmp_994_reg_9293;
wire   [7:0] p_Val2_94_3_fu_3368_p2;
reg   [7:0] p_Val2_94_3_reg_9299;
wire   [0:0] tmp_997_fu_3374_p3;
reg   [0:0] tmp_997_reg_9305;
wire   [0:0] carry_22_3_fu_3388_p2;
reg   [0:0] carry_22_3_reg_9311;
wire   [0:0] Range2_all_ones_6_3_fu_3404_p2;
reg   [0:0] Range2_all_ones_6_3_reg_9318;
wire   [0:0] Range1_all_ones_6_3_fu_3420_p2;
reg   [0:0] Range1_all_ones_6_3_reg_9323;
wire   [0:0] Range1_all_zeros_6_3_fu_3426_p2;
reg   [0:0] Range1_all_zeros_6_3_reg_9330;
wire   [16:0] p_Val2_87_4_fu_3446_p2;
reg   [16:0] p_Val2_87_4_reg_9335;
reg   [0:0] tmp_999_reg_9340;
wire   [7:0] p_Val2_89_4_fu_3481_p2;
reg   [7:0] p_Val2_89_4_reg_9346;
wire   [0:0] tmp_1002_fu_3487_p3;
reg   [0:0] tmp_1002_reg_9352;
wire   [0:0] carry_20_4_fu_3501_p2;
reg   [0:0] carry_20_4_reg_9358;
wire   [0:0] Range2_all_ones_4_fu_3517_p2;
reg   [0:0] Range2_all_ones_4_reg_9365;
wire   [0:0] Range1_all_ones_4_fu_3533_p2;
reg   [0:0] Range1_all_ones_4_reg_9370;
wire   [0:0] Range1_all_zeros_4_fu_3539_p2;
reg   [0:0] Range1_all_zeros_4_reg_9377;
wire   [16:0] p_Val2_92_4_fu_3559_p2;
reg   [16:0] p_Val2_92_4_reg_9382;
reg   [0:0] tmp_1004_reg_9387;
wire   [7:0] p_Val2_94_4_fu_3594_p2;
reg   [7:0] p_Val2_94_4_reg_9393;
wire   [0:0] tmp_1007_fu_3600_p3;
reg   [0:0] tmp_1007_reg_9399;
wire   [0:0] carry_22_4_fu_3614_p2;
reg   [0:0] carry_22_4_reg_9405;
wire   [0:0] Range2_all_ones_6_4_fu_3630_p2;
reg   [0:0] Range2_all_ones_6_4_reg_9412;
wire   [0:0] Range1_all_ones_6_4_fu_3646_p2;
reg   [0:0] Range1_all_ones_6_4_reg_9417;
wire   [0:0] Range1_all_zeros_6_4_fu_3652_p2;
reg   [0:0] Range1_all_zeros_6_4_reg_9424;
wire   [16:0] p_Val2_87_5_fu_3672_p2;
reg   [16:0] p_Val2_87_5_reg_9429;
reg   [0:0] tmp_1009_reg_9434;
wire   [7:0] p_Val2_89_5_fu_3707_p2;
reg   [7:0] p_Val2_89_5_reg_9440;
wire   [0:0] tmp_1012_fu_3713_p3;
reg   [0:0] tmp_1012_reg_9446;
wire   [0:0] carry_20_5_fu_3727_p2;
reg   [0:0] carry_20_5_reg_9452;
wire   [0:0] Range2_all_ones_5_fu_3743_p2;
reg   [0:0] Range2_all_ones_5_reg_9459;
wire   [0:0] Range1_all_ones_5_fu_3759_p2;
reg   [0:0] Range1_all_ones_5_reg_9464;
wire   [0:0] Range1_all_zeros_5_fu_3765_p2;
reg   [0:0] Range1_all_zeros_5_reg_9471;
wire   [16:0] p_Val2_92_5_fu_3785_p2;
reg   [16:0] p_Val2_92_5_reg_9476;
reg   [0:0] tmp_1014_reg_9481;
wire   [7:0] p_Val2_94_5_fu_3820_p2;
reg   [7:0] p_Val2_94_5_reg_9487;
wire   [0:0] tmp_1017_fu_3826_p3;
reg   [0:0] tmp_1017_reg_9493;
wire   [0:0] carry_22_5_fu_3840_p2;
reg   [0:0] carry_22_5_reg_9499;
wire   [0:0] Range2_all_ones_6_5_fu_3856_p2;
reg   [0:0] Range2_all_ones_6_5_reg_9506;
wire   [0:0] Range1_all_ones_6_5_fu_3872_p2;
reg   [0:0] Range1_all_ones_6_5_reg_9511;
wire   [0:0] Range1_all_zeros_6_5_fu_3878_p2;
reg   [0:0] Range1_all_zeros_6_5_reg_9518;
wire   [16:0] p_Val2_87_6_fu_3898_p2;
reg   [16:0] p_Val2_87_6_reg_9523;
reg   [0:0] tmp_1019_reg_9528;
wire   [7:0] p_Val2_89_6_fu_3933_p2;
reg   [7:0] p_Val2_89_6_reg_9534;
wire   [0:0] tmp_1022_fu_3939_p3;
reg   [0:0] tmp_1022_reg_9540;
wire   [0:0] carry_20_6_fu_3953_p2;
reg   [0:0] carry_20_6_reg_9546;
wire   [0:0] Range2_all_ones_s_fu_3969_p2;
reg   [0:0] Range2_all_ones_s_reg_9553;
wire   [0:0] Range1_all_ones_s_fu_3985_p2;
reg   [0:0] Range1_all_ones_s_reg_9558;
wire   [0:0] Range1_all_zeros_s_fu_3991_p2;
reg   [0:0] Range1_all_zeros_s_reg_9565;
wire   [16:0] p_Val2_92_6_fu_4011_p2;
reg   [16:0] p_Val2_92_6_reg_9570;
reg   [0:0] tmp_1024_reg_9575;
wire   [7:0] p_Val2_94_6_fu_4046_p2;
reg   [7:0] p_Val2_94_6_reg_9581;
wire   [0:0] tmp_1027_fu_4052_p3;
reg   [0:0] tmp_1027_reg_9587;
wire   [0:0] carry_22_6_fu_4066_p2;
reg   [0:0] carry_22_6_reg_9593;
wire   [0:0] Range2_all_ones_6_6_fu_4082_p2;
reg   [0:0] Range2_all_ones_6_6_reg_9600;
wire   [0:0] Range1_all_ones_6_6_fu_4098_p2;
reg   [0:0] Range1_all_ones_6_6_reg_9605;
wire   [0:0] Range1_all_zeros_6_6_fu_4104_p2;
reg   [0:0] Range1_all_zeros_6_6_reg_9612;
wire   [16:0] p_Val2_87_7_fu_4124_p2;
reg   [16:0] p_Val2_87_7_reg_9617;
reg   [0:0] tmp_1029_reg_9622;
wire   [7:0] p_Val2_89_7_fu_4159_p2;
reg   [7:0] p_Val2_89_7_reg_9628;
wire   [0:0] tmp_1032_fu_4165_p3;
reg   [0:0] tmp_1032_reg_9634;
wire   [0:0] carry_20_7_fu_4179_p2;
reg   [0:0] carry_20_7_reg_9640;
wire   [0:0] Range2_all_ones_7_fu_4195_p2;
reg   [0:0] Range2_all_ones_7_reg_9647;
wire   [0:0] Range1_all_ones_7_fu_4211_p2;
reg   [0:0] Range1_all_ones_7_reg_9652;
wire   [0:0] Range1_all_zeros_7_fu_4217_p2;
reg   [0:0] Range1_all_zeros_7_reg_9659;
wire   [16:0] p_Val2_92_7_fu_4237_p2;
reg   [16:0] p_Val2_92_7_reg_9664;
reg   [0:0] tmp_1034_reg_9669;
wire   [7:0] p_Val2_94_7_fu_4272_p2;
reg   [7:0] p_Val2_94_7_reg_9675;
wire   [0:0] tmp_1037_fu_4278_p3;
reg   [0:0] tmp_1037_reg_9681;
wire   [0:0] carry_22_7_fu_4292_p2;
reg   [0:0] carry_22_7_reg_9687;
wire   [0:0] Range2_all_ones_6_7_fu_4308_p2;
reg   [0:0] Range2_all_ones_6_7_reg_9694;
wire   [0:0] Range1_all_ones_6_7_fu_4324_p2;
reg   [0:0] Range1_all_ones_6_7_reg_9699;
wire   [0:0] Range1_all_zeros_6_7_fu_4330_p2;
reg   [0:0] Range1_all_zeros_6_7_reg_9706;
wire   [16:0] p_Val2_87_8_fu_4350_p2;
reg   [16:0] p_Val2_87_8_reg_9711;
reg   [0:0] tmp_1039_reg_9716;
wire   [7:0] p_Val2_89_8_fu_4385_p2;
reg   [7:0] p_Val2_89_8_reg_9722;
wire   [0:0] tmp_1042_fu_4391_p3;
reg   [0:0] tmp_1042_reg_9728;
wire   [0:0] carry_20_8_fu_4405_p2;
reg   [0:0] carry_20_8_reg_9734;
wire   [0:0] Range2_all_ones_8_fu_4421_p2;
reg   [0:0] Range2_all_ones_8_reg_9741;
wire   [0:0] Range1_all_ones_8_fu_4437_p2;
reg   [0:0] Range1_all_ones_8_reg_9746;
wire   [0:0] Range1_all_zeros_8_fu_4443_p2;
reg   [0:0] Range1_all_zeros_8_reg_9753;
wire   [16:0] p_Val2_92_8_fu_4463_p2;
reg   [16:0] p_Val2_92_8_reg_9758;
reg   [0:0] tmp_1044_reg_9763;
wire   [7:0] p_Val2_94_8_fu_4498_p2;
reg   [7:0] p_Val2_94_8_reg_9769;
wire   [0:0] tmp_1047_fu_4504_p3;
reg   [0:0] tmp_1047_reg_9775;
wire   [0:0] carry_22_8_fu_4518_p2;
reg   [0:0] carry_22_8_reg_9781;
wire   [0:0] Range2_all_ones_6_8_fu_4534_p2;
reg   [0:0] Range2_all_ones_6_8_reg_9788;
wire   [0:0] Range1_all_ones_6_8_fu_4550_p2;
reg   [0:0] Range1_all_ones_6_8_reg_9793;
wire   [0:0] Range1_all_zeros_6_8_fu_4556_p2;
reg   [0:0] Range1_all_zeros_6_8_reg_9800;
wire   [16:0] p_Val2_87_9_fu_4576_p2;
reg   [16:0] p_Val2_87_9_reg_9805;
reg   [0:0] tmp_1049_reg_9810;
wire   [7:0] p_Val2_89_9_fu_4611_p2;
reg   [7:0] p_Val2_89_9_reg_9816;
wire   [0:0] tmp_1052_fu_4617_p3;
reg   [0:0] tmp_1052_reg_9822;
wire   [0:0] carry_20_9_fu_4631_p2;
reg   [0:0] carry_20_9_reg_9828;
wire   [0:0] Range2_all_ones_9_fu_4647_p2;
reg   [0:0] Range2_all_ones_9_reg_9835;
wire   [0:0] Range1_all_ones_9_fu_4663_p2;
reg   [0:0] Range1_all_ones_9_reg_9840;
wire   [0:0] Range1_all_zeros_9_fu_4669_p2;
reg   [0:0] Range1_all_zeros_9_reg_9847;
wire   [16:0] p_Val2_92_9_fu_4689_p2;
reg   [16:0] p_Val2_92_9_reg_9852;
reg   [0:0] tmp_1054_reg_9857;
wire   [7:0] p_Val2_94_9_fu_4724_p2;
reg   [7:0] p_Val2_94_9_reg_9863;
wire   [0:0] tmp_1057_fu_4730_p3;
reg   [0:0] tmp_1057_reg_9869;
wire   [0:0] carry_22_9_fu_4744_p2;
reg   [0:0] carry_22_9_reg_9875;
wire   [0:0] Range2_all_ones_6_9_fu_4760_p2;
reg   [0:0] Range2_all_ones_6_9_reg_9882;
wire   [0:0] Range1_all_ones_6_9_fu_4776_p2;
reg   [0:0] Range1_all_ones_6_9_reg_9887;
wire   [0:0] Range1_all_zeros_6_9_fu_4782_p2;
reg   [0:0] Range1_all_zeros_6_9_reg_9894;
wire   [16:0] p_Val2_87_s_fu_4802_p2;
reg   [16:0] p_Val2_87_s_reg_9899;
reg   [0:0] tmp_1059_reg_9904;
wire   [7:0] p_Val2_89_s_fu_4837_p2;
reg   [7:0] p_Val2_89_s_reg_9910;
wire   [0:0] tmp_1062_fu_4843_p3;
reg   [0:0] tmp_1062_reg_9916;
wire   [0:0] carry_20_s_fu_4857_p2;
reg   [0:0] carry_20_s_reg_9922;
wire   [0:0] Range2_all_ones_10_fu_4873_p2;
reg   [0:0] Range2_all_ones_10_reg_9929;
wire   [0:0] Range1_all_ones_10_fu_4889_p2;
reg   [0:0] Range1_all_ones_10_reg_9934;
wire   [0:0] Range1_all_zeros_10_fu_4895_p2;
reg   [0:0] Range1_all_zeros_10_reg_9941;
wire   [16:0] p_Val2_92_s_fu_4915_p2;
reg   [16:0] p_Val2_92_s_reg_9946;
reg   [0:0] tmp_1064_reg_9951;
wire   [7:0] p_Val2_94_s_fu_4950_p2;
reg   [7:0] p_Val2_94_s_reg_9957;
wire   [0:0] tmp_1067_fu_4956_p3;
reg   [0:0] tmp_1067_reg_9963;
wire   [0:0] carry_22_s_fu_4970_p2;
reg   [0:0] carry_22_s_reg_9969;
wire   [0:0] Range2_all_ones_6_s_fu_4986_p2;
reg   [0:0] Range2_all_ones_6_s_reg_9976;
wire   [0:0] Range1_all_ones_6_s_fu_5002_p2;
reg   [0:0] Range1_all_ones_6_s_reg_9981;
wire   [0:0] Range1_all_zeros_6_s_fu_5008_p2;
reg   [0:0] Range1_all_zeros_6_s_reg_9988;
wire   [16:0] p_Val2_87_10_fu_5028_p2;
reg   [16:0] p_Val2_87_10_reg_9993;
reg   [0:0] tmp_1069_reg_9998;
wire   [7:0] p_Val2_89_10_fu_5063_p2;
reg   [7:0] p_Val2_89_10_reg_10004;
wire   [0:0] tmp_1072_fu_5069_p3;
reg   [0:0] tmp_1072_reg_10010;
wire   [0:0] carry_20_10_fu_5083_p2;
reg   [0:0] carry_20_10_reg_10016;
wire   [0:0] Range2_all_ones_11_fu_5099_p2;
reg   [0:0] Range2_all_ones_11_reg_10023;
wire   [0:0] Range1_all_ones_11_fu_5115_p2;
reg   [0:0] Range1_all_ones_11_reg_10028;
wire   [0:0] Range1_all_zeros_11_fu_5121_p2;
reg   [0:0] Range1_all_zeros_11_reg_10035;
wire   [16:0] p_Val2_92_10_fu_5141_p2;
reg   [16:0] p_Val2_92_10_reg_10040;
reg   [0:0] tmp_1074_reg_10045;
wire   [7:0] p_Val2_94_10_fu_5176_p2;
reg   [7:0] p_Val2_94_10_reg_10051;
wire   [0:0] tmp_1077_fu_5182_p3;
reg   [0:0] tmp_1077_reg_10057;
wire   [0:0] carry_22_10_fu_5196_p2;
reg   [0:0] carry_22_10_reg_10063;
wire   [0:0] Range2_all_ones_6_10_fu_5212_p2;
reg   [0:0] Range2_all_ones_6_10_reg_10070;
wire   [0:0] Range1_all_ones_6_10_fu_5228_p2;
reg   [0:0] Range1_all_ones_6_10_reg_10075;
wire   [0:0] Range1_all_zeros_6_10_fu_5234_p2;
reg   [0:0] Range1_all_zeros_6_10_reg_10082;
wire   [0:0] p_38_i_i6_fu_5269_p2;
reg   [0:0] p_38_i_i6_reg_10087;
wire    ap_CS_fsm_state16;
wire   [0:0] tmp_136_fu_5284_p2;
reg   [0:0] tmp_136_reg_10092;
wire   [0:0] brmerge40_demorgan_i_fu_5295_p2;
reg   [0:0] brmerge40_demorgan_i_reg_10097;
wire   [0:0] underflow_fu_5312_p2;
reg   [0:0] underflow_reg_10102;
wire   [0:0] brmerge_i_i_i_fu_5317_p2;
reg   [0:0] brmerge_i_i_i_reg_10107;
wire   [0:0] p_38_i_i_fu_5352_p2;
reg   [0:0] p_38_i_i_reg_10112;
wire   [0:0] tmp_142_fu_5367_p2;
reg   [0:0] tmp_142_reg_10117;
wire   [0:0] brmerge40_demorgan_i_137_fu_5378_p2;
reg   [0:0] brmerge40_demorgan_i_137_reg_10122;
wire   [0:0] underflow_13_fu_5395_p2;
reg   [0:0] underflow_13_reg_10127;
wire   [0:0] brmerge_i_i_i6_fu_5400_p2;
reg   [0:0] brmerge_i_i_i6_reg_10132;
wire   [0:0] p_38_i_i6_1_fu_5435_p2;
reg   [0:0] p_38_i_i6_1_reg_10137;
wire   [0:0] tmp_280_1_fu_5450_p2;
reg   [0:0] tmp_280_1_reg_10142;
wire   [0:0] brmerge40_demorgan_i_115_fu_5461_p2;
reg   [0:0] brmerge40_demorgan_i_115_reg_10147;
wire   [0:0] underflow_1_fu_5478_p2;
reg   [0:0] underflow_1_reg_10152;
wire   [0:0] brmerge_i_i_i_1_fu_5483_p2;
reg   [0:0] brmerge_i_i_i_1_reg_10157;
wire   [0:0] p_38_i_i_1_fu_5518_p2;
reg   [0:0] p_38_i_i_1_reg_10162;
wire   [0:0] tmp_295_1_fu_5533_p2;
reg   [0:0] tmp_295_1_reg_10167;
wire   [0:0] brmerge40_demorgan_i_116_fu_5544_p2;
reg   [0:0] brmerge40_demorgan_i_116_reg_10172;
wire   [0:0] underflow_13_1_fu_5561_p2;
reg   [0:0] underflow_13_1_reg_10177;
wire   [0:0] brmerge_i_i_i6_1_fu_5566_p2;
reg   [0:0] brmerge_i_i_i6_1_reg_10182;
wire   [0:0] p_38_i_i6_2_fu_5601_p2;
reg   [0:0] p_38_i_i6_2_reg_10187;
wire   [0:0] tmp_280_2_fu_5616_p2;
reg   [0:0] tmp_280_2_reg_10192;
wire   [0:0] brmerge40_demorgan_i_117_fu_5627_p2;
reg   [0:0] brmerge40_demorgan_i_117_reg_10197;
wire   [0:0] underflow_2_fu_5644_p2;
reg   [0:0] underflow_2_reg_10202;
wire   [0:0] brmerge_i_i_i_2_fu_5649_p2;
reg   [0:0] brmerge_i_i_i_2_reg_10207;
wire   [0:0] p_38_i_i_2_fu_5684_p2;
reg   [0:0] p_38_i_i_2_reg_10212;
wire   [0:0] tmp_295_2_fu_5699_p2;
reg   [0:0] tmp_295_2_reg_10217;
wire   [0:0] brmerge40_demorgan_i_118_fu_5710_p2;
reg   [0:0] brmerge40_demorgan_i_118_reg_10222;
wire   [0:0] underflow_13_2_fu_5727_p2;
reg   [0:0] underflow_13_2_reg_10227;
wire   [0:0] brmerge_i_i_i6_2_fu_5732_p2;
reg   [0:0] brmerge_i_i_i6_2_reg_10232;
wire   [0:0] p_38_i_i6_3_fu_5767_p2;
reg   [0:0] p_38_i_i6_3_reg_10237;
wire   [0:0] tmp_280_3_fu_5782_p2;
reg   [0:0] tmp_280_3_reg_10242;
wire   [0:0] brmerge40_demorgan_i_119_fu_5793_p2;
reg   [0:0] brmerge40_demorgan_i_119_reg_10247;
wire   [0:0] underflow_3_fu_5810_p2;
reg   [0:0] underflow_3_reg_10252;
wire   [0:0] brmerge_i_i_i_3_fu_5815_p2;
reg   [0:0] brmerge_i_i_i_3_reg_10257;
wire   [0:0] p_38_i_i_3_fu_5850_p2;
reg   [0:0] p_38_i_i_3_reg_10262;
wire   [0:0] tmp_295_3_fu_5865_p2;
reg   [0:0] tmp_295_3_reg_10267;
wire   [0:0] brmerge40_demorgan_i_120_fu_5876_p2;
reg   [0:0] brmerge40_demorgan_i_120_reg_10272;
wire   [0:0] underflow_13_3_fu_5893_p2;
reg   [0:0] underflow_13_3_reg_10277;
wire   [0:0] brmerge_i_i_i6_3_fu_5898_p2;
reg   [0:0] brmerge_i_i_i6_3_reg_10282;
wire   [0:0] p_38_i_i6_4_fu_5933_p2;
reg   [0:0] p_38_i_i6_4_reg_10287;
wire   [0:0] tmp_280_4_fu_5948_p2;
reg   [0:0] tmp_280_4_reg_10292;
wire   [0:0] brmerge40_demorgan_i_121_fu_5959_p2;
reg   [0:0] brmerge40_demorgan_i_121_reg_10297;
wire   [0:0] underflow_4_fu_5976_p2;
reg   [0:0] underflow_4_reg_10302;
wire   [0:0] brmerge_i_i_i_4_fu_5981_p2;
reg   [0:0] brmerge_i_i_i_4_reg_10307;
wire   [0:0] p_38_i_i_4_fu_6016_p2;
reg   [0:0] p_38_i_i_4_reg_10312;
wire   [0:0] tmp_295_4_fu_6031_p2;
reg   [0:0] tmp_295_4_reg_10317;
wire   [0:0] brmerge40_demorgan_i_122_fu_6042_p2;
reg   [0:0] brmerge40_demorgan_i_122_reg_10322;
wire   [0:0] underflow_13_4_fu_6059_p2;
reg   [0:0] underflow_13_4_reg_10327;
wire   [0:0] brmerge_i_i_i6_4_fu_6064_p2;
reg   [0:0] brmerge_i_i_i6_4_reg_10332;
wire   [0:0] p_38_i_i6_5_fu_6099_p2;
reg   [0:0] p_38_i_i6_5_reg_10337;
wire   [0:0] tmp_280_5_fu_6114_p2;
reg   [0:0] tmp_280_5_reg_10342;
wire   [0:0] brmerge40_demorgan_i_123_fu_6125_p2;
reg   [0:0] brmerge40_demorgan_i_123_reg_10347;
wire   [0:0] underflow_5_fu_6142_p2;
reg   [0:0] underflow_5_reg_10352;
wire   [0:0] brmerge_i_i_i_5_fu_6147_p2;
reg   [0:0] brmerge_i_i_i_5_reg_10357;
wire   [0:0] p_38_i_i_5_fu_6182_p2;
reg   [0:0] p_38_i_i_5_reg_10362;
wire   [0:0] tmp_295_5_fu_6197_p2;
reg   [0:0] tmp_295_5_reg_10367;
wire   [0:0] brmerge40_demorgan_i_124_fu_6208_p2;
reg   [0:0] brmerge40_demorgan_i_124_reg_10372;
wire   [0:0] underflow_13_5_fu_6225_p2;
reg   [0:0] underflow_13_5_reg_10377;
wire   [0:0] brmerge_i_i_i6_5_fu_6230_p2;
reg   [0:0] brmerge_i_i_i6_5_reg_10382;
wire   [0:0] p_38_i_i6_6_fu_6265_p2;
reg   [0:0] p_38_i_i6_6_reg_10387;
wire   [0:0] tmp_280_6_fu_6280_p2;
reg   [0:0] tmp_280_6_reg_10392;
wire   [0:0] brmerge40_demorgan_i_125_fu_6291_p2;
reg   [0:0] brmerge40_demorgan_i_125_reg_10397;
wire   [0:0] underflow_6_fu_6308_p2;
reg   [0:0] underflow_6_reg_10402;
wire   [0:0] brmerge_i_i_i_6_fu_6313_p2;
reg   [0:0] brmerge_i_i_i_6_reg_10407;
wire   [0:0] p_38_i_i_6_fu_6348_p2;
reg   [0:0] p_38_i_i_6_reg_10412;
wire   [0:0] tmp_295_6_fu_6363_p2;
reg   [0:0] tmp_295_6_reg_10417;
wire   [0:0] brmerge40_demorgan_i_126_fu_6374_p2;
reg   [0:0] brmerge40_demorgan_i_126_reg_10422;
wire   [0:0] underflow_13_6_fu_6391_p2;
reg   [0:0] underflow_13_6_reg_10427;
wire   [0:0] brmerge_i_i_i6_6_fu_6396_p2;
reg   [0:0] brmerge_i_i_i6_6_reg_10432;
wire   [0:0] p_38_i_i6_7_fu_6431_p2;
reg   [0:0] p_38_i_i6_7_reg_10437;
wire   [0:0] tmp_280_7_fu_6446_p2;
reg   [0:0] tmp_280_7_reg_10442;
wire   [0:0] brmerge40_demorgan_i_127_fu_6457_p2;
reg   [0:0] brmerge40_demorgan_i_127_reg_10447;
wire   [0:0] underflow_7_fu_6474_p2;
reg   [0:0] underflow_7_reg_10452;
wire   [0:0] brmerge_i_i_i_7_fu_6479_p2;
reg   [0:0] brmerge_i_i_i_7_reg_10457;
wire   [0:0] p_38_i_i_7_fu_6514_p2;
reg   [0:0] p_38_i_i_7_reg_10462;
wire   [0:0] tmp_295_7_fu_6529_p2;
reg   [0:0] tmp_295_7_reg_10467;
wire   [0:0] brmerge40_demorgan_i_128_fu_6540_p2;
reg   [0:0] brmerge40_demorgan_i_128_reg_10472;
wire   [0:0] underflow_13_7_fu_6557_p2;
reg   [0:0] underflow_13_7_reg_10477;
wire   [0:0] brmerge_i_i_i6_7_fu_6562_p2;
reg   [0:0] brmerge_i_i_i6_7_reg_10482;
wire   [0:0] p_38_i_i6_8_fu_6597_p2;
reg   [0:0] p_38_i_i6_8_reg_10487;
wire   [0:0] tmp_280_8_fu_6612_p2;
reg   [0:0] tmp_280_8_reg_10492;
wire   [0:0] brmerge40_demorgan_i_129_fu_6623_p2;
reg   [0:0] brmerge40_demorgan_i_129_reg_10497;
wire   [0:0] underflow_8_fu_6640_p2;
reg   [0:0] underflow_8_reg_10502;
wire   [0:0] brmerge_i_i_i_8_fu_6645_p2;
reg   [0:0] brmerge_i_i_i_8_reg_10507;
wire   [0:0] p_38_i_i_8_fu_6680_p2;
reg   [0:0] p_38_i_i_8_reg_10512;
wire   [0:0] tmp_295_8_fu_6695_p2;
reg   [0:0] tmp_295_8_reg_10517;
wire   [0:0] brmerge40_demorgan_i_130_fu_6706_p2;
reg   [0:0] brmerge40_demorgan_i_130_reg_10522;
wire   [0:0] underflow_13_8_fu_6723_p2;
reg   [0:0] underflow_13_8_reg_10527;
wire   [0:0] brmerge_i_i_i6_8_fu_6728_p2;
reg   [0:0] brmerge_i_i_i6_8_reg_10532;
wire   [0:0] p_38_i_i6_9_fu_6763_p2;
reg   [0:0] p_38_i_i6_9_reg_10537;
wire   [0:0] tmp_280_9_fu_6778_p2;
reg   [0:0] tmp_280_9_reg_10542;
wire   [0:0] brmerge40_demorgan_i_131_fu_6789_p2;
reg   [0:0] brmerge40_demorgan_i_131_reg_10547;
wire   [0:0] underflow_9_fu_6806_p2;
reg   [0:0] underflow_9_reg_10552;
wire   [0:0] brmerge_i_i_i_9_fu_6811_p2;
reg   [0:0] brmerge_i_i_i_9_reg_10557;
wire   [0:0] p_38_i_i_9_fu_6846_p2;
reg   [0:0] p_38_i_i_9_reg_10562;
wire   [0:0] tmp_295_9_fu_6861_p2;
reg   [0:0] tmp_295_9_reg_10567;
wire   [0:0] brmerge40_demorgan_i_132_fu_6872_p2;
reg   [0:0] brmerge40_demorgan_i_132_reg_10572;
wire   [0:0] underflow_13_9_fu_6889_p2;
reg   [0:0] underflow_13_9_reg_10577;
wire   [0:0] brmerge_i_i_i6_9_fu_6894_p2;
reg   [0:0] brmerge_i_i_i6_9_reg_10582;
wire   [0:0] p_38_i_i6_s_fu_6929_p2;
reg   [0:0] p_38_i_i6_s_reg_10587;
wire   [0:0] tmp_280_s_fu_6944_p2;
reg   [0:0] tmp_280_s_reg_10592;
wire   [0:0] brmerge40_demorgan_i_133_fu_6955_p2;
reg   [0:0] brmerge40_demorgan_i_133_reg_10597;
wire   [0:0] underflow_10_fu_6972_p2;
reg   [0:0] underflow_10_reg_10602;
wire   [0:0] brmerge_i_i_i_10_fu_6977_p2;
reg   [0:0] brmerge_i_i_i_10_reg_10607;
wire   [0:0] p_38_i_i_10_fu_7012_p2;
reg   [0:0] p_38_i_i_10_reg_10612;
wire   [0:0] tmp_295_s_fu_7027_p2;
reg   [0:0] tmp_295_s_reg_10617;
wire   [0:0] brmerge40_demorgan_i_134_fu_7038_p2;
reg   [0:0] brmerge40_demorgan_i_134_reg_10622;
wire   [0:0] underflow_13_s_fu_7055_p2;
reg   [0:0] underflow_13_s_reg_10627;
wire   [0:0] brmerge_i_i_i6_s_fu_7060_p2;
reg   [0:0] brmerge_i_i_i6_s_reg_10632;
wire   [0:0] p_38_i_i6_10_fu_7095_p2;
reg   [0:0] p_38_i_i6_10_reg_10637;
wire   [0:0] tmp_280_10_fu_7110_p2;
reg   [0:0] tmp_280_10_reg_10642;
wire   [0:0] brmerge40_demorgan_i_135_fu_7121_p2;
reg   [0:0] brmerge40_demorgan_i_135_reg_10647;
wire   [0:0] underflow_11_fu_7138_p2;
reg   [0:0] underflow_11_reg_10652;
wire   [0:0] brmerge_i_i_i_11_fu_7143_p2;
reg   [0:0] brmerge_i_i_i_11_reg_10657;
wire   [0:0] p_38_i_i_11_fu_7178_p2;
reg   [0:0] p_38_i_i_11_reg_10662;
wire   [0:0] tmp_295_10_fu_7193_p2;
reg   [0:0] tmp_295_10_reg_10667;
wire   [0:0] brmerge40_demorgan_i_136_fu_7204_p2;
reg   [0:0] brmerge40_demorgan_i_136_reg_10672;
wire   [0:0] underflow_13_10_fu_7221_p2;
reg   [0:0] underflow_13_10_reg_10677;
wire   [0:0] brmerge_i_i_i6_10_fu_7226_p2;
reg   [0:0] brmerge_i_i_i6_10_reg_10682;
wire   [0:0] exitcond_flatten6_fu_7952_p2;
reg   [0:0] exitcond_flatten6_reg_10687;
wire    ap_CS_fsm_pp1_stage0;
wire    ap_block_state18_pp1_stage0_iter0;
wire    ap_block_state19_pp1_stage0_iter1;
wire    ap_block_state20_pp1_stage0_iter2;
wire    ap_block_state21_pp1_stage0_iter3;
wire    ap_block_pp1_stage0_flag00011001;
reg   [0:0] ap_reg_pp1_iter1_exitcond_flatten6_reg_10687;
wire   [14:0] indvar_flatten_next1_2_fu_7958_p2;
reg    ap_enable_reg_pp1_iter0;
wire   [0:0] exitcond_flatten7_fu_7964_p2;
reg   [0:0] exitcond_flatten7_reg_10696;
wire   [11:0] indvar_flatten_next1_1_fu_7976_p3;
wire   [4:0] co4_mid2_fu_8014_p3;
reg   [4:0] co4_mid2_reg_10709;
reg    ap_enable_reg_pp1_iter1;
reg   [4:0] ap_reg_pp1_iter2_co4_mid2_reg_10709;
wire   [5:0] w6_mid2_fu_8032_p3;
reg   [5:0] w6_mid2_reg_10715;
wire   [5:0] h5_cast_mid2_fu_8040_p3;
reg   [5:0] h5_cast_mid2_reg_10721;
reg   [10:0] ShuffleConvs_0_Downs_143_reg_10728;
reg   [10:0] ShuffleConvs_0_Downs_144_reg_10734;
reg   [10:0] ShuffleConvs_0_Downs_145_reg_10740;
reg   [10:0] ShuffleConvs_0_Downs_146_reg_10746;
reg   [10:0] ShuffleConvs_0_Downs_147_reg_10752;
reg   [10:0] ShuffleConvs_0_Downs_148_reg_10758;
reg   [10:0] ShuffleConvs_0_Downs_149_reg_10764;
reg   [10:0] ShuffleConvs_0_Downs_150_reg_10770;
reg   [10:0] ShuffleConvs_0_Downs_151_reg_10776;
reg   [10:0] ShuffleConvs_0_Downs_152_reg_10782;
reg   [10:0] ShuffleConvs_0_Downs_153_reg_10788;
reg   [10:0] ShuffleConvs_0_Downs_154_reg_10794;
reg   [10:0] ShuffleConvs_0_Downs_155_reg_10800;
reg   [10:0] ShuffleConvs_0_Downs_156_reg_10806;
reg   [10:0] ShuffleConvs_0_Downs_157_reg_10812;
reg   [10:0] ShuffleConvs_0_Downs_158_reg_10818;
reg   [10:0] ShuffleConvs_0_Downs_159_reg_10824;
reg   [10:0] ShuffleConvs_0_Downs_160_reg_10830;
reg   [10:0] ShuffleConvs_0_Downs_161_reg_10836;
reg   [10:0] ShuffleConvs_0_Downs_162_reg_10842;
reg   [10:0] ShuffleConvs_0_Downs_163_reg_10848;
reg   [10:0] ShuffleConvs_0_Downs_164_reg_10854;
reg   [10:0] ShuffleConvs_0_Downs_165_reg_10860;
reg   [10:0] ShuffleConvs_0_Downs_166_reg_10866;
wire   [5:0] w_19_fu_8113_p2;
reg    ap_enable_reg_pp1_iter2;
wire    ap_block_pp0_stage0_flag00011011;
reg    ap_condition_pp0_exit_iter0_state2;
wire    ap_block_pp1_stage0_flag00011011;
reg    ap_condition_pp1_exit_iter0_state18;
reg    ap_enable_reg_pp1_iter3;
wire   [15:0] grp_MUL_DP_fu_1637_ap_return_0;
wire   [15:0] grp_MUL_DP_fu_1637_ap_return_1;
reg    grp_MUL_DP_fu_1637_ap_ce;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state13;
wire   [15:0] grp_MUL_DP_fu_1646_ap_return_0;
wire   [15:0] grp_MUL_DP_fu_1646_ap_return_1;
reg    grp_MUL_DP_fu_1646_ap_ce;
wire   [15:0] grp_MUL_DP_fu_1655_ap_return_0;
wire   [15:0] grp_MUL_DP_fu_1655_ap_return_1;
reg    grp_MUL_DP_fu_1655_ap_ce;
wire   [15:0] grp_MUL_DP_fu_1664_ap_return_0;
wire   [15:0] grp_MUL_DP_fu_1664_ap_return_1;
reg    grp_MUL_DP_fu_1664_ap_ce;
wire   [15:0] grp_MUL_DP_fu_1673_ap_return_0;
wire   [15:0] grp_MUL_DP_fu_1673_ap_return_1;
reg    grp_MUL_DP_fu_1673_ap_ce;
wire   [15:0] grp_MUL_DP_fu_1682_ap_return_0;
wire   [15:0] grp_MUL_DP_fu_1682_ap_return_1;
reg    grp_MUL_DP_fu_1682_ap_ce;
wire   [15:0] grp_MUL_DP_fu_1691_ap_return_0;
wire   [15:0] grp_MUL_DP_fu_1691_ap_return_1;
reg    grp_MUL_DP_fu_1691_ap_ce;
wire   [15:0] grp_MUL_DP_fu_1700_ap_return_0;
wire   [15:0] grp_MUL_DP_fu_1700_ap_return_1;
reg    grp_MUL_DP_fu_1700_ap_ce;
wire   [15:0] grp_MUL_DP_fu_1709_ap_return_0;
wire   [15:0] grp_MUL_DP_fu_1709_ap_return_1;
reg    grp_MUL_DP_fu_1709_ap_ce;
wire   [15:0] grp_MUL_DP_fu_1718_ap_return_0;
wire   [15:0] grp_MUL_DP_fu_1718_ap_return_1;
reg    grp_MUL_DP_fu_1718_ap_ce;
wire   [15:0] grp_MUL_DP_fu_1727_ap_return_0;
wire   [15:0] grp_MUL_DP_fu_1727_ap_return_1;
reg    grp_MUL_DP_fu_1727_ap_ce;
wire   [15:0] grp_MUL_DP_fu_1736_ap_return_0;
wire   [15:0] grp_MUL_DP_fu_1736_ap_return_1;
reg    grp_MUL_DP_fu_1736_ap_ce;
reg   [4:0] co_phi_fu_1489_p4;
wire    ap_block_pp0_stage0_flag00000000;
reg   [5:0] h_phi_fu_1512_p4;
reg   [5:0] w_phi_fu_1524_p4;
reg   [5:0] h1_reg_1532;
wire    ap_CS_fsm_state5;
reg   [5:0] w2_reg_1544;
reg   [4:0] ci_reg_1556;
wire    ap_CS_fsm_state17;
reg   [10:0] phi_mul_reg_1568;
reg   [4:0] co4_phi_fu_1594_p4;
wire    ap_block_pp1_stage0_flag00000000;
reg   [5:0] h5_phi_fu_1617_p4;
reg   [5:0] w6_phi_fu_1629_p4;
wire   [31:0] co_cast_mid2_fu_1797_p1;
wire   [31:0] tmp_1264_cast_fu_1883_p1;
wire   [31:0] tmp_1268_cast_fu_1969_p1;
wire   [31:0] ci_cast_fu_2009_p1;
wire   [31:0] tmp_1285_cast_fu_2141_p1;
wire   [31:0] tmp_1273_cast_fu_8085_p1;
wire   [7:0] this_assign_39_1_s_fu_7883_p3;
wire   [0:0] tmp_953_fu_8171_p3;
wire   [7:0] this_assign_39_1_9_fu_7823_p3;
wire   [7:0] this_assign_39_1_8_fu_7763_p3;
wire   [7:0] this_assign_39_1_7_fu_7703_p3;
wire   [7:0] this_assign_39_1_6_fu_7643_p3;
wire   [7:0] this_assign_39_1_5_fu_7583_p3;
wire   [7:0] this_assign_39_1_4_fu_7523_p3;
wire   [7:0] this_assign_39_1_3_fu_7463_p3;
wire   [7:0] this_assign_39_1_2_fu_7403_p3;
wire   [7:0] this_assign_39_1_1_fu_7343_p3;
wire   [7:0] this_assign_39_1_fu_7283_p3;
wire   [7:0] this_assign_1_11_fu_7913_p3;
wire   [7:0] this_assign_1_10_fu_7853_p3;
wire   [7:0] this_assign_1_9_fu_7793_p3;
wire   [7:0] this_assign_1_8_fu_7733_p3;
wire   [7:0] this_assign_1_7_fu_7673_p3;
wire   [7:0] this_assign_1_6_fu_7613_p3;
wire   [7:0] this_assign_1_5_fu_7553_p3;
wire   [7:0] this_assign_1_4_fu_7493_p3;
wire   [7:0] this_assign_1_3_fu_7433_p3;
wire   [7:0] this_assign_1_2_fu_7373_p3;
wire   [7:0] this_assign_1_1_fu_7313_p3;
wire   [7:0] this_assign_1_fu_7253_p3;
wire   [7:0] this_assign_39_1_10_fu_7943_p3;
wire   [11:0] indvar_flatten_op_fu_1763_p2;
wire   [4:0] co_17_fu_1777_p2;
wire   [0:0] exitcond_fu_1807_p2;
wire   [0:0] not_exitcond_flatten_fu_1802_p2;
wire   [5:0] h_mid_fu_1783_p3;
wire   [0:0] exitcond26_mid_fu_1813_p2;
wire   [0:0] tmp_364_fu_1825_p2;
wire   [5:0] h_15_fu_1819_p2;
wire   [10:0] tmp_fu_1846_p3;
wire   [6:0] tmp_950_fu_1857_p3;
wire   [11:0] p_shl_cast_fu_1853_p1;
wire   [11:0] p_shl1_cast_fu_1864_p1;
wire   [11:0] w_cast_cast_fu_1874_p1;
wire   [11:0] tmp_365_fu_1868_p2;
wire   [11:0] tmp_366_fu_1877_p2;
wire   [10:0] tmp_367_fu_1920_p3;
wire   [6:0] tmp_368_fu_1932_p3;
wire   [11:0] p_shl3_cast_fu_1940_p1;
wire   [11:0] p_shl2_cast_fu_1928_p1;
wire   [11:0] w2_cast_cast_fu_1960_p1;
wire   [11:0] tmp_370_fu_1964_p2;
wire   [1:0] tmp_954_fu_2055_p4;
wire   [6:0] tmp_955_fu_2065_p3;
wire   [2:0] tmp_956_fu_2077_p3;
wire   [10:0] p_shl7_cast_fu_2085_p1;
wire   [10:0] p_shl6_cast_fu_2073_p1;
wire   [10:0] tmp_376_fu_2089_p2;
wire   [10:0] tmp_377_fu_2095_p2;
wire   [7:0] tmp_957_fu_2100_p1;
wire   [11:0] tmp_958_fu_2112_p3;
wire   [12:0] p_shl5_cast_fu_2120_p1;
wire   [12:0] p_shl4_cast_fu_2104_p3;
wire   [12:0] tmp_378_fu_2124_p2;
wire   [0:0] tmp_374_fu_2156_p2;
wire   [4:0] tmp_375_fu_2162_p2;
wire   [4:0] arrayNo_fu_2168_p3;
wire   [31:0] arrayNo_cast_fu_2176_p1;
wire   [13:0] tmp_s_fu_2528_p3;
wire  signed [16:0] tmp_202_cast_fu_2535_p1;
wire  signed [16:0] tmp_132_fu_2539_p1;
wire   [7:0] p_Val2_12_fu_2556_p4;
wire   [7:0] tmp_133_fu_2566_p1;
wire   [0:0] tmp_961_fu_2569_p3;
wire   [0:0] tmp_134_fu_2591_p2;
wire   [1:0] p_Result_s_fu_2603_p4;
wire   [2:0] p_Result_14_fu_2619_p4;
wire   [13:0] tmp_137_fu_2641_p3;
wire  signed [16:0] tmp_211_cast_fu_2648_p1;
wire  signed [16:0] tmp_138_fu_2652_p1;
wire   [7:0] p_Val2_15_fu_2669_p4;
wire   [7:0] tmp_139_fu_2679_p1;
wire   [0:0] tmp_966_fu_2682_p3;
wire   [0:0] tmp_140_fu_2704_p2;
wire   [1:0] p_Result_15_fu_2716_p4;
wire   [2:0] p_Result_16_fu_2732_p4;
wire   [13:0] tmp_267_1_fu_2754_p3;
wire  signed [16:0] tmp_267_1_cast_fu_2761_p1;
wire  signed [16:0] tmp_268_1_fu_2765_p1;
wire   [7:0] p_Val2_88_1_fu_2782_p4;
wire   [7:0] tmp_271_1_fu_2792_p1;
wire   [0:0] tmp_971_fu_2795_p3;
wire   [0:0] tmp_275_1_fu_2817_p2;
wire   [1:0] p_Result_159_1_fu_2829_p4;
wire   [2:0] p_Result_160_1_fu_2845_p4;
wire   [13:0] tmp_282_1_fu_2867_p3;
wire  signed [16:0] tmp_282_1_cast_fu_2874_p1;
wire  signed [16:0] tmp_283_1_fu_2878_p1;
wire   [7:0] p_Val2_93_1_fu_2895_p4;
wire   [7:0] tmp_286_1_fu_2905_p1;
wire   [0:0] tmp_976_fu_2908_p3;
wire   [0:0] tmp_290_1_fu_2930_p2;
wire   [1:0] p_Result_161_1_fu_2942_p4;
wire   [2:0] p_Result_162_1_fu_2958_p4;
wire   [13:0] tmp_267_2_fu_2980_p3;
wire  signed [16:0] tmp_267_2_cast_fu_2987_p1;
wire  signed [16:0] tmp_268_2_fu_2991_p1;
wire   [7:0] p_Val2_88_2_fu_3008_p4;
wire   [7:0] tmp_271_2_fu_3018_p1;
wire   [0:0] tmp_981_fu_3021_p3;
wire   [0:0] tmp_275_2_fu_3043_p2;
wire   [1:0] p_Result_159_2_fu_3055_p4;
wire   [2:0] p_Result_160_2_fu_3071_p4;
wire   [13:0] tmp_282_2_fu_3093_p3;
wire  signed [16:0] tmp_282_2_cast_fu_3100_p1;
wire  signed [16:0] tmp_283_2_fu_3104_p1;
wire   [7:0] p_Val2_93_2_fu_3121_p4;
wire   [7:0] tmp_286_2_fu_3131_p1;
wire   [0:0] tmp_986_fu_3134_p3;
wire   [0:0] tmp_290_2_fu_3156_p2;
wire   [1:0] p_Result_161_2_fu_3168_p4;
wire   [2:0] p_Result_162_2_fu_3184_p4;
wire   [13:0] tmp_267_3_fu_3206_p3;
wire  signed [16:0] tmp_267_3_cast_fu_3213_p1;
wire  signed [16:0] tmp_268_3_fu_3217_p1;
wire   [7:0] p_Val2_88_3_fu_3234_p4;
wire   [7:0] tmp_271_3_fu_3244_p1;
wire   [0:0] tmp_991_fu_3247_p3;
wire   [0:0] tmp_275_3_fu_3269_p2;
wire   [1:0] p_Result_159_3_fu_3281_p4;
wire   [2:0] p_Result_160_3_fu_3297_p4;
wire   [13:0] tmp_282_3_fu_3319_p3;
wire  signed [16:0] tmp_282_3_cast_fu_3326_p1;
wire  signed [16:0] tmp_283_3_fu_3330_p1;
wire   [7:0] p_Val2_93_3_fu_3347_p4;
wire   [7:0] tmp_286_3_fu_3357_p1;
wire   [0:0] tmp_996_fu_3360_p3;
wire   [0:0] tmp_290_3_fu_3382_p2;
wire   [1:0] p_Result_161_3_fu_3394_p4;
wire   [2:0] p_Result_162_3_fu_3410_p4;
wire   [13:0] tmp_267_4_fu_3432_p3;
wire  signed [16:0] tmp_267_4_cast_fu_3439_p1;
wire  signed [16:0] tmp_268_4_fu_3443_p1;
wire   [7:0] p_Val2_88_4_fu_3460_p4;
wire   [7:0] tmp_271_4_fu_3470_p1;
wire   [0:0] tmp_1001_fu_3473_p3;
wire   [0:0] tmp_275_4_fu_3495_p2;
wire   [1:0] p_Result_159_4_fu_3507_p4;
wire   [2:0] p_Result_160_4_fu_3523_p4;
wire   [13:0] tmp_282_4_fu_3545_p3;
wire  signed [16:0] tmp_282_4_cast_fu_3552_p1;
wire  signed [16:0] tmp_283_4_fu_3556_p1;
wire   [7:0] p_Val2_93_4_fu_3573_p4;
wire   [7:0] tmp_286_4_fu_3583_p1;
wire   [0:0] tmp_1006_fu_3586_p3;
wire   [0:0] tmp_290_4_fu_3608_p2;
wire   [1:0] p_Result_161_4_fu_3620_p4;
wire   [2:0] p_Result_162_4_fu_3636_p4;
wire   [13:0] tmp_267_5_fu_3658_p3;
wire  signed [16:0] tmp_267_5_cast_fu_3665_p1;
wire  signed [16:0] tmp_268_5_fu_3669_p1;
wire   [7:0] p_Val2_88_5_fu_3686_p4;
wire   [7:0] tmp_271_5_fu_3696_p1;
wire   [0:0] tmp_1011_fu_3699_p3;
wire   [0:0] tmp_275_5_fu_3721_p2;
wire   [1:0] p_Result_159_5_fu_3733_p4;
wire   [2:0] p_Result_160_5_fu_3749_p4;
wire   [13:0] tmp_282_5_fu_3771_p3;
wire  signed [16:0] tmp_282_5_cast_fu_3778_p1;
wire  signed [16:0] tmp_283_5_fu_3782_p1;
wire   [7:0] p_Val2_93_5_fu_3799_p4;
wire   [7:0] tmp_286_5_fu_3809_p1;
wire   [0:0] tmp_1016_fu_3812_p3;
wire   [0:0] tmp_290_5_fu_3834_p2;
wire   [1:0] p_Result_161_5_fu_3846_p4;
wire   [2:0] p_Result_162_5_fu_3862_p4;
wire   [13:0] tmp_267_6_fu_3884_p3;
wire  signed [16:0] tmp_267_6_cast_fu_3891_p1;
wire  signed [16:0] tmp_268_6_fu_3895_p1;
wire   [7:0] p_Val2_88_6_fu_3912_p4;
wire   [7:0] tmp_271_6_fu_3922_p1;
wire   [0:0] tmp_1021_fu_3925_p3;
wire   [0:0] tmp_275_6_fu_3947_p2;
wire   [1:0] p_Result_159_6_fu_3959_p4;
wire   [2:0] p_Result_160_6_fu_3975_p4;
wire   [13:0] tmp_282_6_fu_3997_p3;
wire  signed [16:0] tmp_282_6_cast_fu_4004_p1;
wire  signed [16:0] tmp_283_6_fu_4008_p1;
wire   [7:0] p_Val2_93_6_fu_4025_p4;
wire   [7:0] tmp_286_6_fu_4035_p1;
wire   [0:0] tmp_1026_fu_4038_p3;
wire   [0:0] tmp_290_6_fu_4060_p2;
wire   [1:0] p_Result_161_6_fu_4072_p4;
wire   [2:0] p_Result_162_6_fu_4088_p4;
wire   [13:0] tmp_267_7_fu_4110_p3;
wire  signed [16:0] tmp_267_7_cast_fu_4117_p1;
wire  signed [16:0] tmp_268_7_fu_4121_p1;
wire   [7:0] p_Val2_88_7_fu_4138_p4;
wire   [7:0] tmp_271_7_fu_4148_p1;
wire   [0:0] tmp_1031_fu_4151_p3;
wire   [0:0] tmp_275_7_fu_4173_p2;
wire   [1:0] p_Result_159_7_fu_4185_p4;
wire   [2:0] p_Result_160_7_fu_4201_p4;
wire   [13:0] tmp_282_7_fu_4223_p3;
wire  signed [16:0] tmp_282_7_cast_fu_4230_p1;
wire  signed [16:0] tmp_283_7_fu_4234_p1;
wire   [7:0] p_Val2_93_7_fu_4251_p4;
wire   [7:0] tmp_286_7_fu_4261_p1;
wire   [0:0] tmp_1036_fu_4264_p3;
wire   [0:0] tmp_290_7_fu_4286_p2;
wire   [1:0] p_Result_161_7_fu_4298_p4;
wire   [2:0] p_Result_162_7_fu_4314_p4;
wire   [13:0] tmp_267_8_fu_4336_p3;
wire  signed [16:0] tmp_267_8_cast_fu_4343_p1;
wire  signed [16:0] tmp_268_8_fu_4347_p1;
wire   [7:0] p_Val2_88_8_fu_4364_p4;
wire   [7:0] tmp_271_8_fu_4374_p1;
wire   [0:0] tmp_1041_fu_4377_p3;
wire   [0:0] tmp_275_8_fu_4399_p2;
wire   [1:0] p_Result_159_8_fu_4411_p4;
wire   [2:0] p_Result_160_8_fu_4427_p4;
wire   [13:0] tmp_282_8_fu_4449_p3;
wire  signed [16:0] tmp_282_8_cast_fu_4456_p1;
wire  signed [16:0] tmp_283_8_fu_4460_p1;
wire   [7:0] p_Val2_93_8_fu_4477_p4;
wire   [7:0] tmp_286_8_fu_4487_p1;
wire   [0:0] tmp_1046_fu_4490_p3;
wire   [0:0] tmp_290_8_fu_4512_p2;
wire   [1:0] p_Result_161_8_fu_4524_p4;
wire   [2:0] p_Result_162_8_fu_4540_p4;
wire   [13:0] tmp_267_9_fu_4562_p3;
wire  signed [16:0] tmp_267_9_cast_fu_4569_p1;
wire  signed [16:0] tmp_268_9_fu_4573_p1;
wire   [7:0] p_Val2_88_9_fu_4590_p4;
wire   [7:0] tmp_271_9_fu_4600_p1;
wire   [0:0] tmp_1051_fu_4603_p3;
wire   [0:0] tmp_275_9_fu_4625_p2;
wire   [1:0] p_Result_159_9_fu_4637_p4;
wire   [2:0] p_Result_160_9_fu_4653_p4;
wire   [13:0] tmp_282_9_fu_4675_p3;
wire  signed [16:0] tmp_282_9_cast_fu_4682_p1;
wire  signed [16:0] tmp_283_9_fu_4686_p1;
wire   [7:0] p_Val2_93_9_fu_4703_p4;
wire   [7:0] tmp_286_9_fu_4713_p1;
wire   [0:0] tmp_1056_fu_4716_p3;
wire   [0:0] tmp_290_9_fu_4738_p2;
wire   [1:0] p_Result_161_9_fu_4750_p4;
wire   [2:0] p_Result_162_9_fu_4766_p4;
wire   [13:0] tmp_267_s_fu_4788_p3;
wire  signed [16:0] tmp_267_cast_fu_4795_p1;
wire  signed [16:0] tmp_268_s_fu_4799_p1;
wire   [7:0] p_Val2_88_s_fu_4816_p4;
wire   [7:0] tmp_271_s_fu_4826_p1;
wire   [0:0] tmp_1061_fu_4829_p3;
wire   [0:0] tmp_275_s_fu_4851_p2;
wire   [1:0] p_Result_159_s_fu_4863_p4;
wire   [2:0] p_Result_160_s_fu_4879_p4;
wire   [13:0] tmp_282_s_fu_4901_p3;
wire  signed [16:0] tmp_282_cast_fu_4908_p1;
wire  signed [16:0] tmp_283_s_fu_4912_p1;
wire   [7:0] p_Val2_93_s_fu_4929_p4;
wire   [7:0] tmp_286_s_fu_4939_p1;
wire   [0:0] tmp_1066_fu_4942_p3;
wire   [0:0] tmp_290_s_fu_4964_p2;
wire   [1:0] p_Result_161_s_fu_4976_p4;
wire   [2:0] p_Result_162_s_fu_4992_p4;
wire   [13:0] tmp_267_10_fu_5014_p3;
wire  signed [16:0] tmp_267_10_cast_fu_5021_p1;
wire  signed [16:0] tmp_268_10_fu_5025_p1;
wire   [7:0] p_Val2_88_10_fu_5042_p4;
wire   [7:0] tmp_271_10_fu_5052_p1;
wire   [0:0] tmp_1071_fu_5055_p3;
wire   [0:0] tmp_275_10_fu_5077_p2;
wire   [1:0] p_Result_159_10_fu_5089_p4;
wire   [2:0] p_Result_160_10_fu_5105_p4;
wire   [13:0] tmp_282_10_fu_5127_p3;
wire  signed [16:0] tmp_282_10_cast_fu_5134_p1;
wire  signed [16:0] tmp_283_10_fu_5138_p1;
wire   [7:0] p_Val2_93_10_fu_5155_p4;
wire   [7:0] tmp_286_10_fu_5165_p1;
wire   [0:0] tmp_1076_fu_5168_p3;
wire   [0:0] tmp_290_10_fu_5190_p2;
wire   [1:0] p_Result_161_10_fu_5202_p4;
wire   [2:0] p_Result_162_10_fu_5218_p4;
wire   [0:0] tmp_963_fu_5240_p3;
wire   [0:0] tmp_135_fu_5252_p2;
wire   [0:0] p_41_i_i6_fu_5258_p2;
wire   [0:0] deleted_zeros_fu_5247_p3;
wire   [0:0] p_not_i_i_fu_5273_p2;
wire   [0:0] brmerge_i_i_fu_5279_p2;
wire   [0:0] deleted_ones_fu_5263_p3;
wire   [0:0] tmp1_demorgan_fu_5300_p2;
wire   [0:0] tmp1_fu_5306_p2;
wire   [0:0] overflow_fu_5289_p2;
wire   [0:0] tmp_968_fu_5323_p3;
wire   [0:0] tmp_141_fu_5335_p2;
wire   [0:0] p_41_i_i_fu_5341_p2;
wire   [0:0] deleted_zeros_6_fu_5330_p3;
wire   [0:0] p_not_i_i6_fu_5356_p2;
wire   [0:0] brmerge_i_i3_fu_5362_p2;
wire   [0:0] deleted_ones_6_fu_5346_p3;
wire   [0:0] tmp3_demorgan_fu_5383_p2;
wire   [0:0] tmp3_fu_5389_p2;
wire   [0:0] overflow_13_fu_5372_p2;
wire   [0:0] tmp_973_fu_5406_p3;
wire   [0:0] tmp_278_1_fu_5418_p2;
wire   [0:0] p_41_i_i6_1_fu_5424_p2;
wire   [0:0] deleted_zeros_1_fu_5413_p3;
wire   [0:0] p_not_i_i_1_fu_5439_p2;
wire   [0:0] brmerge_i_i_1_fu_5445_p2;
wire   [0:0] deleted_ones_1_fu_5429_p3;
wire   [0:0] tmp5_demorgan_fu_5466_p2;
wire   [0:0] tmp5_fu_5472_p2;
wire   [0:0] overflow_1_fu_5455_p2;
wire   [0:0] tmp_978_fu_5489_p3;
wire   [0:0] tmp_293_1_fu_5501_p2;
wire   [0:0] p_41_i_i_1_fu_5507_p2;
wire   [0:0] deleted_zeros_6_1_fu_5496_p3;
wire   [0:0] p_not_i_i6_1_fu_5522_p2;
wire   [0:0] brmerge_i_i3_1_fu_5528_p2;
wire   [0:0] deleted_ones_6_1_fu_5512_p3;
wire   [0:0] tmp7_demorgan_fu_5549_p2;
wire   [0:0] tmp7_fu_5555_p2;
wire   [0:0] overflow_13_1_fu_5538_p2;
wire   [0:0] tmp_983_fu_5572_p3;
wire   [0:0] tmp_278_2_fu_5584_p2;
wire   [0:0] p_41_i_i6_2_fu_5590_p2;
wire   [0:0] deleted_zeros_2_fu_5579_p3;
wire   [0:0] p_not_i_i_2_fu_5605_p2;
wire   [0:0] brmerge_i_i_2_fu_5611_p2;
wire   [0:0] deleted_ones_2_fu_5595_p3;
wire   [0:0] tmp9_demorgan_fu_5632_p2;
wire   [0:0] tmp9_fu_5638_p2;
wire   [0:0] overflow_2_fu_5621_p2;
wire   [0:0] tmp_988_fu_5655_p3;
wire   [0:0] tmp_293_2_fu_5667_p2;
wire   [0:0] p_41_i_i_2_fu_5673_p2;
wire   [0:0] deleted_zeros_6_2_fu_5662_p3;
wire   [0:0] p_not_i_i6_2_fu_5688_p2;
wire   [0:0] brmerge_i_i3_2_fu_5694_p2;
wire   [0:0] deleted_ones_6_2_fu_5678_p3;
wire   [0:0] tmp11_demorgan_fu_5715_p2;
wire   [0:0] tmp11_fu_5721_p2;
wire   [0:0] overflow_13_2_fu_5704_p2;
wire   [0:0] tmp_993_fu_5738_p3;
wire   [0:0] tmp_278_3_fu_5750_p2;
wire   [0:0] p_41_i_i6_3_fu_5756_p2;
wire   [0:0] deleted_zeros_3_fu_5745_p3;
wire   [0:0] p_not_i_i_3_fu_5771_p2;
wire   [0:0] brmerge_i_i_3_fu_5777_p2;
wire   [0:0] deleted_ones_3_fu_5761_p3;
wire   [0:0] tmp13_demorgan_fu_5798_p2;
wire   [0:0] tmp13_fu_5804_p2;
wire   [0:0] overflow_3_fu_5787_p2;
wire   [0:0] tmp_998_fu_5821_p3;
wire   [0:0] tmp_293_3_fu_5833_p2;
wire   [0:0] p_41_i_i_3_fu_5839_p2;
wire   [0:0] deleted_zeros_6_3_fu_5828_p3;
wire   [0:0] p_not_i_i6_3_fu_5854_p2;
wire   [0:0] brmerge_i_i3_3_fu_5860_p2;
wire   [0:0] deleted_ones_6_3_fu_5844_p3;
wire   [0:0] tmp15_demorgan_fu_5881_p2;
wire   [0:0] tmp15_fu_5887_p2;
wire   [0:0] overflow_13_3_fu_5870_p2;
wire   [0:0] tmp_1003_fu_5904_p3;
wire   [0:0] tmp_278_4_fu_5916_p2;
wire   [0:0] p_41_i_i6_4_fu_5922_p2;
wire   [0:0] deleted_zeros_4_fu_5911_p3;
wire   [0:0] p_not_i_i_4_fu_5937_p2;
wire   [0:0] brmerge_i_i_4_fu_5943_p2;
wire   [0:0] deleted_ones_4_fu_5927_p3;
wire   [0:0] tmp17_demorgan_fu_5964_p2;
wire   [0:0] tmp17_fu_5970_p2;
wire   [0:0] overflow_4_fu_5953_p2;
wire   [0:0] tmp_1008_fu_5987_p3;
wire   [0:0] tmp_293_4_fu_5999_p2;
wire   [0:0] p_41_i_i_4_fu_6005_p2;
wire   [0:0] deleted_zeros_6_4_fu_5994_p3;
wire   [0:0] p_not_i_i6_4_fu_6020_p2;
wire   [0:0] brmerge_i_i3_4_fu_6026_p2;
wire   [0:0] deleted_ones_6_4_fu_6010_p3;
wire   [0:0] tmp19_demorgan_fu_6047_p2;
wire   [0:0] tmp19_fu_6053_p2;
wire   [0:0] overflow_13_4_fu_6036_p2;
wire   [0:0] tmp_1013_fu_6070_p3;
wire   [0:0] tmp_278_5_fu_6082_p2;
wire   [0:0] p_41_i_i6_5_fu_6088_p2;
wire   [0:0] deleted_zeros_5_fu_6077_p3;
wire   [0:0] p_not_i_i_5_fu_6103_p2;
wire   [0:0] brmerge_i_i_5_fu_6109_p2;
wire   [0:0] deleted_ones_5_fu_6093_p3;
wire   [0:0] tmp21_demorgan_fu_6130_p2;
wire   [0:0] tmp21_fu_6136_p2;
wire   [0:0] overflow_5_fu_6119_p2;
wire   [0:0] tmp_1018_fu_6153_p3;
wire   [0:0] tmp_293_5_fu_6165_p2;
wire   [0:0] p_41_i_i_5_fu_6171_p2;
wire   [0:0] deleted_zeros_6_5_fu_6160_p3;
wire   [0:0] p_not_i_i6_5_fu_6186_p2;
wire   [0:0] brmerge_i_i3_5_fu_6192_p2;
wire   [0:0] deleted_ones_6_5_fu_6176_p3;
wire   [0:0] tmp23_demorgan_fu_6213_p2;
wire   [0:0] tmp23_fu_6219_p2;
wire   [0:0] overflow_13_5_fu_6202_p2;
wire   [0:0] tmp_1023_fu_6236_p3;
wire   [0:0] tmp_278_6_fu_6248_p2;
wire   [0:0] p_41_i_i6_6_fu_6254_p2;
wire   [0:0] deleted_zeros_s_fu_6243_p3;
wire   [0:0] p_not_i_i_6_fu_6269_p2;
wire   [0:0] brmerge_i_i_6_fu_6275_p2;
wire   [0:0] deleted_ones_s_fu_6259_p3;
wire   [0:0] tmp25_demorgan_fu_6296_p2;
wire   [0:0] tmp25_fu_6302_p2;
wire   [0:0] overflow_6_fu_6285_p2;
wire   [0:0] tmp_1028_fu_6319_p3;
wire   [0:0] tmp_293_6_fu_6331_p2;
wire   [0:0] p_41_i_i_6_fu_6337_p2;
wire   [0:0] deleted_zeros_6_6_fu_6326_p3;
wire   [0:0] p_not_i_i6_6_fu_6352_p2;
wire   [0:0] brmerge_i_i3_6_fu_6358_p2;
wire   [0:0] deleted_ones_6_6_fu_6342_p3;
wire   [0:0] tmp27_demorgan_fu_6379_p2;
wire   [0:0] tmp27_fu_6385_p2;
wire   [0:0] overflow_13_6_fu_6368_p2;
wire   [0:0] tmp_1033_fu_6402_p3;
wire   [0:0] tmp_278_7_fu_6414_p2;
wire   [0:0] p_41_i_i6_7_fu_6420_p2;
wire   [0:0] deleted_zeros_7_fu_6409_p3;
wire   [0:0] p_not_i_i_7_fu_6435_p2;
wire   [0:0] brmerge_i_i_7_fu_6441_p2;
wire   [0:0] deleted_ones_7_fu_6425_p3;
wire   [0:0] tmp29_demorgan_fu_6462_p2;
wire   [0:0] tmp29_fu_6468_p2;
wire   [0:0] overflow_7_fu_6451_p2;
wire   [0:0] tmp_1038_fu_6485_p3;
wire   [0:0] tmp_293_7_fu_6497_p2;
wire   [0:0] p_41_i_i_7_fu_6503_p2;
wire   [0:0] deleted_zeros_6_7_fu_6492_p3;
wire   [0:0] p_not_i_i6_7_fu_6518_p2;
wire   [0:0] brmerge_i_i3_7_fu_6524_p2;
wire   [0:0] deleted_ones_6_7_fu_6508_p3;
wire   [0:0] tmp31_demorgan_fu_6545_p2;
wire   [0:0] tmp31_fu_6551_p2;
wire   [0:0] overflow_13_7_fu_6534_p2;
wire   [0:0] tmp_1043_fu_6568_p3;
wire   [0:0] tmp_278_8_fu_6580_p2;
wire   [0:0] p_41_i_i6_8_fu_6586_p2;
wire   [0:0] deleted_zeros_8_fu_6575_p3;
wire   [0:0] p_not_i_i_8_fu_6601_p2;
wire   [0:0] brmerge_i_i_8_fu_6607_p2;
wire   [0:0] deleted_ones_8_fu_6591_p3;
wire   [0:0] tmp33_demorgan_fu_6628_p2;
wire   [0:0] tmp33_fu_6634_p2;
wire   [0:0] overflow_8_fu_6617_p2;
wire   [0:0] tmp_1048_fu_6651_p3;
wire   [0:0] tmp_293_8_fu_6663_p2;
wire   [0:0] p_41_i_i_8_fu_6669_p2;
wire   [0:0] deleted_zeros_6_8_fu_6658_p3;
wire   [0:0] p_not_i_i6_8_fu_6684_p2;
wire   [0:0] brmerge_i_i3_8_fu_6690_p2;
wire   [0:0] deleted_ones_6_8_fu_6674_p3;
wire   [0:0] tmp35_demorgan_fu_6711_p2;
wire   [0:0] tmp35_fu_6717_p2;
wire   [0:0] overflow_13_8_fu_6700_p2;
wire   [0:0] tmp_1053_fu_6734_p3;
wire   [0:0] tmp_278_9_fu_6746_p2;
wire   [0:0] p_41_i_i6_9_fu_6752_p2;
wire   [0:0] deleted_zeros_9_fu_6741_p3;
wire   [0:0] p_not_i_i_9_fu_6767_p2;
wire   [0:0] brmerge_i_i_9_fu_6773_p2;
wire   [0:0] deleted_ones_9_fu_6757_p3;
wire   [0:0] tmp37_demorgan_fu_6794_p2;
wire   [0:0] tmp37_fu_6800_p2;
wire   [0:0] overflow_9_fu_6783_p2;
wire   [0:0] tmp_1058_fu_6817_p3;
wire   [0:0] tmp_293_9_fu_6829_p2;
wire   [0:0] p_41_i_i_9_fu_6835_p2;
wire   [0:0] deleted_zeros_6_9_fu_6824_p3;
wire   [0:0] p_not_i_i6_9_fu_6850_p2;
wire   [0:0] brmerge_i_i3_9_fu_6856_p2;
wire   [0:0] deleted_ones_6_9_fu_6840_p3;
wire   [0:0] tmp39_demorgan_fu_6877_p2;
wire   [0:0] tmp39_fu_6883_p2;
wire   [0:0] overflow_13_9_fu_6866_p2;
wire   [0:0] tmp_1063_fu_6900_p3;
wire   [0:0] tmp_278_s_fu_6912_p2;
wire   [0:0] p_41_i_i6_s_fu_6918_p2;
wire   [0:0] deleted_zeros_10_fu_6907_p3;
wire   [0:0] p_not_i_i_10_fu_6933_p2;
wire   [0:0] brmerge_i_i_10_fu_6939_p2;
wire   [0:0] deleted_ones_10_fu_6923_p3;
wire   [0:0] tmp41_demorgan_fu_6960_p2;
wire   [0:0] tmp41_fu_6966_p2;
wire   [0:0] overflow_10_fu_6949_p2;
wire   [0:0] tmp_1068_fu_6983_p3;
wire   [0:0] tmp_293_s_fu_6995_p2;
wire   [0:0] p_41_i_i_10_fu_7001_p2;
wire   [0:0] deleted_zeros_6_s_fu_6990_p3;
wire   [0:0] p_not_i_i6_s_fu_7016_p2;
wire   [0:0] brmerge_i_i3_s_fu_7022_p2;
wire   [0:0] deleted_ones_6_s_fu_7006_p3;
wire   [0:0] tmp43_demorgan_fu_7043_p2;
wire   [0:0] tmp43_fu_7049_p2;
wire   [0:0] overflow_13_s_fu_7032_p2;
wire   [0:0] tmp_1073_fu_7066_p3;
wire   [0:0] tmp_278_10_fu_7078_p2;
wire   [0:0] p_41_i_i6_10_fu_7084_p2;
wire   [0:0] deleted_zeros_11_fu_7073_p3;
wire   [0:0] p_not_i_i_11_fu_7099_p2;
wire   [0:0] brmerge_i_i_11_fu_7105_p2;
wire   [0:0] deleted_ones_11_fu_7089_p3;
wire   [0:0] tmp45_demorgan_fu_7126_p2;
wire   [0:0] tmp45_fu_7132_p2;
wire   [0:0] overflow_11_fu_7115_p2;
wire   [0:0] tmp_1078_fu_7149_p3;
wire   [0:0] tmp_293_10_fu_7161_p2;
wire   [0:0] p_41_i_i_11_fu_7167_p2;
wire   [0:0] deleted_zeros_6_10_fu_7156_p3;
wire   [0:0] p_not_i_i6_10_fu_7182_p2;
wire   [0:0] brmerge_i_i3_10_fu_7188_p2;
wire   [0:0] deleted_ones_6_10_fu_7172_p3;
wire   [0:0] tmp47_demorgan_fu_7209_p2;
wire   [0:0] tmp47_fu_7215_p2;
wire   [0:0] overflow_13_10_fu_7198_p2;
wire   [0:0] tmp2_fu_7232_p2;
wire   [0:0] underflow_not_fu_7236_p2;
wire   [7:0] p_Val2_89_mux_fu_7241_p3;
wire   [7:0] p_Val2_s_227_fu_7247_p3;
wire   [0:0] tmp4_fu_7262_p2;
wire   [0:0] underflow_13_not_fu_7266_p2;
wire   [7:0] p_Val2_94_mux_fu_7271_p3;
wire   [7:0] p_Val2_6_fu_7277_p3;
wire   [0:0] tmp6_fu_7292_p2;
wire   [0:0] underflow_not_1_fu_7296_p2;
wire   [7:0] p_Val2_89_mux_1_fu_7301_p3;
wire   [7:0] p_Val2_89_1_228_fu_7307_p3;
wire   [0:0] tmp8_fu_7322_p2;
wire   [0:0] underflow_13_not_1_fu_7326_p2;
wire   [7:0] p_Val2_94_mux_1_fu_7331_p3;
wire   [7:0] p_Val2_94_1_229_fu_7337_p3;
wire   [0:0] tmp10_fu_7352_p2;
wire   [0:0] underflow_not_2_fu_7356_p2;
wire   [7:0] p_Val2_89_mux_2_fu_7361_p3;
wire   [7:0] p_Val2_89_2_230_fu_7367_p3;
wire   [0:0] tmp12_fu_7382_p2;
wire   [0:0] underflow_13_not_2_fu_7386_p2;
wire   [7:0] p_Val2_94_mux_2_fu_7391_p3;
wire   [7:0] p_Val2_94_2_231_fu_7397_p3;
wire   [0:0] tmp14_fu_7412_p2;
wire   [0:0] underflow_not_3_fu_7416_p2;
wire   [7:0] p_Val2_89_mux_3_fu_7421_p3;
wire   [7:0] p_Val2_89_3_232_fu_7427_p3;
wire   [0:0] tmp16_fu_7442_p2;
wire   [0:0] underflow_13_not_3_fu_7446_p2;
wire   [7:0] p_Val2_94_mux_3_fu_7451_p3;
wire   [7:0] p_Val2_94_3_233_fu_7457_p3;
wire   [0:0] tmp18_fu_7472_p2;
wire   [0:0] underflow_not_4_fu_7476_p2;
wire   [7:0] p_Val2_89_mux_4_fu_7481_p3;
wire   [7:0] p_Val2_89_4_234_fu_7487_p3;
wire   [0:0] tmp20_fu_7502_p2;
wire   [0:0] underflow_13_not_4_fu_7506_p2;
wire   [7:0] p_Val2_94_mux_4_fu_7511_p3;
wire   [7:0] p_Val2_94_4_235_fu_7517_p3;
wire   [0:0] tmp22_fu_7532_p2;
wire   [0:0] underflow_not_5_fu_7536_p2;
wire   [7:0] p_Val2_89_mux_5_fu_7541_p3;
wire   [7:0] p_Val2_89_5_236_fu_7547_p3;
wire   [0:0] tmp24_fu_7562_p2;
wire   [0:0] underflow_13_not_5_fu_7566_p2;
wire   [7:0] p_Val2_94_mux_5_fu_7571_p3;
wire   [7:0] p_Val2_94_5_237_fu_7577_p3;
wire   [0:0] tmp26_fu_7592_p2;
wire   [0:0] underflow_not_6_fu_7596_p2;
wire   [7:0] p_Val2_89_mux_6_fu_7601_p3;
wire   [7:0] p_Val2_89_6_238_fu_7607_p3;
wire   [0:0] tmp28_fu_7622_p2;
wire   [0:0] underflow_13_not_6_fu_7626_p2;
wire   [7:0] p_Val2_94_mux_6_fu_7631_p3;
wire   [7:0] p_Val2_94_6_239_fu_7637_p3;
wire   [0:0] tmp30_fu_7652_p2;
wire   [0:0] underflow_not_7_fu_7656_p2;
wire   [7:0] p_Val2_89_mux_7_fu_7661_p3;
wire   [7:0] p_Val2_89_7_240_fu_7667_p3;
wire   [0:0] tmp32_fu_7682_p2;
wire   [0:0] underflow_13_not_7_fu_7686_p2;
wire   [7:0] p_Val2_94_mux_7_fu_7691_p3;
wire   [7:0] p_Val2_94_7_241_fu_7697_p3;
wire   [0:0] tmp34_fu_7712_p2;
wire   [0:0] underflow_not_8_fu_7716_p2;
wire   [7:0] p_Val2_89_mux_8_fu_7721_p3;
wire   [7:0] p_Val2_89_8_242_fu_7727_p3;
wire   [0:0] tmp36_fu_7742_p2;
wire   [0:0] underflow_13_not_8_fu_7746_p2;
wire   [7:0] p_Val2_94_mux_8_fu_7751_p3;
wire   [7:0] p_Val2_94_8_243_fu_7757_p3;
wire   [0:0] tmp38_fu_7772_p2;
wire   [0:0] underflow_not_9_fu_7776_p2;
wire   [7:0] p_Val2_89_mux_9_fu_7781_p3;
wire   [7:0] p_Val2_89_9_244_fu_7787_p3;
wire   [0:0] tmp40_fu_7802_p2;
wire   [0:0] underflow_13_not_9_fu_7806_p2;
wire   [7:0] p_Val2_94_mux_9_fu_7811_p3;
wire   [7:0] p_Val2_94_9_245_fu_7817_p3;
wire   [0:0] tmp42_fu_7832_p2;
wire   [0:0] underflow_not_10_fu_7836_p2;
wire   [7:0] p_Val2_89_mux_s_fu_7841_p3;
wire   [7:0] p_Val2_89_s_246_fu_7847_p3;
wire   [0:0] tmp44_fu_7862_p2;
wire   [0:0] underflow_13_not_s_fu_7866_p2;
wire   [7:0] p_Val2_94_mux_s_fu_7871_p3;
wire   [7:0] p_Val2_94_s_247_fu_7877_p3;
wire   [0:0] tmp46_fu_7892_p2;
wire   [0:0] underflow_not_11_fu_7896_p2;
wire   [7:0] p_Val2_89_mux_10_fu_7901_p3;
wire   [7:0] p_Val2_89_10_248_fu_7907_p3;
wire   [0:0] tmp48_fu_7922_p2;
wire   [0:0] underflow_13_not_10_fu_7926_p2;
wire   [7:0] p_Val2_94_mux_10_fu_7931_p3;
wire   [7:0] p_Val2_94_10_249_fu_7937_p3;
wire   [11:0] indvar_flatten21_op_fu_7970_p2;
wire   [0:0] exitcond13_fu_8002_p2;
wire   [0:0] not_exitcond_flatten_8_fu_7997_p2;
wire   [4:0] co_18_fu_7984_p2;
wire   [5:0] h5_mid_fu_7990_p3;
wire   [0:0] exitcond_mid_fu_8008_p2;
wire   [0:0] tmp_371_fu_8027_p2;
wire   [5:0] h_6_fu_8021_p2;
wire   [10:0] tmp_951_fu_8048_p3;
wire   [6:0] tmp_952_fu_8059_p3;
wire   [11:0] p_shl8_cast_fu_8055_p1;
wire   [11:0] p_shl9_cast_fu_8066_p1;
wire   [11:0] w6_cast_cast_fu_8076_p1;
wire   [11:0] tmp_372_fu_8070_p2;
wire   [11:0] tmp_373_fu_8079_p2;
wire   [7:0] tmp_101_fu_8118_p26;
wire    ap_CS_fsm_state22;
reg   [16:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;

// power-on initialization
initial begin
#0 ap_CS_fsm = 17'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter2 = 1'b0;
#0 ap_enable_reg_pp1_iter3 = 1'b0;
end

MUL_DP grp_MUL_DP_fu_1637(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(weight_0_V_q0),
    .b_V(weight_12_V_q0),
    .w_V(tmp_99_reg_8579),
    .ap_return_0(grp_MUL_DP_fu_1637_ap_return_0),
    .ap_return_1(grp_MUL_DP_fu_1637_ap_return_1),
    .ap_ce(grp_MUL_DP_fu_1637_ap_ce)
);

MUL_DP grp_MUL_DP_fu_1646(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(weight_1_V_q0),
    .b_V(weight_13_V_q0),
    .w_V(tmp_99_reg_8579),
    .ap_return_0(grp_MUL_DP_fu_1646_ap_return_0),
    .ap_return_1(grp_MUL_DP_fu_1646_ap_return_1),
    .ap_ce(grp_MUL_DP_fu_1646_ap_ce)
);

MUL_DP grp_MUL_DP_fu_1655(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(weight_2_V_q0),
    .b_V(weight_14_V_q0),
    .w_V(tmp_99_reg_8579),
    .ap_return_0(grp_MUL_DP_fu_1655_ap_return_0),
    .ap_return_1(grp_MUL_DP_fu_1655_ap_return_1),
    .ap_ce(grp_MUL_DP_fu_1655_ap_ce)
);

MUL_DP grp_MUL_DP_fu_1664(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(weight_3_V_q0),
    .b_V(weight_15_V_q0),
    .w_V(tmp_99_reg_8579),
    .ap_return_0(grp_MUL_DP_fu_1664_ap_return_0),
    .ap_return_1(grp_MUL_DP_fu_1664_ap_return_1),
    .ap_ce(grp_MUL_DP_fu_1664_ap_ce)
);

MUL_DP grp_MUL_DP_fu_1673(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(weight_4_V_q0),
    .b_V(weight_16_V_q0),
    .w_V(tmp_99_reg_8579),
    .ap_return_0(grp_MUL_DP_fu_1673_ap_return_0),
    .ap_return_1(grp_MUL_DP_fu_1673_ap_return_1),
    .ap_ce(grp_MUL_DP_fu_1673_ap_ce)
);

MUL_DP grp_MUL_DP_fu_1682(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(weight_5_V_q0),
    .b_V(weight_17_V_q0),
    .w_V(tmp_99_reg_8579),
    .ap_return_0(grp_MUL_DP_fu_1682_ap_return_0),
    .ap_return_1(grp_MUL_DP_fu_1682_ap_return_1),
    .ap_ce(grp_MUL_DP_fu_1682_ap_ce)
);

MUL_DP grp_MUL_DP_fu_1691(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(weight_6_V_q0),
    .b_V(weight_18_V_q0),
    .w_V(tmp_99_reg_8579),
    .ap_return_0(grp_MUL_DP_fu_1691_ap_return_0),
    .ap_return_1(grp_MUL_DP_fu_1691_ap_return_1),
    .ap_ce(grp_MUL_DP_fu_1691_ap_ce)
);

MUL_DP grp_MUL_DP_fu_1700(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(weight_7_V_q0),
    .b_V(weight_19_V_q0),
    .w_V(tmp_99_reg_8579),
    .ap_return_0(grp_MUL_DP_fu_1700_ap_return_0),
    .ap_return_1(grp_MUL_DP_fu_1700_ap_return_1),
    .ap_ce(grp_MUL_DP_fu_1700_ap_ce)
);

MUL_DP grp_MUL_DP_fu_1709(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(weight_8_V_q0),
    .b_V(weight_20_V_q0),
    .w_V(tmp_99_reg_8579),
    .ap_return_0(grp_MUL_DP_fu_1709_ap_return_0),
    .ap_return_1(grp_MUL_DP_fu_1709_ap_return_1),
    .ap_ce(grp_MUL_DP_fu_1709_ap_ce)
);

MUL_DP grp_MUL_DP_fu_1718(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(weight_9_V_q0),
    .b_V(weight_21_V_q0),
    .w_V(tmp_99_reg_8579),
    .ap_return_0(grp_MUL_DP_fu_1718_ap_return_0),
    .ap_return_1(grp_MUL_DP_fu_1718_ap_return_1),
    .ap_ce(grp_MUL_DP_fu_1718_ap_ce)
);

MUL_DP grp_MUL_DP_fu_1727(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(weight_10_V_q0),
    .b_V(weight_22_V_q0),
    .w_V(tmp_99_reg_8579),
    .ap_return_0(grp_MUL_DP_fu_1727_ap_return_0),
    .ap_return_1(grp_MUL_DP_fu_1727_ap_return_1),
    .ap_ce(grp_MUL_DP_fu_1727_ap_ce)
);

MUL_DP grp_MUL_DP_fu_1736(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(weight_11_V_q0),
    .b_V(weight_23_V_q0),
    .w_V(tmp_100_reg_8594),
    .ap_return_0(grp_MUL_DP_fu_1736_ap_return_0),
    .ap_return_1(grp_MUL_DP_fu_1736_ap_return_1),
    .ap_ce(grp_MUL_DP_fu_1736_ap_ce)
);

ShuffleNetV2_mux_pcA #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 32 ),
    .dout_WIDTH( 8 ))
ShuffleNetV2_mux_pcA_x_U25(
    .din1(conv1_output_p_V_0_q0),
    .din2(conv1_output_p_V_1_q0),
    .din3(conv1_output_p_V_2_q0),
    .din4(conv1_output_p_V_3_q0),
    .din5(conv1_output_p_V_4_q0),
    .din6(conv1_output_p_V_5_q0),
    .din7(conv1_output_p_V_6_q0),
    .din8(conv1_output_p_V_7_q0),
    .din9(conv1_output_p_V_8_q0),
    .din10(conv1_output_p_V_9_q0),
    .din11(conv1_output_p_V_10_q0),
    .din12(conv1_output_p_V_11_q0),
    .din13(arrayNo_cast_fu_2176_p1),
    .dout(tmp_99_fu_2180_p14)
);

ShuffleNetV2_mux_pcA #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 32 ),
    .dout_WIDTH( 8 ))
ShuffleNetV2_mux_pcA_x_U26(
    .din1(conv1_output_p_V_0_q0),
    .din2(conv1_output_p_V_1_q0),
    .din3(conv1_output_p_V_2_q0),
    .din4(conv1_output_p_V_3_q0),
    .din5(conv1_output_p_V_4_q0),
    .din6(conv1_output_p_V_5_q0),
    .din7(conv1_output_p_V_6_q0),
    .din8(conv1_output_p_V_7_q0),
    .din9(conv1_output_p_V_8_q0),
    .din10(conv1_output_p_V_9_q0),
    .din11(conv1_output_p_V_10_q0),
    .din12(conv1_output_p_V_11_q0),
    .din13(arrayNo_cast_fu_2176_p1),
    .dout(tmp_100_fu_2210_p14)
);

ShuffleNetV2_mux_qcK #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 8 ),
    .din17_WIDTH( 8 ),
    .din18_WIDTH( 8 ),
    .din19_WIDTH( 8 ),
    .din20_WIDTH( 8 ),
    .din21_WIDTH( 8 ),
    .din22_WIDTH( 8 ),
    .din23_WIDTH( 8 ),
    .din24_WIDTH( 8 ),
    .din25_WIDTH( 5 ),
    .dout_WIDTH( 8 ))
ShuffleNetV2_mux_qcK_U27(
    .din1(ShuffleConvs_0_Downs_23_q0),
    .din2(ShuffleConvs_0_Downs_22_q0),
    .din3(ShuffleConvs_0_Downs_11_q0),
    .din4(ShuffleConvs_0_Downs_6_q0),
    .din5(ShuffleConvs_0_Downs_5_q0),
    .din6(ShuffleConvs_0_Downs_4_q0),
    .din7(ShuffleConvs_0_Downs_3_q0),
    .din8(ShuffleConvs_0_Downs_2_q0),
    .din9(ShuffleConvs_0_Downs_1_q0),
    .din10(ShuffleConvs_0_Downs_q0),
    .din11(ShuffleConvs_0_Downs_21_q0),
    .din12(ShuffleConvs_0_Downs_20_q0),
    .din13(ShuffleConvs_0_Downs_19_q0),
    .din14(ShuffleConvs_0_Downs_18_q0),
    .din15(ShuffleConvs_0_Downs_17_q0),
    .din16(ShuffleConvs_0_Downs_16_q0),
    .din17(ShuffleConvs_0_Downs_15_q0),
    .din18(ShuffleConvs_0_Downs_14_q0),
    .din19(ShuffleConvs_0_Downs_13_q0),
    .din20(ShuffleConvs_0_Downs_12_q0),
    .din21(ShuffleConvs_0_Downs_10_q0),
    .din22(ShuffleConvs_0_Downs_9_q0),
    .din23(ShuffleConvs_0_Downs_8_q0),
    .din24(ShuffleConvs_0_Downs_7_q0),
    .din25(ap_reg_pp1_iter2_co4_mid2_reg_10709),
    .dout(tmp_101_fu_8118_p26)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011011 == 1'b0) & (1'b1 == ap_condition_pp0_exit_iter0_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_flag00011011 == 1'b0)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state2)) begin
                ap_enable_reg_pp0_iter1 <= (ap_condition_pp0_exit_iter0_state2 ^ 1'b1);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_flag00011011 == 1'b0)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_flag00011011 == 1'b0) & (1'b1 == ap_condition_pp1_exit_iter0_state18))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state6) & (exitcond10_fu_1950_p2 == 1'd1))) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if ((ap_block_pp1_stage0_flag00011011 == 1'b0)) begin
            if ((1'b1 == ap_condition_pp1_exit_iter0_state18)) begin
                ap_enable_reg_pp1_iter1 <= (ap_condition_pp1_exit_iter0_state18 ^ 1'b1);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter2 <= 1'b0;
    end else begin
        if ((ap_block_pp1_stage0_flag00011011 == 1'b0)) begin
            ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter3 <= 1'b0;
    end else begin
        if ((ap_block_pp1_stage0_flag00011011 == 1'b0)) begin
            ap_enable_reg_pp1_iter3 <= ap_enable_reg_pp1_iter2;
        end else if (((1'b1 == ap_CS_fsm_state6) & (exitcond10_fu_1950_p2 == 1'd1))) begin
            ap_enable_reg_pp1_iter3 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (1'd0 == exitcond11_fu_1997_p2))) begin
        ci_reg_1556 <= 5'd0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        ci_reg_1556 <= ci_5_reg_8499;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (exitcond10_fu_1950_p2 == 1'd1))) begin
        co4_reg_1590 <= 5'd0;
    end else if (((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'd0 == ap_reg_pp1_iter1_exitcond_flatten6_reg_10687) & (1'b1 == ap_enable_reg_pp1_iter2))) begin
        co4_reg_1590 <= co4_mid2_reg_10709;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2) & (ap_reg_pp0_iter1_exitcond_flatten_reg_8179 == 1'd0))) begin
        co_reg_1485 <= co_cast_mid2_v_reg_8201;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        co_reg_1485 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        h1_reg_1532 <= 6'd1;
    end else if (((1'b1 == ap_CS_fsm_state7) & (exitcond11_fu_1997_p2 == 1'd1))) begin
        h1_reg_1532 <= h_7_fu_2003_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (exitcond10_fu_1950_p2 == 1'd1))) begin
        h5_reg_1613 <= 6'd1;
    end else if (((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'd0 == ap_reg_pp1_iter1_exitcond_flatten6_reg_10687) & (1'b1 == ap_enable_reg_pp1_iter2))) begin
        h5_reg_1613 <= h5_cast_mid2_reg_10721;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2) & (ap_reg_pp0_iter1_exitcond_flatten_reg_8179 == 1'd0))) begin
        h_reg_1508 <= h_cast_mid2_reg_8212;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        h_reg_1508 <= 6'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_fu_1745_p2 == 1'd0))) begin
        indvar_flatten1_reg_1474 <= indvar_flatten_next1_fu_1751_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        indvar_flatten1_reg_1474 <= 15'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (exitcond10_fu_1950_p2 == 1'd1))) begin
        indvar_flatten2_reg_1579 <= 15'd0;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter0) & (1'd0 == exitcond_flatten6_fu_7952_p2))) begin
        indvar_flatten2_reg_1579 <= indvar_flatten_next1_2_fu_7958_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (exitcond10_fu_1950_p2 == 1'd1))) begin
        indvar_flatten3_reg_1602 <= 12'd0;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter0) & (1'd0 == exitcond_flatten6_fu_7952_p2))) begin
        indvar_flatten3_reg_1602 <= indvar_flatten_next1_1_fu_7976_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_fu_1745_p2 == 1'd0))) begin
        indvar_flatten_reg_1497 <= indvar_flatten_next_fu_1769_p3;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        indvar_flatten_reg_1497 <= 12'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (1'd0 == exitcond11_fu_1997_p2))) begin
        phi_mul_reg_1568 <= 11'd0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        phi_mul_reg_1568 <= next_mul_reg_8504;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (1'd0 == exitcond10_fu_1950_p2))) begin
        w2_reg_1544 <= 6'd1;
    end else if (((1'b1 == ap_CS_fsm_state8) & (1'd1 == exitcond12_fu_2037_p2))) begin
        w2_reg_1544 <= w_18_fu_2135_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (exitcond10_fu_1950_p2 == 1'd1))) begin
        w6_reg_1625 <= 6'd1;
    end else if (((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'd0 == ap_reg_pp1_iter1_exitcond_flatten6_reg_10687) & (1'b1 == ap_enable_reg_pp1_iter2))) begin
        w6_reg_1625 <= w_19_fu_8113_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2) & (ap_reg_pp0_iter1_exitcond_flatten_reg_8179 == 1'd0))) begin
        w_reg_1520 <= w_17_fu_1911_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        w_reg_1520 <= 6'd1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        Range1_all_ones_10_reg_9934 <= Range1_all_ones_10_fu_4889_p2;
        Range1_all_ones_11_reg_10028 <= Range1_all_ones_11_fu_5115_p2;
        Range1_all_ones_1_reg_9088 <= Range1_all_ones_1_fu_2855_p2;
        Range1_all_ones_2_reg_9182 <= Range1_all_ones_2_fu_3081_p2;
        Range1_all_ones_3_reg_9276 <= Range1_all_ones_3_fu_3307_p2;
        Range1_all_ones_4_reg_9370 <= Range1_all_ones_4_fu_3533_p2;
        Range1_all_ones_5_reg_9464 <= Range1_all_ones_5_fu_3759_p2;
        Range1_all_ones_6_10_reg_10075 <= Range1_all_ones_6_10_fu_5228_p2;
        Range1_all_ones_6_1_reg_9135 <= Range1_all_ones_6_1_fu_2968_p2;
        Range1_all_ones_6_2_reg_9229 <= Range1_all_ones_6_2_fu_3194_p2;
        Range1_all_ones_6_3_reg_9323 <= Range1_all_ones_6_3_fu_3420_p2;
        Range1_all_ones_6_4_reg_9417 <= Range1_all_ones_6_4_fu_3646_p2;
        Range1_all_ones_6_5_reg_9511 <= Range1_all_ones_6_5_fu_3872_p2;
        Range1_all_ones_6_6_reg_9605 <= Range1_all_ones_6_6_fu_4098_p2;
        Range1_all_ones_6_7_reg_9699 <= Range1_all_ones_6_7_fu_4324_p2;
        Range1_all_ones_6_8_reg_9793 <= Range1_all_ones_6_8_fu_4550_p2;
        Range1_all_ones_6_9_reg_9887 <= Range1_all_ones_6_9_fu_4776_p2;
        Range1_all_ones_6_reg_9041 <= Range1_all_ones_6_fu_2742_p2;
        Range1_all_ones_6_s_reg_9981 <= Range1_all_ones_6_s_fu_5002_p2;
        Range1_all_ones_7_reg_9652 <= Range1_all_ones_7_fu_4211_p2;
        Range1_all_ones_8_reg_9746 <= Range1_all_ones_8_fu_4437_p2;
        Range1_all_ones_9_reg_9840 <= Range1_all_ones_9_fu_4663_p2;
        Range1_all_ones_reg_8994 <= Range1_all_ones_fu_2629_p2;
        Range1_all_ones_s_reg_9558 <= Range1_all_ones_s_fu_3985_p2;
        Range1_all_zeros_10_reg_9941 <= Range1_all_zeros_10_fu_4895_p2;
        Range1_all_zeros_11_reg_10035 <= Range1_all_zeros_11_fu_5121_p2;
        Range1_all_zeros_1_reg_9095 <= Range1_all_zeros_1_fu_2861_p2;
        Range1_all_zeros_2_reg_9189 <= Range1_all_zeros_2_fu_3087_p2;
        Range1_all_zeros_3_reg_9283 <= Range1_all_zeros_3_fu_3313_p2;
        Range1_all_zeros_4_reg_9377 <= Range1_all_zeros_4_fu_3539_p2;
        Range1_all_zeros_5_reg_9471 <= Range1_all_zeros_5_fu_3765_p2;
        Range1_all_zeros_6_10_reg_10082 <= Range1_all_zeros_6_10_fu_5234_p2;
        Range1_all_zeros_6_1_reg_9142 <= Range1_all_zeros_6_1_fu_2974_p2;
        Range1_all_zeros_6_2_reg_9236 <= Range1_all_zeros_6_2_fu_3200_p2;
        Range1_all_zeros_6_3_reg_9330 <= Range1_all_zeros_6_3_fu_3426_p2;
        Range1_all_zeros_6_4_reg_9424 <= Range1_all_zeros_6_4_fu_3652_p2;
        Range1_all_zeros_6_5_reg_9518 <= Range1_all_zeros_6_5_fu_3878_p2;
        Range1_all_zeros_6_6_reg_9612 <= Range1_all_zeros_6_6_fu_4104_p2;
        Range1_all_zeros_6_7_reg_9706 <= Range1_all_zeros_6_7_fu_4330_p2;
        Range1_all_zeros_6_8_reg_9800 <= Range1_all_zeros_6_8_fu_4556_p2;
        Range1_all_zeros_6_9_reg_9894 <= Range1_all_zeros_6_9_fu_4782_p2;
        Range1_all_zeros_6_reg_9048 <= Range1_all_zeros_6_fu_2748_p2;
        Range1_all_zeros_6_s_reg_9988 <= Range1_all_zeros_6_s_fu_5008_p2;
        Range1_all_zeros_7_reg_9659 <= Range1_all_zeros_7_fu_4217_p2;
        Range1_all_zeros_8_reg_9753 <= Range1_all_zeros_8_fu_4443_p2;
        Range1_all_zeros_9_reg_9847 <= Range1_all_zeros_9_fu_4669_p2;
        Range1_all_zeros_reg_9001 <= Range1_all_zeros_fu_2635_p2;
        Range1_all_zeros_s_reg_9565 <= Range1_all_zeros_s_fu_3991_p2;
        Range2_all_ones_10_reg_9929 <= Range2_all_ones_10_fu_4873_p2;
        Range2_all_ones_11_reg_10023 <= Range2_all_ones_11_fu_5099_p2;
        Range2_all_ones_1_reg_9083 <= Range2_all_ones_1_fu_2839_p2;
        Range2_all_ones_2_reg_9177 <= Range2_all_ones_2_fu_3065_p2;
        Range2_all_ones_3_reg_9271 <= Range2_all_ones_3_fu_3291_p2;
        Range2_all_ones_4_reg_9365 <= Range2_all_ones_4_fu_3517_p2;
        Range2_all_ones_5_reg_9459 <= Range2_all_ones_5_fu_3743_p2;
        Range2_all_ones_6_10_reg_10070 <= Range2_all_ones_6_10_fu_5212_p2;
        Range2_all_ones_6_1_reg_9130 <= Range2_all_ones_6_1_fu_2952_p2;
        Range2_all_ones_6_2_reg_9224 <= Range2_all_ones_6_2_fu_3178_p2;
        Range2_all_ones_6_3_reg_9318 <= Range2_all_ones_6_3_fu_3404_p2;
        Range2_all_ones_6_4_reg_9412 <= Range2_all_ones_6_4_fu_3630_p2;
        Range2_all_ones_6_5_reg_9506 <= Range2_all_ones_6_5_fu_3856_p2;
        Range2_all_ones_6_6_reg_9600 <= Range2_all_ones_6_6_fu_4082_p2;
        Range2_all_ones_6_7_reg_9694 <= Range2_all_ones_6_7_fu_4308_p2;
        Range2_all_ones_6_8_reg_9788 <= Range2_all_ones_6_8_fu_4534_p2;
        Range2_all_ones_6_9_reg_9882 <= Range2_all_ones_6_9_fu_4760_p2;
        Range2_all_ones_6_reg_9036 <= Range2_all_ones_6_fu_2726_p2;
        Range2_all_ones_6_s_reg_9976 <= Range2_all_ones_6_s_fu_4986_p2;
        Range2_all_ones_7_reg_9647 <= Range2_all_ones_7_fu_4195_p2;
        Range2_all_ones_8_reg_9741 <= Range2_all_ones_8_fu_4421_p2;
        Range2_all_ones_9_reg_9835 <= Range2_all_ones_9_fu_4647_p2;
        Range2_all_ones_reg_8989 <= Range2_all_ones_fu_2613_p2;
        Range2_all_ones_s_reg_9553 <= Range2_all_ones_s_fu_3969_p2;
        carry_20_10_reg_10016 <= carry_20_10_fu_5083_p2;
        carry_20_1_reg_9076 <= carry_20_1_fu_2823_p2;
        carry_20_2_reg_9170 <= carry_20_2_fu_3049_p2;
        carry_20_3_reg_9264 <= carry_20_3_fu_3275_p2;
        carry_20_4_reg_9358 <= carry_20_4_fu_3501_p2;
        carry_20_5_reg_9452 <= carry_20_5_fu_3727_p2;
        carry_20_6_reg_9546 <= carry_20_6_fu_3953_p2;
        carry_20_7_reg_9640 <= carry_20_7_fu_4179_p2;
        carry_20_8_reg_9734 <= carry_20_8_fu_4405_p2;
        carry_20_9_reg_9828 <= carry_20_9_fu_4631_p2;
        carry_20_s_reg_9922 <= carry_20_s_fu_4857_p2;
        carry_22_10_reg_10063 <= carry_22_10_fu_5196_p2;
        carry_22_1_reg_9123 <= carry_22_1_fu_2936_p2;
        carry_22_2_reg_9217 <= carry_22_2_fu_3162_p2;
        carry_22_3_reg_9311 <= carry_22_3_fu_3388_p2;
        carry_22_4_reg_9405 <= carry_22_4_fu_3614_p2;
        carry_22_5_reg_9499 <= carry_22_5_fu_3840_p2;
        carry_22_6_reg_9593 <= carry_22_6_fu_4066_p2;
        carry_22_7_reg_9687 <= carry_22_7_fu_4292_p2;
        carry_22_8_reg_9781 <= carry_22_8_fu_4518_p2;
        carry_22_9_reg_9875 <= carry_22_9_fu_4744_p2;
        carry_22_s_reg_9969 <= carry_22_s_fu_4970_p2;
        carry_5_reg_9029 <= carry_5_fu_2710_p2;
        carry_s_reg_8982 <= carry_s_fu_2597_p2;
        p_Val2_13_reg_8970 <= p_Val2_13_fu_2577_p2;
        p_Val2_14_reg_9006 <= p_Val2_14_fu_2655_p2;
        p_Val2_16_reg_9017 <= p_Val2_16_fu_2690_p2;
        p_Val2_87_10_reg_9993 <= p_Val2_87_10_fu_5028_p2;
        p_Val2_87_1_reg_9053 <= p_Val2_87_1_fu_2768_p2;
        p_Val2_87_2_reg_9147 <= p_Val2_87_2_fu_2994_p2;
        p_Val2_87_3_reg_9241 <= p_Val2_87_3_fu_3220_p2;
        p_Val2_87_4_reg_9335 <= p_Val2_87_4_fu_3446_p2;
        p_Val2_87_5_reg_9429 <= p_Val2_87_5_fu_3672_p2;
        p_Val2_87_6_reg_9523 <= p_Val2_87_6_fu_3898_p2;
        p_Val2_87_7_reg_9617 <= p_Val2_87_7_fu_4124_p2;
        p_Val2_87_8_reg_9711 <= p_Val2_87_8_fu_4350_p2;
        p_Val2_87_9_reg_9805 <= p_Val2_87_9_fu_4576_p2;
        p_Val2_87_s_reg_9899 <= p_Val2_87_s_fu_4802_p2;
        p_Val2_89_10_reg_10004 <= p_Val2_89_10_fu_5063_p2;
        p_Val2_89_1_reg_9064 <= p_Val2_89_1_fu_2803_p2;
        p_Val2_89_2_reg_9158 <= p_Val2_89_2_fu_3029_p2;
        p_Val2_89_3_reg_9252 <= p_Val2_89_3_fu_3255_p2;
        p_Val2_89_4_reg_9346 <= p_Val2_89_4_fu_3481_p2;
        p_Val2_89_5_reg_9440 <= p_Val2_89_5_fu_3707_p2;
        p_Val2_89_6_reg_9534 <= p_Val2_89_6_fu_3933_p2;
        p_Val2_89_7_reg_9628 <= p_Val2_89_7_fu_4159_p2;
        p_Val2_89_8_reg_9722 <= p_Val2_89_8_fu_4385_p2;
        p_Val2_89_9_reg_9816 <= p_Val2_89_9_fu_4611_p2;
        p_Val2_89_s_reg_9910 <= p_Val2_89_s_fu_4837_p2;
        p_Val2_92_10_reg_10040 <= p_Val2_92_10_fu_5141_p2;
        p_Val2_92_1_reg_9100 <= p_Val2_92_1_fu_2881_p2;
        p_Val2_92_2_reg_9194 <= p_Val2_92_2_fu_3107_p2;
        p_Val2_92_3_reg_9288 <= p_Val2_92_3_fu_3333_p2;
        p_Val2_92_4_reg_9382 <= p_Val2_92_4_fu_3559_p2;
        p_Val2_92_5_reg_9476 <= p_Val2_92_5_fu_3785_p2;
        p_Val2_92_6_reg_9570 <= p_Val2_92_6_fu_4011_p2;
        p_Val2_92_7_reg_9664 <= p_Val2_92_7_fu_4237_p2;
        p_Val2_92_8_reg_9758 <= p_Val2_92_8_fu_4463_p2;
        p_Val2_92_9_reg_9852 <= p_Val2_92_9_fu_4689_p2;
        p_Val2_92_s_reg_9946 <= p_Val2_92_s_fu_4915_p2;
        p_Val2_94_10_reg_10051 <= p_Val2_94_10_fu_5176_p2;
        p_Val2_94_1_reg_9111 <= p_Val2_94_1_fu_2916_p2;
        p_Val2_94_2_reg_9205 <= p_Val2_94_2_fu_3142_p2;
        p_Val2_94_3_reg_9299 <= p_Val2_94_3_fu_3368_p2;
        p_Val2_94_4_reg_9393 <= p_Val2_94_4_fu_3594_p2;
        p_Val2_94_5_reg_9487 <= p_Val2_94_5_fu_3820_p2;
        p_Val2_94_6_reg_9581 <= p_Val2_94_6_fu_4046_p2;
        p_Val2_94_7_reg_9675 <= p_Val2_94_7_fu_4272_p2;
        p_Val2_94_8_reg_9769 <= p_Val2_94_8_fu_4498_p2;
        p_Val2_94_9_reg_9863 <= p_Val2_94_9_fu_4724_p2;
        p_Val2_94_s_reg_9957 <= p_Val2_94_s_fu_4950_p2;
        p_Val2_s_reg_8959 <= p_Val2_s_fu_2542_p2;
        tmp_1002_reg_9352 <= p_Val2_89_4_fu_3481_p2[32'd7];
        tmp_1004_reg_9387 <= p_Val2_92_4_fu_3559_p2[32'd16];
        tmp_1007_reg_9399 <= p_Val2_94_4_fu_3594_p2[32'd7];
        tmp_1009_reg_9434 <= p_Val2_87_5_fu_3672_p2[32'd16];
        tmp_1012_reg_9446 <= p_Val2_89_5_fu_3707_p2[32'd7];
        tmp_1014_reg_9481 <= p_Val2_92_5_fu_3785_p2[32'd16];
        tmp_1017_reg_9493 <= p_Val2_94_5_fu_3820_p2[32'd7];
        tmp_1019_reg_9528 <= p_Val2_87_6_fu_3898_p2[32'd16];
        tmp_1022_reg_9540 <= p_Val2_89_6_fu_3933_p2[32'd7];
        tmp_1024_reg_9575 <= p_Val2_92_6_fu_4011_p2[32'd16];
        tmp_1027_reg_9587 <= p_Val2_94_6_fu_4046_p2[32'd7];
        tmp_1029_reg_9622 <= p_Val2_87_7_fu_4124_p2[32'd16];
        tmp_1032_reg_9634 <= p_Val2_89_7_fu_4159_p2[32'd7];
        tmp_1034_reg_9669 <= p_Val2_92_7_fu_4237_p2[32'd16];
        tmp_1037_reg_9681 <= p_Val2_94_7_fu_4272_p2[32'd7];
        tmp_1039_reg_9716 <= p_Val2_87_8_fu_4350_p2[32'd16];
        tmp_1042_reg_9728 <= p_Val2_89_8_fu_4385_p2[32'd7];
        tmp_1044_reg_9763 <= p_Val2_92_8_fu_4463_p2[32'd16];
        tmp_1047_reg_9775 <= p_Val2_94_8_fu_4498_p2[32'd7];
        tmp_1049_reg_9810 <= p_Val2_87_9_fu_4576_p2[32'd16];
        tmp_1052_reg_9822 <= p_Val2_89_9_fu_4611_p2[32'd7];
        tmp_1054_reg_9857 <= p_Val2_92_9_fu_4689_p2[32'd16];
        tmp_1057_reg_9869 <= p_Val2_94_9_fu_4724_p2[32'd7];
        tmp_1059_reg_9904 <= p_Val2_87_s_fu_4802_p2[32'd16];
        tmp_1062_reg_9916 <= p_Val2_89_s_fu_4837_p2[32'd7];
        tmp_1064_reg_9951 <= p_Val2_92_s_fu_4915_p2[32'd16];
        tmp_1067_reg_9963 <= p_Val2_94_s_fu_4950_p2[32'd7];
        tmp_1069_reg_9998 <= p_Val2_87_10_fu_5028_p2[32'd16];
        tmp_1072_reg_10010 <= p_Val2_89_10_fu_5063_p2[32'd7];
        tmp_1074_reg_10045 <= p_Val2_92_10_fu_5141_p2[32'd16];
        tmp_1077_reg_10057 <= p_Val2_94_10_fu_5176_p2[32'd7];
        tmp_959_reg_8964 <= p_Val2_s_fu_2542_p2[32'd16];
        tmp_962_reg_8976 <= p_Val2_13_fu_2577_p2[32'd7];
        tmp_964_reg_9011 <= p_Val2_14_fu_2655_p2[32'd16];
        tmp_967_reg_9023 <= p_Val2_16_fu_2690_p2[32'd7];
        tmp_969_reg_9058 <= p_Val2_87_1_fu_2768_p2[32'd16];
        tmp_972_reg_9070 <= p_Val2_89_1_fu_2803_p2[32'd7];
        tmp_974_reg_9105 <= p_Val2_92_1_fu_2881_p2[32'd16];
        tmp_977_reg_9117 <= p_Val2_94_1_fu_2916_p2[32'd7];
        tmp_979_reg_9152 <= p_Val2_87_2_fu_2994_p2[32'd16];
        tmp_982_reg_9164 <= p_Val2_89_2_fu_3029_p2[32'd7];
        tmp_984_reg_9199 <= p_Val2_92_2_fu_3107_p2[32'd16];
        tmp_987_reg_9211 <= p_Val2_94_2_fu_3142_p2[32'd7];
        tmp_989_reg_9246 <= p_Val2_87_3_fu_3220_p2[32'd16];
        tmp_992_reg_9258 <= p_Val2_89_3_fu_3255_p2[32'd7];
        tmp_994_reg_9293 <= p_Val2_92_3_fu_3333_p2[32'd16];
        tmp_997_reg_9305 <= p_Val2_94_3_fu_3368_p2[32'd7];
        tmp_999_reg_9340 <= p_Val2_87_4_fu_3446_p2[32'd16];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        ShuffleConvs_0_Downs_100_reg_8273 <= tmp_1268_cast_fu_1969_p1;
        ShuffleConvs_0_Downs_101_reg_8278 <= tmp_1268_cast_fu_1969_p1;
        ShuffleConvs_0_Downs_102_reg_8283 <= tmp_1268_cast_fu_1969_p1;
        ShuffleConvs_0_Downs_103_reg_8288 <= tmp_1268_cast_fu_1969_p1;
        ShuffleConvs_0_Downs_104_reg_8293 <= tmp_1268_cast_fu_1969_p1;
        ShuffleConvs_0_Downs_105_reg_8298 <= tmp_1268_cast_fu_1969_p1;
        ShuffleConvs_0_Downs_106_reg_8303 <= tmp_1268_cast_fu_1969_p1;
        ShuffleConvs_0_Downs_107_reg_8308 <= tmp_1268_cast_fu_1969_p1;
        ShuffleConvs_0_Downs_108_reg_8313 <= tmp_1268_cast_fu_1969_p1;
        ShuffleConvs_0_Downs_109_reg_8318 <= tmp_1268_cast_fu_1969_p1;
        ShuffleConvs_0_Downs_110_reg_8323 <= tmp_1268_cast_fu_1969_p1;
        ShuffleConvs_0_Downs_111_reg_8328 <= tmp_1268_cast_fu_1969_p1;
        ShuffleConvs_0_Downs_112_reg_8333 <= tmp_1268_cast_fu_1969_p1;
        ShuffleConvs_0_Downs_113_reg_8338 <= tmp_1268_cast_fu_1969_p1;
        ShuffleConvs_0_Downs_114_reg_8343 <= tmp_1268_cast_fu_1969_p1;
        ShuffleConvs_0_Downs_115_reg_8348 <= tmp_1268_cast_fu_1969_p1;
        ShuffleConvs_0_Downs_116_reg_8353 <= tmp_1268_cast_fu_1969_p1;
        ShuffleConvs_0_Downs_117_reg_8358 <= tmp_1268_cast_fu_1969_p1;
        ShuffleConvs_0_Downs_118_reg_8363 <= tmp_1268_cast_fu_1969_p1;
        ShuffleConvs_0_Downs_95_reg_8248 <= tmp_1268_cast_fu_1969_p1;
        ShuffleConvs_0_Downs_96_reg_8253 <= tmp_1268_cast_fu_1969_p1;
        ShuffleConvs_0_Downs_97_reg_8258 <= tmp_1268_cast_fu_1969_p1;
        ShuffleConvs_0_Downs_98_reg_8263 <= tmp_1268_cast_fu_1969_p1;
        ShuffleConvs_0_Downs_99_reg_8268 <= tmp_1268_cast_fu_1969_p1;
        w2_cast_cast6_reg_8243[5 : 0] <= w2_cast_cast6_fu_1956_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        ShuffleConvs_0_Downs_119_reg_8609 <= ShuffleConvs_0_Downs_23_q0;
        ShuffleConvs_0_Downs_120_reg_8619 <= ShuffleConvs_0_Downs_19_q0;
        ShuffleConvs_0_Downs_121_reg_8639 <= ShuffleConvs_0_Downs_22_q0;
        ShuffleConvs_0_Downs_122_reg_8649 <= ShuffleConvs_0_Downs_18_q0;
        ShuffleConvs_0_Downs_123_reg_8669 <= ShuffleConvs_0_Downs_11_q0;
        ShuffleConvs_0_Downs_124_reg_8679 <= ShuffleConvs_0_Downs_17_q0;
        ShuffleConvs_0_Downs_125_reg_8699 <= ShuffleConvs_0_Downs_6_q0;
        ShuffleConvs_0_Downs_126_reg_8709 <= ShuffleConvs_0_Downs_16_q0;
        ShuffleConvs_0_Downs_127_reg_8729 <= ShuffleConvs_0_Downs_5_q0;
        ShuffleConvs_0_Downs_128_reg_8739 <= ShuffleConvs_0_Downs_15_q0;
        ShuffleConvs_0_Downs_129_reg_8759 <= ShuffleConvs_0_Downs_4_q0;
        ShuffleConvs_0_Downs_130_reg_8769 <= ShuffleConvs_0_Downs_14_q0;
        ShuffleConvs_0_Downs_131_reg_8789 <= ShuffleConvs_0_Downs_3_q0;
        ShuffleConvs_0_Downs_132_reg_8799 <= ShuffleConvs_0_Downs_13_q0;
        ShuffleConvs_0_Downs_133_reg_8819 <= ShuffleConvs_0_Downs_2_q0;
        ShuffleConvs_0_Downs_134_reg_8829 <= ShuffleConvs_0_Downs_12_q0;
        ShuffleConvs_0_Downs_135_reg_8849 <= ShuffleConvs_0_Downs_1_q0;
        ShuffleConvs_0_Downs_136_reg_8859 <= ShuffleConvs_0_Downs_10_q0;
        ShuffleConvs_0_Downs_137_reg_8879 <= ShuffleConvs_0_Downs_q0;
        ShuffleConvs_0_Downs_138_reg_8889 <= ShuffleConvs_0_Downs_9_q0;
        ShuffleConvs_0_Downs_139_reg_8909 <= ShuffleConvs_0_Downs_21_q0;
        ShuffleConvs_0_Downs_140_reg_8919 <= ShuffleConvs_0_Downs_8_q0;
        ShuffleConvs_0_Downs_141_reg_8939 <= ShuffleConvs_0_Downs_20_q0;
        ShuffleConvs_0_Downs_142_reg_8949 <= ShuffleConvs_0_Downs_7_q0;
        rr_0_V_58_reg_8629 <= grp_MUL_DP_fu_1646_ap_return_0;
        rr_0_V_59_reg_8659 <= grp_MUL_DP_fu_1655_ap_return_0;
        rr_0_V_60_reg_8689 <= grp_MUL_DP_fu_1664_ap_return_0;
        rr_0_V_61_reg_8719 <= grp_MUL_DP_fu_1673_ap_return_0;
        rr_0_V_62_reg_8749 <= grp_MUL_DP_fu_1682_ap_return_0;
        rr_0_V_63_reg_8779 <= grp_MUL_DP_fu_1691_ap_return_0;
        rr_0_V_64_reg_8809 <= grp_MUL_DP_fu_1700_ap_return_0;
        rr_0_V_65_reg_8839 <= grp_MUL_DP_fu_1709_ap_return_0;
        rr_0_V_66_reg_8869 <= grp_MUL_DP_fu_1718_ap_return_0;
        rr_0_V_67_reg_8899 <= grp_MUL_DP_fu_1727_ap_return_0;
        rr_0_V_68_reg_8929 <= grp_MUL_DP_fu_1736_ap_return_0;
        rr_0_V_reg_8599 <= grp_MUL_DP_fu_1637_ap_return_0;
        rr_1_V_58_reg_8634 <= grp_MUL_DP_fu_1646_ap_return_1;
        rr_1_V_59_reg_8664 <= grp_MUL_DP_fu_1655_ap_return_1;
        rr_1_V_60_reg_8694 <= grp_MUL_DP_fu_1664_ap_return_1;
        rr_1_V_61_reg_8724 <= grp_MUL_DP_fu_1673_ap_return_1;
        rr_1_V_62_reg_8754 <= grp_MUL_DP_fu_1682_ap_return_1;
        rr_1_V_63_reg_8784 <= grp_MUL_DP_fu_1691_ap_return_1;
        rr_1_V_64_reg_8814 <= grp_MUL_DP_fu_1700_ap_return_1;
        rr_1_V_65_reg_8844 <= grp_MUL_DP_fu_1709_ap_return_1;
        rr_1_V_66_reg_8874 <= grp_MUL_DP_fu_1718_ap_return_1;
        rr_1_V_67_reg_8904 <= grp_MUL_DP_fu_1727_ap_return_1;
        rr_1_V_68_reg_8934 <= grp_MUL_DP_fu_1736_ap_return_1;
        rr_1_V_reg_8604 <= grp_MUL_DP_fu_1637_ap_return_1;
        tmp_1000_reg_8734 <= grp_MUL_DP_fu_1673_ap_return_0[32'd5];
        tmp_1005_reg_8744 <= grp_MUL_DP_fu_1673_ap_return_1[32'd5];
        tmp_1010_reg_8764 <= grp_MUL_DP_fu_1682_ap_return_0[32'd5];
        tmp_1015_reg_8774 <= grp_MUL_DP_fu_1682_ap_return_1[32'd5];
        tmp_1020_reg_8794 <= grp_MUL_DP_fu_1691_ap_return_0[32'd5];
        tmp_1025_reg_8804 <= grp_MUL_DP_fu_1691_ap_return_1[32'd5];
        tmp_1030_reg_8824 <= grp_MUL_DP_fu_1700_ap_return_0[32'd5];
        tmp_1035_reg_8834 <= grp_MUL_DP_fu_1700_ap_return_1[32'd5];
        tmp_1040_reg_8854 <= grp_MUL_DP_fu_1709_ap_return_0[32'd5];
        tmp_1045_reg_8864 <= grp_MUL_DP_fu_1709_ap_return_1[32'd5];
        tmp_1050_reg_8884 <= grp_MUL_DP_fu_1718_ap_return_0[32'd5];
        tmp_1055_reg_8894 <= grp_MUL_DP_fu_1718_ap_return_1[32'd5];
        tmp_1060_reg_8914 <= grp_MUL_DP_fu_1727_ap_return_0[32'd5];
        tmp_1065_reg_8924 <= grp_MUL_DP_fu_1727_ap_return_1[32'd5];
        tmp_1070_reg_8944 <= grp_MUL_DP_fu_1736_ap_return_0[32'd5];
        tmp_1075_reg_8954 <= grp_MUL_DP_fu_1736_ap_return_1[32'd5];
        tmp_960_reg_8614 <= grp_MUL_DP_fu_1637_ap_return_0[32'd5];
        tmp_965_reg_8624 <= grp_MUL_DP_fu_1637_ap_return_1[32'd5];
        tmp_970_reg_8644 <= grp_MUL_DP_fu_1646_ap_return_0[32'd5];
        tmp_975_reg_8654 <= grp_MUL_DP_fu_1646_ap_return_1[32'd5];
        tmp_980_reg_8674 <= grp_MUL_DP_fu_1655_ap_return_0[32'd5];
        tmp_985_reg_8684 <= grp_MUL_DP_fu_1655_ap_return_1[32'd5];
        tmp_990_reg_8704 <= grp_MUL_DP_fu_1664_ap_return_0[32'd5];
        tmp_995_reg_8714 <= grp_MUL_DP_fu_1664_ap_return_1[32'd5];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'd0 == ap_reg_pp1_iter1_exitcond_flatten6_reg_10687))) begin
        ShuffleConvs_0_Downs_143_reg_10728 <= tmp_1273_cast_fu_8085_p1;
        ShuffleConvs_0_Downs_144_reg_10734 <= tmp_1273_cast_fu_8085_p1;
        ShuffleConvs_0_Downs_145_reg_10740 <= tmp_1273_cast_fu_8085_p1;
        ShuffleConvs_0_Downs_146_reg_10746 <= tmp_1273_cast_fu_8085_p1;
        ShuffleConvs_0_Downs_147_reg_10752 <= tmp_1273_cast_fu_8085_p1;
        ShuffleConvs_0_Downs_148_reg_10758 <= tmp_1273_cast_fu_8085_p1;
        ShuffleConvs_0_Downs_149_reg_10764 <= tmp_1273_cast_fu_8085_p1;
        ShuffleConvs_0_Downs_150_reg_10770 <= tmp_1273_cast_fu_8085_p1;
        ShuffleConvs_0_Downs_151_reg_10776 <= tmp_1273_cast_fu_8085_p1;
        ShuffleConvs_0_Downs_152_reg_10782 <= tmp_1273_cast_fu_8085_p1;
        ShuffleConvs_0_Downs_153_reg_10788 <= tmp_1273_cast_fu_8085_p1;
        ShuffleConvs_0_Downs_154_reg_10794 <= tmp_1273_cast_fu_8085_p1;
        ShuffleConvs_0_Downs_155_reg_10800 <= tmp_1273_cast_fu_8085_p1;
        ShuffleConvs_0_Downs_156_reg_10806 <= tmp_1273_cast_fu_8085_p1;
        ShuffleConvs_0_Downs_157_reg_10812 <= tmp_1273_cast_fu_8085_p1;
        ShuffleConvs_0_Downs_158_reg_10818 <= tmp_1273_cast_fu_8085_p1;
        ShuffleConvs_0_Downs_159_reg_10824 <= tmp_1273_cast_fu_8085_p1;
        ShuffleConvs_0_Downs_160_reg_10830 <= tmp_1273_cast_fu_8085_p1;
        ShuffleConvs_0_Downs_161_reg_10836 <= tmp_1273_cast_fu_8085_p1;
        ShuffleConvs_0_Downs_162_reg_10842 <= tmp_1273_cast_fu_8085_p1;
        ShuffleConvs_0_Downs_163_reg_10848 <= tmp_1273_cast_fu_8085_p1;
        ShuffleConvs_0_Downs_164_reg_10854 <= tmp_1273_cast_fu_8085_p1;
        ShuffleConvs_0_Downs_165_reg_10860 <= tmp_1273_cast_fu_8085_p1;
        ShuffleConvs_0_Downs_166_reg_10866 <= tmp_1273_cast_fu_8085_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011001 == 1'b0))) begin
        ap_reg_pp0_iter1_exitcond_flatten_reg_8179 <= exitcond_flatten_reg_8179;
        exitcond_flatten_reg_8179 <= exitcond_flatten_fu_1745_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_flag00011001 == 1'b0))) begin
        ap_reg_pp1_iter1_exitcond_flatten6_reg_10687 <= exitcond_flatten6_reg_10687;
        exitcond_flatten6_reg_10687 <= exitcond_flatten6_fu_7952_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_block_pp1_stage0_flag00011001 == 1'b0)) begin
        ap_reg_pp1_iter2_co4_mid2_reg_10709 <= co4_mid2_reg_10709;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        brmerge40_demorgan_i_115_reg_10147 <= brmerge40_demorgan_i_115_fu_5461_p2;
        brmerge40_demorgan_i_116_reg_10172 <= brmerge40_demorgan_i_116_fu_5544_p2;
        brmerge40_demorgan_i_117_reg_10197 <= brmerge40_demorgan_i_117_fu_5627_p2;
        brmerge40_demorgan_i_118_reg_10222 <= brmerge40_demorgan_i_118_fu_5710_p2;
        brmerge40_demorgan_i_119_reg_10247 <= brmerge40_demorgan_i_119_fu_5793_p2;
        brmerge40_demorgan_i_120_reg_10272 <= brmerge40_demorgan_i_120_fu_5876_p2;
        brmerge40_demorgan_i_121_reg_10297 <= brmerge40_demorgan_i_121_fu_5959_p2;
        brmerge40_demorgan_i_122_reg_10322 <= brmerge40_demorgan_i_122_fu_6042_p2;
        brmerge40_demorgan_i_123_reg_10347 <= brmerge40_demorgan_i_123_fu_6125_p2;
        brmerge40_demorgan_i_124_reg_10372 <= brmerge40_demorgan_i_124_fu_6208_p2;
        brmerge40_demorgan_i_125_reg_10397 <= brmerge40_demorgan_i_125_fu_6291_p2;
        brmerge40_demorgan_i_126_reg_10422 <= brmerge40_demorgan_i_126_fu_6374_p2;
        brmerge40_demorgan_i_127_reg_10447 <= brmerge40_demorgan_i_127_fu_6457_p2;
        brmerge40_demorgan_i_128_reg_10472 <= brmerge40_demorgan_i_128_fu_6540_p2;
        brmerge40_demorgan_i_129_reg_10497 <= brmerge40_demorgan_i_129_fu_6623_p2;
        brmerge40_demorgan_i_130_reg_10522 <= brmerge40_demorgan_i_130_fu_6706_p2;
        brmerge40_demorgan_i_131_reg_10547 <= brmerge40_demorgan_i_131_fu_6789_p2;
        brmerge40_demorgan_i_132_reg_10572 <= brmerge40_demorgan_i_132_fu_6872_p2;
        brmerge40_demorgan_i_133_reg_10597 <= brmerge40_demorgan_i_133_fu_6955_p2;
        brmerge40_demorgan_i_134_reg_10622 <= brmerge40_demorgan_i_134_fu_7038_p2;
        brmerge40_demorgan_i_135_reg_10647 <= brmerge40_demorgan_i_135_fu_7121_p2;
        brmerge40_demorgan_i_136_reg_10672 <= brmerge40_demorgan_i_136_fu_7204_p2;
        brmerge40_demorgan_i_137_reg_10122 <= brmerge40_demorgan_i_137_fu_5378_p2;
        brmerge40_demorgan_i_reg_10097 <= brmerge40_demorgan_i_fu_5295_p2;
        brmerge_i_i_i6_10_reg_10682 <= brmerge_i_i_i6_10_fu_7226_p2;
        brmerge_i_i_i6_1_reg_10182 <= brmerge_i_i_i6_1_fu_5566_p2;
        brmerge_i_i_i6_2_reg_10232 <= brmerge_i_i_i6_2_fu_5732_p2;
        brmerge_i_i_i6_3_reg_10282 <= brmerge_i_i_i6_3_fu_5898_p2;
        brmerge_i_i_i6_4_reg_10332 <= brmerge_i_i_i6_4_fu_6064_p2;
        brmerge_i_i_i6_5_reg_10382 <= brmerge_i_i_i6_5_fu_6230_p2;
        brmerge_i_i_i6_6_reg_10432 <= brmerge_i_i_i6_6_fu_6396_p2;
        brmerge_i_i_i6_7_reg_10482 <= brmerge_i_i_i6_7_fu_6562_p2;
        brmerge_i_i_i6_8_reg_10532 <= brmerge_i_i_i6_8_fu_6728_p2;
        brmerge_i_i_i6_9_reg_10582 <= brmerge_i_i_i6_9_fu_6894_p2;
        brmerge_i_i_i6_reg_10132 <= brmerge_i_i_i6_fu_5400_p2;
        brmerge_i_i_i6_s_reg_10632 <= brmerge_i_i_i6_s_fu_7060_p2;
        brmerge_i_i_i_10_reg_10607 <= brmerge_i_i_i_10_fu_6977_p2;
        brmerge_i_i_i_11_reg_10657 <= brmerge_i_i_i_11_fu_7143_p2;
        brmerge_i_i_i_1_reg_10157 <= brmerge_i_i_i_1_fu_5483_p2;
        brmerge_i_i_i_2_reg_10207 <= brmerge_i_i_i_2_fu_5649_p2;
        brmerge_i_i_i_3_reg_10257 <= brmerge_i_i_i_3_fu_5815_p2;
        brmerge_i_i_i_4_reg_10307 <= brmerge_i_i_i_4_fu_5981_p2;
        brmerge_i_i_i_5_reg_10357 <= brmerge_i_i_i_5_fu_6147_p2;
        brmerge_i_i_i_6_reg_10407 <= brmerge_i_i_i_6_fu_6313_p2;
        brmerge_i_i_i_7_reg_10457 <= brmerge_i_i_i_7_fu_6479_p2;
        brmerge_i_i_i_8_reg_10507 <= brmerge_i_i_i_8_fu_6645_p2;
        brmerge_i_i_i_9_reg_10557 <= brmerge_i_i_i_9_fu_6811_p2;
        brmerge_i_i_i_reg_10107 <= brmerge_i_i_i_fu_5317_p2;
        p_38_i_i6_10_reg_10637 <= p_38_i_i6_10_fu_7095_p2;
        p_38_i_i6_1_reg_10137 <= p_38_i_i6_1_fu_5435_p2;
        p_38_i_i6_2_reg_10187 <= p_38_i_i6_2_fu_5601_p2;
        p_38_i_i6_3_reg_10237 <= p_38_i_i6_3_fu_5767_p2;
        p_38_i_i6_4_reg_10287 <= p_38_i_i6_4_fu_5933_p2;
        p_38_i_i6_5_reg_10337 <= p_38_i_i6_5_fu_6099_p2;
        p_38_i_i6_6_reg_10387 <= p_38_i_i6_6_fu_6265_p2;
        p_38_i_i6_7_reg_10437 <= p_38_i_i6_7_fu_6431_p2;
        p_38_i_i6_8_reg_10487 <= p_38_i_i6_8_fu_6597_p2;
        p_38_i_i6_9_reg_10537 <= p_38_i_i6_9_fu_6763_p2;
        p_38_i_i6_reg_10087 <= p_38_i_i6_fu_5269_p2;
        p_38_i_i6_s_reg_10587 <= p_38_i_i6_s_fu_6929_p2;
        p_38_i_i_10_reg_10612 <= p_38_i_i_10_fu_7012_p2;
        p_38_i_i_11_reg_10662 <= p_38_i_i_11_fu_7178_p2;
        p_38_i_i_1_reg_10162 <= p_38_i_i_1_fu_5518_p2;
        p_38_i_i_2_reg_10212 <= p_38_i_i_2_fu_5684_p2;
        p_38_i_i_3_reg_10262 <= p_38_i_i_3_fu_5850_p2;
        p_38_i_i_4_reg_10312 <= p_38_i_i_4_fu_6016_p2;
        p_38_i_i_5_reg_10362 <= p_38_i_i_5_fu_6182_p2;
        p_38_i_i_6_reg_10412 <= p_38_i_i_6_fu_6348_p2;
        p_38_i_i_7_reg_10462 <= p_38_i_i_7_fu_6514_p2;
        p_38_i_i_8_reg_10512 <= p_38_i_i_8_fu_6680_p2;
        p_38_i_i_9_reg_10562 <= p_38_i_i_9_fu_6846_p2;
        p_38_i_i_reg_10112 <= p_38_i_i_fu_5352_p2;
        tmp_136_reg_10092 <= tmp_136_fu_5284_p2;
        tmp_142_reg_10117 <= tmp_142_fu_5367_p2;
        tmp_280_10_reg_10642 <= tmp_280_10_fu_7110_p2;
        tmp_280_1_reg_10142 <= tmp_280_1_fu_5450_p2;
        tmp_280_2_reg_10192 <= tmp_280_2_fu_5616_p2;
        tmp_280_3_reg_10242 <= tmp_280_3_fu_5782_p2;
        tmp_280_4_reg_10292 <= tmp_280_4_fu_5948_p2;
        tmp_280_5_reg_10342 <= tmp_280_5_fu_6114_p2;
        tmp_280_6_reg_10392 <= tmp_280_6_fu_6280_p2;
        tmp_280_7_reg_10442 <= tmp_280_7_fu_6446_p2;
        tmp_280_8_reg_10492 <= tmp_280_8_fu_6612_p2;
        tmp_280_9_reg_10542 <= tmp_280_9_fu_6778_p2;
        tmp_280_s_reg_10592 <= tmp_280_s_fu_6944_p2;
        tmp_295_10_reg_10667 <= tmp_295_10_fu_7193_p2;
        tmp_295_1_reg_10167 <= tmp_295_1_fu_5533_p2;
        tmp_295_2_reg_10217 <= tmp_295_2_fu_5699_p2;
        tmp_295_3_reg_10267 <= tmp_295_3_fu_5865_p2;
        tmp_295_4_reg_10317 <= tmp_295_4_fu_6031_p2;
        tmp_295_5_reg_10367 <= tmp_295_5_fu_6197_p2;
        tmp_295_6_reg_10417 <= tmp_295_6_fu_6363_p2;
        tmp_295_7_reg_10467 <= tmp_295_7_fu_6529_p2;
        tmp_295_8_reg_10517 <= tmp_295_8_fu_6695_p2;
        tmp_295_9_reg_10567 <= tmp_295_9_fu_6861_p2;
        tmp_295_s_reg_10617 <= tmp_295_s_fu_7027_p2;
        underflow_10_reg_10602 <= underflow_10_fu_6972_p2;
        underflow_11_reg_10652 <= underflow_11_fu_7138_p2;
        underflow_13_10_reg_10677 <= underflow_13_10_fu_7221_p2;
        underflow_13_1_reg_10177 <= underflow_13_1_fu_5561_p2;
        underflow_13_2_reg_10227 <= underflow_13_2_fu_5727_p2;
        underflow_13_3_reg_10277 <= underflow_13_3_fu_5893_p2;
        underflow_13_4_reg_10327 <= underflow_13_4_fu_6059_p2;
        underflow_13_5_reg_10377 <= underflow_13_5_fu_6225_p2;
        underflow_13_6_reg_10427 <= underflow_13_6_fu_6391_p2;
        underflow_13_7_reg_10477 <= underflow_13_7_fu_6557_p2;
        underflow_13_8_reg_10527 <= underflow_13_8_fu_6723_p2;
        underflow_13_9_reg_10577 <= underflow_13_9_fu_6889_p2;
        underflow_13_reg_10127 <= underflow_13_fu_5395_p2;
        underflow_13_s_reg_10627 <= underflow_13_s_fu_7055_p2;
        underflow_1_reg_10152 <= underflow_1_fu_5478_p2;
        underflow_2_reg_10202 <= underflow_2_fu_5644_p2;
        underflow_3_reg_10252 <= underflow_3_fu_5810_p2;
        underflow_4_reg_10302 <= underflow_4_fu_5976_p2;
        underflow_5_reg_10352 <= underflow_5_fu_6142_p2;
        underflow_6_reg_10402 <= underflow_6_fu_6308_p2;
        underflow_7_reg_10452 <= underflow_7_fu_6474_p2;
        underflow_8_reg_10502 <= underflow_8_fu_6640_p2;
        underflow_9_reg_10552 <= underflow_9_fu_6806_p2;
        underflow_reg_10102 <= underflow_fu_5312_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        ci_5_reg_8499 <= ci_5_fu_2043_p2;
        weight_0_V_addr_reg_8376 <= ci_cast_fu_2009_p1;
        weight_10_V_addr_reg_8426 <= ci_cast_fu_2009_p1;
        weight_11_V_addr_reg_8431 <= ci_cast_fu_2009_p1;
        weight_12_V_addr_reg_8436 <= ci_cast_fu_2009_p1;
        weight_13_V_addr_reg_8441 <= ci_cast_fu_2009_p1;
        weight_14_V_addr_reg_8446 <= ci_cast_fu_2009_p1;
        weight_15_V_addr_reg_8451 <= ci_cast_fu_2009_p1;
        weight_16_V_addr_reg_8456 <= ci_cast_fu_2009_p1;
        weight_17_V_addr_reg_8461 <= ci_cast_fu_2009_p1;
        weight_18_V_addr_reg_8466 <= ci_cast_fu_2009_p1;
        weight_19_V_addr_reg_8471 <= ci_cast_fu_2009_p1;
        weight_1_V_addr_reg_8381 <= ci_cast_fu_2009_p1;
        weight_20_V_addr_reg_8476 <= ci_cast_fu_2009_p1;
        weight_21_V_addr_reg_8481 <= ci_cast_fu_2009_p1;
        weight_22_V_addr_reg_8486 <= ci_cast_fu_2009_p1;
        weight_23_V_addr_reg_8491 <= ci_cast_fu_2009_p1;
        weight_2_V_addr_reg_8386 <= ci_cast_fu_2009_p1;
        weight_3_V_addr_reg_8391 <= ci_cast_fu_2009_p1;
        weight_4_V_addr_reg_8396 <= ci_cast_fu_2009_p1;
        weight_5_V_addr_reg_8401 <= ci_cast_fu_2009_p1;
        weight_6_V_addr_reg_8406 <= ci_cast_fu_2009_p1;
        weight_7_V_addr_reg_8411 <= ci_cast_fu_2009_p1;
        weight_8_V_addr_reg_8416 <= ci_cast_fu_2009_p1;
        weight_9_V_addr_reg_8421 <= ci_cast_fu_2009_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'd0 == exitcond_flatten6_reg_10687))) begin
        co4_mid2_reg_10709 <= co4_mid2_fu_8014_p3;
        h5_cast_mid2_reg_10721 <= h5_cast_mid2_fu_8040_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (exitcond_flatten_reg_8179 == 1'd0))) begin
        co_cast_mid2_v_reg_8201 <= co_cast_mid2_v_fu_1790_p3;
        h_cast_mid2_reg_8212 <= h_cast_mid2_fu_1838_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011001 == 1'b0) & (exitcond_flatten_fu_1745_p2 == 1'd0))) begin
        exitcond_flatten5_reg_8188 <= exitcond_flatten5_fu_1757_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'd0 == exitcond_flatten6_fu_7952_p2))) begin
        exitcond_flatten7_reg_10696 <= exitcond_flatten7_fu_7964_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        h1_cast_cast_reg_8229[5 : 0] <= h1_cast_cast_fu_1916_p1[5 : 0];
        tmp_369_reg_8234[11 : 1] <= tmp_369_fu_1944_p2[11 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (1'd0 == exitcond12_fu_2037_p2))) begin
        next_mul_reg_8504 <= next_mul_fu_2049_p2;
        tmp_379_reg_8509 <= tmp_379_fu_2130_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        tmp_100_reg_8594 <= tmp_100_fu_2210_p14;
        tmp_99_reg_8579 <= tmp_99_fu_2180_p14;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'd0 == exitcond_flatten6_reg_10687))) begin
        w6_mid2_reg_10715 <= w6_mid2_fu_8032_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011001 == 1'b0) & (exitcond_flatten_reg_8179 == 1'd0))) begin
        w_mid2_reg_8206 <= w_mid2_fu_1830_p3;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp1_iter2) & (ap_block_pp1_stage0_flag00000000 == 1'b0))) begin
        ShuffleConvs_0_Downs_10_address0 = tmp_1273_cast_fu_8085_p1;
    end else if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state17))) begin
        ShuffleConvs_0_Downs_10_address0 = ShuffleConvs_0_Downs_117_reg_8358;
    end else if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
        ShuffleConvs_0_Downs_10_address0 = tmp_1264_cast_fu_1883_p1;
    end else begin
        ShuffleConvs_0_Downs_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2)) | ((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter2)) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state17))) begin
        ShuffleConvs_0_Downs_10_ce0 = 1'b1;
    end else begin
        ShuffleConvs_0_Downs_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter3))) begin
        ShuffleConvs_0_Downs_10_ce1 = 1'b1;
    end else begin
        ShuffleConvs_0_Downs_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        ShuffleConvs_0_Downs_10_d0 = this_assign_39_1_8_fu_7763_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
        ShuffleConvs_0_Downs_10_d0 = bias_V_q0;
    end else begin
        ShuffleConvs_0_Downs_10_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | ((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2) & (co_cast_mid2_v_reg_8201 == 5'd20)))) begin
        ShuffleConvs_0_Downs_10_we0 = 1'b1;
    end else begin
        ShuffleConvs_0_Downs_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter3) & (1'd1 == tmp_953_fu_8171_p3) & (ap_reg_pp1_iter2_co4_mid2_reg_10709 == 5'd20))) begin
        ShuffleConvs_0_Downs_10_we1 = 1'b1;
    end else begin
        ShuffleConvs_0_Downs_10_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp1_iter2) & (ap_block_pp1_stage0_flag00000000 == 1'b0))) begin
        ShuffleConvs_0_Downs_11_address0 = tmp_1273_cast_fu_8085_p1;
    end else if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state17))) begin
        ShuffleConvs_0_Downs_11_address0 = ShuffleConvs_0_Downs_111_reg_8328;
    end else if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
        ShuffleConvs_0_Downs_11_address0 = tmp_1264_cast_fu_1883_p1;
    end else begin
        ShuffleConvs_0_Downs_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2)) | ((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter2)) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state17))) begin
        ShuffleConvs_0_Downs_11_ce0 = 1'b1;
    end else begin
        ShuffleConvs_0_Downs_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter3))) begin
        ShuffleConvs_0_Downs_11_ce1 = 1'b1;
    end else begin
        ShuffleConvs_0_Downs_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        ShuffleConvs_0_Downs_11_d0 = this_assign_1_2_fu_7373_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
        ShuffleConvs_0_Downs_11_d0 = bias_V_q0;
    end else begin
        ShuffleConvs_0_Downs_11_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | ((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2) & (co_cast_mid2_v_reg_8201 == 5'd2)))) begin
        ShuffleConvs_0_Downs_11_we0 = 1'b1;
    end else begin
        ShuffleConvs_0_Downs_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter3) & (1'd1 == tmp_953_fu_8171_p3) & (ap_reg_pp1_iter2_co4_mid2_reg_10709 == 5'd2))) begin
        ShuffleConvs_0_Downs_11_we1 = 1'b1;
    end else begin
        ShuffleConvs_0_Downs_11_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp1_iter2) & (ap_block_pp1_stage0_flag00000000 == 1'b0))) begin
        ShuffleConvs_0_Downs_12_address0 = tmp_1273_cast_fu_8085_p1;
    end else if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state17))) begin
        ShuffleConvs_0_Downs_12_address0 = ShuffleConvs_0_Downs_105_reg_8298;
    end else if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
        ShuffleConvs_0_Downs_12_address0 = tmp_1264_cast_fu_1883_p1;
    end else begin
        ShuffleConvs_0_Downs_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2)) | ((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter2)) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state17))) begin
        ShuffleConvs_0_Downs_12_ce0 = 1'b1;
    end else begin
        ShuffleConvs_0_Downs_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter3))) begin
        ShuffleConvs_0_Downs_12_ce1 = 1'b1;
    end else begin
        ShuffleConvs_0_Downs_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        ShuffleConvs_0_Downs_12_d0 = this_assign_39_1_7_fu_7703_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
        ShuffleConvs_0_Downs_12_d0 = bias_V_q0;
    end else begin
        ShuffleConvs_0_Downs_12_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | ((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2) & (co_cast_mid2_v_reg_8201 == 5'd19)))) begin
        ShuffleConvs_0_Downs_12_we0 = 1'b1;
    end else begin
        ShuffleConvs_0_Downs_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter3) & (1'd1 == tmp_953_fu_8171_p3) & (ap_reg_pp1_iter2_co4_mid2_reg_10709 == 5'd19))) begin
        ShuffleConvs_0_Downs_12_we1 = 1'b1;
    end else begin
        ShuffleConvs_0_Downs_12_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp1_iter2) & (ap_block_pp1_stage0_flag00000000 == 1'b0))) begin
        ShuffleConvs_0_Downs_13_address0 = tmp_1273_cast_fu_8085_p1;
    end else if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state17))) begin
        ShuffleConvs_0_Downs_13_address0 = ShuffleConvs_0_Downs_99_reg_8268;
    end else if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
        ShuffleConvs_0_Downs_13_address0 = tmp_1264_cast_fu_1883_p1;
    end else begin
        ShuffleConvs_0_Downs_13_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2)) | ((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter2)) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state17))) begin
        ShuffleConvs_0_Downs_13_ce0 = 1'b1;
    end else begin
        ShuffleConvs_0_Downs_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter3))) begin
        ShuffleConvs_0_Downs_13_ce1 = 1'b1;
    end else begin
        ShuffleConvs_0_Downs_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        ShuffleConvs_0_Downs_13_d0 = this_assign_39_1_6_fu_7643_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
        ShuffleConvs_0_Downs_13_d0 = bias_V_q0;
    end else begin
        ShuffleConvs_0_Downs_13_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | ((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2) & (co_cast_mid2_v_reg_8201 == 5'd18)))) begin
        ShuffleConvs_0_Downs_13_we0 = 1'b1;
    end else begin
        ShuffleConvs_0_Downs_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter3) & (1'd1 == tmp_953_fu_8171_p3) & (ap_reg_pp1_iter2_co4_mid2_reg_10709 == 5'd18))) begin
        ShuffleConvs_0_Downs_13_we1 = 1'b1;
    end else begin
        ShuffleConvs_0_Downs_13_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp1_iter2) & (ap_block_pp1_stage0_flag00000000 == 1'b0))) begin
        ShuffleConvs_0_Downs_14_address0 = tmp_1273_cast_fu_8085_p1;
    end else if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state17))) begin
        ShuffleConvs_0_Downs_14_address0 = ShuffleConvs_0_Downs_101_reg_8278;
    end else if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
        ShuffleConvs_0_Downs_14_address0 = tmp_1264_cast_fu_1883_p1;
    end else begin
        ShuffleConvs_0_Downs_14_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2)) | ((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter2)) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state17))) begin
        ShuffleConvs_0_Downs_14_ce0 = 1'b1;
    end else begin
        ShuffleConvs_0_Downs_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter3))) begin
        ShuffleConvs_0_Downs_14_ce1 = 1'b1;
    end else begin
        ShuffleConvs_0_Downs_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        ShuffleConvs_0_Downs_14_d0 = this_assign_39_1_5_fu_7583_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
        ShuffleConvs_0_Downs_14_d0 = bias_V_q0;
    end else begin
        ShuffleConvs_0_Downs_14_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | ((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2) & (co_cast_mid2_v_reg_8201 == 5'd17)))) begin
        ShuffleConvs_0_Downs_14_we0 = 1'b1;
    end else begin
        ShuffleConvs_0_Downs_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter3) & (1'd1 == tmp_953_fu_8171_p3) & (ap_reg_pp1_iter2_co4_mid2_reg_10709 == 5'd17))) begin
        ShuffleConvs_0_Downs_14_we1 = 1'b1;
    end else begin
        ShuffleConvs_0_Downs_14_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp1_iter2) & (ap_block_pp1_stage0_flag00000000 == 1'b0))) begin
        ShuffleConvs_0_Downs_15_address0 = tmp_1273_cast_fu_8085_p1;
    end else if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state17))) begin
        ShuffleConvs_0_Downs_15_address0 = ShuffleConvs_0_Downs_108_reg_8313;
    end else if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
        ShuffleConvs_0_Downs_15_address0 = tmp_1264_cast_fu_1883_p1;
    end else begin
        ShuffleConvs_0_Downs_15_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2)) | ((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter2)) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state17))) begin
        ShuffleConvs_0_Downs_15_ce0 = 1'b1;
    end else begin
        ShuffleConvs_0_Downs_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter3))) begin
        ShuffleConvs_0_Downs_15_ce1 = 1'b1;
    end else begin
        ShuffleConvs_0_Downs_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        ShuffleConvs_0_Downs_15_d0 = this_assign_39_1_4_fu_7523_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
        ShuffleConvs_0_Downs_15_d0 = bias_V_q0;
    end else begin
        ShuffleConvs_0_Downs_15_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | ((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2) & (co_cast_mid2_v_reg_8201 == 5'd16)))) begin
        ShuffleConvs_0_Downs_15_we0 = 1'b1;
    end else begin
        ShuffleConvs_0_Downs_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter3) & (1'd1 == tmp_953_fu_8171_p3) & (ap_reg_pp1_iter2_co4_mid2_reg_10709 == 5'd16))) begin
        ShuffleConvs_0_Downs_15_we1 = 1'b1;
    end else begin
        ShuffleConvs_0_Downs_15_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp1_iter2) & (ap_block_pp1_stage0_flag00000000 == 1'b0))) begin
        ShuffleConvs_0_Downs_16_address0 = tmp_1273_cast_fu_8085_p1;
    end else if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state17))) begin
        ShuffleConvs_0_Downs_16_address0 = ShuffleConvs_0_Downs_109_reg_8318;
    end else if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
        ShuffleConvs_0_Downs_16_address0 = tmp_1264_cast_fu_1883_p1;
    end else begin
        ShuffleConvs_0_Downs_16_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2)) | ((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter2)) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state17))) begin
        ShuffleConvs_0_Downs_16_ce0 = 1'b1;
    end else begin
        ShuffleConvs_0_Downs_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter3))) begin
        ShuffleConvs_0_Downs_16_ce1 = 1'b1;
    end else begin
        ShuffleConvs_0_Downs_16_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        ShuffleConvs_0_Downs_16_d0 = this_assign_39_1_3_fu_7463_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
        ShuffleConvs_0_Downs_16_d0 = bias_V_q0;
    end else begin
        ShuffleConvs_0_Downs_16_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | ((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2) & (co_cast_mid2_v_reg_8201 == 5'd15)))) begin
        ShuffleConvs_0_Downs_16_we0 = 1'b1;
    end else begin
        ShuffleConvs_0_Downs_16_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter3) & (1'd1 == tmp_953_fu_8171_p3) & (ap_reg_pp1_iter2_co4_mid2_reg_10709 == 5'd15))) begin
        ShuffleConvs_0_Downs_16_we1 = 1'b1;
    end else begin
        ShuffleConvs_0_Downs_16_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp1_iter2) & (ap_block_pp1_stage0_flag00000000 == 1'b0))) begin
        ShuffleConvs_0_Downs_17_address0 = tmp_1273_cast_fu_8085_p1;
    end else if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state17))) begin
        ShuffleConvs_0_Downs_17_address0 = ShuffleConvs_0_Downs_113_reg_8338;
    end else if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
        ShuffleConvs_0_Downs_17_address0 = tmp_1264_cast_fu_1883_p1;
    end else begin
        ShuffleConvs_0_Downs_17_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2)) | ((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter2)) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state17))) begin
        ShuffleConvs_0_Downs_17_ce0 = 1'b1;
    end else begin
        ShuffleConvs_0_Downs_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter3))) begin
        ShuffleConvs_0_Downs_17_ce1 = 1'b1;
    end else begin
        ShuffleConvs_0_Downs_17_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        ShuffleConvs_0_Downs_17_d0 = this_assign_39_1_2_fu_7403_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
        ShuffleConvs_0_Downs_17_d0 = bias_V_q0;
    end else begin
        ShuffleConvs_0_Downs_17_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | ((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2) & (co_cast_mid2_v_reg_8201 == 5'd14)))) begin
        ShuffleConvs_0_Downs_17_we0 = 1'b1;
    end else begin
        ShuffleConvs_0_Downs_17_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter3) & (1'd1 == tmp_953_fu_8171_p3) & (ap_reg_pp1_iter2_co4_mid2_reg_10709 == 5'd14))) begin
        ShuffleConvs_0_Downs_17_we1 = 1'b1;
    end else begin
        ShuffleConvs_0_Downs_17_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp1_iter2) & (ap_block_pp1_stage0_flag00000000 == 1'b0))) begin
        ShuffleConvs_0_Downs_18_address0 = tmp_1273_cast_fu_8085_p1;
    end else if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state17))) begin
        ShuffleConvs_0_Downs_18_address0 = ShuffleConvs_0_Downs_115_reg_8348;
    end else if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
        ShuffleConvs_0_Downs_18_address0 = tmp_1264_cast_fu_1883_p1;
    end else begin
        ShuffleConvs_0_Downs_18_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2)) | ((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter2)) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state17))) begin
        ShuffleConvs_0_Downs_18_ce0 = 1'b1;
    end else begin
        ShuffleConvs_0_Downs_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter3))) begin
        ShuffleConvs_0_Downs_18_ce1 = 1'b1;
    end else begin
        ShuffleConvs_0_Downs_18_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        ShuffleConvs_0_Downs_18_d0 = this_assign_39_1_1_fu_7343_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
        ShuffleConvs_0_Downs_18_d0 = bias_V_q0;
    end else begin
        ShuffleConvs_0_Downs_18_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | ((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2) & (co_cast_mid2_v_reg_8201 == 5'd13)))) begin
        ShuffleConvs_0_Downs_18_we0 = 1'b1;
    end else begin
        ShuffleConvs_0_Downs_18_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter3) & (1'd1 == tmp_953_fu_8171_p3) & (ap_reg_pp1_iter2_co4_mid2_reg_10709 == 5'd13))) begin
        ShuffleConvs_0_Downs_18_we1 = 1'b1;
    end else begin
        ShuffleConvs_0_Downs_18_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp1_iter2) & (ap_block_pp1_stage0_flag00000000 == 1'b0))) begin
        ShuffleConvs_0_Downs_19_address0 = tmp_1273_cast_fu_8085_p1;
    end else if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state17))) begin
        ShuffleConvs_0_Downs_19_address0 = ShuffleConvs_0_Downs_116_reg_8353;
    end else if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
        ShuffleConvs_0_Downs_19_address0 = tmp_1264_cast_fu_1883_p1;
    end else begin
        ShuffleConvs_0_Downs_19_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2)) | ((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter2)) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state17))) begin
        ShuffleConvs_0_Downs_19_ce0 = 1'b1;
    end else begin
        ShuffleConvs_0_Downs_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter3))) begin
        ShuffleConvs_0_Downs_19_ce1 = 1'b1;
    end else begin
        ShuffleConvs_0_Downs_19_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        ShuffleConvs_0_Downs_19_d0 = this_assign_39_1_fu_7283_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
        ShuffleConvs_0_Downs_19_d0 = bias_V_q0;
    end else begin
        ShuffleConvs_0_Downs_19_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | ((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2) & (co_cast_mid2_v_reg_8201 == 5'd12)))) begin
        ShuffleConvs_0_Downs_19_we0 = 1'b1;
    end else begin
        ShuffleConvs_0_Downs_19_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter3) & (1'd1 == tmp_953_fu_8171_p3) & (ap_reg_pp1_iter2_co4_mid2_reg_10709 == 5'd12))) begin
        ShuffleConvs_0_Downs_19_we1 = 1'b1;
    end else begin
        ShuffleConvs_0_Downs_19_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp1_iter2) & (ap_block_pp1_stage0_flag00000000 == 1'b0))) begin
        ShuffleConvs_0_Downs_1_address0 = tmp_1273_cast_fu_8085_p1;
    end else if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state17))) begin
        ShuffleConvs_0_Downs_1_address0 = ShuffleConvs_0_Downs_96_reg_8253;
    end else if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
        ShuffleConvs_0_Downs_1_address0 = tmp_1264_cast_fu_1883_p1;
    end else begin
        ShuffleConvs_0_Downs_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2)) | ((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter2)) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state17))) begin
        ShuffleConvs_0_Downs_1_ce0 = 1'b1;
    end else begin
        ShuffleConvs_0_Downs_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter3))) begin
        ShuffleConvs_0_Downs_1_ce1 = 1'b1;
    end else begin
        ShuffleConvs_0_Downs_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        ShuffleConvs_0_Downs_1_d0 = this_assign_1_8_fu_7733_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
        ShuffleConvs_0_Downs_1_d0 = bias_V_q0;
    end else begin
        ShuffleConvs_0_Downs_1_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | ((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2) & (co_cast_mid2_v_reg_8201 == 5'd8)))) begin
        ShuffleConvs_0_Downs_1_we0 = 1'b1;
    end else begin
        ShuffleConvs_0_Downs_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter3) & (1'd1 == tmp_953_fu_8171_p3) & (ap_reg_pp1_iter2_co4_mid2_reg_10709 == 5'd8))) begin
        ShuffleConvs_0_Downs_1_we1 = 1'b1;
    end else begin
        ShuffleConvs_0_Downs_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp1_iter2) & (ap_block_pp1_stage0_flag00000000 == 1'b0))) begin
        ShuffleConvs_0_Downs_20_address0 = tmp_1273_cast_fu_8085_p1;
    end else if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state17))) begin
        ShuffleConvs_0_Downs_20_address0 = ShuffleConvs_0_Downs_110_reg_8323;
    end else if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
        ShuffleConvs_0_Downs_20_address0 = tmp_1264_cast_fu_1883_p1;
    end else begin
        ShuffleConvs_0_Downs_20_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2)) | ((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter2)) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state17))) begin
        ShuffleConvs_0_Downs_20_ce0 = 1'b1;
    end else begin
        ShuffleConvs_0_Downs_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter3))) begin
        ShuffleConvs_0_Downs_20_ce1 = 1'b1;
    end else begin
        ShuffleConvs_0_Downs_20_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        ShuffleConvs_0_Downs_20_d0 = this_assign_1_11_fu_7913_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
        ShuffleConvs_0_Downs_20_d0 = bias_V_q0;
    end else begin
        ShuffleConvs_0_Downs_20_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | ((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2) & (co_cast_mid2_v_reg_8201 == 5'd11)))) begin
        ShuffleConvs_0_Downs_20_we0 = 1'b1;
    end else begin
        ShuffleConvs_0_Downs_20_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter3) & (1'd1 == tmp_953_fu_8171_p3) & (ap_reg_pp1_iter2_co4_mid2_reg_10709 == 5'd11))) begin
        ShuffleConvs_0_Downs_20_we1 = 1'b1;
    end else begin
        ShuffleConvs_0_Downs_20_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp1_iter2) & (ap_block_pp1_stage0_flag00000000 == 1'b0))) begin
        ShuffleConvs_0_Downs_21_address0 = tmp_1273_cast_fu_8085_p1;
    end else if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state17))) begin
        ShuffleConvs_0_Downs_21_address0 = ShuffleConvs_0_Downs_102_reg_8283;
    end else if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
        ShuffleConvs_0_Downs_21_address0 = tmp_1264_cast_fu_1883_p1;
    end else begin
        ShuffleConvs_0_Downs_21_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2)) | ((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter2)) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state17))) begin
        ShuffleConvs_0_Downs_21_ce0 = 1'b1;
    end else begin
        ShuffleConvs_0_Downs_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter3))) begin
        ShuffleConvs_0_Downs_21_ce1 = 1'b1;
    end else begin
        ShuffleConvs_0_Downs_21_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        ShuffleConvs_0_Downs_21_d0 = this_assign_1_10_fu_7853_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
        ShuffleConvs_0_Downs_21_d0 = bias_V_q0;
    end else begin
        ShuffleConvs_0_Downs_21_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | ((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2) & (co_cast_mid2_v_reg_8201 == 5'd10)))) begin
        ShuffleConvs_0_Downs_21_we0 = 1'b1;
    end else begin
        ShuffleConvs_0_Downs_21_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter3) & (1'd1 == tmp_953_fu_8171_p3) & (ap_reg_pp1_iter2_co4_mid2_reg_10709 == 5'd10))) begin
        ShuffleConvs_0_Downs_21_we1 = 1'b1;
    end else begin
        ShuffleConvs_0_Downs_21_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp1_iter2) & (ap_block_pp1_stage0_flag00000000 == 1'b0))) begin
        ShuffleConvs_0_Downs_22_address0 = tmp_1273_cast_fu_8085_p1;
    end else if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state17))) begin
        ShuffleConvs_0_Downs_22_address0 = ShuffleConvs_0_Downs_106_reg_8303;
    end else if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
        ShuffleConvs_0_Downs_22_address0 = tmp_1264_cast_fu_1883_p1;
    end else begin
        ShuffleConvs_0_Downs_22_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2)) | ((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter2)) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state17))) begin
        ShuffleConvs_0_Downs_22_ce0 = 1'b1;
    end else begin
        ShuffleConvs_0_Downs_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter3))) begin
        ShuffleConvs_0_Downs_22_ce1 = 1'b1;
    end else begin
        ShuffleConvs_0_Downs_22_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        ShuffleConvs_0_Downs_22_d0 = this_assign_1_1_fu_7313_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
        ShuffleConvs_0_Downs_22_d0 = bias_V_q0;
    end else begin
        ShuffleConvs_0_Downs_22_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | ((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2) & (co_cast_mid2_v_reg_8201 == 5'd1)))) begin
        ShuffleConvs_0_Downs_22_we0 = 1'b1;
    end else begin
        ShuffleConvs_0_Downs_22_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter3) & (1'd1 == tmp_953_fu_8171_p3) & (ap_reg_pp1_iter2_co4_mid2_reg_10709 == 5'd1))) begin
        ShuffleConvs_0_Downs_22_we1 = 1'b1;
    end else begin
        ShuffleConvs_0_Downs_22_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp1_iter2) & (ap_block_pp1_stage0_flag00000000 == 1'b0))) begin
        ShuffleConvs_0_Downs_23_address0 = tmp_1273_cast_fu_8085_p1;
    end else if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state17))) begin
        ShuffleConvs_0_Downs_23_address0 = ShuffleConvs_0_Downs_98_reg_8263;
    end else if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
        ShuffleConvs_0_Downs_23_address0 = tmp_1264_cast_fu_1883_p1;
    end else begin
        ShuffleConvs_0_Downs_23_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2)) | ((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter2)) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state17))) begin
        ShuffleConvs_0_Downs_23_ce0 = 1'b1;
    end else begin
        ShuffleConvs_0_Downs_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter3))) begin
        ShuffleConvs_0_Downs_23_ce1 = 1'b1;
    end else begin
        ShuffleConvs_0_Downs_23_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        ShuffleConvs_0_Downs_23_d0 = this_assign_1_fu_7253_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
        ShuffleConvs_0_Downs_23_d0 = bias_V_q0;
    end else begin
        ShuffleConvs_0_Downs_23_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | ((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2) & (co_cast_mid2_v_reg_8201 == 5'd0)))) begin
        ShuffleConvs_0_Downs_23_we0 = 1'b1;
    end else begin
        ShuffleConvs_0_Downs_23_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter3) & (1'd1 == tmp_953_fu_8171_p3) & (ap_reg_pp1_iter2_co4_mid2_reg_10709 == 5'd0))) begin
        ShuffleConvs_0_Downs_23_we1 = 1'b1;
    end else begin
        ShuffleConvs_0_Downs_23_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp1_iter2) & (ap_block_pp1_stage0_flag00000000 == 1'b0))) begin
        ShuffleConvs_0_Downs_2_address0 = tmp_1273_cast_fu_8085_p1;
    end else if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state17))) begin
        ShuffleConvs_0_Downs_2_address0 = ShuffleConvs_0_Downs_97_reg_8258;
    end else if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
        ShuffleConvs_0_Downs_2_address0 = tmp_1264_cast_fu_1883_p1;
    end else begin
        ShuffleConvs_0_Downs_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2)) | ((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter2)) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state17))) begin
        ShuffleConvs_0_Downs_2_ce0 = 1'b1;
    end else begin
        ShuffleConvs_0_Downs_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter3))) begin
        ShuffleConvs_0_Downs_2_ce1 = 1'b1;
    end else begin
        ShuffleConvs_0_Downs_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        ShuffleConvs_0_Downs_2_d0 = this_assign_1_7_fu_7673_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
        ShuffleConvs_0_Downs_2_d0 = bias_V_q0;
    end else begin
        ShuffleConvs_0_Downs_2_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | ((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2) & (co_cast_mid2_v_reg_8201 == 5'd7)))) begin
        ShuffleConvs_0_Downs_2_we0 = 1'b1;
    end else begin
        ShuffleConvs_0_Downs_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter3) & (1'd1 == tmp_953_fu_8171_p3) & (ap_reg_pp1_iter2_co4_mid2_reg_10709 == 5'd7))) begin
        ShuffleConvs_0_Downs_2_we1 = 1'b1;
    end else begin
        ShuffleConvs_0_Downs_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp1_iter2) & (ap_block_pp1_stage0_flag00000000 == 1'b0))) begin
        ShuffleConvs_0_Downs_3_address0 = tmp_1273_cast_fu_8085_p1;
    end else if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state17))) begin
        ShuffleConvs_0_Downs_3_address0 = ShuffleConvs_0_Downs_95_reg_8248;
    end else if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
        ShuffleConvs_0_Downs_3_address0 = tmp_1264_cast_fu_1883_p1;
    end else begin
        ShuffleConvs_0_Downs_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2)) | ((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter2)) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state17))) begin
        ShuffleConvs_0_Downs_3_ce0 = 1'b1;
    end else begin
        ShuffleConvs_0_Downs_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter3))) begin
        ShuffleConvs_0_Downs_3_ce1 = 1'b1;
    end else begin
        ShuffleConvs_0_Downs_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        ShuffleConvs_0_Downs_3_d0 = this_assign_1_6_fu_7613_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
        ShuffleConvs_0_Downs_3_d0 = bias_V_q0;
    end else begin
        ShuffleConvs_0_Downs_3_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | ((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2) & (co_cast_mid2_v_reg_8201 == 5'd6)))) begin
        ShuffleConvs_0_Downs_3_we0 = 1'b1;
    end else begin
        ShuffleConvs_0_Downs_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter3) & (1'd1 == tmp_953_fu_8171_p3) & (ap_reg_pp1_iter2_co4_mid2_reg_10709 == 5'd6))) begin
        ShuffleConvs_0_Downs_3_we1 = 1'b1;
    end else begin
        ShuffleConvs_0_Downs_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp1_iter2) & (ap_block_pp1_stage0_flag00000000 == 1'b0))) begin
        ShuffleConvs_0_Downs_4_address0 = tmp_1273_cast_fu_8085_p1;
    end else if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state17))) begin
        ShuffleConvs_0_Downs_4_address0 = ShuffleConvs_0_Downs_103_reg_8288;
    end else if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
        ShuffleConvs_0_Downs_4_address0 = tmp_1264_cast_fu_1883_p1;
    end else begin
        ShuffleConvs_0_Downs_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2)) | ((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter2)) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state17))) begin
        ShuffleConvs_0_Downs_4_ce0 = 1'b1;
    end else begin
        ShuffleConvs_0_Downs_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter3))) begin
        ShuffleConvs_0_Downs_4_ce1 = 1'b1;
    end else begin
        ShuffleConvs_0_Downs_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        ShuffleConvs_0_Downs_4_d0 = this_assign_1_5_fu_7553_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
        ShuffleConvs_0_Downs_4_d0 = bias_V_q0;
    end else begin
        ShuffleConvs_0_Downs_4_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | ((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2) & (co_cast_mid2_v_reg_8201 == 5'd5)))) begin
        ShuffleConvs_0_Downs_4_we0 = 1'b1;
    end else begin
        ShuffleConvs_0_Downs_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter3) & (1'd1 == tmp_953_fu_8171_p3) & (ap_reg_pp1_iter2_co4_mid2_reg_10709 == 5'd5))) begin
        ShuffleConvs_0_Downs_4_we1 = 1'b1;
    end else begin
        ShuffleConvs_0_Downs_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp1_iter2) & (ap_block_pp1_stage0_flag00000000 == 1'b0))) begin
        ShuffleConvs_0_Downs_5_address0 = tmp_1273_cast_fu_8085_p1;
    end else if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state17))) begin
        ShuffleConvs_0_Downs_5_address0 = ShuffleConvs_0_Downs_100_reg_8273;
    end else if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
        ShuffleConvs_0_Downs_5_address0 = tmp_1264_cast_fu_1883_p1;
    end else begin
        ShuffleConvs_0_Downs_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2)) | ((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter2)) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state17))) begin
        ShuffleConvs_0_Downs_5_ce0 = 1'b1;
    end else begin
        ShuffleConvs_0_Downs_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter3))) begin
        ShuffleConvs_0_Downs_5_ce1 = 1'b1;
    end else begin
        ShuffleConvs_0_Downs_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        ShuffleConvs_0_Downs_5_d0 = this_assign_1_4_fu_7493_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
        ShuffleConvs_0_Downs_5_d0 = bias_V_q0;
    end else begin
        ShuffleConvs_0_Downs_5_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | ((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2) & (co_cast_mid2_v_reg_8201 == 5'd4)))) begin
        ShuffleConvs_0_Downs_5_we0 = 1'b1;
    end else begin
        ShuffleConvs_0_Downs_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter3) & (1'd1 == tmp_953_fu_8171_p3) & (ap_reg_pp1_iter2_co4_mid2_reg_10709 == 5'd4))) begin
        ShuffleConvs_0_Downs_5_we1 = 1'b1;
    end else begin
        ShuffleConvs_0_Downs_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp1_iter2) & (ap_block_pp1_stage0_flag00000000 == 1'b0))) begin
        ShuffleConvs_0_Downs_6_address0 = tmp_1273_cast_fu_8085_p1;
    end else if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state17))) begin
        ShuffleConvs_0_Downs_6_address0 = ShuffleConvs_0_Downs_104_reg_8293;
    end else if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
        ShuffleConvs_0_Downs_6_address0 = tmp_1264_cast_fu_1883_p1;
    end else begin
        ShuffleConvs_0_Downs_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2)) | ((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter2)) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state17))) begin
        ShuffleConvs_0_Downs_6_ce0 = 1'b1;
    end else begin
        ShuffleConvs_0_Downs_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter3))) begin
        ShuffleConvs_0_Downs_6_ce1 = 1'b1;
    end else begin
        ShuffleConvs_0_Downs_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        ShuffleConvs_0_Downs_6_d0 = this_assign_1_3_fu_7433_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
        ShuffleConvs_0_Downs_6_d0 = bias_V_q0;
    end else begin
        ShuffleConvs_0_Downs_6_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | ((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2) & (co_cast_mid2_v_reg_8201 == 5'd3)))) begin
        ShuffleConvs_0_Downs_6_we0 = 1'b1;
    end else begin
        ShuffleConvs_0_Downs_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter3) & (1'd1 == tmp_953_fu_8171_p3) & (ap_reg_pp1_iter2_co4_mid2_reg_10709 == 5'd3))) begin
        ShuffleConvs_0_Downs_6_we1 = 1'b1;
    end else begin
        ShuffleConvs_0_Downs_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp1_iter2) & (ap_block_pp1_stage0_flag00000000 == 1'b0))) begin
        ShuffleConvs_0_Downs_7_address0 = tmp_1273_cast_fu_8085_p1;
    end else if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state17))) begin
        ShuffleConvs_0_Downs_7_address0 = ShuffleConvs_0_Downs_112_reg_8333;
    end else if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
        ShuffleConvs_0_Downs_7_address0 = tmp_1264_cast_fu_1883_p1;
    end else begin
        ShuffleConvs_0_Downs_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2)) | ((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter2)) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state17))) begin
        ShuffleConvs_0_Downs_7_ce0 = 1'b1;
    end else begin
        ShuffleConvs_0_Downs_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter3))) begin
        ShuffleConvs_0_Downs_7_ce1 = 1'b1;
    end else begin
        ShuffleConvs_0_Downs_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        ShuffleConvs_0_Downs_7_d0 = this_assign_39_1_10_fu_7943_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
        ShuffleConvs_0_Downs_7_d0 = bias_V_q0;
    end else begin
        ShuffleConvs_0_Downs_7_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | ((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2) & ~(co_cast_mid2_v_reg_8201 == 5'd0) & ~(co_cast_mid2_v_reg_8201 == 5'd1) & ~(co_cast_mid2_v_reg_8201 == 5'd2) & ~(co_cast_mid2_v_reg_8201 == 5'd3) & ~(co_cast_mid2_v_reg_8201 == 5'd4) & ~(co_cast_mid2_v_reg_8201 == 5'd5) & ~(co_cast_mid2_v_reg_8201 == 5'd6) & ~(co_cast_mid2_v_reg_8201 == 5'd7) & ~(co_cast_mid2_v_reg_8201 == 5'd8) & ~(co_cast_mid2_v_reg_8201 == 5'd9) & ~(co_cast_mid2_v_reg_8201 == 5'd10) & ~(co_cast_mid2_v_reg_8201 == 5'd11) & ~(co_cast_mid2_v_reg_8201 == 5'd12) & ~(co_cast_mid2_v_reg_8201 == 5'd13) & ~(co_cast_mid2_v_reg_8201 == 5'd14) & ~(co_cast_mid2_v_reg_8201 == 5'd15) & ~(co_cast_mid2_v_reg_8201 == 5'd16) & ~(co_cast_mid2_v_reg_8201 == 5'd17) & ~(co_cast_mid2_v_reg_8201 == 5'd18) & ~(co_cast_mid2_v_reg_8201 == 5'd19) & ~(co_cast_mid2_v_reg_8201 == 5'd20) & ~(co_cast_mid2_v_reg_8201 == 5'd21) & ~(co_cast_mid2_v_reg_8201 == 5'd22)))) begin
        ShuffleConvs_0_Downs_7_we0 = 1'b1;
    end else begin
        ShuffleConvs_0_Downs_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter3) & (1'd1 == tmp_953_fu_8171_p3) & ~(ap_reg_pp1_iter2_co4_mid2_reg_10709 == 5'd0) & ~(ap_reg_pp1_iter2_co4_mid2_reg_10709 == 5'd1) & ~(ap_reg_pp1_iter2_co4_mid2_reg_10709 == 5'd2) & ~(ap_reg_pp1_iter2_co4_mid2_reg_10709 == 5'd3) & ~(ap_reg_pp1_iter2_co4_mid2_reg_10709 == 5'd4) & ~(ap_reg_pp1_iter2_co4_mid2_reg_10709 == 5'd5) & ~(ap_reg_pp1_iter2_co4_mid2_reg_10709 == 5'd6) & ~(ap_reg_pp1_iter2_co4_mid2_reg_10709 == 5'd7) & ~(ap_reg_pp1_iter2_co4_mid2_reg_10709 == 5'd8) & ~(ap_reg_pp1_iter2_co4_mid2_reg_10709 == 5'd9) & ~(ap_reg_pp1_iter2_co4_mid2_reg_10709 == 5'd10) & ~(ap_reg_pp1_iter2_co4_mid2_reg_10709 == 5'd11) & ~(ap_reg_pp1_iter2_co4_mid2_reg_10709 == 5'd12) & ~(ap_reg_pp1_iter2_co4_mid2_reg_10709 == 5'd13) & ~(ap_reg_pp1_iter2_co4_mid2_reg_10709 == 5'd14) & ~(ap_reg_pp1_iter2_co4_mid2_reg_10709 == 5'd15) & ~(ap_reg_pp1_iter2_co4_mid2_reg_10709 == 5'd16) & ~(ap_reg_pp1_iter2_co4_mid2_reg_10709 == 5'd17) & ~(ap_reg_pp1_iter2_co4_mid2_reg_10709 == 5'd18) & ~(ap_reg_pp1_iter2_co4_mid2_reg_10709 == 5'd19) & ~(ap_reg_pp1_iter2_co4_mid2_reg_10709 == 5'd20) & ~(ap_reg_pp1_iter2_co4_mid2_reg_10709 == 5'd21) & ~(ap_reg_pp1_iter2_co4_mid2_reg_10709 == 5'd22))) begin
        ShuffleConvs_0_Downs_7_we1 = 1'b1;
    end else begin
        ShuffleConvs_0_Downs_7_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp1_iter2) & (ap_block_pp1_stage0_flag00000000 == 1'b0))) begin
        ShuffleConvs_0_Downs_8_address0 = tmp_1273_cast_fu_8085_p1;
    end else if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state17))) begin
        ShuffleConvs_0_Downs_8_address0 = ShuffleConvs_0_Downs_107_reg_8308;
    end else if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
        ShuffleConvs_0_Downs_8_address0 = tmp_1264_cast_fu_1883_p1;
    end else begin
        ShuffleConvs_0_Downs_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2)) | ((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter2)) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state17))) begin
        ShuffleConvs_0_Downs_8_ce0 = 1'b1;
    end else begin
        ShuffleConvs_0_Downs_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter3))) begin
        ShuffleConvs_0_Downs_8_ce1 = 1'b1;
    end else begin
        ShuffleConvs_0_Downs_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        ShuffleConvs_0_Downs_8_d0 = this_assign_39_1_s_fu_7883_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
        ShuffleConvs_0_Downs_8_d0 = bias_V_q0;
    end else begin
        ShuffleConvs_0_Downs_8_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | ((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2) & (co_cast_mid2_v_reg_8201 == 5'd22)))) begin
        ShuffleConvs_0_Downs_8_we0 = 1'b1;
    end else begin
        ShuffleConvs_0_Downs_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter3) & (1'd1 == tmp_953_fu_8171_p3) & (ap_reg_pp1_iter2_co4_mid2_reg_10709 == 5'd22))) begin
        ShuffleConvs_0_Downs_8_we1 = 1'b1;
    end else begin
        ShuffleConvs_0_Downs_8_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp1_iter2) & (ap_block_pp1_stage0_flag00000000 == 1'b0))) begin
        ShuffleConvs_0_Downs_9_address0 = tmp_1273_cast_fu_8085_p1;
    end else if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state17))) begin
        ShuffleConvs_0_Downs_9_address0 = ShuffleConvs_0_Downs_114_reg_8343;
    end else if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
        ShuffleConvs_0_Downs_9_address0 = tmp_1264_cast_fu_1883_p1;
    end else begin
        ShuffleConvs_0_Downs_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2)) | ((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter2)) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state17))) begin
        ShuffleConvs_0_Downs_9_ce0 = 1'b1;
    end else begin
        ShuffleConvs_0_Downs_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter3))) begin
        ShuffleConvs_0_Downs_9_ce1 = 1'b1;
    end else begin
        ShuffleConvs_0_Downs_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        ShuffleConvs_0_Downs_9_d0 = this_assign_39_1_9_fu_7823_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
        ShuffleConvs_0_Downs_9_d0 = bias_V_q0;
    end else begin
        ShuffleConvs_0_Downs_9_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | ((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2) & (co_cast_mid2_v_reg_8201 == 5'd21)))) begin
        ShuffleConvs_0_Downs_9_we0 = 1'b1;
    end else begin
        ShuffleConvs_0_Downs_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter3) & (1'd1 == tmp_953_fu_8171_p3) & (ap_reg_pp1_iter2_co4_mid2_reg_10709 == 5'd21))) begin
        ShuffleConvs_0_Downs_9_we1 = 1'b1;
    end else begin
        ShuffleConvs_0_Downs_9_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp1_iter2) & (ap_block_pp1_stage0_flag00000000 == 1'b0))) begin
        ShuffleConvs_0_Downs_address0 = tmp_1273_cast_fu_8085_p1;
    end else if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state17))) begin
        ShuffleConvs_0_Downs_address0 = ShuffleConvs_0_Downs_118_reg_8363;
    end else if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
        ShuffleConvs_0_Downs_address0 = tmp_1264_cast_fu_1883_p1;
    end else begin
        ShuffleConvs_0_Downs_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2)) | ((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter2)) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state17))) begin
        ShuffleConvs_0_Downs_ce0 = 1'b1;
    end else begin
        ShuffleConvs_0_Downs_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter3))) begin
        ShuffleConvs_0_Downs_ce1 = 1'b1;
    end else begin
        ShuffleConvs_0_Downs_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        ShuffleConvs_0_Downs_d0 = this_assign_1_9_fu_7793_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
        ShuffleConvs_0_Downs_d0 = bias_V_q0;
    end else begin
        ShuffleConvs_0_Downs_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | ((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2) & (co_cast_mid2_v_reg_8201 == 5'd9)))) begin
        ShuffleConvs_0_Downs_we0 = 1'b1;
    end else begin
        ShuffleConvs_0_Downs_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter3) & (1'd1 == tmp_953_fu_8171_p3) & (ap_reg_pp1_iter2_co4_mid2_reg_10709 == 5'd9))) begin
        ShuffleConvs_0_Downs_we1 = 1'b1;
    end else begin
        ShuffleConvs_0_Downs_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond_flatten_fu_1745_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'd1 == exitcond_flatten6_fu_7952_p2)) begin
        ap_condition_pp1_exit_iter0_state18 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state18 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_start) & (1'b1 == ap_CS_fsm_state1)) | (1'b1 == ap_CS_fsm_state22))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_enable_reg_pp0_iter0) & (1'b0 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_enable_reg_pp0_iter2))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_enable_reg_pp1_iter0) & (1'b0 == ap_enable_reg_pp1_iter1) & (1'b0 == ap_enable_reg_pp1_iter2) & (1'b0 == ap_enable_reg_pp1_iter3))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        bias_V_ce0 = 1'b1;
    end else begin
        bias_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd0 == ap_reg_pp1_iter1_exitcond_flatten6_reg_10687) & (1'b1 == ap_enable_reg_pp1_iter2) & (ap_block_pp1_stage0_flag00000000 == 1'b0))) begin
        co4_phi_fu_1594_p4 = co4_mid2_reg_10709;
    end else begin
        co4_phi_fu_1594_p4 = co4_reg_1590;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_reg_pp0_iter1_exitcond_flatten_reg_8179 == 1'd0) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
        co_phi_fu_1489_p4 = co_cast_mid2_v_reg_8201;
    end else begin
        co_phi_fu_1489_p4 = co_reg_1485;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        conv1_output_p_V_0_ce0 = 1'b1;
    end else begin
        conv1_output_p_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        conv1_output_p_V_10_ce0 = 1'b1;
    end else begin
        conv1_output_p_V_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        conv1_output_p_V_11_ce0 = 1'b1;
    end else begin
        conv1_output_p_V_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        conv1_output_p_V_1_ce0 = 1'b1;
    end else begin
        conv1_output_p_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        conv1_output_p_V_2_ce0 = 1'b1;
    end else begin
        conv1_output_p_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        conv1_output_p_V_3_ce0 = 1'b1;
    end else begin
        conv1_output_p_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        conv1_output_p_V_4_ce0 = 1'b1;
    end else begin
        conv1_output_p_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        conv1_output_p_V_5_ce0 = 1'b1;
    end else begin
        conv1_output_p_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        conv1_output_p_V_6_ce0 = 1'b1;
    end else begin
        conv1_output_p_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        conv1_output_p_V_7_ce0 = 1'b1;
    end else begin
        conv1_output_p_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        conv1_output_p_V_8_ce0 = 1'b1;
    end else begin
        conv1_output_p_V_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        conv1_output_p_V_9_ce0 = 1'b1;
    end else begin
        conv1_output_p_V_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state13))) begin
        grp_MUL_DP_fu_1637_ap_ce = 1'b1;
    end else begin
        grp_MUL_DP_fu_1637_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state13))) begin
        grp_MUL_DP_fu_1646_ap_ce = 1'b1;
    end else begin
        grp_MUL_DP_fu_1646_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state13))) begin
        grp_MUL_DP_fu_1655_ap_ce = 1'b1;
    end else begin
        grp_MUL_DP_fu_1655_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state13))) begin
        grp_MUL_DP_fu_1664_ap_ce = 1'b1;
    end else begin
        grp_MUL_DP_fu_1664_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state13))) begin
        grp_MUL_DP_fu_1673_ap_ce = 1'b1;
    end else begin
        grp_MUL_DP_fu_1673_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state13))) begin
        grp_MUL_DP_fu_1682_ap_ce = 1'b1;
    end else begin
        grp_MUL_DP_fu_1682_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state13))) begin
        grp_MUL_DP_fu_1691_ap_ce = 1'b1;
    end else begin
        grp_MUL_DP_fu_1691_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state13))) begin
        grp_MUL_DP_fu_1700_ap_ce = 1'b1;
    end else begin
        grp_MUL_DP_fu_1700_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state13))) begin
        grp_MUL_DP_fu_1709_ap_ce = 1'b1;
    end else begin
        grp_MUL_DP_fu_1709_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state13))) begin
        grp_MUL_DP_fu_1718_ap_ce = 1'b1;
    end else begin
        grp_MUL_DP_fu_1718_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state13))) begin
        grp_MUL_DP_fu_1727_ap_ce = 1'b1;
    end else begin
        grp_MUL_DP_fu_1727_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state13))) begin
        grp_MUL_DP_fu_1736_ap_ce = 1'b1;
    end else begin
        grp_MUL_DP_fu_1736_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'd0 == ap_reg_pp1_iter1_exitcond_flatten6_reg_10687) & (1'b1 == ap_enable_reg_pp1_iter2) & (ap_block_pp1_stage0_flag00000000 == 1'b0))) begin
        h5_phi_fu_1617_p4 = h5_cast_mid2_reg_10721;
    end else begin
        h5_phi_fu_1617_p4 = h5_reg_1613;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_reg_pp0_iter1_exitcond_flatten_reg_8179 == 1'd0) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
        h_phi_fu_1512_p4 = h_cast_mid2_reg_8212;
    end else begin
        h_phi_fu_1512_p4 = h_reg_1508;
    end
end

always @ (*) begin
    if (((1'd0 == ap_reg_pp1_iter1_exitcond_flatten6_reg_10687) & (1'b1 == ap_enable_reg_pp1_iter2) & (ap_block_pp1_stage0_flag00000000 == 1'b0))) begin
        w6_phi_fu_1629_p4 = w_19_fu_8113_p2;
    end else begin
        w6_phi_fu_1629_p4 = w6_reg_1625;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_reg_pp0_iter1_exitcond_flatten_reg_8179 == 1'd0) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
        w_phi_fu_1524_p4 = w_17_fu_1911_p2;
    end else begin
        w_phi_fu_1524_p4 = w_reg_1520;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        weight_0_V_ce0 = 1'b1;
    end else begin
        weight_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        weight_10_V_ce0 = 1'b1;
    end else begin
        weight_10_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        weight_11_V_ce0 = 1'b1;
    end else begin
        weight_11_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        weight_12_V_ce0 = 1'b1;
    end else begin
        weight_12_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        weight_13_V_ce0 = 1'b1;
    end else begin
        weight_13_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        weight_14_V_ce0 = 1'b1;
    end else begin
        weight_14_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        weight_15_V_ce0 = 1'b1;
    end else begin
        weight_15_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        weight_16_V_ce0 = 1'b1;
    end else begin
        weight_16_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        weight_17_V_ce0 = 1'b1;
    end else begin
        weight_17_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        weight_18_V_ce0 = 1'b1;
    end else begin
        weight_18_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        weight_19_V_ce0 = 1'b1;
    end else begin
        weight_19_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        weight_1_V_ce0 = 1'b1;
    end else begin
        weight_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        weight_20_V_ce0 = 1'b1;
    end else begin
        weight_20_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        weight_21_V_ce0 = 1'b1;
    end else begin
        weight_21_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        weight_22_V_ce0 = 1'b1;
    end else begin
        weight_22_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        weight_23_V_ce0 = 1'b1;
    end else begin
        weight_23_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        weight_2_V_ce0 = 1'b1;
    end else begin
        weight_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        weight_3_V_ce0 = 1'b1;
    end else begin
        weight_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        weight_4_V_ce0 = 1'b1;
    end else begin
        weight_4_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        weight_5_V_ce0 = 1'b1;
    end else begin
        weight_5_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        weight_6_V_ce0 = 1'b1;
    end else begin
        weight_6_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        weight_7_V_ce0 = 1'b1;
    end else begin
        weight_7_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        weight_8_V_ce0 = 1'b1;
    end else begin
        weight_8_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        weight_9_V_ce0 = 1'b1;
    end else begin
        weight_9_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_flag00011011 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0)) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage0_flag00011011 == 1'b0) & (exitcond_flatten_fu_1745_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_flag00011011 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage0_flag00011011 == 1'b0) & (exitcond_flatten_fu_1745_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (exitcond10_fu_1950_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_CS_fsm_state7) & (exitcond11_fu_1997_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((1'b1 == ap_CS_fsm_state8) & (1'd1 == exitcond12_fu_2037_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~((ap_block_pp1_stage0_flag00011011 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter3) & (ap_enable_reg_pp1_iter2 == 1'b0)) & ~((1'b1 == ap_enable_reg_pp1_iter0) & (ap_block_pp1_stage0_flag00011011 == 1'b0) & (1'd1 == exitcond_flatten6_fu_7952_p2) & (ap_enable_reg_pp1_iter1 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if ((((ap_block_pp1_stage0_flag00011011 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter3) & (ap_enable_reg_pp1_iter2 == 1'b0)) | ((1'b1 == ap_enable_reg_pp1_iter0) & (ap_block_pp1_stage0_flag00011011 == 1'b0) & (1'd1 == exitcond_flatten6_fu_7952_p2) & (ap_enable_reg_pp1_iter1 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Range1_all_ones_10_fu_4889_p2 = ((p_Result_160_s_fu_4879_p4 == 3'd7) ? 1'b1 : 1'b0);

assign Range1_all_ones_11_fu_5115_p2 = ((p_Result_160_10_fu_5105_p4 == 3'd7) ? 1'b1 : 1'b0);

assign Range1_all_ones_1_fu_2855_p2 = ((p_Result_160_1_fu_2845_p4 == 3'd7) ? 1'b1 : 1'b0);

assign Range1_all_ones_2_fu_3081_p2 = ((p_Result_160_2_fu_3071_p4 == 3'd7) ? 1'b1 : 1'b0);

assign Range1_all_ones_3_fu_3307_p2 = ((p_Result_160_3_fu_3297_p4 == 3'd7) ? 1'b1 : 1'b0);

assign Range1_all_ones_4_fu_3533_p2 = ((p_Result_160_4_fu_3523_p4 == 3'd7) ? 1'b1 : 1'b0);

assign Range1_all_ones_5_fu_3759_p2 = ((p_Result_160_5_fu_3749_p4 == 3'd7) ? 1'b1 : 1'b0);

assign Range1_all_ones_6_10_fu_5228_p2 = ((p_Result_162_10_fu_5218_p4 == 3'd7) ? 1'b1 : 1'b0);

assign Range1_all_ones_6_1_fu_2968_p2 = ((p_Result_162_1_fu_2958_p4 == 3'd7) ? 1'b1 : 1'b0);

assign Range1_all_ones_6_2_fu_3194_p2 = ((p_Result_162_2_fu_3184_p4 == 3'd7) ? 1'b1 : 1'b0);

assign Range1_all_ones_6_3_fu_3420_p2 = ((p_Result_162_3_fu_3410_p4 == 3'd7) ? 1'b1 : 1'b0);

assign Range1_all_ones_6_4_fu_3646_p2 = ((p_Result_162_4_fu_3636_p4 == 3'd7) ? 1'b1 : 1'b0);

assign Range1_all_ones_6_5_fu_3872_p2 = ((p_Result_162_5_fu_3862_p4 == 3'd7) ? 1'b1 : 1'b0);

assign Range1_all_ones_6_6_fu_4098_p2 = ((p_Result_162_6_fu_4088_p4 == 3'd7) ? 1'b1 : 1'b0);

assign Range1_all_ones_6_7_fu_4324_p2 = ((p_Result_162_7_fu_4314_p4 == 3'd7) ? 1'b1 : 1'b0);

assign Range1_all_ones_6_8_fu_4550_p2 = ((p_Result_162_8_fu_4540_p4 == 3'd7) ? 1'b1 : 1'b0);

assign Range1_all_ones_6_9_fu_4776_p2 = ((p_Result_162_9_fu_4766_p4 == 3'd7) ? 1'b1 : 1'b0);

assign Range1_all_ones_6_fu_2742_p2 = ((p_Result_16_fu_2732_p4 == 3'd7) ? 1'b1 : 1'b0);

assign Range1_all_ones_6_s_fu_5002_p2 = ((p_Result_162_s_fu_4992_p4 == 3'd7) ? 1'b1 : 1'b0);

assign Range1_all_ones_7_fu_4211_p2 = ((p_Result_160_7_fu_4201_p4 == 3'd7) ? 1'b1 : 1'b0);

assign Range1_all_ones_8_fu_4437_p2 = ((p_Result_160_8_fu_4427_p4 == 3'd7) ? 1'b1 : 1'b0);

assign Range1_all_ones_9_fu_4663_p2 = ((p_Result_160_9_fu_4653_p4 == 3'd7) ? 1'b1 : 1'b0);

assign Range1_all_ones_fu_2629_p2 = ((p_Result_14_fu_2619_p4 == 3'd7) ? 1'b1 : 1'b0);

assign Range1_all_ones_s_fu_3985_p2 = ((p_Result_160_6_fu_3975_p4 == 3'd7) ? 1'b1 : 1'b0);

assign Range1_all_zeros_10_fu_4895_p2 = ((p_Result_160_s_fu_4879_p4 == 3'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_11_fu_5121_p2 = ((p_Result_160_10_fu_5105_p4 == 3'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_1_fu_2861_p2 = ((p_Result_160_1_fu_2845_p4 == 3'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_2_fu_3087_p2 = ((p_Result_160_2_fu_3071_p4 == 3'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_3_fu_3313_p2 = ((p_Result_160_3_fu_3297_p4 == 3'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_4_fu_3539_p2 = ((p_Result_160_4_fu_3523_p4 == 3'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_5_fu_3765_p2 = ((p_Result_160_5_fu_3749_p4 == 3'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_6_10_fu_5234_p2 = ((p_Result_162_10_fu_5218_p4 == 3'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_6_1_fu_2974_p2 = ((p_Result_162_1_fu_2958_p4 == 3'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_6_2_fu_3200_p2 = ((p_Result_162_2_fu_3184_p4 == 3'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_6_3_fu_3426_p2 = ((p_Result_162_3_fu_3410_p4 == 3'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_6_4_fu_3652_p2 = ((p_Result_162_4_fu_3636_p4 == 3'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_6_5_fu_3878_p2 = ((p_Result_162_5_fu_3862_p4 == 3'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_6_6_fu_4104_p2 = ((p_Result_162_6_fu_4088_p4 == 3'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_6_7_fu_4330_p2 = ((p_Result_162_7_fu_4314_p4 == 3'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_6_8_fu_4556_p2 = ((p_Result_162_8_fu_4540_p4 == 3'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_6_9_fu_4782_p2 = ((p_Result_162_9_fu_4766_p4 == 3'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_6_fu_2748_p2 = ((p_Result_16_fu_2732_p4 == 3'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_6_s_fu_5008_p2 = ((p_Result_162_s_fu_4992_p4 == 3'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_7_fu_4217_p2 = ((p_Result_160_7_fu_4201_p4 == 3'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_8_fu_4443_p2 = ((p_Result_160_8_fu_4427_p4 == 3'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_9_fu_4669_p2 = ((p_Result_160_9_fu_4653_p4 == 3'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_fu_2635_p2 = ((p_Result_14_fu_2619_p4 == 3'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_s_fu_3991_p2 = ((p_Result_160_6_fu_3975_p4 == 3'd0) ? 1'b1 : 1'b0);

assign Range2_all_ones_10_fu_4873_p2 = ((p_Result_159_s_fu_4863_p4 == 2'd3) ? 1'b1 : 1'b0);

assign Range2_all_ones_11_fu_5099_p2 = ((p_Result_159_10_fu_5089_p4 == 2'd3) ? 1'b1 : 1'b0);

assign Range2_all_ones_1_fu_2839_p2 = ((p_Result_159_1_fu_2829_p4 == 2'd3) ? 1'b1 : 1'b0);

assign Range2_all_ones_2_fu_3065_p2 = ((p_Result_159_2_fu_3055_p4 == 2'd3) ? 1'b1 : 1'b0);

assign Range2_all_ones_3_fu_3291_p2 = ((p_Result_159_3_fu_3281_p4 == 2'd3) ? 1'b1 : 1'b0);

assign Range2_all_ones_4_fu_3517_p2 = ((p_Result_159_4_fu_3507_p4 == 2'd3) ? 1'b1 : 1'b0);

assign Range2_all_ones_5_fu_3743_p2 = ((p_Result_159_5_fu_3733_p4 == 2'd3) ? 1'b1 : 1'b0);

assign Range2_all_ones_6_10_fu_5212_p2 = ((p_Result_161_10_fu_5202_p4 == 2'd3) ? 1'b1 : 1'b0);

assign Range2_all_ones_6_1_fu_2952_p2 = ((p_Result_161_1_fu_2942_p4 == 2'd3) ? 1'b1 : 1'b0);

assign Range2_all_ones_6_2_fu_3178_p2 = ((p_Result_161_2_fu_3168_p4 == 2'd3) ? 1'b1 : 1'b0);

assign Range2_all_ones_6_3_fu_3404_p2 = ((p_Result_161_3_fu_3394_p4 == 2'd3) ? 1'b1 : 1'b0);

assign Range2_all_ones_6_4_fu_3630_p2 = ((p_Result_161_4_fu_3620_p4 == 2'd3) ? 1'b1 : 1'b0);

assign Range2_all_ones_6_5_fu_3856_p2 = ((p_Result_161_5_fu_3846_p4 == 2'd3) ? 1'b1 : 1'b0);

assign Range2_all_ones_6_6_fu_4082_p2 = ((p_Result_161_6_fu_4072_p4 == 2'd3) ? 1'b1 : 1'b0);

assign Range2_all_ones_6_7_fu_4308_p2 = ((p_Result_161_7_fu_4298_p4 == 2'd3) ? 1'b1 : 1'b0);

assign Range2_all_ones_6_8_fu_4534_p2 = ((p_Result_161_8_fu_4524_p4 == 2'd3) ? 1'b1 : 1'b0);

assign Range2_all_ones_6_9_fu_4760_p2 = ((p_Result_161_9_fu_4750_p4 == 2'd3) ? 1'b1 : 1'b0);

assign Range2_all_ones_6_fu_2726_p2 = ((p_Result_15_fu_2716_p4 == 2'd3) ? 1'b1 : 1'b0);

assign Range2_all_ones_6_s_fu_4986_p2 = ((p_Result_161_s_fu_4976_p4 == 2'd3) ? 1'b1 : 1'b0);

assign Range2_all_ones_7_fu_4195_p2 = ((p_Result_159_7_fu_4185_p4 == 2'd3) ? 1'b1 : 1'b0);

assign Range2_all_ones_8_fu_4421_p2 = ((p_Result_159_8_fu_4411_p4 == 2'd3) ? 1'b1 : 1'b0);

assign Range2_all_ones_9_fu_4647_p2 = ((p_Result_159_9_fu_4637_p4 == 2'd3) ? 1'b1 : 1'b0);

assign Range2_all_ones_fu_2613_p2 = ((p_Result_s_fu_2603_p4 == 2'd3) ? 1'b1 : 1'b0);

assign Range2_all_ones_s_fu_3969_p2 = ((p_Result_159_6_fu_3959_p4 == 2'd3) ? 1'b1 : 1'b0);

assign ShuffleConvs_0_Downs_10_address1 = ShuffleConvs_0_Downs_165_reg_10860;

assign ShuffleConvs_0_Downs_10_d1 = 8'd0;

assign ShuffleConvs_0_Downs_11_address1 = ShuffleConvs_0_Downs_159_reg_10824;

assign ShuffleConvs_0_Downs_11_d1 = 8'd0;

assign ShuffleConvs_0_Downs_12_address1 = ShuffleConvs_0_Downs_153_reg_10788;

assign ShuffleConvs_0_Downs_12_d1 = 8'd0;

assign ShuffleConvs_0_Downs_13_address1 = ShuffleConvs_0_Downs_147_reg_10752;

assign ShuffleConvs_0_Downs_13_d1 = 8'd0;

assign ShuffleConvs_0_Downs_14_address1 = ShuffleConvs_0_Downs_149_reg_10764;

assign ShuffleConvs_0_Downs_14_d1 = 8'd0;

assign ShuffleConvs_0_Downs_15_address1 = ShuffleConvs_0_Downs_156_reg_10806;

assign ShuffleConvs_0_Downs_15_d1 = 8'd0;

assign ShuffleConvs_0_Downs_16_address1 = ShuffleConvs_0_Downs_157_reg_10812;

assign ShuffleConvs_0_Downs_16_d1 = 8'd0;

assign ShuffleConvs_0_Downs_17_address1 = ShuffleConvs_0_Downs_161_reg_10836;

assign ShuffleConvs_0_Downs_17_d1 = 8'd0;

assign ShuffleConvs_0_Downs_18_address1 = ShuffleConvs_0_Downs_163_reg_10848;

assign ShuffleConvs_0_Downs_18_d1 = 8'd0;

assign ShuffleConvs_0_Downs_19_address1 = ShuffleConvs_0_Downs_164_reg_10854;

assign ShuffleConvs_0_Downs_19_d1 = 8'd0;

assign ShuffleConvs_0_Downs_1_address1 = ShuffleConvs_0_Downs_144_reg_10734;

assign ShuffleConvs_0_Downs_1_d1 = 8'd0;

assign ShuffleConvs_0_Downs_20_address1 = ShuffleConvs_0_Downs_158_reg_10818;

assign ShuffleConvs_0_Downs_20_d1 = 8'd0;

assign ShuffleConvs_0_Downs_21_address1 = ShuffleConvs_0_Downs_150_reg_10770;

assign ShuffleConvs_0_Downs_21_d1 = 8'd0;

assign ShuffleConvs_0_Downs_22_address1 = ShuffleConvs_0_Downs_154_reg_10794;

assign ShuffleConvs_0_Downs_22_d1 = 8'd0;

assign ShuffleConvs_0_Downs_23_address1 = ShuffleConvs_0_Downs_146_reg_10746;

assign ShuffleConvs_0_Downs_23_d1 = 8'd0;

assign ShuffleConvs_0_Downs_2_address1 = ShuffleConvs_0_Downs_145_reg_10740;

assign ShuffleConvs_0_Downs_2_d1 = 8'd0;

assign ShuffleConvs_0_Downs_3_address1 = ShuffleConvs_0_Downs_143_reg_10728;

assign ShuffleConvs_0_Downs_3_d1 = 8'd0;

assign ShuffleConvs_0_Downs_4_address1 = ShuffleConvs_0_Downs_151_reg_10776;

assign ShuffleConvs_0_Downs_4_d1 = 8'd0;

assign ShuffleConvs_0_Downs_5_address1 = ShuffleConvs_0_Downs_148_reg_10758;

assign ShuffleConvs_0_Downs_5_d1 = 8'd0;

assign ShuffleConvs_0_Downs_6_address1 = ShuffleConvs_0_Downs_152_reg_10782;

assign ShuffleConvs_0_Downs_6_d1 = 8'd0;

assign ShuffleConvs_0_Downs_7_address1 = ShuffleConvs_0_Downs_160_reg_10830;

assign ShuffleConvs_0_Downs_7_d1 = 8'd0;

assign ShuffleConvs_0_Downs_8_address1 = ShuffleConvs_0_Downs_155_reg_10800;

assign ShuffleConvs_0_Downs_8_d1 = 8'd0;

assign ShuffleConvs_0_Downs_9_address1 = ShuffleConvs_0_Downs_162_reg_10842;

assign ShuffleConvs_0_Downs_9_d1 = 8'd0;

assign ShuffleConvs_0_Downs_address1 = ShuffleConvs_0_Downs_166_reg_10866;

assign ShuffleConvs_0_Downs_d1 = 8'd0;

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd6];

assign ap_block_pp0_stage0_flag00000000 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_flag00011001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_flag00011011 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_flag00000000 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_flag00011001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_flag00011011 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp1_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp1_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign arrayNo_cast_fu_2176_p1 = arrayNo_fu_2168_p3;

assign arrayNo_fu_2168_p3 = ((tmp_374_fu_2156_p2[0:0] === 1'b1) ? ci_reg_1556 : tmp_375_fu_2162_p2);

assign bias_V_address0 = co_cast_mid2_fu_1797_p1;

assign brmerge40_demorgan_i_115_fu_5461_p2 = (tmp_972_reg_9070 & deleted_ones_1_fu_5429_p3);

assign brmerge40_demorgan_i_116_fu_5544_p2 = (tmp_977_reg_9117 & deleted_ones_6_1_fu_5512_p3);

assign brmerge40_demorgan_i_117_fu_5627_p2 = (tmp_982_reg_9164 & deleted_ones_2_fu_5595_p3);

assign brmerge40_demorgan_i_118_fu_5710_p2 = (tmp_987_reg_9211 & deleted_ones_6_2_fu_5678_p3);

assign brmerge40_demorgan_i_119_fu_5793_p2 = (tmp_992_reg_9258 & deleted_ones_3_fu_5761_p3);

assign brmerge40_demorgan_i_120_fu_5876_p2 = (tmp_997_reg_9305 & deleted_ones_6_3_fu_5844_p3);

assign brmerge40_demorgan_i_121_fu_5959_p2 = (tmp_1002_reg_9352 & deleted_ones_4_fu_5927_p3);

assign brmerge40_demorgan_i_122_fu_6042_p2 = (tmp_1007_reg_9399 & deleted_ones_6_4_fu_6010_p3);

assign brmerge40_demorgan_i_123_fu_6125_p2 = (tmp_1012_reg_9446 & deleted_ones_5_fu_6093_p3);

assign brmerge40_demorgan_i_124_fu_6208_p2 = (tmp_1017_reg_9493 & deleted_ones_6_5_fu_6176_p3);

assign brmerge40_demorgan_i_125_fu_6291_p2 = (tmp_1022_reg_9540 & deleted_ones_s_fu_6259_p3);

assign brmerge40_demorgan_i_126_fu_6374_p2 = (tmp_1027_reg_9587 & deleted_ones_6_6_fu_6342_p3);

assign brmerge40_demorgan_i_127_fu_6457_p2 = (tmp_1032_reg_9634 & deleted_ones_7_fu_6425_p3);

assign brmerge40_demorgan_i_128_fu_6540_p2 = (tmp_1037_reg_9681 & deleted_ones_6_7_fu_6508_p3);

assign brmerge40_demorgan_i_129_fu_6623_p2 = (tmp_1042_reg_9728 & deleted_ones_8_fu_6591_p3);

assign brmerge40_demorgan_i_130_fu_6706_p2 = (tmp_1047_reg_9775 & deleted_ones_6_8_fu_6674_p3);

assign brmerge40_demorgan_i_131_fu_6789_p2 = (tmp_1052_reg_9822 & deleted_ones_9_fu_6757_p3);

assign brmerge40_demorgan_i_132_fu_6872_p2 = (tmp_1057_reg_9869 & deleted_ones_6_9_fu_6840_p3);

assign brmerge40_demorgan_i_133_fu_6955_p2 = (tmp_1062_reg_9916 & deleted_ones_10_fu_6923_p3);

assign brmerge40_demorgan_i_134_fu_7038_p2 = (tmp_1067_reg_9963 & deleted_ones_6_s_fu_7006_p3);

assign brmerge40_demorgan_i_135_fu_7121_p2 = (tmp_1072_reg_10010 & deleted_ones_11_fu_7089_p3);

assign brmerge40_demorgan_i_136_fu_7204_p2 = (tmp_1077_reg_10057 & deleted_ones_6_10_fu_7172_p3);

assign brmerge40_demorgan_i_137_fu_5378_p2 = (tmp_967_reg_9023 & deleted_ones_6_fu_5346_p3);

assign brmerge40_demorgan_i_fu_5295_p2 = (tmp_962_reg_8976 & deleted_ones_fu_5263_p3);

assign brmerge_i_i3_10_fu_7188_p2 = (tmp_1077_reg_10057 | p_not_i_i6_10_fu_7182_p2);

assign brmerge_i_i3_1_fu_5528_p2 = (tmp_977_reg_9117 | p_not_i_i6_1_fu_5522_p2);

assign brmerge_i_i3_2_fu_5694_p2 = (tmp_987_reg_9211 | p_not_i_i6_2_fu_5688_p2);

assign brmerge_i_i3_3_fu_5860_p2 = (tmp_997_reg_9305 | p_not_i_i6_3_fu_5854_p2);

assign brmerge_i_i3_4_fu_6026_p2 = (tmp_1007_reg_9399 | p_not_i_i6_4_fu_6020_p2);

assign brmerge_i_i3_5_fu_6192_p2 = (tmp_1017_reg_9493 | p_not_i_i6_5_fu_6186_p2);

assign brmerge_i_i3_6_fu_6358_p2 = (tmp_1027_reg_9587 | p_not_i_i6_6_fu_6352_p2);

assign brmerge_i_i3_7_fu_6524_p2 = (tmp_1037_reg_9681 | p_not_i_i6_7_fu_6518_p2);

assign brmerge_i_i3_8_fu_6690_p2 = (tmp_1047_reg_9775 | p_not_i_i6_8_fu_6684_p2);

assign brmerge_i_i3_9_fu_6856_p2 = (tmp_1057_reg_9869 | p_not_i_i6_9_fu_6850_p2);

assign brmerge_i_i3_fu_5362_p2 = (tmp_967_reg_9023 | p_not_i_i6_fu_5356_p2);

assign brmerge_i_i3_s_fu_7022_p2 = (tmp_1067_reg_9963 | p_not_i_i6_s_fu_7016_p2);

assign brmerge_i_i_10_fu_6939_p2 = (tmp_1062_reg_9916 | p_not_i_i_10_fu_6933_p2);

assign brmerge_i_i_11_fu_7105_p2 = (tmp_1072_reg_10010 | p_not_i_i_11_fu_7099_p2);

assign brmerge_i_i_1_fu_5445_p2 = (tmp_972_reg_9070 | p_not_i_i_1_fu_5439_p2);

assign brmerge_i_i_2_fu_5611_p2 = (tmp_982_reg_9164 | p_not_i_i_2_fu_5605_p2);

assign brmerge_i_i_3_fu_5777_p2 = (tmp_992_reg_9258 | p_not_i_i_3_fu_5771_p2);

assign brmerge_i_i_4_fu_5943_p2 = (tmp_1002_reg_9352 | p_not_i_i_4_fu_5937_p2);

assign brmerge_i_i_5_fu_6109_p2 = (tmp_1012_reg_9446 | p_not_i_i_5_fu_6103_p2);

assign brmerge_i_i_6_fu_6275_p2 = (tmp_1022_reg_9540 | p_not_i_i_6_fu_6269_p2);

assign brmerge_i_i_7_fu_6441_p2 = (tmp_1032_reg_9634 | p_not_i_i_7_fu_6435_p2);

assign brmerge_i_i_8_fu_6607_p2 = (tmp_1042_reg_9728 | p_not_i_i_8_fu_6601_p2);

assign brmerge_i_i_9_fu_6773_p2 = (tmp_1052_reg_9822 | p_not_i_i_9_fu_6767_p2);

assign brmerge_i_i_fu_5279_p2 = (tmp_962_reg_8976 | p_not_i_i_fu_5273_p2);

assign brmerge_i_i_i6_10_fu_7226_p2 = (underflow_13_10_fu_7221_p2 | overflow_13_10_fu_7198_p2);

assign brmerge_i_i_i6_1_fu_5566_p2 = (underflow_13_1_fu_5561_p2 | overflow_13_1_fu_5538_p2);

assign brmerge_i_i_i6_2_fu_5732_p2 = (underflow_13_2_fu_5727_p2 | overflow_13_2_fu_5704_p2);

assign brmerge_i_i_i6_3_fu_5898_p2 = (underflow_13_3_fu_5893_p2 | overflow_13_3_fu_5870_p2);

assign brmerge_i_i_i6_4_fu_6064_p2 = (underflow_13_4_fu_6059_p2 | overflow_13_4_fu_6036_p2);

assign brmerge_i_i_i6_5_fu_6230_p2 = (underflow_13_5_fu_6225_p2 | overflow_13_5_fu_6202_p2);

assign brmerge_i_i_i6_6_fu_6396_p2 = (underflow_13_6_fu_6391_p2 | overflow_13_6_fu_6368_p2);

assign brmerge_i_i_i6_7_fu_6562_p2 = (underflow_13_7_fu_6557_p2 | overflow_13_7_fu_6534_p2);

assign brmerge_i_i_i6_8_fu_6728_p2 = (underflow_13_8_fu_6723_p2 | overflow_13_8_fu_6700_p2);

assign brmerge_i_i_i6_9_fu_6894_p2 = (underflow_13_9_fu_6889_p2 | overflow_13_9_fu_6866_p2);

assign brmerge_i_i_i6_fu_5400_p2 = (underflow_13_fu_5395_p2 | overflow_13_fu_5372_p2);

assign brmerge_i_i_i6_s_fu_7060_p2 = (underflow_13_s_fu_7055_p2 | overflow_13_s_fu_7032_p2);

assign brmerge_i_i_i_10_fu_6977_p2 = (underflow_10_fu_6972_p2 | overflow_10_fu_6949_p2);

assign brmerge_i_i_i_11_fu_7143_p2 = (underflow_11_fu_7138_p2 | overflow_11_fu_7115_p2);

assign brmerge_i_i_i_1_fu_5483_p2 = (underflow_1_fu_5478_p2 | overflow_1_fu_5455_p2);

assign brmerge_i_i_i_2_fu_5649_p2 = (underflow_2_fu_5644_p2 | overflow_2_fu_5621_p2);

assign brmerge_i_i_i_3_fu_5815_p2 = (underflow_3_fu_5810_p2 | overflow_3_fu_5787_p2);

assign brmerge_i_i_i_4_fu_5981_p2 = (underflow_4_fu_5976_p2 | overflow_4_fu_5953_p2);

assign brmerge_i_i_i_5_fu_6147_p2 = (underflow_5_fu_6142_p2 | overflow_5_fu_6119_p2);

assign brmerge_i_i_i_6_fu_6313_p2 = (underflow_6_fu_6308_p2 | overflow_6_fu_6285_p2);

assign brmerge_i_i_i_7_fu_6479_p2 = (underflow_7_fu_6474_p2 | overflow_7_fu_6451_p2);

assign brmerge_i_i_i_8_fu_6645_p2 = (underflow_8_fu_6640_p2 | overflow_8_fu_6617_p2);

assign brmerge_i_i_i_9_fu_6811_p2 = (underflow_9_fu_6806_p2 | overflow_9_fu_6783_p2);

assign brmerge_i_i_i_fu_5317_p2 = (underflow_fu_5312_p2 | overflow_fu_5289_p2);

assign carry_20_10_fu_5083_p2 = (tmp_1071_fu_5055_p3 & tmp_275_10_fu_5077_p2);

assign carry_20_1_fu_2823_p2 = (tmp_971_fu_2795_p3 & tmp_275_1_fu_2817_p2);

assign carry_20_2_fu_3049_p2 = (tmp_981_fu_3021_p3 & tmp_275_2_fu_3043_p2);

assign carry_20_3_fu_3275_p2 = (tmp_991_fu_3247_p3 & tmp_275_3_fu_3269_p2);

assign carry_20_4_fu_3501_p2 = (tmp_1001_fu_3473_p3 & tmp_275_4_fu_3495_p2);

assign carry_20_5_fu_3727_p2 = (tmp_1011_fu_3699_p3 & tmp_275_5_fu_3721_p2);

assign carry_20_6_fu_3953_p2 = (tmp_1021_fu_3925_p3 & tmp_275_6_fu_3947_p2);

assign carry_20_7_fu_4179_p2 = (tmp_1031_fu_4151_p3 & tmp_275_7_fu_4173_p2);

assign carry_20_8_fu_4405_p2 = (tmp_1041_fu_4377_p3 & tmp_275_8_fu_4399_p2);

assign carry_20_9_fu_4631_p2 = (tmp_1051_fu_4603_p3 & tmp_275_9_fu_4625_p2);

assign carry_20_s_fu_4857_p2 = (tmp_1061_fu_4829_p3 & tmp_275_s_fu_4851_p2);

assign carry_22_10_fu_5196_p2 = (tmp_1076_fu_5168_p3 & tmp_290_10_fu_5190_p2);

assign carry_22_1_fu_2936_p2 = (tmp_976_fu_2908_p3 & tmp_290_1_fu_2930_p2);

assign carry_22_2_fu_3162_p2 = (tmp_986_fu_3134_p3 & tmp_290_2_fu_3156_p2);

assign carry_22_3_fu_3388_p2 = (tmp_996_fu_3360_p3 & tmp_290_3_fu_3382_p2);

assign carry_22_4_fu_3614_p2 = (tmp_1006_fu_3586_p3 & tmp_290_4_fu_3608_p2);

assign carry_22_5_fu_3840_p2 = (tmp_1016_fu_3812_p3 & tmp_290_5_fu_3834_p2);

assign carry_22_6_fu_4066_p2 = (tmp_1026_fu_4038_p3 & tmp_290_6_fu_4060_p2);

assign carry_22_7_fu_4292_p2 = (tmp_1036_fu_4264_p3 & tmp_290_7_fu_4286_p2);

assign carry_22_8_fu_4518_p2 = (tmp_1046_fu_4490_p3 & tmp_290_8_fu_4512_p2);

assign carry_22_9_fu_4744_p2 = (tmp_1056_fu_4716_p3 & tmp_290_9_fu_4738_p2);

assign carry_22_s_fu_4970_p2 = (tmp_1066_fu_4942_p3 & tmp_290_s_fu_4964_p2);

assign carry_5_fu_2710_p2 = (tmp_966_fu_2682_p3 & tmp_140_fu_2704_p2);

assign carry_s_fu_2597_p2 = (tmp_961_fu_2569_p3 & tmp_134_fu_2591_p2);

assign ci_5_fu_2043_p2 = (ci_reg_1556 + 5'd1);

assign ci_cast_fu_2009_p1 = ci_reg_1556;

assign co4_mid2_fu_8014_p3 = ((exitcond_flatten7_reg_10696[0:0] === 1'b1) ? co_18_fu_7984_p2 : co4_phi_fu_1594_p4);

assign co_17_fu_1777_p2 = (co_phi_fu_1489_p4 + 5'd1);

assign co_18_fu_7984_p2 = (co4_phi_fu_1594_p4 + 5'd1);

assign co_cast_mid2_fu_1797_p1 = co_cast_mid2_v_fu_1790_p3;

assign co_cast_mid2_v_fu_1790_p3 = ((exitcond_flatten5_reg_8188[0:0] === 1'b1) ? co_17_fu_1777_p2 : co_phi_fu_1489_p4);

assign conv1_output_p_V_0_address0 = tmp_1285_cast_fu_2141_p1;

assign conv1_output_p_V_10_address0 = tmp_1285_cast_fu_2141_p1;

assign conv1_output_p_V_11_address0 = tmp_1285_cast_fu_2141_p1;

assign conv1_output_p_V_1_address0 = tmp_1285_cast_fu_2141_p1;

assign conv1_output_p_V_2_address0 = tmp_1285_cast_fu_2141_p1;

assign conv1_output_p_V_3_address0 = tmp_1285_cast_fu_2141_p1;

assign conv1_output_p_V_4_address0 = tmp_1285_cast_fu_2141_p1;

assign conv1_output_p_V_5_address0 = tmp_1285_cast_fu_2141_p1;

assign conv1_output_p_V_6_address0 = tmp_1285_cast_fu_2141_p1;

assign conv1_output_p_V_7_address0 = tmp_1285_cast_fu_2141_p1;

assign conv1_output_p_V_8_address0 = tmp_1285_cast_fu_2141_p1;

assign conv1_output_p_V_9_address0 = tmp_1285_cast_fu_2141_p1;

assign deleted_ones_10_fu_6923_p3 = ((carry_20_s_reg_9922[0:0] === 1'b1) ? p_41_i_i6_s_fu_6918_p2 : Range1_all_ones_10_reg_9934);

assign deleted_ones_11_fu_7089_p3 = ((carry_20_10_reg_10016[0:0] === 1'b1) ? p_41_i_i6_10_fu_7084_p2 : Range1_all_ones_11_reg_10028);

assign deleted_ones_1_fu_5429_p3 = ((carry_20_1_reg_9076[0:0] === 1'b1) ? p_41_i_i6_1_fu_5424_p2 : Range1_all_ones_1_reg_9088);

assign deleted_ones_2_fu_5595_p3 = ((carry_20_2_reg_9170[0:0] === 1'b1) ? p_41_i_i6_2_fu_5590_p2 : Range1_all_ones_2_reg_9182);

assign deleted_ones_3_fu_5761_p3 = ((carry_20_3_reg_9264[0:0] === 1'b1) ? p_41_i_i6_3_fu_5756_p2 : Range1_all_ones_3_reg_9276);

assign deleted_ones_4_fu_5927_p3 = ((carry_20_4_reg_9358[0:0] === 1'b1) ? p_41_i_i6_4_fu_5922_p2 : Range1_all_ones_4_reg_9370);

assign deleted_ones_5_fu_6093_p3 = ((carry_20_5_reg_9452[0:0] === 1'b1) ? p_41_i_i6_5_fu_6088_p2 : Range1_all_ones_5_reg_9464);

assign deleted_ones_6_10_fu_7172_p3 = ((carry_22_10_reg_10063[0:0] === 1'b1) ? p_41_i_i_11_fu_7167_p2 : Range1_all_ones_6_10_reg_10075);

assign deleted_ones_6_1_fu_5512_p3 = ((carry_22_1_reg_9123[0:0] === 1'b1) ? p_41_i_i_1_fu_5507_p2 : Range1_all_ones_6_1_reg_9135);

assign deleted_ones_6_2_fu_5678_p3 = ((carry_22_2_reg_9217[0:0] === 1'b1) ? p_41_i_i_2_fu_5673_p2 : Range1_all_ones_6_2_reg_9229);

assign deleted_ones_6_3_fu_5844_p3 = ((carry_22_3_reg_9311[0:0] === 1'b1) ? p_41_i_i_3_fu_5839_p2 : Range1_all_ones_6_3_reg_9323);

assign deleted_ones_6_4_fu_6010_p3 = ((carry_22_4_reg_9405[0:0] === 1'b1) ? p_41_i_i_4_fu_6005_p2 : Range1_all_ones_6_4_reg_9417);

assign deleted_ones_6_5_fu_6176_p3 = ((carry_22_5_reg_9499[0:0] === 1'b1) ? p_41_i_i_5_fu_6171_p2 : Range1_all_ones_6_5_reg_9511);

assign deleted_ones_6_6_fu_6342_p3 = ((carry_22_6_reg_9593[0:0] === 1'b1) ? p_41_i_i_6_fu_6337_p2 : Range1_all_ones_6_6_reg_9605);

assign deleted_ones_6_7_fu_6508_p3 = ((carry_22_7_reg_9687[0:0] === 1'b1) ? p_41_i_i_7_fu_6503_p2 : Range1_all_ones_6_7_reg_9699);

assign deleted_ones_6_8_fu_6674_p3 = ((carry_22_8_reg_9781[0:0] === 1'b1) ? p_41_i_i_8_fu_6669_p2 : Range1_all_ones_6_8_reg_9793);

assign deleted_ones_6_9_fu_6840_p3 = ((carry_22_9_reg_9875[0:0] === 1'b1) ? p_41_i_i_9_fu_6835_p2 : Range1_all_ones_6_9_reg_9887);

assign deleted_ones_6_fu_5346_p3 = ((carry_5_reg_9029[0:0] === 1'b1) ? p_41_i_i_fu_5341_p2 : Range1_all_ones_6_reg_9041);

assign deleted_ones_6_s_fu_7006_p3 = ((carry_22_s_reg_9969[0:0] === 1'b1) ? p_41_i_i_10_fu_7001_p2 : Range1_all_ones_6_s_reg_9981);

assign deleted_ones_7_fu_6425_p3 = ((carry_20_7_reg_9640[0:0] === 1'b1) ? p_41_i_i6_7_fu_6420_p2 : Range1_all_ones_7_reg_9652);

assign deleted_ones_8_fu_6591_p3 = ((carry_20_8_reg_9734[0:0] === 1'b1) ? p_41_i_i6_8_fu_6586_p2 : Range1_all_ones_8_reg_9746);

assign deleted_ones_9_fu_6757_p3 = ((carry_20_9_reg_9828[0:0] === 1'b1) ? p_41_i_i6_9_fu_6752_p2 : Range1_all_ones_9_reg_9840);

assign deleted_ones_fu_5263_p3 = ((carry_s_reg_8982[0:0] === 1'b1) ? p_41_i_i6_fu_5258_p2 : Range1_all_ones_reg_8994);

assign deleted_ones_s_fu_6259_p3 = ((carry_20_6_reg_9546[0:0] === 1'b1) ? p_41_i_i6_6_fu_6254_p2 : Range1_all_ones_s_reg_9558);

assign deleted_zeros_10_fu_6907_p3 = ((carry_20_s_reg_9922[0:0] === 1'b1) ? Range1_all_ones_10_reg_9934 : Range1_all_zeros_10_reg_9941);

assign deleted_zeros_11_fu_7073_p3 = ((carry_20_10_reg_10016[0:0] === 1'b1) ? Range1_all_ones_11_reg_10028 : Range1_all_zeros_11_reg_10035);

assign deleted_zeros_1_fu_5413_p3 = ((carry_20_1_reg_9076[0:0] === 1'b1) ? Range1_all_ones_1_reg_9088 : Range1_all_zeros_1_reg_9095);

assign deleted_zeros_2_fu_5579_p3 = ((carry_20_2_reg_9170[0:0] === 1'b1) ? Range1_all_ones_2_reg_9182 : Range1_all_zeros_2_reg_9189);

assign deleted_zeros_3_fu_5745_p3 = ((carry_20_3_reg_9264[0:0] === 1'b1) ? Range1_all_ones_3_reg_9276 : Range1_all_zeros_3_reg_9283);

assign deleted_zeros_4_fu_5911_p3 = ((carry_20_4_reg_9358[0:0] === 1'b1) ? Range1_all_ones_4_reg_9370 : Range1_all_zeros_4_reg_9377);

assign deleted_zeros_5_fu_6077_p3 = ((carry_20_5_reg_9452[0:0] === 1'b1) ? Range1_all_ones_5_reg_9464 : Range1_all_zeros_5_reg_9471);

assign deleted_zeros_6_10_fu_7156_p3 = ((carry_22_10_reg_10063[0:0] === 1'b1) ? Range1_all_ones_6_10_reg_10075 : Range1_all_zeros_6_10_reg_10082);

assign deleted_zeros_6_1_fu_5496_p3 = ((carry_22_1_reg_9123[0:0] === 1'b1) ? Range1_all_ones_6_1_reg_9135 : Range1_all_zeros_6_1_reg_9142);

assign deleted_zeros_6_2_fu_5662_p3 = ((carry_22_2_reg_9217[0:0] === 1'b1) ? Range1_all_ones_6_2_reg_9229 : Range1_all_zeros_6_2_reg_9236);

assign deleted_zeros_6_3_fu_5828_p3 = ((carry_22_3_reg_9311[0:0] === 1'b1) ? Range1_all_ones_6_3_reg_9323 : Range1_all_zeros_6_3_reg_9330);

assign deleted_zeros_6_4_fu_5994_p3 = ((carry_22_4_reg_9405[0:0] === 1'b1) ? Range1_all_ones_6_4_reg_9417 : Range1_all_zeros_6_4_reg_9424);

assign deleted_zeros_6_5_fu_6160_p3 = ((carry_22_5_reg_9499[0:0] === 1'b1) ? Range1_all_ones_6_5_reg_9511 : Range1_all_zeros_6_5_reg_9518);

assign deleted_zeros_6_6_fu_6326_p3 = ((carry_22_6_reg_9593[0:0] === 1'b1) ? Range1_all_ones_6_6_reg_9605 : Range1_all_zeros_6_6_reg_9612);

assign deleted_zeros_6_7_fu_6492_p3 = ((carry_22_7_reg_9687[0:0] === 1'b1) ? Range1_all_ones_6_7_reg_9699 : Range1_all_zeros_6_7_reg_9706);

assign deleted_zeros_6_8_fu_6658_p3 = ((carry_22_8_reg_9781[0:0] === 1'b1) ? Range1_all_ones_6_8_reg_9793 : Range1_all_zeros_6_8_reg_9800);

assign deleted_zeros_6_9_fu_6824_p3 = ((carry_22_9_reg_9875[0:0] === 1'b1) ? Range1_all_ones_6_9_reg_9887 : Range1_all_zeros_6_9_reg_9894);

assign deleted_zeros_6_fu_5330_p3 = ((carry_5_reg_9029[0:0] === 1'b1) ? Range1_all_ones_6_reg_9041 : Range1_all_zeros_6_reg_9048);

assign deleted_zeros_6_s_fu_6990_p3 = ((carry_22_s_reg_9969[0:0] === 1'b1) ? Range1_all_ones_6_s_reg_9981 : Range1_all_zeros_6_s_reg_9988);

assign deleted_zeros_7_fu_6409_p3 = ((carry_20_7_reg_9640[0:0] === 1'b1) ? Range1_all_ones_7_reg_9652 : Range1_all_zeros_7_reg_9659);

assign deleted_zeros_8_fu_6575_p3 = ((carry_20_8_reg_9734[0:0] === 1'b1) ? Range1_all_ones_8_reg_9746 : Range1_all_zeros_8_reg_9753);

assign deleted_zeros_9_fu_6741_p3 = ((carry_20_9_reg_9828[0:0] === 1'b1) ? Range1_all_ones_9_reg_9840 : Range1_all_zeros_9_reg_9847);

assign deleted_zeros_fu_5247_p3 = ((carry_s_reg_8982[0:0] === 1'b1) ? Range1_all_ones_reg_8994 : Range1_all_zeros_reg_9001);

assign deleted_zeros_s_fu_6243_p3 = ((carry_20_6_reg_9546[0:0] === 1'b1) ? Range1_all_ones_s_reg_9558 : Range1_all_zeros_s_reg_9565);

assign exitcond10_fu_1950_p2 = ((h1_reg_1532 == 6'd33) ? 1'b1 : 1'b0);

assign exitcond11_fu_1997_p2 = ((w2_reg_1544 == 6'd33) ? 1'b1 : 1'b0);

assign exitcond12_fu_2037_p2 = ((ci_reg_1556 == 5'd24) ? 1'b1 : 1'b0);

assign exitcond13_fu_8002_p2 = ((w6_phi_fu_1629_p4 == 6'd33) ? 1'b1 : 1'b0);

assign exitcond26_mid_fu_1813_p2 = (exitcond_fu_1807_p2 & not_exitcond_flatten_fu_1802_p2);

assign exitcond_flatten5_fu_1757_p2 = ((indvar_flatten_reg_1497 == 12'd1024) ? 1'b1 : 1'b0);

assign exitcond_flatten6_fu_7952_p2 = ((indvar_flatten2_reg_1579 == 15'd24576) ? 1'b1 : 1'b0);

assign exitcond_flatten7_fu_7964_p2 = ((indvar_flatten3_reg_1602 == 12'd1024) ? 1'b1 : 1'b0);

assign exitcond_flatten_fu_1745_p2 = ((indvar_flatten1_reg_1474 == 15'd24576) ? 1'b1 : 1'b0);

assign exitcond_fu_1807_p2 = ((w_phi_fu_1524_p4 == 6'd33) ? 1'b1 : 1'b0);

assign exitcond_mid_fu_8008_p2 = (exitcond13_fu_8002_p2 & not_exitcond_flatten_8_fu_7997_p2);

assign h1_cast_cast_fu_1916_p1 = h1_reg_1532;

assign h5_cast_mid2_fu_8040_p3 = ((exitcond_mid_fu_8008_p2[0:0] === 1'b1) ? h_6_fu_8021_p2 : h5_mid_fu_7990_p3);

assign h5_mid_fu_7990_p3 = ((exitcond_flatten7_reg_10696[0:0] === 1'b1) ? 6'd1 : h5_phi_fu_1617_p4);

assign h_15_fu_1819_p2 = (h_mid_fu_1783_p3 + 6'd1);

assign h_6_fu_8021_p2 = (h5_mid_fu_7990_p3 + 6'd1);

assign h_7_fu_2003_p2 = (h1_reg_1532 + 6'd1);

assign h_cast_mid2_fu_1838_p3 = ((exitcond26_mid_fu_1813_p2[0:0] === 1'b1) ? h_15_fu_1819_p2 : h_mid_fu_1783_p3);

assign h_mid_fu_1783_p3 = ((exitcond_flatten5_reg_8188[0:0] === 1'b1) ? 6'd1 : h_phi_fu_1512_p4);

assign indvar_flatten21_op_fu_7970_p2 = (indvar_flatten3_reg_1602 + 12'd1);

assign indvar_flatten_next1_1_fu_7976_p3 = ((exitcond_flatten7_fu_7964_p2[0:0] === 1'b1) ? 12'd1 : indvar_flatten21_op_fu_7970_p2);

assign indvar_flatten_next1_2_fu_7958_p2 = (indvar_flatten2_reg_1579 + 15'd1);

assign indvar_flatten_next1_fu_1751_p2 = (indvar_flatten1_reg_1474 + 15'd1);

assign indvar_flatten_next_fu_1769_p3 = ((exitcond_flatten5_fu_1757_p2[0:0] === 1'b1) ? 12'd1 : indvar_flatten_op_fu_1763_p2);

assign indvar_flatten_op_fu_1763_p2 = (indvar_flatten_reg_1497 + 12'd1);

assign next_mul_fu_2049_p2 = (11'd43 + phi_mul_reg_1568);

assign not_exitcond_flatten_8_fu_7997_p2 = (exitcond_flatten7_reg_10696 ^ 1'd1);

assign not_exitcond_flatten_fu_1802_p2 = (exitcond_flatten5_reg_8188 ^ 1'd1);

assign overflow_10_fu_6949_p2 = (brmerge_i_i_10_fu_6939_p2 & tmp_280_s_fu_6944_p2);

assign overflow_11_fu_7115_p2 = (brmerge_i_i_11_fu_7105_p2 & tmp_280_10_fu_7110_p2);

assign overflow_13_10_fu_7198_p2 = (brmerge_i_i3_10_fu_7188_p2 & tmp_295_10_fu_7193_p2);

assign overflow_13_1_fu_5538_p2 = (brmerge_i_i3_1_fu_5528_p2 & tmp_295_1_fu_5533_p2);

assign overflow_13_2_fu_5704_p2 = (brmerge_i_i3_2_fu_5694_p2 & tmp_295_2_fu_5699_p2);

assign overflow_13_3_fu_5870_p2 = (brmerge_i_i3_3_fu_5860_p2 & tmp_295_3_fu_5865_p2);

assign overflow_13_4_fu_6036_p2 = (brmerge_i_i3_4_fu_6026_p2 & tmp_295_4_fu_6031_p2);

assign overflow_13_5_fu_6202_p2 = (brmerge_i_i3_5_fu_6192_p2 & tmp_295_5_fu_6197_p2);

assign overflow_13_6_fu_6368_p2 = (brmerge_i_i3_6_fu_6358_p2 & tmp_295_6_fu_6363_p2);

assign overflow_13_7_fu_6534_p2 = (brmerge_i_i3_7_fu_6524_p2 & tmp_295_7_fu_6529_p2);

assign overflow_13_8_fu_6700_p2 = (brmerge_i_i3_8_fu_6690_p2 & tmp_295_8_fu_6695_p2);

assign overflow_13_9_fu_6866_p2 = (brmerge_i_i3_9_fu_6856_p2 & tmp_295_9_fu_6861_p2);

assign overflow_13_fu_5372_p2 = (brmerge_i_i3_fu_5362_p2 & tmp_142_fu_5367_p2);

assign overflow_13_s_fu_7032_p2 = (brmerge_i_i3_s_fu_7022_p2 & tmp_295_s_fu_7027_p2);

assign overflow_1_fu_5455_p2 = (brmerge_i_i_1_fu_5445_p2 & tmp_280_1_fu_5450_p2);

assign overflow_2_fu_5621_p2 = (brmerge_i_i_2_fu_5611_p2 & tmp_280_2_fu_5616_p2);

assign overflow_3_fu_5787_p2 = (brmerge_i_i_3_fu_5777_p2 & tmp_280_3_fu_5782_p2);

assign overflow_4_fu_5953_p2 = (brmerge_i_i_4_fu_5943_p2 & tmp_280_4_fu_5948_p2);

assign overflow_5_fu_6119_p2 = (brmerge_i_i_5_fu_6109_p2 & tmp_280_5_fu_6114_p2);

assign overflow_6_fu_6285_p2 = (brmerge_i_i_6_fu_6275_p2 & tmp_280_6_fu_6280_p2);

assign overflow_7_fu_6451_p2 = (brmerge_i_i_7_fu_6441_p2 & tmp_280_7_fu_6446_p2);

assign overflow_8_fu_6617_p2 = (brmerge_i_i_8_fu_6607_p2 & tmp_280_8_fu_6612_p2);

assign overflow_9_fu_6783_p2 = (brmerge_i_i_9_fu_6773_p2 & tmp_280_9_fu_6778_p2);

assign overflow_fu_5289_p2 = (brmerge_i_i_fu_5279_p2 & tmp_136_fu_5284_p2);

assign p_38_i_i6_10_fu_7095_p2 = (carry_20_10_reg_10016 & Range1_all_ones_11_reg_10028);

assign p_38_i_i6_1_fu_5435_p2 = (carry_20_1_reg_9076 & Range1_all_ones_1_reg_9088);

assign p_38_i_i6_2_fu_5601_p2 = (carry_20_2_reg_9170 & Range1_all_ones_2_reg_9182);

assign p_38_i_i6_3_fu_5767_p2 = (carry_20_3_reg_9264 & Range1_all_ones_3_reg_9276);

assign p_38_i_i6_4_fu_5933_p2 = (carry_20_4_reg_9358 & Range1_all_ones_4_reg_9370);

assign p_38_i_i6_5_fu_6099_p2 = (carry_20_5_reg_9452 & Range1_all_ones_5_reg_9464);

assign p_38_i_i6_6_fu_6265_p2 = (carry_20_6_reg_9546 & Range1_all_ones_s_reg_9558);

assign p_38_i_i6_7_fu_6431_p2 = (carry_20_7_reg_9640 & Range1_all_ones_7_reg_9652);

assign p_38_i_i6_8_fu_6597_p2 = (carry_20_8_reg_9734 & Range1_all_ones_8_reg_9746);

assign p_38_i_i6_9_fu_6763_p2 = (carry_20_9_reg_9828 & Range1_all_ones_9_reg_9840);

assign p_38_i_i6_fu_5269_p2 = (carry_s_reg_8982 & Range1_all_ones_reg_8994);

assign p_38_i_i6_s_fu_6929_p2 = (carry_20_s_reg_9922 & Range1_all_ones_10_reg_9934);

assign p_38_i_i_10_fu_7012_p2 = (carry_22_s_reg_9969 & Range1_all_ones_6_s_reg_9981);

assign p_38_i_i_11_fu_7178_p2 = (carry_22_10_reg_10063 & Range1_all_ones_6_10_reg_10075);

assign p_38_i_i_1_fu_5518_p2 = (carry_22_1_reg_9123 & Range1_all_ones_6_1_reg_9135);

assign p_38_i_i_2_fu_5684_p2 = (carry_22_2_reg_9217 & Range1_all_ones_6_2_reg_9229);

assign p_38_i_i_3_fu_5850_p2 = (carry_22_3_reg_9311 & Range1_all_ones_6_3_reg_9323);

assign p_38_i_i_4_fu_6016_p2 = (carry_22_4_reg_9405 & Range1_all_ones_6_4_reg_9417);

assign p_38_i_i_5_fu_6182_p2 = (carry_22_5_reg_9499 & Range1_all_ones_6_5_reg_9511);

assign p_38_i_i_6_fu_6348_p2 = (carry_22_6_reg_9593 & Range1_all_ones_6_6_reg_9605);

assign p_38_i_i_7_fu_6514_p2 = (carry_22_7_reg_9687 & Range1_all_ones_6_7_reg_9699);

assign p_38_i_i_8_fu_6680_p2 = (carry_22_8_reg_9781 & Range1_all_ones_6_8_reg_9793);

assign p_38_i_i_9_fu_6846_p2 = (carry_22_9_reg_9875 & Range1_all_ones_6_9_reg_9887);

assign p_38_i_i_fu_5352_p2 = (carry_5_reg_9029 & Range1_all_ones_6_reg_9041);

assign p_41_i_i6_10_fu_7084_p2 = (Range2_all_ones_11_reg_10023 & tmp_278_10_fu_7078_p2);

assign p_41_i_i6_1_fu_5424_p2 = (Range2_all_ones_1_reg_9083 & tmp_278_1_fu_5418_p2);

assign p_41_i_i6_2_fu_5590_p2 = (Range2_all_ones_2_reg_9177 & tmp_278_2_fu_5584_p2);

assign p_41_i_i6_3_fu_5756_p2 = (Range2_all_ones_3_reg_9271 & tmp_278_3_fu_5750_p2);

assign p_41_i_i6_4_fu_5922_p2 = (Range2_all_ones_4_reg_9365 & tmp_278_4_fu_5916_p2);

assign p_41_i_i6_5_fu_6088_p2 = (Range2_all_ones_5_reg_9459 & tmp_278_5_fu_6082_p2);

assign p_41_i_i6_6_fu_6254_p2 = (Range2_all_ones_s_reg_9553 & tmp_278_6_fu_6248_p2);

assign p_41_i_i6_7_fu_6420_p2 = (Range2_all_ones_7_reg_9647 & tmp_278_7_fu_6414_p2);

assign p_41_i_i6_8_fu_6586_p2 = (Range2_all_ones_8_reg_9741 & tmp_278_8_fu_6580_p2);

assign p_41_i_i6_9_fu_6752_p2 = (Range2_all_ones_9_reg_9835 & tmp_278_9_fu_6746_p2);

assign p_41_i_i6_fu_5258_p2 = (Range2_all_ones_reg_8989 & tmp_135_fu_5252_p2);

assign p_41_i_i6_s_fu_6918_p2 = (Range2_all_ones_10_reg_9929 & tmp_278_s_fu_6912_p2);

assign p_41_i_i_10_fu_7001_p2 = (Range2_all_ones_6_s_reg_9976 & tmp_293_s_fu_6995_p2);

assign p_41_i_i_11_fu_7167_p2 = (Range2_all_ones_6_10_reg_10070 & tmp_293_10_fu_7161_p2);

assign p_41_i_i_1_fu_5507_p2 = (Range2_all_ones_6_1_reg_9130 & tmp_293_1_fu_5501_p2);

assign p_41_i_i_2_fu_5673_p2 = (Range2_all_ones_6_2_reg_9224 & tmp_293_2_fu_5667_p2);

assign p_41_i_i_3_fu_5839_p2 = (Range2_all_ones_6_3_reg_9318 & tmp_293_3_fu_5833_p2);

assign p_41_i_i_4_fu_6005_p2 = (Range2_all_ones_6_4_reg_9412 & tmp_293_4_fu_5999_p2);

assign p_41_i_i_5_fu_6171_p2 = (Range2_all_ones_6_5_reg_9506 & tmp_293_5_fu_6165_p2);

assign p_41_i_i_6_fu_6337_p2 = (Range2_all_ones_6_6_reg_9600 & tmp_293_6_fu_6331_p2);

assign p_41_i_i_7_fu_6503_p2 = (Range2_all_ones_6_7_reg_9694 & tmp_293_7_fu_6497_p2);

assign p_41_i_i_8_fu_6669_p2 = (Range2_all_ones_6_8_reg_9788 & tmp_293_8_fu_6663_p2);

assign p_41_i_i_9_fu_6835_p2 = (Range2_all_ones_6_9_reg_9882 & tmp_293_9_fu_6829_p2);

assign p_41_i_i_fu_5341_p2 = (Range2_all_ones_6_reg_9036 & tmp_141_fu_5335_p2);

assign p_Result_14_fu_2619_p4 = {{p_Val2_s_fu_2542_p2[16:14]}};

assign p_Result_159_10_fu_5089_p4 = {{p_Val2_87_10_fu_5028_p2[16:15]}};

assign p_Result_159_1_fu_2829_p4 = {{p_Val2_87_1_fu_2768_p2[16:15]}};

assign p_Result_159_2_fu_3055_p4 = {{p_Val2_87_2_fu_2994_p2[16:15]}};

assign p_Result_159_3_fu_3281_p4 = {{p_Val2_87_3_fu_3220_p2[16:15]}};

assign p_Result_159_4_fu_3507_p4 = {{p_Val2_87_4_fu_3446_p2[16:15]}};

assign p_Result_159_5_fu_3733_p4 = {{p_Val2_87_5_fu_3672_p2[16:15]}};

assign p_Result_159_6_fu_3959_p4 = {{p_Val2_87_6_fu_3898_p2[16:15]}};

assign p_Result_159_7_fu_4185_p4 = {{p_Val2_87_7_fu_4124_p2[16:15]}};

assign p_Result_159_8_fu_4411_p4 = {{p_Val2_87_8_fu_4350_p2[16:15]}};

assign p_Result_159_9_fu_4637_p4 = {{p_Val2_87_9_fu_4576_p2[16:15]}};

assign p_Result_159_s_fu_4863_p4 = {{p_Val2_87_s_fu_4802_p2[16:15]}};

assign p_Result_15_fu_2716_p4 = {{p_Val2_14_fu_2655_p2[16:15]}};

assign p_Result_160_10_fu_5105_p4 = {{p_Val2_87_10_fu_5028_p2[16:14]}};

assign p_Result_160_1_fu_2845_p4 = {{p_Val2_87_1_fu_2768_p2[16:14]}};

assign p_Result_160_2_fu_3071_p4 = {{p_Val2_87_2_fu_2994_p2[16:14]}};

assign p_Result_160_3_fu_3297_p4 = {{p_Val2_87_3_fu_3220_p2[16:14]}};

assign p_Result_160_4_fu_3523_p4 = {{p_Val2_87_4_fu_3446_p2[16:14]}};

assign p_Result_160_5_fu_3749_p4 = {{p_Val2_87_5_fu_3672_p2[16:14]}};

assign p_Result_160_6_fu_3975_p4 = {{p_Val2_87_6_fu_3898_p2[16:14]}};

assign p_Result_160_7_fu_4201_p4 = {{p_Val2_87_7_fu_4124_p2[16:14]}};

assign p_Result_160_8_fu_4427_p4 = {{p_Val2_87_8_fu_4350_p2[16:14]}};

assign p_Result_160_9_fu_4653_p4 = {{p_Val2_87_9_fu_4576_p2[16:14]}};

assign p_Result_160_s_fu_4879_p4 = {{p_Val2_87_s_fu_4802_p2[16:14]}};

assign p_Result_161_10_fu_5202_p4 = {{p_Val2_92_10_fu_5141_p2[16:15]}};

assign p_Result_161_1_fu_2942_p4 = {{p_Val2_92_1_fu_2881_p2[16:15]}};

assign p_Result_161_2_fu_3168_p4 = {{p_Val2_92_2_fu_3107_p2[16:15]}};

assign p_Result_161_3_fu_3394_p4 = {{p_Val2_92_3_fu_3333_p2[16:15]}};

assign p_Result_161_4_fu_3620_p4 = {{p_Val2_92_4_fu_3559_p2[16:15]}};

assign p_Result_161_5_fu_3846_p4 = {{p_Val2_92_5_fu_3785_p2[16:15]}};

assign p_Result_161_6_fu_4072_p4 = {{p_Val2_92_6_fu_4011_p2[16:15]}};

assign p_Result_161_7_fu_4298_p4 = {{p_Val2_92_7_fu_4237_p2[16:15]}};

assign p_Result_161_8_fu_4524_p4 = {{p_Val2_92_8_fu_4463_p2[16:15]}};

assign p_Result_161_9_fu_4750_p4 = {{p_Val2_92_9_fu_4689_p2[16:15]}};

assign p_Result_161_s_fu_4976_p4 = {{p_Val2_92_s_fu_4915_p2[16:15]}};

assign p_Result_162_10_fu_5218_p4 = {{p_Val2_92_10_fu_5141_p2[16:14]}};

assign p_Result_162_1_fu_2958_p4 = {{p_Val2_92_1_fu_2881_p2[16:14]}};

assign p_Result_162_2_fu_3184_p4 = {{p_Val2_92_2_fu_3107_p2[16:14]}};

assign p_Result_162_3_fu_3410_p4 = {{p_Val2_92_3_fu_3333_p2[16:14]}};

assign p_Result_162_4_fu_3636_p4 = {{p_Val2_92_4_fu_3559_p2[16:14]}};

assign p_Result_162_5_fu_3862_p4 = {{p_Val2_92_5_fu_3785_p2[16:14]}};

assign p_Result_162_6_fu_4088_p4 = {{p_Val2_92_6_fu_4011_p2[16:14]}};

assign p_Result_162_7_fu_4314_p4 = {{p_Val2_92_7_fu_4237_p2[16:14]}};

assign p_Result_162_8_fu_4540_p4 = {{p_Val2_92_8_fu_4463_p2[16:14]}};

assign p_Result_162_9_fu_4766_p4 = {{p_Val2_92_9_fu_4689_p2[16:14]}};

assign p_Result_162_s_fu_4992_p4 = {{p_Val2_92_s_fu_4915_p2[16:14]}};

assign p_Result_16_fu_2732_p4 = {{p_Val2_14_fu_2655_p2[16:14]}};

assign p_Result_s_fu_2603_p4 = {{p_Val2_s_fu_2542_p2[16:15]}};

assign p_Val2_12_fu_2556_p4 = {{p_Val2_s_fu_2542_p2[13:6]}};

assign p_Val2_13_fu_2577_p2 = (p_Val2_12_fu_2556_p4 + tmp_133_fu_2566_p1);

assign p_Val2_14_fu_2655_p2 = ($signed(tmp_211_cast_fu_2648_p1) + $signed(tmp_138_fu_2652_p1));

assign p_Val2_15_fu_2669_p4 = {{p_Val2_14_fu_2655_p2[13:6]}};

assign p_Val2_16_fu_2690_p2 = (p_Val2_15_fu_2669_p4 + tmp_139_fu_2679_p1);

assign p_Val2_6_fu_7277_p3 = ((underflow_13_reg_10127[0:0] === 1'b1) ? 8'd128 : p_Val2_16_reg_9017);

assign p_Val2_87_10_fu_5028_p2 = ($signed(tmp_267_10_cast_fu_5021_p1) + $signed(tmp_268_10_fu_5025_p1));

assign p_Val2_87_1_fu_2768_p2 = ($signed(tmp_267_1_cast_fu_2761_p1) + $signed(tmp_268_1_fu_2765_p1));

assign p_Val2_87_2_fu_2994_p2 = ($signed(tmp_267_2_cast_fu_2987_p1) + $signed(tmp_268_2_fu_2991_p1));

assign p_Val2_87_3_fu_3220_p2 = ($signed(tmp_267_3_cast_fu_3213_p1) + $signed(tmp_268_3_fu_3217_p1));

assign p_Val2_87_4_fu_3446_p2 = ($signed(tmp_267_4_cast_fu_3439_p1) + $signed(tmp_268_4_fu_3443_p1));

assign p_Val2_87_5_fu_3672_p2 = ($signed(tmp_267_5_cast_fu_3665_p1) + $signed(tmp_268_5_fu_3669_p1));

assign p_Val2_87_6_fu_3898_p2 = ($signed(tmp_267_6_cast_fu_3891_p1) + $signed(tmp_268_6_fu_3895_p1));

assign p_Val2_87_7_fu_4124_p2 = ($signed(tmp_267_7_cast_fu_4117_p1) + $signed(tmp_268_7_fu_4121_p1));

assign p_Val2_87_8_fu_4350_p2 = ($signed(tmp_267_8_cast_fu_4343_p1) + $signed(tmp_268_8_fu_4347_p1));

assign p_Val2_87_9_fu_4576_p2 = ($signed(tmp_267_9_cast_fu_4569_p1) + $signed(tmp_268_9_fu_4573_p1));

assign p_Val2_87_s_fu_4802_p2 = ($signed(tmp_267_cast_fu_4795_p1) + $signed(tmp_268_s_fu_4799_p1));

assign p_Val2_88_10_fu_5042_p4 = {{p_Val2_87_10_fu_5028_p2[13:6]}};

assign p_Val2_88_1_fu_2782_p4 = {{p_Val2_87_1_fu_2768_p2[13:6]}};

assign p_Val2_88_2_fu_3008_p4 = {{p_Val2_87_2_fu_2994_p2[13:6]}};

assign p_Val2_88_3_fu_3234_p4 = {{p_Val2_87_3_fu_3220_p2[13:6]}};

assign p_Val2_88_4_fu_3460_p4 = {{p_Val2_87_4_fu_3446_p2[13:6]}};

assign p_Val2_88_5_fu_3686_p4 = {{p_Val2_87_5_fu_3672_p2[13:6]}};

assign p_Val2_88_6_fu_3912_p4 = {{p_Val2_87_6_fu_3898_p2[13:6]}};

assign p_Val2_88_7_fu_4138_p4 = {{p_Val2_87_7_fu_4124_p2[13:6]}};

assign p_Val2_88_8_fu_4364_p4 = {{p_Val2_87_8_fu_4350_p2[13:6]}};

assign p_Val2_88_9_fu_4590_p4 = {{p_Val2_87_9_fu_4576_p2[13:6]}};

assign p_Val2_88_s_fu_4816_p4 = {{p_Val2_87_s_fu_4802_p2[13:6]}};

assign p_Val2_89_10_248_fu_7907_p3 = ((underflow_11_reg_10652[0:0] === 1'b1) ? 8'd128 : p_Val2_89_10_reg_10004);

assign p_Val2_89_10_fu_5063_p2 = (p_Val2_88_10_fu_5042_p4 + tmp_271_10_fu_5052_p1);

assign p_Val2_89_1_228_fu_7307_p3 = ((underflow_1_reg_10152[0:0] === 1'b1) ? 8'd128 : p_Val2_89_1_reg_9064);

assign p_Val2_89_1_fu_2803_p2 = (p_Val2_88_1_fu_2782_p4 + tmp_271_1_fu_2792_p1);

assign p_Val2_89_2_230_fu_7367_p3 = ((underflow_2_reg_10202[0:0] === 1'b1) ? 8'd128 : p_Val2_89_2_reg_9158);

assign p_Val2_89_2_fu_3029_p2 = (p_Val2_88_2_fu_3008_p4 + tmp_271_2_fu_3018_p1);

assign p_Val2_89_3_232_fu_7427_p3 = ((underflow_3_reg_10252[0:0] === 1'b1) ? 8'd128 : p_Val2_89_3_reg_9252);

assign p_Val2_89_3_fu_3255_p2 = (p_Val2_88_3_fu_3234_p4 + tmp_271_3_fu_3244_p1);

assign p_Val2_89_4_234_fu_7487_p3 = ((underflow_4_reg_10302[0:0] === 1'b1) ? 8'd128 : p_Val2_89_4_reg_9346);

assign p_Val2_89_4_fu_3481_p2 = (p_Val2_88_4_fu_3460_p4 + tmp_271_4_fu_3470_p1);

assign p_Val2_89_5_236_fu_7547_p3 = ((underflow_5_reg_10352[0:0] === 1'b1) ? 8'd128 : p_Val2_89_5_reg_9440);

assign p_Val2_89_5_fu_3707_p2 = (p_Val2_88_5_fu_3686_p4 + tmp_271_5_fu_3696_p1);

assign p_Val2_89_6_238_fu_7607_p3 = ((underflow_6_reg_10402[0:0] === 1'b1) ? 8'd128 : p_Val2_89_6_reg_9534);

assign p_Val2_89_6_fu_3933_p2 = (p_Val2_88_6_fu_3912_p4 + tmp_271_6_fu_3922_p1);

assign p_Val2_89_7_240_fu_7667_p3 = ((underflow_7_reg_10452[0:0] === 1'b1) ? 8'd128 : p_Val2_89_7_reg_9628);

assign p_Val2_89_7_fu_4159_p2 = (p_Val2_88_7_fu_4138_p4 + tmp_271_7_fu_4148_p1);

assign p_Val2_89_8_242_fu_7727_p3 = ((underflow_8_reg_10502[0:0] === 1'b1) ? 8'd128 : p_Val2_89_8_reg_9722);

assign p_Val2_89_8_fu_4385_p2 = (p_Val2_88_8_fu_4364_p4 + tmp_271_8_fu_4374_p1);

assign p_Val2_89_9_244_fu_7787_p3 = ((underflow_9_reg_10552[0:0] === 1'b1) ? 8'd128 : p_Val2_89_9_reg_9816);

assign p_Val2_89_9_fu_4611_p2 = (p_Val2_88_9_fu_4590_p4 + tmp_271_9_fu_4600_p1);

assign p_Val2_89_mux_10_fu_7901_p3 = ((brmerge_i_i_i_11_reg_10657[0:0] === 1'b1) ? 8'd127 : p_Val2_89_10_reg_10004);

assign p_Val2_89_mux_1_fu_7301_p3 = ((brmerge_i_i_i_1_reg_10157[0:0] === 1'b1) ? 8'd127 : p_Val2_89_1_reg_9064);

assign p_Val2_89_mux_2_fu_7361_p3 = ((brmerge_i_i_i_2_reg_10207[0:0] === 1'b1) ? 8'd127 : p_Val2_89_2_reg_9158);

assign p_Val2_89_mux_3_fu_7421_p3 = ((brmerge_i_i_i_3_reg_10257[0:0] === 1'b1) ? 8'd127 : p_Val2_89_3_reg_9252);

assign p_Val2_89_mux_4_fu_7481_p3 = ((brmerge_i_i_i_4_reg_10307[0:0] === 1'b1) ? 8'd127 : p_Val2_89_4_reg_9346);

assign p_Val2_89_mux_5_fu_7541_p3 = ((brmerge_i_i_i_5_reg_10357[0:0] === 1'b1) ? 8'd127 : p_Val2_89_5_reg_9440);

assign p_Val2_89_mux_6_fu_7601_p3 = ((brmerge_i_i_i_6_reg_10407[0:0] === 1'b1) ? 8'd127 : p_Val2_89_6_reg_9534);

assign p_Val2_89_mux_7_fu_7661_p3 = ((brmerge_i_i_i_7_reg_10457[0:0] === 1'b1) ? 8'd127 : p_Val2_89_7_reg_9628);

assign p_Val2_89_mux_8_fu_7721_p3 = ((brmerge_i_i_i_8_reg_10507[0:0] === 1'b1) ? 8'd127 : p_Val2_89_8_reg_9722);

assign p_Val2_89_mux_9_fu_7781_p3 = ((brmerge_i_i_i_9_reg_10557[0:0] === 1'b1) ? 8'd127 : p_Val2_89_9_reg_9816);

assign p_Val2_89_mux_fu_7241_p3 = ((brmerge_i_i_i_reg_10107[0:0] === 1'b1) ? 8'd127 : p_Val2_13_reg_8970);

assign p_Val2_89_mux_s_fu_7841_p3 = ((brmerge_i_i_i_10_reg_10607[0:0] === 1'b1) ? 8'd127 : p_Val2_89_s_reg_9910);

assign p_Val2_89_s_246_fu_7847_p3 = ((underflow_10_reg_10602[0:0] === 1'b1) ? 8'd128 : p_Val2_89_s_reg_9910);

assign p_Val2_89_s_fu_4837_p2 = (p_Val2_88_s_fu_4816_p4 + tmp_271_s_fu_4826_p1);

assign p_Val2_92_10_fu_5141_p2 = ($signed(tmp_282_10_cast_fu_5134_p1) + $signed(tmp_283_10_fu_5138_p1));

assign p_Val2_92_1_fu_2881_p2 = ($signed(tmp_282_1_cast_fu_2874_p1) + $signed(tmp_283_1_fu_2878_p1));

assign p_Val2_92_2_fu_3107_p2 = ($signed(tmp_282_2_cast_fu_3100_p1) + $signed(tmp_283_2_fu_3104_p1));

assign p_Val2_92_3_fu_3333_p2 = ($signed(tmp_282_3_cast_fu_3326_p1) + $signed(tmp_283_3_fu_3330_p1));

assign p_Val2_92_4_fu_3559_p2 = ($signed(tmp_282_4_cast_fu_3552_p1) + $signed(tmp_283_4_fu_3556_p1));

assign p_Val2_92_5_fu_3785_p2 = ($signed(tmp_282_5_cast_fu_3778_p1) + $signed(tmp_283_5_fu_3782_p1));

assign p_Val2_92_6_fu_4011_p2 = ($signed(tmp_282_6_cast_fu_4004_p1) + $signed(tmp_283_6_fu_4008_p1));

assign p_Val2_92_7_fu_4237_p2 = ($signed(tmp_282_7_cast_fu_4230_p1) + $signed(tmp_283_7_fu_4234_p1));

assign p_Val2_92_8_fu_4463_p2 = ($signed(tmp_282_8_cast_fu_4456_p1) + $signed(tmp_283_8_fu_4460_p1));

assign p_Val2_92_9_fu_4689_p2 = ($signed(tmp_282_9_cast_fu_4682_p1) + $signed(tmp_283_9_fu_4686_p1));

assign p_Val2_92_s_fu_4915_p2 = ($signed(tmp_282_cast_fu_4908_p1) + $signed(tmp_283_s_fu_4912_p1));

assign p_Val2_93_10_fu_5155_p4 = {{p_Val2_92_10_fu_5141_p2[13:6]}};

assign p_Val2_93_1_fu_2895_p4 = {{p_Val2_92_1_fu_2881_p2[13:6]}};

assign p_Val2_93_2_fu_3121_p4 = {{p_Val2_92_2_fu_3107_p2[13:6]}};

assign p_Val2_93_3_fu_3347_p4 = {{p_Val2_92_3_fu_3333_p2[13:6]}};

assign p_Val2_93_4_fu_3573_p4 = {{p_Val2_92_4_fu_3559_p2[13:6]}};

assign p_Val2_93_5_fu_3799_p4 = {{p_Val2_92_5_fu_3785_p2[13:6]}};

assign p_Val2_93_6_fu_4025_p4 = {{p_Val2_92_6_fu_4011_p2[13:6]}};

assign p_Val2_93_7_fu_4251_p4 = {{p_Val2_92_7_fu_4237_p2[13:6]}};

assign p_Val2_93_8_fu_4477_p4 = {{p_Val2_92_8_fu_4463_p2[13:6]}};

assign p_Val2_93_9_fu_4703_p4 = {{p_Val2_92_9_fu_4689_p2[13:6]}};

assign p_Val2_93_s_fu_4929_p4 = {{p_Val2_92_s_fu_4915_p2[13:6]}};

assign p_Val2_94_10_249_fu_7937_p3 = ((underflow_13_10_reg_10677[0:0] === 1'b1) ? 8'd128 : p_Val2_94_10_reg_10051);

assign p_Val2_94_10_fu_5176_p2 = (p_Val2_93_10_fu_5155_p4 + tmp_286_10_fu_5165_p1);

assign p_Val2_94_1_229_fu_7337_p3 = ((underflow_13_1_reg_10177[0:0] === 1'b1) ? 8'd128 : p_Val2_94_1_reg_9111);

assign p_Val2_94_1_fu_2916_p2 = (p_Val2_93_1_fu_2895_p4 + tmp_286_1_fu_2905_p1);

assign p_Val2_94_2_231_fu_7397_p3 = ((underflow_13_2_reg_10227[0:0] === 1'b1) ? 8'd128 : p_Val2_94_2_reg_9205);

assign p_Val2_94_2_fu_3142_p2 = (p_Val2_93_2_fu_3121_p4 + tmp_286_2_fu_3131_p1);

assign p_Val2_94_3_233_fu_7457_p3 = ((underflow_13_3_reg_10277[0:0] === 1'b1) ? 8'd128 : p_Val2_94_3_reg_9299);

assign p_Val2_94_3_fu_3368_p2 = (p_Val2_93_3_fu_3347_p4 + tmp_286_3_fu_3357_p1);

assign p_Val2_94_4_235_fu_7517_p3 = ((underflow_13_4_reg_10327[0:0] === 1'b1) ? 8'd128 : p_Val2_94_4_reg_9393);

assign p_Val2_94_4_fu_3594_p2 = (p_Val2_93_4_fu_3573_p4 + tmp_286_4_fu_3583_p1);

assign p_Val2_94_5_237_fu_7577_p3 = ((underflow_13_5_reg_10377[0:0] === 1'b1) ? 8'd128 : p_Val2_94_5_reg_9487);

assign p_Val2_94_5_fu_3820_p2 = (p_Val2_93_5_fu_3799_p4 + tmp_286_5_fu_3809_p1);

assign p_Val2_94_6_239_fu_7637_p3 = ((underflow_13_6_reg_10427[0:0] === 1'b1) ? 8'd128 : p_Val2_94_6_reg_9581);

assign p_Val2_94_6_fu_4046_p2 = (p_Val2_93_6_fu_4025_p4 + tmp_286_6_fu_4035_p1);

assign p_Val2_94_7_241_fu_7697_p3 = ((underflow_13_7_reg_10477[0:0] === 1'b1) ? 8'd128 : p_Val2_94_7_reg_9675);

assign p_Val2_94_7_fu_4272_p2 = (p_Val2_93_7_fu_4251_p4 + tmp_286_7_fu_4261_p1);

assign p_Val2_94_8_243_fu_7757_p3 = ((underflow_13_8_reg_10527[0:0] === 1'b1) ? 8'd128 : p_Val2_94_8_reg_9769);

assign p_Val2_94_8_fu_4498_p2 = (p_Val2_93_8_fu_4477_p4 + tmp_286_8_fu_4487_p1);

assign p_Val2_94_9_245_fu_7817_p3 = ((underflow_13_9_reg_10577[0:0] === 1'b1) ? 8'd128 : p_Val2_94_9_reg_9863);

assign p_Val2_94_9_fu_4724_p2 = (p_Val2_93_9_fu_4703_p4 + tmp_286_9_fu_4713_p1);

assign p_Val2_94_mux_10_fu_7931_p3 = ((brmerge_i_i_i6_10_reg_10682[0:0] === 1'b1) ? 8'd127 : p_Val2_94_10_reg_10051);

assign p_Val2_94_mux_1_fu_7331_p3 = ((brmerge_i_i_i6_1_reg_10182[0:0] === 1'b1) ? 8'd127 : p_Val2_94_1_reg_9111);

assign p_Val2_94_mux_2_fu_7391_p3 = ((brmerge_i_i_i6_2_reg_10232[0:0] === 1'b1) ? 8'd127 : p_Val2_94_2_reg_9205);

assign p_Val2_94_mux_3_fu_7451_p3 = ((brmerge_i_i_i6_3_reg_10282[0:0] === 1'b1) ? 8'd127 : p_Val2_94_3_reg_9299);

assign p_Val2_94_mux_4_fu_7511_p3 = ((brmerge_i_i_i6_4_reg_10332[0:0] === 1'b1) ? 8'd127 : p_Val2_94_4_reg_9393);

assign p_Val2_94_mux_5_fu_7571_p3 = ((brmerge_i_i_i6_5_reg_10382[0:0] === 1'b1) ? 8'd127 : p_Val2_94_5_reg_9487);

assign p_Val2_94_mux_6_fu_7631_p3 = ((brmerge_i_i_i6_6_reg_10432[0:0] === 1'b1) ? 8'd127 : p_Val2_94_6_reg_9581);

assign p_Val2_94_mux_7_fu_7691_p3 = ((brmerge_i_i_i6_7_reg_10482[0:0] === 1'b1) ? 8'd127 : p_Val2_94_7_reg_9675);

assign p_Val2_94_mux_8_fu_7751_p3 = ((brmerge_i_i_i6_8_reg_10532[0:0] === 1'b1) ? 8'd127 : p_Val2_94_8_reg_9769);

assign p_Val2_94_mux_9_fu_7811_p3 = ((brmerge_i_i_i6_9_reg_10582[0:0] === 1'b1) ? 8'd127 : p_Val2_94_9_reg_9863);

assign p_Val2_94_mux_fu_7271_p3 = ((brmerge_i_i_i6_reg_10132[0:0] === 1'b1) ? 8'd127 : p_Val2_16_reg_9017);

assign p_Val2_94_mux_s_fu_7871_p3 = ((brmerge_i_i_i6_s_reg_10632[0:0] === 1'b1) ? 8'd127 : p_Val2_94_s_reg_9957);

assign p_Val2_94_s_247_fu_7877_p3 = ((underflow_13_s_reg_10627[0:0] === 1'b1) ? 8'd128 : p_Val2_94_s_reg_9957);

assign p_Val2_94_s_fu_4950_p2 = (p_Val2_93_s_fu_4929_p4 + tmp_286_s_fu_4939_p1);

assign p_Val2_s_227_fu_7247_p3 = ((underflow_reg_10102[0:0] === 1'b1) ? 8'd128 : p_Val2_13_reg_8970);

assign p_Val2_s_fu_2542_p2 = ($signed(tmp_202_cast_fu_2535_p1) + $signed(tmp_132_fu_2539_p1));

assign p_not_i_i6_10_fu_7182_p2 = (deleted_zeros_6_10_fu_7156_p3 ^ 1'd1);

assign p_not_i_i6_1_fu_5522_p2 = (deleted_zeros_6_1_fu_5496_p3 ^ 1'd1);

assign p_not_i_i6_2_fu_5688_p2 = (deleted_zeros_6_2_fu_5662_p3 ^ 1'd1);

assign p_not_i_i6_3_fu_5854_p2 = (deleted_zeros_6_3_fu_5828_p3 ^ 1'd1);

assign p_not_i_i6_4_fu_6020_p2 = (deleted_zeros_6_4_fu_5994_p3 ^ 1'd1);

assign p_not_i_i6_5_fu_6186_p2 = (deleted_zeros_6_5_fu_6160_p3 ^ 1'd1);

assign p_not_i_i6_6_fu_6352_p2 = (deleted_zeros_6_6_fu_6326_p3 ^ 1'd1);

assign p_not_i_i6_7_fu_6518_p2 = (deleted_zeros_6_7_fu_6492_p3 ^ 1'd1);

assign p_not_i_i6_8_fu_6684_p2 = (deleted_zeros_6_8_fu_6658_p3 ^ 1'd1);

assign p_not_i_i6_9_fu_6850_p2 = (deleted_zeros_6_9_fu_6824_p3 ^ 1'd1);

assign p_not_i_i6_fu_5356_p2 = (deleted_zeros_6_fu_5330_p3 ^ 1'd1);

assign p_not_i_i6_s_fu_7016_p2 = (deleted_zeros_6_s_fu_6990_p3 ^ 1'd1);

assign p_not_i_i_10_fu_6933_p2 = (deleted_zeros_10_fu_6907_p3 ^ 1'd1);

assign p_not_i_i_11_fu_7099_p2 = (deleted_zeros_11_fu_7073_p3 ^ 1'd1);

assign p_not_i_i_1_fu_5439_p2 = (deleted_zeros_1_fu_5413_p3 ^ 1'd1);

assign p_not_i_i_2_fu_5605_p2 = (deleted_zeros_2_fu_5579_p3 ^ 1'd1);

assign p_not_i_i_3_fu_5771_p2 = (deleted_zeros_3_fu_5745_p3 ^ 1'd1);

assign p_not_i_i_4_fu_5937_p2 = (deleted_zeros_4_fu_5911_p3 ^ 1'd1);

assign p_not_i_i_5_fu_6103_p2 = (deleted_zeros_5_fu_6077_p3 ^ 1'd1);

assign p_not_i_i_6_fu_6269_p2 = (deleted_zeros_s_fu_6243_p3 ^ 1'd1);

assign p_not_i_i_7_fu_6435_p2 = (deleted_zeros_7_fu_6409_p3 ^ 1'd1);

assign p_not_i_i_8_fu_6601_p2 = (deleted_zeros_8_fu_6575_p3 ^ 1'd1);

assign p_not_i_i_9_fu_6767_p2 = (deleted_zeros_9_fu_6741_p3 ^ 1'd1);

assign p_not_i_i_fu_5273_p2 = (deleted_zeros_fu_5247_p3 ^ 1'd1);

assign p_shl1_cast_fu_1864_p1 = tmp_950_fu_1857_p3;

assign p_shl2_cast_fu_1928_p1 = tmp_367_fu_1920_p3;

assign p_shl3_cast_fu_1940_p1 = tmp_368_fu_1932_p3;

assign p_shl4_cast_fu_2104_p3 = {{tmp_957_fu_2100_p1}, {5'd0}};

assign p_shl5_cast_fu_2120_p1 = tmp_958_fu_2112_p3;

assign p_shl6_cast_fu_2073_p1 = tmp_955_fu_2065_p3;

assign p_shl7_cast_fu_2085_p1 = tmp_956_fu_2077_p3;

assign p_shl8_cast_fu_8055_p1 = tmp_951_fu_8048_p3;

assign p_shl9_cast_fu_8066_p1 = tmp_952_fu_8059_p3;

assign p_shl_cast_fu_1853_p1 = tmp_fu_1846_p3;

assign this_assign_1_10_fu_7853_p3 = ((underflow_not_10_fu_7836_p2[0:0] === 1'b1) ? p_Val2_89_mux_s_fu_7841_p3 : p_Val2_89_s_246_fu_7847_p3);

assign this_assign_1_11_fu_7913_p3 = ((underflow_not_11_fu_7896_p2[0:0] === 1'b1) ? p_Val2_89_mux_10_fu_7901_p3 : p_Val2_89_10_248_fu_7907_p3);

assign this_assign_1_1_fu_7313_p3 = ((underflow_not_1_fu_7296_p2[0:0] === 1'b1) ? p_Val2_89_mux_1_fu_7301_p3 : p_Val2_89_1_228_fu_7307_p3);

assign this_assign_1_2_fu_7373_p3 = ((underflow_not_2_fu_7356_p2[0:0] === 1'b1) ? p_Val2_89_mux_2_fu_7361_p3 : p_Val2_89_2_230_fu_7367_p3);

assign this_assign_1_3_fu_7433_p3 = ((underflow_not_3_fu_7416_p2[0:0] === 1'b1) ? p_Val2_89_mux_3_fu_7421_p3 : p_Val2_89_3_232_fu_7427_p3);

assign this_assign_1_4_fu_7493_p3 = ((underflow_not_4_fu_7476_p2[0:0] === 1'b1) ? p_Val2_89_mux_4_fu_7481_p3 : p_Val2_89_4_234_fu_7487_p3);

assign this_assign_1_5_fu_7553_p3 = ((underflow_not_5_fu_7536_p2[0:0] === 1'b1) ? p_Val2_89_mux_5_fu_7541_p3 : p_Val2_89_5_236_fu_7547_p3);

assign this_assign_1_6_fu_7613_p3 = ((underflow_not_6_fu_7596_p2[0:0] === 1'b1) ? p_Val2_89_mux_6_fu_7601_p3 : p_Val2_89_6_238_fu_7607_p3);

assign this_assign_1_7_fu_7673_p3 = ((underflow_not_7_fu_7656_p2[0:0] === 1'b1) ? p_Val2_89_mux_7_fu_7661_p3 : p_Val2_89_7_240_fu_7667_p3);

assign this_assign_1_8_fu_7733_p3 = ((underflow_not_8_fu_7716_p2[0:0] === 1'b1) ? p_Val2_89_mux_8_fu_7721_p3 : p_Val2_89_8_242_fu_7727_p3);

assign this_assign_1_9_fu_7793_p3 = ((underflow_not_9_fu_7776_p2[0:0] === 1'b1) ? p_Val2_89_mux_9_fu_7781_p3 : p_Val2_89_9_244_fu_7787_p3);

assign this_assign_1_fu_7253_p3 = ((underflow_not_fu_7236_p2[0:0] === 1'b1) ? p_Val2_89_mux_fu_7241_p3 : p_Val2_s_227_fu_7247_p3);

assign this_assign_39_1_10_fu_7943_p3 = ((underflow_13_not_10_fu_7926_p2[0:0] === 1'b1) ? p_Val2_94_mux_10_fu_7931_p3 : p_Val2_94_10_249_fu_7937_p3);

assign this_assign_39_1_1_fu_7343_p3 = ((underflow_13_not_1_fu_7326_p2[0:0] === 1'b1) ? p_Val2_94_mux_1_fu_7331_p3 : p_Val2_94_1_229_fu_7337_p3);

assign this_assign_39_1_2_fu_7403_p3 = ((underflow_13_not_2_fu_7386_p2[0:0] === 1'b1) ? p_Val2_94_mux_2_fu_7391_p3 : p_Val2_94_2_231_fu_7397_p3);

assign this_assign_39_1_3_fu_7463_p3 = ((underflow_13_not_3_fu_7446_p2[0:0] === 1'b1) ? p_Val2_94_mux_3_fu_7451_p3 : p_Val2_94_3_233_fu_7457_p3);

assign this_assign_39_1_4_fu_7523_p3 = ((underflow_13_not_4_fu_7506_p2[0:0] === 1'b1) ? p_Val2_94_mux_4_fu_7511_p3 : p_Val2_94_4_235_fu_7517_p3);

assign this_assign_39_1_5_fu_7583_p3 = ((underflow_13_not_5_fu_7566_p2[0:0] === 1'b1) ? p_Val2_94_mux_5_fu_7571_p3 : p_Val2_94_5_237_fu_7577_p3);

assign this_assign_39_1_6_fu_7643_p3 = ((underflow_13_not_6_fu_7626_p2[0:0] === 1'b1) ? p_Val2_94_mux_6_fu_7631_p3 : p_Val2_94_6_239_fu_7637_p3);

assign this_assign_39_1_7_fu_7703_p3 = ((underflow_13_not_7_fu_7686_p2[0:0] === 1'b1) ? p_Val2_94_mux_7_fu_7691_p3 : p_Val2_94_7_241_fu_7697_p3);

assign this_assign_39_1_8_fu_7763_p3 = ((underflow_13_not_8_fu_7746_p2[0:0] === 1'b1) ? p_Val2_94_mux_8_fu_7751_p3 : p_Val2_94_8_243_fu_7757_p3);

assign this_assign_39_1_9_fu_7823_p3 = ((underflow_13_not_9_fu_7806_p2[0:0] === 1'b1) ? p_Val2_94_mux_9_fu_7811_p3 : p_Val2_94_9_245_fu_7817_p3);

assign this_assign_39_1_fu_7283_p3 = ((underflow_13_not_fu_7266_p2[0:0] === 1'b1) ? p_Val2_94_mux_fu_7271_p3 : p_Val2_6_fu_7277_p3);

assign this_assign_39_1_s_fu_7883_p3 = ((underflow_13_not_s_fu_7866_p2[0:0] === 1'b1) ? p_Val2_94_mux_s_fu_7871_p3 : p_Val2_94_s_247_fu_7877_p3);

assign tmp10_fu_7352_p2 = (brmerge40_demorgan_i_117_reg_10197 | tmp_280_2_reg_10192);

assign tmp11_demorgan_fu_5715_p2 = (p_38_i_i_2_fu_5684_p2 | brmerge40_demorgan_i_118_fu_5710_p2);

assign tmp11_fu_5721_p2 = (tmp11_demorgan_fu_5715_p2 ^ 1'd1);

assign tmp12_fu_7382_p2 = (brmerge40_demorgan_i_118_reg_10222 | tmp_295_2_reg_10217);

assign tmp13_demorgan_fu_5798_p2 = (p_38_i_i6_3_fu_5767_p2 | brmerge40_demorgan_i_119_fu_5793_p2);

assign tmp13_fu_5804_p2 = (tmp13_demorgan_fu_5798_p2 ^ 1'd1);

assign tmp14_fu_7412_p2 = (brmerge40_demorgan_i_119_reg_10247 | tmp_280_3_reg_10242);

assign tmp15_demorgan_fu_5881_p2 = (p_38_i_i_3_fu_5850_p2 | brmerge40_demorgan_i_120_fu_5876_p2);

assign tmp15_fu_5887_p2 = (tmp15_demorgan_fu_5881_p2 ^ 1'd1);

assign tmp16_fu_7442_p2 = (brmerge40_demorgan_i_120_reg_10272 | tmp_295_3_reg_10267);

assign tmp17_demorgan_fu_5964_p2 = (p_38_i_i6_4_fu_5933_p2 | brmerge40_demorgan_i_121_fu_5959_p2);

assign tmp17_fu_5970_p2 = (tmp17_demorgan_fu_5964_p2 ^ 1'd1);

assign tmp18_fu_7472_p2 = (brmerge40_demorgan_i_121_reg_10297 | tmp_280_4_reg_10292);

assign tmp19_demorgan_fu_6047_p2 = (p_38_i_i_4_fu_6016_p2 | brmerge40_demorgan_i_122_fu_6042_p2);

assign tmp19_fu_6053_p2 = (tmp19_demorgan_fu_6047_p2 ^ 1'd1);

assign tmp1_demorgan_fu_5300_p2 = (p_38_i_i6_fu_5269_p2 | brmerge40_demorgan_i_fu_5295_p2);

assign tmp1_fu_5306_p2 = (tmp1_demorgan_fu_5300_p2 ^ 1'd1);

assign tmp20_fu_7502_p2 = (brmerge40_demorgan_i_122_reg_10322 | tmp_295_4_reg_10317);

assign tmp21_demorgan_fu_6130_p2 = (p_38_i_i6_5_fu_6099_p2 | brmerge40_demorgan_i_123_fu_6125_p2);

assign tmp21_fu_6136_p2 = (tmp21_demorgan_fu_6130_p2 ^ 1'd1);

assign tmp22_fu_7532_p2 = (brmerge40_demorgan_i_123_reg_10347 | tmp_280_5_reg_10342);

assign tmp23_demorgan_fu_6213_p2 = (p_38_i_i_5_fu_6182_p2 | brmerge40_demorgan_i_124_fu_6208_p2);

assign tmp23_fu_6219_p2 = (tmp23_demorgan_fu_6213_p2 ^ 1'd1);

assign tmp24_fu_7562_p2 = (brmerge40_demorgan_i_124_reg_10372 | tmp_295_5_reg_10367);

assign tmp25_demorgan_fu_6296_p2 = (p_38_i_i6_6_fu_6265_p2 | brmerge40_demorgan_i_125_fu_6291_p2);

assign tmp25_fu_6302_p2 = (tmp25_demorgan_fu_6296_p2 ^ 1'd1);

assign tmp26_fu_7592_p2 = (brmerge40_demorgan_i_125_reg_10397 | tmp_280_6_reg_10392);

assign tmp27_demorgan_fu_6379_p2 = (p_38_i_i_6_fu_6348_p2 | brmerge40_demorgan_i_126_fu_6374_p2);

assign tmp27_fu_6385_p2 = (tmp27_demorgan_fu_6379_p2 ^ 1'd1);

assign tmp28_fu_7622_p2 = (brmerge40_demorgan_i_126_reg_10422 | tmp_295_6_reg_10417);

assign tmp29_demorgan_fu_6462_p2 = (p_38_i_i6_7_fu_6431_p2 | brmerge40_demorgan_i_127_fu_6457_p2);

assign tmp29_fu_6468_p2 = (tmp29_demorgan_fu_6462_p2 ^ 1'd1);

assign tmp2_fu_7232_p2 = (brmerge40_demorgan_i_reg_10097 | tmp_136_reg_10092);

assign tmp30_fu_7652_p2 = (brmerge40_demorgan_i_127_reg_10447 | tmp_280_7_reg_10442);

assign tmp31_demorgan_fu_6545_p2 = (p_38_i_i_7_fu_6514_p2 | brmerge40_demorgan_i_128_fu_6540_p2);

assign tmp31_fu_6551_p2 = (tmp31_demorgan_fu_6545_p2 ^ 1'd1);

assign tmp32_fu_7682_p2 = (brmerge40_demorgan_i_128_reg_10472 | tmp_295_7_reg_10467);

assign tmp33_demorgan_fu_6628_p2 = (p_38_i_i6_8_fu_6597_p2 | brmerge40_demorgan_i_129_fu_6623_p2);

assign tmp33_fu_6634_p2 = (tmp33_demorgan_fu_6628_p2 ^ 1'd1);

assign tmp34_fu_7712_p2 = (brmerge40_demorgan_i_129_reg_10497 | tmp_280_8_reg_10492);

assign tmp35_demorgan_fu_6711_p2 = (p_38_i_i_8_fu_6680_p2 | brmerge40_demorgan_i_130_fu_6706_p2);

assign tmp35_fu_6717_p2 = (tmp35_demorgan_fu_6711_p2 ^ 1'd1);

assign tmp36_fu_7742_p2 = (brmerge40_demorgan_i_130_reg_10522 | tmp_295_8_reg_10517);

assign tmp37_demorgan_fu_6794_p2 = (p_38_i_i6_9_fu_6763_p2 | brmerge40_demorgan_i_131_fu_6789_p2);

assign tmp37_fu_6800_p2 = (tmp37_demorgan_fu_6794_p2 ^ 1'd1);

assign tmp38_fu_7772_p2 = (brmerge40_demorgan_i_131_reg_10547 | tmp_280_9_reg_10542);

assign tmp39_demorgan_fu_6877_p2 = (p_38_i_i_9_fu_6846_p2 | brmerge40_demorgan_i_132_fu_6872_p2);

assign tmp39_fu_6883_p2 = (tmp39_demorgan_fu_6877_p2 ^ 1'd1);

assign tmp3_demorgan_fu_5383_p2 = (p_38_i_i_fu_5352_p2 | brmerge40_demorgan_i_137_fu_5378_p2);

assign tmp3_fu_5389_p2 = (tmp3_demorgan_fu_5383_p2 ^ 1'd1);

assign tmp40_fu_7802_p2 = (brmerge40_demorgan_i_132_reg_10572 | tmp_295_9_reg_10567);

assign tmp41_demorgan_fu_6960_p2 = (p_38_i_i6_s_fu_6929_p2 | brmerge40_demorgan_i_133_fu_6955_p2);

assign tmp41_fu_6966_p2 = (tmp41_demorgan_fu_6960_p2 ^ 1'd1);

assign tmp42_fu_7832_p2 = (brmerge40_demorgan_i_133_reg_10597 | tmp_280_s_reg_10592);

assign tmp43_demorgan_fu_7043_p2 = (p_38_i_i_10_fu_7012_p2 | brmerge40_demorgan_i_134_fu_7038_p2);

assign tmp43_fu_7049_p2 = (tmp43_demorgan_fu_7043_p2 ^ 1'd1);

assign tmp44_fu_7862_p2 = (brmerge40_demorgan_i_134_reg_10622 | tmp_295_s_reg_10617);

assign tmp45_demorgan_fu_7126_p2 = (p_38_i_i6_10_fu_7095_p2 | brmerge40_demorgan_i_135_fu_7121_p2);

assign tmp45_fu_7132_p2 = (tmp45_demorgan_fu_7126_p2 ^ 1'd1);

assign tmp46_fu_7892_p2 = (brmerge40_demorgan_i_135_reg_10647 | tmp_280_10_reg_10642);

assign tmp47_demorgan_fu_7209_p2 = (p_38_i_i_11_fu_7178_p2 | brmerge40_demorgan_i_136_fu_7204_p2);

assign tmp47_fu_7215_p2 = (tmp47_demorgan_fu_7209_p2 ^ 1'd1);

assign tmp48_fu_7922_p2 = (brmerge40_demorgan_i_136_reg_10672 | tmp_295_10_reg_10667);

assign tmp4_fu_7262_p2 = (brmerge40_demorgan_i_137_reg_10122 | tmp_142_reg_10117);

assign tmp5_demorgan_fu_5466_p2 = (p_38_i_i6_1_fu_5435_p2 | brmerge40_demorgan_i_115_fu_5461_p2);

assign tmp5_fu_5472_p2 = (tmp5_demorgan_fu_5466_p2 ^ 1'd1);

assign tmp6_fu_7292_p2 = (brmerge40_demorgan_i_115_reg_10147 | tmp_280_1_reg_10142);

assign tmp7_demorgan_fu_5549_p2 = (p_38_i_i_1_fu_5518_p2 | brmerge40_demorgan_i_116_fu_5544_p2);

assign tmp7_fu_5555_p2 = (tmp7_demorgan_fu_5549_p2 ^ 1'd1);

assign tmp8_fu_7322_p2 = (brmerge40_demorgan_i_116_reg_10172 | tmp_295_1_reg_10167);

assign tmp9_demorgan_fu_5632_p2 = (p_38_i_i6_2_fu_5601_p2 | brmerge40_demorgan_i_117_fu_5627_p2);

assign tmp9_fu_5638_p2 = (tmp9_demorgan_fu_5632_p2 ^ 1'd1);

assign tmp_1001_fu_3473_p3 = p_Val2_87_4_fu_3446_p2[32'd13];

assign tmp_1002_fu_3487_p3 = p_Val2_89_4_fu_3481_p2[32'd7];

assign tmp_1003_fu_5904_p3 = p_Val2_87_4_reg_9335[32'd14];

assign tmp_1006_fu_3586_p3 = p_Val2_92_4_fu_3559_p2[32'd13];

assign tmp_1007_fu_3600_p3 = p_Val2_94_4_fu_3594_p2[32'd7];

assign tmp_1008_fu_5987_p3 = p_Val2_92_4_reg_9382[32'd14];

assign tmp_1011_fu_3699_p3 = p_Val2_87_5_fu_3672_p2[32'd13];

assign tmp_1012_fu_3713_p3 = p_Val2_89_5_fu_3707_p2[32'd7];

assign tmp_1013_fu_6070_p3 = p_Val2_87_5_reg_9429[32'd14];

assign tmp_1016_fu_3812_p3 = p_Val2_92_5_fu_3785_p2[32'd13];

assign tmp_1017_fu_3826_p3 = p_Val2_94_5_fu_3820_p2[32'd7];

assign tmp_1018_fu_6153_p3 = p_Val2_92_5_reg_9476[32'd14];

assign tmp_1021_fu_3925_p3 = p_Val2_87_6_fu_3898_p2[32'd13];

assign tmp_1022_fu_3939_p3 = p_Val2_89_6_fu_3933_p2[32'd7];

assign tmp_1023_fu_6236_p3 = p_Val2_87_6_reg_9523[32'd14];

assign tmp_1026_fu_4038_p3 = p_Val2_92_6_fu_4011_p2[32'd13];

assign tmp_1027_fu_4052_p3 = p_Val2_94_6_fu_4046_p2[32'd7];

assign tmp_1028_fu_6319_p3 = p_Val2_92_6_reg_9570[32'd14];

assign tmp_1031_fu_4151_p3 = p_Val2_87_7_fu_4124_p2[32'd13];

assign tmp_1032_fu_4165_p3 = p_Val2_89_7_fu_4159_p2[32'd7];

assign tmp_1033_fu_6402_p3 = p_Val2_87_7_reg_9617[32'd14];

assign tmp_1036_fu_4264_p3 = p_Val2_92_7_fu_4237_p2[32'd13];

assign tmp_1037_fu_4278_p3 = p_Val2_94_7_fu_4272_p2[32'd7];

assign tmp_1038_fu_6485_p3 = p_Val2_92_7_reg_9664[32'd14];

assign tmp_1041_fu_4377_p3 = p_Val2_87_8_fu_4350_p2[32'd13];

assign tmp_1042_fu_4391_p3 = p_Val2_89_8_fu_4385_p2[32'd7];

assign tmp_1043_fu_6568_p3 = p_Val2_87_8_reg_9711[32'd14];

assign tmp_1046_fu_4490_p3 = p_Val2_92_8_fu_4463_p2[32'd13];

assign tmp_1047_fu_4504_p3 = p_Val2_94_8_fu_4498_p2[32'd7];

assign tmp_1048_fu_6651_p3 = p_Val2_92_8_reg_9758[32'd14];

assign tmp_1051_fu_4603_p3 = p_Val2_87_9_fu_4576_p2[32'd13];

assign tmp_1052_fu_4617_p3 = p_Val2_89_9_fu_4611_p2[32'd7];

assign tmp_1053_fu_6734_p3 = p_Val2_87_9_reg_9805[32'd14];

assign tmp_1056_fu_4716_p3 = p_Val2_92_9_fu_4689_p2[32'd13];

assign tmp_1057_fu_4730_p3 = p_Val2_94_9_fu_4724_p2[32'd7];

assign tmp_1058_fu_6817_p3 = p_Val2_92_9_reg_9852[32'd14];

assign tmp_1061_fu_4829_p3 = p_Val2_87_s_fu_4802_p2[32'd13];

assign tmp_1062_fu_4843_p3 = p_Val2_89_s_fu_4837_p2[32'd7];

assign tmp_1063_fu_6900_p3 = p_Val2_87_s_reg_9899[32'd14];

assign tmp_1066_fu_4942_p3 = p_Val2_92_s_fu_4915_p2[32'd13];

assign tmp_1067_fu_4956_p3 = p_Val2_94_s_fu_4950_p2[32'd7];

assign tmp_1068_fu_6983_p3 = p_Val2_92_s_reg_9946[32'd14];

assign tmp_1071_fu_5055_p3 = p_Val2_87_10_fu_5028_p2[32'd13];

assign tmp_1072_fu_5069_p3 = p_Val2_89_10_fu_5063_p2[32'd7];

assign tmp_1073_fu_7066_p3 = p_Val2_87_10_reg_9993[32'd14];

assign tmp_1076_fu_5168_p3 = p_Val2_92_10_fu_5141_p2[32'd13];

assign tmp_1077_fu_5182_p3 = p_Val2_94_10_fu_5176_p2[32'd7];

assign tmp_1078_fu_7149_p3 = p_Val2_92_10_reg_10040[32'd14];

assign tmp_1264_cast_fu_1883_p1 = tmp_366_fu_1877_p2;

assign tmp_1268_cast_fu_1969_p1 = tmp_370_fu_1964_p2;

assign tmp_1273_cast_fu_8085_p1 = tmp_373_fu_8079_p2;

assign tmp_1285_cast_fu_2141_p1 = tmp_379_reg_8509;

assign tmp_132_fu_2539_p1 = $signed(rr_0_V_reg_8599);

assign tmp_133_fu_2566_p1 = tmp_960_reg_8614;

assign tmp_134_fu_2591_p2 = (tmp_962_fu_2583_p3 ^ 1'd1);

assign tmp_135_fu_5252_p2 = (tmp_963_fu_5240_p3 ^ 1'd1);

assign tmp_136_fu_5284_p2 = (tmp_959_reg_8964 ^ 1'd1);

assign tmp_137_fu_2641_p3 = {{ShuffleConvs_0_Downs_120_reg_8619}, {6'd0}};

assign tmp_138_fu_2652_p1 = $signed(rr_1_V_reg_8604);

assign tmp_139_fu_2679_p1 = tmp_965_reg_8624;

assign tmp_140_fu_2704_p2 = (tmp_967_fu_2696_p3 ^ 1'd1);

assign tmp_141_fu_5335_p2 = (tmp_968_fu_5323_p3 ^ 1'd1);

assign tmp_142_fu_5367_p2 = (tmp_964_reg_9011 ^ 1'd1);

assign tmp_202_cast_fu_2535_p1 = $signed(tmp_s_fu_2528_p3);

assign tmp_211_cast_fu_2648_p1 = $signed(tmp_137_fu_2641_p3);

assign tmp_267_10_cast_fu_5021_p1 = $signed(tmp_267_10_fu_5014_p3);

assign tmp_267_10_fu_5014_p3 = {{ShuffleConvs_0_Downs_141_reg_8939}, {6'd0}};

assign tmp_267_1_cast_fu_2761_p1 = $signed(tmp_267_1_fu_2754_p3);

assign tmp_267_1_fu_2754_p3 = {{ShuffleConvs_0_Downs_121_reg_8639}, {6'd0}};

assign tmp_267_2_cast_fu_2987_p1 = $signed(tmp_267_2_fu_2980_p3);

assign tmp_267_2_fu_2980_p3 = {{ShuffleConvs_0_Downs_123_reg_8669}, {6'd0}};

assign tmp_267_3_cast_fu_3213_p1 = $signed(tmp_267_3_fu_3206_p3);

assign tmp_267_3_fu_3206_p3 = {{ShuffleConvs_0_Downs_125_reg_8699}, {6'd0}};

assign tmp_267_4_cast_fu_3439_p1 = $signed(tmp_267_4_fu_3432_p3);

assign tmp_267_4_fu_3432_p3 = {{ShuffleConvs_0_Downs_127_reg_8729}, {6'd0}};

assign tmp_267_5_cast_fu_3665_p1 = $signed(tmp_267_5_fu_3658_p3);

assign tmp_267_5_fu_3658_p3 = {{ShuffleConvs_0_Downs_129_reg_8759}, {6'd0}};

assign tmp_267_6_cast_fu_3891_p1 = $signed(tmp_267_6_fu_3884_p3);

assign tmp_267_6_fu_3884_p3 = {{ShuffleConvs_0_Downs_131_reg_8789}, {6'd0}};

assign tmp_267_7_cast_fu_4117_p1 = $signed(tmp_267_7_fu_4110_p3);

assign tmp_267_7_fu_4110_p3 = {{ShuffleConvs_0_Downs_133_reg_8819}, {6'd0}};

assign tmp_267_8_cast_fu_4343_p1 = $signed(tmp_267_8_fu_4336_p3);

assign tmp_267_8_fu_4336_p3 = {{ShuffleConvs_0_Downs_135_reg_8849}, {6'd0}};

assign tmp_267_9_cast_fu_4569_p1 = $signed(tmp_267_9_fu_4562_p3);

assign tmp_267_9_fu_4562_p3 = {{ShuffleConvs_0_Downs_137_reg_8879}, {6'd0}};

assign tmp_267_cast_fu_4795_p1 = $signed(tmp_267_s_fu_4788_p3);

assign tmp_267_s_fu_4788_p3 = {{ShuffleConvs_0_Downs_139_reg_8909}, {6'd0}};

assign tmp_268_10_fu_5025_p1 = $signed(rr_0_V_68_reg_8929);

assign tmp_268_1_fu_2765_p1 = $signed(rr_0_V_58_reg_8629);

assign tmp_268_2_fu_2991_p1 = $signed(rr_0_V_59_reg_8659);

assign tmp_268_3_fu_3217_p1 = $signed(rr_0_V_60_reg_8689);

assign tmp_268_4_fu_3443_p1 = $signed(rr_0_V_61_reg_8719);

assign tmp_268_5_fu_3669_p1 = $signed(rr_0_V_62_reg_8749);

assign tmp_268_6_fu_3895_p1 = $signed(rr_0_V_63_reg_8779);

assign tmp_268_7_fu_4121_p1 = $signed(rr_0_V_64_reg_8809);

assign tmp_268_8_fu_4347_p1 = $signed(rr_0_V_65_reg_8839);

assign tmp_268_9_fu_4573_p1 = $signed(rr_0_V_66_reg_8869);

assign tmp_268_s_fu_4799_p1 = $signed(rr_0_V_67_reg_8899);

assign tmp_271_10_fu_5052_p1 = tmp_1070_reg_8944;

assign tmp_271_1_fu_2792_p1 = tmp_970_reg_8644;

assign tmp_271_2_fu_3018_p1 = tmp_980_reg_8674;

assign tmp_271_3_fu_3244_p1 = tmp_990_reg_8704;

assign tmp_271_4_fu_3470_p1 = tmp_1000_reg_8734;

assign tmp_271_5_fu_3696_p1 = tmp_1010_reg_8764;

assign tmp_271_6_fu_3922_p1 = tmp_1020_reg_8794;

assign tmp_271_7_fu_4148_p1 = tmp_1030_reg_8824;

assign tmp_271_8_fu_4374_p1 = tmp_1040_reg_8854;

assign tmp_271_9_fu_4600_p1 = tmp_1050_reg_8884;

assign tmp_271_s_fu_4826_p1 = tmp_1060_reg_8914;

assign tmp_275_10_fu_5077_p2 = (tmp_1072_fu_5069_p3 ^ 1'd1);

assign tmp_275_1_fu_2817_p2 = (tmp_972_fu_2809_p3 ^ 1'd1);

assign tmp_275_2_fu_3043_p2 = (tmp_982_fu_3035_p3 ^ 1'd1);

assign tmp_275_3_fu_3269_p2 = (tmp_992_fu_3261_p3 ^ 1'd1);

assign tmp_275_4_fu_3495_p2 = (tmp_1002_fu_3487_p3 ^ 1'd1);

assign tmp_275_5_fu_3721_p2 = (tmp_1012_fu_3713_p3 ^ 1'd1);

assign tmp_275_6_fu_3947_p2 = (tmp_1022_fu_3939_p3 ^ 1'd1);

assign tmp_275_7_fu_4173_p2 = (tmp_1032_fu_4165_p3 ^ 1'd1);

assign tmp_275_8_fu_4399_p2 = (tmp_1042_fu_4391_p3 ^ 1'd1);

assign tmp_275_9_fu_4625_p2 = (tmp_1052_fu_4617_p3 ^ 1'd1);

assign tmp_275_s_fu_4851_p2 = (tmp_1062_fu_4843_p3 ^ 1'd1);

assign tmp_278_10_fu_7078_p2 = (tmp_1073_fu_7066_p3 ^ 1'd1);

assign tmp_278_1_fu_5418_p2 = (tmp_973_fu_5406_p3 ^ 1'd1);

assign tmp_278_2_fu_5584_p2 = (tmp_983_fu_5572_p3 ^ 1'd1);

assign tmp_278_3_fu_5750_p2 = (tmp_993_fu_5738_p3 ^ 1'd1);

assign tmp_278_4_fu_5916_p2 = (tmp_1003_fu_5904_p3 ^ 1'd1);

assign tmp_278_5_fu_6082_p2 = (tmp_1013_fu_6070_p3 ^ 1'd1);

assign tmp_278_6_fu_6248_p2 = (tmp_1023_fu_6236_p3 ^ 1'd1);

assign tmp_278_7_fu_6414_p2 = (tmp_1033_fu_6402_p3 ^ 1'd1);

assign tmp_278_8_fu_6580_p2 = (tmp_1043_fu_6568_p3 ^ 1'd1);

assign tmp_278_9_fu_6746_p2 = (tmp_1053_fu_6734_p3 ^ 1'd1);

assign tmp_278_s_fu_6912_p2 = (tmp_1063_fu_6900_p3 ^ 1'd1);

assign tmp_280_10_fu_7110_p2 = (tmp_1069_reg_9998 ^ 1'd1);

assign tmp_280_1_fu_5450_p2 = (tmp_969_reg_9058 ^ 1'd1);

assign tmp_280_2_fu_5616_p2 = (tmp_979_reg_9152 ^ 1'd1);

assign tmp_280_3_fu_5782_p2 = (tmp_989_reg_9246 ^ 1'd1);

assign tmp_280_4_fu_5948_p2 = (tmp_999_reg_9340 ^ 1'd1);

assign tmp_280_5_fu_6114_p2 = (tmp_1009_reg_9434 ^ 1'd1);

assign tmp_280_6_fu_6280_p2 = (tmp_1019_reg_9528 ^ 1'd1);

assign tmp_280_7_fu_6446_p2 = (tmp_1029_reg_9622 ^ 1'd1);

assign tmp_280_8_fu_6612_p2 = (tmp_1039_reg_9716 ^ 1'd1);

assign tmp_280_9_fu_6778_p2 = (tmp_1049_reg_9810 ^ 1'd1);

assign tmp_280_s_fu_6944_p2 = (tmp_1059_reg_9904 ^ 1'd1);

assign tmp_282_10_cast_fu_5134_p1 = $signed(tmp_282_10_fu_5127_p3);

assign tmp_282_10_fu_5127_p3 = {{ShuffleConvs_0_Downs_142_reg_8949}, {6'd0}};

assign tmp_282_1_cast_fu_2874_p1 = $signed(tmp_282_1_fu_2867_p3);

assign tmp_282_1_fu_2867_p3 = {{ShuffleConvs_0_Downs_122_reg_8649}, {6'd0}};

assign tmp_282_2_cast_fu_3100_p1 = $signed(tmp_282_2_fu_3093_p3);

assign tmp_282_2_fu_3093_p3 = {{ShuffleConvs_0_Downs_124_reg_8679}, {6'd0}};

assign tmp_282_3_cast_fu_3326_p1 = $signed(tmp_282_3_fu_3319_p3);

assign tmp_282_3_fu_3319_p3 = {{ShuffleConvs_0_Downs_126_reg_8709}, {6'd0}};

assign tmp_282_4_cast_fu_3552_p1 = $signed(tmp_282_4_fu_3545_p3);

assign tmp_282_4_fu_3545_p3 = {{ShuffleConvs_0_Downs_128_reg_8739}, {6'd0}};

assign tmp_282_5_cast_fu_3778_p1 = $signed(tmp_282_5_fu_3771_p3);

assign tmp_282_5_fu_3771_p3 = {{ShuffleConvs_0_Downs_130_reg_8769}, {6'd0}};

assign tmp_282_6_cast_fu_4004_p1 = $signed(tmp_282_6_fu_3997_p3);

assign tmp_282_6_fu_3997_p3 = {{ShuffleConvs_0_Downs_132_reg_8799}, {6'd0}};

assign tmp_282_7_cast_fu_4230_p1 = $signed(tmp_282_7_fu_4223_p3);

assign tmp_282_7_fu_4223_p3 = {{ShuffleConvs_0_Downs_134_reg_8829}, {6'd0}};

assign tmp_282_8_cast_fu_4456_p1 = $signed(tmp_282_8_fu_4449_p3);

assign tmp_282_8_fu_4449_p3 = {{ShuffleConvs_0_Downs_136_reg_8859}, {6'd0}};

assign tmp_282_9_cast_fu_4682_p1 = $signed(tmp_282_9_fu_4675_p3);

assign tmp_282_9_fu_4675_p3 = {{ShuffleConvs_0_Downs_138_reg_8889}, {6'd0}};

assign tmp_282_cast_fu_4908_p1 = $signed(tmp_282_s_fu_4901_p3);

assign tmp_282_s_fu_4901_p3 = {{ShuffleConvs_0_Downs_140_reg_8919}, {6'd0}};

assign tmp_283_10_fu_5138_p1 = $signed(rr_1_V_68_reg_8934);

assign tmp_283_1_fu_2878_p1 = $signed(rr_1_V_58_reg_8634);

assign tmp_283_2_fu_3104_p1 = $signed(rr_1_V_59_reg_8664);

assign tmp_283_3_fu_3330_p1 = $signed(rr_1_V_60_reg_8694);

assign tmp_283_4_fu_3556_p1 = $signed(rr_1_V_61_reg_8724);

assign tmp_283_5_fu_3782_p1 = $signed(rr_1_V_62_reg_8754);

assign tmp_283_6_fu_4008_p1 = $signed(rr_1_V_63_reg_8784);

assign tmp_283_7_fu_4234_p1 = $signed(rr_1_V_64_reg_8814);

assign tmp_283_8_fu_4460_p1 = $signed(rr_1_V_65_reg_8844);

assign tmp_283_9_fu_4686_p1 = $signed(rr_1_V_66_reg_8874);

assign tmp_283_s_fu_4912_p1 = $signed(rr_1_V_67_reg_8904);

assign tmp_286_10_fu_5165_p1 = tmp_1075_reg_8954;

assign tmp_286_1_fu_2905_p1 = tmp_975_reg_8654;

assign tmp_286_2_fu_3131_p1 = tmp_985_reg_8684;

assign tmp_286_3_fu_3357_p1 = tmp_995_reg_8714;

assign tmp_286_4_fu_3583_p1 = tmp_1005_reg_8744;

assign tmp_286_5_fu_3809_p1 = tmp_1015_reg_8774;

assign tmp_286_6_fu_4035_p1 = tmp_1025_reg_8804;

assign tmp_286_7_fu_4261_p1 = tmp_1035_reg_8834;

assign tmp_286_8_fu_4487_p1 = tmp_1045_reg_8864;

assign tmp_286_9_fu_4713_p1 = tmp_1055_reg_8894;

assign tmp_286_s_fu_4939_p1 = tmp_1065_reg_8924;

assign tmp_290_10_fu_5190_p2 = (tmp_1077_fu_5182_p3 ^ 1'd1);

assign tmp_290_1_fu_2930_p2 = (tmp_977_fu_2922_p3 ^ 1'd1);

assign tmp_290_2_fu_3156_p2 = (tmp_987_fu_3148_p3 ^ 1'd1);

assign tmp_290_3_fu_3382_p2 = (tmp_997_fu_3374_p3 ^ 1'd1);

assign tmp_290_4_fu_3608_p2 = (tmp_1007_fu_3600_p3 ^ 1'd1);

assign tmp_290_5_fu_3834_p2 = (tmp_1017_fu_3826_p3 ^ 1'd1);

assign tmp_290_6_fu_4060_p2 = (tmp_1027_fu_4052_p3 ^ 1'd1);

assign tmp_290_7_fu_4286_p2 = (tmp_1037_fu_4278_p3 ^ 1'd1);

assign tmp_290_8_fu_4512_p2 = (tmp_1047_fu_4504_p3 ^ 1'd1);

assign tmp_290_9_fu_4738_p2 = (tmp_1057_fu_4730_p3 ^ 1'd1);

assign tmp_290_s_fu_4964_p2 = (tmp_1067_fu_4956_p3 ^ 1'd1);

assign tmp_293_10_fu_7161_p2 = (tmp_1078_fu_7149_p3 ^ 1'd1);

assign tmp_293_1_fu_5501_p2 = (tmp_978_fu_5489_p3 ^ 1'd1);

assign tmp_293_2_fu_5667_p2 = (tmp_988_fu_5655_p3 ^ 1'd1);

assign tmp_293_3_fu_5833_p2 = (tmp_998_fu_5821_p3 ^ 1'd1);

assign tmp_293_4_fu_5999_p2 = (tmp_1008_fu_5987_p3 ^ 1'd1);

assign tmp_293_5_fu_6165_p2 = (tmp_1018_fu_6153_p3 ^ 1'd1);

assign tmp_293_6_fu_6331_p2 = (tmp_1028_fu_6319_p3 ^ 1'd1);

assign tmp_293_7_fu_6497_p2 = (tmp_1038_fu_6485_p3 ^ 1'd1);

assign tmp_293_8_fu_6663_p2 = (tmp_1048_fu_6651_p3 ^ 1'd1);

assign tmp_293_9_fu_6829_p2 = (tmp_1058_fu_6817_p3 ^ 1'd1);

assign tmp_293_s_fu_6995_p2 = (tmp_1068_fu_6983_p3 ^ 1'd1);

assign tmp_295_10_fu_7193_p2 = (tmp_1074_reg_10045 ^ 1'd1);

assign tmp_295_1_fu_5533_p2 = (tmp_974_reg_9105 ^ 1'd1);

assign tmp_295_2_fu_5699_p2 = (tmp_984_reg_9199 ^ 1'd1);

assign tmp_295_3_fu_5865_p2 = (tmp_994_reg_9293 ^ 1'd1);

assign tmp_295_4_fu_6031_p2 = (tmp_1004_reg_9387 ^ 1'd1);

assign tmp_295_5_fu_6197_p2 = (tmp_1014_reg_9481 ^ 1'd1);

assign tmp_295_6_fu_6363_p2 = (tmp_1024_reg_9575 ^ 1'd1);

assign tmp_295_7_fu_6529_p2 = (tmp_1034_reg_9669 ^ 1'd1);

assign tmp_295_8_fu_6695_p2 = (tmp_1044_reg_9763 ^ 1'd1);

assign tmp_295_9_fu_6861_p2 = (tmp_1054_reg_9857 ^ 1'd1);

assign tmp_295_s_fu_7027_p2 = (tmp_1064_reg_9951 ^ 1'd1);

assign tmp_364_fu_1825_p2 = (exitcond26_mid_fu_1813_p2 | exitcond_flatten5_reg_8188);

assign tmp_365_fu_1868_p2 = (p_shl_cast_fu_1853_p1 + p_shl1_cast_fu_1864_p1);

assign tmp_366_fu_1877_p2 = (w_cast_cast_fu_1874_p1 + tmp_365_fu_1868_p2);

assign tmp_367_fu_1920_p3 = {{h1_reg_1532}, {5'd0}};

assign tmp_368_fu_1932_p3 = {{h1_reg_1532}, {1'd0}};

assign tmp_369_fu_1944_p2 = (p_shl3_cast_fu_1940_p1 + p_shl2_cast_fu_1928_p1);

assign tmp_370_fu_1964_p2 = (tmp_369_reg_8234 + w2_cast_cast_fu_1960_p1);

assign tmp_371_fu_8027_p2 = (exitcond_mid_fu_8008_p2 | exitcond_flatten7_reg_10696);

assign tmp_372_fu_8070_p2 = (p_shl8_cast_fu_8055_p1 + p_shl9_cast_fu_8066_p1);

assign tmp_373_fu_8079_p2 = (w6_cast_cast_fu_8076_p1 + tmp_372_fu_8070_p2);

assign tmp_374_fu_2156_p2 = ((ci_reg_1556 < 5'd12) ? 1'b1 : 1'b0);

assign tmp_375_fu_2162_p2 = ($signed(5'd20) + $signed(ci_reg_1556));

assign tmp_376_fu_2089_p2 = (p_shl7_cast_fu_2085_p1 + p_shl6_cast_fu_2073_p1);

assign tmp_377_fu_2095_p2 = (tmp_376_fu_2089_p2 + h1_cast_cast_reg_8229);

assign tmp_378_fu_2124_p2 = (p_shl5_cast_fu_2120_p1 + p_shl4_cast_fu_2104_p3);

assign tmp_379_fu_2130_p2 = (tmp_378_fu_2124_p2 + w2_cast_cast6_reg_8243);

assign tmp_950_fu_1857_p3 = {{h_cast_mid2_reg_8212}, {1'd0}};

assign tmp_951_fu_8048_p3 = {{h5_cast_mid2_reg_10721}, {5'd0}};

assign tmp_952_fu_8059_p3 = {{h5_cast_mid2_reg_10721}, {1'd0}};

assign tmp_953_fu_8171_p3 = tmp_101_fu_8118_p26[32'd7];

assign tmp_954_fu_2055_p4 = {{phi_mul_reg_1568[10:9]}};

assign tmp_955_fu_2065_p3 = {{tmp_954_fu_2055_p4}, {5'd0}};

assign tmp_956_fu_2077_p3 = {{tmp_954_fu_2055_p4}, {1'd0}};

assign tmp_957_fu_2100_p1 = tmp_377_fu_2095_p2[7:0];

assign tmp_958_fu_2112_p3 = {{tmp_377_fu_2095_p2}, {1'd0}};

assign tmp_961_fu_2569_p3 = p_Val2_s_fu_2542_p2[32'd13];

assign tmp_962_fu_2583_p3 = p_Val2_13_fu_2577_p2[32'd7];

assign tmp_963_fu_5240_p3 = p_Val2_s_reg_8959[32'd14];

assign tmp_966_fu_2682_p3 = p_Val2_14_fu_2655_p2[32'd13];

assign tmp_967_fu_2696_p3 = p_Val2_16_fu_2690_p2[32'd7];

assign tmp_968_fu_5323_p3 = p_Val2_14_reg_9006[32'd14];

assign tmp_971_fu_2795_p3 = p_Val2_87_1_fu_2768_p2[32'd13];

assign tmp_972_fu_2809_p3 = p_Val2_89_1_fu_2803_p2[32'd7];

assign tmp_973_fu_5406_p3 = p_Val2_87_1_reg_9053[32'd14];

assign tmp_976_fu_2908_p3 = p_Val2_92_1_fu_2881_p2[32'd13];

assign tmp_977_fu_2922_p3 = p_Val2_94_1_fu_2916_p2[32'd7];

assign tmp_978_fu_5489_p3 = p_Val2_92_1_reg_9100[32'd14];

assign tmp_981_fu_3021_p3 = p_Val2_87_2_fu_2994_p2[32'd13];

assign tmp_982_fu_3035_p3 = p_Val2_89_2_fu_3029_p2[32'd7];

assign tmp_983_fu_5572_p3 = p_Val2_87_2_reg_9147[32'd14];

assign tmp_986_fu_3134_p3 = p_Val2_92_2_fu_3107_p2[32'd13];

assign tmp_987_fu_3148_p3 = p_Val2_94_2_fu_3142_p2[32'd7];

assign tmp_988_fu_5655_p3 = p_Val2_92_2_reg_9194[32'd14];

assign tmp_991_fu_3247_p3 = p_Val2_87_3_fu_3220_p2[32'd13];

assign tmp_992_fu_3261_p3 = p_Val2_89_3_fu_3255_p2[32'd7];

assign tmp_993_fu_5738_p3 = p_Val2_87_3_reg_9241[32'd14];

assign tmp_996_fu_3360_p3 = p_Val2_92_3_fu_3333_p2[32'd13];

assign tmp_997_fu_3374_p3 = p_Val2_94_3_fu_3368_p2[32'd7];

assign tmp_998_fu_5821_p3 = p_Val2_92_3_reg_9288[32'd14];

assign tmp_fu_1846_p3 = {{h_cast_mid2_reg_8212}, {5'd0}};

assign tmp_s_fu_2528_p3 = {{ShuffleConvs_0_Downs_119_reg_8609}, {6'd0}};

assign underflow_10_fu_6972_p2 = (tmp_1059_reg_9904 & tmp41_fu_6966_p2);

assign underflow_11_fu_7138_p2 = (tmp_1069_reg_9998 & tmp45_fu_7132_p2);

assign underflow_13_10_fu_7221_p2 = (tmp_1074_reg_10045 & tmp47_fu_7215_p2);

assign underflow_13_1_fu_5561_p2 = (tmp_974_reg_9105 & tmp7_fu_5555_p2);

assign underflow_13_2_fu_5727_p2 = (tmp_984_reg_9199 & tmp11_fu_5721_p2);

assign underflow_13_3_fu_5893_p2 = (tmp_994_reg_9293 & tmp15_fu_5887_p2);

assign underflow_13_4_fu_6059_p2 = (tmp_1004_reg_9387 & tmp19_fu_6053_p2);

assign underflow_13_5_fu_6225_p2 = (tmp_1014_reg_9481 & tmp23_fu_6219_p2);

assign underflow_13_6_fu_6391_p2 = (tmp_1024_reg_9575 & tmp27_fu_6385_p2);

assign underflow_13_7_fu_6557_p2 = (tmp_1034_reg_9669 & tmp31_fu_6551_p2);

assign underflow_13_8_fu_6723_p2 = (tmp_1044_reg_9763 & tmp35_fu_6717_p2);

assign underflow_13_9_fu_6889_p2 = (tmp_1054_reg_9857 & tmp39_fu_6883_p2);

assign underflow_13_fu_5395_p2 = (tmp_964_reg_9011 & tmp3_fu_5389_p2);

assign underflow_13_not_10_fu_7926_p2 = (tmp48_fu_7922_p2 | p_38_i_i_11_reg_10662);

assign underflow_13_not_1_fu_7326_p2 = (tmp8_fu_7322_p2 | p_38_i_i_1_reg_10162);

assign underflow_13_not_2_fu_7386_p2 = (tmp12_fu_7382_p2 | p_38_i_i_2_reg_10212);

assign underflow_13_not_3_fu_7446_p2 = (tmp16_fu_7442_p2 | p_38_i_i_3_reg_10262);

assign underflow_13_not_4_fu_7506_p2 = (tmp20_fu_7502_p2 | p_38_i_i_4_reg_10312);

assign underflow_13_not_5_fu_7566_p2 = (tmp24_fu_7562_p2 | p_38_i_i_5_reg_10362);

assign underflow_13_not_6_fu_7626_p2 = (tmp28_fu_7622_p2 | p_38_i_i_6_reg_10412);

assign underflow_13_not_7_fu_7686_p2 = (tmp32_fu_7682_p2 | p_38_i_i_7_reg_10462);

assign underflow_13_not_8_fu_7746_p2 = (tmp36_fu_7742_p2 | p_38_i_i_8_reg_10512);

assign underflow_13_not_9_fu_7806_p2 = (tmp40_fu_7802_p2 | p_38_i_i_9_reg_10562);

assign underflow_13_not_fu_7266_p2 = (tmp4_fu_7262_p2 | p_38_i_i_reg_10112);

assign underflow_13_not_s_fu_7866_p2 = (tmp44_fu_7862_p2 | p_38_i_i_10_reg_10612);

assign underflow_13_s_fu_7055_p2 = (tmp_1064_reg_9951 & tmp43_fu_7049_p2);

assign underflow_1_fu_5478_p2 = (tmp_969_reg_9058 & tmp5_fu_5472_p2);

assign underflow_2_fu_5644_p2 = (tmp_979_reg_9152 & tmp9_fu_5638_p2);

assign underflow_3_fu_5810_p2 = (tmp_989_reg_9246 & tmp13_fu_5804_p2);

assign underflow_4_fu_5976_p2 = (tmp_999_reg_9340 & tmp17_fu_5970_p2);

assign underflow_5_fu_6142_p2 = (tmp_1009_reg_9434 & tmp21_fu_6136_p2);

assign underflow_6_fu_6308_p2 = (tmp_1019_reg_9528 & tmp25_fu_6302_p2);

assign underflow_7_fu_6474_p2 = (tmp_1029_reg_9622 & tmp29_fu_6468_p2);

assign underflow_8_fu_6640_p2 = (tmp_1039_reg_9716 & tmp33_fu_6634_p2);

assign underflow_9_fu_6806_p2 = (tmp_1049_reg_9810 & tmp37_fu_6800_p2);

assign underflow_fu_5312_p2 = (tmp_959_reg_8964 & tmp1_fu_5306_p2);

assign underflow_not_10_fu_7836_p2 = (tmp42_fu_7832_p2 | p_38_i_i6_s_reg_10587);

assign underflow_not_11_fu_7896_p2 = (tmp46_fu_7892_p2 | p_38_i_i6_10_reg_10637);

assign underflow_not_1_fu_7296_p2 = (tmp6_fu_7292_p2 | p_38_i_i6_1_reg_10137);

assign underflow_not_2_fu_7356_p2 = (tmp10_fu_7352_p2 | p_38_i_i6_2_reg_10187);

assign underflow_not_3_fu_7416_p2 = (tmp14_fu_7412_p2 | p_38_i_i6_3_reg_10237);

assign underflow_not_4_fu_7476_p2 = (tmp18_fu_7472_p2 | p_38_i_i6_4_reg_10287);

assign underflow_not_5_fu_7536_p2 = (tmp22_fu_7532_p2 | p_38_i_i6_5_reg_10337);

assign underflow_not_6_fu_7596_p2 = (tmp26_fu_7592_p2 | p_38_i_i6_6_reg_10387);

assign underflow_not_7_fu_7656_p2 = (tmp30_fu_7652_p2 | p_38_i_i6_7_reg_10437);

assign underflow_not_8_fu_7716_p2 = (tmp34_fu_7712_p2 | p_38_i_i6_8_reg_10487);

assign underflow_not_9_fu_7776_p2 = (tmp38_fu_7772_p2 | p_38_i_i6_9_reg_10537);

assign underflow_not_fu_7236_p2 = (tmp2_fu_7232_p2 | p_38_i_i6_reg_10087);

assign w2_cast_cast6_fu_1956_p1 = w2_reg_1544;

assign w2_cast_cast_fu_1960_p1 = w2_reg_1544;

assign w6_cast_cast_fu_8076_p1 = w6_mid2_reg_10715;

assign w6_mid2_fu_8032_p3 = ((tmp_371_fu_8027_p2[0:0] === 1'b1) ? 6'd1 : w6_phi_fu_1629_p4);

assign w_17_fu_1911_p2 = (w_mid2_reg_8206 + 6'd1);

assign w_18_fu_2135_p2 = (w2_reg_1544 + 6'd1);

assign w_19_fu_8113_p2 = (w6_mid2_reg_10715 + 6'd1);

assign w_cast_cast_fu_1874_p1 = w_mid2_reg_8206;

assign w_mid2_fu_1830_p3 = ((tmp_364_fu_1825_p2[0:0] === 1'b1) ? 6'd1 : w_phi_fu_1524_p4);

assign weight_0_V_address0 = weight_0_V_addr_reg_8376;

assign weight_10_V_address0 = weight_10_V_addr_reg_8426;

assign weight_11_V_address0 = weight_11_V_addr_reg_8431;

assign weight_12_V_address0 = weight_12_V_addr_reg_8436;

assign weight_13_V_address0 = weight_13_V_addr_reg_8441;

assign weight_14_V_address0 = weight_14_V_addr_reg_8446;

assign weight_15_V_address0 = weight_15_V_addr_reg_8451;

assign weight_16_V_address0 = weight_16_V_addr_reg_8456;

assign weight_17_V_address0 = weight_17_V_addr_reg_8461;

assign weight_18_V_address0 = weight_18_V_addr_reg_8466;

assign weight_19_V_address0 = weight_19_V_addr_reg_8471;

assign weight_1_V_address0 = weight_1_V_addr_reg_8381;

assign weight_20_V_address0 = weight_20_V_addr_reg_8476;

assign weight_21_V_address0 = weight_21_V_addr_reg_8481;

assign weight_22_V_address0 = weight_22_V_addr_reg_8486;

assign weight_23_V_address0 = weight_23_V_addr_reg_8491;

assign weight_2_V_address0 = weight_2_V_addr_reg_8386;

assign weight_3_V_address0 = weight_3_V_addr_reg_8391;

assign weight_4_V_address0 = weight_4_V_addr_reg_8396;

assign weight_5_V_address0 = weight_5_V_addr_reg_8401;

assign weight_6_V_address0 = weight_6_V_addr_reg_8406;

assign weight_7_V_address0 = weight_7_V_addr_reg_8411;

assign weight_8_V_address0 = weight_8_V_addr_reg_8416;

assign weight_9_V_address0 = weight_9_V_addr_reg_8421;

always @ (posedge ap_clk) begin
    h1_cast_cast_reg_8229[10:6] <= 5'b00000;
    tmp_369_reg_8234[0] <= 1'b0;
    w2_cast_cast6_reg_8243[12:6] <= 7'b0000000;
end

endmodule //subconv_1x1_32_p
