[10/15 23:02:06      0s] 
[10/15 23:02:06      0s] Cadence Innovus(TM) Implementation System.
[10/15 23:02:06      0s] Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
[10/15 23:02:06      0s] 
[10/15 23:02:06      0s] Version:	v20.11-s130_1, built Wed Aug 5 15:53:11 PDT 2020
[10/15 23:02:06      0s] Options:	
[10/15 23:02:06      0s] Date:		Tue Oct 15 23:02:06 2024
[10/15 23:02:06      0s] Host:		localhost.localdomain (x86_64 w/Linux 3.10.0-1062.12.1.el7.x86_64) (10cores*10cpus*QEMU Virtual CPU version 2.5+ 16384KB)
[10/15 23:02:06      0s] OS:		CentOS Linux release 7.7.1908 (Core)
[10/15 23:02:06      0s] 
[10/15 23:02:06      0s] License:
[10/15 23:02:06      0s] 		invs	Innovus Implementation System	20.1	checkout succeeded
[10/15 23:02:06      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[10/15 23:02:53     40s] @(#)CDS: Innovus v20.11-s130_1 (64bit) 08/05/2020 15:53 (Linux 2.6.32-431.11.2.el6.x86_64)
[10/15 23:02:53     40s] @(#)CDS: NanoRoute 20.11-s130_1 NR200802-2257/20_11-UB (database version 18.20.512) {superthreading v2.9}
[10/15 23:02:53     40s] @(#)CDS: AAE 20.11-s008 (64bit) 08/05/2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[10/15 23:02:53     40s] @(#)CDS: CTE 20.11-s059_1 () Aug  2 2020 05:46:30 ( )
[10/15 23:02:53     40s] @(#)CDS: SYNTECH 20.11-s028_1 () Aug  1 2020 06:14:27 ( )
[10/15 23:02:53     40s] @(#)CDS: CPE v20.11-s013
[10/15 23:02:53     40s] @(#)CDS: IQuantus/TQuantus 19.1.3-s260 (64bit) Thu May 28 10:57:28 PDT 2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[10/15 23:02:53     40s] @(#)CDS: OA 22.60-s011 Tue Jun 16 12:27:00 2020
[10/15 23:02:53     40s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[10/15 23:02:53     40s] @(#)CDS: RCDB 11.15.0
[10/15 23:02:53     40s] @(#)CDS: STYLUS 20.10-p011_1 (06/03/2020 04:47 PDT)
[10/15 23:02:53     40s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_12249_localhost.localdomain_ms24.11_mOKfTr.

[10/15 23:02:53     40s] Change the soft stacksize limit to 0.2%RAM (64 mbytes). Set global soft_stack_size_limit to change the value.
[10/15 23:02:56     43s] 
[10/15 23:02:56     43s] **INFO:  MMMC transition support version v31-84 
[10/15 23:02:56     43s] 
[10/15 23:02:56     43s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[10/15 23:02:56     43s] <CMD> suppressMessage ENCEXT-2799
[10/15 23:02:56     43s] <CMD> win
[10/15 23:03:12     48s] <CMD> set defHierChar /
[10/15 23:03:12     48s] Set Default Input Pin Transition as 0.1 ps.
[10/15 23:03:12     48s] <CMD> set delaycal_input_transition_delay 0.1ps
[10/15 23:03:12     48s] <CMD> set fpIsMaxIoHeight 0
[10/15 23:03:12     48s] <CMD> set init_gnd_net gnd
[10/15 23:03:12     48s] <CMD> set init_mmmc_file Default.view
[10/15 23:03:12     48s] <CMD> set init_oa_search_lib {}
[10/15 23:03:12     48s] <CMD> set init_pwr_net vdd
[10/15 23:03:12     48s] <CMD> set init_verilog dlx.v
[10/15 23:03:12     48s] <CMD> set init_lef_file /eda/dk/nangate45/lef/NangateOpenCellLibrary.lef
[10/15 23:03:30     55s] <CMD> init_design
[10/15 23:03:30     55s] #% Begin Load MMMC data ... (date=10/15 23:03:30, mem=612.1M)
[10/15 23:03:30     55s] #% End Load MMMC data ... (date=10/15 23:03:30, total cpu=0:00:00.1, real=0:00:00.0, peak res=612.3M, current mem=612.3M)
[10/15 23:03:30     55s] 
[10/15 23:03:30     55s] Loading LEF file /eda/dk/nangate45/lef/NangateOpenCellLibrary.lef ...
[10/15 23:03:30     55s] Set DBUPerIGU to M2 pitch 380.
[10/15 23:03:31     55s] 
[10/15 23:03:31     55s] viaInitial starts at Tue Oct 15 23:03:31 2024
viaInitial ends at Tue Oct 15 23:03:31 2024

##  Check design process and node:  
##  Both design process and tech node are not set.

[10/15 23:03:31     55s] Loading view definition file from Default.view
[10/15 23:03:31     55s] Reading libsTYP timing library '/eda/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib' ...
[10/15 23:03:32     57s] **ERROR: (TECHLIB-1346):	The attribute 'index_1' defined in group 'ecsm_waveform' on line 393863 is not monotonically increasing for values '0.000041' to '0.000037'. This may lead to undesirable analysis results. The attribute will be ignored. (File /eda/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**ERROR: (TECHLIB-1256):	The ecsm_waveform group 1 is being ignored due to errors in this group. This group will be excluded for any further library checks. Refer to the previous messages issued for ecsm_waveform group 1 to find the details of the issues in this group. (File /eda/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib, Line 393862)
**ERROR: (TECHLIB-420):	Number of ecsm_waveforms in the 'rise_transition' table on pin ZN of cell OAI222_X2 does not match the number of transition table axis points specified in the template 'Timing_7_7'. Ignoring waveform data. (File /eda/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib, Line 393848)
**ERROR: (TECHLIB-1346):	The attribute 'index_1' defined in group 'ecsm_waveform' on line 395723 is not monotonically increasing for values '0.000041' to '0.000037'. This may lead to undesirable analysis results. The attribute will be ignored. (File /eda/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**ERROR: (TECHLIB-1256):	The ecsm_waveform group 1 is being ignored due to errors in this group. This group will be excluded for any further library checks. Refer to the previous messages issued for ecsm_waveform group 1 to find the details of the issues in this group. (File /eda/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib, Line 395722)
**ERROR: (TECHLIB-420):	Number of ecsm_waveforms in the 'rise_transition' table on pin ZN of cell OAI222_X2 does not match the number of transition table axis points specified in the template 'Timing_7_7'. Ignoring waveform data. (File /eda/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib, Line 395708)
Read 134 cells in library 'NangateOpenCellLibrary' 
[10/15 23:03:33     58s] Ending "PreSetAnalysisView" (total cpu=0:00:02.5, real=0:00:02.0, peak res=704.4M, current mem=642.2M)
[10/15 23:03:33     58s] *** End library_loading (cpu=0.04min, real=0.03min, mem=37.0M, fe_cpu=0.97min, fe_real=1.45min, fe_mem=754.7M) ***
[10/15 23:03:33     58s] #% Begin Load netlist data ... (date=10/15 23:03:33, mem=642.2M)
[10/15 23:03:33     58s] *** Begin netlist parsing (mem=754.7M) ***
[10/15 23:03:33     58s] Created 134 new cells from 1 timing libraries.
[10/15 23:03:33     58s] Reading netlist ...
[10/15 23:03:33     58s] Backslashed names will retain backslash and a trailing blank character.
[10/15 23:03:33     58s] Reading verilog netlist 'dlx.v'
[10/15 23:03:33     58s] **WARN: (IMPVL-346):	Module 'reg_N32_0' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[10/15 23:03:33     58s] Type 'man IMPVL-346' for more detail.
[10/15 23:03:33     58s] Undeclared bus A in module reg_N32_0 ... created as [31:0].
[10/15 23:03:33     58s] Undeclared bus Y in module reg_N32_0 ... created as [31:0].
[10/15 23:03:33     58s] **WARN: (IMPVL-346):	Module 'reg_N32_14' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[10/15 23:03:33     58s] Type 'man IMPVL-346' for more detail.
[10/15 23:03:33     58s] Undeclared bus A in module reg_N32_14 ... created as [31:0].
[10/15 23:03:33     58s] Undeclared bus Y in module reg_N32_14 ... created as [31:0].
[10/15 23:03:33     58s] **WARN: (IMPVL-346):	Module 'reg_N32_13' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[10/15 23:03:33     58s] Type 'man IMPVL-346' for more detail.
[10/15 23:03:33     58s] Undeclared bus A in module reg_N32_13 ... created as [31:0].
[10/15 23:03:33     58s] Undeclared bus Y in module reg_N32_13 ... created as [31:0].
[10/15 23:03:33     58s] **WARN: (IMPVL-346):	Module 'reg_N32_12' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[10/15 23:03:33     58s] Type 'man IMPVL-346' for more detail.
[10/15 23:03:33     58s] Undeclared bus A in module reg_N32_12 ... created as [31:0].
[10/15 23:03:33     58s] Undeclared bus Y in module reg_N32_12 ... created as [31:0].
[10/15 23:03:33     58s] **WARN: (IMPVL-346):	Module 'reg_N32_11' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[10/15 23:03:33     58s] Type 'man IMPVL-346' for more detail.
[10/15 23:03:33     58s] Undeclared bus A in module reg_N32_11 ... created as [31:0].
[10/15 23:03:33     58s] Undeclared bus Y in module reg_N32_11 ... created as [31:0].
[10/15 23:03:33     58s] **WARN: (IMPVL-346):	Module 'reg_N32_10' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[10/15 23:03:33     58s] Type 'man IMPVL-346' for more detail.
[10/15 23:03:33     58s] Undeclared bus A in module reg_N32_10 ... created as [31:0].
[10/15 23:03:33     58s] Undeclared bus Y in module reg_N32_10 ... created as [31:0].
[10/15 23:03:33     58s] **WARN: (IMPVL-346):	Module 'mux21_NBIT32_0' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[10/15 23:03:33     58s] Type 'man IMPVL-346' for more detail.
[10/15 23:03:33     58s] Undeclared bus A in module mux21_NBIT32_0 ... created as [31:0].
[10/15 23:03:33     58s] Undeclared bus B in module mux21_NBIT32_0 ... created as [31:0].
[10/15 23:03:33     58s] Undeclared bus muxout in module mux21_NBIT32_0 ... created as [31:0].
[10/15 23:03:33     58s] **WARN: (IMPVL-346):	Module 'reg_N32_9' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[10/15 23:03:33     58s] Type 'man IMPVL-346' for more detail.
[10/15 23:03:33     58s] Undeclared bus A in module reg_N32_9 ... created as [31:0].
[10/15 23:03:33     58s] Undeclared bus Y in module reg_N32_9 ... created as [31:0].
[10/15 23:03:33     58s] **WARN: (IMPVL-346):	Module 'mux21_NBIT32_7' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[10/15 23:03:33     58s] Type 'man IMPVL-346' for more detail.
[10/15 23:03:33     58s] Undeclared bus A in module mux21_NBIT32_7 ... created as [31:0].
[10/15 23:03:33     58s] Undeclared bus B in module mux21_NBIT32_7 ... created as [31:0].
[10/15 23:03:33     58s] Undeclared bus muxout in module mux21_NBIT32_7 ... created as [31:0].
[10/15 23:03:33     58s] **WARN: (IMPVL-346):	Module 'reg_N32_8' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[10/15 23:03:33     58s] Type 'man IMPVL-346' for more detail.
[10/15 23:03:33     58s] Undeclared bus A in module reg_N32_8 ... created as [31:0].
[10/15 23:03:33     58s] Undeclared bus Y in module reg_N32_8 ... created as [31:0].
[10/15 23:03:33     58s] **WARN: (IMPVL-346):	Module 'mux21_NBIT32_6' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[10/15 23:03:33     58s] Type 'man IMPVL-346' for more detail.
[10/15 23:03:33     58s] Undeclared bus A in module mux21_NBIT32_6 ... created as [31:0].
[10/15 23:03:33     58s] Undeclared bus B in module mux21_NBIT32_6 ... created as [31:0].
[10/15 23:03:33     58s] Undeclared bus muxout in module mux21_NBIT32_6 ... created as [31:0].
[10/15 23:03:33     58s] **WARN: (IMPVL-346):	Module 'mux21_NBIT32_5' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[10/15 23:03:33     58s] Type 'man IMPVL-346' for more detail.
[10/15 23:03:33     58s] Undeclared bus A in module mux21_NBIT32_5 ... created as [31:0].
[10/15 23:03:33     58s] Undeclared bus B in module mux21_NBIT32_5 ... created as [31:0].
[10/15 23:03:33     58s] Undeclared bus muxout in module mux21_NBIT32_5 ... created as [31:0].
[10/15 23:03:33     58s] **WARN: (IMPVL-346):	Module 'mux21_NBIT32_4' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[10/15 23:03:33     58s] Type 'man IMPVL-346' for more detail.
[10/15 23:03:33     58s] Undeclared bus A in module mux21_NBIT32_4 ... created as [31:0].
[10/15 23:03:33     58s] Undeclared bus B in module mux21_NBIT32_4 ... created as [31:0].
[10/15 23:03:33     58s] Undeclared bus muxout in module mux21_NBIT32_4 ... created as [31:0].
[10/15 23:03:33     58s] **WARN: (IMPVL-346):	Module 'reg_N32_7' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[10/15 23:03:33     58s] Type 'man IMPVL-346' for more detail.
[10/15 23:03:33     58s] Undeclared bus A in module reg_N32_7 ... created as [31:0].
[10/15 23:03:33     58s] Undeclared bus Y in module reg_N32_7 ... created as [31:0].
[10/15 23:03:33     58s] **WARN: (IMPVL-346):	Module 'reg_N32_6' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[10/15 23:03:33     58s] Type 'man IMPVL-346' for more detail.
[10/15 23:03:33     58s] Undeclared bus A in module reg_N32_6 ... created as [31:0].
[10/15 23:03:33     58s] Undeclared bus Y in module reg_N32_6 ... created as [31:0].
[10/15 23:03:33     58s] **WARN: (IMPVL-346):	Module 'reg_N32_5' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[10/15 23:03:33     58s] Type 'man IMPVL-346' for more detail.
[10/15 23:03:33     58s] Undeclared bus A in module reg_N32_5 ... created as [31:0].
[10/15 23:03:33     58s] Undeclared bus Y in module reg_N32_5 ... created as [31:0].
[10/15 23:03:33     58s] **WARN: (IMPVL-346):	Module 'reg_N32_4' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[10/15 23:03:33     58s] Type 'man IMPVL-346' for more detail.
[10/15 23:03:33     58s] Undeclared bus A in module reg_N32_4 ... created as [31:0].
[10/15 23:03:33     58s] Undeclared bus Y in module reg_N32_4 ... created as [31:0].
[10/15 23:03:33     58s] **WARN: (IMPVL-346):	Module 'reg_N32_3' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[10/15 23:03:33     58s] Type 'man IMPVL-346' for more detail.
[10/15 23:03:33     58s] Undeclared bus A in module reg_N32_3 ... created as [31:0].
[10/15 23:03:33     58s] Undeclared bus Y in module reg_N32_3 ... created as [31:0].
[10/15 23:03:33     58s] **WARN: (IMPVL-346):	Module 'reg_N32_2' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[10/15 23:03:33     58s] Type 'man IMPVL-346' for more detail.
[10/15 23:03:33     58s] Undeclared bus A in module reg_N32_2 ... created as [31:0].
[10/15 23:03:33     58s] Undeclared bus Y in module reg_N32_2 ... created as [31:0].
[10/15 23:03:33     58s] **WARN: (IMPVL-346):	Module 'reg_N32_1' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[10/15 23:03:33     58s] Type 'man IMPVL-346' for more detail.
[10/15 23:03:33     58s] Undeclared bus A in module reg_N32_1 ... created as [31:0].
[10/15 23:03:33     58s] Undeclared bus Y in module reg_N32_1 ... created as [31:0].
[10/15 23:03:33     58s] **WARN: (EMS-27):	Message (IMPVL-346) has exceeded the current message display limit of 20.
[10/15 23:03:33     58s] To increase the message display limit, refer to the product command reference manual.
[10/15 23:03:33     58s] Undeclared bus A in module mux21_NBIT32_3 ... created as [31:0].
[10/15 23:03:33     58s] Undeclared bus B in module mux21_NBIT32_3 ... created as [31:0].
[10/15 23:03:33     58s] Undeclared bus muxout in module mux21_NBIT32_3 ... created as [31:0].
[10/15 23:03:33     58s] Undeclared bus A in module mux21_NBIT32_2 ... created as [31:0].
[10/15 23:03:33     58s] Undeclared bus B in module mux21_NBIT32_2 ... created as [31:0].
[10/15 23:03:33     58s] Undeclared bus muxout in module mux21_NBIT32_2 ... created as [31:0].
[10/15 23:03:33     58s] Undeclared bus A in module mux21_NBIT32_1 ... created as [31:0].
[10/15 23:03:33     58s] Undeclared bus B in module mux21_NBIT32_1 ... created as [31:0].
[10/15 23:03:33     58s] Undeclared bus muxout in module mux21_NBIT32_1 ... created as [31:0].
[10/15 23:03:33     58s] 
[10/15 23:03:33     58s] *** Memory Usage v#2 (Current mem = 758.676M, initial mem = 272.285M) ***
[10/15 23:03:33     58s] *** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=758.7M) ***
[10/15 23:03:33     58s] #% End Load netlist data ... (date=10/15 23:03:33, total cpu=0:00:00.2, real=0:00:00.0, peak res=649.7M, current mem=649.7M)
[10/15 23:03:33     58s] Top level cell is DLX.
[10/15 23:03:34     58s] Hooked 134 DB cells to tlib cells.
[10/15 23:03:34     58s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=653.0M, current mem=653.0M)
[10/15 23:03:34     58s] **WARN: (IMPDB-2504):	Cell 'reg_N32_0' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[10/15 23:03:34     58s] Type 'man IMPDB-2504' for more detail.
[10/15 23:03:34     58s] **WARN: (IMPDB-2504):	Cell 'mux21_NBIT32_1' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[10/15 23:03:34     58s] Type 'man IMPDB-2504' for more detail.
[10/15 23:03:34     58s] **WARN: (IMPDB-2504):	Cell 'mux21_NBIT32_2' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[10/15 23:03:34     58s] Type 'man IMPDB-2504' for more detail.
[10/15 23:03:34     58s] **WARN: (IMPDB-2504):	Cell 'mux21_NBIT32_3' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[10/15 23:03:34     58s] Type 'man IMPDB-2504' for more detail.
[10/15 23:03:34     58s] **WARN: (IMPDB-2504):	Cell 'reg_N32_1' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[10/15 23:03:34     58s] Type 'man IMPDB-2504' for more detail.
[10/15 23:03:34     58s] **WARN: (IMPDB-2504):	Cell 'reg_N32_2' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[10/15 23:03:34     58s] Type 'man IMPDB-2504' for more detail.
[10/15 23:03:34     58s] **WARN: (IMPDB-2504):	Cell 'reg_N32_3' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[10/15 23:03:34     58s] Type 'man IMPDB-2504' for more detail.
[10/15 23:03:34     58s] **WARN: (IMPDB-2504):	Cell 'reg_N32_4' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[10/15 23:03:34     58s] Type 'man IMPDB-2504' for more detail.
[10/15 23:03:34     58s] **WARN: (IMPDB-2504):	Cell 'reg_N32_5' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[10/15 23:03:34     58s] Type 'man IMPDB-2504' for more detail.
[10/15 23:03:34     58s] **WARN: (IMPDB-2504):	Cell 'reg_N32_6' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[10/15 23:03:34     58s] Type 'man IMPDB-2504' for more detail.
[10/15 23:03:34     58s] **WARN: (IMPDB-2504):	Cell 'reg_N32_7' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[10/15 23:03:34     58s] Type 'man IMPDB-2504' for more detail.
[10/15 23:03:34     58s] **WARN: (IMPDB-2504):	Cell 'mux21_NBIT32_4' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[10/15 23:03:34     58s] Type 'man IMPDB-2504' for more detail.
[10/15 23:03:34     58s] **WARN: (IMPDB-2504):	Cell 'mux21_NBIT32_5' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[10/15 23:03:34     58s] Type 'man IMPDB-2504' for more detail.
[10/15 23:03:34     58s] **WARN: (IMPDB-2504):	Cell 'mux21_NBIT32_6' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[10/15 23:03:34     58s] Type 'man IMPDB-2504' for more detail.
[10/15 23:03:34     58s] **WARN: (IMPDB-2504):	Cell 'reg_N32_8' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[10/15 23:03:34     58s] Type 'man IMPDB-2504' for more detail.
[10/15 23:03:34     58s] **WARN: (IMPDB-2504):	Cell 'mux21_NBIT32_7' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[10/15 23:03:34     58s] Type 'man IMPDB-2504' for more detail.
[10/15 23:03:34     58s] **WARN: (IMPDB-2504):	Cell 'reg_N32_9' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[10/15 23:03:34     58s] Type 'man IMPDB-2504' for more detail.
[10/15 23:03:34     58s] **WARN: (IMPDB-2504):	Cell 'mux21_NBIT32_0' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[10/15 23:03:34     58s] Type 'man IMPDB-2504' for more detail.
[10/15 23:03:34     58s] **WARN: (IMPDB-2504):	Cell 'reg_N32_10' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[10/15 23:03:34     58s] Type 'man IMPDB-2504' for more detail.
[10/15 23:03:34     58s] **WARN: (IMPDB-2504):	Cell 'reg_N32_11' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[10/15 23:03:34     58s] Type 'man IMPDB-2504' for more detail.
[10/15 23:03:34     58s] **WARN: (EMS-27):	Message (IMPDB-2504) has exceeded the current message display limit of 20.
[10/15 23:03:34     58s] To increase the message display limit, refer to the product command reference manual.
[10/15 23:03:34     58s] Cell 'reg_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[31]' of cell 'reg_N32_0' as output for net 'to_IRAM[31]' in module 'FU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[30]' of cell 'reg_N32_0' as output for net 'to_IRAM[30]' in module 'FU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[29]' of cell 'reg_N32_0' as output for net 'to_IRAM[29]' in module 'FU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[28]' of cell 'reg_N32_0' as output for net 'to_IRAM[28]' in module 'FU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[27]' of cell 'reg_N32_0' as output for net 'to_IRAM[27]' in module 'FU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[26]' of cell 'reg_N32_0' as output for net 'to_IRAM[26]' in module 'FU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[25]' of cell 'reg_N32_0' as output for net 'to_IRAM[25]' in module 'FU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[24]' of cell 'reg_N32_0' as output for net 'to_IRAM[24]' in module 'FU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[23]' of cell 'reg_N32_0' as output for net 'to_IRAM[23]' in module 'FU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[22]' of cell 'reg_N32_0' as output for net 'to_IRAM[22]' in module 'FU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[21]' of cell 'reg_N32_0' as output for net 'to_IRAM[21]' in module 'FU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[20]' of cell 'reg_N32_0' as output for net 'to_IRAM[20]' in module 'FU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[19]' of cell 'reg_N32_0' as output for net 'to_IRAM[19]' in module 'FU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[18]' of cell 'reg_N32_0' as output for net 'to_IRAM[18]' in module 'FU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[17]' of cell 'reg_N32_0' as output for net 'to_IRAM[17]' in module 'FU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[16]' of cell 'reg_N32_0' as output for net 'to_IRAM[16]' in module 'FU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[15]' of cell 'reg_N32_0' as output for net 'to_IRAM[15]' in module 'FU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[14]' of cell 'reg_N32_0' as output for net 'to_IRAM[14]' in module 'FU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[13]' of cell 'reg_N32_0' as output for net 'to_IRAM[13]' in module 'FU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[12]' of cell 'reg_N32_0' as output for net 'to_IRAM[12]' in module 'FU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[11]' of cell 'reg_N32_0' as output for net 'to_IRAM[11]' in module 'FU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[10]' of cell 'reg_N32_0' as output for net 'to_IRAM[10]' in module 'FU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[9]' of cell 'reg_N32_0' as output for net 'to_IRAM[9]' in module 'FU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[8]' of cell 'reg_N32_0' as output for net 'to_IRAM[8]' in module 'FU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[7]' of cell 'reg_N32_0' as output for net 'to_IRAM[7]' in module 'FU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[6]' of cell 'reg_N32_0' as output for net 'to_IRAM[6]' in module 'FU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[5]' of cell 'reg_N32_0' as output for net 'to_IRAM[5]' in module 'FU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[4]' of cell 'reg_N32_0' as output for net 'to_IRAM[4]' in module 'FU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[3]' of cell 'reg_N32_0' as output for net 'to_IRAM[3]' in module 'FU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[2]' of cell 'reg_N32_0' as output for net 'to_IRAM[2]' in module 'FU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[1]' of cell 'reg_N32_0' as output for net 'to_IRAM[1]' in module 'FU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[0]' of cell 'reg_N32_0' as output for net 'to_IRAM[0]' in module 'FU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_13' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[31]' of cell 'reg_N32_13' as output for net 'IREG_out[31]' in module 'FU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_13' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[30]' of cell 'reg_N32_13' as output for net 'IREG_out[30]' in module 'FU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_13' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[29]' of cell 'reg_N32_13' as output for net 'IREG_out[29]' in module 'FU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_13' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[28]' of cell 'reg_N32_13' as output for net 'IREG_out[28]' in module 'FU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_13' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[27]' of cell 'reg_N32_13' as output for net 'IREG_out[27]' in module 'FU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_13' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[26]' of cell 'reg_N32_13' as output for net 'IREG_out[26]' in module 'FU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_13' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[25]' of cell 'reg_N32_13' as output for net 'IREG_out[25]' in module 'FU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_13' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[24]' of cell 'reg_N32_13' as output for net 'IREG_out[24]' in module 'FU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_13' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[23]' of cell 'reg_N32_13' as output for net 'IREG_out[23]' in module 'FU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_13' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[22]' of cell 'reg_N32_13' as output for net 'IREG_out[22]' in module 'FU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_13' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[21]' of cell 'reg_N32_13' as output for net 'IREG_out[21]' in module 'FU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_13' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[20]' of cell 'reg_N32_13' as output for net 'IREG_out[20]' in module 'FU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_13' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[19]' of cell 'reg_N32_13' as output for net 'IREG_out[19]' in module 'FU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_13' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[18]' of cell 'reg_N32_13' as output for net 'IREG_out[18]' in module 'FU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_13' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[17]' of cell 'reg_N32_13' as output for net 'IREG_out[17]' in module 'FU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_13' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[16]' of cell 'reg_N32_13' as output for net 'IREG_out[16]' in module 'FU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_13' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[15]' of cell 'reg_N32_13' as output for net 'IREG_out[15]' in module 'FU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_13' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[14]' of cell 'reg_N32_13' as output for net 'IREG_out[14]' in module 'FU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_13' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[13]' of cell 'reg_N32_13' as output for net 'IREG_out[13]' in module 'FU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_13' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[12]' of cell 'reg_N32_13' as output for net 'IREG_out[12]' in module 'FU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_13' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[11]' of cell 'reg_N32_13' as output for net 'IREG_out[11]' in module 'FU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_13' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[10]' of cell 'reg_N32_13' as output for net 'IREG_out[10]' in module 'FU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_13' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[9]' of cell 'reg_N32_13' as output for net 'IREG_out[9]' in module 'FU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_13' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[8]' of cell 'reg_N32_13' as output for net 'IREG_out[8]' in module 'FU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_13' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[7]' of cell 'reg_N32_13' as output for net 'IREG_out[7]' in module 'FU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_13' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[6]' of cell 'reg_N32_13' as output for net 'IREG_out[6]' in module 'FU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_13' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[5]' of cell 'reg_N32_13' as output for net 'IREG_out[5]' in module 'FU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_13' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[4]' of cell 'reg_N32_13' as output for net 'IREG_out[4]' in module 'FU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_13' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[3]' of cell 'reg_N32_13' as output for net 'IREG_out[3]' in module 'FU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_13' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[2]' of cell 'reg_N32_13' as output for net 'IREG_out[2]' in module 'FU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_13' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[1]' of cell 'reg_N32_13' as output for net 'IREG_out[1]' in module 'FU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_13' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[0]' of cell 'reg_N32_13' as output for net 'IREG_out[0]' in module 'FU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_14' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[31]' of cell 'reg_N32_14' as output for net 'NPC_out[31]' in module 'FU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_14' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[30]' of cell 'reg_N32_14' as output for net 'NPC_out[30]' in module 'FU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_14' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[29]' of cell 'reg_N32_14' as output for net 'NPC_out[29]' in module 'FU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_14' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[28]' of cell 'reg_N32_14' as output for net 'NPC_out[28]' in module 'FU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_14' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[27]' of cell 'reg_N32_14' as output for net 'NPC_out[27]' in module 'FU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_14' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[26]' of cell 'reg_N32_14' as output for net 'NPC_out[26]' in module 'FU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_14' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[25]' of cell 'reg_N32_14' as output for net 'NPC_out[25]' in module 'FU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_14' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[24]' of cell 'reg_N32_14' as output for net 'NPC_out[24]' in module 'FU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_14' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[23]' of cell 'reg_N32_14' as output for net 'NPC_out[23]' in module 'FU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_14' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[22]' of cell 'reg_N32_14' as output for net 'NPC_out[22]' in module 'FU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_14' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[21]' of cell 'reg_N32_14' as output for net 'NPC_out[21]' in module 'FU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_14' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[20]' of cell 'reg_N32_14' as output for net 'NPC_out[20]' in module 'FU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_14' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[19]' of cell 'reg_N32_14' as output for net 'NPC_out[19]' in module 'FU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_14' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[18]' of cell 'reg_N32_14' as output for net 'NPC_out[18]' in module 'FU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_14' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[17]' of cell 'reg_N32_14' as output for net 'NPC_out[17]' in module 'FU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_14' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[16]' of cell 'reg_N32_14' as output for net 'NPC_out[16]' in module 'FU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_14' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[15]' of cell 'reg_N32_14' as output for net 'NPC_out[15]' in module 'FU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_14' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[14]' of cell 'reg_N32_14' as output for net 'NPC_out[14]' in module 'FU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_14' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[13]' of cell 'reg_N32_14' as output for net 'NPC_out[13]' in module 'FU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_14' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[12]' of cell 'reg_N32_14' as output for net 'NPC_out[12]' in module 'FU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_14' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[11]' of cell 'reg_N32_14' as output for net 'NPC_out[11]' in module 'FU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_14' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[10]' of cell 'reg_N32_14' as output for net 'NPC_out[10]' in module 'FU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_14' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[9]' of cell 'reg_N32_14' as output for net 'NPC_out[9]' in module 'FU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_14' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[8]' of cell 'reg_N32_14' as output for net 'NPC_out[8]' in module 'FU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_14' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[7]' of cell 'reg_N32_14' as output for net 'NPC_out[7]' in module 'FU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_14' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[6]' of cell 'reg_N32_14' as output for net 'NPC_out[6]' in module 'FU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_14' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[5]' of cell 'reg_N32_14' as output for net 'NPC_out[5]' in module 'FU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_14' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[4]' of cell 'reg_N32_14' as output for net 'NPC_out[4]' in module 'FU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_14' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[3]' of cell 'reg_N32_14' as output for net 'NPC_out[3]' in module 'FU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_14' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[2]' of cell 'reg_N32_14' as output for net 'NPC_out[2]' in module 'FU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_14' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[1]' of cell 'reg_N32_14' as output for net 'NPC_out[1]' in module 'FU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_14' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[0]' of cell 'reg_N32_14' as output for net 'NPC_out[0]' in module 'FU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_12' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[31]' of cell 'reg_N32_12' as output for net 'A[31]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_12' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[30]' of cell 'reg_N32_12' as output for net 'A[30]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_12' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[29]' of cell 'reg_N32_12' as output for net 'A[29]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_12' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[28]' of cell 'reg_N32_12' as output for net 'A[28]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_12' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[27]' of cell 'reg_N32_12' as output for net 'A[27]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_12' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[26]' of cell 'reg_N32_12' as output for net 'A[26]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_12' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[25]' of cell 'reg_N32_12' as output for net 'A[25]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_12' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[24]' of cell 'reg_N32_12' as output for net 'A[24]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_12' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[23]' of cell 'reg_N32_12' as output for net 'A[23]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_12' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[22]' of cell 'reg_N32_12' as output for net 'A[22]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_12' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[21]' of cell 'reg_N32_12' as output for net 'A[21]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_12' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[20]' of cell 'reg_N32_12' as output for net 'A[20]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_12' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[19]' of cell 'reg_N32_12' as output for net 'A[19]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_12' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[18]' of cell 'reg_N32_12' as output for net 'A[18]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_12' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[17]' of cell 'reg_N32_12' as output for net 'A[17]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_12' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[16]' of cell 'reg_N32_12' as output for net 'A[16]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_12' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[15]' of cell 'reg_N32_12' as output for net 'A[15]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_12' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[14]' of cell 'reg_N32_12' as output for net 'A[14]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_12' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[13]' of cell 'reg_N32_12' as output for net 'A[13]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_12' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[12]' of cell 'reg_N32_12' as output for net 'A[12]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_12' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[11]' of cell 'reg_N32_12' as output for net 'A[11]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_12' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[10]' of cell 'reg_N32_12' as output for net 'A[10]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_12' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[9]' of cell 'reg_N32_12' as output for net 'A[9]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_12' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[8]' of cell 'reg_N32_12' as output for net 'A[8]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_12' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[7]' of cell 'reg_N32_12' as output for net 'A[7]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_12' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[6]' of cell 'reg_N32_12' as output for net 'A[6]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_12' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[5]' of cell 'reg_N32_12' as output for net 'A[5]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_12' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[4]' of cell 'reg_N32_12' as output for net 'A[4]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_12' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[3]' of cell 'reg_N32_12' as output for net 'A[3]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_12' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[2]' of cell 'reg_N32_12' as output for net 'A[2]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_12' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[1]' of cell 'reg_N32_12' as output for net 'A[1]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_12' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[0]' of cell 'reg_N32_12' as output for net 'A[0]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_11' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[31]' of cell 'reg_N32_11' as output for net 'B[31]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_11' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[30]' of cell 'reg_N32_11' as output for net 'B[30]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_11' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[29]' of cell 'reg_N32_11' as output for net 'B[29]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_11' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[28]' of cell 'reg_N32_11' as output for net 'B[28]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_11' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[27]' of cell 'reg_N32_11' as output for net 'B[27]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_11' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[26]' of cell 'reg_N32_11' as output for net 'B[26]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_11' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[25]' of cell 'reg_N32_11' as output for net 'B[25]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_11' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[24]' of cell 'reg_N32_11' as output for net 'B[24]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_11' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[23]' of cell 'reg_N32_11' as output for net 'B[23]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_11' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[22]' of cell 'reg_N32_11' as output for net 'B[22]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_11' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[21]' of cell 'reg_N32_11' as output for net 'B[21]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_11' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[20]' of cell 'reg_N32_11' as output for net 'B[20]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_11' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[19]' of cell 'reg_N32_11' as output for net 'B[19]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_11' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[18]' of cell 'reg_N32_11' as output for net 'B[18]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_11' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[17]' of cell 'reg_N32_11' as output for net 'B[17]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_11' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[16]' of cell 'reg_N32_11' as output for net 'B[16]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_11' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[15]' of cell 'reg_N32_11' as output for net 'B[15]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_11' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[14]' of cell 'reg_N32_11' as output for net 'B[14]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_11' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[13]' of cell 'reg_N32_11' as output for net 'B[13]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_11' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[12]' of cell 'reg_N32_11' as output for net 'B[12]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_11' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[11]' of cell 'reg_N32_11' as output for net 'B[11]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_11' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[10]' of cell 'reg_N32_11' as output for net 'B[10]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_11' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[9]' of cell 'reg_N32_11' as output for net 'B[9]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_11' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[8]' of cell 'reg_N32_11' as output for net 'B[8]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_11' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[7]' of cell 'reg_N32_11' as output for net 'B[7]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_11' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[6]' of cell 'reg_N32_11' as output for net 'B[6]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_11' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[5]' of cell 'reg_N32_11' as output for net 'B[5]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_11' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[4]' of cell 'reg_N32_11' as output for net 'B[4]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_11' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[3]' of cell 'reg_N32_11' as output for net 'B[3]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_11' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[2]' of cell 'reg_N32_11' as output for net 'B[2]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_11' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[1]' of cell 'reg_N32_11' as output for net 'B[1]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_11' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[0]' of cell 'reg_N32_11' as output for net 'B[0]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_10' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[31]' of cell 'reg_N32_10' as output for net 'IMM[31]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_10' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[30]' of cell 'reg_N32_10' as output for net 'IMM[30]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_10' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[29]' of cell 'reg_N32_10' as output for net 'IMM[29]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_10' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[28]' of cell 'reg_N32_10' as output for net 'IMM[28]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_10' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[27]' of cell 'reg_N32_10' as output for net 'IMM[27]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_10' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[26]' of cell 'reg_N32_10' as output for net 'IMM[26]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_10' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[25]' of cell 'reg_N32_10' as output for net 'IMM[25]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_10' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[24]' of cell 'reg_N32_10' as output for net 'IMM[24]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_10' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[23]' of cell 'reg_N32_10' as output for net 'IMM[23]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_10' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[22]' of cell 'reg_N32_10' as output for net 'IMM[22]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_10' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[21]' of cell 'reg_N32_10' as output for net 'IMM[21]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_10' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[20]' of cell 'reg_N32_10' as output for net 'IMM[20]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_10' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[19]' of cell 'reg_N32_10' as output for net 'IMM[19]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_10' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[18]' of cell 'reg_N32_10' as output for net 'IMM[18]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_10' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[17]' of cell 'reg_N32_10' as output for net 'IMM[17]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_10' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[16]' of cell 'reg_N32_10' as output for net 'IMM[16]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_10' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[15]' of cell 'reg_N32_10' as output for net 'IMM[15]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_10' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[14]' of cell 'reg_N32_10' as output for net 'IMM[14]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_10' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[13]' of cell 'reg_N32_10' as output for net 'IMM[13]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_10' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[12]' of cell 'reg_N32_10' as output for net 'IMM[12]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_10' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[11]' of cell 'reg_N32_10' as output for net 'IMM[11]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_10' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[10]' of cell 'reg_N32_10' as output for net 'IMM[10]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_10' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[9]' of cell 'reg_N32_10' as output for net 'IMM[9]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_10' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[8]' of cell 'reg_N32_10' as output for net 'IMM[8]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_10' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[7]' of cell 'reg_N32_10' as output for net 'IMM[7]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_10' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[6]' of cell 'reg_N32_10' as output for net 'IMM[6]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_10' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[5]' of cell 'reg_N32_10' as output for net 'IMM[5]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_10' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[4]' of cell 'reg_N32_10' as output for net 'IMM[4]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_10' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[3]' of cell 'reg_N32_10' as output for net 'IMM[3]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_10' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[2]' of cell 'reg_N32_10' as output for net 'IMM[2]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_10' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[1]' of cell 'reg_N32_10' as output for net 'IMM[1]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_10' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[0]' of cell 'reg_N32_10' as output for net 'IMM[0]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_9' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[31]' of cell 'reg_N32_9' as output for net 'RT_OUT[31]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_9' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[30]' of cell 'reg_N32_9' as output for net 'RT_OUT[30]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_9' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[29]' of cell 'reg_N32_9' as output for net 'RT_OUT[29]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_9' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[28]' of cell 'reg_N32_9' as output for net 'RT_OUT[28]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_9' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[27]' of cell 'reg_N32_9' as output for net 'RT_OUT[27]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_9' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[26]' of cell 'reg_N32_9' as output for net 'RT_OUT[26]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_9' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[25]' of cell 'reg_N32_9' as output for net 'RT_OUT[25]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_9' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[24]' of cell 'reg_N32_9' as output for net 'RT_OUT[24]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_9' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[23]' of cell 'reg_N32_9' as output for net 'RT_OUT[23]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_9' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[22]' of cell 'reg_N32_9' as output for net 'RT_OUT[22]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_9' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[21]' of cell 'reg_N32_9' as output for net 'RT_OUT[21]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_9' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[20]' of cell 'reg_N32_9' as output for net 'RT_OUT[20]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_9' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[19]' of cell 'reg_N32_9' as output for net 'RT_OUT[19]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_9' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[18]' of cell 'reg_N32_9' as output for net 'RT_OUT[18]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_9' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[17]' of cell 'reg_N32_9' as output for net 'RT_OUT[17]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_9' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[16]' of cell 'reg_N32_9' as output for net 'RT_OUT[16]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_9' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[15]' of cell 'reg_N32_9' as output for net 'RT_OUT[15]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_9' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[14]' of cell 'reg_N32_9' as output for net 'RT_OUT[14]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_9' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[13]' of cell 'reg_N32_9' as output for net 'RT_OUT[13]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_9' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[12]' of cell 'reg_N32_9' as output for net 'RT_OUT[12]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_9' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[11]' of cell 'reg_N32_9' as output for net 'RT_OUT[11]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_9' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[10]' of cell 'reg_N32_9' as output for net 'RT_OUT[10]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_9' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[9]' of cell 'reg_N32_9' as output for net 'RT_OUT[9]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_9' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[8]' of cell 'reg_N32_9' as output for net 'RT_OUT[8]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_9' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[7]' of cell 'reg_N32_9' as output for net 'RT_OUT[7]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_9' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[6]' of cell 'reg_N32_9' as output for net 'RT_OUT[6]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_9' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[5]' of cell 'reg_N32_9' as output for net 'RT_OUT[5]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_9' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[4]' of cell 'reg_N32_9' as output for net 'RT_OUT[4]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_9' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[3]' of cell 'reg_N32_9' as output for net 'RT_OUT[3]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_9' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[2]' of cell 'reg_N32_9' as output for net 'RT_OUT[2]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_9' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[1]' of cell 'reg_N32_9' as output for net 'RT_OUT[1]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_9' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[0]' of cell 'reg_N32_9' as output for net 'RT_OUT[0]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[31]' of cell 'reg_N32_8' as output for net 'NPC_OUT[31]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[30]' of cell 'reg_N32_8' as output for net 'NPC_OUT[30]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[29]' of cell 'reg_N32_8' as output for net 'NPC_OUT[29]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[28]' of cell 'reg_N32_8' as output for net 'NPC_OUT[28]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[27]' of cell 'reg_N32_8' as output for net 'NPC_OUT[27]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[26]' of cell 'reg_N32_8' as output for net 'NPC_OUT[26]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[25]' of cell 'reg_N32_8' as output for net 'NPC_OUT[25]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[24]' of cell 'reg_N32_8' as output for net 'NPC_OUT[24]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[23]' of cell 'reg_N32_8' as output for net 'NPC_OUT[23]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[22]' of cell 'reg_N32_8' as output for net 'NPC_OUT[22]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[21]' of cell 'reg_N32_8' as output for net 'NPC_OUT[21]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[20]' of cell 'reg_N32_8' as output for net 'NPC_OUT[20]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[19]' of cell 'reg_N32_8' as output for net 'NPC_OUT[19]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[18]' of cell 'reg_N32_8' as output for net 'NPC_OUT[18]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[17]' of cell 'reg_N32_8' as output for net 'NPC_OUT[17]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[16]' of cell 'reg_N32_8' as output for net 'NPC_OUT[16]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[15]' of cell 'reg_N32_8' as output for net 'NPC_OUT[15]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[14]' of cell 'reg_N32_8' as output for net 'NPC_OUT[14]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[13]' of cell 'reg_N32_8' as output for net 'NPC_OUT[13]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[12]' of cell 'reg_N32_8' as output for net 'NPC_OUT[12]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[11]' of cell 'reg_N32_8' as output for net 'NPC_OUT[11]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[10]' of cell 'reg_N32_8' as output for net 'NPC_OUT[10]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[9]' of cell 'reg_N32_8' as output for net 'NPC_OUT[9]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[8]' of cell 'reg_N32_8' as output for net 'NPC_OUT[8]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[7]' of cell 'reg_N32_8' as output for net 'NPC_OUT[7]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[6]' of cell 'reg_N32_8' as output for net 'NPC_OUT[6]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[5]' of cell 'reg_N32_8' as output for net 'NPC_OUT[5]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[4]' of cell 'reg_N32_8' as output for net 'NPC_OUT[4]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[3]' of cell 'reg_N32_8' as output for net 'NPC_OUT[3]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[2]' of cell 'reg_N32_8' as output for net 'NPC_OUT[2]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[1]' of cell 'reg_N32_8' as output for net 'NPC_OUT[1]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[0]' of cell 'reg_N32_8' as output for net 'NPC_OUT[0]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[31]' of cell 'mux21_NBIT32_7' as output for net 'PC_NXT[31]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[30]' of cell 'mux21_NBIT32_7' as output for net 'PC_NXT[30]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[29]' of cell 'mux21_NBIT32_7' as output for net 'PC_NXT[29]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[28]' of cell 'mux21_NBIT32_7' as output for net 'PC_NXT[28]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[27]' of cell 'mux21_NBIT32_7' as output for net 'PC_NXT[27]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[26]' of cell 'mux21_NBIT32_7' as output for net 'PC_NXT[26]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[25]' of cell 'mux21_NBIT32_7' as output for net 'PC_NXT[25]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[24]' of cell 'mux21_NBIT32_7' as output for net 'PC_NXT[24]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[23]' of cell 'mux21_NBIT32_7' as output for net 'PC_NXT[23]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[22]' of cell 'mux21_NBIT32_7' as output for net 'PC_NXT[22]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[21]' of cell 'mux21_NBIT32_7' as output for net 'PC_NXT[21]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[20]' of cell 'mux21_NBIT32_7' as output for net 'PC_NXT[20]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[19]' of cell 'mux21_NBIT32_7' as output for net 'PC_NXT[19]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[18]' of cell 'mux21_NBIT32_7' as output for net 'PC_NXT[18]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[17]' of cell 'mux21_NBIT32_7' as output for net 'PC_NXT[17]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[16]' of cell 'mux21_NBIT32_7' as output for net 'PC_NXT[16]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[15]' of cell 'mux21_NBIT32_7' as output for net 'PC_NXT[15]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[14]' of cell 'mux21_NBIT32_7' as output for net 'PC_NXT[14]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[13]' of cell 'mux21_NBIT32_7' as output for net 'PC_NXT[13]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[12]' of cell 'mux21_NBIT32_7' as output for net 'PC_NXT[12]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[11]' of cell 'mux21_NBIT32_7' as output for net 'PC_NXT[11]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[10]' of cell 'mux21_NBIT32_7' as output for net 'PC_NXT[10]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[9]' of cell 'mux21_NBIT32_7' as output for net 'PC_NXT[9]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[8]' of cell 'mux21_NBIT32_7' as output for net 'PC_NXT[8]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[7]' of cell 'mux21_NBIT32_7' as output for net 'PC_NXT[7]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[6]' of cell 'mux21_NBIT32_7' as output for net 'PC_NXT[6]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[5]' of cell 'mux21_NBIT32_7' as output for net 'PC_NXT[5]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[4]' of cell 'mux21_NBIT32_7' as output for net 'PC_NXT[4]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[3]' of cell 'mux21_NBIT32_7' as output for net 'PC_NXT[3]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[2]' of cell 'mux21_NBIT32_7' as output for net 'PC_NXT[2]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[1]' of cell 'mux21_NBIT32_7' as output for net 'PC_NXT[1]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[0]' of cell 'mux21_NBIT32_7' as output for net 'PC_NXT[0]' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[31]' of cell 'mux21_NBIT32_4' as output for net 'BRANC_ADDR[31]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[30]' of cell 'mux21_NBIT32_4' as output for net 'BRANC_ADDR[30]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[29]' of cell 'mux21_NBIT32_4' as output for net 'BRANC_ADDR[29]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[28]' of cell 'mux21_NBIT32_4' as output for net 'BRANC_ADDR[28]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[27]' of cell 'mux21_NBIT32_4' as output for net 'BRANC_ADDR[27]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[26]' of cell 'mux21_NBIT32_4' as output for net 'BRANC_ADDR[26]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[25]' of cell 'mux21_NBIT32_4' as output for net 'BRANC_ADDR[25]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[24]' of cell 'mux21_NBIT32_4' as output for net 'BRANC_ADDR[24]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[23]' of cell 'mux21_NBIT32_4' as output for net 'BRANC_ADDR[23]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[22]' of cell 'mux21_NBIT32_4' as output for net 'BRANC_ADDR[22]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[21]' of cell 'mux21_NBIT32_4' as output for net 'BRANC_ADDR[21]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[20]' of cell 'mux21_NBIT32_4' as output for net 'BRANC_ADDR[20]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[19]' of cell 'mux21_NBIT32_4' as output for net 'BRANC_ADDR[19]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[18]' of cell 'mux21_NBIT32_4' as output for net 'BRANC_ADDR[18]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[17]' of cell 'mux21_NBIT32_4' as output for net 'BRANC_ADDR[17]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[16]' of cell 'mux21_NBIT32_4' as output for net 'BRANC_ADDR[16]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[15]' of cell 'mux21_NBIT32_4' as output for net 'BRANC_ADDR[15]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[14]' of cell 'mux21_NBIT32_4' as output for net 'BRANC_ADDR[14]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[13]' of cell 'mux21_NBIT32_4' as output for net 'BRANC_ADDR[13]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[12]' of cell 'mux21_NBIT32_4' as output for net 'BRANC_ADDR[12]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[11]' of cell 'mux21_NBIT32_4' as output for net 'BRANC_ADDR[11]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[10]' of cell 'mux21_NBIT32_4' as output for net 'BRANC_ADDR[10]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[9]' of cell 'mux21_NBIT32_4' as output for net 'BRANC_ADDR[9]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[8]' of cell 'mux21_NBIT32_4' as output for net 'BRANC_ADDR[8]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[7]' of cell 'mux21_NBIT32_4' as output for net 'BRANC_ADDR[7]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[6]' of cell 'mux21_NBIT32_4' as output for net 'BRANC_ADDR[6]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[5]' of cell 'mux21_NBIT32_4' as output for net 'BRANC_ADDR[5]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[4]' of cell 'mux21_NBIT32_4' as output for net 'BRANC_ADDR[4]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[3]' of cell 'mux21_NBIT32_4' as output for net 'BRANC_ADDR[3]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[2]' of cell 'mux21_NBIT32_4' as output for net 'BRANC_ADDR[2]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[1]' of cell 'mux21_NBIT32_4' as output for net 'BRANC_ADDR[1]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[0]' of cell 'mux21_NBIT32_4' as output for net 'BRANC_ADDR[0]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[31]' of cell 'reg_N32_6' as output for net 'ALU_OUT[31]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[30]' of cell 'reg_N32_6' as output for net 'ALU_OUT[30]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[29]' of cell 'reg_N32_6' as output for net 'ALU_OUT[29]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[28]' of cell 'reg_N32_6' as output for net 'ALU_OUT[28]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[27]' of cell 'reg_N32_6' as output for net 'ALU_OUT[27]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[26]' of cell 'reg_N32_6' as output for net 'ALU_OUT[26]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[25]' of cell 'reg_N32_6' as output for net 'ALU_OUT[25]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[24]' of cell 'reg_N32_6' as output for net 'ALU_OUT[24]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[23]' of cell 'reg_N32_6' as output for net 'ALU_OUT[23]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[22]' of cell 'reg_N32_6' as output for net 'ALU_OUT[22]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[21]' of cell 'reg_N32_6' as output for net 'ALU_OUT[21]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[20]' of cell 'reg_N32_6' as output for net 'ALU_OUT[20]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[19]' of cell 'reg_N32_6' as output for net 'ALU_OUT[19]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[18]' of cell 'reg_N32_6' as output for net 'ALU_OUT[18]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[17]' of cell 'reg_N32_6' as output for net 'ALU_OUT[17]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[16]' of cell 'reg_N32_6' as output for net 'ALU_OUT[16]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[15]' of cell 'reg_N32_6' as output for net 'ALU_OUT[15]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[14]' of cell 'reg_N32_6' as output for net 'ALU_OUT[14]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[13]' of cell 'reg_N32_6' as output for net 'ALU_OUT[13]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[12]' of cell 'reg_N32_6' as output for net 'ALU_OUT[12]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[11]' of cell 'reg_N32_6' as output for net 'ALU_OUT[11]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[10]' of cell 'reg_N32_6' as output for net 'ALU_OUT[10]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[9]' of cell 'reg_N32_6' as output for net 'ALU_OUT[9]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[8]' of cell 'reg_N32_6' as output for net 'ALU_OUT[8]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[7]' of cell 'reg_N32_6' as output for net 'ALU_OUT[7]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[6]' of cell 'reg_N32_6' as output for net 'ALU_OUT[6]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[5]' of cell 'reg_N32_6' as output for net 'ALU_OUT[5]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[4]' of cell 'reg_N32_6' as output for net 'ALU_OUT[4]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[3]' of cell 'reg_N32_6' as output for net 'ALU_OUT[3]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[2]' of cell 'reg_N32_6' as output for net 'ALU_OUT[2]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[1]' of cell 'reg_N32_6' as output for net 'ALU_OUT[1]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[0]' of cell 'reg_N32_6' as output for net 'ALU_OUT[0]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[31]' of cell 'reg_N32_5' as output for net 'RT_REG_OUT[31]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[30]' of cell 'reg_N32_5' as output for net 'RT_REG_OUT[30]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[29]' of cell 'reg_N32_5' as output for net 'RT_REG_OUT[29]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[28]' of cell 'reg_N32_5' as output for net 'RT_REG_OUT[28]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[27]' of cell 'reg_N32_5' as output for net 'RT_REG_OUT[27]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[26]' of cell 'reg_N32_5' as output for net 'RT_REG_OUT[26]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[25]' of cell 'reg_N32_5' as output for net 'RT_REG_OUT[25]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[24]' of cell 'reg_N32_5' as output for net 'RT_REG_OUT[24]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[23]' of cell 'reg_N32_5' as output for net 'RT_REG_OUT[23]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[22]' of cell 'reg_N32_5' as output for net 'RT_REG_OUT[22]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[21]' of cell 'reg_N32_5' as output for net 'RT_REG_OUT[21]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[20]' of cell 'reg_N32_5' as output for net 'RT_REG_OUT[20]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[19]' of cell 'reg_N32_5' as output for net 'RT_REG_OUT[19]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[18]' of cell 'reg_N32_5' as output for net 'RT_REG_OUT[18]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[17]' of cell 'reg_N32_5' as output for net 'RT_REG_OUT[17]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[16]' of cell 'reg_N32_5' as output for net 'RT_REG_OUT[16]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[15]' of cell 'reg_N32_5' as output for net 'RT_REG_OUT[15]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[14]' of cell 'reg_N32_5' as output for net 'RT_REG_OUT[14]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[13]' of cell 'reg_N32_5' as output for net 'RT_REG_OUT[13]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[12]' of cell 'reg_N32_5' as output for net 'RT_REG_OUT[12]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[11]' of cell 'reg_N32_5' as output for net 'RT_REG_OUT[11]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[10]' of cell 'reg_N32_5' as output for net 'RT_REG_OUT[10]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[9]' of cell 'reg_N32_5' as output for net 'RT_REG_OUT[9]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[8]' of cell 'reg_N32_5' as output for net 'RT_REG_OUT[8]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[7]' of cell 'reg_N32_5' as output for net 'RT_REG_OUT[7]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[6]' of cell 'reg_N32_5' as output for net 'RT_REG_OUT[6]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[5]' of cell 'reg_N32_5' as output for net 'RT_REG_OUT[5]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[4]' of cell 'reg_N32_5' as output for net 'RT_REG_OUT[4]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[3]' of cell 'reg_N32_5' as output for net 'RT_REG_OUT[3]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[2]' of cell 'reg_N32_5' as output for net 'RT_REG_OUT[2]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[1]' of cell 'reg_N32_5' as output for net 'RT_REG_OUT[1]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[0]' of cell 'reg_N32_5' as output for net 'RT_REG_OUT[0]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[31]' of cell 'reg_N32_7' as output for net 'NPC_OUT[31]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[30]' of cell 'reg_N32_7' as output for net 'NPC_OUT[30]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[29]' of cell 'reg_N32_7' as output for net 'NPC_OUT[29]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[28]' of cell 'reg_N32_7' as output for net 'NPC_OUT[28]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[27]' of cell 'reg_N32_7' as output for net 'NPC_OUT[27]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[26]' of cell 'reg_N32_7' as output for net 'NPC_OUT[26]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[25]' of cell 'reg_N32_7' as output for net 'NPC_OUT[25]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[24]' of cell 'reg_N32_7' as output for net 'NPC_OUT[24]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[23]' of cell 'reg_N32_7' as output for net 'NPC_OUT[23]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[22]' of cell 'reg_N32_7' as output for net 'NPC_OUT[22]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[21]' of cell 'reg_N32_7' as output for net 'NPC_OUT[21]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[20]' of cell 'reg_N32_7' as output for net 'NPC_OUT[20]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[19]' of cell 'reg_N32_7' as output for net 'NPC_OUT[19]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[18]' of cell 'reg_N32_7' as output for net 'NPC_OUT[18]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[17]' of cell 'reg_N32_7' as output for net 'NPC_OUT[17]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[16]' of cell 'reg_N32_7' as output for net 'NPC_OUT[16]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[15]' of cell 'reg_N32_7' as output for net 'NPC_OUT[15]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[14]' of cell 'reg_N32_7' as output for net 'NPC_OUT[14]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[13]' of cell 'reg_N32_7' as output for net 'NPC_OUT[13]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[12]' of cell 'reg_N32_7' as output for net 'NPC_OUT[12]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[11]' of cell 'reg_N32_7' as output for net 'NPC_OUT[11]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[10]' of cell 'reg_N32_7' as output for net 'NPC_OUT[10]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[9]' of cell 'reg_N32_7' as output for net 'NPC_OUT[9]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[8]' of cell 'reg_N32_7' as output for net 'NPC_OUT[8]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[7]' of cell 'reg_N32_7' as output for net 'NPC_OUT[7]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[6]' of cell 'reg_N32_7' as output for net 'NPC_OUT[6]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[5]' of cell 'reg_N32_7' as output for net 'NPC_OUT[5]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[4]' of cell 'reg_N32_7' as output for net 'NPC_OUT[4]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[3]' of cell 'reg_N32_7' as output for net 'NPC_OUT[3]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[2]' of cell 'reg_N32_7' as output for net 'NPC_OUT[2]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[1]' of cell 'reg_N32_7' as output for net 'NPC_OUT[1]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[0]' of cell 'reg_N32_7' as output for net 'NPC_OUT[0]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[31]' of cell 'mux21_NBIT32_6' as output for net 'op_1_s[31]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[30]' of cell 'mux21_NBIT32_6' as output for net 'op_1_s[30]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[29]' of cell 'mux21_NBIT32_6' as output for net 'op_1_s[29]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[28]' of cell 'mux21_NBIT32_6' as output for net 'op_1_s[28]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[27]' of cell 'mux21_NBIT32_6' as output for net 'op_1_s[27]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[26]' of cell 'mux21_NBIT32_6' as output for net 'op_1_s[26]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[25]' of cell 'mux21_NBIT32_6' as output for net 'op_1_s[25]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[24]' of cell 'mux21_NBIT32_6' as output for net 'op_1_s[24]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[23]' of cell 'mux21_NBIT32_6' as output for net 'op_1_s[23]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[22]' of cell 'mux21_NBIT32_6' as output for net 'op_1_s[22]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[21]' of cell 'mux21_NBIT32_6' as output for net 'op_1_s[21]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[20]' of cell 'mux21_NBIT32_6' as output for net 'op_1_s[20]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[19]' of cell 'mux21_NBIT32_6' as output for net 'op_1_s[19]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[18]' of cell 'mux21_NBIT32_6' as output for net 'op_1_s[18]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[17]' of cell 'mux21_NBIT32_6' as output for net 'op_1_s[17]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[16]' of cell 'mux21_NBIT32_6' as output for net 'op_1_s[16]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[15]' of cell 'mux21_NBIT32_6' as output for net 'op_1_s[15]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[14]' of cell 'mux21_NBIT32_6' as output for net 'op_1_s[14]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[13]' of cell 'mux21_NBIT32_6' as output for net 'op_1_s[13]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[12]' of cell 'mux21_NBIT32_6' as output for net 'op_1_s[12]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[11]' of cell 'mux21_NBIT32_6' as output for net 'op_1_s[11]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[10]' of cell 'mux21_NBIT32_6' as output for net 'op_1_s[10]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[9]' of cell 'mux21_NBIT32_6' as output for net 'op_1_s[9]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[8]' of cell 'mux21_NBIT32_6' as output for net 'op_1_s[8]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[7]' of cell 'mux21_NBIT32_6' as output for net 'op_1_s[7]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[6]' of cell 'mux21_NBIT32_6' as output for net 'op_1_s[6]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[5]' of cell 'mux21_NBIT32_6' as output for net 'op_1_s[5]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[4]' of cell 'mux21_NBIT32_6' as output for net 'op_1_s[4]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[3]' of cell 'mux21_NBIT32_6' as output for net 'op_1_s[3]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[2]' of cell 'mux21_NBIT32_6' as output for net 'op_1_s[2]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[1]' of cell 'mux21_NBIT32_6' as output for net 'op_1_s[1]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[0]' of cell 'mux21_NBIT32_6' as output for net 'op_1_s[0]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[31]' of cell 'mux21_NBIT32_5' as output for net 'op_2_s[31]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[30]' of cell 'mux21_NBIT32_5' as output for net 'op_2_s[30]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[29]' of cell 'mux21_NBIT32_5' as output for net 'op_2_s[29]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[28]' of cell 'mux21_NBIT32_5' as output for net 'op_2_s[28]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[27]' of cell 'mux21_NBIT32_5' as output for net 'op_2_s[27]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[26]' of cell 'mux21_NBIT32_5' as output for net 'op_2_s[26]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[25]' of cell 'mux21_NBIT32_5' as output for net 'op_2_s[25]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[24]' of cell 'mux21_NBIT32_5' as output for net 'op_2_s[24]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[23]' of cell 'mux21_NBIT32_5' as output for net 'op_2_s[23]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[22]' of cell 'mux21_NBIT32_5' as output for net 'op_2_s[22]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[21]' of cell 'mux21_NBIT32_5' as output for net 'op_2_s[21]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[20]' of cell 'mux21_NBIT32_5' as output for net 'op_2_s[20]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[19]' of cell 'mux21_NBIT32_5' as output for net 'op_2_s[19]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[18]' of cell 'mux21_NBIT32_5' as output for net 'op_2_s[18]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[17]' of cell 'mux21_NBIT32_5' as output for net 'op_2_s[17]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[16]' of cell 'mux21_NBIT32_5' as output for net 'op_2_s[16]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[15]' of cell 'mux21_NBIT32_5' as output for net 'op_2_s[15]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[14]' of cell 'mux21_NBIT32_5' as output for net 'op_2_s[14]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[13]' of cell 'mux21_NBIT32_5' as output for net 'op_2_s[13]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[12]' of cell 'mux21_NBIT32_5' as output for net 'op_2_s[12]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[11]' of cell 'mux21_NBIT32_5' as output for net 'op_2_s[11]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[10]' of cell 'mux21_NBIT32_5' as output for net 'op_2_s[10]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[9]' of cell 'mux21_NBIT32_5' as output for net 'op_2_s[9]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[8]' of cell 'mux21_NBIT32_5' as output for net 'op_2_s[8]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[7]' of cell 'mux21_NBIT32_5' as output for net 'op_2_s[7]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[6]' of cell 'mux21_NBIT32_5' as output for net 'op_2_s[6]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[5]' of cell 'mux21_NBIT32_5' as output for net 'op_2_s[5]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[4]' of cell 'mux21_NBIT32_5' as output for net 'op_2_s[4]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[3]' of cell 'mux21_NBIT32_5' as output for net 'op_2_s[3]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[2]' of cell 'mux21_NBIT32_5' as output for net 'op_2_s[2]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[1]' of cell 'mux21_NBIT32_5' as output for net 'op_2_s[1]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[0]' of cell 'mux21_NBIT32_5' as output for net 'op_2_s[0]' in module 'EXU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[31]' of cell 'reg_N32_4' as output for net 'LMD_LATCH_out[31]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[30]' of cell 'reg_N32_4' as output for net 'LMD_LATCH_out[30]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[29]' of cell 'reg_N32_4' as output for net 'LMD_LATCH_out[29]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[28]' of cell 'reg_N32_4' as output for net 'LMD_LATCH_out[28]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[27]' of cell 'reg_N32_4' as output for net 'LMD_LATCH_out[27]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[26]' of cell 'reg_N32_4' as output for net 'LMD_LATCH_out[26]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[25]' of cell 'reg_N32_4' as output for net 'LMD_LATCH_out[25]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[24]' of cell 'reg_N32_4' as output for net 'LMD_LATCH_out[24]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[23]' of cell 'reg_N32_4' as output for net 'LMD_LATCH_out[23]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[22]' of cell 'reg_N32_4' as output for net 'LMD_LATCH_out[22]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[21]' of cell 'reg_N32_4' as output for net 'LMD_LATCH_out[21]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[20]' of cell 'reg_N32_4' as output for net 'LMD_LATCH_out[20]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[19]' of cell 'reg_N32_4' as output for net 'LMD_LATCH_out[19]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[18]' of cell 'reg_N32_4' as output for net 'LMD_LATCH_out[18]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[17]' of cell 'reg_N32_4' as output for net 'LMD_LATCH_out[17]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[16]' of cell 'reg_N32_4' as output for net 'LMD_LATCH_out[16]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[15]' of cell 'reg_N32_4' as output for net 'LMD_LATCH_out[15]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[14]' of cell 'reg_N32_4' as output for net 'LMD_LATCH_out[14]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[13]' of cell 'reg_N32_4' as output for net 'LMD_LATCH_out[13]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[12]' of cell 'reg_N32_4' as output for net 'LMD_LATCH_out[12]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[11]' of cell 'reg_N32_4' as output for net 'LMD_LATCH_out[11]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[10]' of cell 'reg_N32_4' as output for net 'LMD_LATCH_out[10]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[9]' of cell 'reg_N32_4' as output for net 'LMD_LATCH_out[9]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[8]' of cell 'reg_N32_4' as output for net 'LMD_LATCH_out[8]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[7]' of cell 'reg_N32_4' as output for net 'LMD_LATCH_out[7]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[6]' of cell 'reg_N32_4' as output for net 'LMD_LATCH_out[6]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[5]' of cell 'reg_N32_4' as output for net 'LMD_LATCH_out[5]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[4]' of cell 'reg_N32_4' as output for net 'LMD_LATCH_out[4]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[3]' of cell 'reg_N32_4' as output for net 'LMD_LATCH_out[3]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[2]' of cell 'reg_N32_4' as output for net 'LMD_LATCH_out[2]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[1]' of cell 'reg_N32_4' as output for net 'LMD_LATCH_out[1]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[0]' of cell 'reg_N32_4' as output for net 'LMD_LATCH_out[0]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[31]' of cell 'reg_N32_3' as output for net 'ALU_REG_out[31]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[30]' of cell 'reg_N32_3' as output for net 'ALU_REG_out[30]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[29]' of cell 'reg_N32_3' as output for net 'ALU_REG_out[29]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[28]' of cell 'reg_N32_3' as output for net 'ALU_REG_out[28]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[27]' of cell 'reg_N32_3' as output for net 'ALU_REG_out[27]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[26]' of cell 'reg_N32_3' as output for net 'ALU_REG_out[26]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[25]' of cell 'reg_N32_3' as output for net 'ALU_REG_out[25]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[24]' of cell 'reg_N32_3' as output for net 'ALU_REG_out[24]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[23]' of cell 'reg_N32_3' as output for net 'ALU_REG_out[23]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[22]' of cell 'reg_N32_3' as output for net 'ALU_REG_out[22]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[21]' of cell 'reg_N32_3' as output for net 'ALU_REG_out[21]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[20]' of cell 'reg_N32_3' as output for net 'ALU_REG_out[20]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[19]' of cell 'reg_N32_3' as output for net 'ALU_REG_out[19]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[18]' of cell 'reg_N32_3' as output for net 'ALU_REG_out[18]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[17]' of cell 'reg_N32_3' as output for net 'ALU_REG_out[17]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[16]' of cell 'reg_N32_3' as output for net 'ALU_REG_out[16]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[15]' of cell 'reg_N32_3' as output for net 'ALU_REG_out[15]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[14]' of cell 'reg_N32_3' as output for net 'ALU_REG_out[14]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[13]' of cell 'reg_N32_3' as output for net 'ALU_REG_out[13]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[12]' of cell 'reg_N32_3' as output for net 'ALU_REG_out[12]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[11]' of cell 'reg_N32_3' as output for net 'ALU_REG_out[11]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[10]' of cell 'reg_N32_3' as output for net 'ALU_REG_out[10]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[9]' of cell 'reg_N32_3' as output for net 'ALU_REG_out[9]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[8]' of cell 'reg_N32_3' as output for net 'ALU_REG_out[8]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[7]' of cell 'reg_N32_3' as output for net 'ALU_REG_out[7]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[6]' of cell 'reg_N32_3' as output for net 'ALU_REG_out[6]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[5]' of cell 'reg_N32_3' as output for net 'ALU_REG_out[5]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[4]' of cell 'reg_N32_3' as output for net 'ALU_REG_out[4]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[3]' of cell 'reg_N32_3' as output for net 'ALU_REG_out[3]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[2]' of cell 'reg_N32_3' as output for net 'ALU_REG_out[2]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[1]' of cell 'reg_N32_3' as output for net 'ALU_REG_out[1]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[0]' of cell 'reg_N32_3' as output for net 'ALU_REG_out[0]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[31]' of cell 'reg_N32_2' as output for net 'RT_REG_out[31]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[30]' of cell 'reg_N32_2' as output for net 'RT_REG_out[30]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[29]' of cell 'reg_N32_2' as output for net 'RT_REG_out[29]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[28]' of cell 'reg_N32_2' as output for net 'RT_REG_out[28]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[27]' of cell 'reg_N32_2' as output for net 'RT_REG_out[27]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[26]' of cell 'reg_N32_2' as output for net 'RT_REG_out[26]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[25]' of cell 'reg_N32_2' as output for net 'RT_REG_out[25]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[24]' of cell 'reg_N32_2' as output for net 'RT_REG_out[24]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[23]' of cell 'reg_N32_2' as output for net 'RT_REG_out[23]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[22]' of cell 'reg_N32_2' as output for net 'RT_REG_out[22]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[21]' of cell 'reg_N32_2' as output for net 'RT_REG_out[21]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[20]' of cell 'reg_N32_2' as output for net 'RT_REG_out[20]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[19]' of cell 'reg_N32_2' as output for net 'RT_REG_out[19]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[18]' of cell 'reg_N32_2' as output for net 'RT_REG_out[18]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[17]' of cell 'reg_N32_2' as output for net 'RT_REG_out[17]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[16]' of cell 'reg_N32_2' as output for net 'RT_REG_out[16]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[15]' of cell 'reg_N32_2' as output for net 'RT_REG_out[15]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[14]' of cell 'reg_N32_2' as output for net 'RT_REG_out[14]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[13]' of cell 'reg_N32_2' as output for net 'RT_REG_out[13]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[12]' of cell 'reg_N32_2' as output for net 'RT_REG_out[12]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[11]' of cell 'reg_N32_2' as output for net 'RT_REG_out[11]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[10]' of cell 'reg_N32_2' as output for net 'RT_REG_out[10]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[9]' of cell 'reg_N32_2' as output for net 'RT_REG_out[9]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[8]' of cell 'reg_N32_2' as output for net 'RT_REG_out[8]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[7]' of cell 'reg_N32_2' as output for net 'RT_REG_out[7]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[6]' of cell 'reg_N32_2' as output for net 'RT_REG_out[6]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[5]' of cell 'reg_N32_2' as output for net 'RT_REG_out[5]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[4]' of cell 'reg_N32_2' as output for net 'RT_REG_out[4]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[3]' of cell 'reg_N32_2' as output for net 'RT_REG_out[3]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[2]' of cell 'reg_N32_2' as output for net 'RT_REG_out[2]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[1]' of cell 'reg_N32_2' as output for net 'RT_REG_out[1]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[0]' of cell 'reg_N32_2' as output for net 'RT_REG_out[0]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[31]' of cell 'reg_N32_1' as output for net 'NPC_REG_out[31]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[30]' of cell 'reg_N32_1' as output for net 'NPC_REG_out[30]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[29]' of cell 'reg_N32_1' as output for net 'NPC_REG_out[29]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[28]' of cell 'reg_N32_1' as output for net 'NPC_REG_out[28]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[27]' of cell 'reg_N32_1' as output for net 'NPC_REG_out[27]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[26]' of cell 'reg_N32_1' as output for net 'NPC_REG_out[26]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[25]' of cell 'reg_N32_1' as output for net 'NPC_REG_out[25]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[24]' of cell 'reg_N32_1' as output for net 'NPC_REG_out[24]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[23]' of cell 'reg_N32_1' as output for net 'NPC_REG_out[23]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[22]' of cell 'reg_N32_1' as output for net 'NPC_REG_out[22]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[21]' of cell 'reg_N32_1' as output for net 'NPC_REG_out[21]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[20]' of cell 'reg_N32_1' as output for net 'NPC_REG_out[20]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[19]' of cell 'reg_N32_1' as output for net 'NPC_REG_out[19]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[18]' of cell 'reg_N32_1' as output for net 'NPC_REG_out[18]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[17]' of cell 'reg_N32_1' as output for net 'NPC_REG_out[17]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[16]' of cell 'reg_N32_1' as output for net 'NPC_REG_out[16]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[15]' of cell 'reg_N32_1' as output for net 'NPC_REG_out[15]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[14]' of cell 'reg_N32_1' as output for net 'NPC_REG_out[14]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[13]' of cell 'reg_N32_1' as output for net 'NPC_REG_out[13]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[12]' of cell 'reg_N32_1' as output for net 'NPC_REG_out[12]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[11]' of cell 'reg_N32_1' as output for net 'NPC_REG_out[11]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[10]' of cell 'reg_N32_1' as output for net 'NPC_REG_out[10]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[9]' of cell 'reg_N32_1' as output for net 'NPC_REG_out[9]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[8]' of cell 'reg_N32_1' as output for net 'NPC_REG_out[8]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[7]' of cell 'reg_N32_1' as output for net 'NPC_REG_out[7]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[6]' of cell 'reg_N32_1' as output for net 'NPC_REG_out[6]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[5]' of cell 'reg_N32_1' as output for net 'NPC_REG_out[5]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[4]' of cell 'reg_N32_1' as output for net 'NPC_REG_out[4]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[3]' of cell 'reg_N32_1' as output for net 'NPC_REG_out[3]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[2]' of cell 'reg_N32_1' as output for net 'NPC_REG_out[2]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[1]' of cell 'reg_N32_1' as output for net 'NPC_REG_out[1]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'reg_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[0]' of cell 'reg_N32_1' as output for net 'NPC_REG_out[0]' in module 'MU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[31]' of cell 'mux21_NBIT32_2' as output for net 'RF_ADDR[31]' in module 'WBU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[30]' of cell 'mux21_NBIT32_2' as output for net 'RF_ADDR[30]' in module 'WBU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[29]' of cell 'mux21_NBIT32_2' as output for net 'RF_ADDR[29]' in module 'WBU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[28]' of cell 'mux21_NBIT32_2' as output for net 'RF_ADDR[28]' in module 'WBU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[27]' of cell 'mux21_NBIT32_2' as output for net 'RF_ADDR[27]' in module 'WBU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[26]' of cell 'mux21_NBIT32_2' as output for net 'RF_ADDR[26]' in module 'WBU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[25]' of cell 'mux21_NBIT32_2' as output for net 'RF_ADDR[25]' in module 'WBU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[24]' of cell 'mux21_NBIT32_2' as output for net 'RF_ADDR[24]' in module 'WBU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[23]' of cell 'mux21_NBIT32_2' as output for net 'RF_ADDR[23]' in module 'WBU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[22]' of cell 'mux21_NBIT32_2' as output for net 'RF_ADDR[22]' in module 'WBU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[21]' of cell 'mux21_NBIT32_2' as output for net 'RF_ADDR[21]' in module 'WBU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[20]' of cell 'mux21_NBIT32_2' as output for net 'RF_ADDR[20]' in module 'WBU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[19]' of cell 'mux21_NBIT32_2' as output for net 'RF_ADDR[19]' in module 'WBU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[18]' of cell 'mux21_NBIT32_2' as output for net 'RF_ADDR[18]' in module 'WBU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[17]' of cell 'mux21_NBIT32_2' as output for net 'RF_ADDR[17]' in module 'WBU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[16]' of cell 'mux21_NBIT32_2' as output for net 'RF_ADDR[16]' in module 'WBU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[15]' of cell 'mux21_NBIT32_2' as output for net 'RF_ADDR[15]' in module 'WBU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[14]' of cell 'mux21_NBIT32_2' as output for net 'RF_ADDR[14]' in module 'WBU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[13]' of cell 'mux21_NBIT32_2' as output for net 'RF_ADDR[13]' in module 'WBU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[12]' of cell 'mux21_NBIT32_2' as output for net 'RF_ADDR[12]' in module 'WBU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[11]' of cell 'mux21_NBIT32_2' as output for net 'RF_ADDR[11]' in module 'WBU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[10]' of cell 'mux21_NBIT32_2' as output for net 'RF_ADDR[10]' in module 'WBU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[9]' of cell 'mux21_NBIT32_2' as output for net 'RF_ADDR[9]' in module 'WBU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[8]' of cell 'mux21_NBIT32_2' as output for net 'RF_ADDR[8]' in module 'WBU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[7]' of cell 'mux21_NBIT32_2' as output for net 'RF_ADDR[7]' in module 'WBU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[6]' of cell 'mux21_NBIT32_2' as output for net 'RF_ADDR[6]' in module 'WBU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[5]' of cell 'mux21_NBIT32_2' as output for net 'RF_ADDR[5]' in module 'WBU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[4]' of cell 'mux21_NBIT32_2' as output for net 'RF_ADDR[4]' in module 'WBU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[3]' of cell 'mux21_NBIT32_2' as output for net 'RF_ADDR[3]' in module 'WBU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[2]' of cell 'mux21_NBIT32_2' as output for net 'RF_ADDR[2]' in module 'WBU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[1]' of cell 'mux21_NBIT32_2' as output for net 'RF_ADDR[1]' in module 'WBU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[0]' of cell 'mux21_NBIT32_2' as output for net 'RF_ADDR[0]' in module 'WBU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[31]' of cell 'mux21_NBIT32_1' as output for net 'RF_DATA[31]' in module 'WBU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[30]' of cell 'mux21_NBIT32_1' as output for net 'RF_DATA[30]' in module 'WBU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[29]' of cell 'mux21_NBIT32_1' as output for net 'RF_DATA[29]' in module 'WBU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[28]' of cell 'mux21_NBIT32_1' as output for net 'RF_DATA[28]' in module 'WBU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[27]' of cell 'mux21_NBIT32_1' as output for net 'RF_DATA[27]' in module 'WBU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[26]' of cell 'mux21_NBIT32_1' as output for net 'RF_DATA[26]' in module 'WBU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[25]' of cell 'mux21_NBIT32_1' as output for net 'RF_DATA[25]' in module 'WBU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[24]' of cell 'mux21_NBIT32_1' as output for net 'RF_DATA[24]' in module 'WBU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[23]' of cell 'mux21_NBIT32_1' as output for net 'RF_DATA[23]' in module 'WBU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[22]' of cell 'mux21_NBIT32_1' as output for net 'RF_DATA[22]' in module 'WBU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[21]' of cell 'mux21_NBIT32_1' as output for net 'RF_DATA[21]' in module 'WBU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[20]' of cell 'mux21_NBIT32_1' as output for net 'RF_DATA[20]' in module 'WBU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[19]' of cell 'mux21_NBIT32_1' as output for net 'RF_DATA[19]' in module 'WBU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[18]' of cell 'mux21_NBIT32_1' as output for net 'RF_DATA[18]' in module 'WBU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[17]' of cell 'mux21_NBIT32_1' as output for net 'RF_DATA[17]' in module 'WBU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[16]' of cell 'mux21_NBIT32_1' as output for net 'RF_DATA[16]' in module 'WBU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[15]' of cell 'mux21_NBIT32_1' as output for net 'RF_DATA[15]' in module 'WBU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[14]' of cell 'mux21_NBIT32_1' as output for net 'RF_DATA[14]' in module 'WBU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[13]' of cell 'mux21_NBIT32_1' as output for net 'RF_DATA[13]' in module 'WBU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[12]' of cell 'mux21_NBIT32_1' as output for net 'RF_DATA[12]' in module 'WBU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[11]' of cell 'mux21_NBIT32_1' as output for net 'RF_DATA[11]' in module 'WBU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[10]' of cell 'mux21_NBIT32_1' as output for net 'RF_DATA[10]' in module 'WBU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[9]' of cell 'mux21_NBIT32_1' as output for net 'RF_DATA[9]' in module 'WBU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[8]' of cell 'mux21_NBIT32_1' as output for net 'RF_DATA[8]' in module 'WBU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[7]' of cell 'mux21_NBIT32_1' as output for net 'RF_DATA[7]' in module 'WBU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[6]' of cell 'mux21_NBIT32_1' as output for net 'RF_DATA[6]' in module 'WBU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[5]' of cell 'mux21_NBIT32_1' as output for net 'RF_DATA[5]' in module 'WBU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[4]' of cell 'mux21_NBIT32_1' as output for net 'RF_DATA[4]' in module 'WBU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[3]' of cell 'mux21_NBIT32_1' as output for net 'RF_DATA[3]' in module 'WBU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[2]' of cell 'mux21_NBIT32_1' as output for net 'RF_DATA[2]' in module 'WBU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[1]' of cell 'mux21_NBIT32_1' as output for net 'RF_DATA[1]' in module 'WBU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[0]' of cell 'mux21_NBIT32_1' as output for net 'RF_DATA[0]' in module 'WBU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[9]' of cell 'mux21_NBIT32_0' as output for net '\RT_nxt[9] ' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[8]' of cell 'mux21_NBIT32_0' as output for net '\RT_nxt[8] ' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[7]' of cell 'mux21_NBIT32_0' as output for net '\RT_nxt[7] ' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[6]' of cell 'mux21_NBIT32_0' as output for net '\RT_nxt[6] ' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[5]' of cell 'mux21_NBIT32_0' as output for net '\RT_nxt[5] ' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[4]' of cell 'mux21_NBIT32_0' as output for net '\RT_nxt[4] ' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[3]' of cell 'mux21_NBIT32_0' as output for net '\RT_nxt[3] ' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[31]' of cell 'mux21_NBIT32_0' as output for net '\RT_nxt[31] ' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[30]' of cell 'mux21_NBIT32_0' as output for net '\RT_nxt[30] ' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[2]' of cell 'mux21_NBIT32_0' as output for net '\RT_nxt[2] ' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[29]' of cell 'mux21_NBIT32_0' as output for net '\RT_nxt[29] ' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[28]' of cell 'mux21_NBIT32_0' as output for net '\RT_nxt[28] ' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[27]' of cell 'mux21_NBIT32_0' as output for net '\RT_nxt[27] ' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[26]' of cell 'mux21_NBIT32_0' as output for net '\RT_nxt[26] ' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[25]' of cell 'mux21_NBIT32_0' as output for net '\RT_nxt[25] ' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[24]' of cell 'mux21_NBIT32_0' as output for net '\RT_nxt[24] ' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[23]' of cell 'mux21_NBIT32_0' as output for net '\RT_nxt[23] ' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[22]' of cell 'mux21_NBIT32_0' as output for net '\RT_nxt[22] ' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[21]' of cell 'mux21_NBIT32_0' as output for net '\RT_nxt[21] ' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[20]' of cell 'mux21_NBIT32_0' as output for net '\RT_nxt[20] ' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[1]' of cell 'mux21_NBIT32_0' as output for net '\RT_nxt[1] ' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[19]' of cell 'mux21_NBIT32_0' as output for net '\RT_nxt[19] ' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[18]' of cell 'mux21_NBIT32_0' as output for net '\RT_nxt[18] ' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[17]' of cell 'mux21_NBIT32_0' as output for net '\RT_nxt[17] ' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[16]' of cell 'mux21_NBIT32_0' as output for net '\RT_nxt[16] ' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[15]' of cell 'mux21_NBIT32_0' as output for net '\RT_nxt[15] ' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[14]' of cell 'mux21_NBIT32_0' as output for net '\RT_nxt[14] ' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[13]' of cell 'mux21_NBIT32_0' as output for net '\RT_nxt[13] ' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[12]' of cell 'mux21_NBIT32_0' as output for net '\RT_nxt[12] ' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[11]' of cell 'mux21_NBIT32_0' as output for net '\RT_nxt[11] ' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[10]' of cell 'mux21_NBIT32_0' as output for net '\RT_nxt[10] ' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[0]' of cell 'mux21_NBIT32_0' as output for net '\RT_nxt[0] ' in module 'DU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[9]' of cell 'mux21_NBIT32_3' as output for net '\alu_lmd_s[9] ' in module 'WBU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[8]' of cell 'mux21_NBIT32_3' as output for net '\alu_lmd_s[8] ' in module 'WBU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[7]' of cell 'mux21_NBIT32_3' as output for net '\alu_lmd_s[7] ' in module 'WBU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[6]' of cell 'mux21_NBIT32_3' as output for net '\alu_lmd_s[6] ' in module 'WBU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[5]' of cell 'mux21_NBIT32_3' as output for net '\alu_lmd_s[5] ' in module 'WBU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[4]' of cell 'mux21_NBIT32_3' as output for net '\alu_lmd_s[4] ' in module 'WBU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[3]' of cell 'mux21_NBIT32_3' as output for net '\alu_lmd_s[3] ' in module 'WBU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[31]' of cell 'mux21_NBIT32_3' as output for net '\alu_lmd_s[31] ' in module 'WBU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[30]' of cell 'mux21_NBIT32_3' as output for net '\alu_lmd_s[30] ' in module 'WBU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[2]' of cell 'mux21_NBIT32_3' as output for net '\alu_lmd_s[2] ' in module 'WBU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[29]' of cell 'mux21_NBIT32_3' as output for net '\alu_lmd_s[29] ' in module 'WBU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[28]' of cell 'mux21_NBIT32_3' as output for net '\alu_lmd_s[28] ' in module 'WBU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[27]' of cell 'mux21_NBIT32_3' as output for net '\alu_lmd_s[27] ' in module 'WBU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[26]' of cell 'mux21_NBIT32_3' as output for net '\alu_lmd_s[26] ' in module 'WBU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[25]' of cell 'mux21_NBIT32_3' as output for net '\alu_lmd_s[25] ' in module 'WBU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[24]' of cell 'mux21_NBIT32_3' as output for net '\alu_lmd_s[24] ' in module 'WBU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[23]' of cell 'mux21_NBIT32_3' as output for net '\alu_lmd_s[23] ' in module 'WBU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[22]' of cell 'mux21_NBIT32_3' as output for net '\alu_lmd_s[22] ' in module 'WBU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[21]' of cell 'mux21_NBIT32_3' as output for net '\alu_lmd_s[21] ' in module 'WBU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[20]' of cell 'mux21_NBIT32_3' as output for net '\alu_lmd_s[20] ' in module 'WBU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[1]' of cell 'mux21_NBIT32_3' as output for net '\alu_lmd_s[1] ' in module 'WBU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[19]' of cell 'mux21_NBIT32_3' as output for net '\alu_lmd_s[19] ' in module 'WBU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[18]' of cell 'mux21_NBIT32_3' as output for net '\alu_lmd_s[18] ' in module 'WBU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[17]' of cell 'mux21_NBIT32_3' as output for net '\alu_lmd_s[17] ' in module 'WBU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[16]' of cell 'mux21_NBIT32_3' as output for net '\alu_lmd_s[16] ' in module 'WBU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[15]' of cell 'mux21_NBIT32_3' as output for net '\alu_lmd_s[15] ' in module 'WBU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[14]' of cell 'mux21_NBIT32_3' as output for net '\alu_lmd_s[14] ' in module 'WBU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[13]' of cell 'mux21_NBIT32_3' as output for net '\alu_lmd_s[13] ' in module 'WBU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[12]' of cell 'mux21_NBIT32_3' as output for net '\alu_lmd_s[12] ' in module 'WBU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[11]' of cell 'mux21_NBIT32_3' as output for net '\alu_lmd_s[11] ' in module 'WBU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[10]' of cell 'mux21_NBIT32_3' as output for net '\alu_lmd_s[10] ' in module 'WBU_N32'.
[10/15 23:03:34     58s] Cell 'mux21_NBIT32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'muxout[0]' of cell 'mux21_NBIT32_3' as output for net '\alu_lmd_s[0] ' in module 'WBU_N32'.
[10/15 23:03:34     58s] 23 empty module found.
[10/15 23:03:34     58s] Starting recursive module instantiation check.
[10/15 23:03:34     58s] No recursion found.
[10/15 23:03:34     58s] Term dir updated for 0 vinsts of 23 cells.
[10/15 23:03:34     58s] Building hierarchical netlist for Cell DLX ...
[10/15 23:03:34     59s] *** Netlist is unique.
[10/15 23:03:34     59s] Setting Std. cell height to 2800 DBU (smallest netlist inst).
[10/15 23:03:34     59s] ** info: there are 182 modules.
[10/15 23:03:34     59s] ** info: there are 6772 stdCell insts.
[10/15 23:03:34     59s] 
[10/15 23:03:34     59s] *** Memory Usage v#2 (Current mem = 803.102M, initial mem = 272.285M) ***
[10/15 23:03:34     59s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[10/15 23:03:34     59s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[10/15 23:03:34     59s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[10/15 23:03:34     59s] Set Default Net Delay as 1000 ps.
[10/15 23:03:34     59s] Set Default Net Load as 0.5 pF. 
[10/15 23:03:34     59s] Set Default Input Pin Transition as 0.1 ps.
[10/15 23:03:35     59s] Extraction setup Started 
[10/15 23:03:35     59s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[10/15 23:03:35     59s] Reading Capacitance Table File /eda/dk/nangate45/lef/captables/NCSU_FreePDK_45nm.capTbl ...
[10/15 23:03:35     59s] Cap table was created using Encounter 08.10-p004_1.
[10/15 23:03:35     59s] Process name: master_techFreePDK45.
[10/15 23:03:35     59s] Importing multi-corner RC tables ... 
[10/15 23:03:35     59s] Summary of Active RC-Corners : 
[10/15 23:03:35     59s]  
[10/15 23:03:35     59s]  Analysis View: default
[10/15 23:03:35     59s]     RC-Corner Name        : standard
[10/15 23:03:35     59s]     RC-Corner Index       : 0
[10/15 23:03:35     59s]     RC-Corner Temperature : 300 Celsius
[10/15 23:03:35     59s]     RC-Corner Cap Table   : '/eda/dk/nangate45/lef/captables/NCSU_FreePDK_45nm.capTbl'
[10/15 23:03:35     59s]     RC-Corner PreRoute Res Factor         : 1
[10/15 23:03:35     59s]     RC-Corner PreRoute Cap Factor         : 1
[10/15 23:03:35     59s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[10/15 23:03:35     59s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[10/15 23:03:35     59s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[10/15 23:03:35     59s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[10/15 23:03:35     59s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[10/15 23:03:35     59s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[10/15 23:03:35     59s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[10/15 23:03:35     59s] LayerId::1 widthSet size::4
[10/15 23:03:35     59s] LayerId::2 widthSet size::4
[10/15 23:03:35     59s] LayerId::3 widthSet size::4
[10/15 23:03:35     59s] LayerId::4 widthSet size::4
[10/15 23:03:35     59s] LayerId::5 widthSet size::4
[10/15 23:03:35     59s] LayerId::6 widthSet size::4
[10/15 23:03:35     59s] LayerId::7 widthSet size::4
[10/15 23:03:35     59s] LayerId::8 widthSet size::4
[10/15 23:03:35     59s] LayerId::9 widthSet size::4
[10/15 23:03:35     59s] LayerId::10 widthSet size::3
[10/15 23:03:35     59s] Updating RC grid for preRoute extraction ...
[10/15 23:03:35     59s] Initializing multi-corner capacitance tables ... 
[10/15 23:03:35     59s] Initializing multi-corner resistance tables ...
[10/15 23:03:35     60s] **Info: Trial Route has Max Route Layer 15/10.
[10/15 23:03:35     60s] {RT standard 0 10 10 {4 1} {7 0} {9 0} 3}
[10/15 23:03:35     60s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 82 ; 
[10/15 23:03:35     60s] *Info: initialize multi-corner CTS.
[10/15 23:03:35     60s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=871.7M, current mem=680.7M)
[10/15 23:03:35     60s] Reading timing constraints file 'DLX.sdc' ...
[10/15 23:03:35     60s] Current (total cpu=0:01:00, real=0:01:29, peak res=880.7M, current mem=880.6M)
[10/15 23:03:35     60s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File DLX.sdc, Line 8).
[10/15 23:03:35     60s] 
[10/15 23:03:35     60s] INFO (CTE): Reading of timing constraints file DLX.sdc completed, with 1 WARNING
[10/15 23:03:35     60s] Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=912.7M, current mem=912.7M)
[10/15 23:03:36     60s] Current (total cpu=0:01:01, real=0:01:30, peak res=912.7M, current mem=912.7M)
[10/15 23:03:36     60s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[10/15 23:03:36     60s] Creating Cell Server ...(0, 1, 1, 1)
[10/15 23:03:36     60s] Summary for sequential cells identification: 
[10/15 23:03:36     60s]   Identified SBFF number: 16
[10/15 23:03:36     60s]   Identified MBFF number: 0
[10/15 23:03:36     60s]   Identified SB Latch number: 0
[10/15 23:03:36     60s]   Identified MB Latch number: 0
[10/15 23:03:36     60s]   Not identified SBFF number: 0
[10/15 23:03:36     60s]   Not identified MBFF number: 0
[10/15 23:03:36     60s]   Not identified SB Latch number: 0
[10/15 23:03:36     60s]   Not identified MB Latch number: 0
[10/15 23:03:36     60s]   Number of sequential cells which are not FFs: 13
[10/15 23:03:36     60s] Total number of combinational cells: 99
[10/15 23:03:36     60s] Total number of sequential cells: 29
[10/15 23:03:36     60s] Total number of tristate cells: 6
[10/15 23:03:36     60s] Total number of level shifter cells: 0
[10/15 23:03:36     60s] Total number of power gating cells: 0
[10/15 23:03:36     60s] Total number of isolation cells: 0
[10/15 23:03:36     60s] Total number of power switch cells: 0
[10/15 23:03:36     60s] Total number of pulse generator cells: 0
[10/15 23:03:36     60s] Total number of always on buffers: 0
[10/15 23:03:36     60s] Total number of retention cells: 0
[10/15 23:03:36     60s] List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
[10/15 23:03:36     60s] Total number of usable buffers: 9
[10/15 23:03:36     60s] List of unusable buffers:
[10/15 23:03:36     60s] Total number of unusable buffers: 0
[10/15 23:03:36     60s] List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
[10/15 23:03:36     60s] Total number of usable inverters: 6
[10/15 23:03:36     60s] List of unusable inverters:
[10/15 23:03:36     60s] Total number of unusable inverters: 0
[10/15 23:03:36     60s] List of identified usable delay cells:
[10/15 23:03:36     60s] Total number of identified usable delay cells: 0
[10/15 23:03:36     60s] List of identified unusable delay cells:
[10/15 23:03:36     60s] Total number of identified unusable delay cells: 0
[10/15 23:03:36     60s] Creating Cell Server, finished. 
[10/15 23:03:36     60s] 
[10/15 23:03:36     60s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[10/15 23:03:36     60s] Deleting Cell Server ...
[10/15 23:03:36     60s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=922.3M, current mem=922.3M)
[10/15 23:03:36     60s] Creating Cell Server ...(0, 0, 0, 0)
[10/15 23:03:36     60s] Summary for sequential cells identification: 
[10/15 23:03:36     60s]   Identified SBFF number: 16
[10/15 23:03:36     60s]   Identified MBFF number: 0
[10/15 23:03:36     60s]   Identified SB Latch number: 0
[10/15 23:03:36     60s]   Identified MB Latch number: 0
[10/15 23:03:36     60s]   Not identified SBFF number: 0
[10/15 23:03:36     60s]   Not identified MBFF number: 0
[10/15 23:03:36     60s]   Not identified SB Latch number: 0
[10/15 23:03:36     60s]   Not identified MB Latch number: 0
[10/15 23:03:36     60s]   Number of sequential cells which are not FFs: 13
[10/15 23:03:36     60s]  Visiting view : default
[10/15 23:03:36     60s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[10/15 23:03:36     60s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[10/15 23:03:36     60s]  Visiting view : default
[10/15 23:03:36     60s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[10/15 23:03:36     60s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[10/15 23:03:36     60s]  Setting StdDelay to 10.10
[10/15 23:03:36     60s] Creating Cell Server, finished. 
[10/15 23:03:36     60s] 
[10/15 23:03:36     60s] 
[10/15 23:03:36     60s] *** Summary of all messages that are not suppressed in this session:
[10/15 23:03:36     60s] Severity  ID               Count  Summary                                  
[10/15 23:03:36     60s] WARNING   IMPVL-346           23  Module '%s' is instantiated in the netli...
[10/15 23:03:36     60s] WARNING   IMPDB-2504          23  Cell '%s' is instantiated in the Verilog...
[10/15 23:03:36     60s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[10/15 23:03:36     60s] ERROR     TECHLIB-420          2  Number of ecsm_waveforms in the '%s' tab...
[10/15 23:03:36     60s] ERROR     TECHLIB-1256         2  The %s is being ignored due to errors in...
[10/15 23:03:36     60s] ERROR     TECHLIB-1346         2  The attribute '%s' defined in group '%s'...
[10/15 23:03:36     60s] *** Message Summary: 47 warning(s), 6 error(s)
[10/15 23:03:36     60s] 
[10/15 23:04:21     77s] 
--------------------------------------------------------------------------------
Exiting Innovus on Tue Oct 15 23:04:21 2024
  Total CPU time:     0:01:18
  Total real time:    0:02:17
  Peak memory (main): 949.35MB

[10/15 23:04:21     77s] 
[10/15 23:04:21     77s] *** Memory Usage v#2 (Current mem = 1089.094M, initial mem = 272.285M) ***
[10/15 23:04:21     77s] 
[10/15 23:04:21     77s] *** Summary of all messages that are not suppressed in this session:
[10/15 23:04:21     77s] Severity  ID               Count  Summary                                  
[10/15 23:04:21     77s] WARNING   IMPVL-346           23  Module '%s' is instantiated in the netli...
[10/15 23:04:21     77s] WARNING   IMPDB-2504          23  Cell '%s' is instantiated in the Verilog...
[10/15 23:04:21     77s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[10/15 23:04:21     77s] ERROR     TECHLIB-420          2  Number of ecsm_waveforms in the '%s' tab...
[10/15 23:04:21     77s] ERROR     TECHLIB-1256         2  The %s is being ignored due to errors in...
[10/15 23:04:21     77s] ERROR     TECHLIB-1346         2  The attribute '%s' defined in group '%s'...
[10/15 23:04:21     77s] *** Message Summary: 47 warning(s), 6 error(s)
[10/15 23:04:21     77s] 
[10/15 23:04:21     77s] --- Ending "Innovus" (totcpu=0:01:17, real=0:02:15, mem=1089.1M) ---
