;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 24.10.2018. 14:16:12
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2000  	536936444
0x0004	0x1F190000  	7961
0x0008	0x1ED10000  	7889
0x000C	0x1ED10000  	7889
0x0010	0x1ED10000  	7889
0x0014	0x1ED10000  	7889
0x0018	0x1ED10000  	7889
0x001C	0x1ED10000  	7889
0x0020	0x1ED10000  	7889
0x0024	0x1ED10000  	7889
0x0028	0x1ED10000  	7889
0x002C	0x1ED10000  	7889
0x0030	0x1ED10000  	7889
0x0034	0x1ED10000  	7889
0x0038	0x1ED10000  	7889
0x003C	0x1ED10000  	7889
0x0040	0x1ED10000  	7889
0x0044	0x1ED10000  	7889
0x0048	0x1ED10000  	7889
0x004C	0x1ED10000  	7889
0x0050	0x1ED10000  	7889
0x0054	0x1ED10000  	7889
0x0058	0x1ED10000  	7889
0x005C	0x1ED10000  	7889
0x0060	0x1ED10000  	7889
0x0064	0x1ED10000  	7889
0x0068	0x1ED10000  	7889
0x006C	0x1ED10000  	7889
0x0070	0x1ED10000  	7889
0x0074	0x1ED10000  	7889
0x0078	0x1ED10000  	7889
0x007C	0x1ED10000  	7889
0x0080	0x1ED10000  	7889
0x0084	0x1ED10000  	7889
0x0088	0x1ED10000  	7889
0x008C	0x1ED10000  	7889
0x0090	0x1ED10000  	7889
0x0094	0x1ED10000  	7889
0x0098	0x1ED10000  	7889
0x009C	0x1ED10000  	7889
0x00A0	0x1ED10000  	7889
0x00A4	0x1ED10000  	7889
0x00A8	0x1ED10000  	7889
0x00AC	0x1ED10000  	7889
0x00B0	0x1ED10000  	7889
0x00B4	0x1ED10000  	7889
0x00B8	0x1ED10000  	7889
0x00BC	0x1ED10000  	7889
0x00C0	0x1ED10000  	7889
0x00C4	0x1ED10000  	7889
0x00C8	0x1ED10000  	7889
0x00CC	0x1ED10000  	7889
0x00D0	0x1ED10000  	7889
0x00D4	0x1ED10000  	7889
0x00D8	0x1ED10000  	7889
0x00DC	0x1ED10000  	7889
0x00E0	0x1ED10000  	7889
0x00E4	0x1ED10000  	7889
0x00E8	0x1ED10000  	7889
0x00EC	0x1ED10000  	7889
0x00F0	0x1ED10000  	7889
0x00F4	0x1ED10000  	7889
0x00F8	0x1ED10000  	7889
0x00FC	0x1ED10000  	7889
; end of ____SysVT
_main:
;Click_Slider2_MSP.c, 65 :: 		void main()
0x1F18	0xF000F810  BL	7996
0x1F1C	0xF7FFFFDC  BL	7896
0x1F20	0xF000FADA  BL	9432
0x1F24	0xF7FFFFEE  BL	7940
0x1F28	0xF000FA88  BL	9276
;Click_Slider2_MSP.c, 67 :: 		systemInit();
0x1F2C	0xF7FFFFA8  BL	_systemInit+0
;Click_Slider2_MSP.c, 68 :: 		applicationInit();
0x1F30	0xF7FFFF58  BL	_applicationInit+0
;Click_Slider2_MSP.c, 70 :: 		while (1)
L_main4:
;Click_Slider2_MSP.c, 72 :: 		applicationTask();
0x1F34	0xF7FFFF74  BL	_applicationTask+0
;Click_Slider2_MSP.c, 73 :: 		}
0x1F38	0xE7FC    B	L_main4
;Click_Slider2_MSP.c, 74 :: 		}
L_end_main:
L__main_end_loop:
0x1F3A	0xE7FE    B	L__main_end_loop
; end of _main
___CC2DW:
;__Lib_System_MSP432P.c, 39 :: 		
0x1D7C	0xB081    SUB	SP, SP, #4
;__Lib_System_MSP432P.c, 41 :: 		
L_loopDW:
;__Lib_System_MSP432P.c, 42 :: 		
0x1D7E	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_MSP432P.c, 43 :: 		
0x1D82	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_MSP432P.c, 44 :: 		
0x1D86	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_MSP432P.c, 45 :: 		
0x1D8A	0xD1F8    BNE	L_loopDW
;__Lib_System_MSP432P.c, 47 :: 		
L_end___CC2DW:
0x1D8C	0xB001    ADD	SP, SP, #4
0x1D8E	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_MSP432P.c, 82 :: 		
0x1DA8	0xB081    SUB	SP, SP, #4
;__Lib_System_MSP432P.c, 84 :: 		
0x1DAA	0xF04F0900  MOV	R9, #0
;__Lib_System_MSP432P.c, 85 :: 		
0x1DAE	0xF04F0C00  MOV	R12, #0
;__Lib_System_MSP432P.c, 86 :: 		
0x1DB2	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_MSP432P.c, 87 :: 		
0x1DB6	0xDC04    BGT	L_loopFZs
;__Lib_System_MSP432P.c, 88 :: 		
0x1DB8	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_MSP432P.c, 89 :: 		
0x1DBC	0xDB01    BLT	L_loopFZs
;__Lib_System_MSP432P.c, 90 :: 		
0x1DBE	0x46D4    MOV	R12, R10
;__Lib_System_MSP432P.c, 91 :: 		
0x1DC0	0x46EA    MOV	R10, SP
;__Lib_System_MSP432P.c, 92 :: 		
L_loopFZs:
;__Lib_System_MSP432P.c, 93 :: 		
0x1DC2	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_MSP432P.c, 94 :: 		
0x1DC6	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_MSP432P.c, 95 :: 		
0x1DCA	0xD1FA    BNE	L_loopFZs
;__Lib_System_MSP432P.c, 96 :: 		
0x1DCC	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_MSP432P.c, 97 :: 		
0x1DD0	0xDD05    BLE	L_norep
;__Lib_System_MSP432P.c, 98 :: 		
0x1DD2	0x46E2    MOV	R10, R12
;__Lib_System_MSP432P.c, 99 :: 		
0x1DD4	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_MSP432P.c, 100 :: 		
0x1DD8	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_MSP432P.c, 101 :: 		
0x1DDC	0xE7F1    B	L_loopFZs
;__Lib_System_MSP432P.c, 102 :: 		
L_norep:
;__Lib_System_MSP432P.c, 105 :: 		
L_end___FillZeros:
0x1DDE	0xB001    ADD	SP, SP, #4
0x1DE0	0x4770    BX	LR
; end of ___FillZeros
_systemInit:
;Click_Slider2_MSP.c, 33 :: 		void systemInit()
0x1E80	0xB081    SUB	SP, SP, #4
0x1E82	0xF8CDE000  STR	LR, [SP, #0]
;Click_Slider2_MSP.c, 35 :: 		mikrobus_gpioInit( _MIKROBUS1, _MIKROBUS_PWM_PIN, _GPIO_OUTPUT );
0x1E86	0x2200    MOVS	R2, #0
0x1E88	0x2106    MOVS	R1, #6
0x1E8A	0x2000    MOVS	R0, #0
0x1E8C	0xF7FFFD9C  BL	_mikrobus_gpioInit+0
;Click_Slider2_MSP.c, 36 :: 		mikrobus_gpioInit( _MIKROBUS1, _MIKROBUS_CS_PIN, _GPIO_OUTPUT );
0x1E90	0x2200    MOVS	R2, #0
0x1E92	0x2102    MOVS	R1, #2
0x1E94	0x2000    MOVS	R0, #0
0x1E96	0xF7FFFD97  BL	_mikrobus_gpioInit+0
;Click_Slider2_MSP.c, 37 :: 		mikrobus_logInit( _MIKROBUS2, 9600 );
0x1E9A	0xF2425180  MOVW	R1, #9600
0x1E9E	0x2001    MOVS	R0, #1
0x1EA0	0xF7FFFE72  BL	_mikrobus_logInit+0
;Click_Slider2_MSP.c, 38 :: 		mikrobus_logWrite("--- System Init ---", _LOG_LINE);
0x1EA4	0x4809    LDR	R0, [PC, #36]
0x1EA6	0x2102    MOVS	R1, #2
0x1EA8	0xF7FFFDF0  BL	_mikrobus_logWrite+0
;Click_Slider2_MSP.c, 39 :: 		Delay_ms( 100 );
0x1EAC	0xF644777D  MOVW	R7, #20349
0x1EB0	0xF2C00712  MOVT	R7, #18
0x1EB4	0xBF00    NOP
0x1EB6	0xBF00    NOP
L_systemInit0:
0x1EB8	0x1E7F    SUBS	R7, R7, #1
0x1EBA	0xD1FD    BNE	L_systemInit0
0x1EBC	0xBF00    NOP
0x1EBE	0xBF00    NOP
0x1EC0	0xBF00    NOP
;Click_Slider2_MSP.c, 40 :: 		}
L_end_systemInit:
0x1EC2	0xF8DDE000  LDR	LR, [SP, #0]
0x1EC6	0xB001    ADD	SP, SP, #4
0x1EC8	0x4770    BX	LR
0x1ECA	0xBF00    NOP
0x1ECC	0x00132000  	?lstr1_Click_Slider2_MSP+0
; end of _systemInit
_mikrobus_gpioInit:
;clicker_2_MSP432.c, 162 :: 		T_mikrobus_ret mikrobus_gpioInit(T_mikrobus_soc bus, T_mikrobus_pin pin, T_gpio_dir direction)
; direction start address is: 8 (R2)
; pin start address is: 4 (R1)
; bus start address is: 0 (R0)
0x19C8	0xB081    SUB	SP, SP, #4
0x19CA	0xF8CDE000  STR	LR, [SP, #0]
0x19CE	0xFA5FF981  UXTB	R9, R1
0x19D2	0xFA5FFA82  UXTB	R10, R2
; direction end address is: 8 (R2)
; pin end address is: 4 (R1)
; bus end address is: 0 (R0)
; bus start address is: 0 (R0)
; pin start address is: 36 (R9)
; direction start address is: 40 (R10)
;clicker_2_MSP432.c, 164 :: 		switch( bus )
0x19D6	0xE01D    B	L_mikrobus_gpioInit156
; bus end address is: 0 (R0)
;clicker_2_MSP432.c, 167 :: 		case _MIKROBUS1 : return _gpioInit_1(pin, direction);
L_mikrobus_gpioInit158:
0x19D8	0xFA5FF18A  UXTB	R1, R10
; direction end address is: 40 (R10)
0x19DC	0xFA5FF089  UXTB	R0, R9
; pin end address is: 36 (R9)
0x19E0	0xF7FFFD66  BL	clicker_2_MSP432__gpioInit_1+0
0x19E4	0xE01F    B	L_end_mikrobus_gpioInit
;clicker_2_MSP432.c, 170 :: 		case _MIKROBUS2 : return _gpioInit_2(pin, direction);
L_mikrobus_gpioInit159:
; direction start address is: 40 (R10)
; pin start address is: 36 (R9)
0x19E6	0xFA5FF18A  UXTB	R1, R10
; direction end address is: 40 (R10)
0x19EA	0xFA5FF089  UXTB	R0, R9
; pin end address is: 36 (R9)
0x19EE	0xF7FFFC77  BL	clicker_2_MSP432__gpioInit_2+0
0x19F2	0xE018    B	L_end_mikrobus_gpioInit
;clicker_2_MSP432.c, 173 :: 		case _MIKROBUS3 : return _gpioInit_3(pin, direction);
L_mikrobus_gpioInit160:
; direction start address is: 40 (R10)
; pin start address is: 36 (R9)
0x19F4	0xFA5FF18A  UXTB	R1, R10
; direction end address is: 40 (R10)
0x19F8	0xFA5FF089  UXTB	R0, R9
; pin end address is: 36 (R9)
0x19FC	0xF7FFFB84  BL	clicker_2_MSP432__gpioInit_3+0
0x1A00	0xE011    B	L_end_mikrobus_gpioInit
;clicker_2_MSP432.c, 176 :: 		case _MIKROBUS4 : return _gpioInit_4(pin, direction);
L_mikrobus_gpioInit161:
; direction start address is: 40 (R10)
; pin start address is: 36 (R9)
0x1A02	0xFA5FF18A  UXTB	R1, R10
; direction end address is: 40 (R10)
0x1A06	0xFA5FF089  UXTB	R0, R9
; pin end address is: 36 (R9)
0x1A0A	0xF7FFFE39  BL	clicker_2_MSP432__gpioInit_4+0
0x1A0E	0xE00A    B	L_end_mikrobus_gpioInit
;clicker_2_MSP432.c, 184 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_gpioInit162:
0x1A10	0x2001    MOVS	R0, #1
0x1A12	0xE008    B	L_end_mikrobus_gpioInit
;clicker_2_MSP432.c, 185 :: 		}
L_mikrobus_gpioInit156:
; direction start address is: 40 (R10)
; pin start address is: 36 (R9)
; bus start address is: 0 (R0)
0x1A14	0x2800    CMP	R0, #0
0x1A16	0xD0DF    BEQ	L_mikrobus_gpioInit158
0x1A18	0x2801    CMP	R0, #1
0x1A1A	0xD0E4    BEQ	L_mikrobus_gpioInit159
0x1A1C	0x2802    CMP	R0, #2
0x1A1E	0xD0E9    BEQ	L_mikrobus_gpioInit160
0x1A20	0x2803    CMP	R0, #3
0x1A22	0xD0EE    BEQ	L_mikrobus_gpioInit161
; bus end address is: 0 (R0)
; pin end address is: 36 (R9)
; direction end address is: 40 (R10)
0x1A24	0xE7F4    B	L_mikrobus_gpioInit162
;clicker_2_MSP432.c, 187 :: 		}
L_end_mikrobus_gpioInit:
0x1A26	0xF8DDE000  LDR	LR, [SP, #0]
0x1A2A	0xB001    ADD	SP, SP, #4
0x1A2C	0x4770    BX	LR
; end of _mikrobus_gpioInit
clicker_2_MSP432__gpioInit_1:
;__c2_msp432_gpio.c, 131 :: 		static T_mikrobus_ret _gpioInit_1(T_mikrobus_pin pin, T_gpio_dir dir)
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x14B0	0xB081    SUB	SP, SP, #4
0x14B2	0xF8CDE000  STR	LR, [SP, #0]
; dir end address is: 4 (R1)
; pin end address is: 0 (R0)
; pin start address is: 0 (R0)
; dir start address is: 4 (R1)
;__c2_msp432_gpio.c, 133 :: 		switch( pin )
0x14B6	0xE0A9    B	L_clicker_2_MSP432__gpioInit_10
; pin end address is: 0 (R0)
;__c2_msp432_gpio.c, 135 :: 		case _MIKROBUS_AN_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&DIO_P6IN, _GPIO_PINMASK_0); else GPIO_Digital_Output(&DIO_P6OUT, _GPIO_PINMASK_0); break;
L_clicker_2_MSP432__gpioInit_12:
0x14B8	0x2901    CMP	R1, #1
0x14BA	0xD105    BNE	L_clicker_2_MSP432__gpioInit_13
; dir end address is: 4 (R1)
0x14BC	0xF2400101  MOVW	R1, #1
0x14C0	0x4865    LDR	R0, [PC, #404]
0x14C2	0xF7FFFBCF  BL	_GPIO_Digital_Input+0
0x14C6	0xE004    B	L_clicker_2_MSP432__gpioInit_14
L_clicker_2_MSP432__gpioInit_13:
0x14C8	0xF2400101  MOVW	R1, #1
0x14CC	0x4863    LDR	R0, [PC, #396]
0x14CE	0xF7FFFBE7  BL	_GPIO_Digital_Output+0
L_clicker_2_MSP432__gpioInit_14:
0x14D2	0xE0BB    B	L_clicker_2_MSP432__gpioInit_11
;__c2_msp432_gpio.c, 136 :: 		case _MIKROBUS_RST_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&DIO_P5IN, _GPIO_PINMASK_6); else GPIO_Digital_Output(&DIO_P5OUT, _GPIO_PINMASK_6); break;
L_clicker_2_MSP432__gpioInit_15:
; dir start address is: 4 (R1)
0x14D4	0x2901    CMP	R1, #1
0x14D6	0xD105    BNE	L_clicker_2_MSP432__gpioInit_16
; dir end address is: 4 (R1)
0x14D8	0xF2400140  MOVW	R1, #64
0x14DC	0x4860    LDR	R0, [PC, #384]
0x14DE	0xF7FFFBC1  BL	_GPIO_Digital_Input+0
0x14E2	0xE004    B	L_clicker_2_MSP432__gpioInit_17
L_clicker_2_MSP432__gpioInit_16:
0x14E4	0xF2400140  MOVW	R1, #64
0x14E8	0x485E    LDR	R0, [PC, #376]
0x14EA	0xF7FFFBD9  BL	_GPIO_Digital_Output+0
L_clicker_2_MSP432__gpioInit_17:
0x14EE	0xE0AD    B	L_clicker_2_MSP432__gpioInit_11
;__c2_msp432_gpio.c, 137 :: 		case _MIKROBUS_CS_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&DIO_P5IN, _GPIO_PINMASK_0); else GPIO_Digital_Output(&DIO_P5OUT, _GPIO_PINMASK_0); break;
L_clicker_2_MSP432__gpioInit_18:
; dir start address is: 4 (R1)
0x14F0	0x2901    CMP	R1, #1
0x14F2	0xD105    BNE	L_clicker_2_MSP432__gpioInit_19
; dir end address is: 4 (R1)
0x14F4	0xF2400101  MOVW	R1, #1
0x14F8	0x4859    LDR	R0, [PC, #356]
0x14FA	0xF7FFFBB3  BL	_GPIO_Digital_Input+0
0x14FE	0xE004    B	L_clicker_2_MSP432__gpioInit_110
L_clicker_2_MSP432__gpioInit_19:
0x1500	0xF2400101  MOVW	R1, #1
0x1504	0x4857    LDR	R0, [PC, #348]
0x1506	0xF7FFFBCB  BL	_GPIO_Digital_Output+0
L_clicker_2_MSP432__gpioInit_110:
0x150A	0xE09F    B	L_clicker_2_MSP432__gpioInit_11
;__c2_msp432_gpio.c, 138 :: 		case _MIKROBUS_SCK_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&DIO_P1IN, _GPIO_PINMASK_5); else GPIO_Digital_Output(&DIO_P1OUT, _GPIO_PINMASK_5); break;
L_clicker_2_MSP432__gpioInit_111:
; dir start address is: 4 (R1)
0x150C	0x2901    CMP	R1, #1
0x150E	0xD105    BNE	L_clicker_2_MSP432__gpioInit_112
; dir end address is: 4 (R1)
0x1510	0xF2400120  MOVW	R1, #32
0x1514	0x4854    LDR	R0, [PC, #336]
0x1516	0xF7FFFBA5  BL	_GPIO_Digital_Input+0
0x151A	0xE004    B	L_clicker_2_MSP432__gpioInit_113
L_clicker_2_MSP432__gpioInit_112:
0x151C	0xF2400120  MOVW	R1, #32
0x1520	0x4852    LDR	R0, [PC, #328]
0x1522	0xF7FFFBBD  BL	_GPIO_Digital_Output+0
L_clicker_2_MSP432__gpioInit_113:
0x1526	0xE091    B	L_clicker_2_MSP432__gpioInit_11
;__c2_msp432_gpio.c, 139 :: 		case _MIKROBUS_MISO_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&DIO_P1IN, _GPIO_PINMASK_7); else GPIO_Digital_Output(&DIO_P1OUT, _GPIO_PINMASK_7); break;
L_clicker_2_MSP432__gpioInit_114:
; dir start address is: 4 (R1)
0x1528	0x2901    CMP	R1, #1
0x152A	0xD105    BNE	L_clicker_2_MSP432__gpioInit_115
; dir end address is: 4 (R1)
0x152C	0xF2400180  MOVW	R1, #128
0x1530	0x484D    LDR	R0, [PC, #308]
0x1532	0xF7FFFB97  BL	_GPIO_Digital_Input+0
0x1536	0xE004    B	L_clicker_2_MSP432__gpioInit_116
L_clicker_2_MSP432__gpioInit_115:
0x1538	0xF2400180  MOVW	R1, #128
0x153C	0x484B    LDR	R0, [PC, #300]
0x153E	0xF7FFFBAF  BL	_GPIO_Digital_Output+0
L_clicker_2_MSP432__gpioInit_116:
0x1542	0xE083    B	L_clicker_2_MSP432__gpioInit_11
;__c2_msp432_gpio.c, 140 :: 		case _MIKROBUS_MOSI_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&DIO_P1IN, _GPIO_PINMASK_6); else GPIO_Digital_Output(&DIO_P1OUT, _GPIO_PINMASK_6); break;
L_clicker_2_MSP432__gpioInit_117:
; dir start address is: 4 (R1)
0x1544	0x2901    CMP	R1, #1
0x1546	0xD105    BNE	L_clicker_2_MSP432__gpioInit_118
; dir end address is: 4 (R1)
0x1548	0xF2400140  MOVW	R1, #64
0x154C	0x4846    LDR	R0, [PC, #280]
0x154E	0xF7FFFB89  BL	_GPIO_Digital_Input+0
0x1552	0xE004    B	L_clicker_2_MSP432__gpioInit_119
L_clicker_2_MSP432__gpioInit_118:
0x1554	0xF2400140  MOVW	R1, #64
0x1558	0x4844    LDR	R0, [PC, #272]
0x155A	0xF7FFFBA1  BL	_GPIO_Digital_Output+0
L_clicker_2_MSP432__gpioInit_119:
0x155E	0xE075    B	L_clicker_2_MSP432__gpioInit_11
;__c2_msp432_gpio.c, 141 :: 		case _MIKROBUS_PWM_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&DIO_P2IN, _GPIO_PINMASK_7); else GPIO_Digital_Output(&DIO_P2OUT, _GPIO_PINMASK_7); break;
L_clicker_2_MSP432__gpioInit_120:
; dir start address is: 4 (R1)
0x1560	0x2901    CMP	R1, #1
0x1562	0xD105    BNE	L_clicker_2_MSP432__gpioInit_121
; dir end address is: 4 (R1)
0x1564	0xF2400180  MOVW	R1, #128
0x1568	0x4841    LDR	R0, [PC, #260]
0x156A	0xF7FFFB7B  BL	_GPIO_Digital_Input+0
0x156E	0xE004    B	L_clicker_2_MSP432__gpioInit_122
L_clicker_2_MSP432__gpioInit_121:
0x1570	0xF2400180  MOVW	R1, #128
0x1574	0x483F    LDR	R0, [PC, #252]
0x1576	0xF7FFFB93  BL	_GPIO_Digital_Output+0
L_clicker_2_MSP432__gpioInit_122:
0x157A	0xE067    B	L_clicker_2_MSP432__gpioInit_11
;__c2_msp432_gpio.c, 142 :: 		case _MIKROBUS_INT_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&DIO_P2IN, _GPIO_PINMASK_4); else GPIO_Digital_Output(&DIO_P2OUT, _GPIO_PINMASK_4); break;
L_clicker_2_MSP432__gpioInit_123:
; dir start address is: 4 (R1)
0x157C	0x2901    CMP	R1, #1
0x157E	0xD105    BNE	L_clicker_2_MSP432__gpioInit_124
; dir end address is: 4 (R1)
0x1580	0xF2400110  MOVW	R1, #16
0x1584	0x483A    LDR	R0, [PC, #232]
0x1586	0xF7FFFB6D  BL	_GPIO_Digital_Input+0
0x158A	0xE004    B	L_clicker_2_MSP432__gpioInit_125
L_clicker_2_MSP432__gpioInit_124:
0x158C	0xF2400110  MOVW	R1, #16
0x1590	0x4838    LDR	R0, [PC, #224]
0x1592	0xF7FFFB85  BL	_GPIO_Digital_Output+0
L_clicker_2_MSP432__gpioInit_125:
0x1596	0xE059    B	L_clicker_2_MSP432__gpioInit_11
;__c2_msp432_gpio.c, 143 :: 		case _MIKROBUS_RX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&DIO_P3IN, _GPIO_PINMASK_2); else GPIO_Digital_Output(&DIO_P3OUT, _GPIO_PINMASK_2); break;
L_clicker_2_MSP432__gpioInit_126:
; dir start address is: 4 (R1)
0x1598	0x2901    CMP	R1, #1
0x159A	0xD105    BNE	L_clicker_2_MSP432__gpioInit_127
; dir end address is: 4 (R1)
0x159C	0xF2400104  MOVW	R1, #4
0x15A0	0x4835    LDR	R0, [PC, #212]
0x15A2	0xF7FFFB5F  BL	_GPIO_Digital_Input+0
0x15A6	0xE004    B	L_clicker_2_MSP432__gpioInit_128
L_clicker_2_MSP432__gpioInit_127:
0x15A8	0xF2400104  MOVW	R1, #4
0x15AC	0x4833    LDR	R0, [PC, #204]
0x15AE	0xF7FFFB77  BL	_GPIO_Digital_Output+0
L_clicker_2_MSP432__gpioInit_128:
0x15B2	0xE04B    B	L_clicker_2_MSP432__gpioInit_11
;__c2_msp432_gpio.c, 144 :: 		case _MIKROBUS_TX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&DIO_P3IN, _GPIO_PINMASK_3); else GPIO_Digital_Output(&DIO_P3OUT, _GPIO_PINMASK_3); break;
L_clicker_2_MSP432__gpioInit_129:
; dir start address is: 4 (R1)
0x15B4	0x2901    CMP	R1, #1
0x15B6	0xD105    BNE	L_clicker_2_MSP432__gpioInit_130
; dir end address is: 4 (R1)
0x15B8	0xF2400108  MOVW	R1, #8
0x15BC	0x482E    LDR	R0, [PC, #184]
0x15BE	0xF7FFFB51  BL	_GPIO_Digital_Input+0
0x15C2	0xE004    B	L_clicker_2_MSP432__gpioInit_131
L_clicker_2_MSP432__gpioInit_130:
0x15C4	0xF2400108  MOVW	R1, #8
0x15C8	0x482C    LDR	R0, [PC, #176]
0x15CA	0xF7FFFB69  BL	_GPIO_Digital_Output+0
L_clicker_2_MSP432__gpioInit_131:
0x15CE	0xE03D    B	L_clicker_2_MSP432__gpioInit_11
;__c2_msp432_gpio.c, 145 :: 		case _MIKROBUS_SCL_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&DIO_P6IN, _GPIO_PINMASK_5); else GPIO_Digital_Output(&DIO_P6OUT, _GPIO_PINMASK_5); break;
L_clicker_2_MSP432__gpioInit_132:
; dir start address is: 4 (R1)
0x15D0	0x2901    CMP	R1, #1
0x15D2	0xD105    BNE	L_clicker_2_MSP432__gpioInit_133
; dir end address is: 4 (R1)
0x15D4	0xF2400120  MOVW	R1, #32
0x15D8	0x481F    LDR	R0, [PC, #124]
0x15DA	0xF7FFFB43  BL	_GPIO_Digital_Input+0
0x15DE	0xE004    B	L_clicker_2_MSP432__gpioInit_134
L_clicker_2_MSP432__gpioInit_133:
0x15E0	0xF2400120  MOVW	R1, #32
0x15E4	0x481D    LDR	R0, [PC, #116]
0x15E6	0xF7FFFB5B  BL	_GPIO_Digital_Output+0
L_clicker_2_MSP432__gpioInit_134:
0x15EA	0xE02F    B	L_clicker_2_MSP432__gpioInit_11
;__c2_msp432_gpio.c, 146 :: 		case _MIKROBUS_SDA_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&DIO_P6IN, _GPIO_PINMASK_4); else GPIO_Digital_Output(&DIO_P6OUT, _GPIO_PINMASK_4); break;
L_clicker_2_MSP432__gpioInit_135:
; dir start address is: 4 (R1)
0x15EC	0x2901    CMP	R1, #1
0x15EE	0xD105    BNE	L_clicker_2_MSP432__gpioInit_136
; dir end address is: 4 (R1)
0x15F0	0xF2400110  MOVW	R1, #16
0x15F4	0x4818    LDR	R0, [PC, #96]
0x15F6	0xF7FFFB35  BL	_GPIO_Digital_Input+0
0x15FA	0xE004    B	L_clicker_2_MSP432__gpioInit_137
L_clicker_2_MSP432__gpioInit_136:
0x15FC	0xF2400110  MOVW	R1, #16
0x1600	0x4816    LDR	R0, [PC, #88]
0x1602	0xF7FFFB4D  BL	_GPIO_Digital_Output+0
L_clicker_2_MSP432__gpioInit_137:
0x1606	0xE021    B	L_clicker_2_MSP432__gpioInit_11
;__c2_msp432_gpio.c, 147 :: 		default                  : return _MIKROBUS_ERR_PIN;
L_clicker_2_MSP432__gpioInit_138:
0x1608	0x2001    MOVS	R0, #1
0x160A	0xE020    B	L_end__gpioInit_1
;__c2_msp432_gpio.c, 148 :: 		}
L_clicker_2_MSP432__gpioInit_10:
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x160C	0x2800    CMP	R0, #0
0x160E	0xF43FAF53  BEQ	L_clicker_2_MSP432__gpioInit_12
0x1612	0x2801    CMP	R0, #1
0x1614	0xF43FAF5E  BEQ	L_clicker_2_MSP432__gpioInit_15
0x1618	0x2802    CMP	R0, #2
0x161A	0xF43FAF69  BEQ	L_clicker_2_MSP432__gpioInit_18
0x161E	0x2803    CMP	R0, #3
0x1620	0xF43FAF74  BEQ	L_clicker_2_MSP432__gpioInit_111
0x1624	0x2804    CMP	R0, #4
0x1626	0xF43FAF7F  BEQ	L_clicker_2_MSP432__gpioInit_114
0x162A	0x2805    CMP	R0, #5
0x162C	0xF43FAF8A  BEQ	L_clicker_2_MSP432__gpioInit_117
0x1630	0x2806    CMP	R0, #6
0x1632	0xF43FAF95  BEQ	L_clicker_2_MSP432__gpioInit_120
0x1636	0x2807    CMP	R0, #7
0x1638	0xD0A0    BEQ	L_clicker_2_MSP432__gpioInit_123
0x163A	0x2808    CMP	R0, #8
0x163C	0xD0AC    BEQ	L_clicker_2_MSP432__gpioInit_126
0x163E	0x2809    CMP	R0, #9
0x1640	0xD0B8    BEQ	L_clicker_2_MSP432__gpioInit_129
0x1642	0x280A    CMP	R0, #10
0x1644	0xD0C4    BEQ	L_clicker_2_MSP432__gpioInit_132
0x1646	0x280B    CMP	R0, #11
0x1648	0xD0D0    BEQ	L_clicker_2_MSP432__gpioInit_135
; pin end address is: 0 (R0)
; dir end address is: 4 (R1)
0x164A	0xE7DD    B	L_clicker_2_MSP432__gpioInit_138
L_clicker_2_MSP432__gpioInit_11:
;__c2_msp432_gpio.c, 149 :: 		return _MIKROBUS_OK;
0x164C	0x2000    MOVS	R0, __MIKROBUS_OK
;__c2_msp432_gpio.c, 150 :: 		}
L_end__gpioInit_1:
0x164E	0xF8DDE000  LDR	LR, [SP, #0]
0x1652	0xB001    ADD	SP, SP, #4
0x1654	0x4770    BX	LR
0x1656	0xBF00    NOP
0x1658	0x4C414000  	DIO_P6IN+0
0x165C	0x4C434000  	DIO_P6OUT+0
0x1660	0x4C404000  	DIO_P5IN+0
0x1664	0x4C424000  	DIO_P5OUT+0
0x1668	0x4C004000  	DIO_P1IN+0
0x166C	0x4C024000  	DIO_P1OUT+0
0x1670	0x4C014000  	DIO_P2IN+0
0x1674	0x4C034000  	DIO_P2OUT+0
0x1678	0x4C204000  	DIO_P3IN+0
0x167C	0x4C224000  	DIO_P3OUT+0
; end of clicker_2_MSP432__gpioInit_1
_GPIO_Digital_Input:
;__Lib_GPIO_MSP.c, 234 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0C64	0xB081    SUB	SP, SP, #4
0x0C66	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_MSP.c, 235 :: 		
0x0C6A	0x2400    MOVS	R4, #0
0x0C6C	0xB224    SXTH	R4, R4
0x0C6E	0xF2400340  MOVW	R3, __GPIO_CFG_INT_DISABLE
0x0C72	0xB21B    SXTH	R3, R3
0x0C74	0xF2400204  MOVW	R2, __GPIO_CFG_DRIVE_REGULAR
0x0C78	0xB212    SXTH	R2, R2
0x0C7A	0xEA420303  ORR	R3, R2, R3, LSL #0
0x0C7E	0xB21B    SXTH	R3, R3
0x0C80	0xF2400201  MOVW	R2, __GPIO_CFG_RESISTOR_DISABLE
0x0C84	0xB212    SXTH	R2, R2
0x0C86	0xEA430202  ORR	R2, R3, R2, LSL #0
0x0C8A	0xB293    UXTH	R3, R2
0x0C8C	0x2200    MOVS	R2, __GPIO_DIR_INPUT
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x0C8E	0xB410    PUSH	(R4)
0x0C90	0xF7FFFD4E  BL	_GPIO_Config+0
0x0C94	0xB001    ADD	SP, SP, #4
;__Lib_GPIO_MSP.c, 236 :: 		
L_end_GPIO_Digital_Input:
0x0C96	0xF8DDE000  LDR	LR, [SP, #0]
0x0C9A	0xB001    ADD	SP, SP, #4
0x0C9C	0x4770    BX	LR
; end of _GPIO_Digital_Input
_GPIO_Config:
;__Lib_GPIO_MSP.c, 112 :: 		
; config start address is: 12 (R3)
; dir start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0730	0xB083    SUB	SP, SP, #12
0x0732	0xF8CDE000  STR	LR, [SP, #0]
0x0736	0xB28D    UXTH	R5, R1
0x0738	0x4601    MOV	R1, R0
0x073A	0xB2D0    UXTB	R0, R2
; config end address is: 12 (R3)
; dir end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 4 (R1)
; pin_mask start address is: 20 (R5)
; dir start address is: 0 (R0)
; config start address is: 12 (R3)
; pin_code start address is: 8 (R2)
0x073C	0xF9BD200C  LDRSH	R2, [SP, #12]
;__Lib_GPIO_MSP.c, 117 :: 		
0x0740	0xF0010401  AND	R4, R1, #1
0x0744	0xB114    CBZ	R4, L__GPIO_Config32
;__Lib_GPIO_MSP.c, 118 :: 		
0x0746	0x022F    LSLS	R7, R5, #8
0x0748	0xB2BF    UXTH	R7, R7
; pin_mask end address is: 20 (R5)
; pin_mask start address is: 28 (R7)
; pin_mask end address is: 28 (R7)
0x074A	0xE000    B	L_GPIO_Config0
L__GPIO_Config32:
;__Lib_GPIO_MSP.c, 117 :: 		
0x074C	0xB2AF    UXTH	R7, R5
;__Lib_GPIO_MSP.c, 118 :: 		
L_GPIO_Config0:
;__Lib_GPIO_MSP.c, 120 :: 		
; pin_mask start address is: 28 (R7)
0x074E	0x4C8F    LDR	R4, [PC, #572]
0x0750	0x1B0C    SUB	R4, R1, R4
; port end address is: 4 (R1)
0x0752	0x0964    LSRS	R4, R4, #5
0x0754	0x0165    LSLS	R5, R4, #5
0x0756	0x4C8D    LDR	R4, [PC, #564]
0x0758	0x1964    ADDS	R4, R4, R5
; port start address is: 32 (R8)
0x075A	0x46A0    MOV	R8, R4
;__Lib_GPIO_MSP.c, 123 :: 		
0x075C	0x4C8C    LDR	R4, [PC, #560]
0x075E	0x42A0    CMP	R0, R4
0x0760	0xD107    BNE	L_GPIO_Config1
; dir end address is: 0 (R0)
;__Lib_GPIO_MSP.c, 124 :: 		
0x0762	0xF1080604  ADD	R6, R8, #4
0x0766	0x43FD    MVN	R5, R7
0x0768	0xB2AD    UXTH	R5, R5
0x076A	0x8834    LDRH	R4, [R6, #0]
0x076C	0x402C    ANDS	R4, R5
0x076E	0x8034    STRH	R4, [R6, #0]
0x0770	0xE007    B	L_GPIO_Config2
L_GPIO_Config1:
;__Lib_GPIO_MSP.c, 125 :: 		
; dir start address is: 0 (R0)
0x0772	0x4C88    LDR	R4, [PC, #544]
0x0774	0x42A0    CMP	R0, R4
0x0776	0xD104    BNE	L_GPIO_Config3
; dir end address is: 0 (R0)
;__Lib_GPIO_MSP.c, 126 :: 		
0x0778	0xF1080504  ADD	R5, R8, #4
0x077C	0x882C    LDRH	R4, [R5, #0]
0x077E	0x433C    ORRS	R4, R7
0x0780	0x802C    STRH	R4, [R5, #0]
L_GPIO_Config3:
L_GPIO_Config2:
;__Lib_GPIO_MSP.c, 128 :: 		
0x0782	0xF2400401  MOVW	R4, __GPIO_CFG_RESISTOR_DISABLE
0x0786	0xEA030404  AND	R4, R3, R4, LSL #0
0x078A	0xB2A4    UXTH	R4, R4
0x078C	0xB13C    CBZ	R4, L_GPIO_Config4
;__Lib_GPIO_MSP.c, 129 :: 		
0x078E	0xF1080606  ADD	R6, R8, #6
0x0792	0x43FD    MVN	R5, R7
0x0794	0xB2AD    UXTH	R5, R5
0x0796	0x8834    LDRH	R4, [R6, #0]
0x0798	0x402C    ANDS	R4, R5
0x079A	0x8034    STRH	R4, [R6, #0]
0x079C	0xE00A    B	L_GPIO_Config5
L_GPIO_Config4:
;__Lib_GPIO_MSP.c, 130 :: 		
0x079E	0xF2400402  MOVW	R4, __GPIO_CFG_RESISTOR_ENABLE
0x07A2	0xEA030404  AND	R4, R3, R4, LSL #0
0x07A6	0xB2A4    UXTH	R4, R4
0x07A8	0xB124    CBZ	R4, L_GPIO_Config6
;__Lib_GPIO_MSP.c, 131 :: 		
0x07AA	0xF1080506  ADD	R5, R8, #6
0x07AE	0x882C    LDRH	R4, [R5, #0]
0x07B0	0x433C    ORRS	R4, R7
0x07B2	0x802C    STRH	R4, [R5, #0]
L_GPIO_Config6:
L_GPIO_Config5:
;__Lib_GPIO_MSP.c, 133 :: 		
0x07B4	0xF2400404  MOVW	R4, __GPIO_CFG_DRIVE_REGULAR
0x07B8	0xEA030404  AND	R4, R3, R4, LSL #0
0x07BC	0xB2A4    UXTH	R4, R4
0x07BE	0xB13C    CBZ	R4, L_GPIO_Config7
;__Lib_GPIO_MSP.c, 134 :: 		
0x07C0	0xF1080608  ADD	R6, R8, #8
0x07C4	0x43FD    MVN	R5, R7
0x07C6	0xB2AD    UXTH	R5, R5
0x07C8	0x8834    LDRH	R4, [R6, #0]
0x07CA	0x402C    ANDS	R4, R5
0x07CC	0x8034    STRH	R4, [R6, #0]
0x07CE	0xE00A    B	L_GPIO_Config8
L_GPIO_Config7:
;__Lib_GPIO_MSP.c, 135 :: 		
0x07D0	0xF2400408  MOVW	R4, __GPIO_CFG_DRIVE_HIGH
0x07D4	0xEA030404  AND	R4, R3, R4, LSL #0
0x07D8	0xB2A4    UXTH	R4, R4
0x07DA	0xB124    CBZ	R4, L_GPIO_Config9
;__Lib_GPIO_MSP.c, 136 :: 		
0x07DC	0xF1080508  ADD	R5, R8, #8
0x07E0	0x882C    LDRH	R4, [R5, #0]
0x07E2	0x433C    ORRS	R4, R7
0x07E4	0x802C    STRH	R4, [R5, #0]
L_GPIO_Config9:
L_GPIO_Config8:
;__Lib_GPIO_MSP.c, 138 :: 		
0x07E6	0xF2400410  MOVW	R4, __GPIO_CFG_INT_LOW2HIGH
0x07EA	0xEA030404  AND	R4, R3, R4, LSL #0
0x07EE	0xB2A4    UXTH	R4, R4
0x07F0	0xB13C    CBZ	R4, L_GPIO_Config10
;__Lib_GPIO_MSP.c, 139 :: 		
0x07F2	0xF1080618  ADD	R6, R8, #24
0x07F6	0x43FD    MVN	R5, R7
0x07F8	0xB2AD    UXTH	R5, R5
0x07FA	0x8834    LDRH	R4, [R6, #0]
0x07FC	0x402C    ANDS	R4, R5
0x07FE	0x8034    STRH	R4, [R6, #0]
0x0800	0xE00A    B	L_GPIO_Config11
L_GPIO_Config10:
;__Lib_GPIO_MSP.c, 140 :: 		
0x0802	0xF2400420  MOVW	R4, __GPIO_CFG_INT_HIGH2LOW
0x0806	0xEA030404  AND	R4, R3, R4, LSL #0
0x080A	0xB2A4    UXTH	R4, R4
0x080C	0xB124    CBZ	R4, L_GPIO_Config12
;__Lib_GPIO_MSP.c, 141 :: 		
0x080E	0xF1080518  ADD	R5, R8, #24
0x0812	0x882C    LDRH	R4, [R5, #0]
0x0814	0x433C    ORRS	R4, R7
0x0816	0x802C    STRH	R4, [R5, #0]
L_GPIO_Config12:
L_GPIO_Config11:
;__Lib_GPIO_MSP.c, 143 :: 		
0x0818	0xF2400440  MOVW	R4, __GPIO_CFG_INT_DISABLE
0x081C	0xEA030404  AND	R4, R3, R4, LSL #0
0x0820	0xB2A4    UXTH	R4, R4
0x0822	0xB13C    CBZ	R4, L_GPIO_Config13
;__Lib_GPIO_MSP.c, 144 :: 		
0x0824	0xF108061A  ADD	R6, R8, #26
0x0828	0x43FD    MVN	R5, R7
0x082A	0xB2AD    UXTH	R5, R5
0x082C	0x8834    LDRH	R4, [R6, #0]
0x082E	0x402C    ANDS	R4, R5
0x0830	0x8034    STRH	R4, [R6, #0]
0x0832	0xE00A    B	L_GPIO_Config14
L_GPIO_Config13:
;__Lib_GPIO_MSP.c, 145 :: 		
0x0834	0xF2400480  MOVW	R4, __GPIO_CFG_INT_ENABLE
0x0838	0xEA030404  AND	R4, R3, R4, LSL #0
0x083C	0xB2A4    UXTH	R4, R4
0x083E	0xB124    CBZ	R4, L_GPIO_Config15
;__Lib_GPIO_MSP.c, 146 :: 		
0x0840	0xF108051A  ADD	R5, R8, #26
0x0844	0x882C    LDRH	R4, [R5, #0]
0x0846	0x433C    ORRS	R4, R7
0x0848	0x802C    STRH	R4, [R5, #0]
L_GPIO_Config15:
L_GPIO_Config14:
;__Lib_GPIO_MSP.c, 148 :: 		
0x084A	0xF4037480  AND	R4, R3, #256
0x084E	0xB2A4    UXTH	R4, R4
0x0850	0xB97C    CBNZ	R4, L_GPIO_Config16
; pin_code end address is: 8 (R2)
; config end address is: 12 (R3)
;__Lib_GPIO_MSP.c, 150 :: 		
0x0852	0xF108060A  ADD	R6, R8, #10
0x0856	0x43FD    MVN	R5, R7
0x0858	0xB2AD    UXTH	R5, R5
0x085A	0x8834    LDRH	R4, [R6, #0]
0x085C	0x402C    ANDS	R4, R5
0x085E	0x8034    STRH	R4, [R6, #0]
;__Lib_GPIO_MSP.c, 151 :: 		
0x0860	0xF108060C  ADD	R6, R8, #12
; port end address is: 32 (R8)
0x0864	0x43FD    MVN	R5, R7
0x0866	0xB2AD    UXTH	R5, R5
; pin_mask end address is: 28 (R7)
0x0868	0x8834    LDRH	R4, [R6, #0]
0x086A	0x402C    ANDS	R4, R5
0x086C	0x8034    STRH	R4, [R6, #0]
;__Lib_GPIO_MSP.c, 152 :: 		
0x086E	0x2000    MOVS	R0, #0
0x0870	0xE087    B	L_end_GPIO_Config
;__Lib_GPIO_MSP.c, 153 :: 		
L_GPIO_Config16:
;__Lib_GPIO_MSP.c, 155 :: 		
; config start address is: 12 (R3)
; pin_code start address is: 8 (R2)
; port start address is: 32 (R8)
; pin_mask start address is: 28 (R7)
0x0872	0x2A1F    CMP	R2, #31
0x0874	0xDD01    BLE	L_GPIO_Config17
; pin_mask end address is: 28 (R7)
; port end address is: 32 (R8)
; pin_code end address is: 8 (R2)
; config end address is: 12 (R3)
;__Lib_GPIO_MSP.c, 156 :: 		
0x0876	0x2001    MOVS	R0, #1
0x0878	0xE083    B	L_end_GPIO_Config
L_GPIO_Config17:
;__Lib_GPIO_MSP.c, 160 :: 		
; config start address is: 12 (R3)
; pin_code start address is: 8 (R2)
; port start address is: 32 (R8)
; pin_mask start address is: 28 (R7)
0x087A	0xF7FFFF37  BL	__Lib_GPIO_MSP_GPIO_PMAP_Unlock+0
;__Lib_GPIO_MSP.c, 161 :: 		
; i start address is: 0 (R0)
0x087E	0x2000    MOVS	R0, #0
; pin_mask end address is: 28 (R7)
; port end address is: 32 (R8)
; i end address is: 0 (R0)
0x0880	0xB2B9    UXTH	R1, R7
0x0882	0xB2C7    UXTB	R7, R0
0x0884	0x4640    MOV	R0, R8
L_GPIO_Config18:
; i start address is: 28 (R7)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
; port start address is: 0 (R0)
; port end address is: 0 (R0)
; pin_mask start address is: 4 (R1)
; pin_mask end address is: 4 (R1)
; pin_code start address is: 8 (R2)
; pin_code end address is: 8 (R2)
; config start address is: 12 (R3)
; config end address is: 12 (R3)
0x0886	0x2F10    CMP	R7, #16
0x0888	0xF080807A  BCS	L_GPIO_Config19
; port end address is: 0 (R0)
; pin_mask end address is: 4 (R1)
; pin_code end address is: 8 (R2)
; config end address is: 12 (R3)
;__Lib_GPIO_MSP.c, 162 :: 		
; config start address is: 12 (R3)
; pin_code start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x088C	0xFA21F407  LSR	R4, R1, R7
0x0890	0xB2A4    UXTH	R4, R4
0x0892	0xF0040401  AND	R4, R4, #1
0x0896	0xB2A4    UXTH	R4, R4
0x0898	0x2C00    CMP	R4, #0
0x089A	0xF000806E  BEQ	L_GPIO_Config21
;__Lib_GPIO_MSP.c, 165 :: 		
0x089E	0xF200060A  ADDW	R6, R0, #10
0x08A2	0x43CD    MVN	R5, R1
0x08A4	0xB2AD    UXTH	R5, R5
0x08A6	0x8834    LDRH	R4, [R6, #0]
0x08A8	0x402C    ANDS	R4, R5
0x08AA	0x8034    STRH	R4, [R6, #0]
;__Lib_GPIO_MSP.c, 166 :: 		
0x08AC	0xF200060C  ADDW	R6, R0, #12
0x08B0	0x43CD    MVN	R5, R1
0x08B2	0xB2AD    UXTH	R5, R5
0x08B4	0x8834    LDRH	R4, [R6, #0]
0x08B6	0x402C    ANDS	R4, R5
0x08B8	0x8034    STRH	R4, [R6, #0]
;__Lib_GPIO_MSP.c, 168 :: 		
0x08BA	0xF4036480  AND	R4, R3, #1024
0x08BE	0xB2A4    UXTH	R4, R4
0x08C0	0xB12C    CBZ	R4, L_GPIO_Config22
;__Lib_GPIO_MSP.c, 169 :: 		
0x08C2	0xF8AD1006  STRH	R1, [SP, #6]
;__Lib_GPIO_MSP.c, 170 :: 		
0x08C6	0x2400    MOVS	R4, #0
0x08C8	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_GPIO_MSP.c, 171 :: 		
0x08CC	0xE00D    B	L_GPIO_Config23
L_GPIO_Config22:
0x08CE	0xF4036400  AND	R4, R3, #2048
0x08D2	0xB2A4    UXTH	R4, R4
0x08D4	0xB12C    CBZ	R4, L_GPIO_Config24
;__Lib_GPIO_MSP.c, 172 :: 		
0x08D6	0x2400    MOVS	R4, #0
0x08D8	0xF8AD4006  STRH	R4, [SP, #6]
;__Lib_GPIO_MSP.c, 173 :: 		
0x08DC	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_GPIO_MSP.c, 174 :: 		
0x08E0	0xE003    B	L_GPIO_Config25
L_GPIO_Config24:
;__Lib_GPIO_MSP.c, 175 :: 		
0x08E2	0xF8AD1006  STRH	R1, [SP, #6]
;__Lib_GPIO_MSP.c, 176 :: 		
0x08E6	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_GPIO_MSP.c, 177 :: 		
L_GPIO_Config25:
L_GPIO_Config23:
;__Lib_GPIO_MSP.c, 179 :: 		
0x08EA	0xF200060A  ADDW	R6, R0, #10
0x08EE	0x8835    LDRH	R5, [R6, #0]
0x08F0	0xF8BD4006  LDRH	R4, [SP, #6]
0x08F4	0xEA450404  ORR	R4, R5, R4, LSL #0
0x08F8	0x8034    STRH	R4, [R6, #0]
;__Lib_GPIO_MSP.c, 180 :: 		
0x08FA	0xF200060C  ADDW	R6, R0, #12
0x08FE	0x8835    LDRH	R5, [R6, #0]
0x0900	0xF8BD4008  LDRH	R4, [SP, #8]
0x0904	0xEA450404  ORR	R4, R5, R4, LSL #0
0x0908	0x8034    STRH	R4, [R6, #0]
;__Lib_GPIO_MSP.c, 183 :: 		
0x090A	0x4C23    LDR	R4, [PC, #140]
0x090C	0x1B04    SUB	R4, R0, R4
;__Lib_GPIO_MSP.c, 184 :: 		
0x090E	0x0964    LSRS	R4, R4, #5
0x0910	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_GPIO_MSP.c, 186 :: 		
0x0914	0x4C21    LDR	R4, [PC, #132]
0x0916	0x42A2    CMP	R2, R4
0x0918	0xD018    BEQ	L_GPIO_Config26
;__Lib_GPIO_MSP.c, 187 :: 		
0x091A	0xF8BD4004  LDRH	R4, [SP, #4]
0x091E	0x00E4    LSLS	R4, R4, #3
0x0920	0xB2A4    UXTH	R4, R4
0x0922	0x0065    LSLS	R5, R4, #1
0x0924	0x4C1E    LDR	R4, [PC, #120]
0x0926	0x1965    ADDS	R5, R4, R5
0x0928	0x087C    LSRS	R4, R7, #1
0x092A	0xB2E4    UXTB	R4, R4
0x092C	0x0064    LSLS	R4, R4, #1
0x092E	0x192E    ADDS	R6, R5, R4
0x0930	0xF0070401  AND	R4, R7, #1
0x0934	0xB2E4    UXTB	R4, R4
0x0936	0x00E5    LSLS	R5, R4, #3
0x0938	0xB22D    SXTH	R5, R5
0x093A	0xF24004FF  MOVW	R4, #255
0x093E	0x40AC    LSLS	R4, R5
0x0940	0xB2A4    UXTH	R4, R4
0x0942	0x43E5    MVN	R5, R4
0x0944	0xB2AD    UXTH	R5, R5
0x0946	0x8834    LDRH	R4, [R6, #0]
0x0948	0x402C    ANDS	R4, R5
0x094A	0x8034    STRH	R4, [R6, #0]
L_GPIO_Config26:
;__Lib_GPIO_MSP.c, 189 :: 		
0x094C	0xF8BD4004  LDRH	R4, [SP, #4]
0x0950	0x00E4    LSLS	R4, R4, #3
0x0952	0xB2A4    UXTH	R4, R4
0x0954	0x0065    LSLS	R5, R4, #1
0x0956	0x4C12    LDR	R4, [PC, #72]
0x0958	0x1965    ADDS	R5, R4, R5
0x095A	0x087C    LSRS	R4, R7, #1
0x095C	0xB2E4    UXTB	R4, R4
0x095E	0x0064    LSLS	R4, R4, #1
0x0960	0x192E    ADDS	R6, R5, R4
0x0962	0xF0070401  AND	R4, R7, #1
0x0966	0xB2E4    UXTB	R4, R4
0x0968	0x00E5    LSLS	R5, R4, #3
0x096A	0xB22D    SXTH	R5, R5
0x096C	0xB294    UXTH	R4, R2
0x096E	0xFA04F505  LSL	R5, R4, R5
0x0972	0xB2AD    UXTH	R5, R5
0x0974	0x8834    LDRH	R4, [R6, #0]
0x0976	0x432C    ORRS	R4, R5
0x0978	0x8034    STRH	R4, [R6, #0]
;__Lib_GPIO_MSP.c, 190 :: 		
L_GPIO_Config21:
;__Lib_GPIO_MSP.c, 161 :: 		
0x097A	0x1C7F    ADDS	R7, R7, #1
0x097C	0xB2FF    UXTB	R7, R7
;__Lib_GPIO_MSP.c, 191 :: 		
; port end address is: 0 (R0)
; pin_mask end address is: 4 (R1)
; pin_code end address is: 8 (R2)
; config end address is: 12 (R3)
; i end address is: 28 (R7)
0x097E	0xE782    B	L_GPIO_Config18
L_GPIO_Config19:
;__Lib_GPIO_MSP.c, 193 :: 		
0x0980	0x2000    MOVS	R0, #0
;__Lib_GPIO_MSP.c, 194 :: 		
L_end_GPIO_Config:
0x0982	0xF8DDE000  LDR	LR, [SP, #0]
0x0986	0xB003    ADD	SP, SP, #12
0x0988	0x4770    BX	LR
0x098A	0xBF00    NOP
0x098C	0x4C004000  	#1073761280
0x0990	0x00000000  	__GPIO_DIR_INPUT
0x0994	0x00010000  	__GPIO_DIR_OUTPUT
0x0998	0x4C004000  	DIO_PAIN+0
0x099C	0x00000000  	__GPIO_PM_NONE
0x09A0	0x50084000  	PMAP_P1MAP01+0
; end of _GPIO_Config
__Lib_GPIO_MSP_GPIO_PMAP_Unlock:
;__Lib_GPIO_MSP.c, 80 :: 		
0x06EC	0xB081    SUB	SP, SP, #4
;__Lib_GPIO_MSP.c, 82 :: 		
0x06EE	0xF6425152  MOVW	R1, #11602
0x06F2	0x4803    LDR	R0, [PC, #12]
0x06F4	0x8001    STRH	R1, [R0, #0]
;__Lib_GPIO_MSP.c, 83 :: 		
0x06F6	0x2102    MOVS	R1, #2
0x06F8	0x4802    LDR	R0, [PC, #8]
0x06FA	0x8001    STRH	R1, [R0, #0]
;__Lib_GPIO_MSP.c, 84 :: 		
L_end_GPIO_PMAP_Unlock:
0x06FC	0xB001    ADD	SP, SP, #4
0x06FE	0x4770    BX	LR
0x0700	0x50004000  	PMAP_PMAPKEYID+0
0x0704	0x50024000  	PMAP_PMAPCTL+0
; end of __Lib_GPIO_MSP_GPIO_PMAP_Unlock
_GPIO_Digital_Output:
;__Lib_GPIO_MSP.c, 223 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0CA0	0xB081    SUB	SP, SP, #4
0x0CA2	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_MSP.c, 224 :: 		
0x0CA6	0x2400    MOVS	R4, #0
0x0CA8	0xB224    SXTH	R4, R4
0x0CAA	0xF2400340  MOVW	R3, __GPIO_CFG_INT_DISABLE
0x0CAE	0xB21B    SXTH	R3, R3
0x0CB0	0xF2400204  MOVW	R2, __GPIO_CFG_DRIVE_REGULAR
0x0CB4	0xB212    SXTH	R2, R2
0x0CB6	0xEA420303  ORR	R3, R2, R3, LSL #0
0x0CBA	0xB21B    SXTH	R3, R3
0x0CBC	0xF2400201  MOVW	R2, __GPIO_CFG_RESISTOR_DISABLE
0x0CC0	0xB212    SXTH	R2, R2
0x0CC2	0xEA430202  ORR	R2, R3, R2, LSL #0
0x0CC6	0xB293    UXTH	R3, R2
0x0CC8	0x2201    MOVS	R2, __GPIO_DIR_OUTPUT
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x0CCA	0xB410    PUSH	(R4)
0x0CCC	0xF7FFFD30  BL	_GPIO_Config+0
0x0CD0	0xB001    ADD	SP, SP, #4
;__Lib_GPIO_MSP.c, 225 :: 		
L_end_GPIO_Digital_Output:
0x0CD2	0xF8DDE000  LDR	LR, [SP, #0]
0x0CD6	0xB001    ADD	SP, SP, #4
0x0CD8	0x4770    BX	LR
; end of _GPIO_Digital_Output
clicker_2_MSP432__gpioInit_2:
;__c2_msp432_gpio.c, 152 :: 		static T_mikrobus_ret _gpioInit_2(T_mikrobus_pin pin, T_gpio_dir dir)
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x12E0	0xB081    SUB	SP, SP, #4
0x12E2	0xF8CDE000  STR	LR, [SP, #0]
; dir end address is: 4 (R1)
; pin end address is: 0 (R0)
; pin start address is: 0 (R0)
; dir start address is: 4 (R1)
;__c2_msp432_gpio.c, 154 :: 		switch( pin )
0x12E6	0xE0A9    B	L_clicker_2_MSP432__gpioInit_239
; pin end address is: 0 (R0)
;__c2_msp432_gpio.c, 156 :: 		case _MIKROBUS_AN_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&DIO_P4IN, _GPIO_PINMASK_3); else GPIO_Digital_Output(&DIO_P4OUT, _GPIO_PINMASK_3); break;
L_clicker_2_MSP432__gpioInit_241:
0x12E8	0x2901    CMP	R1, #1
0x12EA	0xD105    BNE	L_clicker_2_MSP432__gpioInit_242
; dir end address is: 4 (R1)
0x12EC	0xF2400108  MOVW	R1, #8
0x12F0	0x4865    LDR	R0, [PC, #404]
0x12F2	0xF7FFFCB7  BL	_GPIO_Digital_Input+0
0x12F6	0xE004    B	L_clicker_2_MSP432__gpioInit_243
L_clicker_2_MSP432__gpioInit_242:
0x12F8	0xF2400108  MOVW	R1, #8
0x12FC	0x4863    LDR	R0, [PC, #396]
0x12FE	0xF7FFFCCF  BL	_GPIO_Digital_Output+0
L_clicker_2_MSP432__gpioInit_243:
0x1302	0xE0BB    B	L_clicker_2_MSP432__gpioInit_240
;__c2_msp432_gpio.c, 157 :: 		case _MIKROBUS_RST_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&DIO_P6IN, _GPIO_PINMASK_7); else GPIO_Digital_Output(&DIO_P6OUT, _GPIO_PINMASK_7); break;
L_clicker_2_MSP432__gpioInit_244:
; dir start address is: 4 (R1)
0x1304	0x2901    CMP	R1, #1
0x1306	0xD105    BNE	L_clicker_2_MSP432__gpioInit_245
; dir end address is: 4 (R1)
0x1308	0xF2400180  MOVW	R1, #128
0x130C	0x4860    LDR	R0, [PC, #384]
0x130E	0xF7FFFCA9  BL	_GPIO_Digital_Input+0
0x1312	0xE004    B	L_clicker_2_MSP432__gpioInit_246
L_clicker_2_MSP432__gpioInit_245:
0x1314	0xF2400180  MOVW	R1, #128
0x1318	0x485E    LDR	R0, [PC, #376]
0x131A	0xF7FFFCC1  BL	_GPIO_Digital_Output+0
L_clicker_2_MSP432__gpioInit_246:
0x131E	0xE0AD    B	L_clicker_2_MSP432__gpioInit_240
;__c2_msp432_gpio.c, 158 :: 		case _MIKROBUS_CS_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&DIO_P5IN, _GPIO_PINMASK_2); else GPIO_Digital_Output(&DIO_P5OUT, _GPIO_PINMASK_2); break;
L_clicker_2_MSP432__gpioInit_247:
; dir start address is: 4 (R1)
0x1320	0x2901    CMP	R1, #1
0x1322	0xD105    BNE	L_clicker_2_MSP432__gpioInit_248
; dir end address is: 4 (R1)
0x1324	0xF2400104  MOVW	R1, #4
0x1328	0x485B    LDR	R0, [PC, #364]
0x132A	0xF7FFFC9B  BL	_GPIO_Digital_Input+0
0x132E	0xE004    B	L_clicker_2_MSP432__gpioInit_249
L_clicker_2_MSP432__gpioInit_248:
0x1330	0xF2400104  MOVW	R1, #4
0x1334	0x4859    LDR	R0, [PC, #356]
0x1336	0xF7FFFCB3  BL	_GPIO_Digital_Output+0
L_clicker_2_MSP432__gpioInit_249:
0x133A	0xE09F    B	L_clicker_2_MSP432__gpioInit_240
;__c2_msp432_gpio.c, 159 :: 		case _MIKROBUS_SCK_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&DIO_P1IN, _GPIO_PINMASK_5); else GPIO_Digital_Output(&DIO_P1OUT, _GPIO_PINMASK_5); break;
L_clicker_2_MSP432__gpioInit_250:
; dir start address is: 4 (R1)
0x133C	0x2901    CMP	R1, #1
0x133E	0xD105    BNE	L_clicker_2_MSP432__gpioInit_251
; dir end address is: 4 (R1)
0x1340	0xF2400120  MOVW	R1, #32
0x1344	0x4856    LDR	R0, [PC, #344]
0x1346	0xF7FFFC8D  BL	_GPIO_Digital_Input+0
0x134A	0xE004    B	L_clicker_2_MSP432__gpioInit_252
L_clicker_2_MSP432__gpioInit_251:
0x134C	0xF2400120  MOVW	R1, #32
0x1350	0x4854    LDR	R0, [PC, #336]
0x1352	0xF7FFFCA5  BL	_GPIO_Digital_Output+0
L_clicker_2_MSP432__gpioInit_252:
0x1356	0xE091    B	L_clicker_2_MSP432__gpioInit_240
;__c2_msp432_gpio.c, 160 :: 		case _MIKROBUS_MISO_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&DIO_P1IN, _GPIO_PINMASK_7); else GPIO_Digital_Output(&DIO_P1OUT, _GPIO_PINMASK_7); break;
L_clicker_2_MSP432__gpioInit_253:
; dir start address is: 4 (R1)
0x1358	0x2901    CMP	R1, #1
0x135A	0xD105    BNE	L_clicker_2_MSP432__gpioInit_254
; dir end address is: 4 (R1)
0x135C	0xF2400180  MOVW	R1, #128
0x1360	0x484F    LDR	R0, [PC, #316]
0x1362	0xF7FFFC7F  BL	_GPIO_Digital_Input+0
0x1366	0xE004    B	L_clicker_2_MSP432__gpioInit_255
L_clicker_2_MSP432__gpioInit_254:
0x1368	0xF2400180  MOVW	R1, #128
0x136C	0x484D    LDR	R0, [PC, #308]
0x136E	0xF7FFFC97  BL	_GPIO_Digital_Output+0
L_clicker_2_MSP432__gpioInit_255:
0x1372	0xE083    B	L_clicker_2_MSP432__gpioInit_240
;__c2_msp432_gpio.c, 161 :: 		case _MIKROBUS_MOSI_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&DIO_P1IN, _GPIO_PINMASK_6); else GPIO_Digital_Output(&DIO_P1OUT, _GPIO_PINMASK_6); break;
L_clicker_2_MSP432__gpioInit_256:
; dir start address is: 4 (R1)
0x1374	0x2901    CMP	R1, #1
0x1376	0xD105    BNE	L_clicker_2_MSP432__gpioInit_257
; dir end address is: 4 (R1)
0x1378	0xF2400140  MOVW	R1, #64
0x137C	0x4848    LDR	R0, [PC, #288]
0x137E	0xF7FFFC71  BL	_GPIO_Digital_Input+0
0x1382	0xE004    B	L_clicker_2_MSP432__gpioInit_258
L_clicker_2_MSP432__gpioInit_257:
0x1384	0xF2400140  MOVW	R1, #64
0x1388	0x4846    LDR	R0, [PC, #280]
0x138A	0xF7FFFC89  BL	_GPIO_Digital_Output+0
L_clicker_2_MSP432__gpioInit_258:
0x138E	0xE075    B	L_clicker_2_MSP432__gpioInit_240
;__c2_msp432_gpio.c, 162 :: 		case _MIKROBUS_PWM_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&DIO_P2IN, _GPIO_PINMASK_6); else GPIO_Digital_Output(&DIO_P2OUT, _GPIO_PINMASK_6); break;
L_clicker_2_MSP432__gpioInit_259:
; dir start address is: 4 (R1)
0x1390	0x2901    CMP	R1, #1
0x1392	0xD105    BNE	L_clicker_2_MSP432__gpioInit_260
; dir end address is: 4 (R1)
0x1394	0xF2400140  MOVW	R1, #64
0x1398	0x4843    LDR	R0, [PC, #268]
0x139A	0xF7FFFC63  BL	_GPIO_Digital_Input+0
0x139E	0xE004    B	L_clicker_2_MSP432__gpioInit_261
L_clicker_2_MSP432__gpioInit_260:
0x13A0	0xF2400140  MOVW	R1, #64
0x13A4	0x4841    LDR	R0, [PC, #260]
0x13A6	0xF7FFFC7B  BL	_GPIO_Digital_Output+0
L_clicker_2_MSP432__gpioInit_261:
0x13AA	0xE067    B	L_clicker_2_MSP432__gpioInit_240
;__c2_msp432_gpio.c, 163 :: 		case _MIKROBUS_INT_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&DIO_P6IN, _GPIO_PINMASK_6); else GPIO_Digital_Output(&DIO_P6OUT, _GPIO_PINMASK_6); break;
L_clicker_2_MSP432__gpioInit_262:
; dir start address is: 4 (R1)
0x13AC	0x2901    CMP	R1, #1
0x13AE	0xD105    BNE	L_clicker_2_MSP432__gpioInit_263
; dir end address is: 4 (R1)
0x13B0	0xF2400140  MOVW	R1, #64
0x13B4	0x4836    LDR	R0, [PC, #216]
0x13B6	0xF7FFFC55  BL	_GPIO_Digital_Input+0
0x13BA	0xE004    B	L_clicker_2_MSP432__gpioInit_264
L_clicker_2_MSP432__gpioInit_263:
0x13BC	0xF2400140  MOVW	R1, #64
0x13C0	0x4834    LDR	R0, [PC, #208]
0x13C2	0xF7FFFC6D  BL	_GPIO_Digital_Output+0
L_clicker_2_MSP432__gpioInit_264:
0x13C6	0xE059    B	L_clicker_2_MSP432__gpioInit_240
;__c2_msp432_gpio.c, 164 :: 		case _MIKROBUS_RX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&DIO_P2IN, _GPIO_PINMASK_2); else GPIO_Digital_Output(&DIO_P2OUT, _GPIO_PINMASK_2); break;
L_clicker_2_MSP432__gpioInit_265:
; dir start address is: 4 (R1)
0x13C8	0x2901    CMP	R1, #1
0x13CA	0xD105    BNE	L_clicker_2_MSP432__gpioInit_266
; dir end address is: 4 (R1)
0x13CC	0xF2400104  MOVW	R1, #4
0x13D0	0x4835    LDR	R0, [PC, #212]
0x13D2	0xF7FFFC47  BL	_GPIO_Digital_Input+0
0x13D6	0xE004    B	L_clicker_2_MSP432__gpioInit_267
L_clicker_2_MSP432__gpioInit_266:
0x13D8	0xF2400104  MOVW	R1, #4
0x13DC	0x4833    LDR	R0, [PC, #204]
0x13DE	0xF7FFFC5F  BL	_GPIO_Digital_Output+0
L_clicker_2_MSP432__gpioInit_267:
0x13E2	0xE04B    B	L_clicker_2_MSP432__gpioInit_240
;__c2_msp432_gpio.c, 165 :: 		case _MIKROBUS_TX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&DIO_P2IN, _GPIO_PINMASK_3); else GPIO_Digital_Output(&DIO_P2OUT, _GPIO_PINMASK_3); break;
L_clicker_2_MSP432__gpioInit_268:
; dir start address is: 4 (R1)
0x13E4	0x2901    CMP	R1, #1
0x13E6	0xD105    BNE	L_clicker_2_MSP432__gpioInit_269
; dir end address is: 4 (R1)
0x13E8	0xF2400108  MOVW	R1, #8
0x13EC	0x482E    LDR	R0, [PC, #184]
0x13EE	0xF7FFFC39  BL	_GPIO_Digital_Input+0
0x13F2	0xE004    B	L_clicker_2_MSP432__gpioInit_270
L_clicker_2_MSP432__gpioInit_269:
0x13F4	0xF2400108  MOVW	R1, #8
0x13F8	0x482C    LDR	R0, [PC, #176]
0x13FA	0xF7FFFC51  BL	_GPIO_Digital_Output+0
L_clicker_2_MSP432__gpioInit_270:
0x13FE	0xE03D    B	L_clicker_2_MSP432__gpioInit_240
;__c2_msp432_gpio.c, 166 :: 		case _MIKROBUS_SCL_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&DIO_P6IN, _GPIO_PINMASK_5); else GPIO_Digital_Output(&DIO_P6OUT, _GPIO_PINMASK_5); break;
L_clicker_2_MSP432__gpioInit_271:
; dir start address is: 4 (R1)
0x1400	0x2901    CMP	R1, #1
0x1402	0xD105    BNE	L_clicker_2_MSP432__gpioInit_272
; dir end address is: 4 (R1)
0x1404	0xF2400120  MOVW	R1, #32
0x1408	0x4821    LDR	R0, [PC, #132]
0x140A	0xF7FFFC2B  BL	_GPIO_Digital_Input+0
0x140E	0xE004    B	L_clicker_2_MSP432__gpioInit_273
L_clicker_2_MSP432__gpioInit_272:
0x1410	0xF2400120  MOVW	R1, #32
0x1414	0x481F    LDR	R0, [PC, #124]
0x1416	0xF7FFFC43  BL	_GPIO_Digital_Output+0
L_clicker_2_MSP432__gpioInit_273:
0x141A	0xE02F    B	L_clicker_2_MSP432__gpioInit_240
;__c2_msp432_gpio.c, 167 :: 		case _MIKROBUS_SDA_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&DIO_P6IN, _GPIO_PINMASK_4); else GPIO_Digital_Output(&DIO_P6OUT, _GPIO_PINMASK_4); break;
L_clicker_2_MSP432__gpioInit_274:
; dir start address is: 4 (R1)
0x141C	0x2901    CMP	R1, #1
0x141E	0xD105    BNE	L_clicker_2_MSP432__gpioInit_275
; dir end address is: 4 (R1)
0x1420	0xF2400110  MOVW	R1, #16
0x1424	0x481A    LDR	R0, [PC, #104]
0x1426	0xF7FFFC1D  BL	_GPIO_Digital_Input+0
0x142A	0xE004    B	L_clicker_2_MSP432__gpioInit_276
L_clicker_2_MSP432__gpioInit_275:
0x142C	0xF2400110  MOVW	R1, #16
0x1430	0x4818    LDR	R0, [PC, #96]
0x1432	0xF7FFFC35  BL	_GPIO_Digital_Output+0
L_clicker_2_MSP432__gpioInit_276:
0x1436	0xE021    B	L_clicker_2_MSP432__gpioInit_240
;__c2_msp432_gpio.c, 168 :: 		default                  : return _MIKROBUS_ERR_PIN;
L_clicker_2_MSP432__gpioInit_277:
0x1438	0x2001    MOVS	R0, #1
0x143A	0xE020    B	L_end__gpioInit_2
;__c2_msp432_gpio.c, 169 :: 		}
L_clicker_2_MSP432__gpioInit_239:
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x143C	0x2800    CMP	R0, #0
0x143E	0xF43FAF53  BEQ	L_clicker_2_MSP432__gpioInit_241
0x1442	0x2801    CMP	R0, #1
0x1444	0xF43FAF5E  BEQ	L_clicker_2_MSP432__gpioInit_244
0x1448	0x2802    CMP	R0, #2
0x144A	0xF43FAF69  BEQ	L_clicker_2_MSP432__gpioInit_247
0x144E	0x2803    CMP	R0, #3
0x1450	0xF43FAF74  BEQ	L_clicker_2_MSP432__gpioInit_250
0x1454	0x2804    CMP	R0, #4
0x1456	0xF43FAF7F  BEQ	L_clicker_2_MSP432__gpioInit_253
0x145A	0x2805    CMP	R0, #5
0x145C	0xF43FAF8A  BEQ	L_clicker_2_MSP432__gpioInit_256
0x1460	0x2806    CMP	R0, #6
0x1462	0xF43FAF95  BEQ	L_clicker_2_MSP432__gpioInit_259
0x1466	0x2807    CMP	R0, #7
0x1468	0xD0A0    BEQ	L_clicker_2_MSP432__gpioInit_262
0x146A	0x2808    CMP	R0, #8
0x146C	0xD0AC    BEQ	L_clicker_2_MSP432__gpioInit_265
0x146E	0x2809    CMP	R0, #9
0x1470	0xD0B8    BEQ	L_clicker_2_MSP432__gpioInit_268
0x1472	0x280A    CMP	R0, #10
0x1474	0xD0C4    BEQ	L_clicker_2_MSP432__gpioInit_271
0x1476	0x280B    CMP	R0, #11
0x1478	0xD0D0    BEQ	L_clicker_2_MSP432__gpioInit_274
; pin end address is: 0 (R0)
; dir end address is: 4 (R1)
0x147A	0xE7DD    B	L_clicker_2_MSP432__gpioInit_277
L_clicker_2_MSP432__gpioInit_240:
;__c2_msp432_gpio.c, 170 :: 		return _MIKROBUS_OK;
0x147C	0x2000    MOVS	R0, __MIKROBUS_OK
;__c2_msp432_gpio.c, 171 :: 		}
L_end__gpioInit_2:
0x147E	0xF8DDE000  LDR	LR, [SP, #0]
0x1482	0xB001    ADD	SP, SP, #4
0x1484	0x4770    BX	LR
0x1486	0xBF00    NOP
0x1488	0x4C214000  	DIO_P4IN+0
0x148C	0x4C234000  	DIO_P4OUT+0
0x1490	0x4C414000  	DIO_P6IN+0
0x1494	0x4C434000  	DIO_P6OUT+0
0x1498	0x4C404000  	DIO_P5IN+0
0x149C	0x4C424000  	DIO_P5OUT+0
0x14A0	0x4C004000  	DIO_P1IN+0
0x14A4	0x4C024000  	DIO_P1OUT+0
0x14A8	0x4C014000  	DIO_P2IN+0
0x14AC	0x4C034000  	DIO_P2OUT+0
; end of clicker_2_MSP432__gpioInit_2
clicker_2_MSP432__gpioInit_3:
;__c2_msp432_gpio.c, 173 :: 		static T_mikrobus_ret _gpioInit_3(T_mikrobus_pin pin, T_gpio_dir dir)
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x1108	0xB081    SUB	SP, SP, #4
0x110A	0xF8CDE000  STR	LR, [SP, #0]
; dir end address is: 4 (R1)
; pin end address is: 0 (R0)
; pin start address is: 0 (R0)
; dir start address is: 4 (R1)
;__c2_msp432_gpio.c, 175 :: 		switch( pin )
0x110E	0xE0A9    B	L_clicker_2_MSP432__gpioInit_378
; pin end address is: 0 (R0)
;__c2_msp432_gpio.c, 177 :: 		case _MIKROBUS_AN_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&DIO_P5IN, _GPIO_PINMASK_1); else GPIO_Digital_Output(&DIO_P5OUT, _GPIO_PINMASK_1); break;
L_clicker_2_MSP432__gpioInit_380:
0x1110	0x2901    CMP	R1, #1
0x1112	0xD105    BNE	L_clicker_2_MSP432__gpioInit_381
; dir end address is: 4 (R1)
0x1114	0xF2400102  MOVW	R1, #2
0x1118	0x4865    LDR	R0, [PC, #404]
0x111A	0xF7FFFDA3  BL	_GPIO_Digital_Input+0
0x111E	0xE004    B	L_clicker_2_MSP432__gpioInit_382
L_clicker_2_MSP432__gpioInit_381:
0x1120	0xF2400102  MOVW	R1, #2
0x1124	0x4863    LDR	R0, [PC, #396]
0x1126	0xF7FFFDBB  BL	_GPIO_Digital_Output+0
L_clicker_2_MSP432__gpioInit_382:
0x112A	0xE0BB    B	L_clicker_2_MSP432__gpioInit_379
;__c2_msp432_gpio.c, 178 :: 		case _MIKROBUS_RST_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&DIO_P4IN, _GPIO_PINMASK_7); else GPIO_Digital_Output(&DIO_P4OUT, _GPIO_PINMASK_7); break;
L_clicker_2_MSP432__gpioInit_383:
; dir start address is: 4 (R1)
0x112C	0x2901    CMP	R1, #1
0x112E	0xD105    BNE	L_clicker_2_MSP432__gpioInit_384
; dir end address is: 4 (R1)
0x1130	0xF2400180  MOVW	R1, #128
0x1134	0x4860    LDR	R0, [PC, #384]
0x1136	0xF7FFFD95  BL	_GPIO_Digital_Input+0
0x113A	0xE004    B	L_clicker_2_MSP432__gpioInit_385
L_clicker_2_MSP432__gpioInit_384:
0x113C	0xF2400180  MOVW	R1, #128
0x1140	0x485E    LDR	R0, [PC, #376]
0x1142	0xF7FFFDAD  BL	_GPIO_Digital_Output+0
L_clicker_2_MSP432__gpioInit_385:
0x1146	0xE0AD    B	L_clicker_2_MSP432__gpioInit_379
;__c2_msp432_gpio.c, 179 :: 		case _MIKROBUS_CS_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&DIO_P4IN, _GPIO_PINMASK_6); else GPIO_Digital_Output(&DIO_P4OUT, _GPIO_PINMASK_6); break;
L_clicker_2_MSP432__gpioInit_386:
; dir start address is: 4 (R1)
0x1148	0x2901    CMP	R1, #1
0x114A	0xD105    BNE	L_clicker_2_MSP432__gpioInit_387
; dir end address is: 4 (R1)
0x114C	0xF2400140  MOVW	R1, #64
0x1150	0x4859    LDR	R0, [PC, #356]
0x1152	0xF7FFFD87  BL	_GPIO_Digital_Input+0
0x1156	0xE004    B	L_clicker_2_MSP432__gpioInit_388
L_clicker_2_MSP432__gpioInit_387:
0x1158	0xF2400140  MOVW	R1, #64
0x115C	0x4857    LDR	R0, [PC, #348]
0x115E	0xF7FFFD9F  BL	_GPIO_Digital_Output+0
L_clicker_2_MSP432__gpioInit_388:
0x1162	0xE09F    B	L_clicker_2_MSP432__gpioInit_379
;__c2_msp432_gpio.c, 180 :: 		case _MIKROBUS_SCK_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&DIO_P9IN, _GPIO_PINMASK_5); else GPIO_Digital_Output(&DIO_P9OUT, _GPIO_PINMASK_5); break;
L_clicker_2_MSP432__gpioInit_389:
; dir start address is: 4 (R1)
0x1164	0x2901    CMP	R1, #1
0x1166	0xD105    BNE	L_clicker_2_MSP432__gpioInit_390
; dir end address is: 4 (R1)
0x1168	0xF2400120  MOVW	R1, #32
0x116C	0x4854    LDR	R0, [PC, #336]
0x116E	0xF7FFFD79  BL	_GPIO_Digital_Input+0
0x1172	0xE004    B	L_clicker_2_MSP432__gpioInit_391
L_clicker_2_MSP432__gpioInit_390:
0x1174	0xF2400120  MOVW	R1, #32
0x1178	0x4852    LDR	R0, [PC, #328]
0x117A	0xF7FFFD91  BL	_GPIO_Digital_Output+0
L_clicker_2_MSP432__gpioInit_391:
0x117E	0xE091    B	L_clicker_2_MSP432__gpioInit_379
;__c2_msp432_gpio.c, 181 :: 		case _MIKROBUS_MISO_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&DIO_P9IN, _GPIO_PINMASK_6); else GPIO_Digital_Output(&DIO_P9OUT, _GPIO_PINMASK_6); break;
L_clicker_2_MSP432__gpioInit_392:
; dir start address is: 4 (R1)
0x1180	0x2901    CMP	R1, #1
0x1182	0xD105    BNE	L_clicker_2_MSP432__gpioInit_393
; dir end address is: 4 (R1)
0x1184	0xF2400140  MOVW	R1, #64
0x1188	0x484D    LDR	R0, [PC, #308]
0x118A	0xF7FFFD6B  BL	_GPIO_Digital_Input+0
0x118E	0xE004    B	L_clicker_2_MSP432__gpioInit_394
L_clicker_2_MSP432__gpioInit_393:
0x1190	0xF2400140  MOVW	R1, #64
0x1194	0x484B    LDR	R0, [PC, #300]
0x1196	0xF7FFFD83  BL	_GPIO_Digital_Output+0
L_clicker_2_MSP432__gpioInit_394:
0x119A	0xE083    B	L_clicker_2_MSP432__gpioInit_379
;__c2_msp432_gpio.c, 182 :: 		case _MIKROBUS_MOSI_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&DIO_P9IN, _GPIO_PINMASK_7); else GPIO_Digital_Output(&DIO_P9OUT, _GPIO_PINMASK_7); break;
L_clicker_2_MSP432__gpioInit_395:
; dir start address is: 4 (R1)
0x119C	0x2901    CMP	R1, #1
0x119E	0xD105    BNE	L_clicker_2_MSP432__gpioInit_396
; dir end address is: 4 (R1)
0x11A0	0xF2400180  MOVW	R1, #128
0x11A4	0x4846    LDR	R0, [PC, #280]
0x11A6	0xF7FFFD5D  BL	_GPIO_Digital_Input+0
0x11AA	0xE004    B	L_clicker_2_MSP432__gpioInit_397
L_clicker_2_MSP432__gpioInit_396:
0x11AC	0xF2400180  MOVW	R1, #128
0x11B0	0x4844    LDR	R0, [PC, #272]
0x11B2	0xF7FFFD75  BL	_GPIO_Digital_Output+0
L_clicker_2_MSP432__gpioInit_397:
0x11B6	0xE075    B	L_clicker_2_MSP432__gpioInit_379
;__c2_msp432_gpio.c, 183 :: 		case _MIKROBUS_PWM_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&DIO_P7IN, _GPIO_PINMASK_5); else GPIO_Digital_Output(&DIO_P7OUT, _GPIO_PINMASK_5); break;
L_clicker_2_MSP432__gpioInit_398:
; dir start address is: 4 (R1)
0x11B8	0x2901    CMP	R1, #1
0x11BA	0xD105    BNE	L_clicker_2_MSP432__gpioInit_399
; dir end address is: 4 (R1)
0x11BC	0xF2400120  MOVW	R1, #32
0x11C0	0x4841    LDR	R0, [PC, #260]
0x11C2	0xF7FFFD4F  BL	_GPIO_Digital_Input+0
0x11C6	0xE004    B	L_clicker_2_MSP432__gpioInit_3100
L_clicker_2_MSP432__gpioInit_399:
0x11C8	0xF2400120  MOVW	R1, #32
0x11CC	0x483F    LDR	R0, [PC, #252]
0x11CE	0xF7FFFD67  BL	_GPIO_Digital_Output+0
L_clicker_2_MSP432__gpioInit_3100:
0x11D2	0xE067    B	L_clicker_2_MSP432__gpioInit_379
;__c2_msp432_gpio.c, 184 :: 		case _MIKROBUS_INT_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&DIO_P2IN, _GPIO_PINMASK_0); else GPIO_Digital_Output(&DIO_P2OUT, _GPIO_PINMASK_0); break;
L_clicker_2_MSP432__gpioInit_3101:
; dir start address is: 4 (R1)
0x11D4	0x2901    CMP	R1, #1
0x11D6	0xD105    BNE	L_clicker_2_MSP432__gpioInit_3102
; dir end address is: 4 (R1)
0x11D8	0xF2400101  MOVW	R1, #1
0x11DC	0x483C    LDR	R0, [PC, #240]
0x11DE	0xF7FFFD41  BL	_GPIO_Digital_Input+0
0x11E2	0xE004    B	L_clicker_2_MSP432__gpioInit_3103
L_clicker_2_MSP432__gpioInit_3102:
0x11E4	0xF2400101  MOVW	R1, #1
0x11E8	0x483A    LDR	R0, [PC, #232]
0x11EA	0xF7FFFD59  BL	_GPIO_Digital_Output+0
L_clicker_2_MSP432__gpioInit_3103:
0x11EE	0xE059    B	L_clicker_2_MSP432__gpioInit_379
;__c2_msp432_gpio.c, 185 :: 		case _MIKROBUS_RX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&DIO_P2IN, _GPIO_PINMASK_2); else GPIO_Digital_Output(&DIO_P2OUT, _GPIO_PINMASK_2); break;
L_clicker_2_MSP432__gpioInit_3104:
; dir start address is: 4 (R1)
0x11F0	0x2901    CMP	R1, #1
0x11F2	0xD105    BNE	L_clicker_2_MSP432__gpioInit_3105
; dir end address is: 4 (R1)
0x11F4	0xF2400104  MOVW	R1, #4
0x11F8	0x4835    LDR	R0, [PC, #212]
0x11FA	0xF7FFFD33  BL	_GPIO_Digital_Input+0
0x11FE	0xE004    B	L_clicker_2_MSP432__gpioInit_3106
L_clicker_2_MSP432__gpioInit_3105:
0x1200	0xF2400104  MOVW	R1, #4
0x1204	0x4833    LDR	R0, [PC, #204]
0x1206	0xF7FFFD4B  BL	_GPIO_Digital_Output+0
L_clicker_2_MSP432__gpioInit_3106:
0x120A	0xE04B    B	L_clicker_2_MSP432__gpioInit_379
;__c2_msp432_gpio.c, 186 :: 		case _MIKROBUS_TX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&DIO_P2IN, _GPIO_PINMASK_3); else GPIO_Digital_Output(&DIO_P2OUT, _GPIO_PINMASK_3); break;
L_clicker_2_MSP432__gpioInit_3107:
; dir start address is: 4 (R1)
0x120C	0x2901    CMP	R1, #1
0x120E	0xD105    BNE	L_clicker_2_MSP432__gpioInit_3108
; dir end address is: 4 (R1)
0x1210	0xF2400108  MOVW	R1, #8
0x1214	0x482E    LDR	R0, [PC, #184]
0x1216	0xF7FFFD25  BL	_GPIO_Digital_Input+0
0x121A	0xE004    B	L_clicker_2_MSP432__gpioInit_3109
L_clicker_2_MSP432__gpioInit_3108:
0x121C	0xF2400108  MOVW	R1, #8
0x1220	0x482C    LDR	R0, [PC, #176]
0x1222	0xF7FFFD3D  BL	_GPIO_Digital_Output+0
L_clicker_2_MSP432__gpioInit_3109:
0x1226	0xE03D    B	L_clicker_2_MSP432__gpioInit_379
;__c2_msp432_gpio.c, 187 :: 		case _MIKROBUS_SCL_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&DIO_P3IN, _GPIO_PINMASK_7); else GPIO_Digital_Output(&DIO_P3OUT, _GPIO_PINMASK_7); break;
L_clicker_2_MSP432__gpioInit_3110:
; dir start address is: 4 (R1)
0x1228	0x2901    CMP	R1, #1
0x122A	0xD105    BNE	L_clicker_2_MSP432__gpioInit_3111
; dir end address is: 4 (R1)
0x122C	0xF2400180  MOVW	R1, #128
0x1230	0x4829    LDR	R0, [PC, #164]
0x1232	0xF7FFFD17  BL	_GPIO_Digital_Input+0
0x1236	0xE004    B	L_clicker_2_MSP432__gpioInit_3112
L_clicker_2_MSP432__gpioInit_3111:
0x1238	0xF2400180  MOVW	R1, #128
0x123C	0x4827    LDR	R0, [PC, #156]
0x123E	0xF7FFFD2F  BL	_GPIO_Digital_Output+0
L_clicker_2_MSP432__gpioInit_3112:
0x1242	0xE02F    B	L_clicker_2_MSP432__gpioInit_379
;__c2_msp432_gpio.c, 188 :: 		case _MIKROBUS_SDA_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&DIO_P3IN, _GPIO_PINMASK_6); else GPIO_Digital_Output(&DIO_P3OUT, _GPIO_PINMASK_6); break;
L_clicker_2_MSP432__gpioInit_3113:
; dir start address is: 4 (R1)
0x1244	0x2901    CMP	R1, #1
0x1246	0xD105    BNE	L_clicker_2_MSP432__gpioInit_3114
; dir end address is: 4 (R1)
0x1248	0xF2400140  MOVW	R1, #64
0x124C	0x4822    LDR	R0, [PC, #136]
0x124E	0xF7FFFD09  BL	_GPIO_Digital_Input+0
0x1252	0xE004    B	L_clicker_2_MSP432__gpioInit_3115
L_clicker_2_MSP432__gpioInit_3114:
0x1254	0xF2400140  MOVW	R1, #64
0x1258	0x4820    LDR	R0, [PC, #128]
0x125A	0xF7FFFD21  BL	_GPIO_Digital_Output+0
L_clicker_2_MSP432__gpioInit_3115:
0x125E	0xE021    B	L_clicker_2_MSP432__gpioInit_379
;__c2_msp432_gpio.c, 189 :: 		default                  : return _MIKROBUS_ERR_PIN;
L_clicker_2_MSP432__gpioInit_3116:
0x1260	0x2001    MOVS	R0, #1
0x1262	0xE020    B	L_end__gpioInit_3
;__c2_msp432_gpio.c, 190 :: 		}
L_clicker_2_MSP432__gpioInit_378:
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x1264	0x2800    CMP	R0, #0
0x1266	0xF43FAF53  BEQ	L_clicker_2_MSP432__gpioInit_380
0x126A	0x2801    CMP	R0, #1
0x126C	0xF43FAF5E  BEQ	L_clicker_2_MSP432__gpioInit_383
0x1270	0x2802    CMP	R0, #2
0x1272	0xF43FAF69  BEQ	L_clicker_2_MSP432__gpioInit_386
0x1276	0x2803    CMP	R0, #3
0x1278	0xF43FAF74  BEQ	L_clicker_2_MSP432__gpioInit_389
0x127C	0x2804    CMP	R0, #4
0x127E	0xF43FAF7F  BEQ	L_clicker_2_MSP432__gpioInit_392
0x1282	0x2805    CMP	R0, #5
0x1284	0xF43FAF8A  BEQ	L_clicker_2_MSP432__gpioInit_395
0x1288	0x2806    CMP	R0, #6
0x128A	0xF43FAF95  BEQ	L_clicker_2_MSP432__gpioInit_398
0x128E	0x2807    CMP	R0, #7
0x1290	0xD0A0    BEQ	L_clicker_2_MSP432__gpioInit_3101
0x1292	0x2808    CMP	R0, #8
0x1294	0xD0AC    BEQ	L_clicker_2_MSP432__gpioInit_3104
0x1296	0x2809    CMP	R0, #9
0x1298	0xD0B8    BEQ	L_clicker_2_MSP432__gpioInit_3107
0x129A	0x280A    CMP	R0, #10
0x129C	0xD0C4    BEQ	L_clicker_2_MSP432__gpioInit_3110
0x129E	0x280B    CMP	R0, #11
0x12A0	0xD0D0    BEQ	L_clicker_2_MSP432__gpioInit_3113
; pin end address is: 0 (R0)
; dir end address is: 4 (R1)
0x12A2	0xE7DD    B	L_clicker_2_MSP432__gpioInit_3116
L_clicker_2_MSP432__gpioInit_379:
;__c2_msp432_gpio.c, 191 :: 		return _MIKROBUS_OK;
0x12A4	0x2000    MOVS	R0, __MIKROBUS_OK
;__c2_msp432_gpio.c, 192 :: 		}
L_end__gpioInit_3:
0x12A6	0xF8DDE000  LDR	LR, [SP, #0]
0x12AA	0xB001    ADD	SP, SP, #4
0x12AC	0x4770    BX	LR
0x12AE	0xBF00    NOP
0x12B0	0x4C404000  	DIO_P5IN+0
0x12B4	0x4C424000  	DIO_P5OUT+0
0x12B8	0x4C214000  	DIO_P4IN+0
0x12BC	0x4C234000  	DIO_P4OUT+0
0x12C0	0x4C804000  	DIO_P9IN+0
0x12C4	0x4C824000  	DIO_P9OUT+0
0x12C8	0x4C604000  	DIO_P7IN+0
0x12CC	0x4C624000  	DIO_P7OUT+0
0x12D0	0x4C014000  	DIO_P2IN+0
0x12D4	0x4C034000  	DIO_P2OUT+0
0x12D8	0x4C204000  	DIO_P3IN+0
0x12DC	0x4C224000  	DIO_P3OUT+0
; end of clicker_2_MSP432__gpioInit_3
clicker_2_MSP432__gpioInit_4:
;__c2_msp432_gpio.c, 195 :: 		static T_mikrobus_ret _gpioInit_4(T_mikrobus_pin pin, T_gpio_dir dir)
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x1680	0xB081    SUB	SP, SP, #4
0x1682	0xF8CDE000  STR	LR, [SP, #0]
; dir end address is: 4 (R1)
; pin end address is: 0 (R0)
; pin start address is: 0 (R0)
; dir start address is: 4 (R1)
;__c2_msp432_gpio.c, 197 :: 		switch( pin )
0x1686	0xE0A9    B	L_clicker_2_MSP432__gpioInit_4117
; pin end address is: 0 (R0)
;__c2_msp432_gpio.c, 199 :: 		case _MIKROBUS_AN_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&DIO_P9IN, _GPIO_PINMASK_3); else GPIO_Digital_Output(&DIO_P9OUT, _GPIO_PINMASK_3); break;
L_clicker_2_MSP432__gpioInit_4119:
0x1688	0x2901    CMP	R1, #1
0x168A	0xD105    BNE	L_clicker_2_MSP432__gpioInit_4120
; dir end address is: 4 (R1)
0x168C	0xF2400108  MOVW	R1, #8
0x1690	0x4865    LDR	R0, [PC, #404]
0x1692	0xF7FFFAE7  BL	_GPIO_Digital_Input+0
0x1696	0xE004    B	L_clicker_2_MSP432__gpioInit_4121
L_clicker_2_MSP432__gpioInit_4120:
0x1698	0xF2400108  MOVW	R1, #8
0x169C	0x4863    LDR	R0, [PC, #396]
0x169E	0xF7FFFAFF  BL	_GPIO_Digital_Output+0
L_clicker_2_MSP432__gpioInit_4121:
0x16A2	0xE0BB    B	L_clicker_2_MSP432__gpioInit_4118
;__c2_msp432_gpio.c, 200 :: 		case _MIKROBUS_RST_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&DIO_P4IN, _GPIO_PINMASK_5); else GPIO_Digital_Output(&DIO_P4OUT, _GPIO_PINMASK_5); break;
L_clicker_2_MSP432__gpioInit_4122:
; dir start address is: 4 (R1)
0x16A4	0x2901    CMP	R1, #1
0x16A6	0xD105    BNE	L_clicker_2_MSP432__gpioInit_4123
; dir end address is: 4 (R1)
0x16A8	0xF2400120  MOVW	R1, #32
0x16AC	0x4860    LDR	R0, [PC, #384]
0x16AE	0xF7FFFAD9  BL	_GPIO_Digital_Input+0
0x16B2	0xE004    B	L_clicker_2_MSP432__gpioInit_4124
L_clicker_2_MSP432__gpioInit_4123:
0x16B4	0xF2400120  MOVW	R1, #32
0x16B8	0x485E    LDR	R0, [PC, #376]
0x16BA	0xF7FFFAF1  BL	_GPIO_Digital_Output+0
L_clicker_2_MSP432__gpioInit_4124:
0x16BE	0xE0AD    B	L_clicker_2_MSP432__gpioInit_4118
;__c2_msp432_gpio.c, 201 :: 		case _MIKROBUS_CS_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&DIO_P4IN, _GPIO_PINMASK_4); else GPIO_Digital_Output(&DIO_P4OUT, _GPIO_PINMASK_4); break;
L_clicker_2_MSP432__gpioInit_4125:
; dir start address is: 4 (R1)
0x16C0	0x2901    CMP	R1, #1
0x16C2	0xD105    BNE	L_clicker_2_MSP432__gpioInit_4126
; dir end address is: 4 (R1)
0x16C4	0xF2400110  MOVW	R1, #16
0x16C8	0x4859    LDR	R0, [PC, #356]
0x16CA	0xF7FFFACB  BL	_GPIO_Digital_Input+0
0x16CE	0xE004    B	L_clicker_2_MSP432__gpioInit_4127
L_clicker_2_MSP432__gpioInit_4126:
0x16D0	0xF2400110  MOVW	R1, #16
0x16D4	0x4857    LDR	R0, [PC, #348]
0x16D6	0xF7FFFAE3  BL	_GPIO_Digital_Output+0
L_clicker_2_MSP432__gpioInit_4127:
0x16DA	0xE09F    B	L_clicker_2_MSP432__gpioInit_4118
;__c2_msp432_gpio.c, 202 :: 		case _MIKROBUS_SCK_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&DIO_P9IN, _GPIO_PINMASK_5); else GPIO_Digital_Output(&DIO_P9OUT, _GPIO_PINMASK_5); break;
L_clicker_2_MSP432__gpioInit_4128:
; dir start address is: 4 (R1)
0x16DC	0x2901    CMP	R1, #1
0x16DE	0xD105    BNE	L_clicker_2_MSP432__gpioInit_4129
; dir end address is: 4 (R1)
0x16E0	0xF2400120  MOVW	R1, #32
0x16E4	0x4850    LDR	R0, [PC, #320]
0x16E6	0xF7FFFABD  BL	_GPIO_Digital_Input+0
0x16EA	0xE004    B	L_clicker_2_MSP432__gpioInit_4130
L_clicker_2_MSP432__gpioInit_4129:
0x16EC	0xF2400120  MOVW	R1, #32
0x16F0	0x484E    LDR	R0, [PC, #312]
0x16F2	0xF7FFFAD5  BL	_GPIO_Digital_Output+0
L_clicker_2_MSP432__gpioInit_4130:
0x16F6	0xE091    B	L_clicker_2_MSP432__gpioInit_4118
;__c2_msp432_gpio.c, 203 :: 		case _MIKROBUS_MISO_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&DIO_P9IN, _GPIO_PINMASK_6); else GPIO_Digital_Output(&DIO_P9OUT, _GPIO_PINMASK_6); break;
L_clicker_2_MSP432__gpioInit_4131:
; dir start address is: 4 (R1)
0x16F8	0x2901    CMP	R1, #1
0x16FA	0xD105    BNE	L_clicker_2_MSP432__gpioInit_4132
; dir end address is: 4 (R1)
0x16FC	0xF2400140  MOVW	R1, #64
0x1700	0x4849    LDR	R0, [PC, #292]
0x1702	0xF7FFFAAF  BL	_GPIO_Digital_Input+0
0x1706	0xE004    B	L_clicker_2_MSP432__gpioInit_4133
L_clicker_2_MSP432__gpioInit_4132:
0x1708	0xF2400140  MOVW	R1, #64
0x170C	0x4847    LDR	R0, [PC, #284]
0x170E	0xF7FFFAC7  BL	_GPIO_Digital_Output+0
L_clicker_2_MSP432__gpioInit_4133:
0x1712	0xE083    B	L_clicker_2_MSP432__gpioInit_4118
;__c2_msp432_gpio.c, 204 :: 		case _MIKROBUS_MOSI_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&DIO_P9IN, _GPIO_PINMASK_7); else GPIO_Digital_Output(&DIO_P9OUT, _GPIO_PINMASK_7); break;
L_clicker_2_MSP432__gpioInit_4134:
; dir start address is: 4 (R1)
0x1714	0x2901    CMP	R1, #1
0x1716	0xD105    BNE	L_clicker_2_MSP432__gpioInit_4135
; dir end address is: 4 (R1)
0x1718	0xF2400180  MOVW	R1, #128
0x171C	0x4842    LDR	R0, [PC, #264]
0x171E	0xF7FFFAA1  BL	_GPIO_Digital_Input+0
0x1722	0xE004    B	L_clicker_2_MSP432__gpioInit_4136
L_clicker_2_MSP432__gpioInit_4135:
0x1724	0xF2400180  MOVW	R1, #128
0x1728	0x4840    LDR	R0, [PC, #256]
0x172A	0xF7FFFAB9  BL	_GPIO_Digital_Output+0
L_clicker_2_MSP432__gpioInit_4136:
0x172E	0xE075    B	L_clicker_2_MSP432__gpioInit_4118
;__c2_msp432_gpio.c, 205 :: 		case _MIKROBUS_PWM_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&DIO_P2IN, _GPIO_PINMASK_5); else GPIO_Digital_Output(&DIO_P2OUT, _GPIO_PINMASK_5); break;
L_clicker_2_MSP432__gpioInit_4137:
; dir start address is: 4 (R1)
0x1730	0x2901    CMP	R1, #1
0x1732	0xD105    BNE	L_clicker_2_MSP432__gpioInit_4138
; dir end address is: 4 (R1)
0x1734	0xF2400120  MOVW	R1, #32
0x1738	0x483F    LDR	R0, [PC, #252]
0x173A	0xF7FFFA93  BL	_GPIO_Digital_Input+0
0x173E	0xE004    B	L_clicker_2_MSP432__gpioInit_4139
L_clicker_2_MSP432__gpioInit_4138:
0x1740	0xF2400120  MOVW	R1, #32
0x1744	0x483D    LDR	R0, [PC, #244]
0x1746	0xF7FFFAAB  BL	_GPIO_Digital_Output+0
L_clicker_2_MSP432__gpioInit_4139:
0x174A	0xE067    B	L_clicker_2_MSP432__gpioInit_4118
;__c2_msp432_gpio.c, 206 :: 		case _MIKROBUS_INT_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&DIO_P2IN, _GPIO_PINMASK_1); else GPIO_Digital_Output(&DIO_P2OUT, _GPIO_PINMASK_1); break;
L_clicker_2_MSP432__gpioInit_4140:
; dir start address is: 4 (R1)
0x174C	0x2901    CMP	R1, #1
0x174E	0xD105    BNE	L_clicker_2_MSP432__gpioInit_4141
; dir end address is: 4 (R1)
0x1750	0xF2400102  MOVW	R1, #2
0x1754	0x4838    LDR	R0, [PC, #224]
0x1756	0xF7FFFA85  BL	_GPIO_Digital_Input+0
0x175A	0xE004    B	L_clicker_2_MSP432__gpioInit_4142
L_clicker_2_MSP432__gpioInit_4141:
0x175C	0xF2400102  MOVW	R1, #2
0x1760	0x4836    LDR	R0, [PC, #216]
0x1762	0xF7FFFA9D  BL	_GPIO_Digital_Output+0
L_clicker_2_MSP432__gpioInit_4142:
0x1766	0xE059    B	L_clicker_2_MSP432__gpioInit_4118
;__c2_msp432_gpio.c, 207 :: 		case _MIKROBUS_RX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&DIO_P2IN, _GPIO_PINMASK_2); else GPIO_Digital_Output(&DIO_P2OUT, _GPIO_PINMASK_2); break;
L_clicker_2_MSP432__gpioInit_4143:
; dir start address is: 4 (R1)
0x1768	0x2901    CMP	R1, #1
0x176A	0xD105    BNE	L_clicker_2_MSP432__gpioInit_4144
; dir end address is: 4 (R1)
0x176C	0xF2400104  MOVW	R1, #4
0x1770	0x4831    LDR	R0, [PC, #196]
0x1772	0xF7FFFA77  BL	_GPIO_Digital_Input+0
0x1776	0xE004    B	L_clicker_2_MSP432__gpioInit_4145
L_clicker_2_MSP432__gpioInit_4144:
0x1778	0xF2400104  MOVW	R1, #4
0x177C	0x482F    LDR	R0, [PC, #188]
0x177E	0xF7FFFA8F  BL	_GPIO_Digital_Output+0
L_clicker_2_MSP432__gpioInit_4145:
0x1782	0xE04B    B	L_clicker_2_MSP432__gpioInit_4118
;__c2_msp432_gpio.c, 208 :: 		case _MIKROBUS_TX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&DIO_P2IN, _GPIO_PINMASK_3); else GPIO_Digital_Output(&DIO_P2OUT, _GPIO_PINMASK_3); break;
L_clicker_2_MSP432__gpioInit_4146:
; dir start address is: 4 (R1)
0x1784	0x2901    CMP	R1, #1
0x1786	0xD105    BNE	L_clicker_2_MSP432__gpioInit_4147
; dir end address is: 4 (R1)
0x1788	0xF2400108  MOVW	R1, #8
0x178C	0x482A    LDR	R0, [PC, #168]
0x178E	0xF7FFFA69  BL	_GPIO_Digital_Input+0
0x1792	0xE004    B	L_clicker_2_MSP432__gpioInit_4148
L_clicker_2_MSP432__gpioInit_4147:
0x1794	0xF2400108  MOVW	R1, #8
0x1798	0x4828    LDR	R0, [PC, #160]
0x179A	0xF7FFFA81  BL	_GPIO_Digital_Output+0
L_clicker_2_MSP432__gpioInit_4148:
0x179E	0xE03D    B	L_clicker_2_MSP432__gpioInit_4118
;__c2_msp432_gpio.c, 209 :: 		case _MIKROBUS_SCL_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&DIO_P3IN, _GPIO_PINMASK_7); else GPIO_Digital_Output(&DIO_P3OUT, _GPIO_PINMASK_7); break;
L_clicker_2_MSP432__gpioInit_4149:
; dir start address is: 4 (R1)
0x17A0	0x2901    CMP	R1, #1
0x17A2	0xD105    BNE	L_clicker_2_MSP432__gpioInit_4150
; dir end address is: 4 (R1)
0x17A4	0xF2400180  MOVW	R1, #128
0x17A8	0x4825    LDR	R0, [PC, #148]
0x17AA	0xF7FFFA5B  BL	_GPIO_Digital_Input+0
0x17AE	0xE004    B	L_clicker_2_MSP432__gpioInit_4151
L_clicker_2_MSP432__gpioInit_4150:
0x17B0	0xF2400180  MOVW	R1, #128
0x17B4	0x4823    LDR	R0, [PC, #140]
0x17B6	0xF7FFFA73  BL	_GPIO_Digital_Output+0
L_clicker_2_MSP432__gpioInit_4151:
0x17BA	0xE02F    B	L_clicker_2_MSP432__gpioInit_4118
;__c2_msp432_gpio.c, 210 :: 		case _MIKROBUS_SDA_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&DIO_P3IN, _GPIO_PINMASK_6); else GPIO_Digital_Output(&DIO_P3OUT, _GPIO_PINMASK_6); break;
L_clicker_2_MSP432__gpioInit_4152:
; dir start address is: 4 (R1)
0x17BC	0x2901    CMP	R1, #1
0x17BE	0xD105    BNE	L_clicker_2_MSP432__gpioInit_4153
; dir end address is: 4 (R1)
0x17C0	0xF2400140  MOVW	R1, #64
0x17C4	0x481E    LDR	R0, [PC, #120]
0x17C6	0xF7FFFA4D  BL	_GPIO_Digital_Input+0
0x17CA	0xE004    B	L_clicker_2_MSP432__gpioInit_4154
L_clicker_2_MSP432__gpioInit_4153:
0x17CC	0xF2400140  MOVW	R1, #64
0x17D0	0x481C    LDR	R0, [PC, #112]
0x17D2	0xF7FFFA65  BL	_GPIO_Digital_Output+0
L_clicker_2_MSP432__gpioInit_4154:
0x17D6	0xE021    B	L_clicker_2_MSP432__gpioInit_4118
;__c2_msp432_gpio.c, 211 :: 		default                  : return _MIKROBUS_ERR_PIN;
L_clicker_2_MSP432__gpioInit_4155:
0x17D8	0x2001    MOVS	R0, #1
0x17DA	0xE020    B	L_end__gpioInit_4
;__c2_msp432_gpio.c, 212 :: 		}
L_clicker_2_MSP432__gpioInit_4117:
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x17DC	0x2800    CMP	R0, #0
0x17DE	0xF43FAF53  BEQ	L_clicker_2_MSP432__gpioInit_4119
0x17E2	0x2801    CMP	R0, #1
0x17E4	0xF43FAF5E  BEQ	L_clicker_2_MSP432__gpioInit_4122
0x17E8	0x2802    CMP	R0, #2
0x17EA	0xF43FAF69  BEQ	L_clicker_2_MSP432__gpioInit_4125
0x17EE	0x2803    CMP	R0, #3
0x17F0	0xF43FAF74  BEQ	L_clicker_2_MSP432__gpioInit_4128
0x17F4	0x2804    CMP	R0, #4
0x17F6	0xF43FAF7F  BEQ	L_clicker_2_MSP432__gpioInit_4131
0x17FA	0x2805    CMP	R0, #5
0x17FC	0xF43FAF8A  BEQ	L_clicker_2_MSP432__gpioInit_4134
0x1800	0x2806    CMP	R0, #6
0x1802	0xF43FAF95  BEQ	L_clicker_2_MSP432__gpioInit_4137
0x1806	0x2807    CMP	R0, #7
0x1808	0xD0A0    BEQ	L_clicker_2_MSP432__gpioInit_4140
0x180A	0x2808    CMP	R0, #8
0x180C	0xD0AC    BEQ	L_clicker_2_MSP432__gpioInit_4143
0x180E	0x2809    CMP	R0, #9
0x1810	0xD0B8    BEQ	L_clicker_2_MSP432__gpioInit_4146
0x1812	0x280A    CMP	R0, #10
0x1814	0xD0C4    BEQ	L_clicker_2_MSP432__gpioInit_4149
0x1816	0x280B    CMP	R0, #11
0x1818	0xD0D0    BEQ	L_clicker_2_MSP432__gpioInit_4152
; pin end address is: 0 (R0)
; dir end address is: 4 (R1)
0x181A	0xE7DD    B	L_clicker_2_MSP432__gpioInit_4155
L_clicker_2_MSP432__gpioInit_4118:
;__c2_msp432_gpio.c, 213 :: 		return _MIKROBUS_OK;
0x181C	0x2000    MOVS	R0, __MIKROBUS_OK
;__c2_msp432_gpio.c, 214 :: 		}
L_end__gpioInit_4:
0x181E	0xF8DDE000  LDR	LR, [SP, #0]
0x1822	0xB001    ADD	SP, SP, #4
0x1824	0x4770    BX	LR
0x1826	0xBF00    NOP
0x1828	0x4C804000  	DIO_P9IN+0
0x182C	0x4C824000  	DIO_P9OUT+0
0x1830	0x4C214000  	DIO_P4IN+0
0x1834	0x4C234000  	DIO_P4OUT+0
0x1838	0x4C014000  	DIO_P2IN+0
0x183C	0x4C034000  	DIO_P2OUT+0
0x1840	0x4C204000  	DIO_P3IN+0
0x1844	0x4C224000  	DIO_P3OUT+0
; end of clicker_2_MSP432__gpioInit_4
_mikrobus_logInit:
;clicker_2_MSP432.c, 282 :: 		T_mikrobus_ret mikrobus_logInit(T_log_bus port, const uint32_t baud)
; baud start address is: 4 (R1)
; port start address is: 0 (R0)
0x1B88	0xB081    SUB	SP, SP, #4
0x1B8A	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; baud start address is: 4 (R1)
;clicker_2_MSP432.c, 284 :: 		switch( port )
0x1B8E	0xE015    B	L_mikrobus_logInit163
; port end address is: 0 (R0)
;clicker_2_MSP432.c, 287 :: 		case _MIKROBUS1 : return _log_init1( baud );
L_mikrobus_logInit165:
0x1B90	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x1B92	0xF7FFFE7D  BL	clicker_2_MSP432__log_init1+0
0x1B96	0xE01C    B	L_end_mikrobus_logInit
;clicker_2_MSP432.c, 290 :: 		case _MIKROBUS2: return _log_init2( baud );
L_mikrobus_logInit166:
; baud start address is: 4 (R1)
0x1B98	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x1B9A	0xF7FFFE67  BL	clicker_2_MSP432__log_init2+0
0x1B9E	0xE018    B	L_end_mikrobus_logInit
;clicker_2_MSP432.c, 293 :: 		case _MIKROBUS3: return _log_init3( baud );
L_mikrobus_logInit167:
; baud start address is: 4 (R1)
0x1BA0	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x1BA2	0xF7FFFE51  BL	clicker_2_MSP432__log_init3+0
0x1BA6	0xE014    B	L_end_mikrobus_logInit
;clicker_2_MSP432.c, 296 :: 		case _MIKROBUS4: return _log_init4( baud );
L_mikrobus_logInit168:
; baud start address is: 4 (R1)
0x1BA8	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x1BAA	0xF7FFFA79  BL	clicker_2_MSP432__log_init4+0
0x1BAE	0xE010    B	L_end_mikrobus_logInit
;clicker_2_MSP432.c, 305 :: 		case _LOG_USBUART : return _log_initUart( baud );
L_mikrobus_logInit169:
; baud start address is: 4 (R1)
0x1BB0	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x1BB2	0xF7FFFA63  BL	clicker_2_MSP432__log_initUart+0
0x1BB6	0xE00C    B	L_end_mikrobus_logInit
;clicker_2_MSP432.c, 313 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_logInit170:
0x1BB8	0x2001    MOVS	R0, #1
0x1BBA	0xE00A    B	L_end_mikrobus_logInit
;clicker_2_MSP432.c, 314 :: 		}
L_mikrobus_logInit163:
; baud start address is: 4 (R1)
; port start address is: 0 (R0)
0x1BBC	0x2800    CMP	R0, #0
0x1BBE	0xD0E7    BEQ	L_mikrobus_logInit165
0x1BC0	0x2801    CMP	R0, #1
0x1BC2	0xD0E9    BEQ	L_mikrobus_logInit166
0x1BC4	0x2802    CMP	R0, #2
0x1BC6	0xD0EB    BEQ	L_mikrobus_logInit167
0x1BC8	0x2803    CMP	R0, #3
0x1BCA	0xD0ED    BEQ	L_mikrobus_logInit168
0x1BCC	0x2810    CMP	R0, #16
0x1BCE	0xD0EF    BEQ	L_mikrobus_logInit169
; port end address is: 0 (R0)
; baud end address is: 4 (R1)
0x1BD0	0xE7F2    B	L_mikrobus_logInit170
;clicker_2_MSP432.c, 316 :: 		}
L_end_mikrobus_logInit:
0x1BD2	0xF8DDE000  LDR	LR, [SP, #0]
0x1BD6	0xB001    ADD	SP, SP, #4
0x1BD8	0x4770    BX	LR
; end of _mikrobus_logInit
clicker_2_MSP432__log_init1:
;__c2_msp432_log.c, 23 :: 		static T_mikrobus_ret _log_init1(uint32_t baud)
; baud start address is: 0 (R0)
0x1890	0xB081    SUB	SP, SP, #4
0x1892	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__c2_msp432_log.c, 25 :: 		UART2_Init( baud );
; baud end address is: 0 (R0)
0x1896	0xF7FFFA21  BL	_UART2_Init+0
;__c2_msp432_log.c, 26 :: 		logger = UART2_Write;
0x189A	0x4A04    LDR	R2, [PC, #16]
0x189C	0x4904    LDR	R1, [PC, #16]
0x189E	0x600A    STR	R2, [R1, #0]
;__c2_msp432_log.c, 27 :: 		return 0;
0x18A0	0x2000    MOVS	R0, #0
;__c2_msp432_log.c, 28 :: 		}
L_end__log_init1:
0x18A2	0xF8DDE000  LDR	LR, [SP, #0]
0x18A6	0xB001    ADD	SP, SP, #4
0x18A8	0x4770    BX	LR
0x18AA	0xBF00    NOP
0x18AC	0x0B950000  	_UART2_Write+0
0x18B0	0x00302000  	_logger+0
; end of clicker_2_MSP432__log_init1
_UART2_Init:
;__Lib_UART_MSP.c, 797 :: 		
; baudRate start address is: 0 (R0)
0x0CDC	0xB081    SUB	SP, SP, #4
0x0CDE	0xF8CDE000  STR	LR, [SP, #0]
0x0CE2	0x4684    MOV	R12, R0
; baudRate end address is: 0 (R0)
; baudRate start address is: 48 (R12)
;__Lib_UART_MSP.c, 798 :: 		
0x0CE4	0x4A0B    LDR	R2, [PC, #44]
0x0CE6	0x490C    LDR	R1, [PC, #48]
0x0CE8	0x600A    STR	R2, [R1, #0]
;__Lib_UART_MSP.c, 799 :: 		
0x0CEA	0x4A0C    LDR	R2, [PC, #48]
0x0CEC	0x490C    LDR	R1, [PC, #48]
0x0CEE	0x600A    STR	R2, [R1, #0]
;__Lib_UART_MSP.c, 800 :: 		
0x0CF0	0x4A0C    LDR	R2, [PC, #48]
0x0CF2	0x490D    LDR	R1, [PC, #52]
0x0CF4	0x600A    STR	R2, [R1, #0]
;__Lib_UART_MSP.c, 801 :: 		
0x0CF6	0x4A0D    LDR	R2, [PC, #52]
0x0CF8	0x490D    LDR	R1, [PC, #52]
0x0CFA	0x600A    STR	R2, [R1, #0]
;__Lib_UART_MSP.c, 803 :: 		
0x0CFC	0x480D    LDR	R0, [PC, #52]
0x0CFE	0xF7FFFE65  BL	_GPIO_Alternate_Function_Enable+0
;__Lib_UART_MSP.c, 804 :: 		
0x0D02	0x4661    MOV	R1, R12
; baudRate end address is: 48 (R12)
0x0D04	0x480C    LDR	R0, [PC, #48]
0x0D06	0xF7FFFEAB  BL	__Lib_UART_MSP_UARTx_Init+0
;__Lib_UART_MSP.c, 805 :: 		
L_end_UART2_Init:
0x0D0A	0xF8DDE000  LDR	LR, [SP, #0]
0x0D0E	0xB001    ADD	SP, SP, #4
0x0D10	0x4770    BX	LR
0x0D12	0xBF00    NOP
0x0D14	0x0B950000  	_UART2_Write+0
0x0D18	0x00AC2000  	_UART_Wr_Ptr+0
0x0D1C	0xFFFFFFFF  	_UART2_Read+0
0x0D20	0x00B02000  	_UART_Rd_Ptr+0
0x0D24	0xFFFFFFFF  	_UART2_Data_Ready+0
0x0D28	0x00B42000  	_UART_Rdy_Ptr+0
0x0D2C	0xFFFFFFFF  	_UART2_Tx_Idle+0
0x0D30	0x00B82000  	_UART_Tx_Idle_Ptr+0
0x0D34	0x215C0000  	__GPIO_MODULE_UARTA2_B23+0
0x0D38	0x18004000  	EUSCI_A2_UCA2CTLW0+0
; end of _UART2_Init
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO_MSP.c, 202 :: 		
; module start address is: 0 (R0)
0x09CC	0xB081    SUB	SP, SP, #4
0x09CE	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 0 (R0)
; module start address is: 0 (R0)
;__Lib_GPIO_MSP.c, 206 :: 		
; cnt start address is: 40 (R10)
0x09D2	0xF2400A00  MOVW	R10, #0
; module end address is: 0 (R0)
; cnt end address is: 40 (R10)
0x09D6	0x4681    MOV	R9, R0
L_GPIO_Alternate_Function_Enable27:
; cnt start address is: 40 (R10)
; module start address is: 36 (R9)
0x09D8	0xF10901D8  ADD	R1, R9, #216
0x09DC	0x7809    LDRB	R1, [R1, #0]
0x09DE	0x458A    CMP	R10, R1
0x09E0	0xD23A    BCS	L_GPIO_Alternate_Function_Enable28
;__Lib_GPIO_MSP.c, 207 :: 		
0x09E2	0x210C    MOVS	R1, #12
0x09E4	0xFB0AF101  MUL	R1, R10, R1
0x09E8	0xEB090101  ADD	R1, R9, R1, LSL #0
; tmpPinDsc start address is: 44 (R11)
0x09EC	0x468B    MOV	R11, R1
;__Lib_GPIO_MSP.c, 209 :: 		
0x09EE	0xF10B0108  ADD	R1, R11, #8
0x09F2	0x7809    LDRB	R1, [R1, #0]
0x09F4	0x291F    CMP	R1, #31
0x09F6	0xD115    BNE	L_GPIO_Alternate_Function_Enable30
;__Lib_GPIO_MSP.c, 210 :: 		
0x09F8	0xF10B0108  ADD	R1, R11, #8
0x09FC	0x7809    LDRB	R1, [R1, #0]
0x09FE	0xB2CC    UXTB	R4, R1
0x0A00	0xF10B0106  ADD	R1, R11, #6
0x0A04	0x8809    LDRH	R1, [R1, #0]
0x0A06	0xB28B    UXTH	R3, R1
0x0A08	0xF10B0104  ADD	R1, R11, #4
0x0A0C	0x8809    LDRH	R1, [R1, #0]
0x0A0E	0xB28A    UXTH	R2, R1
0x0A10	0xF8DB1000  LDR	R1, [R11, #0]
; tmpPinDsc end address is: 44 (R11)
0x0A14	0x4608    MOV	R0, R1
0x0A16	0xB291    UXTH	R1, R2
0x0A18	0x2200    MOVS	R2, __GPIO_DIR_INPUT
0x0A1A	0xB410    PUSH	(R4)
0x0A1C	0xF7FFFE88  BL	_GPIO_Config+0
0x0A20	0xB001    ADD	SP, SP, #4
0x0A22	0xE014    B	L_GPIO_Alternate_Function_Enable31
L_GPIO_Alternate_Function_Enable30:
;__Lib_GPIO_MSP.c, 212 :: 		
; tmpPinDsc start address is: 44 (R11)
0x0A24	0xF10B0108  ADD	R1, R11, #8
0x0A28	0x7809    LDRB	R1, [R1, #0]
0x0A2A	0xB2CC    UXTB	R4, R1
0x0A2C	0xF10B0106  ADD	R1, R11, #6
0x0A30	0x8809    LDRH	R1, [R1, #0]
0x0A32	0xB28B    UXTH	R3, R1
0x0A34	0xF10B0104  ADD	R1, R11, #4
0x0A38	0x8809    LDRH	R1, [R1, #0]
0x0A3A	0xB28A    UXTH	R2, R1
0x0A3C	0xF8DB1000  LDR	R1, [R11, #0]
; tmpPinDsc end address is: 44 (R11)
0x0A40	0x4608    MOV	R0, R1
0x0A42	0xB291    UXTH	R1, R2
0x0A44	0x22FF    MOVS	R2, __GPIO_DIR_NO_CHANGE
0x0A46	0xB410    PUSH	(R4)
0x0A48	0xF7FFFE72  BL	_GPIO_Config+0
0x0A4C	0xB001    ADD	SP, SP, #4
L_GPIO_Alternate_Function_Enable31:
;__Lib_GPIO_MSP.c, 206 :: 		
0x0A4E	0xF10A0A01  ADD	R10, R10, #1
0x0A52	0xFA5FFA8A  UXTB	R10, R10
;__Lib_GPIO_MSP.c, 213 :: 		
; module end address is: 36 (R9)
; cnt end address is: 40 (R10)
0x0A56	0xE7BF    B	L_GPIO_Alternate_Function_Enable27
L_GPIO_Alternate_Function_Enable28:
;__Lib_GPIO_MSP.c, 214 :: 		
L_end_GPIO_Alternate_Function_Enable:
0x0A58	0xF8DDE000  LDR	LR, [SP, #0]
0x0A5C	0xB001    ADD	SP, SP, #4
0x0A5E	0x4770    BX	LR
; end of _GPIO_Alternate_Function_Enable
__Lib_UART_MSP_UARTx_Init:
;__Lib_UART_MSP.c, 295 :: 		
; baudRate start address is: 4 (R1)
; uartBase start address is: 0 (R0)
0x0A60	0xB081    SUB	SP, SP, #4
0x0A62	0xF8CDE000  STR	LR, [SP, #0]
0x0A66	0x4607    MOV	R7, R0
0x0A68	0x460C    MOV	R4, R1
; baudRate end address is: 4 (R1)
; uartBase end address is: 0 (R0)
; uartBase start address is: 28 (R7)
; baudRate start address is: 16 (R4)
;__Lib_UART_MSP.c, 297 :: 		
0x0A6A	0x4638    MOV	R0, R7
0x0A6C	0xF7FFFD28  BL	__Lib_UART_MSP_UARTx_Disable+0
;__Lib_UART_MSP.c, 299 :: 		
0x0A70	0xF2400180  MOVW	R1, #128
0x0A74	0x4638    MOV	R0, R7
0x0A76	0xF7FFFD2B  BL	__Lib_UART_MSP_UARTx_SetClockSource+0
;__Lib_UART_MSP.c, 301 :: 		
0x0A7A	0xF2400100  MOVW	R1, #0
0x0A7E	0x4638    MOV	R0, R7
0x0A80	0xF7FFFD00  BL	__Lib_UART_MSP_UARTx_SetSB+0
;__Lib_UART_MSP.c, 303 :: 		
0x0A84	0xF2400100  MOVW	R1, #0
0x0A88	0x4638    MOV	R0, R7
0x0A8A	0xF7FFFD09  BL	__Lib_UART_MSP_UARTx_SetStopBits+0
;__Lib_UART_MSP.c, 305 :: 		
0x0A8E	0xF2400100  MOVW	R1, #0
0x0A92	0x4638    MOV	R0, R7
0x0A94	0xF7FFFD28  BL	__Lib_UART_MSP_UARTx_SetParity+0
;__Lib_UART_MSP.c, 307 :: 		
0x0A98	0xF2400100  MOVW	R1, #0
0x0A9C	0x4638    MOV	R0, R7
0x0A9E	0xF7FFFE03  BL	__Lib_UART_MSP_UARTx_SetMode+0
;__Lib_UART_MSP.c, 309 :: 		
0x0AA2	0xF2400100  MOVW	R1, #0
0x0AA6	0x4638    MOV	R0, R7
0x0AA8	0xF7FFFE10  BL	__Lib_UART_MSP_UARTx_SetDataLength+0
;__Lib_UART_MSP.c, 311 :: 		
0x0AAC	0x4621    MOV	R1, R4
; baudRate end address is: 16 (R4)
0x0AAE	0x4638    MOV	R0, R7
0x0AB0	0xF7FFFD40  BL	__Lib_UART_MSP_UARTx_SetBaudRate+0
;__Lib_UART_MSP.c, 313 :: 		
0x0AB4	0x4638    MOV	R0, R7
; uartBase end address is: 28 (R7)
0x0AB6	0xF7FFFDED  BL	__Lib_UART_MSP_UARTx_Enable+0
;__Lib_UART_MSP.c, 314 :: 		
L_end_UARTx_Init:
0x0ABA	0xF8DDE000  LDR	LR, [SP, #0]
0x0ABE	0xB001    ADD	SP, SP, #4
0x0AC0	0x4770    BX	LR
; end of __Lib_UART_MSP_UARTx_Init
__Lib_UART_MSP_UARTx_Disable:
;__Lib_UART_MSP.c, 89 :: 		
; uartBase start address is: 0 (R0)
0x04C0	0xB081    SUB	SP, SP, #4
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
;__Lib_UART_MSP.c, 90 :: 		
0x04C2	0x8801    LDRH	R1, [R0, #0]
0x04C4	0xF0410101  ORR	R1, R1, #1
0x04C8	0x8001    STRH	R1, [R0, #0]
; uartBase end address is: 0 (R0)
;__Lib_UART_MSP.c, 91 :: 		
L_end_UARTx_Disable:
0x04CA	0xB001    ADD	SP, SP, #4
0x04CC	0x4770    BX	LR
; end of __Lib_UART_MSP_UARTx_Disable
__Lib_UART_MSP_UARTx_SetClockSource:
;__Lib_UART_MSP.c, 114 :: 		
; clockSource start address is: 4 (R1)
; uartBase start address is: 0 (R0)
0x04D0	0xB081    SUB	SP, SP, #4
; clockSource end address is: 4 (R1)
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
; clockSource start address is: 4 (R1)
;__Lib_UART_MSP.c, 115 :: 		
0x04D2	0x8803    LDRH	R3, [R0, #0]
0x04D4	0xF64F723F  MOVW	R2, #65343
0x04D8	0xEA030202  AND	R2, R3, R2, LSL #0
0x04DC	0x8002    STRH	R2, [R0, #0]
;__Lib_UART_MSP.c, 116 :: 		
0x04DE	0x8802    LDRH	R2, [R0, #0]
0x04E0	0x430A    ORRS	R2, R1
; clockSource end address is: 4 (R1)
0x04E2	0x8002    STRH	R2, [R0, #0]
; uartBase end address is: 0 (R0)
;__Lib_UART_MSP.c, 117 :: 		
L_end_UARTx_SetClockSource:
0x04E4	0xB001    ADD	SP, SP, #4
0x04E6	0x4770    BX	LR
; end of __Lib_UART_MSP_UARTx_SetClockSource
__Lib_UART_MSP_UARTx_SetSB:
;__Lib_UART_MSP.c, 128 :: 		
; sb start address is: 4 (R1)
; uartBase start address is: 0 (R0)
0x0484	0xB081    SUB	SP, SP, #4
; sb end address is: 4 (R1)
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
; sb start address is: 4 (R1)
;__Lib_UART_MSP.c, 129 :: 		
0x0486	0xB931    CBNZ	R1, L___Lib_UART_MSP_UARTx_SetSB8
; sb end address is: 4 (R1)
;__Lib_UART_MSP.c, 130 :: 		
0x0488	0x8803    LDRH	R3, [R0, #0]
0x048A	0xF64D72FF  MOVW	R2, #57343
0x048E	0xEA030202  AND	R2, R3, R2, LSL #0
0x0492	0x8002    STRH	R2, [R0, #0]
; uartBase end address is: 0 (R0)
0x0494	0xE002    B	L___Lib_UART_MSP_UARTx_SetSB9
L___Lib_UART_MSP_UARTx_SetSB8:
;__Lib_UART_MSP.c, 132 :: 		
; sb start address is: 4 (R1)
; uartBase start address is: 0 (R0)
0x0496	0x8802    LDRH	R2, [R0, #0]
0x0498	0x430A    ORRS	R2, R1
; sb end address is: 4 (R1)
0x049A	0x8002    STRH	R2, [R0, #0]
; uartBase end address is: 0 (R0)
L___Lib_UART_MSP_UARTx_SetSB9:
;__Lib_UART_MSP.c, 133 :: 		
L_end_UARTx_SetSB:
0x049C	0xB001    ADD	SP, SP, #4
0x049E	0x4770    BX	LR
; end of __Lib_UART_MSP_UARTx_SetSB
__Lib_UART_MSP_UARTx_SetStopBits:
;__Lib_UART_MSP.c, 144 :: 		
; stopBits start address is: 4 (R1)
; uartBase start address is: 0 (R0)
0x04A0	0xB081    SUB	SP, SP, #4
; stopBits end address is: 4 (R1)
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
; stopBits start address is: 4 (R1)
;__Lib_UART_MSP.c, 145 :: 		
0x04A2	0xF5B16F00  CMP	R1, #2048
0x04A6	0xD103    BNE	L___Lib_UART_MSP_UARTx_SetStopBits10
;__Lib_UART_MSP.c, 146 :: 		
0x04A8	0x8802    LDRH	R2, [R0, #0]
0x04AA	0x430A    ORRS	R2, R1
; stopBits end address is: 4 (R1)
0x04AC	0x8002    STRH	R2, [R0, #0]
; uartBase end address is: 0 (R0)
0x04AE	0xE005    B	L___Lib_UART_MSP_UARTx_SetStopBits11
L___Lib_UART_MSP_UARTx_SetStopBits10:
;__Lib_UART_MSP.c, 148 :: 		
; uartBase start address is: 0 (R0)
0x04B0	0x8803    LDRH	R3, [R0, #0]
0x04B2	0xF24F72FF  MOVW	R2, #63487
0x04B6	0xEA030202  AND	R2, R3, R2, LSL #0
0x04BA	0x8002    STRH	R2, [R0, #0]
; uartBase end address is: 0 (R0)
L___Lib_UART_MSP_UARTx_SetStopBits11:
;__Lib_UART_MSP.c, 149 :: 		
L_end_UARTx_SetStopBits:
0x04BC	0xB001    ADD	SP, SP, #4
0x04BE	0x4770    BX	LR
; end of __Lib_UART_MSP_UARTx_SetStopBits
__Lib_UART_MSP_UARTx_SetParity:
;__Lib_UART_MSP.c, 161 :: 		
; parity start address is: 4 (R1)
; uartBase start address is: 0 (R0)
0x04E8	0xB081    SUB	SP, SP, #4
; parity end address is: 4 (R1)
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
; parity start address is: 4 (R1)
;__Lib_UART_MSP.c, 162 :: 		
0x04EA	0xE019    B	L___Lib_UART_MSP_UARTx_SetParity12
; parity end address is: 4 (R1)
;__Lib_UART_MSP.c, 163 :: 		
L___Lib_UART_MSP_UARTx_SetParity14:
;__Lib_UART_MSP.c, 164 :: 		
0x04EC	0x8803    LDRH	R3, [R0, #0]
0x04EE	0xF64772FF  MOVW	R2, #32767
0x04F2	0xEA030202  AND	R2, R3, R2, LSL #0
0x04F6	0x8002    STRH	R2, [R0, #0]
; uartBase end address is: 0 (R0)
;__Lib_UART_MSP.c, 165 :: 		
0x04F8	0xE019    B	L___Lib_UART_MSP_UARTx_SetParity13
;__Lib_UART_MSP.c, 168 :: 		
L___Lib_UART_MSP_UARTx_SetParity15:
;__Lib_UART_MSP.c, 169 :: 		
; parity start address is: 4 (R1)
; uartBase start address is: 0 (R0)
0x04FA	0x8802    LDRH	R2, [R0, #0]
0x04FC	0xF4424200  ORR	R2, R2, #32768
0x0500	0x8002    STRH	R2, [R0, #0]
;__Lib_UART_MSP.c, 170 :: 		
0x0502	0x8802    LDRH	R2, [R0, #0]
0x0504	0x430A    ORRS	R2, R1
; parity end address is: 4 (R1)
0x0506	0x8002    STRH	R2, [R0, #0]
; uartBase end address is: 0 (R0)
;__Lib_UART_MSP.c, 171 :: 		
0x0508	0xE011    B	L___Lib_UART_MSP_UARTx_SetParity13
;__Lib_UART_MSP.c, 174 :: 		
L___Lib_UART_MSP_UARTx_SetParity16:
;__Lib_UART_MSP.c, 175 :: 		
; uartBase start address is: 0 (R0)
0x050A	0x8802    LDRH	R2, [R0, #0]
0x050C	0xF4424200  ORR	R2, R2, #32768
0x0510	0x8002    STRH	R2, [R0, #0]
;__Lib_UART_MSP.c, 176 :: 		
0x0512	0x8803    LDRH	R3, [R0, #0]
0x0514	0xF64B72FF  MOVW	R2, #49151
0x0518	0xEA030202  AND	R2, R3, R2, LSL #0
0x051C	0x8002    STRH	R2, [R0, #0]
; uartBase end address is: 0 (R0)
;__Lib_UART_MSP.c, 177 :: 		
0x051E	0xE006    B	L___Lib_UART_MSP_UARTx_SetParity13
;__Lib_UART_MSP.c, 179 :: 		
L___Lib_UART_MSP_UARTx_SetParity12:
; parity start address is: 4 (R1)
; uartBase start address is: 0 (R0)
0x0520	0x2900    CMP	R1, #0
0x0522	0xD0E3    BEQ	L___Lib_UART_MSP_UARTx_SetParity14
0x0524	0xF5B14F80  CMP	R1, #16384
0x0528	0xD0E7    BEQ	L___Lib_UART_MSP_UARTx_SetParity15
0x052A	0x2900    CMP	R1, #0
0x052C	0xD0ED    BEQ	L___Lib_UART_MSP_UARTx_SetParity16
; uartBase end address is: 0 (R0)
; parity end address is: 4 (R1)
L___Lib_UART_MSP_UARTx_SetParity13:
;__Lib_UART_MSP.c, 180 :: 		
L_end_UARTx_SetParity:
0x052E	0xB001    ADD	SP, SP, #4
0x0530	0x4770    BX	LR
; end of __Lib_UART_MSP_UARTx_SetParity
__Lib_UART_MSP_UARTx_SetMode:
;__Lib_UART_MSP.c, 191 :: 		
; mode start address is: 4 (R1)
; uartBase start address is: 0 (R0)
0x06A8	0xB081    SUB	SP, SP, #4
; mode end address is: 4 (R1)
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
; mode start address is: 4 (R1)
;__Lib_UART_MSP.c, 192 :: 		
0x06AA	0xF5B17F80  CMP	R1, #256
0x06AE	0xD104    BNE	L___Lib_UART_MSP_UARTx_SetMode17
; mode end address is: 4 (R1)
;__Lib_UART_MSP.c, 193 :: 		
0x06B0	0x8802    LDRH	R2, [R0, #0]
0x06B2	0xF4427280  ORR	R2, R2, #256
0x06B6	0x8002    STRH	R2, [R0, #0]
; uartBase end address is: 0 (R0)
0x06B8	0xE005    B	L___Lib_UART_MSP_UARTx_SetMode18
L___Lib_UART_MSP_UARTx_SetMode17:
;__Lib_UART_MSP.c, 195 :: 		
; uartBase start address is: 0 (R0)
0x06BA	0x8803    LDRH	R3, [R0, #0]
0x06BC	0xF64F62FF  MOVW	R2, #65279
0x06C0	0xEA030202  AND	R2, R3, R2, LSL #0
0x06C4	0x8002    STRH	R2, [R0, #0]
; uartBase end address is: 0 (R0)
L___Lib_UART_MSP_UARTx_SetMode18:
;__Lib_UART_MSP.c, 196 :: 		
L_end_UARTx_SetMode:
0x06C6	0xB001    ADD	SP, SP, #4
0x06C8	0x4770    BX	LR
; end of __Lib_UART_MSP_UARTx_SetMode
__Lib_UART_MSP_UARTx_SetDataLength:
;__Lib_UART_MSP.c, 207 :: 		
; dataLength start address is: 4 (R1)
; uartBase start address is: 0 (R0)
0x06CC	0xB081    SUB	SP, SP, #4
; dataLength end address is: 4 (R1)
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
; dataLength start address is: 4 (R1)
;__Lib_UART_MSP.c, 208 :: 		
0x06CE	0xF5B15F80  CMP	R1, #4096
0x06D2	0xD103    BNE	L___Lib_UART_MSP_UARTx_SetDataLength19
;__Lib_UART_MSP.c, 209 :: 		
0x06D4	0x8802    LDRH	R2, [R0, #0]
0x06D6	0x430A    ORRS	R2, R1
; dataLength end address is: 4 (R1)
0x06D8	0x8002    STRH	R2, [R0, #0]
; uartBase end address is: 0 (R0)
0x06DA	0xE005    B	L___Lib_UART_MSP_UARTx_SetDataLength20
L___Lib_UART_MSP_UARTx_SetDataLength19:
;__Lib_UART_MSP.c, 211 :: 		
; uartBase start address is: 0 (R0)
0x06DC	0x8803    LDRH	R3, [R0, #0]
0x06DE	0xF64E72FF  MOVW	R2, #61439
0x06E2	0xEA030202  AND	R2, R3, R2, LSL #0
0x06E6	0x8002    STRH	R2, [R0, #0]
; uartBase end address is: 0 (R0)
L___Lib_UART_MSP_UARTx_SetDataLength20:
;__Lib_UART_MSP.c, 212 :: 		
L_end_UARTx_SetDataLength:
0x06E8	0xB001    ADD	SP, SP, #4
0x06EA	0x4770    BX	LR
; end of __Lib_UART_MSP_UARTx_SetDataLength
__Lib_UART_MSP_UARTx_SetBaudRate:
;__Lib_UART_MSP.c, 240 :: 		
; baudRate start address is: 4 (R1)
; uartBase start address is: 0 (R0)
0x0534	0xB088    SUB	SP, SP, #32
0x0536	0xF8CDE000  STR	LR, [SP, #0]
0x053A	0x4605    MOV	R5, R0
0x053C	0x460E    MOV	R6, R1
; baudRate end address is: 4 (R1)
; uartBase end address is: 0 (R0)
; uartBase start address is: 20 (R5)
; baudRate start address is: 24 (R6)
;__Lib_UART_MSP.c, 250 :: 		
0x053E	0xAA04    ADD	R2, SP, #16
0x0540	0x4610    MOV	R0, R2
0x0542	0xF7FFFED3  BL	_CS_GetClocksFrequency+0
;__Lib_UART_MSP.c, 252 :: 		
0x0546	0xAA04    ADD	R2, SP, #16
0x0548	0x4611    MOV	R1, R2
0x054A	0x4628    MOV	R0, R5
0x054C	0xF7FFFF26  BL	__Lib_UART_MSP_UARTx_GetFreq+0
; uartFreq start address is: 0 (R0)
;__Lib_UART_MSP.c, 254 :: 		
0x0550	0xEE000A90  VMOV	S1, R0
0x0554	0xEEF80A60  VCVT.F32.U32	S1, S1
; uartFreq end address is: 0 (R0)
0x0558	0xEE006A10  VMOV	S0, R6
0x055C	0xEEB80A40  VCVT.F32.U32	S0, S0
; baudRate end address is: 24 (R6)
0x0560	0xEE800A80  VDIV.F32	S0, S1, S0
; Nf start address is: 8 (S2)
0x0564	0xEEB01A40  VMOV.F32	S2, S0
;__Lib_UART_MSP.c, 256 :: 		
0x0568	0xAA01    ADD	R2, SP, #4
0x056A	0x4610    MOV	R0, R2
0x056C	0xF7FFFF32  BL	__Lib_UART_MSP__modf+0
;__Lib_UART_MSP.c, 258 :: 		
0x0570	0xEDDD0A01  VLDR.32	S1, [SP, #4]
0x0574	0xEEFC0A60  VCVT.U32.F32	S1, S1
0x0578	0xEE102A90  VMOV	R2, S1
0x057C	0xB292    UXTH	R2, R2
; idiv start address is: 4 (R1)
0x057E	0xB291    UXTH	R1, R2
;__Lib_UART_MSP.c, 259 :: 		
0x0580	0x4A41    LDR	R2, [PC, #260]
0x0582	0xEE002A90  VMOV	S1, R2
0x0586	0xEE200A20  VMUL.F32	S0, S0, S1
0x058A	0xEEBC0A40  VCVT.U32.F32	S0, S0
0x058E	0xEE100A10  VMOV	R0, S0
0x0592	0xB280    UXTH	R0, R0
; imod start address is: 0 (R0)
;__Lib_UART_MSP.c, 262 :: 		
0x0594	0xF2050408  ADDW	R4, R5, #8
0x0598	0x8823    LDRH	R3, [R4, #0]
0x059A	0xF64F72FE  MOVW	R2, #65534
0x059E	0xEA030202  AND	R2, R3, R2, LSL #0
0x05A2	0x8022    STRH	R2, [R4, #0]
;__Lib_UART_MSP.c, 263 :: 		
0x05A4	0x2910    CMP	R1, #16
0x05A6	0xD92E    BLS	L___Lib_UART_MSP_UARTx_SetBaudRate28
; idiv end address is: 4 (R1)
;__Lib_UART_MSP.c, 265 :: 		
0x05A8	0xF2050308  ADDW	R3, R5, #8
0x05AC	0x881A    LDRH	R2, [R3, #0]
0x05AE	0xF0420201  ORR	R2, R2, #1
0x05B2	0x801A    STRH	R2, [R3, #0]
;__Lib_UART_MSP.c, 266 :: 		
0x05B4	0xEEB30A00  VMOV.F32	S0, #16
0x05B8	0xEE810A00  VDIV.F32	S0, S2, S0
0x05BC	0xEEBC0A40  VCVT.U32.F32	S0, S0
0x05C0	0xEE102A10  VMOV	R2, S0
0x05C4	0xB292    UXTH	R2, R2
0x05C6	0xF8AD2008  STRH	R2, [SP, #8]
;__Lib_UART_MSP.c, 267 :: 		
0x05CA	0xEEB30A00  VMOV.F32	S0, #16
0x05CE	0xEEC10A00  VDIV.F32	S1, S2, S0
0x05D2	0xEEB30A00  VMOV.F32	S0, #16
0x05D6	0xEE810A00  VDIV.F32	S0, S2, S0
; Nf end address is: 8 (S2)
0x05DA	0xEEBC0A40  VCVT.U32.F32	S0, S0
0x05DE	0xEE102A10  VMOV	R2, S0
0x05E2	0xB292    UXTH	R2, R2
0x05E4	0xEE002A10  VMOV	S0, R2
0x05E8	0xEEB80A40  VCVT.F32.U32	S0, S0
0x05EC	0xEE700AC0  VSUB.F32	S1, S1, S0
0x05F0	0xEEB30A00  VMOV.F32	S0, #16
0x05F4	0xEE200A80  VMUL.F32	S0, S1, S0
0x05F8	0xEEBC0A40  VCVT.U32.F32	S0, S0
0x05FC	0xEE102A10  VMOV	R2, S0
0x0600	0xB292    UXTH	R2, R2
0x0602	0xF8AD200A  STRH	R2, [SP, #10]
;__Lib_UART_MSP.c, 268 :: 		
L___Lib_UART_MSP_UARTx_SetBaudRate28:
;__Lib_UART_MSP.c, 270 :: 		
0x0606	0xB920    CBNZ	R0, L___Lib_UART_MSP_UARTx_SetBaudRate29
; imod end address is: 0 (R0)
;__Lib_UART_MSP.c, 271 :: 		
0x0608	0x2200    MOVS	R2, #0
0x060A	0xF8AD200C  STRH	R2, [SP, #12]
0x060E	0x4628    MOV	R0, R5
0x0610	0xE016    B	L___Lib_UART_MSP_UARTx_SetBaudRate30
L___Lib_UART_MSP_UARTx_SetBaudRate29:
;__Lib_UART_MSP.c, 273 :: 		
; i start address is: 16 (R4)
; imod start address is: 0 (R0)
0x0612	0x2401    MOVS	R4, #1
; uartBase end address is: 20 (R5)
; i end address is: 16 (R4)
0x0614	0x4629    MOV	R1, R5
L___Lib_UART_MSP_UARTx_SetBaudRate31:
; i start address is: 16 (R4)
; imod start address is: 0 (R0)
; imod end address is: 0 (R0)
; uartBase start address is: 4 (R1)
0x0616	0x2C24    CMP	R4, #36
0x0618	0xD211    BCS	L___Lib_UART_MSP_UARTx_SetBaudRate32
; imod end address is: 0 (R0)
;__Lib_UART_MSP.c, 274 :: 		
; imod start address is: 0 (R0)
0x061A	0x0063    LSLS	R3, R4, #1
0x061C	0x4A1B    LDR	R2, [PC, #108]
0x061E	0x18D2    ADDS	R2, R2, R3
0x0620	0x8812    LDRH	R2, [R2, #0]
0x0622	0x4290    CMP	R0, R2
0x0624	0xD208    BCS	L___Lib_UART_MSP_UARTx_SetBaudRate34
; imod end address is: 0 (R0)
;__Lib_UART_MSP.c, 275 :: 		
0x0626	0x1E62    SUBS	R2, R4, #1
0x0628	0xB212    SXTH	R2, R2
; i end address is: 16 (R4)
0x062A	0x0053    LSLS	R3, R2, #1
0x062C	0x4A18    LDR	R2, [PC, #96]
0x062E	0x18D2    ADDS	R2, R2, R3
0x0630	0x8812    LDRH	R2, [R2, #0]
0x0632	0xF8AD200C  STRH	R2, [SP, #12]
;__Lib_UART_MSP.c, 276 :: 		
0x0636	0xE002    B	L___Lib_UART_MSP_UARTx_SetBaudRate32
;__Lib_UART_MSP.c, 277 :: 		
L___Lib_UART_MSP_UARTx_SetBaudRate34:
;__Lib_UART_MSP.c, 273 :: 		
; i start address is: 16 (R4)
; imod start address is: 0 (R0)
0x0638	0x1C64    ADDS	R4, R4, #1
0x063A	0xB2E4    UXTB	R4, R4
;__Lib_UART_MSP.c, 278 :: 		
; imod end address is: 0 (R0)
; i end address is: 16 (R4)
0x063C	0xE7EB    B	L___Lib_UART_MSP_UARTx_SetBaudRate31
L___Lib_UART_MSP_UARTx_SetBaudRate32:
;__Lib_UART_MSP.c, 279 :: 		
0x063E	0x4608    MOV	R0, R1
; uartBase end address is: 4 (R1)
L___Lib_UART_MSP_UARTx_SetBaudRate30:
;__Lib_UART_MSP.c, 281 :: 		
; uartBase start address is: 0 (R0)
0x0640	0x1D83    ADDS	R3, R0, #6
0x0642	0x2200    MOVS	R2, #0
0x0644	0x801A    STRH	R2, [R3, #0]
;__Lib_UART_MSP.c, 282 :: 		
0x0646	0x1D84    ADDS	R4, R0, #6
0x0648	0x8823    LDRH	R3, [R4, #0]
0x064A	0xF8BD2008  LDRH	R2, [SP, #8]
0x064E	0xEA430202  ORR	R2, R3, R2, LSL #0
0x0652	0x8022    STRH	R2, [R4, #0]
;__Lib_UART_MSP.c, 284 :: 		
0x0654	0xF2000308  ADDW	R3, R0, #8
0x0658	0x881A    LDRH	R2, [R3, #0]
0x065A	0xF0020201  AND	R2, R2, #1
0x065E	0x801A    STRH	R2, [R3, #0]
;__Lib_UART_MSP.c, 285 :: 		
0x0660	0xF2000408  ADDW	R4, R0, #8
; uartBase end address is: 0 (R0)
0x0664	0xF8BD200C  LDRH	R2, [SP, #12]
0x0668	0x0213    LSLS	R3, R2, #8
0x066A	0xB29B    UXTH	R3, R3
0x066C	0xF8BD200A  LDRH	R2, [SP, #10]
0x0670	0x0112    LSLS	R2, R2, #4
0x0672	0xB292    UXTH	R2, R2
0x0674	0x4313    ORRS	R3, R2
0x0676	0xB29B    UXTH	R3, R3
0x0678	0x8822    LDRH	R2, [R4, #0]
0x067A	0x431A    ORRS	R2, R3
0x067C	0x8022    STRH	R2, [R4, #0]
;__Lib_UART_MSP.c, 286 :: 		
L_end_UARTx_SetBaudRate:
0x067E	0xF8DDE000  LDR	LR, [SP, #0]
0x0682	0xB008    ADD	SP, SP, #32
0x0684	0x4770    BX	LR
0x0686	0xBF00    NOP
0x0688	0x4000461C  	#1176256512
0x068C	0x23BC0000  	__Lib_UART_MSP__UART_UCBRSx_FRACTIONAL_TABLE+0
0x0690	0x23740000  	__Lib_UART_MSP__UART_UCBRSx_TABLE+0
; end of __Lib_UART_MSP_UARTx_SetBaudRate
_CS_GetClocksFrequency:
;__Lib_System_MSP432P.c, 586 :: 		
; CS_Clocks start address is: 0 (R0)
0x02EC	0xB082    SUB	SP, SP, #8
0x02EE	0xF8CDE000  STR	LR, [SP, #0]
0x02F2	0x4604    MOV	R4, R0
; CS_Clocks end address is: 0 (R0)
; CS_Clocks start address is: 16 (R4)
;__Lib_System_MSP432P.c, 589 :: 		
0x02F4	0x4928    LDR	R1, [PC, #160]
0x02F6	0x6809    LDR	R1, [R1, #0]
0x02F8	0xF40161E0  AND	R1, R1, #1792
0x02FC	0x0A09    LSRS	R1, R1, #8
; lsource start address is: 0 (R0)
0x02FE	0x4608    MOV	R0, R1
;__Lib_System_MSP432P.c, 590 :: 		
0x0300	0x4925    LDR	R1, [PC, #148]
0x0302	0x6809    LDR	R1, [R1, #0]
0x0304	0xF00161E0  AND	R1, R1, #117440512
0x0308	0x0E09    LSRS	R1, R1, #24
; ldivider start address is: 8 (R2)
0x030A	0x460A    MOV	R2, R1
;__Lib_System_MSP432P.c, 591 :: 		
0x030C	0x4621    MOV	R1, R4
0x030E	0x9101    STR	R1, [SP, #4]
0x0310	0x4611    MOV	R1, R2
; ldivider end address is: 8 (R2)
; lsource end address is: 0 (R0)
0x0312	0xF7FFFF51  BL	__Lib_System_MSP432P_CS_ComputeClockFrequency+0
0x0316	0x9901    LDR	R1, [SP, #4]
0x0318	0x6008    STR	R0, [R1, #0]
;__Lib_System_MSP432P.c, 593 :: 		
0x031A	0x491F    LDR	R1, [PC, #124]
0x031C	0x6809    LDR	R1, [R1, #0]
0x031E	0xF0010170  AND	R1, R1, #112
0x0322	0x0909    LSRS	R1, R1, #4
; lsource start address is: 0 (R0)
0x0324	0x4608    MOV	R0, R1
;__Lib_System_MSP432P.c, 594 :: 		
0x0326	0x491C    LDR	R1, [PC, #112]
0x0328	0x6809    LDR	R1, [R1, #0]
0x032A	0xF40101E0  AND	R1, R1, #7340032
0x032E	0x0D09    LSRS	R1, R1, #20
; ldivider start address is: 8 (R2)
0x0330	0x460A    MOV	R2, R1
;__Lib_System_MSP432P.c, 595 :: 		
0x0332	0xF2040108  ADDW	R1, R4, #8
0x0336	0x9101    STR	R1, [SP, #4]
0x0338	0x4611    MOV	R1, R2
; ldivider end address is: 8 (R2)
; lsource end address is: 0 (R0)
0x033A	0xF7FFFF3D  BL	__Lib_System_MSP432P_CS_ComputeClockFrequency+0
0x033E	0x9901    LDR	R1, [SP, #4]
0x0340	0x6008    STR	R0, [R1, #0]
;__Lib_System_MSP432P.c, 597 :: 		
0x0342	0x4915    LDR	R1, [PC, #84]
0x0344	0x6809    LDR	R1, [R1, #0]
0x0346	0xF0010170  AND	R1, R1, #112
0x034A	0x0909    LSRS	R1, R1, #4
; lsource start address is: 0 (R0)
0x034C	0x4608    MOV	R0, R1
;__Lib_System_MSP432P.c, 598 :: 		
0x034E	0x4912    LDR	R1, [PC, #72]
0x0350	0x6809    LDR	R1, [R1, #0]
0x0352	0xF00141E0  AND	R1, R1, #1879048192
0x0356	0x0F09    LSRS	R1, R1, #28
; ldivider start address is: 8 (R2)
0x0358	0x460A    MOV	R2, R1
;__Lib_System_MSP432P.c, 599 :: 		
0x035A	0xF204010C  ADDW	R1, R4, #12
0x035E	0x9101    STR	R1, [SP, #4]
0x0360	0x4611    MOV	R1, R2
; ldivider end address is: 8 (R2)
; lsource end address is: 0 (R0)
0x0362	0xF7FFFF29  BL	__Lib_System_MSP432P_CS_ComputeClockFrequency+0
0x0366	0x9901    LDR	R1, [SP, #4]
0x0368	0x6008    STR	R0, [R1, #0]
;__Lib_System_MSP432P.c, 601 :: 		
0x036A	0x490B    LDR	R1, [PC, #44]
0x036C	0x6809    LDR	R1, [R1, #0]
0x036E	0xF0010107  AND	R1, R1, #7
; lsource start address is: 0 (R0)
0x0372	0x4608    MOV	R0, R1
;__Lib_System_MSP432P.c, 602 :: 		
0x0374	0x4908    LDR	R1, [PC, #32]
0x0376	0x6809    LDR	R1, [R1, #0]
0x0378	0xF40121E0  AND	R1, R1, #458752
0x037C	0x0C09    LSRS	R1, R1, #16
; ldivider start address is: 8 (R2)
0x037E	0x460A    MOV	R2, R1
;__Lib_System_MSP432P.c, 603 :: 		
0x0380	0x1D21    ADDS	R1, R4, #4
; CS_Clocks end address is: 16 (R4)
0x0382	0x9101    STR	R1, [SP, #4]
0x0384	0x4611    MOV	R1, R2
; ldivider end address is: 8 (R2)
; lsource end address is: 0 (R0)
0x0386	0xF7FFFF17  BL	__Lib_System_MSP432P_CS_ComputeClockFrequency+0
0x038A	0x9901    LDR	R1, [SP, #4]
0x038C	0x6008    STR	R0, [R1, #0]
;__Lib_System_MSP432P.c, 604 :: 		
L_end_CS_GetClocksFrequency:
0x038E	0xF8DDE000  LDR	LR, [SP, #0]
0x0392	0xB002    ADD	SP, SP, #8
0x0394	0x4770    BX	LR
0x0396	0xBF00    NOP
0x0398	0x04084001  	CS_CSCTL1+0
; end of _CS_GetClocksFrequency
__Lib_System_MSP432P_CS_ComputeClockFrequency:
;__Lib_System_MSP432P.c, 526 :: 		
; divider start address is: 4 (R1)
; source start address is: 0 (R0)
0x01B8	0xB081    SUB	SP, SP, #4
0x01BA	0xF8CDE000  STR	LR, [SP, #0]
0x01BE	0x4602    MOV	R2, R0
; divider end address is: 4 (R1)
; source end address is: 0 (R0)
; source start address is: 8 (R2)
; divider start address is: 4 (R1)
;__Lib_System_MSP432P.c, 529 :: 		
0x01C0	0x4608    MOV	R0, R1
; divider end address is: 4 (R1)
0x01C2	0xF7FFFFB3  BL	__Lib_System_MSP432P_CS_GetDividerValue+0
; calcDivider start address is: 12 (R3)
0x01C6	0xB2C3    UXTB	R3, R0
;__Lib_System_MSP432P.c, 531 :: 		
0x01C8	0xE071    B	L___Lib_System_MSP432P_CS_ComputeClockFrequency48
; source end address is: 8 (R2)
;__Lib_System_MSP432P.c, 533 :: 		
L___Lib_System_MSP432P_CS_ComputeClockFrequency50:
;__Lib_System_MSP432P.c, 534 :: 		
0x01CA	0x4A42    LDR	R2, [PC, #264]
0x01CC	0x6812    LDR	R2, [R2, #0]
0x01CE	0xF0020201  AND	R2, R2, #1
0x01D2	0xB1D2    CBZ	R2, L___Lib_System_MSP432P_CS_ComputeClockFrequency51
;__Lib_System_MSP432P.c, 535 :: 		
0x01D4	0xF2400001  MOVW	R0, #1
0x01D8	0xF7FFFF92  BL	__Lib_System_MSP432P_CS_ClearInterruptFlag+0
;__Lib_System_MSP432P.c, 536 :: 		
0x01DC	0x4A3D    LDR	R2, [PC, #244]
0x01DE	0x6812    LDR	R2, [R2, #0]
0x01E0	0xF0020201  AND	R2, R2, #1
0x01E4	0xB18A    CBZ	R2, L___Lib_System_MSP432P_CS_ComputeClockFrequency52
;__Lib_System_MSP432P.c, 537 :: 		
0x01E6	0x4A3C    LDR	R2, [PC, #240]
0x01E8	0x6812    LDR	R2, [R2, #0]
0x01EA	0xF4024200  AND	R2, R2, #32768
0x01EE	0xB12A    CBZ	R2, L___Lib_System_MSP432P_CS_ComputeClockFrequency53
;__Lib_System_MSP432P.c, 538 :: 		
0x01F0	0xF44F32FA  MOV	R2, #128000
0x01F4	0xFB92F2F3  SDIV	R2, R2, R3
; calcDivider end address is: 12 (R3)
0x01F8	0x4610    MOV	R0, R2
0x01FA	0xE066    B	L_end_CS_ComputeClockFrequency
L___Lib_System_MSP432P_CS_ComputeClockFrequency53:
;__Lib_System_MSP432P.c, 540 :: 		
; calcDivider start address is: 12 (R3)
0x01FC	0xF2480200  MOVW	R2, #32768
0x0200	0xFBB2F2F3  UDIV	R2, R2, R3
0x0204	0xB292    UXTH	R2, R2
; calcDivider end address is: 12 (R3)
0x0206	0xB290    UXTH	R0, R2
0x0208	0xE05F    B	L_end_CS_ComputeClockFrequency
;__Lib_System_MSP432P.c, 541 :: 		
L___Lib_System_MSP432P_CS_ComputeClockFrequency52:
;__Lib_System_MSP432P.c, 542 :: 		
; calcDivider start address is: 12 (R3)
L___Lib_System_MSP432P_CS_ComputeClockFrequency51:
;__Lib_System_MSP432P.c, 543 :: 		
0x020A	0x4A34    LDR	R2, [PC, #208]
0x020C	0x6812    LDR	R2, [R2, #0]
0x020E	0xFBB2F2F3  UDIV	R2, R2, R3
; calcDivider end address is: 12 (R3)
0x0212	0x4610    MOV	R0, R2
0x0214	0xE059    B	L_end_CS_ComputeClockFrequency
;__Lib_System_MSP432P.c, 546 :: 		
L___Lib_System_MSP432P_CS_ComputeClockFrequency55:
;__Lib_System_MSP432P.c, 547 :: 		
; calcDivider start address is: 12 (R3)
0x0216	0x4A2F    LDR	R2, [PC, #188]
0x0218	0x6812    LDR	R2, [R2, #0]
0x021A	0xF0020202  AND	R2, R2, #2
0x021E	0xB1D2    CBZ	R2, L___Lib_System_MSP432P_CS_ComputeClockFrequency56
;__Lib_System_MSP432P.c, 548 :: 		
0x0220	0xF2400002  MOVW	R0, #2
0x0224	0xF7FFFF6C  BL	__Lib_System_MSP432P_CS_ClearInterruptFlag+0
;__Lib_System_MSP432P.c, 549 :: 		
0x0228	0x4A2A    LDR	R2, [PC, #168]
0x022A	0x6812    LDR	R2, [R2, #0]
0x022C	0xF0020202  AND	R2, R2, #2
0x0230	0xB18A    CBZ	R2, L___Lib_System_MSP432P_CS_ComputeClockFrequency57
;__Lib_System_MSP432P.c, 550 :: 		
0x0232	0x4A29    LDR	R2, [PC, #164]
0x0234	0x6812    LDR	R2, [R2, #0]
0x0236	0xF4024200  AND	R2, R2, #32768
0x023A	0xB12A    CBZ	R2, L___Lib_System_MSP432P_CS_ComputeClockFrequency58
;__Lib_System_MSP432P.c, 551 :: 		
0x023C	0xF44F32FA  MOV	R2, #128000
0x0240	0xFB92F2F3  SDIV	R2, R2, R3
; calcDivider end address is: 12 (R3)
0x0244	0x4610    MOV	R0, R2
0x0246	0xE040    B	L_end_CS_ComputeClockFrequency
L___Lib_System_MSP432P_CS_ComputeClockFrequency58:
;__Lib_System_MSP432P.c, 553 :: 		
; calcDivider start address is: 12 (R3)
0x0248	0xF2480200  MOVW	R2, #32768
0x024C	0xFBB2F2F3  UDIV	R2, R2, R3
0x0250	0xB292    UXTH	R2, R2
; calcDivider end address is: 12 (R3)
0x0252	0xB290    UXTH	R0, R2
0x0254	0xE039    B	L_end_CS_ComputeClockFrequency
;__Lib_System_MSP432P.c, 554 :: 		
L___Lib_System_MSP432P_CS_ComputeClockFrequency57:
;__Lib_System_MSP432P.c, 555 :: 		
; calcDivider start address is: 12 (R3)
L___Lib_System_MSP432P_CS_ComputeClockFrequency56:
;__Lib_System_MSP432P.c, 556 :: 		
0x0256	0x4A22    LDR	R2, [PC, #136]
0x0258	0x6812    LDR	R2, [R2, #0]
0x025A	0xFBB2F2F3  UDIV	R2, R2, R3
; calcDivider end address is: 12 (R3)
0x025E	0x4610    MOV	R0, R2
0x0260	0xE033    B	L_end_CS_ComputeClockFrequency
;__Lib_System_MSP432P.c, 559 :: 		
L___Lib_System_MSP432P_CS_ComputeClockFrequency60:
;__Lib_System_MSP432P.c, 560 :: 		
; calcDivider start address is: 12 (R3)
0x0262	0x4A20    LDR	R2, [PC, #128]
0x0264	0x6812    LDR	R2, [R2, #0]
0x0266	0xFBB2F2F3  UDIV	R2, R2, R3
; calcDivider end address is: 12 (R3)
0x026A	0x4610    MOV	R0, R2
0x026C	0xE02D    B	L_end_CS_ComputeClockFrequency
;__Lib_System_MSP432P.c, 563 :: 		
L___Lib_System_MSP432P_CS_ComputeClockFrequency61:
;__Lib_System_MSP432P.c, 564 :: 		
; calcDivider start address is: 12 (R3)
0x026E	0x4A1A    LDR	R2, [PC, #104]
0x0270	0x6812    LDR	R2, [R2, #0]
0x0272	0xF4024200  AND	R2, R2, #32768
0x0276	0xB12A    CBZ	R2, L___Lib_System_MSP432P_CS_ComputeClockFrequency62
;__Lib_System_MSP432P.c, 565 :: 		
0x0278	0xF44F32FA  MOV	R2, #128000
0x027C	0xFB92F2F3  SDIV	R2, R2, R3
; calcDivider end address is: 12 (R3)
0x0280	0x4610    MOV	R0, R2
0x0282	0xE022    B	L_end_CS_ComputeClockFrequency
L___Lib_System_MSP432P_CS_ComputeClockFrequency62:
;__Lib_System_MSP432P.c, 567 :: 		
; calcDivider start address is: 12 (R3)
0x0284	0xF2480200  MOVW	R2, #32768
0x0288	0xFBB2F2F3  UDIV	R2, R2, R3
0x028C	0xB292    UXTH	R2, R2
; calcDivider end address is: 12 (R3)
0x028E	0xB290    UXTH	R0, R2
0x0290	0xE01B    B	L_end_CS_ComputeClockFrequency
;__Lib_System_MSP432P.c, 569 :: 		
L___Lib_System_MSP432P_CS_ComputeClockFrequency64:
;__Lib_System_MSP432P.c, 570 :: 		
; calcDivider start address is: 12 (R3)
0x0292	0xF7FFFF53  BL	__Lib_System_MSP432P_CS_getDCOFrequency+0
0x0296	0xFBB0F2F3  UDIV	R2, R0, R3
; calcDivider end address is: 12 (R3)
0x029A	0x4610    MOV	R0, R2
0x029C	0xE015    B	L_end_CS_ComputeClockFrequency
;__Lib_System_MSP432P.c, 572 :: 		
L___Lib_System_MSP432P_CS_ComputeClockFrequency65:
;__Lib_System_MSP432P.c, 573 :: 		
; calcDivider start address is: 12 (R3)
0x029E	0x4A12    LDR	R2, [PC, #72]
0x02A0	0x6812    LDR	R2, [R2, #0]
0x02A2	0xFBB2F2F3  UDIV	R2, R2, R3
; calcDivider end address is: 12 (R3)
0x02A6	0x4610    MOV	R0, R2
0x02A8	0xE00F    B	L_end_CS_ComputeClockFrequency
;__Lib_System_MSP432P.c, 575 :: 		
L___Lib_System_MSP432P_CS_ComputeClockFrequency66:
;__Lib_System_MSP432P.c, 576 :: 		
0x02AA	0x2000    MOVS	R0, #0
0x02AC	0xE00D    B	L_end_CS_ComputeClockFrequency
;__Lib_System_MSP432P.c, 577 :: 		
L___Lib_System_MSP432P_CS_ComputeClockFrequency48:
; calcDivider start address is: 12 (R3)
; source start address is: 8 (R2)
0x02AE	0x2A00    CMP	R2, #0
0x02B0	0xF43FAF8B  BEQ	L___Lib_System_MSP432P_CS_ComputeClockFrequency50
0x02B4	0x2A05    CMP	R2, #5
0x02B6	0xD0AE    BEQ	L___Lib_System_MSP432P_CS_ComputeClockFrequency55
0x02B8	0x2A01    CMP	R2, #1
0x02BA	0xD0D2    BEQ	L___Lib_System_MSP432P_CS_ComputeClockFrequency60
0x02BC	0x2A02    CMP	R2, #2
0x02BE	0xD0D6    BEQ	L___Lib_System_MSP432P_CS_ComputeClockFrequency61
0x02C0	0x2A03    CMP	R2, #3
0x02C2	0xD0E6    BEQ	L___Lib_System_MSP432P_CS_ComputeClockFrequency64
0x02C4	0x2A04    CMP	R2, #4
0x02C6	0xD0EA    BEQ	L___Lib_System_MSP432P_CS_ComputeClockFrequency65
; source end address is: 8 (R2)
; calcDivider end address is: 12 (R3)
0x02C8	0xE7EF    B	L___Lib_System_MSP432P_CS_ComputeClockFrequency66
;__Lib_System_MSP432P.c, 578 :: 		
L_end_CS_ComputeClockFrequency:
0x02CA	0xF8DDE000  LDR	LR, [SP, #0]
0x02CE	0xB001    ADD	SP, SP, #4
0x02D0	0x4770    BX	LR
0x02D2	0xBF00    NOP
0x02D4	0x04484001  	CS_CSIFG+0
0x02D8	0x04304001  	CS_CSCLKEN+0
0x02DC	0x00A02000  	__Lib_System_MSP432P_lfxtFreq+0
0x02E0	0x00A42000  	__Lib_System_MSP432P_hfxtFreq+0
0x02E4	0x00282000  	__Lib_System_MSP432P_CS_VLOCLK_FREQUENCY+0
0x02E8	0x002C2000  	__Lib_System_MSP432P_CS_MODCLK_FREQUENCY+0
; end of __Lib_System_MSP432P_CS_ComputeClockFrequency
__Lib_System_MSP432P_CS_GetDividerValue:
;__Lib_System_MSP432P.c, 459 :: 		
; divider start address is: 0 (R0)
0x012C	0xB081    SUB	SP, SP, #4
; divider end address is: 0 (R0)
; divider start address is: 0 (R0)
;__Lib_System_MSP432P.c, 460 :: 		
0x012E	0x2101    MOVS	R1, #1
0x0130	0xB209    SXTH	R1, R1
0x0132	0x4081    LSLS	R1, R0
0x0134	0xB209    SXTH	R1, R1
; divider end address is: 0 (R0)
0x0136	0xB208    SXTH	R0, R1
;__Lib_System_MSP432P.c, 461 :: 		
L_end_CS_GetDividerValue:
0x0138	0xB001    ADD	SP, SP, #4
0x013A	0x4770    BX	LR
; end of __Lib_System_MSP432P_CS_GetDividerValue
__Lib_System_MSP432P_CS_ClearInterruptFlag:
;__Lib_System_MSP432P.c, 469 :: 		
; flags start address is: 0 (R0)
0x0100	0xB081    SUB	SP, SP, #4
; flags end address is: 0 (R0)
; flags start address is: 0 (R0)
;__Lib_System_MSP432P.c, 471 :: 		
0x0102	0x4A07    LDR	R2, [PC, #28]
0x0104	0x4907    LDR	R1, [PC, #28]
0x0106	0x600A    STR	R2, [R1, #0]
;__Lib_System_MSP432P.c, 472 :: 		
0x0108	0x4907    LDR	R1, [PC, #28]
0x010A	0x6809    LDR	R1, [R1, #0]
0x010C	0xEA410200  ORR	R2, R1, R0, LSL #0
; flags end address is: 0 (R0)
0x0110	0x4905    LDR	R1, [PC, #20]
0x0112	0x600A    STR	R2, [R1, #0]
;__Lib_System_MSP432P.c, 474 :: 		
0x0114	0x2201    MOVS	R2, #1
0x0116	0x4903    LDR	R1, [PC, #12]
0x0118	0x600A    STR	R2, [R1, #0]
;__Lib_System_MSP432P.c, 475 :: 		
L_end_CS_ClearInterruptFlag:
0x011A	0xB001    ADD	SP, SP, #4
0x011C	0x4770    BX	LR
0x011E	0xBF00    NOP
0x0120	0x695A0000  	#26970
0x0124	0x04004001  	CS_CSKEY+0
0x0128	0x04504001  	CS_CSCLRIFG+0
; end of __Lib_System_MSP432P_CS_ClearInterruptFlag
__Lib_System_MSP432P_CS_getDCOFrequency:
;__Lib_System_MSP432P.c, 483 :: 		
0x013C	0xB082    SUB	SP, SP, #8
;__Lib_System_MSP432P.c, 486 :: 		
0x013E	0x4817    LDR	R0, [PC, #92]
0x0140	0x6800    LDR	R0, [R0, #0]
0x0142	0xF40021E0  AND	R1, R0, #458752
0x0146	0xE014    B	L___Lib_System_MSP432P_CS_getDCOFrequency39
;__Lib_System_MSP432P.c, 488 :: 		
L___Lib_System_MSP432P_CS_getDCOFrequency41:
;__Lib_System_MSP432P.c, 489 :: 		
0x0148	0x4815    LDR	R0, [PC, #84]
0x014A	0x9001    STR	R0, [SP, #4]
;__Lib_System_MSP432P.c, 490 :: 		
0x014C	0xE023    B	L___Lib_System_MSP432P_CS_getDCOFrequency40
;__Lib_System_MSP432P.c, 491 :: 		
L___Lib_System_MSP432P_CS_getDCOFrequency42:
;__Lib_System_MSP432P.c, 492 :: 		
0x014E	0x4815    LDR	R0, [PC, #84]
0x0150	0x9001    STR	R0, [SP, #4]
;__Lib_System_MSP432P.c, 493 :: 		
0x0152	0xE020    B	L___Lib_System_MSP432P_CS_getDCOFrequency40
;__Lib_System_MSP432P.c, 494 :: 		
L___Lib_System_MSP432P_CS_getDCOFrequency43:
;__Lib_System_MSP432P.c, 495 :: 		
0x0154	0x4814    LDR	R0, [PC, #80]
0x0156	0x9001    STR	R0, [SP, #4]
;__Lib_System_MSP432P.c, 496 :: 		
0x0158	0xE01D    B	L___Lib_System_MSP432P_CS_getDCOFrequency40
;__Lib_System_MSP432P.c, 497 :: 		
L___Lib_System_MSP432P_CS_getDCOFrequency44:
;__Lib_System_MSP432P.c, 498 :: 		
0x015A	0x4814    LDR	R0, [PC, #80]
0x015C	0x9001    STR	R0, [SP, #4]
;__Lib_System_MSP432P.c, 499 :: 		
0x015E	0xE01A    B	L___Lib_System_MSP432P_CS_getDCOFrequency40
;__Lib_System_MSP432P.c, 500 :: 		
L___Lib_System_MSP432P_CS_getDCOFrequency45:
;__Lib_System_MSP432P.c, 501 :: 		
0x0160	0x4813    LDR	R0, [PC, #76]
0x0162	0x9001    STR	R0, [SP, #4]
;__Lib_System_MSP432P.c, 502 :: 		
0x0164	0xE017    B	L___Lib_System_MSP432P_CS_getDCOFrequency40
;__Lib_System_MSP432P.c, 503 :: 		
L___Lib_System_MSP432P_CS_getDCOFrequency46:
;__Lib_System_MSP432P.c, 504 :: 		
0x0166	0x4813    LDR	R0, [PC, #76]
0x0168	0x9001    STR	R0, [SP, #4]
;__Lib_System_MSP432P.c, 505 :: 		
0x016A	0xE014    B	L___Lib_System_MSP432P_CS_getDCOFrequency40
;__Lib_System_MSP432P.c, 506 :: 		
L___Lib_System_MSP432P_CS_getDCOFrequency47:
;__Lib_System_MSP432P.c, 507 :: 		
0x016C	0x2000    MOVS	R0, #0
0x016E	0x9001    STR	R0, [SP, #4]
;__Lib_System_MSP432P.c, 508 :: 		
0x0170	0xE011    B	L___Lib_System_MSP432P_CS_getDCOFrequency40
L___Lib_System_MSP432P_CS_getDCOFrequency39:
0x0172	0x2900    CMP	R1, #0
0x0174	0xD0E8    BEQ	L___Lib_System_MSP432P_CS_getDCOFrequency41
0x0176	0xF5B13F80  CMP	R1, #65536
0x017A	0xD0E8    BEQ	L___Lib_System_MSP432P_CS_getDCOFrequency42
0x017C	0xF5B13F00  CMP	R1, #131072
0x0180	0xD0E8    BEQ	L___Lib_System_MSP432P_CS_getDCOFrequency43
0x0182	0xF5B13F40  CMP	R1, #196608
0x0186	0xD0E8    BEQ	L___Lib_System_MSP432P_CS_getDCOFrequency44
0x0188	0xF5B12F80  CMP	R1, #262144
0x018C	0xD0E8    BEQ	L___Lib_System_MSP432P_CS_getDCOFrequency45
0x018E	0xF5B12FA0  CMP	R1, #327680
0x0192	0xD0E8    BEQ	L___Lib_System_MSP432P_CS_getDCOFrequency46
0x0194	0xE7EA    B	L___Lib_System_MSP432P_CS_getDCOFrequency47
L___Lib_System_MSP432P_CS_getDCOFrequency40:
;__Lib_System_MSP432P.c, 510 :: 		
0x0196	0x9801    LDR	R0, [SP, #4]
;__Lib_System_MSP432P.c, 511 :: 		
L_end_CS_getDCOFrequency:
0x0198	0xB002    ADD	SP, SP, #8
0x019A	0x4770    BX	LR
0x019C	0x04044001  	CS_CSCTL0+0
0x01A0	0xE3600016  	#1500000
0x01A4	0xC6C0002D  	#3000000
0x01A8	0x8D80005B  	#6000000
0x01AC	0x1B0000B7  	#12000000
0x01B0	0x3600016E  	#24000000
0x01B4	0x6C0002DC  	#48000000
; end of __Lib_System_MSP432P_CS_getDCOFrequency
__Lib_UART_MSP_UARTx_GetFreq:
;__Lib_UART_MSP.c, 221 :: 		
; clocks start address is: 4 (R1)
; uartBase start address is: 0 (R0)
0x039C	0xB081    SUB	SP, SP, #4
; clocks end address is: 4 (R1)
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
; clocks start address is: 4 (R1)
;__Lib_UART_MSP.c, 224 :: 		
0x039E	0x8802    LDRH	R2, [R0, #0]
; uartBase end address is: 0 (R0)
0x03A0	0xF00202C0  AND	R2, R2, #192
0x03A4	0xB292    UXTH	R2, R2
0x03A6	0x0992    LSRS	R2, R2, #6
0x03A8	0xB292    UXTH	R2, R2
; clockSource start address is: 0 (R0)
0x03AA	0xB290    UXTH	R0, R2
;__Lib_UART_MSP.c, 225 :: 		
0x03AC	0xB90A    CBNZ	R2, L___Lib_UART_MSP_UARTx_GetFreq21
; clocks end address is: 4 (R1)
; clockSource end address is: 0 (R0)
;__Lib_UART_MSP.c, 226 :: 		
0x03AE	0x2000    MOVS	R0, #0
0x03B0	0xE00E    B	L_end_UARTx_GetFreq
L___Lib_UART_MSP_UARTx_GetFreq21:
;__Lib_UART_MSP.c, 227 :: 		
; clockSource start address is: 0 (R0)
; clocks start address is: 4 (R1)
0x03B2	0x2801    CMP	R0, #1
0x03B4	0xD102    BNE	L___Lib_UART_MSP_UARTx_GetFreq23
; clockSource end address is: 0 (R0)
;__Lib_UART_MSP.c, 228 :: 		
0x03B6	0x680A    LDR	R2, [R1, #0]
; clocks end address is: 4 (R1)
0x03B8	0x4610    MOV	R0, R2
0x03BA	0xE009    B	L_end_UARTx_GetFreq
L___Lib_UART_MSP_UARTx_GetFreq23:
;__Lib_UART_MSP.c, 229 :: 		
; clockSource start address is: 0 (R0)
; clocks start address is: 4 (R1)
0x03BC	0x2802    CMP	R0, #2
0x03BE	0xD002    BEQ	L___Lib_UART_MSP_UARTx_GetFreq68
0x03C0	0x2803    CMP	R0, #3
0x03C2	0xD000    BEQ	L___Lib_UART_MSP_UARTx_GetFreq67
; clocks end address is: 4 (R1)
; clockSource end address is: 0 (R0)
0x03C4	0xE004    B	L___Lib_UART_MSP_UARTx_GetFreq27
L___Lib_UART_MSP_UARTx_GetFreq68:
; clocks start address is: 4 (R1)
L___Lib_UART_MSP_UARTx_GetFreq67:
;__Lib_UART_MSP.c, 230 :: 		
0x03C6	0xF201020C  ADDW	R2, R1, #12
; clocks end address is: 4 (R1)
0x03CA	0x6812    LDR	R2, [R2, #0]
0x03CC	0x4610    MOV	R0, R2
0x03CE	0xE7FF    B	L_end_UARTx_GetFreq
L___Lib_UART_MSP_UARTx_GetFreq27:
;__Lib_UART_MSP.c, 231 :: 		
L_end_UARTx_GetFreq:
0x03D0	0xB001    ADD	SP, SP, #4
0x03D2	0x4770    BX	LR
; end of __Lib_UART_MSP_UARTx_GetFreq
__Lib_UART_MSP__modf:
;__Lib_UART_MSP.c, 63 :: 		
; iptr start address is: 0 (R0)
0x03D4	0xB082    SUB	SP, SP, #8
0x03D6	0xED8D0A01  VSTR.32	S0, [SP, #4]
; iptr end address is: 0 (R0)
; iptr start address is: 0 (R0)
;__Lib_UART_MSP.c, 67 :: 		
0x03DA	0xED9D0A01  VLDR.32	S0, [SP, #4]
0x03DE	0xEEB50AC0  VCMPE.F32	S0, #0.0
0x03E2	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x03E6	0xDB0A    BLT	L___Lib_UART_MSP__modf1
0x03E8	0xEDDD0A01  VLDR.32	S1, [SP, #4]
0x03EC	0xEEB70A00  VMOV.F32	S0, #1
0x03F0	0xEEF40AC0  VCMPE.F32	S1, S0
0x03F4	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x03F8	0xDA01    BGE	L___Lib_UART_MSP__modf1
0x03FA	0x2101    MOVS	R1, #1
0x03FC	0xE000    B	L___Lib_UART_MSP__modf0
L___Lib_UART_MSP__modf1:
0x03FE	0x2100    MOVS	R1, #0
L___Lib_UART_MSP__modf0:
; bbb start address is: 4 (R1)
;__Lib_UART_MSP.c, 68 :: 		
0x0400	0xB989    CBNZ	R1, L___Lib_UART_MSP__modf65
; bbb end address is: 4 (R1)
0x0402	0xEDDD0A01  VLDR.32	S1, [SP, #4]
0x0406	0xEEBF0A00  VMOV.F32	S0, #-1
0x040A	0xEEF40AC0  VCMPE.F32	S1, S0
0x040E	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x0412	0xDD07    BLE	L___Lib_UART_MSP__modf64
0x0414	0xED9D0A01  VLDR.32	S0, [SP, #4]
0x0418	0xEEB50AC0  VCMPE.F32	S0, #0.0
0x041C	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x0420	0xDC00    BGT	L___Lib_UART_MSP__modf63
0x0422	0xE000    B	L___Lib_UART_MSP__modf61
L___Lib_UART_MSP__modf64:
L___Lib_UART_MSP__modf63:
0x0424	0xE008    B	L___Lib_UART_MSP__modf6
L___Lib_UART_MSP__modf61:
L___Lib_UART_MSP__modf65:
;__Lib_UART_MSP.c, 69 :: 		
0x0426	0xF04F0100  MOV	R1, #0
0x042A	0xEE001A10  VMOV	S0, R1
0x042E	0xED000A00  VSTR.32	S0, [R0, #0]
; iptr end address is: 0 (R0)
;__Lib_UART_MSP.c, 70 :: 		
0x0432	0xED9D0A01  VLDR.32	S0, [SP, #4]
0x0436	0xE023    B	L_end__modf
;__Lib_UART_MSP.c, 71 :: 		
L___Lib_UART_MSP__modf6:
;__Lib_UART_MSP.c, 73 :: 		
; iptr start address is: 0 (R0)
0x0438	0xA901    ADD	R1, SP, #4
0x043A	0x6809    LDR	R1, [R1, #0]
0x043C	0x0DC9    LSRS	R1, R1, #23
0x043E	0xF00101FF  AND	R1, R1, #255
0x0442	0x397F    SUBS	R1, #127
;__Lib_UART_MSP.c, 74 :: 		
0x0444	0xB289    UXTH	R1, R1
0x0446	0x2918    CMP	R1, #24
0x0448	0xD908    BLS	L___Lib_UART_MSP__modf7
;__Lib_UART_MSP.c, 75 :: 		
0x044A	0xED9D0A01  VLDR.32	S0, [SP, #4]
0x044E	0xED000A00  VSTR.32	S0, [R0, #0]
; iptr end address is: 0 (R0)
;__Lib_UART_MSP.c, 76 :: 		
0x0452	0xF04F0100  MOV	R1, #0
0x0456	0xEE001A10  VMOV	S0, R1
0x045A	0xE011    B	L_end__modf
;__Lib_UART_MSP.c, 77 :: 		
L___Lib_UART_MSP__modf7:
;__Lib_UART_MSP.c, 78 :: 		
; iptr start address is: 0 (R0)
0x045C	0xED9D0A01  VLDR.32	S0, [SP, #4]
0x0460	0xEEBD0A40  VCVT.S32.F32	S0, S0
0x0464	0xEE101A10  VMOV	R1, S0
0x0468	0xEE001A10  VMOV	S0, R1
0x046C	0xEEB80AC0  VCVT.F32.S32	S0, S0
0x0470	0xED000A00  VSTR.32	S0, [R0, #0]
;__Lib_UART_MSP.c, 80 :: 		
0x0474	0xED500A00  VLDR.32	S1, [R0, #0]
; iptr end address is: 0 (R0)
0x0478	0xED9D0A01  VLDR.32	S0, [SP, #4]
0x047C	0xEE300A60  VSUB.F32	S0, S0, S1
;__Lib_UART_MSP.c, 81 :: 		
L_end__modf:
0x0480	0xB002    ADD	SP, SP, #8
0x0482	0x4770    BX	LR
; end of __Lib_UART_MSP__modf
__Lib_UART_MSP_UARTx_Enable:
;__Lib_UART_MSP.c, 99 :: 		
; uartBase start address is: 0 (R0)
0x0694	0xB081    SUB	SP, SP, #4
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
;__Lib_UART_MSP.c, 100 :: 		
0x0696	0x8802    LDRH	R2, [R0, #0]
0x0698	0xF64F71FE  MOVW	R1, #65534
0x069C	0xEA020101  AND	R1, R2, R1, LSL #0
0x06A0	0x8001    STRH	R1, [R0, #0]
; uartBase end address is: 0 (R0)
;__Lib_UART_MSP.c, 101 :: 		
L_end_UARTx_Enable:
0x06A2	0xB001    ADD	SP, SP, #4
0x06A4	0x4770    BX	LR
; end of __Lib_UART_MSP_UARTx_Enable
clicker_2_MSP432__log_init2:
;__c2_msp432_log.c, 30 :: 		static T_mikrobus_ret _log_init2(uint32_t baud)
; baud start address is: 0 (R0)
0x186C	0xB081    SUB	SP, SP, #4
0x186E	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__c2_msp432_log.c, 32 :: 		UART1_Init( baud );
; baud end address is: 0 (R0)
0x1872	0xF7FFF927  BL	_UART1_Init+0
;__c2_msp432_log.c, 33 :: 		logger = UART1_Write;
0x1876	0x4A04    LDR	R2, [PC, #16]
0x1878	0x4904    LDR	R1, [PC, #16]
0x187A	0x600A    STR	R2, [R1, #0]
;__c2_msp432_log.c, 34 :: 		return 0;
0x187C	0x2000    MOVS	R0, #0
;__c2_msp432_log.c, 35 :: 		}
L_end__log_init2:
0x187E	0xF8DDE000  LDR	LR, [SP, #0]
0x1882	0xB001    ADD	SP, SP, #4
0x1884	0x4770    BX	LR
0x1886	0xBF00    NOP
0x1888	0x0BB10000  	_UART1_Write+0
0x188C	0x00302000  	_logger+0
; end of clicker_2_MSP432__log_init2
_UART1_Init:
;__Lib_UART_MSP.c, 675 :: 		
; baudRate start address is: 0 (R0)
0x0AC4	0xB081    SUB	SP, SP, #4
0x0AC6	0xF8CDE000  STR	LR, [SP, #0]
0x0ACA	0x4684    MOV	R12, R0
; baudRate end address is: 0 (R0)
; baudRate start address is: 48 (R12)
;__Lib_UART_MSP.c, 676 :: 		
0x0ACC	0x4A0B    LDR	R2, [PC, #44]
0x0ACE	0x490C    LDR	R1, [PC, #48]
0x0AD0	0x600A    STR	R2, [R1, #0]
;__Lib_UART_MSP.c, 677 :: 		
0x0AD2	0x4A0C    LDR	R2, [PC, #48]
0x0AD4	0x490C    LDR	R1, [PC, #48]
0x0AD6	0x600A    STR	R2, [R1, #0]
;__Lib_UART_MSP.c, 678 :: 		
0x0AD8	0x4A0C    LDR	R2, [PC, #48]
0x0ADA	0x490D    LDR	R1, [PC, #52]
0x0ADC	0x600A    STR	R2, [R1, #0]
;__Lib_UART_MSP.c, 679 :: 		
0x0ADE	0x4A0D    LDR	R2, [PC, #52]
0x0AE0	0x490D    LDR	R1, [PC, #52]
0x0AE2	0x600A    STR	R2, [R1, #0]
;__Lib_UART_MSP.c, 681 :: 		
0x0AE4	0x480D    LDR	R0, [PC, #52]
0x0AE6	0xF7FFFF71  BL	_GPIO_Alternate_Function_Enable+0
;__Lib_UART_MSP.c, 682 :: 		
0x0AEA	0x4661    MOV	R1, R12
; baudRate end address is: 48 (R12)
0x0AEC	0x480C    LDR	R0, [PC, #48]
0x0AEE	0xF7FFFFB7  BL	__Lib_UART_MSP_UARTx_Init+0
;__Lib_UART_MSP.c, 683 :: 		
L_end_UART1_Init:
0x0AF2	0xF8DDE000  LDR	LR, [SP, #0]
0x0AF6	0xB001    ADD	SP, SP, #4
0x0AF8	0x4770    BX	LR
0x0AFA	0xBF00    NOP
0x0AFC	0x0BB10000  	_UART1_Write+0
0x0B00	0x00AC2000  	_UART_Wr_Ptr+0
0x0B04	0xFFFFFFFF  	_UART1_Read+0
0x0B08	0x00B02000  	_UART_Rd_Ptr+0
0x0B0C	0xFFFFFFFF  	_UART1_Data_Ready+0
0x0B10	0x00B42000  	_UART_Rdy_Ptr+0
0x0B14	0xFFFFFFFF  	_UART1_Tx_Idle+0
0x0B18	0x00B82000  	_UART_Tx_Idle_Ptr+0
0x0B1C	0x22380000  	__GPIO_MODULE_UARTA1_A1011+0
0x0B20	0x14004000  	EUSCI_A1_UCA1CTLW0+0
; end of _UART1_Init
clicker_2_MSP432__log_init3:
;__c2_msp432_log.c, 37 :: 		static T_mikrobus_ret _log_init3(uint32_t baud)
; baud start address is: 0 (R0)
0x1848	0xB081    SUB	SP, SP, #4
0x184A	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__c2_msp432_log.c, 39 :: 		UART1_Init( baud );
; baud end address is: 0 (R0)
0x184E	0xF7FFF939  BL	_UART1_Init+0
;__c2_msp432_log.c, 40 :: 		logger = UART1_Write;
0x1852	0x4A04    LDR	R2, [PC, #16]
0x1854	0x4904    LDR	R1, [PC, #16]
0x1856	0x600A    STR	R2, [R1, #0]
;__c2_msp432_log.c, 41 :: 		return 0;
0x1858	0x2000    MOVS	R0, #0
;__c2_msp432_log.c, 42 :: 		}
L_end__log_init3:
0x185A	0xF8DDE000  LDR	LR, [SP, #0]
0x185E	0xB001    ADD	SP, SP, #4
0x1860	0x4770    BX	LR
0x1862	0xBF00    NOP
0x1864	0x0BB10000  	_UART1_Write+0
0x1868	0x00302000  	_logger+0
; end of clicker_2_MSP432__log_init3
clicker_2_MSP432__log_init4:
;__c2_msp432_log.c, 44 :: 		static T_mikrobus_ret _log_init4(uint32_t baud)
; baud start address is: 0 (R0)
0x10A0	0xB081    SUB	SP, SP, #4
0x10A2	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__c2_msp432_log.c, 46 :: 		UART1_Init( baud );
; baud end address is: 0 (R0)
0x10A6	0xF7FFFD0D  BL	_UART1_Init+0
;__c2_msp432_log.c, 47 :: 		logger = UART1_Write;
0x10AA	0x4A04    LDR	R2, [PC, #16]
0x10AC	0x4904    LDR	R1, [PC, #16]
0x10AE	0x600A    STR	R2, [R1, #0]
;__c2_msp432_log.c, 48 :: 		return 0;
0x10B0	0x2000    MOVS	R0, #0
;__c2_msp432_log.c, 49 :: 		}
L_end__log_init4:
0x10B2	0xF8DDE000  LDR	LR, [SP, #0]
0x10B6	0xB001    ADD	SP, SP, #4
0x10B8	0x4770    BX	LR
0x10BA	0xBF00    NOP
0x10BC	0x0BB10000  	_UART1_Write+0
0x10C0	0x00302000  	_logger+0
; end of clicker_2_MSP432__log_init4
clicker_2_MSP432__log_initUart:
;__c2_msp432_log.c, 51 :: 		static T_mikrobus_ret _log_initUart(uint32_t baud)
; baud start address is: 0 (R0)
0x107C	0xB081    SUB	SP, SP, #4
0x107E	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__c2_msp432_log.c, 53 :: 		UART0_Init( baud );
; baud end address is: 0 (R0)
0x1082	0xF7FFFDB1  BL	_UART0_Init+0
;__c2_msp432_log.c, 54 :: 		logger = UART0_Write;
0x1086	0x4A04    LDR	R2, [PC, #16]
0x1088	0x4904    LDR	R1, [PC, #16]
0x108A	0x600A    STR	R2, [R1, #0]
;__c2_msp432_log.c, 55 :: 		return 0;
0x108C	0x2000    MOVS	R0, #0
;__c2_msp432_log.c, 56 :: 		}
L_end__log_initUart:
0x108E	0xF8DDE000  LDR	LR, [SP, #0]
0x1092	0xB001    ADD	SP, SP, #4
0x1094	0x4770    BX	LR
0x1096	0xBF00    NOP
0x1098	0x0BCD0000  	_UART0_Write+0
0x109C	0x00302000  	_logger+0
; end of clicker_2_MSP432__log_initUart
_UART0_Init:
;__Lib_UART_MSP.c, 553 :: 		
; baudRate start address is: 0 (R0)
0x0BE8	0xB081    SUB	SP, SP, #4
0x0BEA	0xF8CDE000  STR	LR, [SP, #0]
0x0BEE	0x4684    MOV	R12, R0
; baudRate end address is: 0 (R0)
; baudRate start address is: 48 (R12)
;__Lib_UART_MSP.c, 554 :: 		
0x0BF0	0x4A0B    LDR	R2, [PC, #44]
0x0BF2	0x490C    LDR	R1, [PC, #48]
0x0BF4	0x600A    STR	R2, [R1, #0]
;__Lib_UART_MSP.c, 555 :: 		
0x0BF6	0x4A0C    LDR	R2, [PC, #48]
0x0BF8	0x490C    LDR	R1, [PC, #48]
0x0BFA	0x600A    STR	R2, [R1, #0]
;__Lib_UART_MSP.c, 556 :: 		
0x0BFC	0x4A0C    LDR	R2, [PC, #48]
0x0BFE	0x490D    LDR	R1, [PC, #52]
0x0C00	0x600A    STR	R2, [R1, #0]
;__Lib_UART_MSP.c, 557 :: 		
0x0C02	0x4A0D    LDR	R2, [PC, #52]
0x0C04	0x490D    LDR	R1, [PC, #52]
0x0C06	0x600A    STR	R2, [R1, #0]
;__Lib_UART_MSP.c, 559 :: 		
0x0C08	0x480D    LDR	R0, [PC, #52]
0x0C0A	0xF7FFFEDF  BL	_GPIO_Alternate_Function_Enable+0
;__Lib_UART_MSP.c, 560 :: 		
0x0C0E	0x4661    MOV	R1, R12
; baudRate end address is: 48 (R12)
0x0C10	0x480C    LDR	R0, [PC, #48]
0x0C12	0xF7FFFF25  BL	__Lib_UART_MSP_UARTx_Init+0
;__Lib_UART_MSP.c, 561 :: 		
L_end_UART0_Init:
0x0C16	0xF8DDE000  LDR	LR, [SP, #0]
0x0C1A	0xB001    ADD	SP, SP, #4
0x0C1C	0x4770    BX	LR
0x0C1E	0xBF00    NOP
0x0C20	0x0BCD0000  	_UART0_Write+0
0x0C24	0x00AC2000  	_UART_Wr_Ptr+0
0x0C28	0xFFFFFFFF  	_UART0_Read+0
0x0C2C	0x00B02000  	_UART_Rd_Ptr+0
0x0C30	0xFFFFFFFF  	_UART0_Data_Ready+0
0x0C34	0x00B42000  	_UART_Rdy_Ptr+0
0x0C38	0xFFFFFFFF  	_UART0_Tx_Idle+0
0x0C3C	0x00B82000  	_UART_Tx_Idle_Ptr+0
0x0C40	0x20800000  	__GPIO_MODULE_UARTA0_A23+0
0x0C44	0x10004000  	EUSCI_A0_UCA0CTLW0+0
; end of _UART0_Init
_mikrobus_logWrite:
;clicker_2_MSP432.c, 318 :: 		T_mikrobus_ret mikrobus_logWrite(uint8_t* data_, T_log_format format)
; format start address is: 4 (R1)
; data_ start address is: 0 (R0)
0x1A8C	0xB083    SUB	SP, SP, #12
0x1A8E	0xF8CDE000  STR	LR, [SP, #0]
0x1A92	0x4602    MOV	R2, R0
; format end address is: 4 (R1)
; data_ end address is: 0 (R0)
; data_ start address is: 8 (R2)
; format start address is: 4 (R1)
;clicker_2_MSP432.c, 320 :: 		uint8_t *ptr = data_;
; ptr start address is: 0 (R0)
0x1A94	0x4610    MOV	R0, R2
; data_ end address is: 8 (R2)
;clicker_2_MSP432.c, 321 :: 		uint8_t row = 13;
0x1A96	0x220D    MOVS	R2, #13
0x1A98	0xF88D2008  STRB	R2, [SP, #8]
0x1A9C	0x220A    MOVS	R2, #10
0x1A9E	0xF88D2009  STRB	R2, [SP, #9]
;clicker_2_MSP432.c, 322 :: 		uint8_t line = 10;
;clicker_2_MSP432.c, 323 :: 		switch( format )
0x1AA2	0xE01F    B	L_mikrobus_logWrite171
; format end address is: 4 (R1)
;clicker_2_MSP432.c, 325 :: 		case _LOG_BYTE :
L_mikrobus_logWrite173:
;clicker_2_MSP432.c, 326 :: 		_log_write( ptr );
; ptr end address is: 0 (R0)
0x1AA4	0xF7FFFADA  BL	clicker_2_MSP432__log_write+0
;clicker_2_MSP432.c, 327 :: 		break;
0x1AA8	0xE023    B	L_mikrobus_logWrite172
;clicker_2_MSP432.c, 328 :: 		case _LOG_TEXT :
L_mikrobus_logWrite174:
;clicker_2_MSP432.c, 329 :: 		while( *ptr )
; ptr start address is: 0 (R0)
L_mikrobus_logWrite175:
; ptr end address is: 0 (R0)
; ptr start address is: 0 (R0)
0x1AAA	0x7802    LDRB	R2, [R0, #0]
0x1AAC	0xB12A    CBZ	R2, L_mikrobus_logWrite176
;clicker_2_MSP432.c, 331 :: 		_log_write( ptr );
0x1AAE	0x9001    STR	R0, [SP, #4]
0x1AB0	0xF7FFFAD4  BL	clicker_2_MSP432__log_write+0
0x1AB4	0x9801    LDR	R0, [SP, #4]
;clicker_2_MSP432.c, 332 :: 		ptr++;
0x1AB6	0x1C40    ADDS	R0, R0, #1
;clicker_2_MSP432.c, 333 :: 		}
; ptr end address is: 0 (R0)
0x1AB8	0xE7F7    B	L_mikrobus_logWrite175
L_mikrobus_logWrite176:
;clicker_2_MSP432.c, 334 :: 		break;
0x1ABA	0xE01A    B	L_mikrobus_logWrite172
;clicker_2_MSP432.c, 335 :: 		case _LOG_LINE :
L_mikrobus_logWrite177:
;clicker_2_MSP432.c, 336 :: 		while( *ptr )
; ptr start address is: 0 (R0)
L_mikrobus_logWrite178:
; ptr end address is: 0 (R0)
; ptr start address is: 0 (R0)
0x1ABC	0x7802    LDRB	R2, [R0, #0]
0x1ABE	0xB12A    CBZ	R2, L_mikrobus_logWrite179
;clicker_2_MSP432.c, 338 :: 		_log_write( ptr );
0x1AC0	0x9001    STR	R0, [SP, #4]
0x1AC2	0xF7FFFACB  BL	clicker_2_MSP432__log_write+0
0x1AC6	0x9801    LDR	R0, [SP, #4]
;clicker_2_MSP432.c, 339 :: 		ptr++;
0x1AC8	0x1C40    ADDS	R0, R0, #1
;clicker_2_MSP432.c, 340 :: 		}
; ptr end address is: 0 (R0)
0x1ACA	0xE7F7    B	L_mikrobus_logWrite178
L_mikrobus_logWrite179:
;clicker_2_MSP432.c, 341 :: 		_log_write( &row );
0x1ACC	0xAA02    ADD	R2, SP, #8
0x1ACE	0x4610    MOV	R0, R2
0x1AD0	0xF7FFFAC4  BL	clicker_2_MSP432__log_write+0
;clicker_2_MSP432.c, 342 :: 		_log_write( &line );
0x1AD4	0xF10D0209  ADD	R2, SP, #9
0x1AD8	0x4610    MOV	R0, R2
0x1ADA	0xF7FFFABF  BL	clicker_2_MSP432__log_write+0
;clicker_2_MSP432.c, 343 :: 		break;
0x1ADE	0xE008    B	L_mikrobus_logWrite172
;clicker_2_MSP432.c, 344 :: 		default :
L_mikrobus_logWrite180:
;clicker_2_MSP432.c, 345 :: 		return _MIKROBUS_ERR_LOG;
0x1AE0	0x2006    MOVS	R0, #6
0x1AE2	0xE007    B	L_end_mikrobus_logWrite
;clicker_2_MSP432.c, 346 :: 		}
L_mikrobus_logWrite171:
; ptr start address is: 0 (R0)
; format start address is: 4 (R1)
0x1AE4	0x2900    CMP	R1, #0
0x1AE6	0xD0DD    BEQ	L_mikrobus_logWrite173
0x1AE8	0x2901    CMP	R1, #1
0x1AEA	0xD0DE    BEQ	L_mikrobus_logWrite174
0x1AEC	0x2902    CMP	R1, #2
0x1AEE	0xD0E5    BEQ	L_mikrobus_logWrite177
; format end address is: 4 (R1)
; ptr end address is: 0 (R0)
0x1AF0	0xE7F6    B	L_mikrobus_logWrite180
L_mikrobus_logWrite172:
;clicker_2_MSP432.c, 347 :: 		return 0;
0x1AF2	0x2000    MOVS	R0, #0
;clicker_2_MSP432.c, 348 :: 		}
L_end_mikrobus_logWrite:
0x1AF4	0xF8DDE000  LDR	LR, [SP, #0]
0x1AF8	0xB003    ADD	SP, SP, #12
0x1AFA	0x4770    BX	LR
; end of _mikrobus_logWrite
clicker_2_MSP432__log_write:
;__c2_msp432_log.c, 17 :: 		static T_mikrobus_ret _log_write(uint8_t *data_)
; data_ start address is: 0 (R0)
0x105C	0xB081    SUB	SP, SP, #4
0x105E	0xF8CDE000  STR	LR, [SP, #0]
; data_ end address is: 0 (R0)
; data_ start address is: 0 (R0)
;__c2_msp432_log.c, 19 :: 		logger( *data_ );
0x1062	0x7801    LDRB	R1, [R0, #0]
; data_ end address is: 0 (R0)
0x1064	0xB2CC    UXTB	R4, R1
0x1066	0xB2A0    UXTH	R0, R4
0x1068	0x4C03    LDR	R4, [PC, #12]
0x106A	0x6824    LDR	R4, [R4, #0]
0x106C	0x47A0    BLX	R4
;__c2_msp432_log.c, 20 :: 		return 0;
0x106E	0x2000    MOVS	R0, #0
;__c2_msp432_log.c, 21 :: 		}
L_end__log_write:
0x1070	0xF8DDE000  LDR	LR, [SP, #0]
0x1074	0xB001    ADD	SP, SP, #4
0x1076	0x4770    BX	LR
0x1078	0x00302000  	_logger+0
; end of clicker_2_MSP432__log_write
_UART0_Write:
;__Lib_UART_MSP.c, 483 :: 		
; _data start address is: 0 (R0)
0x0BCC	0xB081    SUB	SP, SP, #4
0x0BCE	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_MSP.c, 484 :: 		
0x0BD2	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x0BD4	0x4803    LDR	R0, [PC, #12]
0x0BD6	0xF7FFFEE5  BL	__Lib_UART_MSP_UARTx_Write+0
;__Lib_UART_MSP.c, 485 :: 		
L_end_UART0_Write:
0x0BDA	0xF8DDE000  LDR	LR, [SP, #0]
0x0BDE	0xB001    ADD	SP, SP, #4
0x0BE0	0x4770    BX	LR
0x0BE2	0xBF00    NOP
0x0BE4	0x10004000  	EUSCI_A0_UCA0CTLW0+0
; end of _UART0_Write
__Lib_UART_MSP_UARTx_Write:
;__Lib_UART_MSP.c, 372 :: 		
; _data start address is: 4 (R1)
; uartBase start address is: 0 (R0)
0x09A4	0xB081    SUB	SP, SP, #4
; _data end address is: 4 (R1)
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
; _data start address is: 4 (R1)
0x09A6	0xF8AD1000  STRH	R1, [SP, #0]
; uartBase end address is: 0 (R0)
; _data end address is: 4 (R1)
0x09AA	0x4601    MOV	R1, R0
0x09AC	0xF8BD0000  LDRH	R0, [SP, #0]
;__Lib_UART_MSP.c, 373 :: 		
L___Lib_UART_MSP_UARTx_Write35:
; _data start address is: 0 (R0)
; uartBase start address is: 4 (R1)
0x09B0	0xF201020A  ADDW	R2, R1, #10
0x09B4	0x8812    LDRH	R2, [R2, #0]
0x09B6	0xF0020201  AND	R2, R2, #1
0x09BA	0xB292    UXTH	R2, R2
0x09BC	0xB102    CBZ	R2, L___Lib_UART_MSP_UARTx_Write36
0x09BE	0xE7F7    B	L___Lib_UART_MSP_UARTx_Write35
L___Lib_UART_MSP_UARTx_Write36:
;__Lib_UART_MSP.c, 374 :: 		
0x09C0	0xF201020E  ADDW	R2, R1, #14
; uartBase end address is: 4 (R1)
0x09C4	0x8010    STRH	R0, [R2, #0]
; _data end address is: 0 (R0)
;__Lib_UART_MSP.c, 375 :: 		
L_end_UARTx_Write:
0x09C6	0xB001    ADD	SP, SP, #4
0x09C8	0x4770    BX	LR
; end of __Lib_UART_MSP_UARTx_Write
_UART1_Write:
;__Lib_UART_MSP.c, 606 :: 		
; _data start address is: 0 (R0)
0x0BB0	0xB081    SUB	SP, SP, #4
0x0BB2	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_MSP.c, 607 :: 		
0x0BB6	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x0BB8	0x4803    LDR	R0, [PC, #12]
0x0BBA	0xF7FFFEF3  BL	__Lib_UART_MSP_UARTx_Write+0
;__Lib_UART_MSP.c, 608 :: 		
L_end_UART1_Write:
0x0BBE	0xF8DDE000  LDR	LR, [SP, #0]
0x0BC2	0xB001    ADD	SP, SP, #4
0x0BC4	0x4770    BX	LR
0x0BC6	0xBF00    NOP
0x0BC8	0x14004000  	EUSCI_A1_UCA1CTLW0+0
; end of _UART1_Write
_UART2_Write:
;__Lib_UART_MSP.c, 728 :: 		
; _data start address is: 0 (R0)
0x0B94	0xB081    SUB	SP, SP, #4
0x0B96	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_MSP.c, 729 :: 		
0x0B9A	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x0B9C	0x4803    LDR	R0, [PC, #12]
0x0B9E	0xF7FFFF01  BL	__Lib_UART_MSP_UARTx_Write+0
;__Lib_UART_MSP.c, 730 :: 		
L_end_UART2_Write:
0x0BA2	0xF8DDE000  LDR	LR, [SP, #0]
0x0BA6	0xB001    ADD	SP, SP, #4
0x0BA8	0x4770    BX	LR
0x0BAA	0xBF00    NOP
0x0BAC	0x18004000  	EUSCI_A2_UCA2CTLW0+0
; end of _UART2_Write
_UART3_Write:
;__Lib_UART_MSP.c, 850 :: 		
; _data start address is: 0 (R0)
0x0C48	0xB081    SUB	SP, SP, #4
0x0C4A	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_MSP.c, 851 :: 		
0x0C4E	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x0C50	0x4803    LDR	R0, [PC, #12]
0x0C52	0xF7FFFEA7  BL	__Lib_UART_MSP_UARTx_Write+0
;__Lib_UART_MSP.c, 852 :: 		
L_end_UART3_Write:
0x0C56	0xF8DDE000  LDR	LR, [SP, #0]
0x0C5A	0xB001    ADD	SP, SP, #4
0x0C5C	0x4770    BX	LR
0x0C5E	0xBF00    NOP
0x0C60	0x1C004000  	EUSCI_A3_UCA3CTLW0+0
; end of _UART3_Write
_applicationInit:
;Click_Slider2_MSP.c, 42 :: 		void applicationInit()
0x1DE4	0xB081    SUB	SP, SP, #4
0x1DE6	0xF8CDE000  STR	LR, [SP, #0]
;Click_Slider2_MSP.c, 44 :: 		slider2_gpioDriverInit( (T_SLIDER2_P)&_MIKROBUS1_GPIO );
0x1DEA	0x480A    LDR	R0, [PC, #40]
0x1DEC	0xF7FFFE92  BL	_slider2_gpioDriverInit+0
;Click_Slider2_MSP.c, 45 :: 		slider2_enable(_SLIDER2_DEVICE_ENABLE);
0x1DF0	0x2001    MOVS	R0, __SLIDER2_DEVICE_ENABLE
0x1DF2	0xF7FFFE99  BL	_slider2_enable+0
;Click_Slider2_MSP.c, 46 :: 		slider2_setReference(_SLIDER2_MAX_VOLTAGE_2_048V);
0x1DF6	0x2001    MOVS	R0, __SLIDER2_MAX_VOLTAGE_2_048V
0x1DF8	0xF7FFFE80  BL	_slider2_setReference+0
;Click_Slider2_MSP.c, 49 :: 		ADC_Set_Input_Channel(_ADC_CHANNEL_15);
0x1DFC	0xF44F4000  MOV	R0, #32768
0x1E00	0xF7FFFEEC  BL	_ADC_Set_Input_Channel+0
;Click_Slider2_MSP.c, 50 :: 		ADC_Init();
0x1E04	0xF7FFFE9C  BL	_ADC_Init+0
;Click_Slider2_MSP.c, 52 :: 		Delay_100ms();
0x1E08	0xF7FFFDD2  BL	_Delay_100ms+0
;Click_Slider2_MSP.c, 53 :: 		}
L_end_applicationInit:
0x1E0C	0xF8DDE000  LDR	LR, [SP, #0]
0x1E10	0xB001    ADD	SP, SP, #4
0x1E12	0x4770    BX	LR
0x1E14	0x23140000  	__MIKROBUS1_GPIO+0
; end of _applicationInit
_slider2_gpioDriverInit:
;__slider2_driver.c, 70 :: 		void slider2_gpioDriverInit(T_SLIDER2_P gpioObj)
; gpioObj start address is: 0 (R0)
0x1B14	0xB081    SUB	SP, SP, #4
0x1B16	0xF8CDE000  STR	LR, [SP, #0]
; gpioObj end address is: 0 (R0)
; gpioObj start address is: 0 (R0)
;__slider2_driver.c, 72 :: 		hal_gpioMap( (T_HAL_P)gpioObj );
; gpioObj end address is: 0 (R0)
0x1B1A	0xF7FFFAD3  BL	__slider2_driver_hal_gpioMap+0
;__slider2_driver.c, 73 :: 		}
L_end_slider2_gpioDriverInit:
0x1B1E	0xF8DDE000  LDR	LR, [SP, #0]
0x1B22	0xB001    ADD	SP, SP, #4
0x1B24	0x4770    BX	LR
; end of _slider2_gpioDriverInit
__slider2_driver_hal_gpioMap:
;__slider2_hal.c, 321 :: 		static void hal_gpioMap(T_HAL_P gpioObj)
; gpioObj start address is: 0 (R0)
; gpioObj end address is: 0 (R0)
; gpioObj start address is: 0 (R0)
;__slider2_hal.c, 365 :: 		hal_gpio_csSet = tmp->gpioSet[ __CS_PIN_OUTPUT__ ];
0x10C4	0xF2000108  ADDW	R1, R0, #8
0x10C8	0x680A    LDR	R2, [R1, #0]
0x10CA	0x4904    LDR	R1, [PC, #16]
0x10CC	0x600A    STR	R2, [R1, #0]
;__slider2_hal.c, 380 :: 		hal_gpio_pwmSet = tmp->gpioSet[ __PWM_PIN_OUTPUT__ ];
0x10CE	0xF2000118  ADDW	R1, R0, #24
; gpioObj end address is: 0 (R0)
0x10D2	0x680A    LDR	R2, [R1, #0]
0x10D4	0x4902    LDR	R1, [PC, #8]
0x10D6	0x600A    STR	R2, [R1, #0]
;__slider2_hal.c, 397 :: 		}
L_end_hal_gpioMap:
0x10D8	0x4770    BX	LR
0x10DA	0xBF00    NOP
0x10DC	0x00BC2000  	__slider2_driver_hal_gpio_csSet+0
0x10E0	0x00C02000  	__slider2_driver_hal_gpio_pwmSet+0
; end of __slider2_driver_hal_gpioMap
_slider2_enable:
;__slider2_driver.c, 77 :: 		void slider2_enable(uint8_t state)
; state start address is: 0 (R0)
0x1B28	0xB081    SUB	SP, SP, #4
0x1B2A	0xF8CDE000  STR	LR, [SP, #0]
; state end address is: 0 (R0)
; state start address is: 0 (R0)
;__slider2_driver.c, 79 :: 		hal_gpio_csSet(state);
; state end address is: 0 (R0)
0x1B2E	0x4C03    LDR	R4, [PC, #12]
0x1B30	0x6824    LDR	R4, [R4, #0]
0x1B32	0x47A0    BLX	R4
;__slider2_driver.c, 80 :: 		}
L_end_slider2_enable:
0x1B34	0xF8DDE000  LDR	LR, [SP, #0]
0x1B38	0xB001    ADD	SP, SP, #4
0x1B3A	0x4770    BX	LR
0x1B3C	0x00BC2000  	__slider2_driver_hal_gpio_csSet+0
; end of _slider2_enable
clicker_2_MSP432__setAN_1:
;__c2_msp432_gpio.c, 43 :: 		static void _setAN_1  (uint8_t value)         { DIO_P6OUT.B0 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x10FC	0x4901    LDR	R1, [PC, #4]
0x10FE	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setAN_1:
0x1100	0x4770    BX	LR
0x1102	0xBF00    NOP
0x1104	0x88604209  	DIO_P6OUT+0
; end of clicker_2_MSP432__setAN_1
clicker_2_MSP432__setRST_1:
;__c2_msp432_gpio.c, 44 :: 		static void _setRST_1 (uint8_t value)         { DIO_P5OUT.B6 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x10F0	0x4901    LDR	R1, [PC, #4]
0x10F2	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRST_1:
0x10F4	0x4770    BX	LR
0x10F6	0xBF00    NOP
0x10F8	0x88584209  	DIO_P5OUT+0
; end of clicker_2_MSP432__setRST_1
clicker_2_MSP432__setCS_1:
;__c2_msp432_gpio.c, 45 :: 		static void _setCS_1  (uint8_t value)         { DIO_P5OUT.B0 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x10E4	0x4901    LDR	R1, [PC, #4]
0x10E6	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setCS_1:
0x10E8	0x4770    BX	LR
0x10EA	0xBF00    NOP
0x10EC	0x88404209  	DIO_P5OUT+0
; end of clicker_2_MSP432__setCS_1
clicker_2_MSP432__setSCK_1:
;__c2_msp432_gpio.c, 46 :: 		static void _setSCK_1 (uint8_t value)         { DIO_P1OUT.B5 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x18B4	0x4901    LDR	R1, [PC, #4]
0x18B6	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCK_1:
0x18B8	0x4770    BX	LR
0x18BA	0xBF00    NOP
0x18BC	0x80544209  	DIO_P1OUT+0
; end of clicker_2_MSP432__setSCK_1
clicker_2_MSP432__setMISO_1:
;__c2_msp432_gpio.c, 47 :: 		static void _setMISO_1(uint8_t value)         { DIO_P1OUT.B7 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1938	0x4901    LDR	R1, [PC, #4]
0x193A	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMISO_1:
0x193C	0x4770    BX	LR
0x193E	0xBF00    NOP
0x1940	0x805C4209  	DIO_P1OUT+0
; end of clicker_2_MSP432__setMISO_1
clicker_2_MSP432__setMOSI_1:
;__c2_msp432_gpio.c, 48 :: 		static void _setMOSI_1(uint8_t value)         { DIO_P1OUT.B6 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x192C	0x4901    LDR	R1, [PC, #4]
0x192E	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMOSI_1:
0x1930	0x4770    BX	LR
0x1932	0xBF00    NOP
0x1934	0x80584209  	DIO_P1OUT+0
; end of clicker_2_MSP432__setMOSI_1
clicker_2_MSP432__setPWM_1:
;__c2_msp432_gpio.c, 49 :: 		static void _setPWM_1 (uint8_t value)         { DIO_P2OUT.B7 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1920	0x4901    LDR	R1, [PC, #4]
0x1922	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setPWM_1:
0x1924	0x4770    BX	LR
0x1926	0xBF00    NOP
0x1928	0x807C4209  	DIO_P2OUT+0
; end of clicker_2_MSP432__setPWM_1
clicker_2_MSP432__setINT_1:
;__c2_msp432_gpio.c, 50 :: 		static void _setINT_1 (uint8_t value)         { DIO_P2OUT.B4 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1944	0x4901    LDR	R1, [PC, #4]
0x1946	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setINT_1:
0x1948	0x4770    BX	LR
0x194A	0xBF00    NOP
0x194C	0x80704209  	DIO_P2OUT+0
; end of clicker_2_MSP432__setINT_1
clicker_2_MSP432__setRX_1:
;__c2_msp432_gpio.c, 51 :: 		static void _setRX_1  (uint8_t value)         { DIO_P3OUT.B2 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x195C	0x4901    LDR	R1, [PC, #4]
0x195E	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRX_1:
0x1960	0x4770    BX	LR
0x1962	0xBF00    NOP
0x1964	0x84484209  	DIO_P3OUT+0
; end of clicker_2_MSP432__setRX_1
clicker_2_MSP432__setTX_1:
;__c2_msp432_gpio.c, 52 :: 		static void _setTX_1  (uint8_t value)         { DIO_P3OUT.B3 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x18E4	0x4901    LDR	R1, [PC, #4]
0x18E6	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setTX_1:
0x18E8	0x4770    BX	LR
0x18EA	0xBF00    NOP
0x18EC	0x844C4209  	DIO_P3OUT+0
; end of clicker_2_MSP432__setTX_1
clicker_2_MSP432__setSCL_1:
;__c2_msp432_gpio.c, 53 :: 		static void _setSCL_1 (uint8_t value)         { DIO_P6OUT.B5 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x18C0	0x4901    LDR	R1, [PC, #4]
0x18C2	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCL_1:
0x18C4	0x4770    BX	LR
0x18C6	0xBF00    NOP
0x18C8	0x88744209  	DIO_P6OUT+0
; end of clicker_2_MSP432__setSCL_1
clicker_2_MSP432__setSDA_1:
;__c2_msp432_gpio.c, 54 :: 		static void _setSDA_1 (uint8_t value)         { DIO_P6OUT.B4 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x18CC	0x4901    LDR	R1, [PC, #4]
0x18CE	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSDA_1:
0x18D0	0x4770    BX	LR
0x18D2	0xBF00    NOP
0x18D4	0x88704209  	DIO_P6OUT+0
; end of clicker_2_MSP432__setSDA_1
clicker_2_MSP432__setAN_2:
;__c2_msp432_gpio.c, 68 :: 		static void _setAN_2  (uint8_t value)         { DIO_P4OUT.B3 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1908	0x4901    LDR	R1, [PC, #4]
0x190A	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setAN_2:
0x190C	0x4770    BX	LR
0x190E	0xBF00    NOP
0x1910	0x846C4209  	DIO_P4OUT+0
; end of clicker_2_MSP432__setAN_2
clicker_2_MSP432__setRST_2:
;__c2_msp432_gpio.c, 69 :: 		static void _setRST_2 (uint8_t value)         { DIO_P6OUT.B7 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1914	0x4901    LDR	R1, [PC, #4]
0x1916	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRST_2:
0x1918	0x4770    BX	LR
0x191A	0xBF00    NOP
0x191C	0x887C4209  	DIO_P6OUT+0
; end of clicker_2_MSP432__setRST_2
clicker_2_MSP432__setCS_2:
;__c2_msp432_gpio.c, 70 :: 		static void _setCS_2  (uint8_t value)         { DIO_P5OUT.B2 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x18FC	0x4901    LDR	R1, [PC, #4]
0x18FE	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setCS_2:
0x1900	0x4770    BX	LR
0x1902	0xBF00    NOP
0x1904	0x88484209  	DIO_P5OUT+0
; end of clicker_2_MSP432__setCS_2
clicker_2_MSP432__setSCK_2:
;__c2_msp432_gpio.c, 71 :: 		static void _setSCK_2 (uint8_t value)         { DIO_P1OUT.B5 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x18F0	0x4901    LDR	R1, [PC, #4]
0x18F2	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCK_2:
0x18F4	0x4770    BX	LR
0x18F6	0xBF00    NOP
0x18F8	0x80544209  	DIO_P1OUT+0
; end of clicker_2_MSP432__setSCK_2
clicker_2_MSP432__setMISO_2:
;__c2_msp432_gpio.c, 72 :: 		static void _setMISO_2(uint8_t value)         { DIO_P1OUT.B7 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x18D8	0x4901    LDR	R1, [PC, #4]
0x18DA	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMISO_2:
0x18DC	0x4770    BX	LR
0x18DE	0xBF00    NOP
0x18E0	0x805C4209  	DIO_P1OUT+0
; end of clicker_2_MSP432__setMISO_2
clicker_2_MSP432__setMOSI_2:
;__c2_msp432_gpio.c, 73 :: 		static void _setMOSI_2(uint8_t value)         { DIO_P1OUT.B6 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1950	0x4901    LDR	R1, [PC, #4]
0x1952	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMOSI_2:
0x1954	0x4770    BX	LR
0x1956	0xBF00    NOP
0x1958	0x80584209  	DIO_P1OUT+0
; end of clicker_2_MSP432__setMOSI_2
clicker_2_MSP432__setPWM_2:
;__c2_msp432_gpio.c, 74 :: 		static void _setPWM_2 (uint8_t value)         { DIO_P2OUT.B6 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1050	0x4901    LDR	R1, [PC, #4]
0x1052	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setPWM_2:
0x1054	0x4770    BX	LR
0x1056	0xBF00    NOP
0x1058	0x80784209  	DIO_P2OUT+0
; end of clicker_2_MSP432__setPWM_2
clicker_2_MSP432__setINT_2:
;__c2_msp432_gpio.c, 75 :: 		static void _setINT_2 (uint8_t value)         { DIO_P6OUT.B6 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0EC0	0x4901    LDR	R1, [PC, #4]
0x0EC2	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setINT_2:
0x0EC4	0x4770    BX	LR
0x0EC6	0xBF00    NOP
0x0EC8	0x88784209  	DIO_P6OUT+0
; end of clicker_2_MSP432__setINT_2
clicker_2_MSP432__setRX_2:
;__c2_msp432_gpio.c, 76 :: 		static void _setRX_2  (uint8_t value)         { DIO_P2OUT.B2 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0F08	0x4901    LDR	R1, [PC, #4]
0x0F0A	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRX_2:
0x0F0C	0x4770    BX	LR
0x0F0E	0xBF00    NOP
0x0F10	0x80684209  	DIO_P2OUT+0
; end of clicker_2_MSP432__setRX_2
clicker_2_MSP432__setTX_2:
;__c2_msp432_gpio.c, 77 :: 		static void _setTX_2  (uint8_t value)         { DIO_P2OUT.B3 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0EFC	0x4901    LDR	R1, [PC, #4]
0x0EFE	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setTX_2:
0x0F00	0x4770    BX	LR
0x0F02	0xBF00    NOP
0x0F04	0x806C4209  	DIO_P2OUT+0
; end of clicker_2_MSP432__setTX_2
clicker_2_MSP432__setSCL_2:
;__c2_msp432_gpio.c, 78 :: 		static void _setSCL_2 (uint8_t value)         { DIO_P6OUT.B5 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0EE4	0x4901    LDR	R1, [PC, #4]
0x0EE6	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCL_2:
0x0EE8	0x4770    BX	LR
0x0EEA	0xBF00    NOP
0x0EEC	0x88744209  	DIO_P6OUT+0
; end of clicker_2_MSP432__setSCL_2
clicker_2_MSP432__setSDA_2:
;__c2_msp432_gpio.c, 79 :: 		static void _setSDA_2 (uint8_t value)         { DIO_P6OUT.B4 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0EF0	0x4901    LDR	R1, [PC, #4]
0x0EF2	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSDA_2:
0x0EF4	0x4770    BX	LR
0x0EF6	0xBF00    NOP
0x0EF8	0x88704209  	DIO_P6OUT+0
; end of clicker_2_MSP432__setSDA_2
clicker_2_MSP432__setAN_3:
;__c2_msp432_gpio.c, 93 :: 		static void _setAN_3  (uint8_t value)         { DIO_P5OUT.B1 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0ECC	0x4901    LDR	R1, [PC, #4]
0x0ECE	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setAN_3:
0x0ED0	0x4770    BX	LR
0x0ED2	0xBF00    NOP
0x0ED4	0x88444209  	DIO_P5OUT+0
; end of clicker_2_MSP432__setAN_3
clicker_2_MSP432__setRST_3:
;__c2_msp432_gpio.c, 94 :: 		static void _setRST_3 (uint8_t value)         { DIO_P4OUT.B7 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0ED8	0x4901    LDR	R1, [PC, #4]
0x0EDA	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRST_3:
0x0EDC	0x4770    BX	LR
0x0EDE	0xBF00    NOP
0x0EE0	0x847C4209  	DIO_P4OUT+0
; end of clicker_2_MSP432__setRST_3
clicker_2_MSP432__setCS_3:
;__c2_msp432_gpio.c, 95 :: 		static void _setCS_3  (uint8_t value)         { DIO_P4OUT.B6 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0F14	0x4901    LDR	R1, [PC, #4]
0x0F16	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setCS_3:
0x0F18	0x4770    BX	LR
0x0F1A	0xBF00    NOP
0x0F1C	0x84784209  	DIO_P4OUT+0
; end of clicker_2_MSP432__setCS_3
clicker_2_MSP432__setSCK_3:
;__c2_msp432_gpio.c, 96 :: 		static void _setSCK_3 (uint8_t value)         { DIO_P9OUT.B5 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0F20	0x4901    LDR	R1, [PC, #4]
0x0F22	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCK_3:
0x0F24	0x4770    BX	LR
0x0F26	0xBF00    NOP
0x0F28	0x90544209  	DIO_P9OUT+0
; end of clicker_2_MSP432__setSCK_3
clicker_2_MSP432__setMISO_3:
;__c2_msp432_gpio.c, 97 :: 		static void _setMISO_3(uint8_t value)         { DIO_P9OUT.B6 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0E84	0x4901    LDR	R1, [PC, #4]
0x0E86	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMISO_3:
0x0E88	0x4770    BX	LR
0x0E8A	0xBF00    NOP
0x0E8C	0x90584209  	DIO_P9OUT+0
; end of clicker_2_MSP432__setMISO_3
clicker_2_MSP432__setMOSI_3:
;__c2_msp432_gpio.c, 98 :: 		static void _setMOSI_3(uint8_t value)         { DIO_P9OUT.B7 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0E78	0x4901    LDR	R1, [PC, #4]
0x0E7A	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMOSI_3:
0x0E7C	0x4770    BX	LR
0x0E7E	0xBF00    NOP
0x0E80	0x905C4209  	DIO_P9OUT+0
; end of clicker_2_MSP432__setMOSI_3
clicker_2_MSP432__setPWM_3:
;__c2_msp432_gpio.c, 99 :: 		static void _setPWM_3 (uint8_t value)         { DIO_P7OUT.B5 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0EA8	0x4901    LDR	R1, [PC, #4]
0x0EAA	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setPWM_3:
0x0EAC	0x4770    BX	LR
0x0EAE	0xBF00    NOP
0x0EB0	0x8C544209  	DIO_P7OUT+0
; end of clicker_2_MSP432__setPWM_3
clicker_2_MSP432__setINT_3:
;__c2_msp432_gpio.c, 100 :: 		static void _setINT_3 (uint8_t value)         { DIO_P2OUT.B0 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0EB4	0x4901    LDR	R1, [PC, #4]
0x0EB6	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setINT_3:
0x0EB8	0x4770    BX	LR
0x0EBA	0xBF00    NOP
0x0EBC	0x80604209  	DIO_P2OUT+0
; end of clicker_2_MSP432__setINT_3
clicker_2_MSP432__setRX_3:
;__c2_msp432_gpio.c, 101 :: 		static void _setRX_3  (uint8_t value)         { DIO_P2OUT.B2 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0E90	0x4901    LDR	R1, [PC, #4]
0x0E92	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRX_3:
0x0E94	0x4770    BX	LR
0x0E96	0xBF00    NOP
0x0E98	0x80684209  	DIO_P2OUT+0
; end of clicker_2_MSP432__setRX_3
clicker_2_MSP432__setTX_3:
;__c2_msp432_gpio.c, 102 :: 		static void _setTX_3  (uint8_t value)         { DIO_P2OUT.B3 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0E9C	0x4901    LDR	R1, [PC, #4]
0x0E9E	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setTX_3:
0x0EA0	0x4770    BX	LR
0x0EA2	0xBF00    NOP
0x0EA4	0x806C4209  	DIO_P2OUT+0
; end of clicker_2_MSP432__setTX_3
clicker_2_MSP432__setSCL_3:
;__c2_msp432_gpio.c, 103 :: 		static void _setSCL_3 (uint8_t value)         { DIO_P3OUT.B7 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0F2C	0x4901    LDR	R1, [PC, #4]
0x0F2E	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCL_3:
0x0F30	0x4770    BX	LR
0x0F32	0xBF00    NOP
0x0F34	0x845C4209  	DIO_P3OUT+0
; end of clicker_2_MSP432__setSCL_3
clicker_2_MSP432__setSDA_3:
;__c2_msp432_gpio.c, 104 :: 		static void _setSDA_3 (uint8_t value)         { DIO_P3OUT.B6 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1014	0x4901    LDR	R1, [PC, #4]
0x1016	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSDA_3:
0x1018	0x4770    BX	LR
0x101A	0xBF00    NOP
0x101C	0x84584209  	DIO_P3OUT+0
; end of clicker_2_MSP432__setSDA_3
clicker_2_MSP432__setAN_4:
;__c2_msp432_gpio.c, 118 :: 		static void _setAN_4  (uint8_t value)         { DIO_P9OUT.B3 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1008	0x4901    LDR	R1, [PC, #4]
0x100A	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setAN_4:
0x100C	0x4770    BX	LR
0x100E	0xBF00    NOP
0x1010	0x904C4209  	DIO_P9OUT+0
; end of clicker_2_MSP432__setAN_4
clicker_2_MSP432__setRST_4:
;__c2_msp432_gpio.c, 119 :: 		static void _setRST_4 (uint8_t value)         { DIO_P4OUT.B5 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0FFC	0x4901    LDR	R1, [PC, #4]
0x0FFE	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRST_4:
0x1000	0x4770    BX	LR
0x1002	0xBF00    NOP
0x1004	0x84744209  	DIO_P4OUT+0
; end of clicker_2_MSP432__setRST_4
clicker_2_MSP432__setCS_4:
;__c2_msp432_gpio.c, 120 :: 		static void _setCS_4  (uint8_t value)         { DIO_P4OUT.B4 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1020	0x4901    LDR	R1, [PC, #4]
0x1022	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setCS_4:
0x1024	0x4770    BX	LR
0x1026	0xBF00    NOP
0x1028	0x84704209  	DIO_P4OUT+0
; end of clicker_2_MSP432__setCS_4
clicker_2_MSP432__setSCK_4:
;__c2_msp432_gpio.c, 121 :: 		static void _setSCK_4 (uint8_t value)         { DIO_P9OUT.B5 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1044	0x4901    LDR	R1, [PC, #4]
0x1046	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCK_4:
0x1048	0x4770    BX	LR
0x104A	0xBF00    NOP
0x104C	0x90544209  	DIO_P9OUT+0
; end of clicker_2_MSP432__setSCK_4
clicker_2_MSP432__setMISO_4:
;__c2_msp432_gpio.c, 122 :: 		static void _setMISO_4(uint8_t value)         { DIO_P9OUT.B6 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1038	0x4901    LDR	R1, [PC, #4]
0x103A	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMISO_4:
0x103C	0x4770    BX	LR
0x103E	0xBF00    NOP
0x1040	0x90584209  	DIO_P9OUT+0
; end of clicker_2_MSP432__setMISO_4
clicker_2_MSP432__setMOSI_4:
;__c2_msp432_gpio.c, 123 :: 		static void _setMOSI_4(uint8_t value)         { DIO_P9OUT.B7 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x102C	0x4901    LDR	R1, [PC, #4]
0x102E	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMOSI_4:
0x1030	0x4770    BX	LR
0x1032	0xBF00    NOP
0x1034	0x905C4209  	DIO_P9OUT+0
; end of clicker_2_MSP432__setMOSI_4
clicker_2_MSP432__setPWM_4:
;__c2_msp432_gpio.c, 124 :: 		static void _setPWM_4 (uint8_t value)         { DIO_P2OUT.B5 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0FF0	0x4901    LDR	R1, [PC, #4]
0x0FF2	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setPWM_4:
0x0FF4	0x4770    BX	LR
0x0FF6	0xBF00    NOP
0x0FF8	0x80744209  	DIO_P2OUT+0
; end of clicker_2_MSP432__setPWM_4
clicker_2_MSP432__setINT_4:
;__c2_msp432_gpio.c, 125 :: 		static void _setINT_4 (uint8_t value)         { DIO_P2OUT.B1 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0F50	0x4901    LDR	R1, [PC, #4]
0x0F52	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setINT_4:
0x0F54	0x4770    BX	LR
0x0F56	0xBF00    NOP
0x0F58	0x80644209  	DIO_P2OUT+0
; end of clicker_2_MSP432__setINT_4
clicker_2_MSP432__setRX_4:
;__c2_msp432_gpio.c, 126 :: 		static void _setRX_4  (uint8_t value)         { DIO_P2OUT.B2 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0F44	0x4901    LDR	R1, [PC, #4]
0x0F46	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRX_4:
0x0F48	0x4770    BX	LR
0x0F4A	0xBF00    NOP
0x0F4C	0x80684209  	DIO_P2OUT+0
; end of clicker_2_MSP432__setRX_4
clicker_2_MSP432__setTX_4:
;__c2_msp432_gpio.c, 127 :: 		static void _setTX_4  (uint8_t value)         { DIO_P2OUT.B3 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0F38	0x4901    LDR	R1, [PC, #4]
0x0F3A	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setTX_4:
0x0F3C	0x4770    BX	LR
0x0F3E	0xBF00    NOP
0x0F40	0x806C4209  	DIO_P2OUT+0
; end of clicker_2_MSP432__setTX_4
clicker_2_MSP432__setSCL_4:
;__c2_msp432_gpio.c, 128 :: 		static void _setSCL_4 (uint8_t value)         { DIO_P3OUT.B7 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0F5C	0x4901    LDR	R1, [PC, #4]
0x0F5E	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCL_4:
0x0F60	0x4770    BX	LR
0x0F62	0xBF00    NOP
0x0F64	0x845C4209  	DIO_P3OUT+0
; end of clicker_2_MSP432__setSCL_4
clicker_2_MSP432__setSDA_4:
;__c2_msp432_gpio.c, 129 :: 		static void _setSDA_4 (uint8_t value)         { DIO_P3OUT.B6 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0FE4	0x4901    LDR	R1, [PC, #4]
0x0FE6	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSDA_4:
0x0FE8	0x4770    BX	LR
0x0FEA	0xBF00    NOP
0x0FEC	0x84584209  	DIO_P3OUT+0
; end of clicker_2_MSP432__setSDA_4
_slider2_setReference:
;__slider2_driver.c, 82 :: 		void slider2_setReference(uint8_t ref)
; ref start address is: 0 (R0)
0x1AFC	0xB081    SUB	SP, SP, #4
0x1AFE	0xF8CDE000  STR	LR, [SP, #0]
; ref end address is: 0 (R0)
; ref start address is: 0 (R0)
;__slider2_driver.c, 84 :: 		hal_gpio_pwmSet(ref);
; ref end address is: 0 (R0)
0x1B02	0x4C03    LDR	R4, [PC, #12]
0x1B04	0x6824    LDR	R4, [R4, #0]
0x1B06	0x47A0    BLX	R4
;__slider2_driver.c, 85 :: 		}
L_end_slider2_setReference:
0x1B08	0xF8DDE000  LDR	LR, [SP, #0]
0x1B0C	0xB001    ADD	SP, SP, #4
0x1B0E	0x4770    BX	LR
0x1B10	0x00C02000  	__slider2_driver_hal_gpio_pwmSet+0
; end of _slider2_setReference
_ADC_Set_Input_Channel:
;__Lib_ADC_MSP.c, 197 :: 		
; input_mask start address is: 0 (R0)
0x1BDC	0xB081    SUB	SP, SP, #4
0x1BDE	0xF8CDE000  STR	LR, [SP, #0]
0x1BE2	0x4681    MOV	R9, R0
; input_mask end address is: 0 (R0)
; input_mask start address is: 36 (R9)
;__Lib_ADC_MSP.c, 198 :: 		
0x1BE4	0xF3C90100  UBFX	R1, R9, #0, #1
0x1BE8	0xB121    CBZ	R1, L_ADC_Set_Input_Channel0
;__Lib_ADC_MSP.c, 199 :: 		
0x1BEA	0xF2400120  MOVW	R1, #32
0x1BEE	0x485F    LDR	R0, [PC, #380]
0x1BF0	0xF7FFF9E6  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel0:
;__Lib_ADC_MSP.c, 200 :: 		
0x1BF4	0xF3C90140  UBFX	R1, R9, #1, #1
0x1BF8	0xB121    CBZ	R1, L_ADC_Set_Input_Channel1
;__Lib_ADC_MSP.c, 201 :: 		
0x1BFA	0xF2400110  MOVW	R1, #16
0x1BFE	0x485B    LDR	R0, [PC, #364]
0x1C00	0xF7FFF9DE  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel1:
;__Lib_ADC_MSP.c, 202 :: 		
0x1C04	0xF3C90180  UBFX	R1, R9, #2, #1
0x1C08	0xB121    CBZ	R1, L_ADC_Set_Input_Channel2
;__Lib_ADC_MSP.c, 203 :: 		
0x1C0A	0xF2400108  MOVW	R1, #8
0x1C0E	0x4857    LDR	R0, [PC, #348]
0x1C10	0xF7FFF9D6  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel2:
;__Lib_ADC_MSP.c, 204 :: 		
0x1C14	0xF3C901C0  UBFX	R1, R9, #3, #1
0x1C18	0xB121    CBZ	R1, L_ADC_Set_Input_Channel3
;__Lib_ADC_MSP.c, 205 :: 		
0x1C1A	0xF2400104  MOVW	R1, #4
0x1C1E	0x4853    LDR	R0, [PC, #332]
0x1C20	0xF7FFF9CE  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel3:
;__Lib_ADC_MSP.c, 206 :: 		
0x1C24	0xF3C91100  UBFX	R1, R9, #4, #1
0x1C28	0xB121    CBZ	R1, L_ADC_Set_Input_Channel4
;__Lib_ADC_MSP.c, 207 :: 		
0x1C2A	0xF2400102  MOVW	R1, #2
0x1C2E	0x484F    LDR	R0, [PC, #316]
0x1C30	0xF7FFF9C6  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel4:
;__Lib_ADC_MSP.c, 208 :: 		
0x1C34	0xF3C91140  UBFX	R1, R9, #5, #1
0x1C38	0xB121    CBZ	R1, L_ADC_Set_Input_Channel5
;__Lib_ADC_MSP.c, 209 :: 		
0x1C3A	0xF2400101  MOVW	R1, #1
0x1C3E	0x484B    LDR	R0, [PC, #300]
0x1C40	0xF7FFF9BE  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel5:
;__Lib_ADC_MSP.c, 210 :: 		
0x1C44	0xF3C91180  UBFX	R1, R9, #6, #1
0x1C48	0xB121    CBZ	R1, L_ADC_Set_Input_Channel6
;__Lib_ADC_MSP.c, 211 :: 		
0x1C4A	0xF2480100  MOVW	R1, #32768
0x1C4E	0x4848    LDR	R0, [PC, #288]
0x1C50	0xF7FFF9B6  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel6:
;__Lib_ADC_MSP.c, 212 :: 		
0x1C54	0xF3C911C0  UBFX	R1, R9, #7, #1
0x1C58	0xB121    CBZ	R1, L_ADC_Set_Input_Channel7
;__Lib_ADC_MSP.c, 213 :: 		
0x1C5A	0xF2440100  MOVW	R1, #16384
0x1C5E	0x4844    LDR	R0, [PC, #272]
0x1C60	0xF7FFF9AE  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel7:
;__Lib_ADC_MSP.c, 214 :: 		
0x1C64	0xF3C92100  UBFX	R1, R9, #8, #1
0x1C68	0xB121    CBZ	R1, L_ADC_Set_Input_Channel8
;__Lib_ADC_MSP.c, 215 :: 		
0x1C6A	0xF2420100  MOVW	R1, #8192
0x1C6E	0x4840    LDR	R0, [PC, #256]
0x1C70	0xF7FFF9A6  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel8:
;__Lib_ADC_MSP.c, 216 :: 		
0x1C74	0xF3C92140  UBFX	R1, R9, #9, #1
0x1C78	0xB121    CBZ	R1, L_ADC_Set_Input_Channel9
;__Lib_ADC_MSP.c, 217 :: 		
0x1C7A	0xF2410100  MOVW	R1, #4096
0x1C7E	0x483C    LDR	R0, [PC, #240]
0x1C80	0xF7FFF99E  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel9:
;__Lib_ADC_MSP.c, 218 :: 		
0x1C84	0xF3C92180  UBFX	R1, R9, #10, #1
0x1C88	0xB121    CBZ	R1, L_ADC_Set_Input_Channel10
;__Lib_ADC_MSP.c, 219 :: 		
0x1C8A	0xF6400100  MOVW	R1, #2048
0x1C8E	0x4838    LDR	R0, [PC, #224]
0x1C90	0xF7FFF996  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel10:
;__Lib_ADC_MSP.c, 220 :: 		
0x1C94	0xF3C921C0  UBFX	R1, R9, #11, #1
0x1C98	0xB121    CBZ	R1, L_ADC_Set_Input_Channel11
;__Lib_ADC_MSP.c, 221 :: 		
0x1C9A	0xF2404100  MOVW	R1, #1024
0x1C9E	0x4834    LDR	R0, [PC, #208]
0x1CA0	0xF7FFF98E  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel11:
;__Lib_ADC_MSP.c, 222 :: 		
0x1CA4	0xF3C93100  UBFX	R1, R9, #12, #1
0x1CA8	0xB121    CBZ	R1, L_ADC_Set_Input_Channel12
;__Lib_ADC_MSP.c, 223 :: 		
0x1CAA	0xF2402100  MOVW	R1, #512
0x1CAE	0x4830    LDR	R0, [PC, #192]
0x1CB0	0xF7FFF986  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel12:
;__Lib_ADC_MSP.c, 224 :: 		
0x1CB4	0xF3C93140  UBFX	R1, R9, #13, #1
0x1CB8	0xB121    CBZ	R1, L_ADC_Set_Input_Channel13
;__Lib_ADC_MSP.c, 225 :: 		
0x1CBA	0xF2401100  MOVW	R1, #256
0x1CBE	0x482C    LDR	R0, [PC, #176]
0x1CC0	0xF7FFF97E  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel13:
;__Lib_ADC_MSP.c, 226 :: 		
0x1CC4	0xF3C93180  UBFX	R1, R9, #14, #1
0x1CC8	0xB121    CBZ	R1, L_ADC_Set_Input_Channel14
;__Lib_ADC_MSP.c, 227 :: 		
0x1CCA	0xF2402100  MOVW	R1, #512
0x1CCE	0x4827    LDR	R0, [PC, #156]
0x1CD0	0xF7FFF976  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel14:
;__Lib_ADC_MSP.c, 228 :: 		
0x1CD4	0xF3C931C0  UBFX	R1, R9, #15, #1
0x1CD8	0xB121    CBZ	R1, L_ADC_Set_Input_Channel15
;__Lib_ADC_MSP.c, 229 :: 		
0x1CDA	0xF2401100  MOVW	R1, #256
0x1CDE	0x4823    LDR	R0, [PC, #140]
0x1CE0	0xF7FFF96E  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel15:
;__Lib_ADC_MSP.c, 230 :: 		
0x1CE4	0xF3C94100  UBFX	R1, R9, #16, #1
0x1CE8	0xB121    CBZ	R1, L_ADC_Set_Input_Channel16
;__Lib_ADC_MSP.c, 231 :: 		
0x1CEA	0xF2400102  MOVW	R1, #2
0x1CEE	0x4821    LDR	R0, [PC, #132]
0x1CF0	0xF7FFF966  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel16:
;__Lib_ADC_MSP.c, 232 :: 		
0x1CF4	0xF3C94140  UBFX	R1, R9, #17, #1
0x1CF8	0xB121    CBZ	R1, L_ADC_Set_Input_Channel17
;__Lib_ADC_MSP.c, 233 :: 		
0x1CFA	0xF2400101  MOVW	R1, #1
0x1CFE	0x481D    LDR	R0, [PC, #116]
0x1D00	0xF7FFF95E  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel17:
;__Lib_ADC_MSP.c, 234 :: 		
0x1D04	0xF3C94180  UBFX	R1, R9, #18, #1
0x1D08	0xB121    CBZ	R1, L_ADC_Set_Input_Channel18
;__Lib_ADC_MSP.c, 235 :: 		
0x1D0A	0xF2480100  MOVW	R1, #32768
0x1D0E	0x481A    LDR	R0, [PC, #104]
0x1D10	0xF7FFF956  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel18:
;__Lib_ADC_MSP.c, 236 :: 		
0x1D14	0xF3C941C0  UBFX	R1, R9, #19, #1
0x1D18	0xB121    CBZ	R1, L_ADC_Set_Input_Channel19
;__Lib_ADC_MSP.c, 237 :: 		
0x1D1A	0xF2440100  MOVW	R1, #16384
0x1D1E	0x4816    LDR	R0, [PC, #88]
0x1D20	0xF7FFF94E  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel19:
;__Lib_ADC_MSP.c, 238 :: 		
0x1D24	0xF3C95100  UBFX	R1, R9, #20, #1
0x1D28	0xB121    CBZ	R1, L_ADC_Set_Input_Channel20
;__Lib_ADC_MSP.c, 239 :: 		
0x1D2A	0xF2420100  MOVW	R1, #8192
0x1D2E	0x4812    LDR	R0, [PC, #72]
0x1D30	0xF7FFF946  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel20:
;__Lib_ADC_MSP.c, 240 :: 		
0x1D34	0xF3C95140  UBFX	R1, R9, #21, #1
0x1D38	0xB121    CBZ	R1, L_ADC_Set_Input_Channel21
;__Lib_ADC_MSP.c, 241 :: 		
0x1D3A	0xF2410100  MOVW	R1, #4096
0x1D3E	0x480E    LDR	R0, [PC, #56]
0x1D40	0xF7FFF93E  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel21:
;__Lib_ADC_MSP.c, 242 :: 		
0x1D44	0xF3C95180  UBFX	R1, R9, #22, #1
0x1D48	0xB121    CBZ	R1, L_ADC_Set_Input_Channel22
;__Lib_ADC_MSP.c, 243 :: 		
0x1D4A	0xF6400100  MOVW	R1, #2048
0x1D4E	0x480A    LDR	R0, [PC, #40]
0x1D50	0xF7FFF936  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel22:
;__Lib_ADC_MSP.c, 244 :: 		
0x1D54	0xF3C951C0  UBFX	R1, R9, #23, #1
; input_mask end address is: 36 (R9)
0x1D58	0xB121    CBZ	R1, L_ADC_Set_Input_Channel23
;__Lib_ADC_MSP.c, 245 :: 		
0x1D5A	0xF2404100  MOVW	R1, #1024
0x1D5E	0x4806    LDR	R0, [PC, #24]
0x1D60	0xF7FFF92E  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel23:
;__Lib_ADC_MSP.c, 246 :: 		
L_end_ADC_Set_Input_Channel:
0x1D64	0xF8DDE000  LDR	LR, [SP, #0]
0x1D68	0xB001    ADD	SP, SP, #4
0x1D6A	0x4770    BX	LR
0x1D6C	0x4C404000  	DIO_PCIN+0
0x1D70	0x4C204000  	DIO_PBIN+0
0x1D74	0x4C804000  	DIO_PEIN+0
0x1D78	0x4C604000  	DIO_PDIN+0
; end of _ADC_Set_Input_Channel
_GPIO_Analog_Input:
;__Lib_GPIO_MSP.c, 245 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0FC0	0xB081    SUB	SP, SP, #4
0x0FC2	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_MSP.c, 246 :: 		
0x0FC6	0xF240021F  MOVW	R2, #31
0x0FCA	0xB212    SXTH	R2, R2
0x0FCC	0xB404    PUSH	(R2)
0x0FCE	0xF2411300  MOVW	R3, #4352
0x0FD2	0x2200    MOVS	R2, __GPIO_DIR_INPUT
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x0FD4	0xF7FFFBAC  BL	_GPIO_Config+0
0x0FD8	0xB001    ADD	SP, SP, #4
;__Lib_GPIO_MSP.c, 247 :: 		
L_end_GPIO_Analog_Input:
0x0FDA	0xF8DDE000  LDR	LR, [SP, #0]
0x0FDE	0xB001    ADD	SP, SP, #4
0x0FE0	0x4770    BX	LR
; end of _GPIO_Analog_Input
_ADC_Init:
;__Lib_ADC_MSP.c, 405 :: 		
0x1B40	0xB081    SUB	SP, SP, #4
;__Lib_ADC_MSP.c, 406 :: 		
0x1B42	0x490C    LDR	R1, [PC, #48]
0x1B44	0x480C    LDR	R0, [PC, #48]
0x1B46	0x6001    STR	R1, [R0, #0]
;__Lib_ADC_MSP.c, 407 :: 		
0x1B48	0x480C    LDR	R0, [PC, #48]
0x1B4A	0x6800    LDR	R0, [R0, #0]
0x1B4C	0xF0400110  ORR	R1, R0, #16
0x1B50	0x480A    LDR	R0, [PC, #40]
0x1B52	0x6001    STR	R1, [R0, #0]
;__Lib_ADC_MSP.c, 409 :: 		
0x1B54	0x4809    LDR	R0, [PC, #36]
0x1B56	0x6801    LDR	R1, [R0, #0]
0x1B58	0x4809    LDR	R0, [PC, #36]
0x1B5A	0x4001    ANDS	R1, R0
;__Lib_ADC_MSP.c, 410 :: 		
0x1B5C	0x4807    LDR	R0, [PC, #28]
0x1B5E	0x6001    STR	R1, [R0, #0]
;__Lib_ADC_MSP.c, 414 :: 		
0x1B60	0x4808    LDR	R0, [PC, #32]
0x1B62	0x6801    LDR	R1, [R0, #0]
0x1B64	0xF06F607C  MVN	R0, #264241152
0x1B68	0x4001    ANDS	R1, R0
0x1B6A	0x4806    LDR	R0, [PC, #24]
0x1B6C	0x6001    STR	R1, [R0, #0]
;__Lib_ADC_MSP.c, 415 :: 		
L_end_ADC_Init:
0x1B6E	0xB001    ADD	SP, SP, #4
0x1B70	0x4770    BX	LR
0x1B72	0xBF00    NOP
0x1B74	0x0F690000  	_ADC_Get_Sample+0
0x1B78	0x009C2000  	_ADC_Get_Sample_Ptr+0
0x1B7C	0x20004001  	ADC14_ADC14CTL0+0
0x1B80	0xFFFF3E07  	#1040711679
0x1B84	0x20044001  	ADC14_ADC14CTL1+0
; end of _ADC_Init
_Delay_100ms:
;__Lib_Delays_MSP432.c, 53 :: 		void Delay_100ms() {
;__Lib_Delays_MSP432.c, 54 :: 		Delay_ms(100);
0x19B0	0xF644777D  MOVW	R7, #20349
0x19B4	0xF2C00712  MOVT	R7, #18
0x19B8	0xBF00    NOP
0x19BA	0xBF00    NOP
L_Delay_100ms20:
0x19BC	0x1E7F    SUBS	R7, R7, #1
0x19BE	0xD1FD    BNE	L_Delay_100ms20
0x19C0	0xBF00    NOP
0x19C2	0xBF00    NOP
0x19C4	0xBF00    NOP
;__Lib_Delays_MSP432.c, 55 :: 		}
L_end_Delay_100ms:
0x19C6	0x4770    BX	LR
; end of _Delay_100ms
_applicationTask:
;Click_Slider2_MSP.c, 55 :: 		void applicationTask()
0x1E20	0xB081    SUB	SP, SP, #4
0x1E22	0xF8CDE000  STR	LR, [SP, #0]
;Click_Slider2_MSP.c, 57 :: 		sliderValue = ADC_Read(15);
0x1E26	0x200F    MOVS	R0, #15
0x1E28	0xF7FFFD9E  BL	_ADC_Read+0
0x1E2C	0x490E    LDR	R1, [PC, #56]
0x1E2E	0x6008    STR	R0, [R1, #0]
;Click_Slider2_MSP.c, 59 :: 		WordToHex(sliderValue, demoText);
0x1E30	0x4608    MOV	R0, R1
0x1E32	0x6800    LDR	R0, [R0, #0]
0x1E34	0x490D    LDR	R1, [PC, #52]
0x1E36	0xF7FFFDFB  BL	_WordToHex+0
;Click_Slider2_MSP.c, 60 :: 		mikrobus_logWrite(" Slider value : 0x", _LOG_TEXT);
0x1E3A	0x480D    LDR	R0, [PC, #52]
0x1E3C	0x2101    MOVS	R1, #1
0x1E3E	0xF7FFFE25  BL	_mikrobus_logWrite+0
;Click_Slider2_MSP.c, 61 :: 		mikrobus_logWrite(demoText, _LOG_LINE);
0x1E42	0x2102    MOVS	R1, #2
0x1E44	0x4809    LDR	R0, [PC, #36]
0x1E46	0xF7FFFE21  BL	_mikrobus_logWrite+0
;Click_Slider2_MSP.c, 62 :: 		Delay_ms( 500 );
0x1E4A	0xF648577D  MOVW	R7, #36221
0x1E4E	0xF2C0075B  MOVT	R7, #91
0x1E52	0xBF00    NOP
L_applicationTask2:
0x1E54	0x1E7F    SUBS	R7, R7, #1
0x1E56	0xD1FD    BNE	L_applicationTask2
0x1E58	0xBF00    NOP
0x1E5A	0xBF00    NOP
0x1E5C	0xBF00    NOP
0x1E5E	0xBF00    NOP
;Click_Slider2_MSP.c, 63 :: 		}
L_end_applicationTask:
0x1E60	0xF8DDE000  LDR	LR, [SP, #0]
0x1E64	0xB001    ADD	SP, SP, #4
0x1E66	0x4770    BX	LR
0x1E68	0x00342000  	_sliderValue+0
0x1E6C	0x00382000  	_demoText+0
0x1E70	0x00002000  	?lstr2_Click_Slider2_MSP+0
; end of _applicationTask
_ADC_Read:
;__Lib_ADC_MSP.c, 432 :: 		
; channel start address is: 0 (R0)
0x1968	0xB081    SUB	SP, SP, #4
0x196A	0xF8CDE000  STR	LR, [SP, #0]
0x196E	0xFA1FFA80  UXTH	R10, R0
; channel end address is: 0 (R0)
; channel start address is: 40 (R10)
;__Lib_ADC_MSP.c, 436 :: 		
0x1972	0x2101    MOVS	R1, #1
0x1974	0xB209    SXTH	R1, R1
0x1976	0xFA01F10A  LSL	R1, R1, R10
0x197A	0xB209    SXTH	R1, R1
;__Lib_ADC_MSP.c, 437 :: 		
0x197C	0xB288    UXTH	R0, R1
0x197E	0xF000F92D  BL	_ADC_Set_Input_Channel+0
;__Lib_ADC_MSP.c, 438 :: 		
0x1982	0xF000F8DD  BL	_ADC_Init+0
;__Lib_ADC_MSP.c, 439 :: 		
0x1986	0xFA1FF08A  UXTH	R0, R10
; channel end address is: 40 (R10)
0x198A	0xF7FFFAED  BL	_ADC_Get_Sample+0
;__Lib_ADC_MSP.c, 441 :: 		
0x198E	0x4905    LDR	R1, [PC, #20]
0x1990	0x680A    LDR	R2, [R1, #0]
0x1992	0xF06F0110  MVN	R1, #16
0x1996	0x400A    ANDS	R2, R1
0x1998	0x4902    LDR	R1, [PC, #8]
0x199A	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_MSP.c, 442 :: 		
;__Lib_ADC_MSP.c, 443 :: 		
L_end_ADC_Read:
0x199C	0xF8DDE000  LDR	LR, [SP, #0]
0x19A0	0xB001    ADD	SP, SP, #4
0x19A2	0x4770    BX	LR
0x19A4	0x20004001  	ADC14_ADC14CTL0+0
; end of _ADC_Read
_ADC_Get_Sample:
;__Lib_ADC_MSP.c, 391 :: 		
; channel_memory start address is: 0 (R0)
0x0F68	0xB081    SUB	SP, SP, #4
0x0F6A	0xF8CDE000  STR	LR, [SP, #0]
0x0F6E	0xB287    UXTH	R7, R0
; channel_memory end address is: 0 (R0)
; channel_memory start address is: 28 (R7)
;__Lib_ADC_MSP.c, 393 :: 		
0x0F70	0x2100    MOVS	R1, #0
0x0F72	0xB2B8    UXTH	R0, R7
0x0F74	0xF7FFFEE2  BL	_ADC_Configure_Single_Sample_Mode+0
;__Lib_ADC_MSP.c, 394 :: 		
0x0F78	0x2300    MOVS	R3, #0
0x0F7A	0xB2BA    UXTH	R2, R7
0x0F7C	0xF04F0100  MOV	R1, #0
0x0F80	0xB2B8    UXTH	R0, R7
0x0F82	0xF7FFFF4B  BL	_ADC_Configure_Conversion_Memory+0
;__Lib_ADC_MSP.c, 395 :: 		
0x0F86	0xF2400080  MOVW	R0, #128
0x0F8A	0xF7FFFF27  BL	_ADC_Enable_Sample_Timer+0
;__Lib_ADC_MSP.c, 396 :: 		
0x0F8E	0xF7FFFF09  BL	_ADC_Enable_Conversion+0
;__Lib_ADC_MSP.c, 397 :: 		
0x0F92	0xF7FFFDC7  BL	_ADC_Start_Conversion+0
; channel_memory end address is: 28 (R7)
0x0F96	0xB2B8    UXTH	R0, R7
;__Lib_ADC_MSP.c, 398 :: 		
L_ADC_Get_Sample50:
; channel_memory start address is: 0 (R0)
0x0F98	0x4908    LDR	R1, [PC, #32]
0x0F9A	0x6809    LDR	R1, [R1, #0]
0x0F9C	0xB101    CBZ	R1, L_ADC_Get_Sample51
0x0F9E	0xE7FB    B	L_ADC_Get_Sample50
L_ADC_Get_Sample51:
;__Lib_ADC_MSP.c, 399 :: 		
0x0FA0	0xB2C0    UXTB	R0, R0
; channel_memory end address is: 0 (R0)
0x0FA2	0xF7FFFBBB  BL	__Lib_ADC_MSP_GetCtlReg+0
0x0FA6	0xF2000180  ADDW	R1, R0, #128
0x0FAA	0x8809    LDRH	R1, [R1, #0]
; adcresult start address is: 8 (R2)
0x0FAC	0xB28A    UXTH	R2, R1
;__Lib_ADC_MSP.c, 400 :: 		
0x0FAE	0xF7FFFDCF  BL	_ADC_Disable_Conversion+0
;__Lib_ADC_MSP.c, 401 :: 		
0x0FB2	0xB290    UXTH	R0, R2
; adcresult end address is: 8 (R2)
;__Lib_ADC_MSP.c, 402 :: 		
L_end_ADC_Get_Sample:
0x0FB4	0xF8DDE000  LDR	LR, [SP, #0]
0x0FB8	0xB001    ADD	SP, SP, #4
0x0FBA	0x4770    BX	LR
0x0FBC	0x00004224  	ADC14_ADC14CTL0+0
; end of _ADC_Get_Sample
_ADC_Configure_Single_Sample_Mode:
;__Lib_ADC_MSP.c, 248 :: 		
; repeatMode start address is: 4 (R1)
; memoryDestination start address is: 0 (R0)
0x0D3C	0xB081    SUB	SP, SP, #4
0x0D3E	0xF8CDE000  STR	LR, [SP, #0]
0x0D42	0xB2CC    UXTB	R4, R1
0x0D44	0x4601    MOV	R1, R0
; repeatMode end address is: 4 (R1)
; memoryDestination end address is: 0 (R0)
; memoryDestination start address is: 4 (R1)
; repeatMode start address is: 16 (R4)
;__Lib_ADC_MSP.c, 249 :: 		
0x0D46	0x2920    CMP	R1, #32
0x0D48	0xD101    BNE	L_ADC_Configure_Single_Sample_Mode24
; memoryDestination end address is: 4 (R1)
; repeatMode end address is: 16 (R4)
;__Lib_ADC_MSP.c, 250 :: 		
0x0D4A	0x2001    MOVS	R0, #1
0x0D4C	0xE021    B	L_end_ADC_Configure_Single_Sample_Mode
L_ADC_Configure_Single_Sample_Mode24:
;__Lib_ADC_MSP.c, 252 :: 		
; repeatMode start address is: 16 (R4)
; memoryDestination start address is: 4 (R1)
0x0D4E	0xF7FFFCDB  BL	__Lib_ADC_MSP_ADCIsConversionRunning+0
0x0D52	0xB108    CBZ	R0, L_ADC_Configure_Single_Sample_Mode25
; memoryDestination end address is: 4 (R1)
; repeatMode end address is: 16 (R4)
;__Lib_ADC_MSP.c, 253 :: 		
0x0D54	0x2002    MOVS	R0, #2
0x0D56	0xE01C    B	L_end_ADC_Configure_Single_Sample_Mode
L_ADC_Configure_Single_Sample_Mode25:
;__Lib_ADC_MSP.c, 256 :: 		
; repeatMode start address is: 16 (R4)
; memoryDestination start address is: 4 (R1)
0x0D58	0x4A10    LDR	R2, [PC, #64]
0x0D5A	0x6813    LDR	R3, [R2, #0]
0x0D5C	0xF46F12F8  MVN	R2, #2031616
0x0D60	0x4013    ANDS	R3, R2
0x0D62	0x040A    LSLS	R2, R1, #16
; memoryDestination end address is: 4 (R1)
0x0D64	0x4313    ORRS	R3, R2
0x0D66	0x4A0D    LDR	R2, [PC, #52]
0x0D68	0x6013    STR	R3, [R2, #0]
;__Lib_ADC_MSP.c, 259 :: 		
0x0D6A	0xB93C    CBNZ	R4, L_ADC_Configure_Single_Sample_Mode26
; repeatMode end address is: 16 (R4)
;__Lib_ADC_MSP.c, 260 :: 		
0x0D6C	0x4A0C    LDR	R2, [PC, #48]
0x0D6E	0x6813    LDR	R3, [R2, #0]
0x0D70	0xF46F22C0  MVN	R2, #393216
0x0D74	0x4013    ANDS	R3, R2
0x0D76	0x4A0A    LDR	R2, [PC, #40]
0x0D78	0x6013    STR	R3, [R2, #0]
;__Lib_ADC_MSP.c, 261 :: 		
0x0D7A	0xE009    B	L_ADC_Configure_Single_Sample_Mode27
L_ADC_Configure_Single_Sample_Mode26:
;__Lib_ADC_MSP.c, 262 :: 		
0x0D7C	0x4A08    LDR	R2, [PC, #32]
0x0D7E	0x6813    LDR	R3, [R2, #0]
0x0D80	0xF46F22C0  MVN	R2, #393216
0x0D84	0xEA030202  AND	R2, R3, R2, LSL #0
0x0D88	0xF4422380  ORR	R3, R2, #262144
0x0D8C	0x4A04    LDR	R2, [PC, #16]
0x0D8E	0x6013    STR	R3, [R2, #0]
;__Lib_ADC_MSP.c, 263 :: 		
L_ADC_Configure_Single_Sample_Mode27:
;__Lib_ADC_MSP.c, 265 :: 		
0x0D90	0x2000    MOVS	R0, #0
;__Lib_ADC_MSP.c, 266 :: 		
L_end_ADC_Configure_Single_Sample_Mode:
0x0D92	0xF8DDE000  LDR	LR, [SP, #0]
0x0D96	0xB001    ADD	SP, SP, #4
0x0D98	0x4770    BX	LR
0x0D9A	0xBF00    NOP
0x0D9C	0x20044001  	ADC14_ADC14CTL1+0
0x0DA0	0x20004001  	ADC14_ADC14CTL0+0
; end of _ADC_Configure_Single_Sample_Mode
__Lib_ADC_MSP_ADCIsConversionRunning:
;__Lib_ADC_MSP.c, 187 :: 		
0x0708	0xB081    SUB	SP, SP, #4
;__Lib_ADC_MSP.c, 189 :: 		
0x070A	0x4803    LDR	R0, [PC, #12]
0x070C	0x6800    LDR	R0, [R0, #0]
0x070E	0xF4003080  AND	R0, R0, #65536
0x0712	0xB2C0    UXTB	R0, R0
;__Lib_ADC_MSP.c, 190 :: 		
L_end_ADCIsConversionRunning:
0x0714	0xB001    ADD	SP, SP, #4
0x0716	0x4770    BX	LR
0x0718	0x20004001  	ADC14_ADC14CTL0+0
; end of __Lib_ADC_MSP_ADCIsConversionRunning
_ADC_Configure_Conversion_Memory:
;__Lib_ADC_MSP.c, 307 :: 		
; differntialMode start address is: 12 (R3)
; channelSelect start address is: 8 (R2)
; refSelect start address is: 4 (R1)
; memorySelect start address is: 0 (R0)
0x0E1C	0xB081    SUB	SP, SP, #4
0x0E1E	0xF8CDE000  STR	LR, [SP, #0]
0x0E22	0xB2DD    UXTB	R5, R3
0x0E24	0x460B    MOV	R3, R1
0x0E26	0x4601    MOV	R1, R0
0x0E28	0x4616    MOV	R6, R2
; differntialMode end address is: 12 (R3)
; channelSelect end address is: 8 (R2)
; refSelect end address is: 4 (R1)
; memorySelect end address is: 0 (R0)
; memorySelect start address is: 4 (R1)
; refSelect start address is: 12 (R3)
; channelSelect start address is: 24 (R6)
; differntialMode start address is: 20 (R5)
;__Lib_ADC_MSP.c, 310 :: 		
0x0E2A	0x2920    CMP	R1, #32
0x0E2C	0xD301    BCC	L_ADC_Configure_Conversion_Memory37
; memorySelect end address is: 4 (R1)
; refSelect end address is: 12 (R3)
; channelSelect end address is: 24 (R6)
; differntialMode end address is: 20 (R5)
;__Lib_ADC_MSP.c, 311 :: 		
0x0E2E	0x2001    MOVS	R0, #1
0x0E30	0xE01C    B	L_end_ADC_Configure_Conversion_Memory
L_ADC_Configure_Conversion_Memory37:
;__Lib_ADC_MSP.c, 313 :: 		
; differntialMode start address is: 20 (R5)
; channelSelect start address is: 24 (R6)
; refSelect start address is: 12 (R3)
; memorySelect start address is: 4 (R1)
0x0E32	0xF7FFFC69  BL	__Lib_ADC_MSP_ADCIsConversionRunning+0
0x0E36	0xB108    CBZ	R0, L_ADC_Configure_Conversion_Memory38
; memorySelect end address is: 4 (R1)
; refSelect end address is: 12 (R3)
; channelSelect end address is: 24 (R6)
; differntialMode end address is: 20 (R5)
;__Lib_ADC_MSP.c, 314 :: 		
0x0E38	0x2002    MOVS	R0, #2
0x0E3A	0xE017    B	L_end_ADC_Configure_Conversion_Memory
L_ADC_Configure_Conversion_Memory38:
;__Lib_ADC_MSP.c, 316 :: 		
; differntialMode start address is: 20 (R5)
; channelSelect start address is: 24 (R6)
; refSelect start address is: 12 (R3)
; memorySelect start address is: 4 (R1)
0x0E3C	0xB2C8    UXTB	R0, R1
; memorySelect end address is: 4 (R1)
0x0E3E	0xF7FFFC6D  BL	__Lib_ADC_MSP_GetCtlReg+0
; curReg start address is: 0 (R0)
;__Lib_ADC_MSP.c, 318 :: 		
0x0E42	0xB155    CBZ	R5, L_ADC_Configure_Conversion_Memory39
; differntialMode end address is: 20 (R5)
;__Lib_ADC_MSP.c, 319 :: 		
0x0E44	0x6805    LDR	R5, [R0, #0]
;__Lib_ADC_MSP.c, 320 :: 		
0x0E46	0x4C0B    LDR	R4, [PC, #44]
0x0E48	0x4025    ANDS	R5, R4
;__Lib_ADC_MSP.c, 321 :: 		
0x0E4A	0xEA460403  ORR	R4, R6, R3, LSL #0
; refSelect end address is: 12 (R3)
; channelSelect end address is: 24 (R6)
0x0E4E	0xF4445400  ORR	R4, R4, #8192
0x0E52	0xEA450404  ORR	R4, R5, R4, LSL #0
0x0E56	0x6004    STR	R4, [R0, #0]
; curReg end address is: 0 (R0)
;__Lib_ADC_MSP.c, 322 :: 		
0x0E58	0xE007    B	L_ADC_Configure_Conversion_Memory40
L_ADC_Configure_Conversion_Memory39:
;__Lib_ADC_MSP.c, 324 :: 		
; curReg start address is: 0 (R0)
; channelSelect start address is: 24 (R6)
; refSelect start address is: 12 (R3)
0x0E5A	0x6805    LDR	R5, [R0, #0]
;__Lib_ADC_MSP.c, 325 :: 		
0x0E5C	0x4C05    LDR	R4, [PC, #20]
0x0E5E	0x4025    ANDS	R5, R4
;__Lib_ADC_MSP.c, 326 :: 		
0x0E60	0xEA460403  ORR	R4, R6, R3, LSL #0
; refSelect end address is: 12 (R3)
; channelSelect end address is: 24 (R6)
0x0E64	0xEA450404  ORR	R4, R5, R4, LSL #0
0x0E68	0x6004    STR	R4, [R0, #0]
; curReg end address is: 0 (R0)
;__Lib_ADC_MSP.c, 327 :: 		
L_ADC_Configure_Conversion_Memory40:
;__Lib_ADC_MSP.c, 329 :: 		
0x0E6A	0x2000    MOVS	R0, #0
;__Lib_ADC_MSP.c, 330 :: 		
L_end_ADC_Configure_Conversion_Memory:
0x0E6C	0xF8DDE000  LDR	LR, [SP, #0]
0x0E70	0xB001    ADD	SP, SP, #4
0x0E72	0x4770    BX	LR
0x0E74	0xD0E0FFFF  	#-12064
; end of _ADC_Configure_Conversion_Memory
__Lib_ADC_MSP_GetCtlReg:
;__Lib_ADC_MSP.c, 192 :: 		
; order start address is: 0 (R0)
0x071C	0xB081    SUB	SP, SP, #4
; order end address is: 0 (R0)
; order start address is: 0 (R0)
;__Lib_ADC_MSP.c, 193 :: 		
0x071E	0x0082    LSLS	R2, R0, #2
; order end address is: 0 (R0)
0x0720	0x4902    LDR	R1, [PC, #8]
0x0722	0x1889    ADDS	R1, R1, R2
0x0724	0x4608    MOV	R0, R1
;__Lib_ADC_MSP.c, 194 :: 		
L_end_GetCtlReg:
0x0726	0xB001    ADD	SP, SP, #4
0x0728	0x4770    BX	LR
0x072A	0xBF00    NOP
0x072C	0x20184001  	ADC14_ADC14MCTL0+0
; end of __Lib_ADC_MSP_GetCtlReg
_ADC_Enable_Sample_Timer:
;__Lib_ADC_MSP.c, 332 :: 		
; multiSampleConvert start address is: 0 (R0)
0x0DDC	0xB081    SUB	SP, SP, #4
0x0DDE	0xF8CDE000  STR	LR, [SP, #0]
0x0DE2	0x4603    MOV	R3, R0
; multiSampleConvert end address is: 0 (R0)
; multiSampleConvert start address is: 12 (R3)
;__Lib_ADC_MSP.c, 333 :: 		
0x0DE4	0xF7FFFC90  BL	__Lib_ADC_MSP_ADCIsConversionRunning+0
0x0DE8	0xB108    CBZ	R0, L_ADC_Enable_Sample_Timer41
; multiSampleConvert end address is: 12 (R3)
;__Lib_ADC_MSP.c, 334 :: 		
0x0DEA	0x2001    MOVS	R0, #1
0x0DEC	0xE00E    B	L_end_ADC_Enable_Sample_Timer
L_ADC_Enable_Sample_Timer41:
;__Lib_ADC_MSP.c, 337 :: 		
; multiSampleConvert start address is: 12 (R3)
0x0DEE	0x2201    MOVS	R2, #1
0x0DF0	0xB252    SXTB	R2, R2
0x0DF2	0x4908    LDR	R1, [PC, #32]
0x0DF4	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_MSP.c, 339 :: 		
0x0DF6	0xB923    CBNZ	R3, L_ADC_Enable_Sample_Timer42
; multiSampleConvert end address is: 12 (R3)
;__Lib_ADC_MSP.c, 342 :: 		
0x0DF8	0x2200    MOVS	R2, #0
0x0DFA	0xB252    SXTB	R2, R2
0x0DFC	0x4906    LDR	R1, [PC, #24]
0x0DFE	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_MSP.c, 343 :: 		
0x0E00	0xE003    B	L_ADC_Enable_Sample_Timer43
L_ADC_Enable_Sample_Timer42:
;__Lib_ADC_MSP.c, 345 :: 		
0x0E02	0x2201    MOVS	R2, #1
0x0E04	0xB252    SXTB	R2, R2
0x0E06	0x4904    LDR	R1, [PC, #16]
0x0E08	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_MSP.c, 346 :: 		
L_ADC_Enable_Sample_Timer43:
;__Lib_ADC_MSP.c, 348 :: 		
0x0E0A	0x2000    MOVS	R0, #0
;__Lib_ADC_MSP.c, 349 :: 		
L_end_ADC_Enable_Sample_Timer:
0x0E0C	0xF8DDE000  LDR	LR, [SP, #0]
0x0E10	0xB001    ADD	SP, SP, #4
0x0E12	0x4770    BX	LR
0x0E14	0x00684224  	ADC14_ADC14CTL0+0
0x0E18	0x001C4224  	ADC14_ADC14CTL0+0
; end of _ADC_Enable_Sample_Timer
_ADC_Enable_Conversion:
;__Lib_ADC_MSP.c, 351 :: 		
0x0DA4	0xB081    SUB	SP, SP, #4
0x0DA6	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_ADC_MSP.c, 352 :: 		
0x0DAA	0x480A    LDR	R0, [PC, #40]
0x0DAC	0x6800    LDR	R0, [R0, #0]
0x0DAE	0xB908    CBNZ	R0, L_ADC_Enable_Conversion44
;__Lib_ADC_MSP.c, 353 :: 		
0x0DB0	0x2001    MOVS	R0, #1
0x0DB2	0xE00B    B	L_end_ADC_Enable_Conversion
L_ADC_Enable_Conversion44:
;__Lib_ADC_MSP.c, 355 :: 		
0x0DB4	0xF7FFFCA8  BL	__Lib_ADC_MSP_ADCIsConversionRunning+0
0x0DB8	0xB108    CBZ	R0, L_ADC_Enable_Conversion45
;__Lib_ADC_MSP.c, 356 :: 		
0x0DBA	0x2002    MOVS	R0, #2
0x0DBC	0xE006    B	L_end_ADC_Enable_Conversion
L_ADC_Enable_Conversion45:
;__Lib_ADC_MSP.c, 359 :: 		
0x0DBE	0x4806    LDR	R0, [PC, #24]
0x0DC0	0x6800    LDR	R0, [R0, #0]
0x0DC2	0xF0400102  ORR	R1, R0, #2
0x0DC6	0x4804    LDR	R0, [PC, #16]
0x0DC8	0x6001    STR	R1, [R0, #0]
;__Lib_ADC_MSP.c, 361 :: 		
0x0DCA	0x2000    MOVS	R0, #0
;__Lib_ADC_MSP.c, 362 :: 		
L_end_ADC_Enable_Conversion:
0x0DCC	0xF8DDE000  LDR	LR, [SP, #0]
0x0DD0	0xB001    ADD	SP, SP, #4
0x0DD2	0x4770    BX	LR
0x0DD4	0x00104224  	ADC14_ADC14CTL0+0
0x0DD8	0x20004001  	ADC14_ADC14CTL0+0
; end of _ADC_Enable_Conversion
_ADC_Start_Conversion:
;__Lib_ADC_MSP.c, 380 :: 		
0x0B24	0xB081    SUB	SP, SP, #4
;__Lib_ADC_MSP.c, 381 :: 		
0x0B26	0x4808    LDR	R0, [PC, #32]
0x0B28	0x6800    LDR	R0, [R0, #0]
0x0B2A	0xB908    CBNZ	R0, L_ADC_Start_Conversion48
;__Lib_ADC_MSP.c, 382 :: 		
0x0B2C	0x2001    MOVS	R0, #1
0x0B2E	0xE009    B	L_end_ADC_Start_Conversion
L_ADC_Start_Conversion48:
;__Lib_ADC_MSP.c, 384 :: 		
0x0B30	0x4806    LDR	R0, [PC, #24]
0x0B32	0x6800    LDR	R0, [R0, #0]
0x0B34	0xB108    CBZ	R0, L_ADC_Start_Conversion49
;__Lib_ADC_MSP.c, 385 :: 		
0x0B36	0x2002    MOVS	R0, #2
0x0B38	0xE004    B	L_end_ADC_Start_Conversion
L_ADC_Start_Conversion49:
;__Lib_ADC_MSP.c, 387 :: 		
0x0B3A	0x2101    MOVS	R1, #1
0x0B3C	0xB249    SXTB	R1, R1
0x0B3E	0x4803    LDR	R0, [PC, #12]
0x0B40	0x6001    STR	R1, [R0, #0]
;__Lib_ADC_MSP.c, 388 :: 		
0x0B42	0x2000    MOVS	R0, #0
;__Lib_ADC_MSP.c, 389 :: 		
L_end_ADC_Start_Conversion:
0x0B44	0xB001    ADD	SP, SP, #4
0x0B46	0x4770    BX	LR
0x0B48	0x00104224  	ADC14_ADC14CTL0+0
0x0B4C	0x00004224  	ADC14_ADC14CTL0+0
; end of _ADC_Start_Conversion
_ADC_Disable_Conversion:
;__Lib_ADC_MSP.c, 364 :: 		
0x0B50	0xB081    SUB	SP, SP, #4
0x0B52	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_ADC_MSP.c, 365 :: 		
0x0B56	0x480D    LDR	R0, [PC, #52]
0x0B58	0x6800    LDR	R0, [R0, #0]
0x0B5A	0xB908    CBNZ	R0, L_ADC_Disable_Conversion46
;__Lib_ADC_MSP.c, 366 :: 		
0x0B5C	0x2001    MOVS	R0, #1
0x0B5E	0xE011    B	L_end_ADC_Disable_Conversion
L_ADC_Disable_Conversion46:
;__Lib_ADC_MSP.c, 368 :: 		
0x0B60	0xF7FFFDD2  BL	__Lib_ADC_MSP_ADCIsConversionRunning+0
0x0B64	0xB108    CBZ	R0, L_ADC_Disable_Conversion47
;__Lib_ADC_MSP.c, 369 :: 		
0x0B66	0x2002    MOVS	R0, #2
0x0B68	0xE00C    B	L_end_ADC_Disable_Conversion
L_ADC_Disable_Conversion47:
;__Lib_ADC_MSP.c, 372 :: 		
0x0B6A	0x4809    LDR	R0, [PC, #36]
0x0B6C	0x6801    LDR	R1, [R0, #0]
0x0B6E	0xF06F0002  MVN	R0, #2
0x0B72	0x4001    ANDS	R1, R0
0x0B74	0x4806    LDR	R0, [PC, #24]
0x0B76	0x6001    STR	R1, [R0, #0]
;__Lib_ADC_MSP.c, 375 :: 		
0x0B78	0xBF00    NOP
0x0B7A	0xBF00    NOP
0x0B7C	0xBF00    NOP
0x0B7E	0xBF00    NOP
0x0B80	0xBF00    NOP
;__Lib_ADC_MSP.c, 377 :: 		
0x0B82	0x2000    MOVS	R0, #0
;__Lib_ADC_MSP.c, 378 :: 		
L_end_ADC_Disable_Conversion:
0x0B84	0xF8DDE000  LDR	LR, [SP, #0]
0x0B88	0xB001    ADD	SP, SP, #4
0x0B8A	0x4770    BX	LR
0x0B8C	0x00104224  	ADC14_ADC14CTL0+0
0x0B90	0x20004001  	ADC14_ADC14CTL0+0
; end of _ADC_Disable_Conversion
_WordToHex:
;__Lib_Conversions.c, 17 :: 		
; output start address is: 4 (R1)
0x1A30	0xB082    SUB	SP, SP, #8
0x1A32	0xF8AD0004  STRH	R0, [SP, #4]
; output end address is: 4 (R1)
; output start address is: 4 (R1)
;__Lib_Conversions.c, 18 :: 		
0x1A36	0xAD01    ADD	R5, SP, #4
0x1A38	0x1C6A    ADDS	R2, R5, #1
0x1A3A	0x7812    LDRB	R2, [R2, #0]
0x1A3C	0x0913    LSRS	R3, R2, #4
0x1A3E	0xB2DB    UXTB	R3, R3
0x1A40	0x4A11    LDR	R2, [PC, #68]
0x1A42	0x18D2    ADDS	R2, R2, R3
0x1A44	0x7812    LDRB	R2, [R2, #0]
0x1A46	0x700A    STRB	R2, [R1, #0]
;__Lib_Conversions.c, 19 :: 		
0x1A48	0x1C4C    ADDS	R4, R1, #1
0x1A4A	0x1C6A    ADDS	R2, R5, #1
0x1A4C	0x7812    LDRB	R2, [R2, #0]
0x1A4E	0xF002030F  AND	R3, R2, #15
0x1A52	0xB2DB    UXTB	R3, R3
0x1A54	0x4A0C    LDR	R2, [PC, #48]
0x1A56	0x18D2    ADDS	R2, R2, R3
0x1A58	0x7812    LDRB	R2, [R2, #0]
0x1A5A	0x7022    STRB	R2, [R4, #0]
;__Lib_Conversions.c, 20 :: 		
0x1A5C	0x1C8C    ADDS	R4, R1, #2
0x1A5E	0x782A    LDRB	R2, [R5, #0]
0x1A60	0x0913    LSRS	R3, R2, #4
0x1A62	0xB2DB    UXTB	R3, R3
0x1A64	0x4A08    LDR	R2, [PC, #32]
0x1A66	0x18D2    ADDS	R2, R2, R3
0x1A68	0x7812    LDRB	R2, [R2, #0]
0x1A6A	0x7022    STRB	R2, [R4, #0]
;__Lib_Conversions.c, 21 :: 		
0x1A6C	0x1CCC    ADDS	R4, R1, #3
0x1A6E	0x782A    LDRB	R2, [R5, #0]
0x1A70	0xF002030F  AND	R3, R2, #15
0x1A74	0xB2DB    UXTB	R3, R3
0x1A76	0x4A04    LDR	R2, [PC, #16]
0x1A78	0x18D2    ADDS	R2, R2, R3
0x1A7A	0x7812    LDRB	R2, [R2, #0]
0x1A7C	0x7022    STRB	R2, [R4, #0]
;__Lib_Conversions.c, 22 :: 		
0x1A7E	0x1D0B    ADDS	R3, R1, #4
; output end address is: 4 (R1)
0x1A80	0x2200    MOVS	R2, #0
0x1A82	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 23 :: 		
L_end_WordToHex:
0x1A84	0xB002    ADD	SP, SP, #8
0x1A86	0x4770    BX	LR
0x1A88	0x242B0000  	__Lib_Conversions_Digits+0
; end of _WordToHex
__Lib_System_MSP432P_InitialSetUpRCCRCC2:
;__Lib_System_MSP432P.c, 344 :: 		
0x1F3C	0xB083    SUB	SP, SP, #12
0x1F3E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_MSP432P.c, 348 :: 		
; ulCSCTL0 start address is: 12 (R3)
0x1F42	0x4B37    LDR	R3, [PC, #220]
;__Lib_System_MSP432P.c, 349 :: 		
; ulCSCTL1 start address is: 16 (R4)
0x1F44	0x4C37    LDR	R4, [PC, #220]
;__Lib_System_MSP432P.c, 350 :: 		
; ulCSCTL2 start address is: 20 (R5)
0x1F46	0x4D38    LDR	R5, [PC, #224]
;__Lib_System_MSP432P.c, 351 :: 		
; ulWDTCTL start address is: 24 (R6)
0x1F48	0x4E38    LDR	R6, [PC, #224]
;__Lib_System_MSP432P.c, 352 :: 		
; ulFLCTL_BANK0_RDCTL start address is: 28 (R7)
0x1F4A	0x4F39    LDR	R7, [PC, #228]
;__Lib_System_MSP432P.c, 354 :: 		
; Fosc_kHz start address is: 0 (R0)
0x1F4C	0x4839    LDR	R0, [PC, #228]
; Fosc_kHz end address is: 0 (R0)
;__Lib_System_MSP432P.c, 356 :: 		
0x1F4E	0xF6452180  MOVW	R1, #23168
0x1F52	0x4839    LDR	R0, [PC, #228]
0x1F54	0x8001    STRH	R1, [R0, #0]
;__Lib_System_MSP432P.c, 359 :: 		
0x1F56	0xF0040007  AND	R0, R4, #7
0x1F5A	0x2805    CMP	R0, #5
0x1F5C	0xD004    BEQ	L___Lib_System_MSP432P_InitialSetUpRCCRCC269
0x1F5E	0xF0040070  AND	R0, R4, #112
0x1F62	0x2850    CMP	R0, #80
0x1F64	0xD000    BEQ	L___Lib_System_MSP432P_InitialSetUpRCCRCC268
0x1F66	0xE00B    B	L___Lib_System_MSP432P_InitialSetUpRCCRCC230
L___Lib_System_MSP432P_InitialSetUpRCCRCC269:
L___Lib_System_MSP432P_InitialSetUpRCCRCC268:
;__Lib_System_MSP432P.c, 360 :: 		
0x1F68	0x2201    MOVS	R2, #1
0x1F6A	0xB252    SXTB	R2, R2
0x1F6C	0x4833    LDR	R0, [PC, #204]
0x1F6E	0x8002    STRH	R2, [R0, #0]
;__Lib_System_MSP432P.c, 361 :: 		
0x1F70	0x2100    MOVS	R1, #0
0x1F72	0xB249    SXTB	R1, R1
0x1F74	0x4832    LDR	R0, [PC, #200]
0x1F76	0x8001    STRH	R1, [R0, #0]
;__Lib_System_MSP432P.c, 362 :: 		
0x1F78	0x4832    LDR	R0, [PC, #200]
0x1F7A	0x8002    STRH	R2, [R0, #0]
;__Lib_System_MSP432P.c, 363 :: 		
0x1F7C	0x4832    LDR	R0, [PC, #200]
0x1F7E	0x8001    STRH	R1, [R0, #0]
;__Lib_System_MSP432P.c, 364 :: 		
L___Lib_System_MSP432P_InitialSetUpRCCRCC230:
;__Lib_System_MSP432P.c, 366 :: 		
0x1F80	0x2180    MOVS	R1, #128
0x1F82	0x4832    LDR	R0, [PC, #200]
0x1F84	0x6001    STR	R1, [R0, #0]
; ulCSCTL0 end address is: 12 (R3)
; ulCSCTL1 end address is: 16 (R4)
; ulCSCTL2 end address is: 20 (R5)
; ulWDTCTL end address is: 24 (R6)
; ulFLCTL_BANK0_RDCTL end address is: 28 (R7)
0x1F86	0x9501    STR	R5, [SP, #4]
0x1F88	0x9602    STR	R6, [SP, #8]
0x1F8A	0x461E    MOV	R6, R3
0x1F8C	0x4625    MOV	R5, R4
0x1F8E	0x463A    MOV	R2, R7
0x1F90	0x9B02    LDR	R3, [SP, #8]
0x1F92	0x9C01    LDR	R4, [SP, #4]
;__Lib_System_MSP432P.c, 369 :: 		
L___Lib_System_MSP432P_InitialSetUpRCCRCC231:
; ulFLCTL_BANK0_RDCTL start address is: 8 (R2)
; ulWDTCTL start address is: 12 (R3)
; ulCSCTL2 start address is: 16 (R4)
; ulCSCTL1 start address is: 20 (R5)
; ulCSCTL0 start address is: 24 (R6)
0x1F94	0x482E    LDR	R0, [PC, #184]
0x1F96	0x6800    LDR	R0, [R0, #0]
0x1F98	0xF4007080  AND	R0, R0, #256
0x1F9C	0xB100    CBZ	R0, L___Lib_System_MSP432P_InitialSetUpRCCRCC232
0x1F9E	0xE7F9    B	L___Lib_System_MSP432P_InitialSetUpRCCRCC231
L___Lib_System_MSP432P_InitialSetUpRCCRCC232:
;__Lib_System_MSP432P.c, 370 :: 		
0x1FA0	0x492C    LDR	R1, [PC, #176]
0x1FA2	0x482D    LDR	R0, [PC, #180]
0x1FA4	0x6001    STR	R1, [R0, #0]
; ulFLCTL_BANK0_RDCTL end address is: 8 (R2)
; ulWDTCTL end address is: 12 (R3)
; ulCSCTL1 end address is: 20 (R5)
; ulCSCTL0 end address is: 24 (R6)
; ulCSCTL2 end address is: 16 (R4)
0x1FA6	0x9501    STR	R5, [SP, #4]
0x1FA8	0x4611    MOV	R1, R2
0x1FAA	0x4632    MOV	R2, R6
0x1FAC	0x461D    MOV	R5, R3
0x1FAE	0x9B01    LDR	R3, [SP, #4]
;__Lib_System_MSP432P.c, 371 :: 		
L___Lib_System_MSP432P_InitialSetUpRCCRCC233:
; ulCSCTL0 start address is: 8 (R2)
; ulCSCTL1 start address is: 12 (R3)
; ulCSCTL2 start address is: 16 (R4)
; ulWDTCTL start address is: 20 (R5)
; ulFLCTL_BANK0_RDCTL start address is: 4 (R1)
0x1FB0	0x4827    LDR	R0, [PC, #156]
0x1FB2	0x6800    LDR	R0, [R0, #0]
0x1FB4	0xF4007080  AND	R0, R0, #256
0x1FB8	0xB100    CBZ	R0, L___Lib_System_MSP432P_InitialSetUpRCCRCC234
0x1FBA	0xE7F9    B	L___Lib_System_MSP432P_InitialSetUpRCCRCC233
L___Lib_System_MSP432P_InitialSetUpRCCRCC234:
;__Lib_System_MSP432P.c, 373 :: 		
0x1FBC	0x4827    LDR	R0, [PC, #156]
0x1FBE	0x6001    STR	R1, [R0, #0]
;__Lib_System_MSP432P.c, 374 :: 		
0x1FC0	0x4827    LDR	R0, [PC, #156]
0x1FC2	0x6001    STR	R1, [R0, #0]
; ulFLCTL_BANK0_RDCTL end address is: 4 (R1)
;__Lib_System_MSP432P.c, 376 :: 		
0x1FC4	0x4927    LDR	R1, [PC, #156]
0x1FC6	0x4828    LDR	R0, [PC, #160]
0x1FC8	0x6001    STR	R1, [R0, #0]
;__Lib_System_MSP432P.c, 377 :: 		
0x1FCA	0x4828    LDR	R0, [PC, #160]
0x1FCC	0x6002    STR	R2, [R0, #0]
; ulCSCTL0 end address is: 8 (R2)
;__Lib_System_MSP432P.c, 378 :: 		
0x1FCE	0x4828    LDR	R0, [PC, #160]
0x1FD0	0x6003    STR	R3, [R0, #0]
; ulCSCTL1 end address is: 12 (R3)
;__Lib_System_MSP432P.c, 381 :: 		
0x1FD2	0x0D20    LSRS	R0, R4, #20
0x1FD4	0xF0000007  AND	R0, R0, #7
0x1FD8	0xB928    CBNZ	R0, L___Lib_System_MSP432P_InitialSetUpRCCRCC235
;__Lib_System_MSP432P.c, 382 :: 		
0x1FDA	0xF0440103  ORR	R1, R4, #3
; ulCSCTL2 end address is: 16 (R4)
0x1FDE	0x4825    LDR	R0, [PC, #148]
0x1FE0	0x6001    STR	R1, [R0, #0]
;__Lib_System_MSP432P.c, 383 :: 		
0x1FE2	0x462A    MOV	R2, R5
0x1FE4	0xE010    B	L___Lib_System_MSP432P_InitialSetUpRCCRCC236
L___Lib_System_MSP432P_InitialSetUpRCCRCC235:
;__Lib_System_MSP432P.c, 384 :: 		
; ulCSCTL2 start address is: 16 (R4)
0x1FE6	0xF4443080  ORR	R0, R4, #65536
; ulCSCTL2 end address is: 16 (R4)
0x1FEA	0xF0400103  ORR	R1, R0, #3
0x1FEE	0x4821    LDR	R0, [PC, #132]
0x1FF0	0x6001    STR	R1, [R0, #0]
; ulWDTCTL end address is: 20 (R5)
0x1FF2	0x462A    MOV	R2, R5
;__Lib_System_MSP432P.c, 386 :: 		
L___Lib_System_MSP432P_InitialSetUpRCCRCC237:
; ulWDTCTL start address is: 8 (R2)
0x1FF4	0x4820    LDR	R0, [PC, #128]
0x1FF6	0x6800    LDR	R0, [R0, #0]
0x1FF8	0xB130    CBZ	R0, L___Lib_System_MSP432P_InitialSetUpRCCRCC238
;__Lib_System_MSP432P.c, 387 :: 		
0x1FFA	0xF7FFFEC9  BL	_Delay_1us+0
;__Lib_System_MSP432P.c, 388 :: 		
0x1FFE	0x2101    MOVS	R1, #1
0x2000	0xB249    SXTB	R1, R1
0x2002	0x481E    LDR	R0, [PC, #120]
0x2004	0x6001    STR	R1, [R0, #0]
;__Lib_System_MSP432P.c, 389 :: 		
0x2006	0xE7F5    B	L___Lib_System_MSP432P_InitialSetUpRCCRCC237
L___Lib_System_MSP432P_InitialSetUpRCCRCC238:
;__Lib_System_MSP432P.c, 390 :: 		
L___Lib_System_MSP432P_InitialSetUpRCCRCC236:
; ulWDTCTL end address is: 8 (R2)
;__Lib_System_MSP432P.c, 393 :: 		
; ulWDTCTL start address is: 8 (R2)
0x2008	0x2100    MOVS	R1, #0
0x200A	0x4817    LDR	R0, [PC, #92]
0x200C	0x6001    STR	R1, [R0, #0]
;__Lib_System_MSP432P.c, 396 :: 		
0x200E	0xF44241B4  ORR	R1, R2, #23040
; ulWDTCTL end address is: 8 (R2)
0x2012	0x4809    LDR	R0, [PC, #36]
0x2014	0x8001    STRH	R1, [R0, #0]
;__Lib_System_MSP432P.c, 397 :: 		
L_end_InitialSetUpRCCRCC2:
0x2016	0xF8DDE000  LDR	LR, [SP, #0]
0x201A	0xB003    ADD	SP, SP, #12
0x201C	0x4770    BX	LR
0x201E	0xBF00    NOP
0x2020	0x00000005  	#327680
0x2024	0x00330000  	#51
0x2028	0x00030001  	#65539
0x202C	0x00840000  	#132
0x2030	0x10000000  	#4096
0x2034	0xBB800000  	#48000
0x2038	0x480C4000  	WDT_A_WDTCTL+0
0x203C	0xA54C4209  	DIO_PJSEL0+0
0x2040	0xA58C4209  	DIO_PJSEL1+0
0x2044	0xA5484209  	DIO_PJSEL0+0
0x2048	0xA5884209  	DIO_PJSEL1+0
0x204C	0x3014E004  	SYSCTL_SYS_SRAM_BANKEN+0
0x2050	0x00044001  	PCM_PCMCTL1+0
0x2054	0x0001695A  	#1767505921
0x2058	0x00004001  	PCM_PCMCTL0+0
0x205C	0x10104001  	FLCTL_FLCTL_BANK0_RDCTL+0
0x2060	0x10144001  	FLCTL_FLCTL_BANK1_RDCTL+0
0x2064	0x695A0000  	#26970
0x2068	0x04004001  	CS_CSKEY+0
0x206C	0x04044001  	CS_CSCTL0+0
0x2070	0x04084001  	CS_CSCTL1+0
0x2074	0x040C4001  	CS_CSCTL2+0
0x2078	0x89044220  	CS_CSIFGbits+0
0x207C	0x8A044220  	CS_CSCLRIFGbits+0
; end of __Lib_System_MSP432P_InitialSetUpRCCRCC2
_Delay_1us:
;__Lib_Delays_MSP432.c, 13 :: 		void Delay_1us() {
;__Lib_Delays_MSP432.c, 14 :: 		Delay_us(1);
0x1D90	0xF2400709  MOVW	R7, #9
0x1D94	0xF2C00700  MOVT	R7, #0
0x1D98	0xBF00    NOP
0x1D9A	0xBF00    NOP
L_Delay_1us0:
0x1D9C	0x1E7F    SUBS	R7, R7, #1
0x1D9E	0xD1FD    BNE	L_Delay_1us0
0x1DA0	0xBF00    NOP
0x1DA2	0xBF00    NOP
0x1DA4	0xBF00    NOP
;__Lib_Delays_MSP432.c, 15 :: 		}
L_end_Delay_1us:
0x1DA6	0x4770    BX	LR
; end of _Delay_1us
__Lib_System_MSP432P_InitialSetUpFosc:
;__Lib_System_MSP432P.c, 335 :: 		
0x1F04	0xB081    SUB	SP, SP, #4
;__Lib_System_MSP432P.c, 336 :: 		
0x1F06	0x4902    LDR	R1, [PC, #8]
0x1F08	0x4802    LDR	R0, [PC, #8]
0x1F0A	0x6001    STR	R1, [R0, #0]
;__Lib_System_MSP432P.c, 337 :: 		
L_end_InitialSetUpFosc:
0x1F0C	0xB001    ADD	SP, SP, #4
0x1F0E	0x4770    BX	LR
0x1F10	0xBB800000  	#48000
0x1F14	0x00A82000  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_MSP432P_InitialSetUpFosc
___GenExcept:
;__Lib_System_MSP432P.c, 303 :: 		
0x1ED0	0xB081    SUB	SP, SP, #4
;__Lib_System_MSP432P.c, 304 :: 		
L___GenExcept24:
;__Lib_System_MSP432P.c, 305 :: 		
0x1ED2	0xE7FE    B	L___GenExcept24
;__Lib_System_MSP432P.c, 306 :: 		
L_end___GenExcept:
0x1ED4	0xB001    ADD	SP, SP, #4
0x1ED6	0x4770    BX	LR
; end of ___GenExcept
___EnableFPU:
;__Lib_System_MSP432P.c, 107 :: 		
0x1ED8	0xB081    SUB	SP, SP, #4
;__Lib_System_MSP432P.c, 110 :: 		
0x1EDA	0xF64E5088  MOVW	R0, #60808
;__Lib_System_MSP432P.c, 111 :: 		
0x1EDE	0xF2CE0000  MOVT	R0, #57344
;__Lib_System_MSP432P.c, 113 :: 		
0x1EE2	0x6801    LDR	R1, [R0, #0]
;__Lib_System_MSP432P.c, 115 :: 		
0x1EE4	0xF4410170  ORR	R1, R1, #15728640
;__Lib_System_MSP432P.c, 117 :: 		
0x1EE8	0x6001    STR	R1, [R0, #0]
;__Lib_System_MSP432P.c, 119 :: 		
0x1EEA	0xBF00    NOP
;__Lib_System_MSP432P.c, 120 :: 		
0x1EEC	0xBF00    NOP
;__Lib_System_MSP432P.c, 121 :: 		
0x1EEE	0xBF00    NOP
;__Lib_System_MSP432P.c, 122 :: 		
0x1EF0	0xBF00    NOP
;__Lib_System_MSP432P.c, 124 :: 		
0x1EF2	0xEEF10A10  VMRS	R0, FPSCR
;__Lib_System_MSP432P.c, 125 :: 		
0x1EF6	0xF4400040  ORR	R0, R0, #12582912
;__Lib_System_MSP432P.c, 126 :: 		
0x1EFA	0xEEE10A10  VMSR	FPSCR, R0
;__Lib_System_MSP432P.c, 127 :: 		
L_end___EnableFPU:
0x1EFE	0xB001    ADD	SP, SP, #4
0x1F00	0x4770    BX	LR
; end of ___EnableFPU
0x243C	0xB500    PUSH	(R14)
0x243E	0xF8DFB024  LDR	R11, [PC, #36]
0x2442	0xF8DFA024  LDR	R10, [PC, #36]
0x2446	0xF8DFC024  LDR	R12, [PC, #36]
0x244A	0xF7FFFC97  BL	7548
0x244E	0xF8DFB020  LDR	R11, [PC, #32]
0x2452	0xF8DFA020  LDR	R10, [PC, #32]
0x2456	0xF8DFC020  LDR	R12, [PC, #32]
0x245A	0xF7FFFC8F  BL	7548
0x245E	0xBD00    POP	(R15)
0x2460	0x4770    BX	LR
0x2462	0xBF00    NOP
0x2464	0x00002000  	#536870912
0x2468	0x00272000  	#536870951
0x246C	0x24040000  	#9220
0x2470	0x00282000  	#536870952
0x2474	0x00302000  	#536870960
0x2478	0x19A80000  	#6568
0x24D8	0xB500    PUSH	(R14)
0x24DA	0xF8DFB010  LDR	R11, [PC, #16]
0x24DE	0xF8DFA010  LDR	R10, [PC, #16]
0x24E2	0xF7FFFC61  BL	7592
0x24E6	0xBD00    POP	(R15)
0x24E8	0x4770    BX	LR
0x24EA	0xBF00    NOP
0x24EC	0x00002000  	#536870912
0x24F0	0x00C42000  	#536871108
;__Lib_System_MSP432P.c,0 :: ?ICS__Lib_System_MSP432P_CS_VLOCLK_FREQUENCY [4]
0x19A8	0x00002710 ;?ICS__Lib_System_MSP432P_CS_VLOCLK_FREQUENCY+0
; end of ?ICS__Lib_System_MSP432P_CS_VLOCLK_FREQUENCY
;__Lib_System_MSP432P.c,0 :: ?ICS__Lib_System_MSP432P_CS_MODCLK_FREQUENCY [4]
0x19AC	0x016E3600 ;?ICS__Lib_System_MSP432P_CS_MODCLK_FREQUENCY+0
; end of ?ICS__Lib_System_MSP432P_CS_MODCLK_FREQUENCY
;__Lib_GPIO_MSP_Defs.c,133 :: __GPIO_MODULE_UARTA0_A23 [220]
0x2080	0x40004C00 ;__GPIO_MODULE_UARTA0_A23+0
0x2084	0x05050004 ;__GPIO_MODULE_UARTA0_A23+4
0x2088	0x00000000 ;__GPIO_MODULE_UARTA0_A23+8
0x208C	0x40004C00 ;__GPIO_MODULE_UARTA0_A23+12
0x2090	0x05050008 ;__GPIO_MODULE_UARTA0_A23+16
0x2094	0x00000000 ;__GPIO_MODULE_UARTA0_A23+20
0x2098	0x00000000 ;__GPIO_MODULE_UARTA0_A23+24
0x209C	0x00000000 ;__GPIO_MODULE_UARTA0_A23+28
0x20A0	0x00000000 ;__GPIO_MODULE_UARTA0_A23+32
0x20A4	0x00000000 ;__GPIO_MODULE_UARTA0_A23+36
0x20A8	0x00000000 ;__GPIO_MODULE_UARTA0_A23+40
0x20AC	0x00000000 ;__GPIO_MODULE_UARTA0_A23+44
0x20B0	0x00000000 ;__GPIO_MODULE_UARTA0_A23+48
0x20B4	0x00000000 ;__GPIO_MODULE_UARTA0_A23+52
0x20B8	0x00000000 ;__GPIO_MODULE_UARTA0_A23+56
0x20BC	0x00000000 ;__GPIO_MODULE_UARTA0_A23+60
0x20C0	0x00000000 ;__GPIO_MODULE_UARTA0_A23+64
0x20C4	0x00000000 ;__GPIO_MODULE_UARTA0_A23+68
0x20C8	0x00000000 ;__GPIO_MODULE_UARTA0_A23+72
0x20CC	0x00000000 ;__GPIO_MODULE_UARTA0_A23+76
0x20D0	0x00000000 ;__GPIO_MODULE_UARTA0_A23+80
0x20D4	0x00000000 ;__GPIO_MODULE_UARTA0_A23+84
0x20D8	0x00000000 ;__GPIO_MODULE_UARTA0_A23+88
0x20DC	0x00000000 ;__GPIO_MODULE_UARTA0_A23+92
0x20E0	0x00000000 ;__GPIO_MODULE_UARTA0_A23+96
0x20E4	0x00000000 ;__GPIO_MODULE_UARTA0_A23+100
0x20E8	0x00000000 ;__GPIO_MODULE_UARTA0_A23+104
0x20EC	0x00000000 ;__GPIO_MODULE_UARTA0_A23+108
0x20F0	0x00000000 ;__GPIO_MODULE_UARTA0_A23+112
0x20F4	0x00000000 ;__GPIO_MODULE_UARTA0_A23+116
0x20F8	0x00000000 ;__GPIO_MODULE_UARTA0_A23+120
0x20FC	0x00000000 ;__GPIO_MODULE_UARTA0_A23+124
0x2100	0x00000000 ;__GPIO_MODULE_UARTA0_A23+128
0x2104	0x00000000 ;__GPIO_MODULE_UARTA0_A23+132
0x2108	0x00000000 ;__GPIO_MODULE_UARTA0_A23+136
0x210C	0x00000000 ;__GPIO_MODULE_UARTA0_A23+140
0x2110	0x00000000 ;__GPIO_MODULE_UARTA0_A23+144
0x2114	0x00000000 ;__GPIO_MODULE_UARTA0_A23+148
0x2118	0x00000000 ;__GPIO_MODULE_UARTA0_A23+152
0x211C	0x00000000 ;__GPIO_MODULE_UARTA0_A23+156
0x2120	0x00000000 ;__GPIO_MODULE_UARTA0_A23+160
0x2124	0x00000000 ;__GPIO_MODULE_UARTA0_A23+164
0x2128	0x00000000 ;__GPIO_MODULE_UARTA0_A23+168
0x212C	0x00000000 ;__GPIO_MODULE_UARTA0_A23+172
0x2130	0x00000000 ;__GPIO_MODULE_UARTA0_A23+176
0x2134	0x00000000 ;__GPIO_MODULE_UARTA0_A23+180
0x2138	0x00000000 ;__GPIO_MODULE_UARTA0_A23+184
0x213C	0x00000000 ;__GPIO_MODULE_UARTA0_A23+188
0x2140	0x00000000 ;__GPIO_MODULE_UARTA0_A23+192
0x2144	0x00000000 ;__GPIO_MODULE_UARTA0_A23+196
0x2148	0x00000000 ;__GPIO_MODULE_UARTA0_A23+200
0x214C	0x00000000 ;__GPIO_MODULE_UARTA0_A23+204
0x2150	0x00000000 ;__GPIO_MODULE_UARTA0_A23+208
0x2154	0x00000000 ;__GPIO_MODULE_UARTA0_A23+212
0x2158	0x00000002 ;__GPIO_MODULE_UARTA0_A23+216
; end of __GPIO_MODULE_UARTA0_A23
;__Lib_GPIO_MSP_Defs.c,135 :: __GPIO_MODULE_UARTA2_B23 [220]
0x215C	0x40004C20 ;__GPIO_MODULE_UARTA2_B23+0
0x2160	0x05050004 ;__GPIO_MODULE_UARTA2_B23+4
0x2164	0x00000000 ;__GPIO_MODULE_UARTA2_B23+8
0x2168	0x40004C20 ;__GPIO_MODULE_UARTA2_B23+12
0x216C	0x05050008 ;__GPIO_MODULE_UARTA2_B23+16
0x2170	0x00000000 ;__GPIO_MODULE_UARTA2_B23+20
0x2174	0x00000000 ;__GPIO_MODULE_UARTA2_B23+24
0x2178	0x00000000 ;__GPIO_MODULE_UARTA2_B23+28
0x217C	0x00000000 ;__GPIO_MODULE_UARTA2_B23+32
0x2180	0x00000000 ;__GPIO_MODULE_UARTA2_B23+36
0x2184	0x00000000 ;__GPIO_MODULE_UARTA2_B23+40
0x2188	0x00000000 ;__GPIO_MODULE_UARTA2_B23+44
0x218C	0x00000000 ;__GPIO_MODULE_UARTA2_B23+48
0x2190	0x00000000 ;__GPIO_MODULE_UARTA2_B23+52
0x2194	0x00000000 ;__GPIO_MODULE_UARTA2_B23+56
0x2198	0x00000000 ;__GPIO_MODULE_UARTA2_B23+60
0x219C	0x00000000 ;__GPIO_MODULE_UARTA2_B23+64
0x21A0	0x00000000 ;__GPIO_MODULE_UARTA2_B23+68
0x21A4	0x00000000 ;__GPIO_MODULE_UARTA2_B23+72
0x21A8	0x00000000 ;__GPIO_MODULE_UARTA2_B23+76
0x21AC	0x00000000 ;__GPIO_MODULE_UARTA2_B23+80
0x21B0	0x00000000 ;__GPIO_MODULE_UARTA2_B23+84
0x21B4	0x00000000 ;__GPIO_MODULE_UARTA2_B23+88
0x21B8	0x00000000 ;__GPIO_MODULE_UARTA2_B23+92
0x21BC	0x00000000 ;__GPIO_MODULE_UARTA2_B23+96
0x21C0	0x00000000 ;__GPIO_MODULE_UARTA2_B23+100
0x21C4	0x00000000 ;__GPIO_MODULE_UARTA2_B23+104
0x21C8	0x00000000 ;__GPIO_MODULE_UARTA2_B23+108
0x21CC	0x00000000 ;__GPIO_MODULE_UARTA2_B23+112
0x21D0	0x00000000 ;__GPIO_MODULE_UARTA2_B23+116
0x21D4	0x00000000 ;__GPIO_MODULE_UARTA2_B23+120
0x21D8	0x00000000 ;__GPIO_MODULE_UARTA2_B23+124
0x21DC	0x00000000 ;__GPIO_MODULE_UARTA2_B23+128
0x21E0	0x00000000 ;__GPIO_MODULE_UARTA2_B23+132
0x21E4	0x00000000 ;__GPIO_MODULE_UARTA2_B23+136
0x21E8	0x00000000 ;__GPIO_MODULE_UARTA2_B23+140
0x21EC	0x00000000 ;__GPIO_MODULE_UARTA2_B23+144
0x21F0	0x00000000 ;__GPIO_MODULE_UARTA2_B23+148
0x21F4	0x00000000 ;__GPIO_MODULE_UARTA2_B23+152
0x21F8	0x00000000 ;__GPIO_MODULE_UARTA2_B23+156
0x21FC	0x00000000 ;__GPIO_MODULE_UARTA2_B23+160
0x2200	0x00000000 ;__GPIO_MODULE_UARTA2_B23+164
0x2204	0x00000000 ;__GPIO_MODULE_UARTA2_B23+168
0x2208	0x00000000 ;__GPIO_MODULE_UARTA2_B23+172
0x220C	0x00000000 ;__GPIO_MODULE_UARTA2_B23+176
0x2210	0x00000000 ;__GPIO_MODULE_UARTA2_B23+180
0x2214	0x00000000 ;__GPIO_MODULE_UARTA2_B23+184
0x2218	0x00000000 ;__GPIO_MODULE_UARTA2_B23+188
0x221C	0x00000000 ;__GPIO_MODULE_UARTA2_B23+192
0x2220	0x00000000 ;__GPIO_MODULE_UARTA2_B23+196
0x2224	0x00000000 ;__GPIO_MODULE_UARTA2_B23+200
0x2228	0x00000000 ;__GPIO_MODULE_UARTA2_B23+204
0x222C	0x00000000 ;__GPIO_MODULE_UARTA2_B23+208
0x2230	0x00000000 ;__GPIO_MODULE_UARTA2_B23+212
0x2234	0x00000002 ;__GPIO_MODULE_UARTA2_B23+216
; end of __GPIO_MODULE_UARTA2_B23
;__Lib_GPIO_MSP_Defs.c,134 :: __GPIO_MODULE_UARTA1_A1011 [220]
0x2238	0x40004C00 ;__GPIO_MODULE_UARTA1_A1011+0
0x223C	0x05050400 ;__GPIO_MODULE_UARTA1_A1011+4
0x2240	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+8
0x2244	0x40004C00 ;__GPIO_MODULE_UARTA1_A1011+12
0x2248	0x05050800 ;__GPIO_MODULE_UARTA1_A1011+16
0x224C	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+20
0x2250	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+24
0x2254	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+28
0x2258	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+32
0x225C	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+36
0x2260	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+40
0x2264	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+44
0x2268	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+48
0x226C	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+52
0x2270	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+56
0x2274	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+60
0x2278	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+64
0x227C	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+68
0x2280	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+72
0x2284	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+76
0x2288	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+80
0x228C	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+84
0x2290	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+88
0x2294	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+92
0x2298	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+96
0x229C	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+100
0x22A0	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+104
0x22A4	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+108
0x22A8	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+112
0x22AC	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+116
0x22B0	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+120
0x22B4	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+124
0x22B8	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+128
0x22BC	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+132
0x22C0	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+136
0x22C4	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+140
0x22C8	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+144
0x22CC	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+148
0x22D0	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+152
0x22D4	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+156
0x22D8	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+160
0x22DC	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+164
0x22E0	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+168
0x22E4	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+172
0x22E8	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+176
0x22EC	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+180
0x22F0	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+184
0x22F4	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+188
0x22F8	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+192
0x22FC	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+196
0x2300	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+200
0x2304	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+204
0x2308	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+208
0x230C	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+212
0x2310	0x00000002 ;__GPIO_MODULE_UARTA1_A1011+216
; end of __GPIO_MODULE_UARTA1_A1011
;clicker_2_MSP432.c,47 :: __MIKROBUS1_GPIO [96]
0x2314	0x000010FD ;__MIKROBUS1_GPIO+0
0x2318	0x000010F1 ;__MIKROBUS1_GPIO+4
0x231C	0x000010E5 ;__MIKROBUS1_GPIO+8
0x2320	0x000018B5 ;__MIKROBUS1_GPIO+12
0x2324	0x00001939 ;__MIKROBUS1_GPIO+16
0x2328	0x0000192D ;__MIKROBUS1_GPIO+20
0x232C	0x00001921 ;__MIKROBUS1_GPIO+24
0x2330	0x00001945 ;__MIKROBUS1_GPIO+28
0x2334	0x0000195D ;__MIKROBUS1_GPIO+32
0x2338	0x000018E5 ;__MIKROBUS1_GPIO+36
0x233C	0x000018C1 ;__MIKROBUS1_GPIO+40
0x2340	0x000018CD ;__MIKROBUS1_GPIO+44
0x2344	0xFFFFFFFF ;__MIKROBUS1_GPIO+48
0x2348	0xFFFFFFFF ;__MIKROBUS1_GPIO+52
0x234C	0xFFFFFFFF ;__MIKROBUS1_GPIO+56
0x2350	0xFFFFFFFF ;__MIKROBUS1_GPIO+60
0x2354	0xFFFFFFFF ;__MIKROBUS1_GPIO+64
0x2358	0xFFFFFFFF ;__MIKROBUS1_GPIO+68
0x235C	0xFFFFFFFF ;__MIKROBUS1_GPIO+72
0x2360	0xFFFFFFFF ;__MIKROBUS1_GPIO+76
0x2364	0xFFFFFFFF ;__MIKROBUS1_GPIO+80
0x2368	0xFFFFFFFF ;__MIKROBUS1_GPIO+84
0x236C	0xFFFFFFFF ;__MIKROBUS1_GPIO+88
0x2370	0xFFFFFFFF ;__MIKROBUS1_GPIO+92
; end of __MIKROBUS1_GPIO
;__Lib_UART_MSP.c,44 :: __Lib_UART_MSP__UART_UCBRSx_TABLE [72]
0x2374	0x00010000 ;__Lib_UART_MSP__UART_UCBRSx_TABLE+0
0x2378	0x00040002 ;__Lib_UART_MSP__UART_UCBRSx_TABLE+4
0x237C	0x00100008 ;__Lib_UART_MSP__UART_UCBRSx_TABLE+8
0x2380	0x00110020 ;__Lib_UART_MSP__UART_UCBRSx_TABLE+12
0x2384	0x00220021 ;__Lib_UART_MSP__UART_UCBRSx_TABLE+16
0x2388	0x00250044 ;__Lib_UART_MSP__UART_UCBRSx_TABLE+20
0x238C	0x004A0049 ;__Lib_UART_MSP__UART_UCBRSx_TABLE+24
0x2390	0x00920052 ;__Lib_UART_MSP__UART_UCBRSx_TABLE+28
0x2394	0x00550053 ;__Lib_UART_MSP__UART_UCBRSx_TABLE+32
0x2398	0x006B00AA ;__Lib_UART_MSP__UART_UCBRSx_TABLE+36
0x239C	0x00B500AD ;__Lib_UART_MSP__UART_UCBRSx_TABLE+40
0x23A0	0x00D600B6 ;__Lib_UART_MSP__UART_UCBRSx_TABLE+44
0x23A4	0x00BB00B7 ;__Lib_UART_MSP__UART_UCBRSx_TABLE+48
0x23A8	0x00ED00DD ;__Lib_UART_MSP__UART_UCBRSx_TABLE+52
0x23AC	0x00BF00EE ;__Lib_UART_MSP__UART_UCBRSx_TABLE+56
0x23B0	0x00EF00DF ;__Lib_UART_MSP__UART_UCBRSx_TABLE+60
0x23B4	0x00FB00F7 ;__Lib_UART_MSP__UART_UCBRSx_TABLE+64
0x23B8	0x00FE00FD ;__Lib_UART_MSP__UART_UCBRSx_TABLE+68
; end of __Lib_UART_MSP__UART_UCBRSx_TABLE
;__Lib_UART_MSP.c,49 :: __Lib_UART_MSP__UART_UCBRSx_FRACTIONAL_TABLE [72]
0x23BC	0x02110000 ;__Lib_UART_MSP__UART_UCBRSx_FRACTIONAL_TABLE+0
0x23C0	0x034302CB ;__Lib_UART_MSP__UART_UCBRSx_FRACTIONAL_TABLE+4
0x23C4	0x04E403E9 ;__Lib_UART_MSP__UART_UCBRSx_FRACTIONAL_TABLE+8
0x23C8	0x06860596 ;__Lib_UART_MSP__UART_UCBRSx_FRACTIONAL_TABLE+12
0x23CC	0x08B00863 ;__Lib_UART_MSP__UART_UCBRSx_FRACTIONAL_TABLE+16
0x23D0	0x0BB809C7 ;__Lib_UART_MSP__UART_UCBRSx_FRACTIONAL_TABLE+20
0x23D4	0x0DF70D07 ;__Lib_UART_MSP__UART_UCBRSx_FRACTIONAL_TABLE+24
0x23D8	0x0FA30EA9 ;__Lib_UART_MSP__UART_UCBRSx_FRACTIONAL_TABLE+28
0x23DC	0x111A10BE ;__Lib_UART_MSP__UART_UCBRSx_FRACTIONAL_TABLE+32
0x23E0	0x1653138A ;__Lib_UART_MSP__UART_UCBRSx_FRACTIONAL_TABLE+36
0x23E4	0x186E1773 ;__Lib_UART_MSP__UART_UCBRSx_FRACTIONAL_TABLE+40
0x23E8	0x1A0B1920 ;__Lib_UART_MSP__UART_UCBRSx_FRACTIONAL_TABLE+44
0x23EC	0x1BEB1B59 ;__Lib_UART_MSP__UART_UCBRSx_FRACTIONAL_TABLE+48
0x23F0	0x1EB51D4F ;__Lib_UART_MSP__UART_UCBRSx_FRACTIONAL_TABLE+52
0x23F4	0x208D1F44 ;__Lib_UART_MSP__UART_UCBRSx_FRACTIONAL_TABLE+56
0x23F8	0x217C2110 ;__Lib_UART_MSP__UART_UCBRSx_FRACTIONAL_TABLE+60
0x23FC	0x232C222F ;__Lib_UART_MSP__UART_UCBRSx_FRACTIONAL_TABLE+64
0x2400	0x244823D2 ;__Lib_UART_MSP__UART_UCBRSx_FRACTIONAL_TABLE+68
; end of __Lib_UART_MSP__UART_UCBRSx_FRACTIONAL_TABLE
;,0 :: _initBlock_8 [55]
; Containing: ?ICS?lstr2_Click_Slider2_MSP [19]
;             ?ICS?lstr1_Click_Slider2_MSP [20]
;             Digits [16]
0x2404	0x696C5320 ;_initBlock_8+0 : ?ICS?lstr2_Click_Slider2_MSP at 0x2404
0x2408	0x20726564 ;_initBlock_8+4
0x240C	0x756C6176 ;_initBlock_8+8
0x2410	0x203A2065 ;_initBlock_8+12
0x2414	0x2D007830 ;_initBlock_8+16 : ?ICS?lstr1_Click_Slider2_MSP at 0x2417
0x2418	0x53202D2D ;_initBlock_8+20
0x241C	0x65747379 ;_initBlock_8+24
0x2420	0x6E49206D ;_initBlock_8+28
0x2424	0x2D207469 ;_initBlock_8+32
0x2428	0x30002D2D ;_initBlock_8+36 : Digits at 0x242B
0x242C	0x34333231 ;_initBlock_8+40
0x2430	0x38373635 ;_initBlock_8+44
0x2434	0x43424139 ;_initBlock_8+48
0x2438	0x464544 ;_initBlock_8+52
; end of _initBlock_8
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0100      [44]    __Lib_System_MSP432P_CS_ClearInterruptFlag
0x012C      [16]    __Lib_System_MSP432P_CS_GetDividerValue
0x013C     [124]    __Lib_System_MSP432P_CS_getDCOFrequency
0x01B8     [308]    __Lib_System_MSP432P_CS_ComputeClockFrequency
0x02EC     [176]    _CS_GetClocksFrequency
0x039C      [56]    __Lib_UART_MSP_UARTx_GetFreq
0x03D4     [176]    __Lib_UART_MSP__modf
0x0484      [28]    __Lib_UART_MSP_UARTx_SetSB
0x04A0      [32]    __Lib_UART_MSP_UARTx_SetStopBits
0x04C0      [14]    __Lib_UART_MSP_UARTx_Disable
0x04D0      [24]    __Lib_UART_MSP_UARTx_SetClockSource
0x04E8      [74]    __Lib_UART_MSP_UARTx_SetParity
0x0534     [352]    __Lib_UART_MSP_UARTx_SetBaudRate
0x0694      [18]    __Lib_UART_MSP_UARTx_Enable
0x06A8      [34]    __Lib_UART_MSP_UARTx_SetMode
0x06CC      [32]    __Lib_UART_MSP_UARTx_SetDataLength
0x06EC      [28]    __Lib_GPIO_MSP_GPIO_PMAP_Unlock
0x0708      [20]    __Lib_ADC_MSP_ADCIsConversionRunning
0x071C      [20]    __Lib_ADC_MSP_GetCtlReg
0x0730     [628]    _GPIO_Config
0x09A4      [38]    __Lib_UART_MSP_UARTx_Write
0x09CC     [148]    _GPIO_Alternate_Function_Enable
0x0A60      [98]    __Lib_UART_MSP_UARTx_Init
0x0AC4      [96]    _UART1_Init
0x0B24      [44]    _ADC_Start_Conversion
0x0B50      [68]    _ADC_Disable_Conversion
0x0B94      [28]    _UART2_Write
0x0BB0      [28]    _UART1_Write
0x0BCC      [28]    _UART0_Write
0x0BE8      [96]    _UART0_Init
0x0C48      [28]    _UART3_Write
0x0C64      [58]    _GPIO_Digital_Input
0x0CA0      [58]    _GPIO_Digital_Output
0x0CDC      [96]    _UART2_Init
0x0D3C     [104]    _ADC_Configure_Single_Sample_Mode
0x0DA4      [56]    _ADC_Enable_Conversion
0x0DDC      [64]    _ADC_Enable_Sample_Timer
0x0E1C      [92]    _ADC_Configure_Conversion_Memory
0x0E78      [12]    clicker_2_MSP432__setMOSI_3
0x0E84      [12]    clicker_2_MSP432__setMISO_3
0x0E90      [12]    clicker_2_MSP432__setRX_3
0x0E9C      [12]    clicker_2_MSP432__setTX_3
0x0EA8      [12]    clicker_2_MSP432__setPWM_3
0x0EB4      [12]    clicker_2_MSP432__setINT_3
0x0EC0      [12]    clicker_2_MSP432__setINT_2
0x0ECC      [12]    clicker_2_MSP432__setAN_3
0x0ED8      [12]    clicker_2_MSP432__setRST_3
0x0EE4      [12]    clicker_2_MSP432__setSCL_2
0x0EF0      [12]    clicker_2_MSP432__setSDA_2
0x0EFC      [12]    clicker_2_MSP432__setTX_2
0x0F08      [12]    clicker_2_MSP432__setRX_2
0x0F14      [12]    clicker_2_MSP432__setCS_3
0x0F20      [12]    clicker_2_MSP432__setSCK_3
0x0F2C      [12]    clicker_2_MSP432__setSCL_3
0x0F38      [12]    clicker_2_MSP432__setTX_4
0x0F44      [12]    clicker_2_MSP432__setRX_4
0x0F50      [12]    clicker_2_MSP432__setINT_4
0x0F5C      [12]    clicker_2_MSP432__setSCL_4
0x0F68      [88]    _ADC_Get_Sample
0x0FC0      [34]    _GPIO_Analog_Input
0x0FE4      [12]    clicker_2_MSP432__setSDA_4
0x0FF0      [12]    clicker_2_MSP432__setPWM_4
0x0FFC      [12]    clicker_2_MSP432__setRST_4
0x1008      [12]    clicker_2_MSP432__setAN_4
0x1014      [12]    clicker_2_MSP432__setSDA_3
0x1020      [12]    clicker_2_MSP432__setCS_4
0x102C      [12]    clicker_2_MSP432__setMOSI_4
0x1038      [12]    clicker_2_MSP432__setMISO_4
0x1044      [12]    clicker_2_MSP432__setSCK_4
0x1050      [12]    clicker_2_MSP432__setPWM_2
0x105C      [32]    clicker_2_MSP432__log_write
0x107C      [36]    clicker_2_MSP432__log_initUart
0x10A0      [36]    clicker_2_MSP432__log_init4
0x10C4      [32]    __slider2_driver_hal_gpioMap
0x10E4      [12]    clicker_2_MSP432__setCS_1
0x10F0      [12]    clicker_2_MSP432__setRST_1
0x10FC      [12]    clicker_2_MSP432__setAN_1
0x1108     [472]    clicker_2_MSP432__gpioInit_3
0x12E0     [464]    clicker_2_MSP432__gpioInit_2
0x14B0     [464]    clicker_2_MSP432__gpioInit_1
0x1680     [456]    clicker_2_MSP432__gpioInit_4
0x1848      [36]    clicker_2_MSP432__log_init3
0x186C      [36]    clicker_2_MSP432__log_init2
0x1890      [36]    clicker_2_MSP432__log_init1
0x18B4      [12]    clicker_2_MSP432__setSCK_1
0x18C0      [12]    clicker_2_MSP432__setSCL_1
0x18CC      [12]    clicker_2_MSP432__setSDA_1
0x18D8      [12]    clicker_2_MSP432__setMISO_2
0x18E4      [12]    clicker_2_MSP432__setTX_1
0x18F0      [12]    clicker_2_MSP432__setSCK_2
0x18FC      [12]    clicker_2_MSP432__setCS_2
0x1908      [12]    clicker_2_MSP432__setAN_2
0x1914      [12]    clicker_2_MSP432__setRST_2
0x1920      [12]    clicker_2_MSP432__setPWM_1
0x192C      [12]    clicker_2_MSP432__setMOSI_1
0x1938      [12]    clicker_2_MSP432__setMISO_1
0x1944      [12]    clicker_2_MSP432__setINT_1
0x1950      [12]    clicker_2_MSP432__setMOSI_2
0x195C      [12]    clicker_2_MSP432__setRX_1
0x1968      [64]    _ADC_Read
0x19B0      [24]    _Delay_100ms
0x19C8     [102]    _mikrobus_gpioInit
0x1A30      [92]    _WordToHex
0x1A8C     [112]    _mikrobus_logWrite
0x1AFC      [24]    _slider2_setReference
0x1B14      [18]    _slider2_gpioDriverInit
0x1B28      [24]    _slider2_enable
0x1B40      [72]    _ADC_Init
0x1B88      [82]    _mikrobus_logInit
0x1BDC     [416]    _ADC_Set_Input_Channel
0x1D7C      [20]    ___CC2DW
0x1D90      [24]    _Delay_1us
0x1DA8      [58]    ___FillZeros
0x1DE4      [52]    _applicationInit
0x1E20      [84]    _applicationTask
0x1E80      [80]    _systemInit
0x1ED0       [8]    ___GenExcept
0x1ED8      [42]    ___EnableFPU
0x1F04      [20]    __Lib_System_MSP432P_InitialSetUpFosc
0x1F18      [36]    _main
0x1F3C     [324]    __Lib_System_MSP432P_InitialSetUpRCCRCC2
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0000       [4]    FARG___Lib_UART_MSP__modf_val
0x0000       [8]    FARG_LongDoubleToStr_dnum
0x0000       [4]    FARG_FloatToStr_fnum
0x20000000      [19]    ?lstr2_Click_Slider2_MSP
0x20000013      [20]    ?lstr1_Click_Slider2_MSP
0x20000028       [4]    __Lib_System_MSP432P_CS_VLOCLK_FREQUENCY
0x2000002C       [4]    __Lib_System_MSP432P_CS_MODCLK_FREQUENCY
0x20000030       [4]    _logger
0x20000034       [4]    _sliderValue
0x20000038     [100]    _demoText
0x2000009C       [4]    _ADC_Get_Sample_Ptr
0x200000A0       [4]    __Lib_System_MSP432P_lfxtFreq
0x200000A4       [4]    __Lib_System_MSP432P_hfxtFreq
0x200000A8       [4]    ___System_CLOCK_IN_KHZ
0x200000AC       [4]    _UART_Wr_Ptr
0x200000B0       [4]    _UART_Rd_Ptr
0x200000B4       [4]    _UART_Rdy_Ptr
0x200000B8       [4]    _UART_Tx_Idle_Ptr
0x200000BC       [4]    __slider2_driver_hal_gpio_csSet
0x200000C0       [4]    __slider2_driver_hal_gpio_pwmSet
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x19A8       [4]    ?ICS__Lib_System_MSP432P_CS_VLOCLK_FREQUENCY
0x19AC       [4]    ?ICS__Lib_System_MSP432P_CS_MODCLK_FREQUENCY
0x2080     [220]    __GPIO_MODULE_UARTA0_A23
0x215C     [220]    __GPIO_MODULE_UARTA2_B23
0x2238     [220]    __GPIO_MODULE_UARTA1_A1011
0x2314      [96]    __MIKROBUS1_GPIO
0x2374      [72]    __Lib_UART_MSP__UART_UCBRSx_TABLE
0x23BC      [72]    __Lib_UART_MSP__UART_UCBRSx_FRACTIONAL_TABLE
0x2404      [19]    ?ICS?lstr2_Click_Slider2_MSP
0x2417      [20]    ?ICS?lstr1_Click_Slider2_MSP
0x242B      [16]    __Lib_Conversions_Digits
