INFO: [VRFC 10-163] Analyzing VHDL file "Z:/Documents/git/CPE-133/Lab-6-Sequence-Detector/Lab-6-Sequence-Detector/Lab-6-Sequence-Detector.srcs/sources_1/import/bc_dec.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BC_DEC'
INFO: [VRFC 10-3107] analyzing entity 'clk_div'
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/Documents/git/CPE-133/Lab-6-Sequence-Detector/Lab-6-Sequence-Detector/Lab-6-Sequence-Detector.srcs/sources_1/import/clock_div2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clk_div2'
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/Documents/git/CPE-133/Lab-6-Sequence-Detector/Lab-6-Sequence-Detector/Lab-6-Sequence-Detector.srcs/sources_1/import/seq_driver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'seq_dvr'
