<?xml version="1.0" encoding="UTF-8" standalone="no" ?><entity name="state_machine_import"><interface bustype="wire" clock="clk" direction="end" name="rst"><port direction="Input" name="rst" role="wire" vhdl-type="STD_LOGIC" width="1"/></interface><interface bustype="wire" clock="clk" direction="end" name="ena"><port direction="Input" name="ena" role="wire" vhdl-type="STD_LOGIC" width="1"/></interface><interface bustype="wire" clock="clk" direction="end" name="is_matching"><port direction="Input" name="is_matching" role="wire" vhdl-type="STD_LOGIC" width="1"/></interface><interface bustype="wire" clock="clk" direction="start" name="is_waiting"><port direction="Output" name="is_waiting" role="wire" vhdl-type="STD_LOGIC" width="1"/></interface><interface bustype="wire" clock="clk" direction="start" name="is_waiting_ending"><port direction="Output" name="is_waiting_ending" role="wire" vhdl-type="STD_LOGIC" width="1"/></interface><interface bustype="wire" clock="clk" direction="start" name="is_running"><port direction="Output" name="is_running" role="wire" vhdl-type="STD_LOGIC" width="1"/></interface><hdl><native hdl-name="state_machine" language="VHDL"/></hdl></entity>