<!DOCTYPE html ><html xml:lang="en" lang="en" data-highlight-require-whitespace="false" xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html;charset=utf-8" /><meta http-equiv="Content-Style-Type" content="text/css" /><meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta http-equiv="X-UA-Compatible" content="IE=edge" /><title>Troubleshooting FPGA Schematic Design</title><link rel="Prev" href="z_highlighting_a_net.htm" title="Previous" /><link rel="Next" href="customizing_work_environment.htm" title="Next" /><link rel="StyleSheet" href="../../css/font-awesome/css/font-awesome.css" type="text/css" media="all" /><link rel="StyleSheet" href="css/schem.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/webworks.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/skin.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/social.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/print.css" type="text/css" media="print" /><script type="text/javascript" src="../scripts/common.js"></script><script type="text/javascript" src="../scripts/page.js"></script><script type="text/javascript" src="../scripts/search-client.js"></script><script type="text/javascript" src="../scripts/unidata.js"></script><script type="text/javascript" src="../scripts/unibreak.js"></script><noscript><div id="noscript_padding"></div></noscript></head><body id="pYoFPI8_002f_002bgtcyj8vMkdVldA" class="ww_skin_page_body" onload="Page.OnLoad('../../index.htm#page/User%20Guides/Design%20Entry/troubleshooting.htm');"><div id="ww_content_container"><header id="wwconnect_header"><div class="ww_skin_page_toolbar"><a class="ww_behavior_print ww_skin ww_skin_print" title="Print" href="#"><i class="fa"></i></a></div><!-- was this helpful button --><!--                         --><!-- Moved breadcrumbs to bottom of the header so that the print --><!-- button would float to the right of the breadcrumbs. --><!-- PH 4June2019 --><div class="ww_skin_breadcrumbs"><a class="WebWorks_Breadcrumb_Link" href="../Getting%20Startred/Getting_Started.htm">User Guides</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="performing_design_entry.htm#1094700">Entering the Design</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="schematic_design_entry.htm#1094700">Schematic Design Entry</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="debugging_a_schematic.htm#1094700">Debugging a Schematic</a> &gt; Troubleshooting FPGA Schematic Design</div></header><div id="page_content_container" style="background-color: White; margin-bottom: 0px; margin-left: 0px; margin-right: 0px; margin-top: 0px"><div id="page_content"><h4 id="ww1094700" class="Heading3"><span></span>Troubleshooting FPGA Schematic Design</h4><p id="ww1288220" class="BodyAfterHead"><span></span>This section describes common problems and solutions for the schematic design flow. </p><h5 id="ww1288221" class="HeadingRunIn"><span></span>Verilog Functional Simulation Model (vericode.exe) or VHDL Functional Simulation Model (vhdl.exe):</h5><pre id="ww1094703" class="Code">ERROR: Missing I/O marker for pin &lt;<span style="font-style: italic">pin name</span>&gt;<br />ERROR: Missing pin for I/O marker on net &lt;<span style="font-style: italic">net name</span>&gt;</pre><pre id="ww1288229" class="Code">&nbsp;</pre><p id="ww1101377" class="Body"><span></span>Caused by a mismatch between I/O ports of a schematic (.sch) and a related schematic symbol (.sym). A common mistake is to overlook creating a symbol for the top-level schematic of a project.</p><pre id="ww1101381" class="Code">ERROR: Polarity mismatch on pin – I/O marker for net &lt;<span style="font-style: italic">net name</span>&gt;</pre><pre id="ww1288232" class="Code">&nbsp;</pre><p id="ww1094709" class="Body"><span></span>Caused by a polarity (or type) mismatch between an I/O port and symbol pin. A common mistake is attempting to read or feedback a signal marked with an Output marker.</p><pre id="ww1094710" class="Code">ERROR: --- Pins in symbol - &lt;<span style="font-style: italic">symbol name</span>&gt;.sym<br />ERROR: --- IOs in schematic &nbsp;- &lt;<span style="font-style: italic">schematic name</span>&gt;.sym</pre><pre id="ww1288235" class="Code">&nbsp;</pre><p id="ww1094711" class="Body"><span></span>Caused by a mismatch between I/O ports and a related schematic symbol. A common mistake is modify the I/O ports and not update the related schematic symbol (.sym). A common mistake is to overlook creating a symbol for the top-level schematic of a project.</p><h5 id="ww1094715" class="HeadingRunIn"><span></span>Schematic Editor &gt; DRC:</h5><pre id="ww1094716" class="Code">Different I/O marks on net &lt;<span style="font-style: italic">net name</span>&gt;</pre><pre id="ww1288244" class="Code">&nbsp;</pre><p id="ww1094717" class="Body"><span></span>Caused by multiple I/O ports on the same net.</p><pre id="ww1094718" class="Code">Pin &lt;<span style="font-style: italic">pin name</span>&gt; has wrong I/O mark</pre><pre id="ww1288247" class="Code">&nbsp;</pre><p id="ww1094719" class="Body"><span></span>Caused by a mismatch between I/O ports and a related schematic symbol. A common mistake is that you modified the I/O ports and not updated the related schematic symbol (.sym). A common mistake is to overlook creating a symbol for the top-level schematic of a project.</p><pre id="ww1094723" class="Code">Bus &lt;<span style="font-style: italic">bus name</span>&gt; and signal &lt;<span style="font-style: italic">signal name</span>&gt; marked as I/O</pre><pre id="ww1288250" class="Code">&nbsp;</pre><p id="ww1094724" class="Body"><span></span>Caused by multiple I/O ports on the same net.</p><pre id="ww1094725" class="Code">Unconnected pin &lt;<span style="font-style: italic">instance name</span>&gt;-&lt;<span style="font-style: italic">pin name</span>&gt;</pre><pre id="ww1288253" class="Code">&nbsp;</pre><p id="ww1094726" class="Body"><span></span>Caused by an unwired pin. In general it is good practice to tie unused inputs to a logic constant such as the VHI or VLO library element. Unused outputs can remain unconnected.</p><pre id="ww1094727" class="Code">Signal count mismatch on pin &lt;<span style="font-style: italic">instance name</span>&gt;-&lt;<span style="font-style: italic">pin name</span>&gt;</pre><pre id="ww1288256" class="Code">&nbsp;</pre><p id="ww1094728" class="Body"><span></span>Caused by a range mismatch between the bus pin of a symbol instance and the bus wire. </p><h5 id="ww1094729" class="HeadingRunIn"><span></span>ModelSim:</h5><pre id="ww1094730" class="Code">Unresolved reference to GSR_INST<br />Unresolved reference to PUR_INST<br />Unresolved reference to TSALL_INST</pre><pre id="ww1094731" class="Code">&nbsp;</pre><p id="ww1094732" class="Body"><span></span>ModelSim reports:</p><pre id="ww1094733" class="Code">** Error: (vsim-3043) &lt;path&gt;/cae_library/simulation/verilog/machxo/FL1S3AY.v(15): Unresolved reference to 'PUR_INST'</pre><pre id="ww1094734" class="Code">&nbsp;</pre><p id="ww1094735" class="Body"><span></span>Many synchronous library elements from the Lattice FPGA Symbol Library contain references to global signals related to Global Set/Reset (GSR), Power Up Reset (PUR), or Tri-State All (TSALL). To establish a driver on these “global” nets you must instantiate the related library element in your design or test fixture. For more information, refer to the following topics:</p><div id="ww1094737" class="Bulleted" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Hardware%20How-To/How%20to%20Use%20the%20Global%20Set/Reset%20(GSR)%20Signal.htm#ww1194904" title="How to Use the Global Set/Reset (GSR) Signal">How to Use the Global Set/Reset (GSR) Signal</a></span></div><div id="ww1293258" class="Bulleted" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Hardware%20How-To/how_to_use_the_power_up_set_reset_(pur)_global_signal.htm#ww1199427" title="How to Use the Power Up Set/Reset (PUR) Global Signal">How to Use the Power Up Set/Reset (PUR) Global Signal</a></span></div><div id="ww1293260" class="Bulleted" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Hardware%20How-To/how_to_use_the_tristate_interface_(tsall)_global_signal.htm#ww1181549" title="How to Use the Tristate Interface (TSALL) Global Signal">How to Use the Tristate Interface (TSALL) Global Signal</a></span></div></div><div id="page_dates"><div class="ww_skin_page_publish_date"></div></div><!-- Related Topics --><!--                --><footer><!-- Disqus --><!--        --><!-- Google Translation --><!--                    --><br /></footer></div></div><noscript><div id="noscript_warning">This site works best with JavaScript enabled</div></noscript></body></html>