<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="djordje_ilic_648_projekat.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="koder.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="koder.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="koder.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="koder.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="koder.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="koder_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="koder_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="koder_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testiranje_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testiranje_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="testiranje_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="topmodulL.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="topmodulL.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="topmodulL.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="topmodulL.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="topmodulL.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="topmodulL.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="topmodulL.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="topmodulL.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="topmodulL.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="topmodulL.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="topmodulL.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="topmodulL.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="topmodulL.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="topmodulL.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="topmodulL.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="topmodulL.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="topmodulL.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="topmodulL.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="topmodulL.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="topmodulL_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="topmodulL_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="topmodulL_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="topmodulL_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="topmodulL_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="topmodulL_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="topmodulL_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="topmodulL_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="topmodulL_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="topmodulL_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="topmodulL_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="topmodulL_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="topmodulL_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="topmodulL_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="topmodulL_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1545828649" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1545828649">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1546705148" xil_pn:in_ck="3202345718174955446" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1546705148">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="koder.v"/>
      <outfile xil_pn:name="testiranje.v"/>
    </transform>
    <transform xil_pn:end_ts="1546705148" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-3629031250279165840" xil_pn:start_ts="1546705148">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1546705148" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="3578882068123125806" xil_pn:start_ts="1546705148">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1545828649" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="3529895705002869918" xil_pn:start_ts="1545828649">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1546705148" xil_pn:in_ck="3202345718174955446" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1546705148">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="koder.v"/>
      <outfile xil_pn:name="testiranje.v"/>
    </transform>
    <transform xil_pn:end_ts="1546705155" xil_pn:in_ck="3202345718174955446" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="3002357132070033343" xil_pn:start_ts="1546705148">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="testiranje_beh.prj"/>
      <outfile xil_pn:name="testiranje_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1547305392" xil_pn:in_ck="7469638013065271255" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="2033334128208948514" xil_pn:start_ts="1547305392">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="testiranje_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1545828247" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1545828247">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1545828413" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="8844840317900761109" xil_pn:start_ts="1545828413">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1545828413" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="3529895705002869918" xil_pn:start_ts="1545828413">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1545828247" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1545828247">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1545828413" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="3240835959881484887" xil_pn:start_ts="1545828413">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1545828247" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745411629038" xil_pn:start_ts="1545828247">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1545828413" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="5473113820079694248" xil_pn:start_ts="1545828413">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1546704886" xil_pn:in_ck="142653448825" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-6190842037311432851" xil_pn:start_ts="1546704858">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="topmodulL.lso"/>
      <outfile xil_pn:name="topmodulL.ngc"/>
      <outfile xil_pn:name="topmodulL.ngr"/>
      <outfile xil_pn:name="topmodulL.prj"/>
      <outfile xil_pn:name="topmodulL.stx"/>
      <outfile xil_pn:name="topmodulL.syr"/>
      <outfile xil_pn:name="topmodulL.xst"/>
      <outfile xil_pn:name="topmodulL_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1545828439" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8119186994873703806" xil_pn:start_ts="1545828439">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1546704903" xil_pn:in_ck="-3652071026464500794" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="3204495953332396447" xil_pn:start_ts="1546704886">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="topmodulL.bld"/>
      <outfile xil_pn:name="topmodulL.ngd"/>
      <outfile xil_pn:name="topmodulL_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1546704987" xil_pn:in_ck="-3652071026464500793" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="4756088955047530681" xil_pn:start_ts="1546704903">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="topmodulL.pcf"/>
      <outfile xil_pn:name="topmodulL_map.map"/>
      <outfile xil_pn:name="topmodulL_map.mrp"/>
      <outfile xil_pn:name="topmodulL_map.ncd"/>
      <outfile xil_pn:name="topmodulL_map.ngm"/>
      <outfile xil_pn:name="topmodulL_map.xrpt"/>
      <outfile xil_pn:name="topmodulL_summary.xml"/>
      <outfile xil_pn:name="topmodulL_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1546705016" xil_pn:in_ck="6423804397753314912" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="93661965788626211" xil_pn:start_ts="1546704987">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="topmodulL.ncd"/>
      <outfile xil_pn:name="topmodulL.pad"/>
      <outfile xil_pn:name="topmodulL.par"/>
      <outfile xil_pn:name="topmodulL.ptwx"/>
      <outfile xil_pn:name="topmodulL.unroutes"/>
      <outfile xil_pn:name="topmodulL.xpi"/>
      <outfile xil_pn:name="topmodulL_pad.csv"/>
      <outfile xil_pn:name="topmodulL_pad.txt"/>
      <outfile xil_pn:name="topmodulL_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1546705016" xil_pn:in_ck="-3652071026464500925" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1546705005">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="topmodulL.twr"/>
      <outfile xil_pn:name="topmodulL.twx"/>
    </transform>
  </transforms>

</generated_project>
