{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1538958219536 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1538958219536 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 07 21:23:39 2018 " "Processing started: Sun Oct 07 21:23:39 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1538958219536 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1538958219536 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Traffic_Light -c Traffic_Light " "Command: quartus_map --read_settings_files=on --write_settings_files=off Traffic_Light -c Traffic_Light" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1538958219536 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1538958219889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traffic_light_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file traffic_light_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 traffic_light_top-archTop " "Found design unit 1: traffic_light_top-archTop" {  } { { "traffic_light_top.vhd" "" { Text "C:/Users/HsMatheus/Desktop/SD/INE5406-Sistemas-Digitais/Projeto_Semafaro/Desenvolvimento/traffic_light_top.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538958220915 ""} { "Info" "ISGN_ENTITY_NAME" "1 traffic_light_top " "Found entity 1: traffic_light_top" {  } { { "traffic_light_top.vhd" "" { Text "C:/Users/HsMatheus/Desktop/SD/INE5406-Sistemas-Digitais/Projeto_Semafaro/Desenvolvimento/traffic_light_top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538958220915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538958220915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BO-archBO " "Found design unit 1: BO-archBO" {  } { { "BO.vhd" "" { Text "C:/Users/HsMatheus/Desktop/SD/INE5406-Sistemas-Digitais/Projeto_Semafaro/Desenvolvimento/BO.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538958220926 ""} { "Info" "ISGN_ENTITY_NAME" "1 BO " "Found entity 1: BO" {  } { { "BO.vhd" "" { Text "C:/Users/HsMatheus/Desktop/SD/INE5406-Sistemas-Digitais/Projeto_Semafaro/Desenvolvimento/BO.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538958220926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538958220926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BC-archBC " "Found design unit 1: BC-archBC" {  } { { "BC.vhd" "" { Text "C:/Users/HsMatheus/Desktop/SD/INE5406-Sistemas-Digitais/Projeto_Semafaro/Desenvolvimento/BC.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538958220926 ""} { "Info" "ISGN_ENTITY_NAME" "1 BC " "Found entity 1: BC" {  } { { "BC.vhd" "" { Text "C:/Users/HsMatheus/Desktop/SD/INE5406-Sistemas-Digitais/Projeto_Semafaro/Desenvolvimento/BC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538958220926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538958220926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_n_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder_n_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_n_bits-archAdder " "Found design unit 1: adder_n_bits-archAdder" {  } { { "adder_n_bits.vhd" "" { Text "C:/Users/HsMatheus/Desktop/SD/INE5406-Sistemas-Digitais/Projeto_Semafaro/Desenvolvimento/adder_n_bits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538958220935 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_n_bits " "Found entity 1: adder_n_bits" {  } { { "adder_n_bits.vhd" "" { Text "C:/Users/HsMatheus/Desktop/SD/INE5406-Sistemas-Digitais/Projeto_Semafaro/Desenvolvimento/adder_n_bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538958220935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538958220935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_n_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_n_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_n_bits-archRegister " "Found design unit 1: register_n_bits-archRegister" {  } { { "register_n_bits.vhd" "" { Text "C:/Users/HsMatheus/Desktop/SD/INE5406-Sistemas-Digitais/Projeto_Semafaro/Desenvolvimento/register_n_bits.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538958220946 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_n_bits " "Found entity 1: register_n_bits" {  } { { "register_n_bits.vhd" "" { Text "C:/Users/HsMatheus/Desktop/SD/INE5406-Sistemas-Digitais/Projeto_Semafaro/Desenvolvimento/register_n_bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538958220946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538958220946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_nxm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_nxm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_nxm-Behavioral " "Found design unit 1: mux_nxm-Behavioral" {  } { { "mux_nxm.vhd" "" { Text "C:/Users/HsMatheus/Desktop/SD/INE5406-Sistemas-Digitais/Projeto_Semafaro/Desenvolvimento/mux_nxm.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538958220946 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_nxm " "Found entity 1: mux_nxm" {  } { { "mux_nxm.vhd" "" { Text "C:/Users/HsMatheus/Desktop/SD/INE5406-Sistemas-Digitais/Projeto_Semafaro/Desenvolvimento/mux_nxm.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538958220946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538958220946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compareifequal_n_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compareifequal_n_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compareIfEqual_n_bits-archCompareIfEqual " "Found design unit 1: compareIfEqual_n_bits-archCompareIfEqual" {  } { { "compareIfEqual_n_bits.vhd" "" { Text "C:/Users/HsMatheus/Desktop/SD/INE5406-Sistemas-Digitais/Projeto_Semafaro/Desenvolvimento/compareIfEqual_n_bits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538958220946 ""} { "Info" "ISGN_ENTITY_NAME" "1 compareIfEqual_n_bits " "Found entity 1: compareIfEqual_n_bits" {  } { { "compareIfEqual_n_bits.vhd" "" { Text "C:/Users/HsMatheus/Desktop/SD/INE5406-Sistemas-Digitais/Projeto_Semafaro/Desenvolvimento/compareIfEqual_n_bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538958220946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538958220946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_x.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_x.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_x-archClock " "Found design unit 1: clock_x-archClock" {  } { { "clock_x.vhd" "" { Text "C:/Users/HsMatheus/Desktop/SD/INE5406-Sistemas-Digitais/Projeto_Semafaro/Desenvolvimento/clock_x.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538958220955 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_x " "Found entity 1: clock_x" {  } { { "clock_x.vhd" "" { Text "C:/Users/HsMatheus/Desktop/SD/INE5406-Sistemas-Digitais/Projeto_Semafaro/Desenvolvimento/clock_x.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538958220955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538958220955 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "traffic_light_top " "Elaborating entity \"traffic_light_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1538958220995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BC BC:bc_map " "Elaborating entity \"BC\" for hierarchy \"BC:bc_map\"" {  } { { "traffic_light_top.vhd" "bc_map" { Text "C:/Users/HsMatheus/Desktop/SD/INE5406-Sistemas-Digitais/Projeto_Semafaro/Desenvolvimento/traffic_light_top.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538958220995 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "currentState BC.vhd(25) " "VHDL Process Statement warning at BC.vhd(25): signal \"currentState\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BC.vhd" "" { Text "C:/Users/HsMatheus/Desktop/SD/INE5406-Sistemas-Digitais/Projeto_Semafaro/Desenvolvimento/BC.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1538958220995 "|traffic_light_top|BC:bc_map"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "currentState BC.vhd(26) " "VHDL Process Statement warning at BC.vhd(26): signal \"currentState\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BC.vhd" "" { Text "C:/Users/HsMatheus/Desktop/SD/INE5406-Sistemas-Digitais/Projeto_Semafaro/Desenvolvimento/BC.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1538958220995 "|traffic_light_top|BC:bc_map"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cMuxEW\[0\] BC.vhd(118) " "Inferred latch for \"cMuxEW\[0\]\" at BC.vhd(118)" {  } { { "BC.vhd" "" { Text "C:/Users/HsMatheus/Desktop/SD/INE5406-Sistemas-Digitais/Projeto_Semafaro/Desenvolvimento/BC.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538958220995 "|traffic_light_top|BC:bc_map"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cMuxEW\[1\] BC.vhd(118) " "Inferred latch for \"cMuxEW\[1\]\" at BC.vhd(118)" {  } { { "BC.vhd" "" { Text "C:/Users/HsMatheus/Desktop/SD/INE5406-Sistemas-Digitais/Projeto_Semafaro/Desenvolvimento/BC.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538958220995 "|traffic_light_top|BC:bc_map"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cMuxNS\[0\] BC.vhd(101) " "Inferred latch for \"cMuxNS\[0\]\" at BC.vhd(101)" {  } { { "BC.vhd" "" { Text "C:/Users/HsMatheus/Desktop/SD/INE5406-Sistemas-Digitais/Projeto_Semafaro/Desenvolvimento/BC.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538958220995 "|traffic_light_top|BC:bc_map"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cMuxNS\[1\] BC.vhd(101) " "Inferred latch for \"cMuxNS\[1\]\" at BC.vhd(101)" {  } { { "BC.vhd" "" { Text "C:/Users/HsMatheus/Desktop/SD/INE5406-Sistemas-Digitais/Projeto_Semafaro/Desenvolvimento/BC.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538958220995 "|traffic_light_top|BC:bc_map"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BO BO:bo_map " "Elaborating entity \"BO\" for hierarchy \"BO:bo_map\"" {  } { { "traffic_light_top.vhd" "bo_map" { Text "C:/Users/HsMatheus/Desktop/SD/INE5406-Sistemas-Digitais/Projeto_Semafaro/Desenvolvimento/traffic_light_top.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538958220995 ""}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"10\" 2 4 BO.vhd(107) " "VHDL Expression error at BO.vhd(107): expression \"\"10\"\" has 2 elements ; expected 4 elements." {  } { { "BO.vhd" "" { Text "C:/Users/HsMatheus/Desktop/SD/INE5406-Sistemas-Digitais/Projeto_Semafaro/Desenvolvimento/BO.vhd" 107 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Quartus II" 0 -1 1538958221006 ""}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "2 1 BO.vhd(107) " "VHDL expression error at BO.vhd(107): expression has 2 elements, but must have 1 elements" {  } { { "BO.vhd" "" { Text "C:/Users/HsMatheus/Desktop/SD/INE5406-Sistemas-Digitais/Projeto_Semafaro/Desenvolvimento/BO.vhd" 107 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Quartus II" 0 -1 1538958221006 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "inpt BO.vhd(107) " "VHDL error at BO.vhd(107): formal port or parameter \"inpt\" must have actual or default value" {  } { { "BO.vhd" "" { Text "C:/Users/HsMatheus/Desktop/SD/INE5406-Sistemas-Digitais/Projeto_Semafaro/Desenvolvimento/BO.vhd" 107 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1538958221006 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "sel BO.vhd(107) " "VHDL error at BO.vhd(107): formal port or parameter \"sel\" must have actual or default value" {  } { { "BO.vhd" "" { Text "C:/Users/HsMatheus/Desktop/SD/INE5406-Sistemas-Digitais/Projeto_Semafaro/Desenvolvimento/BO.vhd" 107 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1538958221006 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "BO:bo_map " "Can't elaborate user hierarchy \"BO:bo_map\"" {  } { { "traffic_light_top.vhd" "bo_map" { Text "C:/Users/HsMatheus/Desktop/SD/INE5406-Sistemas-Digitais/Projeto_Semafaro/Desenvolvimento/traffic_light_top.vhd" 59 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538958221006 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 5 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4647 " "Peak virtual memory: 4647 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1538958221226 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Oct 07 21:23:41 2018 " "Processing ended: Sun Oct 07 21:23:41 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1538958221226 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1538958221226 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1538958221226 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1538958221226 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1538958219536 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1538958219536 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 07 21:23:39 2018 " "Processing started: Sun Oct 07 21:23:39 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1538958219536 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1538958219536 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Traffic_Light -c Traffic_Light " "Command: quartus_map --read_settings_files=on --write_settings_files=off Traffic_Light -c Traffic_Light" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1538958219536 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1538958219889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traffic_light_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file traffic_light_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 traffic_light_top-archTop " "Found design unit 1: traffic_light_top-archTop" {  } { { "traffic_light_top.vhd" "" { Text "C:/Users/HsMatheus/Desktop/SD/INE5406-Sistemas-Digitais/Projeto_Semafaro/Desenvolvimento/traffic_light_top.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538958220915 ""} { "Info" "ISGN_ENTITY_NAME" "1 traffic_light_top " "Found entity 1: traffic_light_top" {  } { { "traffic_light_top.vhd" "" { Text "C:/Users/HsMatheus/Desktop/SD/INE5406-Sistemas-Digitais/Projeto_Semafaro/Desenvolvimento/traffic_light_top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538958220915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538958220915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BO-archBO " "Found design unit 1: BO-archBO" {  } { { "BO.vhd" "" { Text "C:/Users/HsMatheus/Desktop/SD/INE5406-Sistemas-Digitais/Projeto_Semafaro/Desenvolvimento/BO.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538958220926 ""} { "Info" "ISGN_ENTITY_NAME" "1 BO " "Found entity 1: BO" {  } { { "BO.vhd" "" { Text "C:/Users/HsMatheus/Desktop/SD/INE5406-Sistemas-Digitais/Projeto_Semafaro/Desenvolvimento/BO.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538958220926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538958220926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BC-archBC " "Found design unit 1: BC-archBC" {  } { { "BC.vhd" "" { Text "C:/Users/HsMatheus/Desktop/SD/INE5406-Sistemas-Digitais/Projeto_Semafaro/Desenvolvimento/BC.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538958220926 ""} { "Info" "ISGN_ENTITY_NAME" "1 BC " "Found entity 1: BC" {  } { { "BC.vhd" "" { Text "C:/Users/HsMatheus/Desktop/SD/INE5406-Sistemas-Digitais/Projeto_Semafaro/Desenvolvimento/BC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538958220926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538958220926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_n_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder_n_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_n_bits-archAdder " "Found design unit 1: adder_n_bits-archAdder" {  } { { "adder_n_bits.vhd" "" { Text "C:/Users/HsMatheus/Desktop/SD/INE5406-Sistemas-Digitais/Projeto_Semafaro/Desenvolvimento/adder_n_bits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538958220935 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_n_bits " "Found entity 1: adder_n_bits" {  } { { "adder_n_bits.vhd" "" { Text "C:/Users/HsMatheus/Desktop/SD/INE5406-Sistemas-Digitais/Projeto_Semafaro/Desenvolvimento/adder_n_bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538958220935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538958220935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_n_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_n_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_n_bits-archRegister " "Found design unit 1: register_n_bits-archRegister" {  } { { "register_n_bits.vhd" "" { Text "C:/Users/HsMatheus/Desktop/SD/INE5406-Sistemas-Digitais/Projeto_Semafaro/Desenvolvimento/register_n_bits.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538958220946 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_n_bits " "Found entity 1: register_n_bits" {  } { { "register_n_bits.vhd" "" { Text "C:/Users/HsMatheus/Desktop/SD/INE5406-Sistemas-Digitais/Projeto_Semafaro/Desenvolvimento/register_n_bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538958220946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538958220946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_nxm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_nxm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_nxm-Behavioral " "Found design unit 1: mux_nxm-Behavioral" {  } { { "mux_nxm.vhd" "" { Text "C:/Users/HsMatheus/Desktop/SD/INE5406-Sistemas-Digitais/Projeto_Semafaro/Desenvolvimento/mux_nxm.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538958220946 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_nxm " "Found entity 1: mux_nxm" {  } { { "mux_nxm.vhd" "" { Text "C:/Users/HsMatheus/Desktop/SD/INE5406-Sistemas-Digitais/Projeto_Semafaro/Desenvolvimento/mux_nxm.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538958220946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538958220946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compareifequal_n_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compareifequal_n_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compareIfEqual_n_bits-archCompareIfEqual " "Found design unit 1: compareIfEqual_n_bits-archCompareIfEqual" {  } { { "compareIfEqual_n_bits.vhd" "" { Text "C:/Users/HsMatheus/Desktop/SD/INE5406-Sistemas-Digitais/Projeto_Semafaro/Desenvolvimento/compareIfEqual_n_bits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538958220946 ""} { "Info" "ISGN_ENTITY_NAME" "1 compareIfEqual_n_bits " "Found entity 1: compareIfEqual_n_bits" {  } { { "compareIfEqual_n_bits.vhd" "" { Text "C:/Users/HsMatheus/Desktop/SD/INE5406-Sistemas-Digitais/Projeto_Semafaro/Desenvolvimento/compareIfEqual_n_bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538958220946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538958220946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_x.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_x.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_x-archClock " "Found design unit 1: clock_x-archClock" {  } { { "clock_x.vhd" "" { Text "C:/Users/HsMatheus/Desktop/SD/INE5406-Sistemas-Digitais/Projeto_Semafaro/Desenvolvimento/clock_x.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538958220955 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_x " "Found entity 1: clock_x" {  } { { "clock_x.vhd" "" { Text "C:/Users/HsMatheus/Desktop/SD/INE5406-Sistemas-Digitais/Projeto_Semafaro/Desenvolvimento/clock_x.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538958220955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538958220955 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "traffic_light_top " "Elaborating entity \"traffic_light_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1538958220995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BC BC:bc_map " "Elaborating entity \"BC\" for hierarchy \"BC:bc_map\"" {  } { { "traffic_light_top.vhd" "bc_map" { Text "C:/Users/HsMatheus/Desktop/SD/INE5406-Sistemas-Digitais/Projeto_Semafaro/Desenvolvimento/traffic_light_top.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538958220995 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "currentState BC.vhd(25) " "VHDL Process Statement warning at BC.vhd(25): signal \"currentState\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BC.vhd" "" { Text "C:/Users/HsMatheus/Desktop/SD/INE5406-Sistemas-Digitais/Projeto_Semafaro/Desenvolvimento/BC.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1538958220995 "|traffic_light_top|BC:bc_map"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "currentState BC.vhd(26) " "VHDL Process Statement warning at BC.vhd(26): signal \"currentState\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BC.vhd" "" { Text "C:/Users/HsMatheus/Desktop/SD/INE5406-Sistemas-Digitais/Projeto_Semafaro/Desenvolvimento/BC.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1538958220995 "|traffic_light_top|BC:bc_map"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cMuxEW\[0\] BC.vhd(118) " "Inferred latch for \"cMuxEW\[0\]\" at BC.vhd(118)" {  } { { "BC.vhd" "" { Text "C:/Users/HsMatheus/Desktop/SD/INE5406-Sistemas-Digitais/Projeto_Semafaro/Desenvolvimento/BC.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538958220995 "|traffic_light_top|BC:bc_map"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cMuxEW\[1\] BC.vhd(118) " "Inferred latch for \"cMuxEW\[1\]\" at BC.vhd(118)" {  } { { "BC.vhd" "" { Text "C:/Users/HsMatheus/Desktop/SD/INE5406-Sistemas-Digitais/Projeto_Semafaro/Desenvolvimento/BC.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538958220995 "|traffic_light_top|BC:bc_map"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cMuxNS\[0\] BC.vhd(101) " "Inferred latch for \"cMuxNS\[0\]\" at BC.vhd(101)" {  } { { "BC.vhd" "" { Text "C:/Users/HsMatheus/Desktop/SD/INE5406-Sistemas-Digitais/Projeto_Semafaro/Desenvolvimento/BC.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538958220995 "|traffic_light_top|BC:bc_map"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cMuxNS\[1\] BC.vhd(101) " "Inferred latch for \"cMuxNS\[1\]\" at BC.vhd(101)" {  } { { "BC.vhd" "" { Text "C:/Users/HsMatheus/Desktop/SD/INE5406-Sistemas-Digitais/Projeto_Semafaro/Desenvolvimento/BC.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538958220995 "|traffic_light_top|BC:bc_map"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BO BO:bo_map " "Elaborating entity \"BO\" for hierarchy \"BO:bo_map\"" {  } { { "traffic_light_top.vhd" "bo_map" { Text "C:/Users/HsMatheus/Desktop/SD/INE5406-Sistemas-Digitais/Projeto_Semafaro/Desenvolvimento/traffic_light_top.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538958220995 ""}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"10\" 2 4 BO.vhd(107) " "VHDL Expression error at BO.vhd(107): expression \"\"10\"\" has 2 elements ; expected 4 elements." {  } { { "BO.vhd" "" { Text "C:/Users/HsMatheus/Desktop/SD/INE5406-Sistemas-Digitais/Projeto_Semafaro/Desenvolvimento/BO.vhd" 107 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Quartus II" 0 -1 1538958221006 ""}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "2 1 BO.vhd(107) " "VHDL expression error at BO.vhd(107): expression has 2 elements, but must have 1 elements" {  } { { "BO.vhd" "" { Text "C:/Users/HsMatheus/Desktop/SD/INE5406-Sistemas-Digitais/Projeto_Semafaro/Desenvolvimento/BO.vhd" 107 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Quartus II" 0 -1 1538958221006 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "inpt BO.vhd(107) " "VHDL error at BO.vhd(107): formal port or parameter \"inpt\" must have actual or default value" {  } { { "BO.vhd" "" { Text "C:/Users/HsMatheus/Desktop/SD/INE5406-Sistemas-Digitais/Projeto_Semafaro/Desenvolvimento/BO.vhd" 107 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1538958221006 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "sel BO.vhd(107) " "VHDL error at BO.vhd(107): formal port or parameter \"sel\" must have actual or default value" {  } { { "BO.vhd" "" { Text "C:/Users/HsMatheus/Desktop/SD/INE5406-Sistemas-Digitais/Projeto_Semafaro/Desenvolvimento/BO.vhd" 107 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1538958221006 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "BO:bo_map " "Can't elaborate user hierarchy \"BO:bo_map\"" {  } { { "traffic_light_top.vhd" "bo_map" { Text "C:/Users/HsMatheus/Desktop/SD/INE5406-Sistemas-Digitais/Projeto_Semafaro/Desenvolvimento/traffic_light_top.vhd" 59 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538958221006 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 5 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4647 " "Peak virtual memory: 4647 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1538958221226 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Oct 07 21:23:41 2018 " "Processing ended: Sun Oct 07 21:23:41 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1538958221226 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1538958221226 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1538958221226 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1538958221226 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 3 s " "Quartus II Full Compilation was unsuccessful. 7 errors, 3 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1538958221906 ""}
