Design a silicon chip by combining gates and sub chips.
