#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x640765f999a0 .scope module, "test_fullcircuittb" "test_fullcircuittb" 2 1;
 .timescale 0 0;
v0x640765fdc130_0 .var "A_in", 3 0;
v0x640765fdc240_0 .var "B_in", 3 0;
v0x640765fdc310_0 .net "C4_out", 0 0, v0x640765fda3a0_0;  1 drivers
v0x640765fdc3e0_0 .var "Cin", 0 0;
v0x640765fdc4d0_0 .net "S_out", 3 0, L_0x640765fe4f40;  1 drivers
v0x640765fdc5c0_0 .var "clk", 0 0;
S_0x640765faec80 .scope module, "uut" "fullcircuitwithdff" 2 9, 3 1 0, S_0x640765f999a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "A_in";
    .port_info 2 /INPUT 4 "B_in";
    .port_info 3 /INPUT 1 "Cin";
    .port_info 4 /OUTPUT 4 "S_out";
    .port_info 5 /OUTPUT 1 "C4_out";
v0x640765fdb860_0 .net "A", 3 0, L_0x640765fdca20;  1 drivers
v0x640765fdb950_0 .net "A_in", 3 0, v0x640765fdc130_0;  1 drivers
v0x640765fdba10_0 .net "B", 3 0, L_0x640765fdcfd0;  1 drivers
v0x640765fdbb10_0 .net "B_in", 3 0, v0x640765fdc240_0;  1 drivers
v0x640765fdbbd0_0 .net "C", 4 0, L_0x640765fe34d0;  1 drivers
v0x640765fdbce0_0 .net "C4_out", 0 0, v0x640765fda3a0_0;  alias, 1 drivers
v0x640765fdbdb0_0 .net "Cin", 0 0, v0x640765fdc3e0_0;  1 drivers
v0x640765fdbe80_0 .net "S", 3 0, L_0x640765fe47a0;  1 drivers
v0x640765fdbf50_0 .net "S_out", 3 0, L_0x640765fe4f40;  alias, 1 drivers
v0x640765fdbff0_0 .net "clk", 0 0, v0x640765fdc5c0_0;  1 drivers
L_0x640765fdc660 .part v0x640765fdc130_0, 0, 1;
L_0x640765fdc750 .part v0x640765fdc130_0, 1, 1;
L_0x640765fdc7f0 .part v0x640765fdc130_0, 2, 1;
L_0x640765fdc920 .part v0x640765fdc130_0, 3, 1;
L_0x640765fdca20 .concat8 [ 1 1 1 1], v0x640765fd7bc0_0, v0x640765fd8050_0, v0x640765fd8570_0, v0x640765fd8a90_0;
L_0x640765fdcb80 .part v0x640765fdc240_0, 0, 1;
L_0x640765fdcce0 .part v0x640765fdc240_0, 1, 1;
L_0x640765fdcd80 .part v0x640765fdc240_0, 2, 1;
L_0x640765fdcf00 .part v0x640765fdc240_0, 3, 1;
L_0x640765fdcfd0 .concat8 [ 1 1 1 1], v0x640765fd8f60_0, v0x640765fd93e0_0, v0x640765fd98b0_0, v0x640765fd9dc0_0;
L_0x640765fe4bd0 .part L_0x640765fe47a0, 0, 1;
L_0x640765fe4c70 .part L_0x640765fe47a0, 1, 1;
L_0x640765fe4d80 .part L_0x640765fe47a0, 2, 1;
L_0x640765fe4e20 .part L_0x640765fe47a0, 3, 1;
L_0x640765fe4f40 .concat8 [ 1 1 1 1], v0x640765fda870_0, v0x640765fdad40_0, v0x640765fdb210_0, v0x640765fdb710_0;
L_0x640765fe4fe0 .part L_0x640765fe34d0, 4, 1;
S_0x640765fb1f90 .scope module, "cla_inst" "cla" 3 22, 4 1 0, S_0x640765faec80;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 5 "C";
L_0x640765fdeca0 .functor BUFZ 1, v0x640765fdc3e0_0, C4<0>, C4<0>, C4<0>;
v0x640765fd6610_0 .net "A", 3 0, L_0x640765fdca20;  alias, 1 drivers
v0x640765fd66f0_0 .net "B", 3 0, L_0x640765fdcfd0;  alias, 1 drivers
v0x640765fd67d0_0 .net "C", 4 0, L_0x640765fe34d0;  alias, 1 drivers
v0x640765fd68c0_0 .net "Cin", 0 0, v0x640765fdc3e0_0;  alias, 1 drivers
v0x640765fd6980_0 .net "G", 3 0, L_0x640765fddb60;  1 drivers
v0x640765fd6ab0_0 .net "P", 3 0, L_0x640765fdea20;  1 drivers
v0x640765fd6b90_0 .net "P0C0", 0 0, L_0x640765fded10;  1 drivers
v0x640765fd6c80_0 .net "P1G0", 0 0, L_0x640765fdf170;  1 drivers
v0x640765fd6d70_0 .net "P1P0C0", 0 0, L_0x640765fdf4f0;  1 drivers
v0x640765fd6ea0_0 .net "P2G1", 0 0, L_0x640765fdfc80;  1 drivers
v0x640765fd6f90_0 .net "P2P1G0", 0 0, L_0x640765fdffe0;  1 drivers
v0x640765fd7080_0 .net "P2P1P0C0", 0 0, L_0x640765fe07c0;  1 drivers
v0x640765fd7170_0 .net "P3G2", 0 0, L_0x640765fe1130;  1 drivers
v0x640765fd7260_0 .net "P3P2G1", 0 0, L_0x640765fe14e0;  1 drivers
v0x640765fd7350_0 .net "P3P2P1G0", 0 0, L_0x640765fe1c50;  1 drivers
v0x640765fd7440_0 .net "P3P2P1P0C0", 0 0, L_0x640765fe2610;  1 drivers
v0x640765fd7530_0 .net "S", 3 0, L_0x640765fe47a0;  alias, 1 drivers
v0x640765fd7610_0 .net *"_ivl_53", 0 0, L_0x640765fdeca0;  1 drivers
L_0x640765fdd220 .part L_0x640765fdca20, 0, 1;
L_0x640765fdd2c0 .part L_0x640765fdcfd0, 0, 1;
L_0x640765fdd3e0 .part L_0x640765fdca20, 1, 1;
L_0x640765fdd560 .part L_0x640765fdcfd0, 1, 1;
L_0x640765fdd6f0 .part L_0x640765fdca20, 2, 1;
L_0x640765fdd790 .part L_0x640765fdcfd0, 2, 1;
L_0x640765fdd930 .part L_0x640765fdca20, 3, 1;
L_0x640765fdda20 .part L_0x640765fdcfd0, 3, 1;
L_0x640765fddb60 .concat8 [ 1 1 1 1], L_0x640765f95c70, L_0x640765f950e0, L_0x640765f94550, L_0x640765fdd8c0;
L_0x640765fdddb0 .part L_0x640765fdca20, 0, 1;
L_0x640765fddf00 .part L_0x640765fdcfd0, 0, 1;
L_0x640765fde010 .part L_0x640765fdca20, 1, 1;
L_0x640765fde280 .part L_0x640765fdcfd0, 1, 1;
L_0x640765fde520 .part L_0x640765fdca20, 2, 1;
L_0x640765fde690 .part L_0x640765fdcfd0, 2, 1;
L_0x640765fde7b0 .part L_0x640765fdca20, 3, 1;
L_0x640765fde930 .part L_0x640765fdcfd0, 3, 1;
L_0x640765fdea20 .concat8 [ 1 1 1 1], L_0x640765fddd40, L_0x640765fddfa0, L_0x640765fde480, L_0x640765fde210;
L_0x640765fded80 .part L_0x640765fdea20, 0, 1;
L_0x640765fdeec0 .part L_0x640765fe34d0, 0, 1;
L_0x640765fdec00 .part L_0x640765fddb60, 0, 1;
L_0x640765fdf1e0 .part L_0x640765fdea20, 1, 1;
L_0x640765fdf390 .part L_0x640765fddb60, 0, 1;
L_0x640765fdf5b0 .part L_0x640765fdea20, 1, 1;
L_0x640765fdf770 .part L_0x640765fdea20, 0, 1;
L_0x640765fdf810 .part L_0x640765fe34d0, 0, 1;
L_0x640765fdfb50 .part L_0x640765fddb60, 1, 1;
L_0x640765fdfcf0 .part L_0x640765fdea20, 2, 1;
L_0x640765fdfe80 .part L_0x640765fddb60, 1, 1;
L_0x640765fe00a0 .part L_0x640765fdea20, 2, 1;
L_0x640765fe0290 .part L_0x640765fdea20, 1, 1;
L_0x640765fe0490 .part L_0x640765fddb60, 0, 1;
L_0x640765fe0880 .part L_0x640765fdea20, 2, 1;
L_0x640765fe0970 .part L_0x640765fdea20, 1, 1;
L_0x640765fe0b80 .part L_0x640765fdea20, 0, 1;
L_0x640765fe0c70 .part L_0x640765fe34d0, 0, 1;
L_0x640765fe1090 .part L_0x640765fddb60, 2, 1;
L_0x640765fe11a0 .part L_0x640765fdea20, 3, 1;
L_0x640765fe1380 .part L_0x640765fddb60, 2, 1;
L_0x640765fe15a0 .part L_0x640765fdea20, 3, 1;
L_0x640765fe17e0 .part L_0x640765fdea20, 2, 1;
L_0x640765fe18d0 .part L_0x640765fddb60, 1, 1;
L_0x640765fe1d10 .part L_0x640765fdea20, 3, 1;
L_0x640765fe1e00 .part L_0x640765fdea20, 2, 1;
L_0x640765fe2060 .part L_0x640765fdea20, 1, 1;
L_0x640765fe2150 .part L_0x640765fddb60, 0, 1;
L_0x640765fe2700 .part L_0x640765fdea20, 3, 1;
L_0x640765fe27f0 .part L_0x640765fdea20, 2, 1;
L_0x640765fe2a70 .part L_0x640765fdea20, 1, 1;
L_0x640765fe2b60 .part L_0x640765fdea20, 0, 1;
L_0x640765fe2df0 .part L_0x640765fe34d0, 0, 1;
L_0x640765fe3280 .part L_0x640765fddb60, 3, 1;
LS_0x640765fe34d0_0_0 .concat8 [ 1 1 1 1], L_0x640765fdeca0, L_0x640765fdf0b0, L_0x640765fdfa50, L_0x640765fe0f90;
LS_0x640765fe34d0_0_4 .concat8 [ 1 0 0 0], L_0x640765fe3150;
L_0x640765fe34d0 .concat8 [ 4 1 0 0], LS_0x640765fe34d0_0_0, LS_0x640765fe34d0_0_4;
L_0x640765fe3770 .part L_0x640765fdea20, 0, 1;
L_0x640765fe3a20 .part L_0x640765fe34d0, 0, 1;
L_0x640765fe3b80 .part L_0x640765fdea20, 1, 1;
L_0x640765fe3e40 .part L_0x640765fe34d0, 1, 1;
L_0x640765fe3fa0 .part L_0x640765fdea20, 2, 1;
L_0x640765fe4270 .part L_0x640765fe34d0, 2, 1;
L_0x640765fe43d0 .part L_0x640765fdea20, 3, 1;
L_0x640765fe46b0 .part L_0x640765fe34d0, 3, 1;
L_0x640765fe47a0 .concat8 [ 1 1 1 1], L_0x640765fe3700, L_0x640765fe3b10, L_0x640765fe3f30, L_0x640765fe4360;
S_0x640765faa2f0 .scope module, "and0" "AND_gate" 4 11, 5 1 0, S_0x640765fb1f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x640765f95c70 .functor AND 1, L_0x640765fdd220, L_0x640765fdd2c0, C4<1>, C4<1>;
v0x640765f942e0_0 .net "a", 0 0, L_0x640765fdd220;  1 drivers
v0x640765f965c0_0 .net "b", 0 0, L_0x640765fdd2c0;  1 drivers
v0x640765f95d90_0 .net "y", 0 0, L_0x640765f95c70;  1 drivers
S_0x640765fccdd0 .scope module, "and1" "AND_gate" 4 12, 5 1 0, S_0x640765fb1f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x640765f950e0 .functor AND 1, L_0x640765fdd3e0, L_0x640765fdd560, C4<1>, C4<1>;
v0x640765f95200_0 .net "a", 0 0, L_0x640765fdd3e0;  1 drivers
v0x640765f94670_0 .net "b", 0 0, L_0x640765fdd560;  1 drivers
v0x640765fb46b0_0 .net "y", 0 0, L_0x640765f950e0;  1 drivers
S_0x640765fcd0e0 .scope module, "and10" "AND_gate" 4 38, 5 1 0, S_0x640765fb1f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x640765fe1130 .functor AND 1, L_0x640765fe11a0, L_0x640765fe1380, C4<1>, C4<1>;
v0x640765fcd310_0 .net "a", 0 0, L_0x640765fe11a0;  1 drivers
v0x640765fcd3d0_0 .net "b", 0 0, L_0x640765fe1380;  1 drivers
v0x640765fcd490_0 .net "y", 0 0, L_0x640765fe1130;  alias, 1 drivers
S_0x640765fcd5b0 .scope module, "and11" "AND3_gate" 4 39, 6 1 0, S_0x640765fb1f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "y";
L_0x640765fe1470 .functor AND 1, L_0x640765fe15a0, L_0x640765fe17e0, C4<1>, C4<1>;
L_0x640765fe14e0 .functor AND 1, L_0x640765fe1470, L_0x640765fe18d0, C4<1>, C4<1>;
v0x640765fcd790_0 .net *"_ivl_0", 0 0, L_0x640765fe1470;  1 drivers
v0x640765fcd870_0 .net "a", 0 0, L_0x640765fe15a0;  1 drivers
v0x640765fcd930_0 .net "b", 0 0, L_0x640765fe17e0;  1 drivers
v0x640765fcd9d0_0 .net "c", 0 0, L_0x640765fe18d0;  1 drivers
v0x640765fcda90_0 .net "y", 0 0, L_0x640765fe14e0;  alias, 1 drivers
S_0x640765fcdc20 .scope module, "and12" "AND4_gate" 4 40, 7 1 0, S_0x640765fb1f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "y";
L_0x640765fe1b20 .functor AND 1, L_0x640765fe1d10, L_0x640765fe1e00, C4<1>, C4<1>;
L_0x640765fe1b90 .functor AND 1, L_0x640765fe1b20, L_0x640765fe2060, C4<1>, C4<1>;
L_0x640765fe1c50 .functor AND 1, L_0x640765fe1b90, L_0x640765fe2150, C4<1>, C4<1>;
v0x640765fcde50_0 .net *"_ivl_0", 0 0, L_0x640765fe1b20;  1 drivers
v0x640765fcdf50_0 .net *"_ivl_2", 0 0, L_0x640765fe1b90;  1 drivers
v0x640765fce030_0 .net "a", 0 0, L_0x640765fe1d10;  1 drivers
v0x640765fce0d0_0 .net "b", 0 0, L_0x640765fe1e00;  1 drivers
v0x640765fce190_0 .net "c", 0 0, L_0x640765fe2060;  1 drivers
v0x640765fce2a0_0 .net "d", 0 0, L_0x640765fe2150;  1 drivers
v0x640765fce360_0 .net "y", 0 0, L_0x640765fe1c50;  alias, 1 drivers
S_0x640765fce4c0 .scope module, "and13" "AND5_gate" 4 41, 8 1 0, S_0x640765fb1f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /OUTPUT 1 "y";
L_0x640765fe23c0 .functor AND 1, L_0x640765fe2700, L_0x640765fe27f0, C4<1>, C4<1>;
L_0x640765fe2430 .functor AND 1, L_0x640765fe23c0, L_0x640765fe2a70, C4<1>, C4<1>;
L_0x640765fe2520 .functor AND 1, L_0x640765fe2430, L_0x640765fe2b60, C4<1>, C4<1>;
L_0x640765fe2610 .functor AND 1, L_0x640765fe2520, L_0x640765fe2df0, C4<1>, C4<1>;
v0x640765fce740_0 .net *"_ivl_0", 0 0, L_0x640765fe23c0;  1 drivers
v0x640765fce840_0 .net *"_ivl_2", 0 0, L_0x640765fe2430;  1 drivers
v0x640765fce920_0 .net *"_ivl_4", 0 0, L_0x640765fe2520;  1 drivers
v0x640765fce9e0_0 .net "a", 0 0, L_0x640765fe2700;  1 drivers
v0x640765fceaa0_0 .net "b", 0 0, L_0x640765fe27f0;  1 drivers
v0x640765fcebb0_0 .net "c", 0 0, L_0x640765fe2a70;  1 drivers
v0x640765fcec70_0 .net "d", 0 0, L_0x640765fe2b60;  1 drivers
v0x640765fced30_0 .net "e", 0 0, L_0x640765fe2df0;  1 drivers
v0x640765fcedf0_0 .net "y", 0 0, L_0x640765fe2610;  alias, 1 drivers
S_0x640765fcef70 .scope module, "and2" "AND_gate" 4 13, 5 1 0, S_0x640765fb1f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x640765f94550 .functor AND 1, L_0x640765fdd6f0, L_0x640765fdd790, C4<1>, C4<1>;
v0x640765fcf170_0 .net "a", 0 0, L_0x640765fdd6f0;  1 drivers
v0x640765fcf250_0 .net "b", 0 0, L_0x640765fdd790;  1 drivers
v0x640765fcf310_0 .net "y", 0 0, L_0x640765f94550;  1 drivers
S_0x640765fcf430 .scope module, "and3" "AND_gate" 4 14, 5 1 0, S_0x640765fb1f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x640765fdd8c0 .functor AND 1, L_0x640765fdd930, L_0x640765fdda20, C4<1>, C4<1>;
v0x640765fcf660_0 .net "a", 0 0, L_0x640765fdd930;  1 drivers
v0x640765fcf740_0 .net "b", 0 0, L_0x640765fdda20;  1 drivers
v0x640765fcf800_0 .net "y", 0 0, L_0x640765fdd8c0;  1 drivers
S_0x640765fcf950 .scope module, "and4" "AND_gate" 4 26, 5 1 0, S_0x640765fb1f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x640765fded10 .functor AND 1, L_0x640765fded80, L_0x640765fdeec0, C4<1>, C4<1>;
v0x640765fcfbc0_0 .net "a", 0 0, L_0x640765fded80;  1 drivers
v0x640765fcfca0_0 .net "b", 0 0, L_0x640765fdeec0;  1 drivers
v0x640765fcfd60_0 .net "y", 0 0, L_0x640765fded10;  alias, 1 drivers
S_0x640765fcfeb0 .scope module, "and5" "AND_gate" 4 29, 5 1 0, S_0x640765fb1f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x640765fdf170 .functor AND 1, L_0x640765fdf1e0, L_0x640765fdf390, C4<1>, C4<1>;
v0x640765fd00e0_0 .net "a", 0 0, L_0x640765fdf1e0;  1 drivers
v0x640765fd01c0_0 .net "b", 0 0, L_0x640765fdf390;  1 drivers
v0x640765fd0280_0 .net "y", 0 0, L_0x640765fdf170;  alias, 1 drivers
S_0x640765fd03d0 .scope module, "and6" "AND3_gate" 4 30, 6 1 0, S_0x640765fb1f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "y";
L_0x640765fdf480 .functor AND 1, L_0x640765fdf5b0, L_0x640765fdf770, C4<1>, C4<1>;
L_0x640765fdf4f0 .functor AND 1, L_0x640765fdf480, L_0x640765fdf810, C4<1>, C4<1>;
v0x640765fd05e0_0 .net *"_ivl_0", 0 0, L_0x640765fdf480;  1 drivers
v0x640765fd06c0_0 .net "a", 0 0, L_0x640765fdf5b0;  1 drivers
v0x640765fd0780_0 .net "b", 0 0, L_0x640765fdf770;  1 drivers
v0x640765fd0850_0 .net "c", 0 0, L_0x640765fdf810;  1 drivers
v0x640765fd0910_0 .net "y", 0 0, L_0x640765fdf4f0;  alias, 1 drivers
S_0x640765fd0aa0 .scope module, "and7" "AND_gate" 4 33, 5 1 0, S_0x640765fb1f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x640765fdfc80 .functor AND 1, L_0x640765fdfcf0, L_0x640765fdfe80, C4<1>, C4<1>;
v0x640765fd0cf0_0 .net "a", 0 0, L_0x640765fdfcf0;  1 drivers
v0x640765fd0dd0_0 .net "b", 0 0, L_0x640765fdfe80;  1 drivers
v0x640765fd0e90_0 .net "y", 0 0, L_0x640765fdfc80;  alias, 1 drivers
S_0x640765fd0fb0 .scope module, "and8" "AND3_gate" 4 34, 6 1 0, S_0x640765fb1f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "y";
L_0x640765fdff70 .functor AND 1, L_0x640765fe00a0, L_0x640765fe0290, C4<1>, C4<1>;
L_0x640765fdffe0 .functor AND 1, L_0x640765fdff70, L_0x640765fe0490, C4<1>, C4<1>;
v0x640765fd11c0_0 .net *"_ivl_0", 0 0, L_0x640765fdff70;  1 drivers
v0x640765fd12a0_0 .net "a", 0 0, L_0x640765fe00a0;  1 drivers
v0x640765fd1360_0 .net "b", 0 0, L_0x640765fe0290;  1 drivers
v0x640765fd1430_0 .net "c", 0 0, L_0x640765fe0490;  1 drivers
v0x640765fd14f0_0 .net "y", 0 0, L_0x640765fdffe0;  alias, 1 drivers
S_0x640765fd1680 .scope module, "and9" "AND4_gate" 4 35, 7 1 0, S_0x640765fb1f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "y";
L_0x640765fe0690 .functor AND 1, L_0x640765fe0880, L_0x640765fe0970, C4<1>, C4<1>;
L_0x640765fe0700 .functor AND 1, L_0x640765fe0690, L_0x640765fe0b80, C4<1>, C4<1>;
L_0x640765fe07c0 .functor AND 1, L_0x640765fe0700, L_0x640765fe0c70, C4<1>, C4<1>;
v0x640765fd1860_0 .net *"_ivl_0", 0 0, L_0x640765fe0690;  1 drivers
v0x640765fd1960_0 .net *"_ivl_2", 0 0, L_0x640765fe0700;  1 drivers
v0x640765fd1a40_0 .net "a", 0 0, L_0x640765fe0880;  1 drivers
v0x640765fd1b10_0 .net "b", 0 0, L_0x640765fe0970;  1 drivers
v0x640765fd1bd0_0 .net "c", 0 0, L_0x640765fe0b80;  1 drivers
v0x640765fd1ce0_0 .net "d", 0 0, L_0x640765fe0c70;  1 drivers
v0x640765fd1da0_0 .net "y", 0 0, L_0x640765fe07c0;  alias, 1 drivers
S_0x640765fd1f00 .scope module, "or0" "OR_gate" 4 27, 9 1 0, S_0x640765fb1f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x640765fdf0b0 .functor OR 1, L_0x640765fdec00, L_0x640765fded10, C4<0>, C4<0>;
v0x640765fd2150_0 .net "a", 0 0, L_0x640765fdec00;  1 drivers
v0x640765fd2230_0 .net "b", 0 0, L_0x640765fded10;  alias, 1 drivers
v0x640765fd22f0_0 .net "y", 0 0, L_0x640765fdf0b0;  1 drivers
S_0x640765fd2400 .scope module, "or1" "OR3_gate" 4 31, 10 1 0, S_0x640765fb1f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "y";
L_0x640765fdf9e0 .functor OR 1, L_0x640765fdfb50, L_0x640765fdf170, C4<0>, C4<0>;
L_0x640765fdfa50 .functor OR 1, L_0x640765fdf9e0, L_0x640765fdf4f0, C4<0>, C4<0>;
v0x640765fd2610_0 .net *"_ivl_0", 0 0, L_0x640765fdf9e0;  1 drivers
v0x640765fd26f0_0 .net "a", 0 0, L_0x640765fdfb50;  1 drivers
v0x640765fd27b0_0 .net "b", 0 0, L_0x640765fdf170;  alias, 1 drivers
v0x640765fd28b0_0 .net "c", 0 0, L_0x640765fdf4f0;  alias, 1 drivers
v0x640765fd2980_0 .net "y", 0 0, L_0x640765fdfa50;  1 drivers
S_0x640765fd2ab0 .scope module, "or2" "OR4_gate" 4 36, 11 1 0, S_0x640765fb1f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "y";
L_0x640765fe0a60 .functor OR 1, L_0x640765fe1090, L_0x640765fdfc80, C4<0>, C4<0>;
L_0x640765fe0e90 .functor OR 1, L_0x640765fe0a60, L_0x640765fdffe0, C4<0>, C4<0>;
L_0x640765fe0f90 .functor OR 1, L_0x640765fe0e90, L_0x640765fe07c0, C4<0>, C4<0>;
v0x640765fd2c90_0 .net *"_ivl_0", 0 0, L_0x640765fe0a60;  1 drivers
v0x640765fd2d90_0 .net *"_ivl_2", 0 0, L_0x640765fe0e90;  1 drivers
v0x640765fd2e70_0 .net "a", 0 0, L_0x640765fe1090;  1 drivers
v0x640765fd2f40_0 .net "b", 0 0, L_0x640765fdfc80;  alias, 1 drivers
v0x640765fd3010_0 .net "c", 0 0, L_0x640765fdffe0;  alias, 1 drivers
v0x640765fd3100_0 .net "d", 0 0, L_0x640765fe07c0;  alias, 1 drivers
v0x640765fd31d0_0 .net "y", 0 0, L_0x640765fe0f90;  1 drivers
S_0x640765fd3300 .scope module, "or3" "OR5_gate" 4 42, 12 1 0, S_0x640765fb1f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /OUTPUT 1 "y";
L_0x640765fe2ee0 .functor OR 1, L_0x640765fe3280, L_0x640765fe1130, C4<0>, C4<0>;
L_0x640765fe2f50 .functor OR 1, L_0x640765fe2ee0, L_0x640765fe14e0, C4<0>, C4<0>;
L_0x640765fe3050 .functor OR 1, L_0x640765fe2f50, L_0x640765fe1c50, C4<0>, C4<0>;
L_0x640765fe3150 .functor OR 1, L_0x640765fe3050, L_0x640765fe2610, C4<0>, C4<0>;
v0x640765fd3580_0 .net *"_ivl_0", 0 0, L_0x640765fe2ee0;  1 drivers
v0x640765fd3680_0 .net *"_ivl_2", 0 0, L_0x640765fe2f50;  1 drivers
v0x640765fd3760_0 .net *"_ivl_4", 0 0, L_0x640765fe3050;  1 drivers
v0x640765fd3820_0 .net "a", 0 0, L_0x640765fe3280;  1 drivers
v0x640765fd38e0_0 .net "b", 0 0, L_0x640765fe1130;  alias, 1 drivers
v0x640765fd39d0_0 .net "c", 0 0, L_0x640765fe14e0;  alias, 1 drivers
v0x640765fd3aa0_0 .net "d", 0 0, L_0x640765fe1c50;  alias, 1 drivers
v0x640765fd3b70_0 .net "e", 0 0, L_0x640765fe2610;  alias, 1 drivers
v0x640765fd3c40_0 .net "y", 0 0, L_0x640765fe3150;  1 drivers
S_0x640765fd3d40 .scope module, "sum0" "XOR_GATE" 4 45, 13 1 0, S_0x640765fb1f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x640765fe3700 .functor XOR 1, L_0x640765fe3770, L_0x640765fe3a20, C4<0>, C4<0>;
v0x640765fd3f40_0 .net "a", 0 0, L_0x640765fe3770;  1 drivers
v0x640765fd4020_0 .net "b", 0 0, L_0x640765fe3a20;  1 drivers
v0x640765fd40e0_0 .net "y", 0 0, L_0x640765fe3700;  1 drivers
S_0x640765fd4230 .scope module, "sum1" "XOR_GATE" 4 46, 13 1 0, S_0x640765fb1f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x640765fe3b10 .functor XOR 1, L_0x640765fe3b80, L_0x640765fe3e40, C4<0>, C4<0>;
v0x640765fd4460_0 .net "a", 0 0, L_0x640765fe3b80;  1 drivers
v0x640765fd4540_0 .net "b", 0 0, L_0x640765fe3e40;  1 drivers
v0x640765fd4600_0 .net "y", 0 0, L_0x640765fe3b10;  1 drivers
S_0x640765fd4750 .scope module, "sum2" "XOR_GATE" 4 47, 13 1 0, S_0x640765fb1f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x640765fe3f30 .functor XOR 1, L_0x640765fe3fa0, L_0x640765fe4270, C4<0>, C4<0>;
v0x640765fd4980_0 .net "a", 0 0, L_0x640765fe3fa0;  1 drivers
v0x640765fd4a60_0 .net "b", 0 0, L_0x640765fe4270;  1 drivers
v0x640765fd4b20_0 .net "y", 0 0, L_0x640765fe3f30;  1 drivers
S_0x640765fd4c70 .scope module, "sum3" "XOR_GATE" 4 48, 13 1 0, S_0x640765fb1f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x640765fe4360 .functor XOR 1, L_0x640765fe43d0, L_0x640765fe46b0, C4<0>, C4<0>;
v0x640765fd4ea0_0 .net "a", 0 0, L_0x640765fe43d0;  1 drivers
v0x640765fd4f80_0 .net "b", 0 0, L_0x640765fe46b0;  1 drivers
v0x640765fd5040_0 .net "y", 0 0, L_0x640765fe4360;  1 drivers
S_0x640765fd5190 .scope module, "xor0" "XOR_GATE" 4 16, 13 1 0, S_0x640765fb1f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x640765fddd40 .functor XOR 1, L_0x640765fdddb0, L_0x640765fddf00, C4<0>, C4<0>;
v0x640765fd53c0_0 .net "a", 0 0, L_0x640765fdddb0;  1 drivers
v0x640765fd54a0_0 .net "b", 0 0, L_0x640765fddf00;  1 drivers
v0x640765fd5560_0 .net "y", 0 0, L_0x640765fddd40;  1 drivers
S_0x640765fd56b0 .scope module, "xor1" "XOR_GATE" 4 17, 13 1 0, S_0x640765fb1f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x640765fddfa0 .functor XOR 1, L_0x640765fde010, L_0x640765fde280, C4<0>, C4<0>;
v0x640765fd58e0_0 .net "a", 0 0, L_0x640765fde010;  1 drivers
v0x640765fd59c0_0 .net "b", 0 0, L_0x640765fde280;  1 drivers
v0x640765fd5a80_0 .net "y", 0 0, L_0x640765fddfa0;  1 drivers
S_0x640765fd5bd0 .scope module, "xor2" "XOR_GATE" 4 18, 13 1 0, S_0x640765fb1f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x640765fde480 .functor XOR 1, L_0x640765fde520, L_0x640765fde690, C4<0>, C4<0>;
v0x640765fd5e00_0 .net "a", 0 0, L_0x640765fde520;  1 drivers
v0x640765fd5ee0_0 .net "b", 0 0, L_0x640765fde690;  1 drivers
v0x640765fd5fa0_0 .net "y", 0 0, L_0x640765fde480;  1 drivers
S_0x640765fd60f0 .scope module, "xor3" "XOR_GATE" 4 19, 13 1 0, S_0x640765fb1f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x640765fde210 .functor XOR 1, L_0x640765fde7b0, L_0x640765fde930, C4<0>, C4<0>;
v0x640765fd6320_0 .net "a", 0 0, L_0x640765fde7b0;  1 drivers
v0x640765fd6400_0 .net "b", 0 0, L_0x640765fde930;  1 drivers
v0x640765fd64c0_0 .net "y", 0 0, L_0x640765fde210;  1 drivers
S_0x640765fd7790 .scope module, "dff_A0" "dff" 3 12, 14 1 0, S_0x640765faec80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
v0x640765fd7a20_0 .net "clk", 0 0, v0x640765fdc5c0_0;  alias, 1 drivers
v0x640765fd7b00_0 .net "d", 0 0, L_0x640765fdc660;  1 drivers
v0x640765fd7bc0_0 .var "q", 0 0;
E_0x640765f6b900 .event posedge, v0x640765fd7a20_0;
S_0x640765fd7ce0 .scope module, "dff_A1" "dff" 3 13, 14 1 0, S_0x640765faec80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
v0x640765fd7f10_0 .net "clk", 0 0, v0x640765fdc5c0_0;  alias, 1 drivers
v0x640765fd7fb0_0 .net "d", 0 0, L_0x640765fdc750;  1 drivers
v0x640765fd8050_0 .var "q", 0 0;
S_0x640765fd8170 .scope module, "dff_A2" "dff" 3 14, 14 1 0, S_0x640765faec80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
v0x640765fd83a0_0 .net "clk", 0 0, v0x640765fdc5c0_0;  alias, 1 drivers
v0x640765fd84b0_0 .net "d", 0 0, L_0x640765fdc7f0;  1 drivers
v0x640765fd8570_0 .var "q", 0 0;
S_0x640765fd8690 .scope module, "dff_A3" "dff" 3 15, 14 1 0, S_0x640765faec80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
v0x640765fd8910_0 .net "clk", 0 0, v0x640765fdc5c0_0;  alias, 1 drivers
v0x640765fd89d0_0 .net "d", 0 0, L_0x640765fdc920;  1 drivers
v0x640765fd8a90_0 .var "q", 0 0;
S_0x640765fd8bb0 .scope module, "dff_B0" "dff" 3 17, 14 1 0, S_0x640765faec80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
v0x640765fd8de0_0 .net "clk", 0 0, v0x640765fdc5c0_0;  alias, 1 drivers
v0x640765fd8ea0_0 .net "d", 0 0, L_0x640765fdcb80;  1 drivers
v0x640765fd8f60_0 .var "q", 0 0;
S_0x640765fd9080 .scope module, "dff_B1" "dff" 3 18, 14 1 0, S_0x640765faec80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
v0x640765fd9260_0 .net "clk", 0 0, v0x640765fdc5c0_0;  alias, 1 drivers
v0x640765fd9320_0 .net "d", 0 0, L_0x640765fdcce0;  1 drivers
v0x640765fd93e0_0 .var "q", 0 0;
S_0x640765fd9500 .scope module, "dff_B2" "dff" 3 19, 14 1 0, S_0x640765faec80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
v0x640765fd9730_0 .net "clk", 0 0, v0x640765fdc5c0_0;  alias, 1 drivers
v0x640765fd97f0_0 .net "d", 0 0, L_0x640765fdcd80;  1 drivers
v0x640765fd98b0_0 .var "q", 0 0;
S_0x640765fd99d0 .scope module, "dff_B3" "dff" 3 20, 14 1 0, S_0x640765faec80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
v0x640765fd9c40_0 .net "clk", 0 0, v0x640765fdc5c0_0;  alias, 1 drivers
v0x640765fd9d00_0 .net "d", 0 0, L_0x640765fdcf00;  1 drivers
v0x640765fd9dc0_0 .var "q", 0 0;
S_0x640765fd9ee0 .scope module, "dff_C4" "dff" 3 35, 14 1 0, S_0x640765faec80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
v0x640765fda110_0 .net "clk", 0 0, v0x640765fdc5c0_0;  alias, 1 drivers
v0x640765fda2e0_0 .net "d", 0 0, L_0x640765fe4fe0;  1 drivers
v0x640765fda3a0_0 .var "q", 0 0;
S_0x640765fda4c0 .scope module, "dff_S0" "dff" 3 30, 14 1 0, S_0x640765faec80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
v0x640765fda6f0_0 .net "clk", 0 0, v0x640765fdc5c0_0;  alias, 1 drivers
v0x640765fda7b0_0 .net "d", 0 0, L_0x640765fe4bd0;  1 drivers
v0x640765fda870_0 .var "q", 0 0;
S_0x640765fda990 .scope module, "dff_S1" "dff" 3 31, 14 1 0, S_0x640765faec80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
v0x640765fdabc0_0 .net "clk", 0 0, v0x640765fdc5c0_0;  alias, 1 drivers
v0x640765fdac80_0 .net "d", 0 0, L_0x640765fe4c70;  1 drivers
v0x640765fdad40_0 .var "q", 0 0;
S_0x640765fdae60 .scope module, "dff_S2" "dff" 3 32, 14 1 0, S_0x640765faec80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
v0x640765fdb090_0 .net "clk", 0 0, v0x640765fdc5c0_0;  alias, 1 drivers
v0x640765fdb150_0 .net "d", 0 0, L_0x640765fe4d80;  1 drivers
v0x640765fdb210_0 .var "q", 0 0;
S_0x640765fdb360 .scope module, "dff_S3" "dff" 3 33, 14 1 0, S_0x640765faec80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
v0x640765fdb590_0 .net "clk", 0 0, v0x640765fdc5c0_0;  alias, 1 drivers
v0x640765fdb650_0 .net "d", 0 0, L_0x640765fe4e20;  1 drivers
v0x640765fdb710_0 .var "q", 0 0;
    .scope S_0x640765fd7790;
T_0 ;
    %wait E_0x640765f6b900;
    %load/vec4 v0x640765fd7b00_0;
    %assign/vec4 v0x640765fd7bc0_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x640765fd7ce0;
T_1 ;
    %wait E_0x640765f6b900;
    %load/vec4 v0x640765fd7fb0_0;
    %assign/vec4 v0x640765fd8050_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x640765fd8170;
T_2 ;
    %wait E_0x640765f6b900;
    %load/vec4 v0x640765fd84b0_0;
    %assign/vec4 v0x640765fd8570_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x640765fd8690;
T_3 ;
    %wait E_0x640765f6b900;
    %load/vec4 v0x640765fd89d0_0;
    %assign/vec4 v0x640765fd8a90_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x640765fd8bb0;
T_4 ;
    %wait E_0x640765f6b900;
    %load/vec4 v0x640765fd8ea0_0;
    %assign/vec4 v0x640765fd8f60_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x640765fd9080;
T_5 ;
    %wait E_0x640765f6b900;
    %load/vec4 v0x640765fd9320_0;
    %assign/vec4 v0x640765fd93e0_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x640765fd9500;
T_6 ;
    %wait E_0x640765f6b900;
    %load/vec4 v0x640765fd97f0_0;
    %assign/vec4 v0x640765fd98b0_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x640765fd99d0;
T_7 ;
    %wait E_0x640765f6b900;
    %load/vec4 v0x640765fd9d00_0;
    %assign/vec4 v0x640765fd9dc0_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x640765fda4c0;
T_8 ;
    %wait E_0x640765f6b900;
    %load/vec4 v0x640765fda7b0_0;
    %assign/vec4 v0x640765fda870_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x640765fda990;
T_9 ;
    %wait E_0x640765f6b900;
    %load/vec4 v0x640765fdac80_0;
    %assign/vec4 v0x640765fdad40_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x640765fdae60;
T_10 ;
    %wait E_0x640765f6b900;
    %load/vec4 v0x640765fdb150_0;
    %assign/vec4 v0x640765fdb210_0, 0;
    %jmp T_10;
    .thread T_10;
    .scope S_0x640765fdb360;
T_11 ;
    %wait E_0x640765f6b900;
    %load/vec4 v0x640765fdb650_0;
    %assign/vec4 v0x640765fdb710_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_0x640765fd9ee0;
T_12 ;
    %wait E_0x640765f6b900;
    %load/vec4 v0x640765fda2e0_0;
    %assign/vec4 v0x640765fda3a0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0x640765f999a0;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x640765fdc5c0_0, 0, 1;
T_13.0 ;
    %delay 5, 0;
    %load/vec4 v0x640765fdc5c0_0;
    %inv;
    %store/vec4 v0x640765fdc5c0_0, 0, 1;
    %jmp T_13.0;
    %end;
    .thread T_13;
    .scope S_0x640765f999a0;
T_14 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x640765fdc130_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x640765fdc240_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x640765fdc3e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x640765fdc130_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x640765fdc240_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x640765fdc3e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x640765fdc130_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x640765fdc240_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x640765fdc3e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x640765fdc130_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x640765fdc240_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x640765fdc3e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x640765fdc130_0, 0, 4;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x640765fdc240_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x640765fdc3e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x640765fdc130_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x640765fdc240_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x640765fdc3e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x640765fdc130_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x640765fdc240_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x640765fdc3e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x640765fdc130_0, 0, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x640765fdc240_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x640765fdc3e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x640765fdc130_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x640765fdc240_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x640765fdc3e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x640765fdc130_0, 0, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x640765fdc240_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x640765fdc3e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x640765fdc130_0, 0, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x640765fdc240_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x640765fdc3e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x640765fdc130_0, 0, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x640765fdc240_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x640765fdc3e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x640765fdc130_0, 0, 4;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x640765fdc240_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x640765fdc3e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x640765fdc130_0, 0, 4;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x640765fdc240_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x640765fdc3e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x640765fdc130_0, 0, 4;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x640765fdc240_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x640765fdc3e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x640765fdc130_0, 0, 4;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x640765fdc240_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x640765fdc3e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x640765fdc130_0, 0, 4;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x640765fdc240_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x640765fdc3e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x640765fdc130_0, 0, 4;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x640765fdc240_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x640765fdc3e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x640765fdc130_0, 0, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x640765fdc240_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x640765fdc3e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x640765fdc130_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x640765fdc240_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x640765fdc3e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x640765fdc130_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x640765fdc240_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x640765fdc3e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x640765fdc130_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x640765fdc240_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x640765fdc3e0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 71 "$finish" {0 0 0};
    %end;
    .thread T_14;
    .scope S_0x640765f999a0;
T_15 ;
    %vpi_call 2 75 "$monitor", "Time = %0t, clk = %b, A_in = %b, B_in = %b, Cin = %b, S_out = %b, C4_out = %b", $time, v0x640765fdc5c0_0, v0x640765fdc130_0, v0x640765fdc240_0, v0x640765fdc3e0_0, v0x640765fdc4d0_0, v0x640765fdc310_0 {0 0 0};
    %vpi_call 2 77 "$dumpfile", "fullcircuittb.vcd" {0 0 0};
    %vpi_call 2 78 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x640765f999a0 {0 0 0};
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "fullcircuittb.v";
    "fullcircuitwithdff.v";
    "cla.v";
    "and.v";
    "and3.v";
    "and4.v";
    "and5.v";
    "or.v";
    "or3.v";
    "or4.v";
    "or5.v";
    "xor.v";
    "dff.v";
