Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o E:/Study Material/MyGitHub/riscv-processor-dsd-project/RISCV_SingleCycle/test_bench_isim_beh.exe -prj E:/Study Material/MyGitHub/riscv-processor-dsd-project/RISCV_SingleCycle/test_bench_beh.prj work.test_bench work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Analyzing Verilog file "E:/Study Material/MyGitHub/riscv-processor-dsd-project/RISCV_SingleCycle/REg_File.v" into library work
Analyzing Verilog file "E:/Study Material/MyGitHub/riscv-processor-dsd-project/RISCV_SingleCycle/PCplus4.v" into library work
Analyzing Verilog file "E:/Study Material/MyGitHub/riscv-processor-dsd-project/RISCV_SingleCycle/PC.v" into library work
Analyzing Verilog file "E:/Study Material/MyGitHub/riscv-processor-dsd-project/RISCV_SingleCycle/Mux.v" into library work
Analyzing Verilog file "E:/Study Material/MyGitHub/riscv-processor-dsd-project/RISCV_SingleCycle/Instruction_Mem.v" into library work
Analyzing Verilog file "E:/Study Material/MyGitHub/riscv-processor-dsd-project/RISCV_SingleCycle/ImmGen.v" into library work
Analyzing Verilog file "E:/Study Material/MyGitHub/riscv-processor-dsd-project/RISCV_SingleCycle/Data_memory.v" into library work
Analyzing Verilog file "E:/Study Material/MyGitHub/riscv-processor-dsd-project/RISCV_SingleCycle/Control_Unit.v" into library work
Analyzing Verilog file "E:/Study Material/MyGitHub/riscv-processor-dsd-project/RISCV_SingleCycle/AND_logic.v" into library work
Analyzing Verilog file "E:/Study Material/MyGitHub/riscv-processor-dsd-project/RISCV_SingleCycle/ALU_unit.v" into library work
Analyzing Verilog file "E:/Study Material/MyGitHub/riscv-processor-dsd-project/RISCV_SingleCycle/ALU_Control.v" into library work
Analyzing Verilog file "E:/Study Material/MyGitHub/riscv-processor-dsd-project/RISCV_SingleCycle/Adder.v" into library work
Analyzing Verilog file "E:/Study Material/MyGitHub/riscv-processor-dsd-project/RISCV_SingleCycle/main.v" into library work
Analyzing Verilog file "E:/Study Material/MyGitHub/riscv-processor-dsd-project/RISCV_SingleCycle/test_bench.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module PC
Compiling module PCplus4
Compiling module Instruction_Mem
Compiling module REg_File
Compiling module ImmGen
Compiling module Control_Unit
Compiling module ALU_Control
Compiling module ALU_unit
Compiling module Mux1
Compiling module Adder
Compiling module AND_logic
Compiling module Mux2
Compiling module Data_memory
Compiling module Mux3
Compiling module main
Compiling module test_bench
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
ERROR:Simulator:904 - Unable to remove previous simulation file isim/test_bench_isim_beh.exe.sim/test_bench_isim_beh.exe. Please check if you have another instance of this simulation running on your system, terminate it and then recompile your design. System Error Message: boost::filesystem::remove: Access is denied: "isim\test_bench_isim_beh.exe.sim\test_bench_isim_beh.exe"
ERROR:Simulator:861 - Failed to link the design
