#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Wed Mar 22 22:26:53 2023
# Process ID: 16096
# Current directory: D:/Documents/Digital_Logic_Experiments/lab05
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5116 D:\Documents\Digital_Logic_Experiments\lab05\lab05.xpr
# Log file: D:/Documents/Digital_Logic_Experiments/lab05/vivado.log
# Journal file: D:/Documents/Digital_Logic_Experiments/lab05\vivado.jou
# Running On: DESKTOP-RSF5MMH, OS: Windows, CPU Frequency: 1997 MHz, CPU Physical cores: 4, Host memory: 16970 MB
#-----------------------------------------------------------
start_gui
open_project D:/Documents/Digital_Logic_Experiments/lab05/lab05.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Software/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Software/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Software/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Software/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Software/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Software/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Software/Vivado/2022.1/data/ip'.
open_project: Time (s): cpu = 00:00:29 ; elapsed = 00:00:11 . Memory (MB): peak = 1615.051 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/Documents/Digital_Logic_Experiments/lab05/lab05.srcs/sources_1/new/counter.v] -no_script -reset -force -quiet
remove_files  D:/Documents/Digital_Logic_Experiments/lab05/lab05.srcs/sources_1/new/counter.v
remove_files  D:/Documents/Digital_Logic_Experiments/lab05/lab05.srcs/sources_1/new/counter.v
WARNING: [Vivado 12-818] No files matched 'D:/Documents/Digital_Logic_Experiments/lab05/lab05.srcs/sources_1/new/countWARNING: [Common 17-9] Error reading message records.
WARNING: [Common 17-9] Error reading message records.
WARNING: [Common 17-9] Error reading message records.
update_compile_order -fileset sources_1
exit
-12493] Simulation top is 'lab05_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/Digital_Logic_Experiments/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Software/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Software/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'D:/Documents/Digital_Logic_Experiments/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'lab05_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Documents/Digital_Logic_Experiments/lab05/lab05.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/Documents/Digital_Logic_Experiments/lab05/lab05.sim/sim_1/behav/xsim/ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/Digital_Logic_Experiments/lab05/lab05.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab05_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Digital_Logic_Experiments/lab05/lab05.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Digital_Logic_Experiments/lab05/lab05.srcs/sources_1/new/bcd7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bcd7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Digital_Logic_Experiments/lab05/lab05.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Digital_Logic_Experiments/lab05/lab05.srcs/sources_1/new/lab05.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab05
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Digital_Logic_Experiments/lab05/lab05.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Digital_Logic_Experiments/lab05/lab05.srcs/sources_1/new/selectLed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SelectLed
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Digital_Logic_Experiments/lab05/lab05.srcs/sim_1/new/lab05_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab05_tb
ERROR: [VRFC 10-8414] extra comma in port association list is not allowed [D:/Documents/Digital_Logic_Experiments/lab05/lab05.srcs/sim_1/new/lab05_test.v:25]
ERROR: [VRFC 10-8530] module 'lab05_tb' is ignored due to previous errors [D:/Documents/Digital_Logic_Experiments/lab05/lab05.srcs/sim_1/new/lab05_test.v:3]
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1615.051 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Documents/Digital_Logic_Experiments/lab05/lab05.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Documents/Digital_Logic_Experiments/lab05/lab05.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1615.051 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Documents/Digital_Logic_Experiments/lab05/lab05.srcs/utils_1/imports/synth_1/lab05.dcp with file D:/Documents/Digital_Logic_Experiments/lab05/lab05.runs/synth_1/lab05.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Documents/Digital_Logic_Experiments/lab05/lab05.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Mar 22 22:29:48 2023] Launched synth_1...
Run output will be captured here: D:/Documents/Digital_Logic_Experiments/lab05/lab05.runs/synth_1/runme.log
[Wed Mar 22 22:29:48 2023] Launched impl_1...
Run output will be captured here: D:/Documents/Digital_Logic_Experiments/lab05/lab05.runs/impl_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Lab05_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/Digital_Logic_Experiments/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Software/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Software/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'D:/Documents/Digital_Logic_Experiments/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Lab05_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Documents/Digital_Logic_Experiments/lab05/lab05.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/Documents/Digital_Logic_Experiments/lab05/lab05.sim/sim_1/behav/xsim/ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/Digital_Logic_Experiments/lab05/lab05.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Lab05_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Digital_Logic_Experiments/lab05/lab05.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Digital_Logic_Experiments/lab05/lab05.srcs/sources_1/new/bcd7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bcd7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Digital_Logic_Experiments/lab05/lab05.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Digital_Logic_Experiments/lab05/lab05.srcs/sources_1/new/lab05.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab05
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Digital_Logic_Experiments/lab05/lab05.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Digital_Logic_Experiments/lab05/lab05.srcs/sources_1/new/selectLed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SelectLed
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Digital_Logic_Experiments/lab05/lab05.srcs/sim_1/new/lab05_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab05_tb
ERROR: [VRFC 10-8414] extra comma in port association list is not allowed [D:/Documents/Digital_Logic_Experiments/lab05/lab05.srcs/sim_1/new/lab05_test.v:26]
ERROR: [VRFC 10-8530] module 'Lab05_tb' is ignored due to previous errors [D:/Documents/Digital_Logic_Experiments/lab05/lab05.srcs/sim_1/new/lab05_test.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Documents/Digital_Logic_Experiments/lab05/lab05.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Documents/Digital_Logic_Experiments/lab05/lab05.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
open_run impl_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1878.473 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 27 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 2541.660 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 2541.660 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2541.660 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2664.934 ; gain = 1049.883
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.1
  **** Build date : Apr 18 2022 at 16:02:36
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.1.0
  ****** Build date   : Apr 13 2022-03:12:08
    **** Build number : 2022.1.1649790728
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 2726.613 ; gain = 11.902
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Lab05_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/Digital_Logic_Experiments/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Software/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Software/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'D:/Documents/Digital_Logic_Experiments/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Lab05_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Documents/Digital_Logic_Experiments/lab05/lab05.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/Documents/Digital_Logic_Experiments/lab05/lab05.sim/sim_1/behav/xsim/ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/Digital_Logic_Experiments/lab05/lab05.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Lab05_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Digital_Logic_Experiments/lab05/lab05.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Digital_Logic_Experiments/lab05/lab05.srcs/sources_1/new/bcd7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bcd7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Digital_Logic_Experiments/lab05/lab05.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Digital_Logic_Experiments/lab05/lab05.srcs/sources_1/new/lab05.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab05
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Digital_Logic_Experiments/lab05/lab05.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Digital_Logic_Experiments/lab05/lab05.srcs/sources_1/new/selectLed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SelectLed
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Digital_Logic_Experiments/lab05/lab05.srcs/sim_1/new/lab05_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab05_tb
ERROR: [VRFC 10-8414] extra comma in port association list is not allowed [D:/Documents/Digital_Logic_Experiments/lab05/lab05.srcs/sim_1/new/lab05_test.v:26]
ERROR: [VRFC 10-8530] module 'Lab05_tb' is ignored due to previous errors [D:/Documents/Digital_Logic_Experiments/lab05/lab05.srcs/sim_1/new/lab05_test.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Documents/Digital_Logic_Experiments/lab05/lab05.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Documents/Digital_Logic_Experiments/lab05/lab05.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2726.613 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Lab05_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/Digital_Logic_Experiments/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Software/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Software/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'D:/Documents/Digital_Logic_Experiments/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Lab05_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Documents/Digital_Logic_Experiments/lab05/lab05.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/Documents/Digital_Logic_Experiments/lab05/lab05.sim/sim_1/behav/xsim/ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/Digital_Logic_Experiments/lab05/lab05.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Lab05_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Digital_Logic_Experiments/lab05/lab05.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Digital_Logic_Experiments/lab05/lab05.srcs/sources_1/new/bcd7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bcd7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Digital_Logic_Experiments/lab05/lab05.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Digital_Logic_Experiments/lab05/lab05.srcs/sources_1/new/lab05.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab05
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Digital_Logic_Experiments/lab05/lab05.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Digital_Logic_Experiments/lab05/lab05.srcs/sources_1/new/selectLed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SelectLed
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Digital_Logic_Experiments/lab05/lab05.srcs/sim_1/new/lab05_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab05_tb
ERROR: [VRFC 10-8414] extra comma in port association list is not allowed [D:/Documents/Digital_Logic_Experiments/lab05/lab05.srcs/sim_1/new/lab05_test.v:26]
ERROR: [VRFC 10-8530] module 'Lab05_tb' is ignored due to previous errors [D:/Documents/Digital_Logic_Experiments/lab05/lab05.srcs/sim_1/new/lab05_test.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Documents/Digital_Logic_Experiments/lab05/lab05.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Documents/Digital_Logic_Experiments/lab05/lab05.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Lab05_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/Digital_Logic_Experiments/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Software/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Software/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'D:/Documents/Digital_Logic_Experiments/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Lab05_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Documents/Digital_Logic_Experiments/lab05/lab05.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/Documents/Digital_Logic_Experiments/lab05/lab05.sim/sim_1/behav/xsim/ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/Digital_Logic_Experiments/lab05/lab05.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Lab05_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Digital_Logic_Experiments/lab05/lab05.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Digital_Logic_Experiments/lab05/lab05.srcs/sources_1/new/bcd7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bcd7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Digital_Logic_Experiments/lab05/lab05.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Digital_Logic_Experiments/lab05/lab05.srcs/sources_1/new/lab05.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab05
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Digital_Logic_Experiments/lab05/lab05.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Digital_Logic_Experiments/lab05/lab05.srcs/sources_1/new/selectLed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SelectLed
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Digital_Logic_Experiments/lab05/lab05.srcs/sim_1/new/lab05_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab05_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/Digital_Logic_Experiments/lab05/lab05.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Lab05_tb_behav xil_defaultlib.Lab05_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Lab05_tb_behav xil_defaultlib.Lab05_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3423] illegal output port connection to 'LED' [D:/Documents/Digital_Logic_Experiments/lab05/lab05.srcs/sim_1/new/lab05_test.v:23]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Documents/Digital_Logic_Experiments/lab05/lab05.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Documents/Digital_Logic_Experiments/lab05/lab05.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2726.613 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Lab05_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/Digital_Logic_Experiments/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Software/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Software/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'D:/Documents/Digital_Logic_Experiments/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Lab05_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Documents/Digital_Logic_Experiments/lab05/lab05.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/Documents/Digital_Logic_Experiments/lab05/lab05.sim/sim_1/behav/xsim/ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/Digital_Logic_Experiments/lab05/lab05.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Lab05_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Digital_Logic_Experiments/lab05/lab05.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Digital_Logic_Experiments/lab05/lab05.srcs/sources_1/new/bcd7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bcd7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Digital_Logic_Experiments/lab05/lab05.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Digital_Logic_Experiments/lab05/lab05.srcs/sources_1/new/lab05.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab05
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Digital_Logic_Experiments/lab05/lab05.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Digital_Logic_Experiments/lab05/lab05.srcs/sources_1/new/selectLed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SelectLed
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Digital_Logic_Experiments/lab05/lab05.srcs/sim_1/new/lab05_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab05_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/Digital_Logic_Experiments/lab05/lab05.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Lab05_tb_behav xil_defaultlib.Lab05_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Lab05_tb_behav xil_defaultlib.Lab05_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'clk_freq' [D:/Documents/Digital_Logic_Experiments/lab05/lab05.srcs/sources_1/new/lab05.v:16]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'wrdata' [D:/Documents/Digital_Logic_Experiments/lab05/lab05.srcs/sources_1/new/lab05.v:20]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'dina' [D:/Documents/Digital_Logic_Experiments/lab05/lab05.srcs/sources_1/new/lab05.v:29]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Divider
Compiling module xil_defaultlib.Regfile
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.Bcd7seg
Compiling module xil_defaultlib.SelectLed
Compiling module xil_defaultlib.Lab05
Compiling module xil_defaultlib.Lab05_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Lab05_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2731.695 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Documents/Digital_Logic_Experiments/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Lab05_tb_behav -key {Behavioral:sim_1:Functional:Lab05_tb} -tclbatch {Lab05_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Lab05_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Lab05_tb.uut.myram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Lab05_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 2748.852 ; gain = 17.156
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Lab05_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/Digital_Logic_Experiments/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Software/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Software/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'D:/Documents/Digital_Logic_Experiments/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Lab05_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Documents/Digital_Logic_Experiments/lab05/lab05.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/Documents/Digital_Logic_Experiments/lab05/lab05.sim/sim_1/behav/xsim/ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/Digital_Logic_Experiments/lab05/lab05.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Lab05_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Digital_Logic_Experiments/lab05/lab05.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Digital_Logic_Experiments/lab05/lab05.srcs/sources_1/new/bcd7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bcd7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Digital_Logic_Experiments/lab05/lab05.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Digital_Logic_Experiments/lab05/lab05.srcs/sources_1/new/lab05.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab05
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Digital_Logic_Experiments/lab05/lab05.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Digital_Logic_Experiments/lab05/lab05.srcs/sources_1/new/selectLed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SelectLed
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Digital_Logic_Experiments/lab05/lab05.srcs/sim_1/new/lab05_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab05_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/Digital_Logic_Experiments/lab05/lab05.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Lab05_tb_behav xil_defaultlib.Lab05_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Lab05_tb_behav xil_defaultlib.Lab05_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'clk_freq' [D:/Documents/Digital_Logic_Experiments/lab05/lab05.srcs/sources_1/new/lab05.v:16]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'wrdata' [D:/Documents/Digital_Logic_Experiments/lab05/lab05.srcs/sources_1/new/lab05.v:20]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'dina' [D:/Documents/Digital_Logic_Experiments/lab05/lab05.srcs/sources_1/new/lab05.v:29]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Divider
Compiling module xil_defaultlib.Regfile
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.Bcd7seg
Compiling module xil_defaultlib.SelectLed
Compiling module xil_defaultlib.Lab05
Compiling module xil_defaultlib.Lab05_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Lab05_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2751.941 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Documents/Digital_Logic_Experiments/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Lab05_tb_behav -key {Behavioral:sim_1:Functional:Lab05_tb} -tclbatch {Lab05_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Lab05_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Lab05_tb.uut.myram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Lab05_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 2755.578 ; gain = 3.637
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Lab05_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/Digital_Logic_Experiments/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Software/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Software/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'D:/Documents/Digital_Logic_Experiments/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Lab05_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Documents/Digital_Logic_Experiments/lab05/lab05.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/Documents/Digital_Logic_Experiments/lab05/lab05.sim/sim_1/behav/xsim/ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/Digital_Logic_Experiments/lab05/lab05.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Lab05_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Digital_Logic_Experiments/lab05/lab05.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Digital_Logic_Experiments/lab05/lab05.srcs/sources_1/new/bcd7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bcd7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Digital_Logic_Experiments/lab05/lab05.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Digital_Logic_Experiments/lab05/lab05.srcs/sources_1/new/lab05.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab05
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Digital_Logic_Experiments/lab05/lab05.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Digital_Logic_Experiments/lab05/lab05.srcs/sources_1/new/selectLed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SelectLed
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Digital_Logic_Experiments/lab05/lab05.srcs/sim_1/new/lab05_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab05_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/Digital_Logic_Experiments/lab05/lab05.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Lab05_tb_behav xil_defaultlib.Lab05_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Lab05_tb_behav xil_defaultlib.Lab05_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'clk_freq' [D:/Documents/Digital_Logic_Experiments/lab05/lab05.srcs/sources_1/new/lab05.v:16]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'wrdata' [D:/Documents/Digital_Logic_Experiments/lab05/lab05.srcs/sources_1/new/lab05.v:20]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'dina' [D:/Documents/Digital_Logic_Experiments/lab05/lab05.srcs/sources_1/new/lab05.v:29]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Divider
Compiling module xil_defaultlib.Regfile
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.Bcd7seg
Compiling module xil_defaultlib.SelectLed
Compiling module xil_defaultlib.Lab05
Compiling module xil_defaultlib.Lab05_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Lab05_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2761.523 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Documents/Digital_Logic_Experiments/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Lab05_tb_behav -key {Behavioral:sim_1:Functional:Lab05_tb} -tclbatch {Lab05_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Lab05_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Lab05_tb.uut.myram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Lab05_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 2761.523 ; gain = 0.000
