#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu Dec  7 17:12:58 2023
# Process ID: 20340
# Current directory: E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19404 E:\Xilinx\FPGA_Prjs\dzy\referance\22_lcd_rgb_char\prj\lcd_rgb_char.xpr
# Log file: E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/vivado.log
# Journal file: E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj\vivado.jou
# Running On: xyh, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 8, Host memory: 16889 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Admin/Desktop/wang/7020/12_lcd_rgb_char/prj' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2023.1/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'blk_mem_gen_0' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'blk_mem_gen_0' (customized with software release 2020.2) has a different revision in the IP Catalog.
INFO: [Project 1-230] Project 'lcd_rgb_char.xpr' upgraded for this version of Vivado.
update_compile_order -fileset sources_1
upgrade_ip -srcset blk_mem_gen_0 -vlnv xilinx.com:ip:blk_mem_gen:8.4 [get_ips  blk_mem_gen_0] -log ip_upgrade.log
Upgrading 'blk_mem_gen_0'
INFO: [Project 1-386] Moving file 'E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' from fileset 'blk_mem_gen_0' to fileset 'sources_1'.
INFO: [IP_Flow 19-3422] Upgraded blk_mem_gen_0 (Block Memory Generator 8.4) from revision 4 to revision 6
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips blk_mem_gen_0] -no_script -sync -force -quiet
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/doc/pictures.coe' provided. It will be converted relative to IP Instance files '../../../../../doc/pictures.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/doc/pictures.coe' provided. It will be converted relative to IP Instance files '../../../../../doc/pictures.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/doc/pictures.coe' provided. It will be converted relative to IP Instance files '../../../../../doc/pictures.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/doc/pictures.coe' provided. It will be converted relative to IP Instance files '../../../../../doc/pictures.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/doc/ZDYZ.coe' provided. It will be converted relative to IP Instance files '../../../../../doc/ZDYZ.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/doc/pictures.coe' provided. It will be converted relative to IP Instance files '../../../../../doc/pictures.coe'
reset_run synth_1
launch_runs synth_1 -jobs 12
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: blk_mem_gen_0
[Thu Dec  7 17:31:57 2023] Launched blk_mem_gen_0_synth_1...
Run output will be captured here: E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.runs/blk_mem_gen_0_synth_1/runme.log
[Thu Dec  7 17:31:57 2023] Launched synth_1...
Run output will be captured here: E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.runs/synth_1/runme.log
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/doc/pictures.coe' provided. It will be converted relative to IP Instance files '../../../../../doc/pictures.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/doc/pictures.coe' provided. It will be converted relative to IP Instance files '../../../../../doc/pictures.coe'
set_property -dict [list \
  CONFIG.Coe_File {E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/doc/pictures.coe} \
  CONFIG.Write_Depth_A {118800} \
] [get_ips blk_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/doc/pictures.coe' provided. It will be converted relative to IP Instance files '../../../../../doc/pictures.coe'
generate_target all [get_files  E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
generate_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1442.648 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: blk_mem_gen_0
export_ip_user_files -of_objects [get_files E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_0_synth_1
launch_runs blk_mem_gen_0_synth_1 -jobs 12
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: blk_mem_gen_0
[Thu Dec  7 17:38:39 2023] Launched blk_mem_gen_0_synth_1...
Run output will be captured here: E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.runs/blk_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.ip_user_files/sim_scripts -ip_user_files_dir E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.ip_user_files -ipstatic_source_dir E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.cache/compile_simlib/modelsim} {questa=E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.cache/compile_simlib/questa} {riviera=E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.cache/compile_simlib/riviera} {activehdl=E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
reset_run synth_1
launch_runs synth_1 -jobs 12
[Thu Dec  7 18:54:17 2023] Launched synth_1...
Run output will be captured here: E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.runs/synth_1/runme.log
launch_runs impl_1 -jobs 12
[Thu Dec  7 18:55:07 2023] Launched impl_1...
Run output will be captured here: E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Dec  7 18:56:33 2023] Launched impl_1...
Run output will be captured here: E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO 处于关闭状态。
ECHO 处于关闭状态。

****** Xilinx hw_server v2023.1
  **** Build date : May  7 2023 at 15:26:57
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO 处于关闭状态。
ECHO 处于关闭状态。


******** Xilinx cs_server v2023.1.0
  ****** Build date   : Apr 10 2023-23:59:24
    **** Build number : 2023.1.1681142364
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1457.258 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/C305A167ABCD
set_property PROGRAM.FILE {E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.runs/impl_1/lcd_rgb_char.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.runs/impl_1/lcd_rgb_char.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Dec  7 19:05:13 2023] Launched impl_1...
Run output will be captured here: E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.runs/synth_1

launch_runs synth_1 -jobs 12
[Thu Dec  7 19:05:43 2023] Launched synth_1...
Run output will be captured here: E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.runs/synth_1/runme.log
launch_runs impl_1 -jobs 12
[Thu Dec  7 19:07:29 2023] Launched impl_1...
Run output will be captured here: E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Dec  7 19:09:14 2023] Launched synth_1...
Run output will be captured here: E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.runs/synth_1/runme.log
[Thu Dec  7 19:09:14 2023] Launched impl_1...
Run output will be captured here: E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Dec  7 19:13:47 2023] Launched synth_1...
Run output will be captured here: E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.runs/synth_1/runme.log
[Thu Dec  7 19:13:47 2023] Launched impl_1...
Run output will be captured here: E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO 处于关闭状态。
ECHO 处于关闭状态。

****** Xilinx hw_server v2023.1
  **** Build date : May  7 2023 at 15:26:57
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO 处于关闭状态。
ECHO 处于关闭状态。


******** Xilinx cs_server v2023.1.0
  ****** Build date   : Apr 10 2023-23:59:24
    **** Build number : 2023.1.1681142364
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1551.434 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/C305A167ABCD
set_property PROGRAM.FILE {E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.runs/impl_1/lcd_rgb_char.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.runs/impl_1/lcd_rgb_char.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Dec  7 19:18:03 2023] Launched synth_1...
Run output will be captured here: E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.runs/synth_1/runme.log
[Thu Dec  7 19:18:03 2023] Launched impl_1...
Run output will be captured here: E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO 处于关闭状态。
ECHO 处于关闭状态。

****** Xilinx hw_server v2023.1
  **** Build date : May  7 2023 at 15:26:57
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO 处于关闭状态。
ECHO 处于关闭状态。


******** Xilinx cs_server v2023.1.0
  ****** Build date   : Apr 10 2023-23:59:24
    **** Build number : 2023.1.1681142364
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1551.434 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/C305A167ABCD
set_property PROGRAM.FILE {E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.runs/impl_1/lcd_rgb_char.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.runs/impl_1/lcd_rgb_char.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/doc/pictures.coe' provided. It will be converted relative to IP Instance files '../../../../../doc/pictures.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/doc/pictures.coe' provided. It will be converted relative to IP Instance files '../../../../../doc/pictures.coe'
set_property CONFIG.Coe_File {E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/doc/pictures.coe} [get_ips blk_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/doc/pictures.coe' provided. It will be converted relative to IP Instance files '../../../../../doc/pictures.coe'
generate_target all [get_files  E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
generate_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1558.660 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: blk_mem_gen_0
export_ip_user_files -of_objects [get_files E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.runs/blk_mem_gen_0_synth_1

launch_runs blk_mem_gen_0_synth_1 -jobs 12
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: blk_mem_gen_0
[Thu Dec  7 19:26:17 2023] Launched blk_mem_gen_0_synth_1...
Run output will be captured here: E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.runs/blk_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.ip_user_files/sim_scripts -ip_user_files_dir E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.ip_user_files -ipstatic_source_dir E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.cache/compile_simlib/modelsim} {questa=E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.cache/compile_simlib/questa} {riviera=E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.cache/compile_simlib/riviera} {activehdl=E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Dec  7 19:32:54 2023] Launched synth_1...
Run output will be captured here: E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.runs/synth_1/runme.log
[Thu Dec  7 19:32:54 2023] Launched impl_1...
Run output will be captured here: E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO 处于关闭状态。
ECHO 处于关闭状态。

****** Xilinx hw_server v2023.1
  **** Build date : May  7 2023 at 15:26:57
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO 处于关闭状态。
ECHO 处于关闭状态。


******** Xilinx cs_server v2023.1.0
  ****** Build date   : Apr 10 2023-23:59:24
    **** Build number : 2023.1.1681142364
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1558.660 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/C305A167ABCD
set_property PROGRAM.FILE {E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.runs/impl_1/lcd_rgb_char.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.runs/impl_1/lcd_rgb_char.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/C305A167ABCD
close_hw_manager
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/doc/pic.coe' provided. It will be converted relative to IP Instance files '../../../../../doc/pic.coe'
set_property -dict [list \
  CONFIG.Coe_File {E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/doc/pic.coe} \
  CONFIG.Write_Depth_A {150000} \
] [get_ips blk_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/doc/pic.coe' provided. It will be converted relative to IP Instance files '../../../../../doc/pic.coe'
generate_target all [get_files  E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
generate_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1573.191 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: blk_mem_gen_0
export_ip_user_files -of_objects [get_files E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.runs/blk_mem_gen_0_synth_1

launch_runs blk_mem_gen_0_synth_1 -jobs 12
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: blk_mem_gen_0
[Thu Dec  7 20:16:54 2023] Launched blk_mem_gen_0_synth_1...
Run output will be captured here: E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.runs/blk_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.ip_user_files/sim_scripts -ip_user_files_dir E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.ip_user_files -ipstatic_source_dir E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.cache/compile_simlib/modelsim} {questa=E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.cache/compile_simlib/questa} {riviera=E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.cache/compile_simlib/riviera} {activehdl=E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.runs/synth_1

launch_runs synth_1 -jobs 12
[Thu Dec  7 20:17:13 2023] Launched blk_mem_gen_0_synth_1...
Run output will be captured here: E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.runs/blk_mem_gen_0_synth_1/runme.log
[Thu Dec  7 20:17:13 2023] Launched synth_1...
Run output will be captured here: E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.runs/synth_1/runme.log
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.runs/synth_1

reset_run blk_mem_gen_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.runs/blk_mem_gen_0_synth_1

WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
generate_target all [get_files  E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: blk_mem_gen_0
export_ip_user_files -of_objects [get_files E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
launch_runs blk_mem_gen_0_synth_1 -jobs 12
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: blk_mem_gen_0
[Thu Dec  7 20:20:27 2023] Launched blk_mem_gen_0_synth_1...
Run output will be captured here: E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.runs/blk_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.ip_user_files/sim_scripts -ip_user_files_dir E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.ip_user_files -ipstatic_source_dir E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.cache/compile_simlib/modelsim} {questa=E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.cache/compile_simlib/questa} {riviera=E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.cache/compile_simlib/riviera} {activehdl=E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Dec  7 20:34:35 2023] Launched synth_1...
Run output will be captured here: E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.runs/synth_1/runme.log
[Thu Dec  7 20:34:35 2023] Launched impl_1...
Run output will be captured here: E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1 -jobs 12
[Thu Dec  7 20:37:08 2023] Launched impl_1...
Run output will be captured here: E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Dec  7 20:39:36 2023] Launched impl_1...
Run output will be captured here: E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO 处于关闭状态。
ECHO 处于关闭状态。

****** Xilinx hw_server v2023.1
  **** Build date : May  7 2023 at 15:26:57
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO 处于关闭状态。
ECHO 处于关闭状态。


******** Xilinx cs_server v2023.1.0
  ****** Build date   : Apr 10 2023-23:59:24
    **** Build number : 2023.1.1681142364
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1600.359 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/C305A167ABCD
set_property PROGRAM.FILE {E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.runs/impl_1/lcd_rgb_char.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.runs/impl_1/lcd_rgb_char.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/C305A167ABCD
close_hw_manager
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Dec  7 20:50:35 2023] Launched synth_1...
Run output will be captured here: E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.runs/synth_1/runme.log
[Thu Dec  7 20:50:35 2023] Launched impl_1...
Run output will be captured here: E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1 -jobs 12
[Thu Dec  7 20:52:03 2023] Launched impl_1...
Run output will be captured here: E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1 -jobs 12
[Thu Dec  7 20:53:08 2023] Launched impl_1...
Run output will be captured here: E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.runs/impl_1/runme.log
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.runs/synth_1

launch_runs synth_1 -jobs 12
[Thu Dec  7 20:55:42 2023] Launched synth_1...
Run output will be captured here: E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.runs/synth_1/runme.log
launch_runs impl_1 -jobs 12
[Thu Dec  7 20:56:42 2023] Launched impl_1...
Run output will be captured here: E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.runs/impl_1/runme.log
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.runs/synth_1

launch_runs synth_1 -jobs 12
[Thu Dec  7 20:57:59 2023] Launched synth_1...
Run output will be captured here: E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.runs/synth_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Thu Dec  7 21:15:37 2023...
