From ed2c61c5f2813eff3ad1d54ec58d137acaa6b933 Mon Sep 17 00:00:00 2001
From: Valentin Raevsky <valentin@compulab.co.il>
Date: Mon, 21 Jan 2019 18:31:55 +0200
Subject: [PATCH 105/105] cl-som-imx8: dts: Added ecspi/uart sample's dts

Signed-off-by: Valentin Raevsky <valentin@compulab.co.il>
---
 arch/arm64/boot/dts/compulab/Makefile              |   2 +
 arch/arm64/boot/dts/compulab/cl-som-imx8-ecspi.dts | 149 +++++++++++++++++++++
 arch/arm64/boot/dts/compulab/cl-som-imx8-uarts.dts |  73 ++++++++++
 3 files changed, 224 insertions(+)
 create mode 100644 arch/arm64/boot/dts/compulab/cl-som-imx8-ecspi.dts
 create mode 100644 arch/arm64/boot/dts/compulab/cl-som-imx8-uarts.dts

diff --git a/arch/arm64/boot/dts/compulab/Makefile b/arch/arm64/boot/dts/compulab/Makefile
index 4953903..b9cc045 100644
--- a/arch/arm64/boot/dts/compulab/Makefile
+++ b/arch/arm64/boot/dts/compulab/Makefile
@@ -1,4 +1,6 @@
 dtb-$(CONFIG_ARCH_FSL_IMX8MQ) += cl-som-imx8.dtb
+dtb-$(CONFIG_ARCH_FSL_IMX8MQ) += cl-som-imx8-uarts.dtb
+dtb-$(CONFIG_ARCH_FSL_IMX8MQ) += cl-som-imx8-ecspi.dtb
 dtb-$(CONFIG_ARCH_FSL_IMX8MQ) += sbc-imx8.dtb
 dtb-$(CONFIG_ARCH_FSL_IMX8MQ) += sbc-imx8-thermal.dtb
 dtb-$(CONFIG_ARCH_FSL_IMX8MQ) += sbc-imx8-bluetooth.dtb
diff --git a/arch/arm64/boot/dts/compulab/cl-som-imx8-ecspi.dts b/arch/arm64/boot/dts/compulab/cl-som-imx8-ecspi.dts
new file mode 100644
index 0000000..c0c091d
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/cl-som-imx8-ecspi.dts
@@ -0,0 +1,149 @@
+/*
+ * Copyright (C) 2018 CopuLab Ltd.
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License
+ * as published by the Free Software Foundation; either version 2
+ * of the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ */
+
+#include "cl-som-imx8.dts"
+
+/ {
+    model = "CompuLab CL-SOM-iMX8 rev1.1 on SBC-iMX8 (ecspi sample)";
+    compatible = "compulab,sbc-imx8", "compulab,cl-som-imx8,rev1.1", "compulab,cl-som-imx8", "fsl,imx8mq";
+
+    ecspi1: ecspi@30820000 {
+        #address-cells = <1>;
+        #size-cells = <0>;
+        compatible = "fsl,imx7d-ecspi", "fsl,imx51-ecspi";
+        reg = <0 0x30820000 0 0x10000>;
+        interrupts = <GIC_SPI 31 IRQ_TYPE_LEVEL_HIGH>;
+        clocks = <&clk  IMX8MQ_CLK_ECSPI1_ROOT>,
+            <&clk IMX8MQ_CLK_ECSPI1_ROOT>;
+        clock-names = "ipg", "per";
+        status = "disabled";
+    };
+
+    ecspi2: ecspi@30830000 {
+        #address-cells = <1>;
+        #size-cells = <0>;
+        compatible = "fsl,imx7d-ecspi", "fsl,imx51-ecspi";
+        reg = <0 0x30830000 0 0x10000>;
+        interrupts = <GIC_SPI 32 IRQ_TYPE_LEVEL_HIGH>;
+        clocks = <&clk  IMX8MQ_CLK_ECSPI2_ROOT>,
+            <&clk IMX8MQ_CLK_ECSPI2_ROOT>;
+        clock-names = "ipg", "per";
+        status = "disabled";
+    };
+
+    ecspi3: ecspi@30840000 {
+        #address-cells = <1>;
+        #size-cells = <0>;
+        compatible = "fsl,imx7d-ecspi", "fsl,imx51-ecspi";
+        reg = <0 0x30840000 0 0x10000>;
+        interrupts = <GIC_SPI 33 IRQ_TYPE_LEVEL_HIGH>;
+        clocks = <&clk  IMX8MQ_CLK_ECSPI3_ROOT>,
+            <&clk IMX8MQ_CLK_ECSPI3_ROOT>;
+        clock-names = "ipg", "per";
+        status = "disabled";
+    };
+};
+
+&iomuxc {
+    cl-som-imx8-ecspi {
+
+        pinctrl_ecspi1_sample: ecspi1_samplegrp {
+            fsl,pins = <
+                MX8MQ_IOMUXC_ECSPI1_SCLK_ECSPI1_SCLK 	0x82 /* P1.13 */
+                MX8MQ_IOMUXC_ECSPI1_MOSI_ECSPI1_MOSI	0x82 /* P1.11 */
+                MX8MQ_IOMUXC_ECSPI1_MISO_ECSPI1_MISO	0x82 /* P1.15 */
+                MX8MQ_IOMUXC_ECSPI1_SS0_GPIO5_IO9       0x82 /* P1.17 */
+            >;
+        };
+
+        pinctrl_ecspi2_sample: ecspi2_samplegrp {
+            fsl,pins = <
+                MX8MQ_IOMUXC_ECSPI2_MOSI_ECSPI2_MOSI    0x82 /* P1.11 */
+                MX8MQ_IOMUXC_ECSPI2_MISO_ECSPI2_MISO    0x82 /* P1.15 */
+                MX8MQ_IOMUXC_ECSPI2_SCLK_ECSPI2_SCLK    0x82 /* P1.13 */
+                MX8MQ_IOMUXC_ECSPI2_SS0_GPIO5_IO13      0x82 /* P1.17 */
+            >;
+        };
+
+        pinctrl_ecspi3_sample: ecspi3_samplegrp {
+            fsl,pins = <
+                MX8MQ_IOMUXC_UART1_RXD_ECSPI3_SCLK  0x82 /* P1.69 */
+                MX8MQ_IOMUXC_UART1_TXD_ECSPI3_MOSI  0x82 /* P1.65 */
+                MX8MQ_IOMUXC_UART2_RXD_ECSPI3_MISO  0x82 /* P1.63 */
+                MX8MQ_IOMUXC_UART2_TXD_GPIO5_IO25   0x82 /* P1.58 */
+            >;
+        };
+
+        pinctrl_uart3_sample: uart3_samplegrp {
+            fsl,pins = <
+                MX8MQ_IOMUXC_UART3_TXD_UART3_DCE_TX 0x79
+                MX8MQ_IOMUXC_UART3_RXD_UART3_DCE_RX 0x79
+            >;
+        };
+    };
+};
+
+&uart3 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_uart3_sample>;
+	status = "okay";
+};
+
+/* 
+ * Must be disabled; conflictis with ecspi2.
+ */
+&uart4 {
+	status = "disabled";
+};
+
+/* Rev 1.1 only */
+&ecspi1 {
+    pinctrl-names = "default";
+    pinctrl-0 = <&pinctrl_ecspi1_sample>;
+    fsl,spi-num-chipselects = <1>;
+    cs-gpios = <&gpio5 9 0>;
+    status = "okay";
+    spi@0 {
+        compatible = "spidev", "rohm,dh2228fv";
+        reg = <0>;
+        spi-max-frequency = <54000000>;
+    };
+};
+
+/* Rev 1.0 w/out WB only */
+&ecspi2 {
+    pinctrl-names = "default";
+    pinctrl-0 = <&pinctrl_ecspi2_sample>;
+    fsl,spi-num-chipselects = <1>;
+    cs-gpios = <&gpio5 13 0>;
+    status = "okay";
+    spi@0 {
+        compatible = "spidev", "rohm,dh2228fv";
+        reg = <0>;
+        spi-max-frequency = <54000000>;
+    };
+};
+
+&ecspi3 {
+    pinctrl-names = "default";
+    pinctrl-0 = <&pinctrl_ecspi3_sample>;
+    fsl,spi-num-chipselects = <1>;
+    cs-gpios = <&gpio5 25 0>;
+    status = "okay";
+    spi@0 {
+        compatible = "spidev", "rohm,dh2228fv";
+        reg = <0>;
+        spi-max-frequency = <54000000>;
+    };
+};
diff --git a/arch/arm64/boot/dts/compulab/cl-som-imx8-uarts.dts b/arch/arm64/boot/dts/compulab/cl-som-imx8-uarts.dts
new file mode 100644
index 0000000..78d8fda
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/cl-som-imx8-uarts.dts
@@ -0,0 +1,73 @@
+/*
+ * Copyright (C) 2018 CopuLab Ltd.
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License
+ * as published by the Free Software Foundation; either version 2
+ * of the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ */
+
+/* 
+ * UART1 loop back mode. 
+ * Option#1) Remove all jumpers from E1 and E2 and short E1.2 and E2.2
+ * Option#2) Set jumperis on E1.1-2 and E2.1-2 and short P20.19 and P20.21
+ * 
+ * UART4 loop back mode. 
+ * Option#1) Short P20.15 and P20.17
+ * 
+ * How to validate:
+ * make use of picocon, issue:
+ * UART1)
+ * picocom /dev/ttymxc0 --baud 115200 --nolock --echo
+ * UART4)
+ * picocom /dev/ttymxc3 --baud 115200 --nolock --echo
+ * 
+ * Type any text, it has to show up twice.
+*/
+
+#include "cl-som-imx8.dts"
+
+/ {
+    model = "CompuLab CL-SOM-iMX8 rev1.1 on SBC-iMX8 (uart sample)";
+    compatible = "compulab,sbc-imx8", "compulab,cl-som-imx8,rev1.1", "compulab,cl-som-imx8", "fsl,imx8mq";
+};
+
+&iomuxc {
+    cl-som-imx8-uart {
+
+        pinctrl_uart1_sample: uart1grp_sample {
+            fsl,pins = <
+                MX8MQ_IOMUXC_UART1_RXD_UART1_DCE_RX	0x79
+                MX8MQ_IOMUXC_UART1_TXD_UART1_DCE_TX	0x79
+            >;
+        };
+
+        pinctrl_uart4_sample: uart4grp_sample {
+            fsl,pins = <
+                MX8MQ_IOMUXC_UART4_RXD_UART4_DCE_RX	0x79
+                MX8MQ_IOMUXC_UART4_TXD_UART4_DCE_TX	0x79
+            >;
+        };
+    };
+};
+
+&uart1 {
+    pinctrl-names = "default";
+    pinctrl-0 = <&pinctrl_uart1_sample>;
+    assigned-clocks = <&clk IMX8MQ_CLK_UART1_SRC>;
+    assigned-clock-parents = <&clk IMX8MQ_CLK_25M>;
+    status = "okay";
+};
+
+&uart4 {
+    pinctrl-names = "default";
+    pinctrl-0 = <&pinctrl_uart4_sample>;
+    assigned-clocks = <&clk IMX8MQ_CLK_UART4_SRC>;
+    assigned-clock-parents = <&clk IMX8MQ_CLK_25M>;
+    status = "okay";
+};
-- 
1.9.1

