
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.011222                       # Number of seconds simulated
sim_ticks                                 11222309838                       # Number of ticks simulated
final_tick                               536049903375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 175838                       # Simulator instruction rate (inst/s)
host_op_rate                                   228047                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 251794                       # Simulator tick rate (ticks/s)
host_mem_usage                               67386016                       # Number of bytes of host memory used
host_seconds                                 44569.36                       # Real time elapsed on the host
sim_insts                                  7836990076                       # Number of instructions simulated
sim_ops                                   10163888265                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       316544                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       176384                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       213888                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       212992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data        86912                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         3968                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       214272                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       340096                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data        87040                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1683200                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4224                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4224                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         3968                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           35072                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       466432                       # Number of bytes written to this memory
system.physmem.bytes_written::total            466432                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2473                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1378                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           33                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1671                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           33                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1664                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          679                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           31                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data         1674                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data         2657                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          680                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 13150                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            3644                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 3644                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       387799                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     28206671                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       410611                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     15717263                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       376393                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     19059178                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       376393                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     18979337                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst       387799                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data      7744573                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst       353581                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     19093395                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst       399205                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     30305348                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst       433422                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data      7755979                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               149986948                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       387799                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       410611                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       376393                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       376393                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst       387799                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst       353581                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst       399205                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst       433422                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3125203                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          41562923                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               41562923                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          41562923                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       387799                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     28206671                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       410611                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     15717263                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       376393                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     19059178                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       376393                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     18979337                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst       387799                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data      7744573                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst       353581                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     19093395                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst       399205                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     30305348                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst       433422                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data      7755979                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              191549871                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus0.numCycles                26912015                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2078917                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      1700047                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       205541                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups       853340                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits          817663                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          213162                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9119                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     20175342                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              11802471                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2078917                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1030825                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2470674                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         598521                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        586044                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           17                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1242880                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       206812                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     23620626                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.610472                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.959683                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        21149952     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          133385      0.56%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          210708      0.89%     91.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          335412      1.42%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          139587      0.59%     93.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          155668      0.66%     93.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          167783      0.71%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          109740      0.46%     94.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1218391      5.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     23620626                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.077249                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.438558                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        19988856                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       774444                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          2462603                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         6443                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        388277                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       340785                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          275                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      14407935                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1592                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        388277                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        20019401                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         203976                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       482661                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          2438814                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        87492                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      14398738                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         1586                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         24883                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        33044                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         3440                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     19988254                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     66978199                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     66978199                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17023992                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         2964247                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3643                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1995                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           267587                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1372549                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       737261                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        22342                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       169289                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          14378890                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3650                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13593246                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        17512                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      1845533                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      4143422                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          332                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     23620626                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.575482                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.268103                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     17889210     75.74%     75.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2301218      9.74%     85.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1254943      5.31%     90.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       859820      3.64%     94.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       802853      3.40%     97.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       229663      0.97%     98.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       179611      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        61175      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        42133      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     23620626                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           3217     12.76%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          9667     38.33%     51.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        12336     48.91%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     11387433     83.77%     83.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       214900      1.58%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1646      0.01%     85.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1256656      9.24%     94.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       732611      5.39%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13593246                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.505100                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              25220                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.001855                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     50849849                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     16228226                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13372809                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13618466                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        40415                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       248991                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           39                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          159                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        23045                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          879                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        388277                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         139191                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        12603                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     14382560                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          923                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1372549                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       737261                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1993                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9398                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          159                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       119167                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       117481                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       236648                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13398762                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1181462                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       194483                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   20                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             1913676                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         1884631                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            732214                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.497873                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13373045                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13372809                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7818193                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20429419                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.496908                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.382693                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12257191                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      2125419                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3318                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       209594                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     23232349                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.527592                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.380332                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     18255088     78.58%     78.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2410767     10.38%     88.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       939102      4.04%     93.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       505513      2.18%     95.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       378067      1.63%     96.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       211117      0.91%     97.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       130728      0.56%     98.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       116276      0.50%     98.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       285691      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     23232349                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12257191                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1837774                       # Number of memory references committed
system.switch_cpus0.commit.loads              1123558                       # Number of loads committed
system.switch_cpus0.commit.membars               1656                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1759628                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11044453                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       248995                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       285691                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            37329203                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           29153538                       # The number of ROB writes
system.switch_cpus0.timesIdled                 327850                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3291389                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12257191                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.691202                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.691202                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.371581                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.371581                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        60418520                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       18538698                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       13438997                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3314                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus1.numCycles                26912015                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2120844                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      1738777                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       210013                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       876901                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits          828122                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          217599                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9347                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     20291255                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              12060114                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2120844                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1045721                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              2652772                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         594547                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       1096482                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1251497                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       208625                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     24421628                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.604047                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.949940                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        21768856     89.14%     89.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          286403      1.17%     90.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          332215      1.36%     91.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          182827      0.75%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          211500      0.87%     93.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          116271      0.48%     93.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           79328      0.32%     94.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          204640      0.84%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1239588      5.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     24421628                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.078807                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.448131                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        20128487                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      1262725                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          2631845                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        19638                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        378931                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       344325                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         2182                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      14724955                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        11328                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        378931                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        20159553                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         353699                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       821316                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2621545                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        86582                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      14715606                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           20                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         22433                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        40251                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     20452406                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     68523108                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     68523108                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17454475                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         2997924                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3819                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2116                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           235087                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1407451                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       764846                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        19944                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       168796                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          14691174                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3824                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13882390                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        18923                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      1838560                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      4260810                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          398                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     24421628                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.568447                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.259268                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     18570231     76.04%     76.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      2355734      9.65%     85.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1263735      5.17%     90.86% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       874917      3.58%     94.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       764136      3.13%     97.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       392042      1.61%     99.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        93712      0.38%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        61559      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        45562      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     24421628                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           3470     11.55%     11.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         13028     43.37%     54.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        13539     45.07%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11620078     83.70%     83.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       216893      1.56%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1700      0.01%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1284453      9.25%     94.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       759266      5.47%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13882390                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.515844                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              30037                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002164                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     52235368                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     16533716                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13650363                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      13912427                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        34570                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       250712                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           77                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          161                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        16340                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          848                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          103                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        378931                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         304821                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        13940                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     14695016                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         4792                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1407451                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       764846                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2113                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          9582                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          161                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       121126                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       118171                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       239297                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13676257                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1205603                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       206133                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   18                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1964640                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1913668                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            759037                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.508184                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13650620                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13650363                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8115067                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         21256705                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.507222                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.381765                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10250399                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12576153                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      2118934                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3426                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       211047                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     24042697                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.523076                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.341081                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     18904366     78.63%     78.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2383960      9.92%     88.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       998070      4.15%     92.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       598409      2.49%     95.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       416308      1.73%     96.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       268633      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       139590      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       111999      0.47%     99.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       221362      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     24042697                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10250399                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12576153                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1905242                       # Number of memory references committed
system.switch_cpus1.commit.loads              1156736                       # Number of loads committed
system.switch_cpus1.commit.membars               1710                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1799883                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11337974                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       255920                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       221362                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            38516357                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           29769130                       # The number of ROB writes
system.switch_cpus1.timesIdled                 312630                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2490387                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10250399                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12576153                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10250399                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.625460                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.625460                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.380886                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.380886                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        61692929                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18948289                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       13739432                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3422                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus2.numCycles                26912015                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         1965502                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      1758576                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       158974                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1328475                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1295905                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          114988                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         4676                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     20839536                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              11168933                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            1965502                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1410893                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              2489271                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         524179                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        505582                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           25                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1263117                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       155739                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     24198751                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.515755                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.752721                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        21709480     89.71%     89.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          383240      1.58%     91.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          188293      0.78%     92.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          379422      1.57%     93.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          117296      0.48%     94.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          352693      1.46%     95.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           54466      0.23%     95.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           87793      0.36%     96.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          926068      3.83%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     24198751                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.073034                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.415017                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        20666717                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       683552                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          2484129                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         2024                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        362325                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       181676                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         2012                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      12457890                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         4801                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        362325                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        20687033                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         444174                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       175961                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          2463630                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        65624                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      12438544                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           18                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents          9602                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        48873                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     16261386                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     56315006                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     56315006                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     13116341                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         3145035                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         1627                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          827                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           157539                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      2279408                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       355436                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         3153                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        79644                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          12372477                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         1631                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         11563990                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         7910                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      2286045                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      4698098                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     24198751                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.477875                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.089917                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     19133022     79.07%     79.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1572163      6.50%     85.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1720208      7.11%     92.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       986403      4.08%     96.75% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       505927      2.09%     98.84% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       126942      0.52%     99.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       147689      0.61%     99.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7         3526      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         2871      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     24198751                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          19077     57.20%     57.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     57.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          7873     23.61%     80.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         6400     19.19%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      9045935     78.23%     78.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        88425      0.76%     78.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     78.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     78.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     78.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     78.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     78.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     78.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     78.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     78.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     78.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     78.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     78.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     78.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     78.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     78.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     78.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     78.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     78.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          801      0.01%     79.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     79.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      2076870     17.96%     96.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       351959      3.04%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      11563990                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.429696                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              33350                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002884                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     47367991                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     14660198                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     11264827                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      11597340                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         8724                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       474975                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           16                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           47                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         9198                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        362325                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         374110                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         8155                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     12374123                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts          543                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      2279408                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       355436                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          824                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          4247                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents          215                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           47                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       107000                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        61257                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       168257                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     11418071                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      2047587                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       145919                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   15                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2399478                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1738388                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            351891                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.424274                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              11267892                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             11264827                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          6822727                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         14731192                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.418580                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.463148                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      8970050                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     10070697                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      2303896                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         1616                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       157799                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     23836426                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.422492                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.291954                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     20100150     84.33%     84.33% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      1458187      6.12%     90.44% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       944812      3.96%     94.41% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       297365      1.25%     95.65% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       498663      2.09%     97.75% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        95227      0.40%     98.15% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        60702      0.25%     98.40% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        54768      0.23%     98.63% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       326552      1.37%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     23836426                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      8970050                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      10070697                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               2150667                       # Number of memory references committed
system.switch_cpus2.commit.loads              1804429                       # Number of loads committed
system.switch_cpus2.commit.membars                806                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1547514                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          8792811                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       123293                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       326552                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            35884428                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           25111820                       # The number of ROB writes
system.switch_cpus2.timesIdled                 472296                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2713264                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            8970050                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             10070697                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      8970050                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      3.000208                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                3.000208                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.333310                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.333310                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        53119884                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       14645556                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       13279642                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          1614                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus3.numCycles                26912015                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         1963422                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      1756776                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       158679                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1327596                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1294548                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          115126                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         4660                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     20814518                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              11159557                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            1963422                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1409674                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              2487411                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         523364                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        519401                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           25                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1261662                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       155406                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     24185170                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.515661                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.752460                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        21697759     89.72%     89.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          382312      1.58%     91.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          188570      0.78%     92.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          379110      1.57%     93.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          117507      0.49%     94.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          352677      1.46%     95.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           54426      0.23%     95.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           87885      0.36%     96.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          924924      3.82%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     24185170                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.072957                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.414668                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        20642388                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       696759                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          2482214                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         2002                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        361803                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       181171                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred         2012                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      12448080                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         4788                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        361803                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        20662709                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         456979                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       176351                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          2461726                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        65598                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      12428806                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           19                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents          9606                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        48903                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     16248469                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     56277674                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     56277674                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     13110879                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         3137574                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         1629                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          829                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           157506                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      2277961                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       355827                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         3093                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        79348                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          12363377                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         1634                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         11556507                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         7783                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      2281478                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      4695161                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           18                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     24185170                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.477834                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.089990                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     19123659     79.07%     79.07% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1570546      6.49%     85.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1718164      7.10%     92.67% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       985984      4.08%     96.75% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       505354      2.09%     98.84% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       127769      0.53%     99.36% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       147300      0.61%     99.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         3532      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         2862      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     24185170                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          18934     57.02%     57.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          7865     23.69%     80.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         6404     19.29%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      9039208     78.22%     78.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        88326      0.76%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          801      0.01%     78.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     78.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      2076025     17.96%     96.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       352147      3.05%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      11556507                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.429418                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              33203                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002873                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     47339170                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     14646535                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     11257867                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      11589710                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         9092                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       474908                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           17                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           48                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         9593                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        361803                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         386691                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         8144                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     12365027                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         1058                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      2277961                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       355827                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          827                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          4227                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents          224                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           48                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       106840                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        61015                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       167855                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     11411040                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      2046106                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       145467                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   16                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2398191                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1737158                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            352085                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.424013                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              11261185                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             11257867                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          6818350                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         14727631                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.418321                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.462963                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      8965421                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     10066068                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      2299404                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         1616                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       157504                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     23823367                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.422529                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.292018                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     20089165     84.33%     84.33% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      1456800      6.12%     90.44% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       944850      3.97%     94.41% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       296927      1.25%     95.65% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       498665      2.09%     97.75% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        95173      0.40%     98.15% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        60712      0.25%     98.40% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        54610      0.23%     98.63% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       326465      1.37%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     23823367                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      8965421                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      10066068                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               2149284                       # Number of memory references committed
system.switch_cpus3.commit.loads              1803050                       # Number of loads committed
system.switch_cpus3.commit.membars                806                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1546739                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          8788953                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       123291                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       326465                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            35862335                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           25093047                       # The number of ROB writes
system.switch_cpus3.timesIdled                 471809                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                2726845                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            8965421                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             10066068                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      8965421                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      3.001757                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                3.001757                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.333138                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.333138                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        53088178                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       14636504                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       13269052                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          1614                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus4.numCycles                26912015                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups         2412878                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted      2008797                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect       220890                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups       917347                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits          881026                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS          259144                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        10188                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles     20983126                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              13234525                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            2412878                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      1140170                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles              2757696                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         616347                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       1026965                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.MiscStallCycles          951                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus4.fetch.IcacheWaitRetryStallCycles           56                       # Number of stall cycles due to full MSHR
system.switch_cpus4.fetch.CacheLines          1304769                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       211195                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     25162234                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.646540                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     2.018640                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        22404538     89.04%     89.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1          168685      0.67%     89.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2          211734      0.84%     90.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3          338910      1.35%     91.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4          142765      0.57%     92.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5          183681      0.73%     93.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          213369      0.85%     94.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           98584      0.39%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         1399968      5.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     25162234                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.089658                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.491770                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        20860858                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      1162270                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles          2744571                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         1375                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        393159                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved       367222                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          281                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      16179117                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1628                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        393159                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        20882381                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles          67099                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      1035885                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles          2724391                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        59311                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      16079488                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents           21                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents          8531                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        41277                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands     22450750                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups     74769300                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     74769300                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps     18756851                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps         3693878                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts         3884                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         2024                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts           208383                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      1508794                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       786987                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads         8725                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       177019                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          15696659                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded         3897                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued         15049255                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        15798                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      1923450                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined      3930343                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved          145                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     25162234                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.598089                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.320194                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     18788369     74.67%     74.67% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      2904963     11.54%     86.21% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2      1188709      4.72%     90.94% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       666378      2.65%     93.59% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       902943      3.59%     97.17% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5       278962      1.11%     98.28% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6       273791      1.09%     99.37% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7       146540      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8        11579      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     25162234                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu         103505     78.85%     78.85% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         14314     10.90%     89.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        13447     10.24%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     12677512     84.24%     84.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       205585      1.37%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         1860      0.01%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      1379847      9.17%     94.79% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       784451      5.21%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total      15049255                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.559202                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             131266                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.008722                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads     55407807                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     17624108                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses     14654812                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      15180521                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads        11220                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       289630                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          103                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        12149                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        393159                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles          51168                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         6528                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     15700563                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts        11889                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      1508794                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       786987                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         2023                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents          5708                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            4                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          103                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       130500                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       124259                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       254759                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     14785395                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      1356275                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       263859                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             2140617                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         2090067                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            784342                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.549398                       # Inst execution rate
system.switch_cpus4.iew.wb_sent              14654899                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count             14654812                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers          8779439                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         23593448                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.544545                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.372113                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     10912440                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps     13446730                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts      2253874                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls         3752                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       222560                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     24769075                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.542884                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.362977                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     19077962     77.02%     77.02% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      2884274     11.64%     88.67% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      1047698      4.23%     92.90% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3       520950      2.10%     95.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4       477197      1.93%     96.93% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       200408      0.81%     97.74% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       198401      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7        94504      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       267681      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     24769075                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     10912440                       # Number of instructions committed
system.switch_cpus4.commit.committedOps      13446730                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               1994002                       # Number of memory references committed
system.switch_cpus4.commit.loads              1219164                       # Number of loads committed
system.switch_cpus4.commit.membars               1872                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           1948948                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         12106557                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       277688                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events       267681                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            40201920                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           31794390                       # The number of ROB writes
system.switch_cpus4.timesIdled                 320424                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                1749781                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           10912440                       # Number of Instructions Simulated
system.switch_cpus4.committedOps             13446730                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     10912440                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.466178                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.466178                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.405486                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.405486                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        66523249                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       20474846                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads       14959686                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes          3748                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus5.numCycles                26912015                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups         1967018                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted      1760255                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       158812                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      1328019                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         1296754                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS          115140                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         4648                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles     20861140                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts              11181317                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            1967018                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      1411894                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles              2492310                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         523588                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        500892                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.PendingTrapStallCycles           25                       # Number of stall cycles due to pending traps
system.switch_cpus5.fetch.CacheLines          1264080                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes       155628                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples     24218272                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.515911                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.752865                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        21725962     89.71%     89.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          383441      1.58%     91.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2          188817      0.78%     92.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          379973      1.57%     93.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4          117715      0.49%     94.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5          353268      1.46%     95.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6           54506      0.23%     95.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           87472      0.36%     96.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          927118      3.83%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total     24218272                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.073091                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.415477                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        20688472                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       678707                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles          2487203                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         1993                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        361893                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved       181398                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred         2012                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts      12471876                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         4758                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        361893                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        20708860                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         439411                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles       175847                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles          2466642                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        65615                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts      12452630                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents           19                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          9574                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        48870                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands     16282313                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups     56383359                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups     56383359                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps     13140466                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         3141745                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts         1635                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          833                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts           157496                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      2280905                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       356409                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads         3104                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores        79556                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded          12387256                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded         1640                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued         11579366                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         7901                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      2283406                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined      4695056                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           19                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples     24218272                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.478125                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.090135                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     19145393     79.05%     79.05% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      1575198      6.50%     85.56% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2      1721999      7.11%     92.67% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       987516      4.08%     96.75% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       506609      2.09%     98.84% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5       127434      0.53%     99.36% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6       147722      0.61%     99.97% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7         3524      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         2877      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total     24218272                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu          19115     57.22%     57.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead          7873     23.57%     80.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite         6417     19.21%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu      9058199     78.23%     78.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        88598      0.77%     78.99% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     78.99% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     78.99% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     78.99% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     78.99% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     78.99% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     78.99% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     78.99% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     78.99% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     78.99% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     78.99% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     78.99% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     78.99% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     78.99% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     78.99% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     78.99% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     78.99% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.99% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     78.99% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.99% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.99% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.99% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.99% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.99% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          803      0.01%     79.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     79.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      2078912     17.95%     96.95% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       352854      3.05%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total      11579366                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.430268                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt              33405                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.002885                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads     47418309                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes     14672345                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses     11280734                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses      11612771                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         8895                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       474080                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           46                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         9315                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        361893                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         369423                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         8122                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts     12388911                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts         1047                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      2280905                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       356409                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          831                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          4190                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents          218                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           46                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       106923                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect        61236                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts       168159                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts     11433870                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      2049706                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       145495                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   15                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             2402488                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         1740549                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            352782                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.424861                       # Inst execution rate
system.switch_cpus5.iew.wb_sent              11283912                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count             11280734                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers          6832112                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers         14754995                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.419171                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.463037                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      8985182                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps     10088551                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts      2300666                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls         1620                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       157639                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples     23856379                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.422887                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.292437                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0     20113111     84.31%     84.31% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      1460868      6.12%     90.43% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2       946858      3.97%     94.40% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3       298058      1.25%     95.65% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4       499510      2.09%     97.74% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        95281      0.40%     98.14% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6        60717      0.25%     98.40% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7        54762      0.23%     98.63% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       327214      1.37%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total     23856379                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      8985182                       # Number of instructions committed
system.switch_cpus5.commit.committedOps      10088551                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               2153863                       # Number of memory references committed
system.switch_cpus5.commit.loads              1806795                       # Number of loads committed
system.switch_cpus5.commit.membars                808                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           1550168                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts          8808663                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       123590                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events       327214                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            35918343                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           25140775                       # The number of ROB writes
system.switch_cpus5.timesIdled                 472274                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                2693743                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            8985182                       # Number of Instructions Simulated
system.switch_cpus5.committedOps             10088551                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      8985182                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.995155                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.995155                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.333873                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.333873                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads        53194199                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes       14667756                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads       13294849                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes          1618                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus6.numCycles                26912015                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups         2012537                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted      1815362                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect       107464                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups       760102                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits          718111                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS          110740                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         4698                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles     21315372                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              12654021                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches            2012537                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches       828851                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles              2502623                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles         338780                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       1307992                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines          1225262                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       107824                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     25354657                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.585638                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.905040                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        22852034     90.13%     90.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1           89559      0.35%     90.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2          183044      0.72%     91.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3           76312      0.30%     91.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4          415491      1.64%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5          370291      1.46%     94.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6           71541      0.28%     94.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          149686      0.59%     95.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8         1146699      4.52%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     25354657                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.074782                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.470200                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        21178323                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles      1446633                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles          2493444                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         7828                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        228426                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved       177114                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          244                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      14839288                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1497                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        228426                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        21201175                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles        1261303                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles       110900                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles          2480082                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        72768                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      14830682                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents         1360                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents         31845                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents        25459                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents         1990                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands     17418462                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups     69847776                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     69847776                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps     15413973                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps         2004480                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts         1729                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          879                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts           178029                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      3496540                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      1766851                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads        16314                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        87213                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          14800409                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded         1735                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         14214521                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         8397                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      1167815                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined      2814619                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           20                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     25354657                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.560628                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.356267                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     20288458     80.02%     80.02% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      1523769      6.01%     86.03% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2      1249109      4.93%     90.96% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       539813      2.13%     93.08% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       680356      2.68%     95.77% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5       653650      2.58%     98.35% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6       371636      1.47%     99.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7        29323      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8        18543      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     25354657                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          36206     11.24%     11.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead        277976     86.26%     97.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite         8063      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu      8921100     62.76%     62.76% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       124203      0.87%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          850      0.01%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      3406162     23.96%     87.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      1762206     12.40%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      14214521                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.528185                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             322245                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.022670                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads     54114338                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     15970358                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses     14091358                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      14536766                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads        25731                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads       140278                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           61                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          401                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        12056                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads         1254                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        228426                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles        1217199                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        20460                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     14802165                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts          173                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      3496540                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      1766851                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          879                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents         13655                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           15                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          401                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect        61728                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        63853                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       125581                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts     14114141                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      3394509                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       100377                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   21                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             5156516                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         1848910                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           1762007                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.524455                       # Inst execution rate
system.switch_cpus6.iew.wb_sent              14091859                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count             14091358                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers          7613933                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         15022857                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.523608                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.506823                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts     11439035                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps     13442753                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts      1360991                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls         1715                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       109586                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     25126231                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.535009                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.357319                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     20246260     80.58%     80.58% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1      1784391      7.10%     87.68% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2       836499      3.33%     91.01% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3       825150      3.28%     94.29% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4       225651      0.90%     95.19% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       954262      3.80%     98.99% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        71876      0.29%     99.28% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7        52392      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       129750      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     25126231                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     11439035                       # Number of instructions committed
system.switch_cpus6.commit.committedOps      13442753                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               5111054                       # Number of memory references committed
system.switch_cpus6.commit.loads              3356259                       # Number of loads committed
system.switch_cpus6.commit.membars                856                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           1775009                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts         11954015                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       130198                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events       129750                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            39800186                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           29835944                       # The number of ROB writes
system.switch_cpus6.timesIdled                 465819                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                1557358                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts           11439035                       # Number of Instructions Simulated
system.switch_cpus6.committedOps             13442753                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total     11439035                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.352647                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.352647                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.425053                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.425053                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        69766412                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       16369317                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads       17658207                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes          1712                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus7.numCycles                26912015                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups         2412177                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted      2008427                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       220920                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       915876                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits          880499                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS          259183                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        10235                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles     20981281                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts              13233081                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches            2412177                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      1139682                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles              2757791                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         615874                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       1032976                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines          1304574                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes       211112                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     25164987                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.646357                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     2.018427                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        22407196     89.04%     89.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1          168640      0.67%     89.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2          212975      0.85%     90.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3          339296      1.35%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4          142415      0.57%     92.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5          182776      0.73%     93.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6          212925      0.85%     94.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7           98114      0.39%     94.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8         1400650      5.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     25164987                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.089632                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.491716                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        20857787                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      1168634                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles          2744526                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         1386                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        392653                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved       366877                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          286                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts      16175309                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1645                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        392653                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        20879588                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles          67259                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      1041662                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles          2724067                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        59750                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts      16073752                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents           19                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents          8618                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        41621                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands     22447528                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups     74743172                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups     74743172                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps     18756104                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps         3691412                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts         3869                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts         2009                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts           210705                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      1507520                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores       786534                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads         8838                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       175074                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded          15693183                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded         3882                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued         15046343                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        15818                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      1921897                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined      3926333                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved          130                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     25164987                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.597908                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.319996                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     18792997     74.68%     74.68% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1      2902555     11.53%     86.21% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2      1189645      4.73%     90.94% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3       666438      2.65%     93.59% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       902754      3.59%     97.18% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5       279023      1.11%     98.29% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6       273605      1.09%     99.37% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7       146337      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8        11633      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     25164987                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu         103716     78.91%     78.91% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         14250     10.84%     89.75% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite        13467     10.25%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu     12675156     84.24%     84.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       205657      1.37%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc         1860      0.01%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      1379710      9.17%     94.79% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite       783960      5.21%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total      15046343                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.559094                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             131433                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.008735                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads     55404921                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes     17619062                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses     14652939                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses      15177776                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads        11338                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads       288401                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          102                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        11722                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        392653                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles          51302                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         6383                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts     15697071                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts        12339                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      1507520                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts       786534                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts         2008                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          5556                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            8                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          102                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       130479                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       124460                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       254939                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts     14783610                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      1356559                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       262730                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             2140395                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches         2090103                       # Number of branches executed
system.switch_cpus7.iew.exec_stores            783836                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.549331                       # Inst execution rate
system.switch_cpus7.iew.wb_sent              14653039                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count             14652939                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers          8779544                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers         23588363                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.544476                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.372198                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts     10912005                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps     13446189                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts      2250924                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls         3752                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       222585                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     24772334                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.542791                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.362880                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     19081791     77.03%     77.03% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1      2883958     11.64%     88.67% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      1046733      4.23%     92.90% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3       521851      2.11%     95.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4       476950      1.93%     96.93% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5       200686      0.81%     97.74% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       198234      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7        94470      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       267661      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     24772334                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     10912005                       # Number of instructions committed
system.switch_cpus7.commit.committedOps      13446189                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               1993928                       # Number of memory references committed
system.switch_cpus7.commit.loads              1219116                       # Number of loads committed
system.switch_cpus7.commit.membars               1872                       # Number of memory barriers committed
system.switch_cpus7.commit.branches           1948858                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts         12106081                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls       277677                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events       267661                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads            40201708                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes           31786904                       # The number of ROB writes
system.switch_cpus7.timesIdled                 320372                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                1747028                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts           10912005                       # Number of Instructions Simulated
system.switch_cpus7.committedOps             13446189                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total     10912005                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.466276                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.466276                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.405470                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.405470                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads        66515063                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes       20475551                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads       14957951                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes          3748                       # number of misc regfile writes
system.l20.replacements                          2507                       # number of replacements
system.l20.tagsinuse                      4095.558104                       # Cycle average of tags in use
system.l20.total_refs                          327157                       # Total number of references to valid blocks.
system.l20.sampled_refs                          6603                       # Sample count of references to valid blocks.
system.l20.avg_refs                         49.546721                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           37.483649                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    26.572344                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   927.554716                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3103.947395                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.009151                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.006487                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.226454                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.757800                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999892                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         4859                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   4860                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1587                       # number of Writeback hits
system.l20.Writeback_hits::total                 1587                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           15                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   15                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         4874                       # number of demand (read+write) hits
system.l20.demand_hits::total                    4875                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         4874                       # number of overall hits
system.l20.overall_hits::total                   4875                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           34                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         2473                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 2507                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           34                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         2473                       # number of demand (read+write) misses
system.l20.demand_misses::total                  2507                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           34                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         2473                       # number of overall misses
system.l20.overall_misses::total                 2507                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     29832742                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1290119225                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1319951967                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     29832742                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1290119225                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1319951967                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     29832742                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1290119225                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1319951967                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           35                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         7332                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               7367                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1587                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1587                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           15                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               15                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           35                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         7347                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                7382                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           35                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         7347                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               7382                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.971429                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.337289                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.340301                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.971429                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.336600                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.339610                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.971429                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.336600                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.339610                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 877433.588235                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 521681.854023                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 526506.568408                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 877433.588235                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 521681.854023                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 526506.568408                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 877433.588235                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 521681.854023                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 526506.568408                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 540                       # number of writebacks
system.l20.writebacks::total                      540                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           34                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         2473                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            2507                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           34                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         2473                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             2507                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           34                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         2473                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            2507                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     27389189                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1112499442                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1139888631                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     27389189                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1112499442                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1139888631                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     27389189                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1112499442                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1139888631                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.337289                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.340301                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.971429                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.336600                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.339610                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.971429                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.336600                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.339610                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 805564.382353                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 449858.245855                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 454682.341843                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 805564.382353                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 449858.245855                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 454682.341843                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 805564.382353                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 449858.245855                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 454682.341843                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1416                       # number of replacements
system.l21.tagsinuse                      4095.448804                       # Cycle average of tags in use
system.l21.total_refs                          346272                       # Total number of references to valid blocks.
system.l21.sampled_refs                          5512                       # Sample count of references to valid blocks.
system.l21.avg_refs                         62.821480                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          146.824263                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    29.245305                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   654.324065                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3265.055172                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.035846                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.007140                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.159747                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.797133                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999865                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         4249                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   4250                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            2444                       # number of Writeback hits
system.l21.Writeback_hits::total                 2444                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           15                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   15                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         4264                       # number of demand (read+write) hits
system.l21.demand_hits::total                    4265                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         4264                       # number of overall hits
system.l21.overall_hits::total                   4265                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           36                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1376                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1412                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            2                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  2                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           36                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1378                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1414                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           36                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1378                       # number of overall misses
system.l21.overall_misses::total                 1414                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     27970944                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    675655651                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      703626595                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data      1174552                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total      1174552                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     27970944                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    676830203                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       704801147                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     27970944                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    676830203                       # number of overall miss cycles
system.l21.overall_miss_latency::total      704801147                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           37                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         5625                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               5662                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         2444                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             2444                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           17                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               17                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           37                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         5642                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                5679                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           37                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         5642                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               5679                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.972973                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.244622                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.249382                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data     0.117647                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total        0.117647                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.972973                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.244240                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.248987                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.972973                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.244240                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.248987                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 776970.666667                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 491028.816134                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 498319.118272                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data       587276                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total       587276                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 776970.666667                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 491168.507257                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 498444.941301                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 776970.666667                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 491168.507257                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 498444.941301                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 888                       # number of writebacks
system.l21.writebacks::total                      888                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           36                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1376                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1412                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            2                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             2                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           36                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1378                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1414                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           36                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1378                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1414                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     25371075                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    576229544                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    601600619                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data      1030088                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total      1030088                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     25371075                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    577259632                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    602630707                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     25371075                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    577259632                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    602630707                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.244622                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.249382                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.117647                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total     0.117647                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.972973                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.244240                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.248987                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.972973                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.244240                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.248987                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 704752.083333                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 418771.470930                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 426062.761331                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data       515044                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total       515044                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 704752.083333                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 418911.198839                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 426188.618812                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 704752.083333                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 418911.198839                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 426188.618812                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          1704                       # number of replacements
system.l22.tagsinuse                      4095.763608                       # Cycle average of tags in use
system.l22.total_refs                          178705                       # Total number of references to valid blocks.
system.l22.sampled_refs                          5800                       # Sample count of references to valid blocks.
system.l22.avg_refs                         30.811207                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           53.744982                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    28.354943                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   872.154243                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          3141.509440                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.013121                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.006923                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.212928                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.766970                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999942                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data         4111                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   4112                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks             699                       # number of Writeback hits
system.l22.Writeback_hits::total                  699                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data            9                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                    9                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data         4120                       # number of demand (read+write) hits
system.l22.demand_hits::total                    4121                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data         4120                       # number of overall hits
system.l22.overall_hits::total                   4121                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           33                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         1671                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 1704                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           33                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         1671                       # number of demand (read+write) misses
system.l22.demand_misses::total                  1704                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           33                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         1671                       # number of overall misses
system.l22.overall_misses::total                 1704                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     28833440                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    721310811                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      750144251                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     28833440                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    721310811                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       750144251                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     28833440                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    721310811                       # number of overall miss cycles
system.l22.overall_miss_latency::total      750144251                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           34                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         5782                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               5816                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks          699                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total              699                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data            9                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total                9                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           34                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         5791                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                5825                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           34                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         5791                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               5825                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.970588                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.289000                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.292985                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.970588                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.288551                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.292532                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.970588                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.288551                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.292532                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 873740.606061                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 431664.159785                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 440225.499413                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 873740.606061                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 431664.159785                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 440225.499413                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 873740.606061                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 431664.159785                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 440225.499413                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 257                       # number of writebacks
system.l22.writebacks::total                      257                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           33                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         1671                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            1704                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           33                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         1671                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             1704                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           33                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         1671                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            1704                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     26464040                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    601333011                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    627797051                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     26464040                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    601333011                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    627797051                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     26464040                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    601333011                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    627797051                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.970588                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.289000                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.292985                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.970588                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.288551                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.292532                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.970588                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.288551                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.292532                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 801940.606061                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 359864.159785                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 368425.499413                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 801940.606061                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 359864.159785                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 368425.499413                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 801940.606061                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 359864.159785                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 368425.499413                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          1697                       # number of replacements
system.l23.tagsinuse                      4095.740190                       # Cycle average of tags in use
system.l23.total_refs                          178701                       # Total number of references to valid blocks.
system.l23.sampled_refs                          5793                       # Sample count of references to valid blocks.
system.l23.avg_refs                         30.847747                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           53.740190                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    28.354695                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   869.678522                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3143.966783                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.013120                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.006923                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.212324                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.767570                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999937                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data         4106                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   4107                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks             700                       # number of Writeback hits
system.l23.Writeback_hits::total                  700                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data            9                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                    9                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data         4115                       # number of demand (read+write) hits
system.l23.demand_hits::total                    4116                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data         4115                       # number of overall hits
system.l23.overall_hits::total                   4116                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           33                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         1664                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 1697                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           33                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         1664                       # number of demand (read+write) misses
system.l23.demand_misses::total                  1697                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           33                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         1664                       # number of overall misses
system.l23.overall_misses::total                 1697                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     29428655                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    738230574                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      767659229                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     29428655                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    738230574                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       767659229                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     29428655                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    738230574                       # number of overall miss cycles
system.l23.overall_miss_latency::total      767659229                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           34                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         5770                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               5804                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks          700                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total              700                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            9                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                9                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           34                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         5779                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                5813                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           34                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         5779                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               5813                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.970588                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.288388                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.292385                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.970588                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.287939                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.291932                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.970588                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.287939                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.291932                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 891777.424242                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 443648.181490                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 452362.539187                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 891777.424242                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 443648.181490                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 452362.539187                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 891777.424242                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 443648.181490                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 452362.539187                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 256                       # number of writebacks
system.l23.writebacks::total                      256                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           33                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         1664                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            1697                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           33                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         1664                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             1697                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           33                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         1664                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            1697                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     27057404                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    618682586                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    645739990                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     27057404                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    618682586                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    645739990                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     27057404                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    618682586                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    645739990                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.970588                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.288388                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.292385                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.970588                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.287939                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.291932                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.970588                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.287939                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.291932                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 819921.333333                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 371804.438702                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 380518.556276                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 819921.333333                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 371804.438702                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 380518.556276                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 819921.333333                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 371804.438702                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 380518.556276                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                           713                       # number of replacements
system.l24.tagsinuse                      4095.488778                       # Cycle average of tags in use
system.l24.total_refs                          252400                       # Total number of references to valid blocks.
system.l24.sampled_refs                          4808                       # Sample count of references to valid blocks.
system.l24.avg_refs                         52.495840                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks          122.488778                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    30.055889                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data   329.994263                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          3612.949848                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.029904                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.007338                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.080565                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.882068                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999875                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            2                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data         3210                       # number of ReadReq hits
system.l24.ReadReq_hits::total                   3212                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks             998                       # number of Writeback hits
system.l24.Writeback_hits::total                  998                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data           15                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                   15                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            2                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data         3225                       # number of demand (read+write) hits
system.l24.demand_hits::total                    3227                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            2                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data         3225                       # number of overall hits
system.l24.overall_hits::total                   3227                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           34                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data          679                       # number of ReadReq misses
system.l24.ReadReq_misses::total                  713                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           34                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data          679                       # number of demand (read+write) misses
system.l24.demand_misses::total                   713                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           34                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data          679                       # number of overall misses
system.l24.overall_misses::total                  713                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     52693907                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data    312884919                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total      365578826                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     52693907                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data    312884919                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total       365578826                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     52693907                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data    312884919                       # number of overall miss cycles
system.l24.overall_miss_latency::total      365578826                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           36                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data         3889                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total               3925                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks          998                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total              998                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data           15                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total               15                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           36                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data         3904                       # number of demand (read+write) accesses
system.l24.demand_accesses::total                3940                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           36                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data         3904                       # number of overall (read+write) accesses
system.l24.overall_accesses::total               3940                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.944444                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.174595                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.181656                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.944444                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.173924                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.180964                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.944444                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.173924                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.180964                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 1549820.794118                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 460802.531664                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 512733.276297                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 1549820.794118                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 460802.531664                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 512733.276297                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 1549820.794118                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 460802.531664                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 512733.276297                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                 412                       # number of writebacks
system.l24.writebacks::total                      412                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           34                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data          679                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total             713                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           34                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data          679                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total              713                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           34                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data          679                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total             713                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     50251724                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data    264109817                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total    314361541                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     50251724                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data    264109817                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total    314361541                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     50251724                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data    264109817                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total    314361541                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.944444                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.174595                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.181656                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.944444                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.173924                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.180964                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.944444                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.173924                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.180964                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 1477991.882353                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 388968.802651                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 440899.776999                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 1477991.882353                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 388968.802651                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 440899.776999                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 1477991.882353                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 388968.802651                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 440899.776999                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                          1705                       # number of replacements
system.l25.tagsinuse                      4095.745530                       # Cycle average of tags in use
system.l25.total_refs                          178696                       # Total number of references to valid blocks.
system.l25.sampled_refs                          5801                       # Sample count of references to valid blocks.
system.l25.avg_refs                         30.804344                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks           53.745530                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    28.107971                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data   875.009420                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          3138.882609                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.013121                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.006862                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.213625                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.766329                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999938                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data         4103                       # number of ReadReq hits
system.l25.ReadReq_hits::total                   4104                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks             698                       # number of Writeback hits
system.l25.Writeback_hits::total                  698                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data            9                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                    9                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data         4112                       # number of demand (read+write) hits
system.l25.demand_hits::total                    4113                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data         4112                       # number of overall hits
system.l25.overall_hits::total                   4113                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           31                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data         1674                       # number of ReadReq misses
system.l25.ReadReq_misses::total                 1705                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           31                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data         1674                       # number of demand (read+write) misses
system.l25.demand_misses::total                  1705                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           31                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data         1674                       # number of overall misses
system.l25.overall_misses::total                 1705                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     28580068                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data    717625262                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total      746205330                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     28580068                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data    717625262                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total       746205330                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     28580068                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data    717625262                       # number of overall miss cycles
system.l25.overall_miss_latency::total      746205330                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           32                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data         5777                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total               5809                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks          698                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total              698                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data            9                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total                9                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           32                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data         5786                       # number of demand (read+write) accesses
system.l25.demand_accesses::total                5818                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           32                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data         5786                       # number of overall (read+write) accesses
system.l25.overall_accesses::total               5818                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.968750                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.289770                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.293510                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.968750                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.289319                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.293056                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.968750                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.289319                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.293056                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 921937.677419                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 428688.925926                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 437657.085044                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 921937.677419                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 428688.925926                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 437657.085044                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 921937.677419                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 428688.925926                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 437657.085044                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                 259                       # number of writebacks
system.l25.writebacks::total                      259                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           31                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data         1674                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total            1705                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           31                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data         1674                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total             1705                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           31                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data         1674                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total            1705                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     26353877                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data    597409963                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total    623763840                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     26353877                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data    597409963                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total    623763840                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     26353877                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data    597409963                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total    623763840                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.968750                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.289770                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.293510                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.968750                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.289319                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.293056                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.968750                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.289319                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.293056                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 850125.064516                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 356875.724612                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 365843.894428                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 850125.064516                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 356875.724612                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 365843.894428                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 850125.064516                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 356875.724612                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 365843.894428                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                          2692                       # number of replacements
system.l26.tagsinuse                      4095.867779                       # Cycle average of tags in use
system.l26.total_refs                          324218                       # Total number of references to valid blocks.
system.l26.sampled_refs                          6788                       # Sample count of references to valid blocks.
system.l26.avg_refs                         47.763406                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks           13.076205                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    25.740087                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data  1289.281063                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          2767.770425                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.003192                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.006284                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.314766                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.675725                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999968                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data         5507                       # number of ReadReq hits
system.l26.ReadReq_hits::total                   5508                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks            2347                       # number of Writeback hits
system.l26.Writeback_hits::total                 2347                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data            9                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                    9                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data         5516                       # number of demand (read+write) hits
system.l26.demand_hits::total                    5517                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data         5516                       # number of overall hits
system.l26.overall_hits::total                   5517                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           35                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data         2657                       # number of ReadReq misses
system.l26.ReadReq_misses::total                 2692                       # number of ReadReq misses
system.l26.demand_misses::switch_cpus6.inst           35                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data         2657                       # number of demand (read+write) misses
system.l26.demand_misses::total                  2692                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           35                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data         2657                       # number of overall misses
system.l26.overall_misses::total                 2692                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     30062668                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data   1389373928                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total     1419436596                       # number of ReadReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     30062668                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data   1389373928                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total      1419436596                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     30062668                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data   1389373928                       # number of overall miss cycles
system.l26.overall_miss_latency::total     1419436596                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           36                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data         8164                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total               8200                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks         2347                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total             2347                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data            9                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total                9                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           36                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data         8173                       # number of demand (read+write) accesses
system.l26.demand_accesses::total                8209                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           36                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data         8173                       # number of overall (read+write) accesses
system.l26.overall_accesses::total               8209                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.972222                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.325453                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.328293                       # miss rate for ReadReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.972222                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.325095                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.327933                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.972222                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.325095                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.327933                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 858933.371429                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 522910.774558                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 527279.567608                       # average ReadReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 858933.371429                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 522910.774558                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 527279.567608                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 858933.371429                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 522910.774558                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 527279.567608                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                 615                       # number of writebacks
system.l26.writebacks::total                      615                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           35                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data         2657                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total            2692                       # number of ReadReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           35                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data         2657                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total             2692                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           35                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data         2657                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total            2692                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     27547191                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data   1198493321                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total   1226040512                       # number of ReadReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     27547191                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data   1198493321                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total   1226040512                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     27547191                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data   1198493321                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total   1226040512                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.325453                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.328293                       # mshr miss rate for ReadReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.972222                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.325095                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.327933                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.972222                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.325095                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.327933                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 787062.600000                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 451070.124577                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 455438.526003                       # average ReadReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 787062.600000                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 451070.124577                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 455438.526003                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 787062.600000                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 451070.124577                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 455438.526003                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                           718                       # number of replacements
system.l27.tagsinuse                      4095.419652                       # Cycle average of tags in use
system.l27.total_refs                          252365                       # Total number of references to valid blocks.
system.l27.sampled_refs                          4812                       # Sample count of references to valid blocks.
system.l27.avg_refs                         52.444929                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks          122.419652                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    31.445203                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data   330.520492                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          3611.034305                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.029888                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.007677                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.080693                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.881600                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999858                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            2                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data         3195                       # number of ReadReq hits
system.l27.ReadReq_hits::total                   3197                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks             991                       # number of Writeback hits
system.l27.Writeback_hits::total                  991                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data           17                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                   17                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            2                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data         3212                       # number of demand (read+write) hits
system.l27.demand_hits::total                    3214                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            2                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data         3212                       # number of overall hits
system.l27.overall_hits::total                   3214                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           38                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data          680                       # number of ReadReq misses
system.l27.ReadReq_misses::total                  718                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           38                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data          680                       # number of demand (read+write) misses
system.l27.demand_misses::total                   718                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           38                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data          680                       # number of overall misses
system.l27.overall_misses::total                  718                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     47055113                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data    315054388                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total      362109501                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     47055113                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data    315054388                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total       362109501                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     47055113                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data    315054388                       # number of overall miss cycles
system.l27.overall_miss_latency::total      362109501                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           40                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data         3875                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total               3915                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks          991                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total              991                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data           17                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total               17                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           40                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data         3892                       # number of demand (read+write) accesses
system.l27.demand_accesses::total                3932                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           40                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data         3892                       # number of overall (read+write) accesses
system.l27.overall_accesses::total               3932                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.950000                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.175484                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.183397                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.950000                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.174717                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.182604                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.950000                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.174717                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.182604                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 1238292.447368                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 463315.276471                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 504330.781337                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 1238292.447368                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 463315.276471                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 504330.781337                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 1238292.447368                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 463315.276471                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 504330.781337                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                 417                       # number of writebacks
system.l27.writebacks::total                      417                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           38                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data          680                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total             718                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           38                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data          680                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total              718                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           38                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data          680                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total             718                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     44325714                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data    266197527                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total    310523241                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     44325714                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data    266197527                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total    310523241                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     44325714                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data    266197527                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total    310523241                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.950000                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.175484                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.183397                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.950000                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.174717                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.182604                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.950000                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.174717                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.182604                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 1166466.157895                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 391466.951471                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 432483.622563                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 1166466.157895                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 391466.951471                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 432483.622563                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 1166466.157895                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 391466.951471                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 432483.622563                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               520.429694                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001250880                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   525                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1907144.533333                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    30.429694                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          490                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.048766                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.785256                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.834022                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1242831                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1242831                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1242831                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1242831                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1242831                       # number of overall hits
system.cpu0.icache.overall_hits::total        1242831                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           49                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           49                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           49                       # number of overall misses
system.cpu0.icache.overall_misses::total           49                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     37110377                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     37110377                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     37110377                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     37110377                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     37110377                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     37110377                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1242880                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1242880                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1242880                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1242880                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1242880                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1242880                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000039                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000039                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 757354.632653                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 757354.632653                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 757354.632653                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 757354.632653                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 757354.632653                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 757354.632653                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           14                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           14                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           14                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           35                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           35                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           35                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     30229473                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     30229473                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     30229473                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     30229473                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     30229473                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     30229473                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 863699.228571                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 863699.228571                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 863699.228571                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 863699.228571                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 863699.228571                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 863699.228571                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  7347                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               166551584                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  7603                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              21906.034986                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   228.251024                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    27.748976                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.891606                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.108394                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       859697                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         859697                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       710781                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        710781                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1947                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1947                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1657                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1657                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1570478                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1570478                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1570478                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1570478                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        18972                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        18972                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           87                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           87                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        19059                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         19059                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        19059                       # number of overall misses
system.cpu0.dcache.overall_misses::total        19059                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   4444988934                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   4444988934                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      7243293                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      7243293                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   4452232227                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4452232227                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   4452232227                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4452232227                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       878669                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       878669                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       710868                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       710868                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1947                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1947                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1657                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1657                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1589537                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1589537                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1589537                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1589537                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.021592                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.021592                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000122                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000122                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.011990                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.011990                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.011990                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.011990                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 234292.058507                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 234292.058507                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 83256.241379                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 83256.241379                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 233602.614355                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 233602.614355                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 233602.614355                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 233602.614355                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1587                       # number of writebacks
system.cpu0.dcache.writebacks::total             1587                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        11640                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        11640                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           72                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           72                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        11712                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        11712                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        11712                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        11712                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         7332                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7332                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           15                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         7347                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7347                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         7347                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         7347                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1630166057                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1630166057                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       961500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       961500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1631127557                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1631127557                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1631127557                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1631127557                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008344                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008344                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004622                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004622                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004622                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004622                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 222335.796099                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 222335.796099                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 222012.734041                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 222012.734041                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 222012.734041                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 222012.734041                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               512.330005                       # Cycle average of tags in use
system.cpu1.icache.total_refs               996813895                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1920643.342967                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    30.330005                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          482                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.048606                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.772436                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.821042                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1251449                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1251449                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1251449                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1251449                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1251449                       # number of overall hits
system.cpu1.icache.overall_hits::total        1251449                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           48                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           48                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           48                       # number of overall misses
system.cpu1.icache.overall_misses::total           48                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     31679398                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     31679398                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     31679398                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     31679398                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     31679398                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     31679398                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1251497                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1251497                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1251497                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1251497                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1251497                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1251497                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000038                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000038                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 659987.458333                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 659987.458333                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 659987.458333                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 659987.458333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 659987.458333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 659987.458333                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           11                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           11                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           11                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           37                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           37                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           37                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     28348527                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     28348527                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     28348527                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     28348527                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     28348527                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     28348527                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 766176.405405                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 766176.405405                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 766176.405405                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 766176.405405                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 766176.405405                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 766176.405405                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5642                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               157723400                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5898                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              26741.844693                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   226.520856                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    29.479144                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.884847                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.115153                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       880900                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         880900                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       744213                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        744213                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1742                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1742                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1711                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1711                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1625113                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1625113                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1625113                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1625113                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        19367                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        19367                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          628                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          628                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        19995                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         19995                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        19995                       # number of overall misses
system.cpu1.dcache.overall_misses::total        19995                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4403767917                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4403767917                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    264755407                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    264755407                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4668523324                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4668523324                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4668523324                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4668523324                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       900267                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       900267                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       744841                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       744841                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1742                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1742                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1711                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1711                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1645108                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1645108                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1645108                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1645108                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.021513                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021513                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000843                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000843                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.012154                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.012154                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.012154                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.012154                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 227385.135385                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 227385.135385                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 421585.042994                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 421585.042994                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 233484.537334                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 233484.537334                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 233484.537334                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 233484.537334                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1201344                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              7                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 171620.571429                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2444                       # number of writebacks
system.cpu1.dcache.writebacks::total             2444                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        13742                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        13742                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          611                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          611                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        14353                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        14353                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        14353                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        14353                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5625                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5625                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           17                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5642                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5642                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5642                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5642                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    966320467                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    966320467                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      2163110                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      2163110                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    968483577                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    968483577                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    968483577                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    968483577                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006248                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006248                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003430                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003430                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003430                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003430                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 171790.305244                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 171790.305244                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 127241.764706                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 127241.764706                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 171656.075328                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 171656.075328                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 171656.075328                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 171656.075328                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     2                       # number of replacements
system.cpu2.icache.tagsinuse               555.229031                       # Cycle average of tags in use
system.cpu2.icache.total_refs               915081617                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   561                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1631161.527629                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    29.292296                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst   525.936735                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.046943                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.842847                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.889790                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1263070                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1263070                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1263070                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1263070                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1263070                       # number of overall hits
system.cpu2.icache.overall_hits::total        1263070                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           47                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           47                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           47                       # number of overall misses
system.cpu2.icache.overall_misses::total           47                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     39987588                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     39987588                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     39987588                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     39987588                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     39987588                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     39987588                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1263117                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1263117                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1263117                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1263117                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1263117                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1263117                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000037                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000037                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 850799.744681                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 850799.744681                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 850799.744681                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 850799.744681                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 850799.744681                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 850799.744681                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           13                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           13                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           34                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           34                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           34                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     29208279                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     29208279                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     29208279                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     29208279                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     29208279                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     29208279                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 859067.029412                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 859067.029412                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 859067.029412                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 859067.029412                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 859067.029412                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 859067.029412                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  5791                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               204323845                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  6047                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              33789.291384                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   185.050290                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    70.949710                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.722853                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.277147                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1875277                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1875277                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       344562                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        344562                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          812                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          812                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          807                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          807                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      2219839                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         2219839                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      2219839                       # number of overall hits
system.cpu2.dcache.overall_hits::total        2219839                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        20143                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        20143                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           41                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           41                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        20184                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         20184                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        20184                       # number of overall misses
system.cpu2.dcache.overall_misses::total        20184                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   4741459986                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   4741459986                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      3474910                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      3474910                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   4744934896                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   4744934896                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   4744934896                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   4744934896                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1895420                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1895420                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       344603                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       344603                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          812                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          812                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          807                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          807                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      2240023                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      2240023                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      2240023                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      2240023                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.010627                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010627                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000119                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000119                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.009011                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.009011                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.009011                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.009011                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 235389.961078                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 235389.961078                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 84753.902439                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 84753.902439                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 235083.972255                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 235083.972255                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 235083.972255                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 235083.972255                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          699                       # number of writebacks
system.cpu2.dcache.writebacks::total              699                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        14361                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        14361                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           32                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           32                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        14393                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        14393                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        14393                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        14393                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         5782                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         5782                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            9                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         5791                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         5791                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         5791                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         5791                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1004597215                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1004597215                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       579198                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       579198                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1005176413                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1005176413                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1005176413                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1005176413                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003051                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003051                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000026                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002585                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002585                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002585                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002585                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 173745.626946                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 173745.626946                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 64355.333333                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 64355.333333                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 173575.619582                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 173575.619582                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 173575.619582                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 173575.619582                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     2                       # number of replacements
system.cpu3.icache.tagsinuse               555.229061                       # Cycle average of tags in use
system.cpu3.icache.total_refs               915080162                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   561                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1631158.934046                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    29.292102                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst   525.936959                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.046942                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.842848                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.889790                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1261615                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1261615                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1261615                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1261615                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1261615                       # number of overall hits
system.cpu3.icache.overall_hits::total        1261615                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           47                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           47                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           47                       # number of overall misses
system.cpu3.icache.overall_misses::total           47                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     41471356                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     41471356                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     41471356                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     41471356                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     41471356                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     41471356                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1261662                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1261662                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1261662                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1261662                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1261662                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1261662                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000037                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000037                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 882369.276596                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 882369.276596                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 882369.276596                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 882369.276596                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 882369.276596                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 882369.276596                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           13                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           13                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           13                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           34                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           34                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           34                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     29775408                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     29775408                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     29775408                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     29775408                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     29775408                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     29775408                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 875747.294118                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 875747.294118                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 875747.294118                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 875747.294118                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 875747.294118                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 875747.294118                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5779                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               204321753                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  6035                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              33856.131400                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   183.944375                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    72.055625                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.718533                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.281467                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1873189                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1873189                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       344558                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        344558                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          812                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          812                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          807                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          807                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      2217747                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         2217747                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      2217747                       # number of overall hits
system.cpu3.dcache.overall_hits::total        2217747                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        20131                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        20131                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           41                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           41                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        20172                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         20172                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        20172                       # number of overall misses
system.cpu3.dcache.overall_misses::total        20172                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   4834239029                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   4834239029                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      3585231                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      3585231                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   4837824260                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   4837824260                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   4837824260                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   4837824260                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1893320                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1893320                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       344599                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       344599                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          812                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          812                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          807                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          807                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      2237919                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      2237919                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      2237919                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      2237919                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.010633                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.010633                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000119                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000119                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.009014                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.009014                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.009014                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.009014                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 240139.040733                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 240139.040733                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 87444.658537                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 87444.658537                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 239828.686298                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 239828.686298                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 239828.686298                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 239828.686298                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          700                       # number of writebacks
system.cpu3.dcache.writebacks::total              700                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        14361                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        14361                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           32                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           32                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        14393                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        14393                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        14393                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        14393                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5770                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5770                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            9                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5779                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5779                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5779                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5779                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   1021118960                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   1021118960                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       592294                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       592294                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   1021711254                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   1021711254                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   1021711254                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   1021711254                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003048                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003048                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000026                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002582                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002582                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002582                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002582                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 176970.357019                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 176970.357019                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 65810.444444                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 65810.444444                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 176797.240699                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 176797.240699                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 176797.240699                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 176797.240699                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               486.864624                       # Cycle average of tags in use
system.cpu4.icache.total_refs               998667239                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              2033945.496945                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    31.864624                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          455                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.051065                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.729167                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.780232                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1304719                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1304719                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1304719                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1304719                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1304719                       # number of overall hits
system.cpu4.icache.overall_hits::total        1304719                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           49                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           49                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           49                       # number of overall misses
system.cpu4.icache.overall_misses::total           49                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     81523620                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     81523620                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     81523620                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     81523620                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     81523620                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     81523620                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1304768                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1304768                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1304768                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1304768                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1304768                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1304768                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000038                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000038                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 1663747.346939                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 1663747.346939                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 1663747.346939                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 1663747.346939                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 1663747.346939                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 1663747.346939                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs       852462                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs       284154                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           13                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           13                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           13                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           36                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           36                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           36                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     53106716                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     53106716                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     53106716                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     53106716                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     53106716                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     53106716                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 1475186.555556                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 1475186.555556                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 1475186.555556                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 1475186.555556                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 1475186.555556                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 1475186.555556                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  3904                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               148176915                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  4160                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              35619.450721                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   217.661304                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    38.338696                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.850239                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.149761                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      1038725                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        1038725                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       770994                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        770994                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         1986                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         1986                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         1874                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         1874                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      1809719                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         1809719                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      1809719                       # number of overall hits
system.cpu4.dcache.overall_hits::total        1809719                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        10010                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        10010                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           55                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           55                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        10065                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         10065                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        10065                       # number of overall misses
system.cpu4.dcache.overall_misses::total        10065                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   1377336092                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   1377336092                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      4983617                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      4983617                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data   1382319709                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   1382319709                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data   1382319709                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   1382319709                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      1048735                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      1048735                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       771049                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       771049                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         1986                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         1986                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         1874                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         1874                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      1819784                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      1819784                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      1819784                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      1819784                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.009545                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.009545                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000071                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000071                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.005531                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.005531                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.005531                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.005531                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 137596.013187                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 137596.013187                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 90611.218182                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 90611.218182                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 137339.265673                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 137339.265673                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 137339.265673                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 137339.265673                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          998                       # number of writebacks
system.cpu4.dcache.writebacks::total              998                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         6121                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         6121                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           40                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           40                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         6161                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         6161                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         6161                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         6161                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         3889                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         3889                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           15                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         3904                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         3904                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         3904                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         3904                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    527957478                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    527957478                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      1071338                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      1071338                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    529028816                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    529028816                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    529028816                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    529028816                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.003708                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.003708                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002145                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002145                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002145                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002145                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 135756.615582                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 135756.615582                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 71422.533333                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 71422.533333                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 135509.430328                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 135509.430328                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 135509.430328                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 135509.430328                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     2                       # number of replacements
system.cpu5.icache.tagsinuse               554.602383                       # Cycle average of tags in use
system.cpu5.icache.total_refs               915082581                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   559                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1636999.250447                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    29.045413                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst   525.556970                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.046547                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.842239                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.888786                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      1264034                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        1264034                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      1264034                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         1264034                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      1264034                       # number of overall hits
system.cpu5.icache.overall_hits::total        1264034                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           46                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           46                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           46                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            46                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           46                       # number of overall misses
system.cpu5.icache.overall_misses::total           46                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     40019700                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     40019700                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     40019700                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     40019700                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     40019700                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     40019700                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      1264080                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      1264080                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      1264080                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      1264080                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      1264080                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      1264080                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000036                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000036                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 869993.478261                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 869993.478261                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 869993.478261                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 869993.478261                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 869993.478261                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 869993.478261                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           14                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           14                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           14                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           32                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           32                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           32                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           32                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           32                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           32                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     28913864                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     28913864                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     28913864                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     28913864                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     28913864                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     28913864                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 903558.250000                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 903558.250000                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 903558.250000                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 903558.250000                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 903558.250000                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 903558.250000                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  5786                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               204326221                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  6042                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              33817.646640                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   184.961341                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    71.038659                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.722505                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.277495                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      1876822                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        1876822                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       345388                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        345388                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          815                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          815                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          809                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          809                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      2222210                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         2222210                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      2222210                       # number of overall hits
system.cpu5.dcache.overall_hits::total        2222210                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        20127                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        20127                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           41                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           41                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        20168                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         20168                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        20168                       # number of overall misses
system.cpu5.dcache.overall_misses::total        20168                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   4696799216                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   4696799216                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      3514812                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      3514812                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   4700314028                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   4700314028                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   4700314028                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   4700314028                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      1896949                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      1896949                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       345429                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       345429                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          815                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          815                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          809                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          809                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      2242378                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      2242378                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      2242378                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      2242378                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.010610                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.010610                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000119                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000119                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.008994                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.008994                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.008994                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.008994                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 233358.136632                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 233358.136632                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 85727.121951                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 85727.121951                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 233058.014082                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 233058.014082                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 233058.014082                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 233058.014082                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          698                       # number of writebacks
system.cpu5.dcache.writebacks::total              698                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        14350                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        14350                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           32                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           32                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        14382                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        14382                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        14382                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        14382                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         5777                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         5777                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data            9                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         5786                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         5786                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         5786                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         5786                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   1000513828                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   1000513828                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       579117                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       579117                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   1001092945                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   1001092945                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   1001092945                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   1001092945                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.003045                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.003045                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000026                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002580                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002580                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002580                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002580                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 173189.168773                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 173189.168773                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 64346.333333                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 64346.333333                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 173019.866056                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 173019.866056                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 173019.866056                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 173019.866056                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     2                       # number of replacements
system.cpu6.icache.tagsinuse               569.326794                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1026166539                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   579                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1772308.357513                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    27.535264                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst   541.791530                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.044127                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.868256                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.912383                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      1225213                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1225213                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      1225213                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1225213                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      1225213                       # number of overall hits
system.cpu6.icache.overall_hits::total        1225213                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           49                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           49                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           49                       # number of overall misses
system.cpu6.icache.overall_misses::total           49                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     41277593                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     41277593                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     41277593                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     41277593                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     41277593                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     41277593                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      1225262                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1225262                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      1225262                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1225262                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      1225262                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1225262                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000040                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000040                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 842399.857143                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 842399.857143                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 842399.857143                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 842399.857143                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 842399.857143                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 842399.857143                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           13                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           13                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           13                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           36                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           36                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           36                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     30432470                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     30432470                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     30432470                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     30432470                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     30432470                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     30432470                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 845346.388889                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 845346.388889                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 845346.388889                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 845346.388889                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 845346.388889                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 845346.388889                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  8173                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               404495995                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  8429                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              47988.610155                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   111.083972                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data   144.916028                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.433922                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.566078                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      3203207                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        3203207                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      1753023                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       1753023                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          860                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          860                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          856                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          856                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      4956230                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         4956230                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      4956230                       # number of overall hits
system.cpu6.dcache.overall_hits::total        4956230                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        29228                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        29228                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           30                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        29258                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         29258                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        29258                       # number of overall misses
system.cpu6.dcache.overall_misses::total        29258                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   6962860964                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   6962860964                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      2317330                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      2317330                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   6965178294                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   6965178294                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   6965178294                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   6965178294                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      3232435                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      3232435                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      1753053                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      1753053                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          860                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          860                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          856                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          856                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      4985488                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      4985488                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      4985488                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      4985488                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.009042                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.009042                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000017                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000017                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005869                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005869                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005869                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005869                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 238225.706993                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 238225.706993                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 77244.333333                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 77244.333333                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 238060.643038                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 238060.643038                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 238060.643038                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 238060.643038                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         2347                       # number of writebacks
system.cpu6.dcache.writebacks::total             2347                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        21064                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        21064                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           21                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           21                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        21085                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        21085                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        21085                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        21085                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         8164                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         8164                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data            9                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         8173                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         8173                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         8173                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         8173                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   1788970449                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   1788970449                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data       581037                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       581037                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   1789551486                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   1789551486                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   1789551486                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   1789551486                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.002526                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.002526                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.001639                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.001639                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.001639                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.001639                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 219129.158378                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 219129.158378                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 64559.666667                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 64559.666667                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 218958.948489                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 218958.948489                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 218958.948489                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 218958.948489                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               488.253832                       # Cycle average of tags in use
system.cpu7.icache.total_refs               998667042                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   495                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              2017509.175758                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    33.253832                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          455                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.053291                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.729167                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.782458                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      1304522                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1304522                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      1304522                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1304522                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      1304522                       # number of overall hits
system.cpu7.icache.overall_hits::total        1304522                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           52                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           52                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           52                       # number of overall misses
system.cpu7.icache.overall_misses::total           52                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     70323910                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     70323910                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     70323910                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     70323910                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     70323910                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     70323910                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      1304574                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1304574                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      1304574                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1304574                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      1304574                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1304574                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000040                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000040                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 1352382.884615                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 1352382.884615                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 1352382.884615                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 1352382.884615                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 1352382.884615                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 1352382.884615                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           12                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           12                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           12                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           40                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           40                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           40                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     47502205                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     47502205                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     47502205                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     47502205                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     47502205                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     47502205                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 1187555.125000                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 1187555.125000                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 1187555.125000                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 1187555.125000                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 1187555.125000                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 1187555.125000                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  3892                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               148177008                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  4148                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              35722.518804                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   217.673825                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    38.326175                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.850288                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.149712                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      1038895                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        1038895                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       770933                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        770933                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         1970                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         1970                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         1874                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         1874                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      1809828                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         1809828                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      1809828                       # number of overall hits
system.cpu7.dcache.overall_hits::total        1809828                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        10027                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        10027                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           91                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           91                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        10118                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         10118                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        10118                       # number of overall misses
system.cpu7.dcache.overall_misses::total        10118                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   1385716583                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   1385716583                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      6889290                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      6889290                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   1392605873                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   1392605873                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   1392605873                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   1392605873                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      1048922                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      1048922                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       771024                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       771024                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         1970                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         1970                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         1874                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         1874                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      1819946                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      1819946                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      1819946                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      1819946                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.009559                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.009559                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000118                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000118                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.005560                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.005560                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.005560                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.005560                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 138198.522290                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 138198.522290                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 75706.483516                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 75706.483516                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 137636.476873                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 137636.476873                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 137636.476873                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 137636.476873                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          991                       # number of writebacks
system.cpu7.dcache.writebacks::total              991                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         6152                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         6152                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           74                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           74                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         6226                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         6226                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         6226                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         6226                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         3875                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         3875                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           17                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         3892                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         3892                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         3892                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         3892                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    529074978                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    529074978                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      1214997                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      1214997                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    530289975                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    530289975                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    530289975                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    530289975                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.003694                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.003694                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002139                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002139                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002139                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002139                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 136535.478194                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 136535.478194                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 71470.411765                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 71470.411765                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 136251.278263                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 136251.278263                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 136251.278263                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 136251.278263                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
