#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "F:\iverilog\lib\ivl\system.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "F:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "F:\iverilog\lib\ivl\va_math.vpi";
S_0000023fe98e2e30 .scope module, "mux_sign_bit" "mux_sign_bit" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "I1";
    .port_info 1 /OUTPUT 32 "mux_out";
v0000023fe98e34f0_0 .var "I0", 31 0;
o0000023fe9916fe8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000023fe98e2fc0_0 .net "I1", 31 0, o0000023fe9916fe8;  0 drivers
v0000023fe98e3060_0 .var "mux_out", 31 0;
E_0000023fe9914c40 .event anyedge, v0000023fe98e2fc0_0, v0000023fe98e34f0_0;
    .scope S_0000023fe98e2e30;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023fe98e34f0_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0000023fe98e2e30;
T_1 ;
    %wait E_0000023fe9914c40;
    %load/vec4 v0000023fe98e2fc0_0;
    %parti/s 1, 31, 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0000023fe98e2fc0_0;
    %store/vec4 v0000023fe98e3060_0, 0, 32;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000023fe98e34f0_0;
    %store/vec4 v0000023fe98e3060_0, 0, 32;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "mux_sign_bit.v";
