/* Generated by Yosys 0.9+2406 (git sha1 492e2b1, gcc 10.2.1-6 -fPIC -Os) */

(* top =  1  *)
(* src = "/root/iith-fwc-2022-23/fwc_fpga/./input/blink_ip.v:7.1-23.10" *)
module blink_ip(reset, blink, redled, blueled, greenled);
  wire _0_;
  wire _1_;
  wire _2_;
  (* src = "/root/iith-fwc-2022-23/fwc_fpga/./input/blink_ip.v:10.24-10.29" *)
  output blink;
  (* src = "/root/iith-fwc-2022-23/fwc_fpga/./input/blink_ip.v:12.24-12.31" *)
  output blueled;
  (* src = "/root/iith-fwc-2022-23/fwc_fpga/./input/blink_ip.v:13.24-13.32" *)
  output greenled;
  (* src = "/root/iith-fwc-2022-23/fwc_fpga/./input/blink_ip.v:11.24-11.30" *)
  output redled;
  (* src = "/root/iith-fwc-2022-23/fwc_fpga/./input/blink_ip.v:9.23-9.28" *)
  input reset;
  logic_0 _3_ (
    .a(_0_)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X26Y3"),
    .IO_PAD("57"),
    .IO_TYPE("BIDIR")
  ) _4_ (
    .A(_1_),
    .P(blink)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X30Y32"),
    .IO_PAD("38"),
    .IO_TYPE("BIDIR")
  ) _5_ (
    .A(_1_),
    .P(blueled)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X24Y32"),
    .IO_PAD("39"),
    .IO_TYPE("BIDIR")
  ) _6_ (
    .A(_0_),
    .P(greenled)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X22Y32"),
    .IO_PAD("34"),
    .IO_TYPE("BIDIR")
  ) _7_ (
    .A(_0_),
    .P(redled)
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X10Y32"),
    .IO_PAD("27"),
    .IO_TYPE("BIDIR")
  ) _8_ (
    .P(reset),
    .Q(_2_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99" *)
  LUT1 #(
    .EQN("(I0)"),
    .INIT(1'h1)
  ) blink_LUT1_O (
    .I0(_2_),
    .O(_1_)
  );
endmodule
