
*** Running vivado
    with args -log TestProgram_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TestProgram_wrapper.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source TestProgram_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top TestProgram_wrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 26021 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1664.883 ; gain = 153.688 ; free physical = 10884 ; free virtual = 28311
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TestProgram_wrapper' [/afs/ee.cooper.edu/user/r/ridwan.hussain/Homework_1/Homework_1.srcs/sources_1/bd/TestProgram/hdl/TestProgram_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'TestProgram' [/afs/ee.cooper.edu/user/r/ridwan.hussain/Homework_1/Homework_1.srcs/sources_1/bd/TestProgram/synth/TestProgram.v:13]
INFO: [Synth 8-6157] synthesizing module 'TestProgram_util_vector_logic_0_0' [/afs/ee.cooper.edu/user/r/ridwan.hussain/Homework_1/Homework_1.runs/synth_1/.Xil/Vivado-25974-micro13/realtime/TestProgram_util_vector_logic_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'TestProgram_util_vector_logic_0_0' (1#1) [/afs/ee.cooper.edu/user/r/ridwan.hussain/Homework_1/Homework_1.runs/synth_1/.Xil/Vivado-25974-micro13/realtime/TestProgram_util_vector_logic_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'TestProgram_util_vector_logic_1_0' [/afs/ee.cooper.edu/user/r/ridwan.hussain/Homework_1/Homework_1.runs/synth_1/.Xil/Vivado-25974-micro13/realtime/TestProgram_util_vector_logic_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'TestProgram_util_vector_logic_1_0' (2#1) [/afs/ee.cooper.edu/user/r/ridwan.hussain/Homework_1/Homework_1.runs/synth_1/.Xil/Vivado-25974-micro13/realtime/TestProgram_util_vector_logic_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'TestProgram' (3#1) [/afs/ee.cooper.edu/user/r/ridwan.hussain/Homework_1/Homework_1.srcs/sources_1/bd/TestProgram/synth/TestProgram.v:13]
INFO: [Synth 8-6155] done synthesizing module 'TestProgram_wrapper' (4#1) [/afs/ee.cooper.edu/user/r/ridwan.hussain/Homework_1/Homework_1.srcs/sources_1/bd/TestProgram/hdl/TestProgram_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1718.633 ; gain = 207.438 ; free physical = 10900 ; free virtual = 28327
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1721.602 ; gain = 210.406 ; free physical = 10895 ; free virtual = 28323
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1721.602 ; gain = 210.406 ; free physical = 10895 ; free virtual = 28323
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/afs/ee.cooper.edu/user/r/ridwan.hussain/Homework_1/Homework_1.srcs/sources_1/bd/TestProgram/ip/TestProgram_util_vector_logic_0_0/TestProgram_util_vector_logic_0_0/TestProgram_util_vector_logic_0_0_in_context.xdc] for cell 'TestProgram_i/util_vector_logic_0'
Finished Parsing XDC File [/afs/ee.cooper.edu/user/r/ridwan.hussain/Homework_1/Homework_1.srcs/sources_1/bd/TestProgram/ip/TestProgram_util_vector_logic_0_0/TestProgram_util_vector_logic_0_0/TestProgram_util_vector_logic_0_0_in_context.xdc] for cell 'TestProgram_i/util_vector_logic_0'
Parsing XDC File [/afs/ee.cooper.edu/user/r/ridwan.hussain/Homework_1/Homework_1.srcs/sources_1/bd/TestProgram/ip/TestProgram_util_vector_logic_1_0/TestProgram_util_vector_logic_1_0/TestProgram_util_vector_logic_1_0_in_context.xdc] for cell 'TestProgram_i/util_vector_logic_1'
Finished Parsing XDC File [/afs/ee.cooper.edu/user/r/ridwan.hussain/Homework_1/Homework_1.srcs/sources_1/bd/TestProgram/ip/TestProgram_util_vector_logic_1_0/TestProgram_util_vector_logic_1_0/TestProgram_util_vector_logic_1_0_in_context.xdc] for cell 'TestProgram_i/util_vector_logic_1'
Parsing XDC File [/afs/ee.cooper.edu/user/r/ridwan.hussain/Homework_1/Homework_1.srcs/constrs_1/new/TestConstraint.xdc]
Finished Parsing XDC File [/afs/ee.cooper.edu/user/r/ridwan.hussain/Homework_1/Homework_1.srcs/constrs_1/new/TestConstraint.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/afs/ee.cooper.edu/user/r/ridwan.hussain/Homework_1/Homework_1.srcs/constrs_1/new/TestConstraint.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TestProgram_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TestProgram_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/afs/ee.cooper.edu/user/r/ridwan.hussain/Homework_1/Homework_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/afs/ee.cooper.edu/user/r/ridwan.hussain/Homework_1/Homework_1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1815.383 ; gain = 0.000 ; free physical = 10799 ; free virtual = 28227
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1815.383 ; gain = 0.000 ; free physical = 10799 ; free virtual = 28227
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1815.383 ; gain = 304.188 ; free physical = 10872 ; free virtual = 28297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1815.383 ; gain = 304.188 ; free physical = 10871 ; free virtual = 28297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for TestProgram_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TestProgram_i/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TestProgram_i/util_vector_logic_1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1815.383 ; gain = 304.188 ; free physical = 10871 ; free virtual = 28297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1815.383 ; gain = 304.188 ; free physical = 10872 ; free virtual = 28299
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1815.383 ; gain = 304.188 ; free physical = 10858 ; free virtual = 28289
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1815.383 ; gain = 304.188 ; free physical = 10732 ; free virtual = 28163
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1815.383 ; gain = 304.188 ; free physical = 10732 ; free virtual = 28163
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1821.383 ; gain = 310.188 ; free physical = 10731 ; free virtual = 28162
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1835.258 ; gain = 324.062 ; free physical = 10731 ; free virtual = 28162
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1835.258 ; gain = 324.062 ; free physical = 10731 ; free virtual = 28162
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1835.258 ; gain = 324.062 ; free physical = 10731 ; free virtual = 28162
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1835.258 ; gain = 324.062 ; free physical = 10731 ; free virtual = 28162
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1835.258 ; gain = 324.062 ; free physical = 10731 ; free virtual = 28162
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1835.258 ; gain = 324.062 ; free physical = 10731 ; free virtual = 28162
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------------+----------+
|      |BlackBox name                     |Instances |
+------+----------------------------------+----------+
|1     |TestProgram_util_vector_logic_0_0 |         1|
|2     |TestProgram_util_vector_logic_1_0 |         1|
+------+----------------------------------+----------+

Report Cell Usage: 
+------+----------------------------------+------+
|      |Cell                              |Count |
+------+----------------------------------+------+
|1     |TestProgram_util_vector_logic_0_0 |     1|
|2     |TestProgram_util_vector_logic_1_0 |     1|
|3     |IBUF                              |     3|
|4     |OBUF                              |     1|
+------+----------------------------------+------+

Report Instance Areas: 
+------+----------------+------------+------+
|      |Instance        |Module      |Cells |
+------+----------------+------------+------+
|1     |top             |            |     6|
|2     |  TestProgram_i |TestProgram |     2|
+------+----------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1835.258 ; gain = 324.062 ; free physical = 10731 ; free virtual = 28162
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1835.258 ; gain = 230.281 ; free physical = 10785 ; free virtual = 28216
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1835.266 ; gain = 324.062 ; free physical = 10800 ; free virtual = 28231
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1847.164 ; gain = 0.000 ; free physical = 10731 ; free virtual = 28162
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1847.164 ; gain = 481.602 ; free physical = 10819 ; free virtual = 28250
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1847.164 ; gain = 0.000 ; free physical = 10819 ; free virtual = 28250
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/afs/ee.cooper.edu/user/r/ridwan.hussain/Homework_1/Homework_1.runs/synth_1/TestProgram_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TestProgram_wrapper_utilization_synth.rpt -pb TestProgram_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Sep 13 17:16:50 2023...
