Questionable use of curly braces in ".model sir870adp vdmos(rg=3 vto=2.9 rd=3.2m rs=1.5m rb={m} kp=100 mtriode=1.85 cgdmax=1.4n cgdmin=70p cgs=2.9n cjo=3.6n m=.4 a=.7 vj=.7 lambda=20m is=3p ksubthres=.08 mfg=siliconix vds=100 ron=5.5m qg=53.5n)"
    Error: undefined symbol in: "[m]"
Circuit: * D:\Projects\DC-DC_load_res2.asc

Direct Newton iteration failed to find .op point.  (Use ".option noopiter" to skip.)
Starting Gmin stepping
Gmin = 10
Gmin = 1.07374
vernier = 0.5
vernier = 0.25
vernier = 0.125
vernier = 0.0625
Gmin = 1.08884
vernier = 0.03125
vernier = 0.015625
Gmin = 1.03122
vernier = 0.0078125
vernier = 0.0104167
vernier = 0.00520833
Gmin = 1.01724
vernier = 0.00260417
vernier = 0.00347222
Gmin = 1.01042
vernier = 0.00173611
vernier = 0.00231481
vernier = 0.00115741
Gmin = 1.00852
vernier = 0.00154321
vernier = 0.000771604
Gmin = 1.00667
vernier = 0.00102881
vernier = 0.000514403
vernier = 0.00068587
Gmin = 1.00542
vernier = 0.000514403
vernier = 0.00068587
vernier = 0.000514402
Gmin = 1.00461
Gmin = 0
Gmin stepping failed

Starting source stepping with srcstepmethod=0
Source Step = 3.0303%
Source Step = 33.3333%
Source Step = 63.6364%
Source Step = 93.9394%
Source stepping succeeded in finding the operating point.

Semiconductor Device Operating Points:
                        --- Diodes ---
Name:    d:u1:7      d:u1:6      d:u1:5      d:u1:4      d:u1:3
Model:    u1:q        u1:s        u1:y        u1:x        u1:x
Id:      1.19e-02    0.00e+00    5.58e-10   -6.16e-09   -1.58e-08
Vd:      1.80e+01    0.00e+00    5.57e-01   -5.05e+00   -1.30e+01
Req:     1.00e-02    1.00e-02    1.00e-09    1.22e-09    1.22e-09
CAP:     0.00e+00    0.00e+00    0.00e+00    0.00e+00    0.00e+00

Name:    d:u1:2      d:u1:1
Model:   u1:1ua      u1:1ua
Id:      8.10e-05    8.10e-05
Vd:      8.24e+00    8.24e+00
Req:     8.10e-04    8.10e-04
CAP:     0.00e+00    0.00e+00

                        --- Bipolar Transistors ---
Name:     q:u1:2      q:u1:1
Model:     u1:p        u1:n
Ib:      -5.32e-06    5.17e-06
Ic:      -5.32e-04    5.17e-04
Vbe:     -7.58e-01    7.57e-01
Vbc:      8.19e+00   -8.19e+00
Vce:     -8.95e+00    8.95e+00
BetaDC:   1.00e+02    1.00e+02
Gm:       2.06e-02    2.00e-02
Rpi:      4.86e+03    5.00e+03
Rx:       0.00e+00    0.00e+00
Ro:         NaN         NaN
Cbe:      4.20e-13    4.20e-13
Cbc:      1.10e-13    1.10e-13
Cjs:      0.00e+00    0.00e+00
BetaAC:   1.00e+02    1.00e+02
Cbx:      0.00e+00    0.00e+00
Ft:       6.17e+09    6.00e+09

                        --- VDMOSFET Transistors ---
Name:          m3          m2          m1        m:u1:2      m:u1:1
Model:      si7461dp    si7461dp    si7461dp      u1:p        u1:n
Id:          4.51e-10    4.51e-10   -4.97e-01   -5.00e-01    1.24e-11
Vgs:         0.00e+00    0.00e+00   -6.00e+00   -5.57e-01   -5.57e-01
Vds:        -3.98e+00   -3.98e+00   -6.12e-03   -5.60e+00    1.24e+01
Vth:        -2.62e+00   -2.62e+00   -2.62e+00    1.50e-01   -1.50e-01
Gm:          2.64e-22    2.64e-22    1.47e-01    1.41e+00    0.00e+00
Gds:         2.45e-25    2.45e-25    3.95e+02    0.00e+00    0.00e+00
Cgs:         5.30e-09    5.30e-09    5.30e-09    0.00e+00    0.00e+00
Cgd:         7.05e-10    7.05e-10    5.00e-09    0.00e+00    0.00e+00
Cbody:       4.48e-10    4.48e-10    9.97e-10    0.00e+00    0.00e+00



Date: Mon Jun 04 13:11:15 2018
Total elapsed time: 0.270 seconds.

tnom = 27
temp = 27
method = trap
totiter = 5821
traniter = 0
tranpoints = 0
accept = 0
rejected = 0
matrix size = 38
fillins = 50
solver = Normal
Matrix Compiler1: 4.16 KB object code size
Matrix Compiler2:     332 opcodes  0.5/[0.5]/0.5


