

================================================================
== Vitis HLS Report for 'Write_Loop_proc_Pipeline_Write_Loop'
================================================================
* Date:           Fri Nov 28 18:38:43 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Lab1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      259|      259|  2.590 us|  2.590 us|  259|  259|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Write_Loop  |      257|      257|         3|          1|          1|   256|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       31|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        0|       43|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       45|    -|
|Register             |        -|     -|       25|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       25|      119|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------+--------------+---------+----+---+----+-----+
    |     Instance     |    Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------+--------------+---------+----+---+----+-----+
    |mux_83_8_1_1_U68  |mux_83_8_1_1  |        0|   0|  0|  43|    0|
    +------------------+--------------+---------+----+---+----+-----+
    |Total             |              |        0|   0|  0|  43|    0|
    +------------------+--------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln92_fu_212_p2         |         +|   0|  0|  16|           9|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln92_fu_206_p2        |      icmp|   0|  0|  11|           9|          10|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  31|          20|          14|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_1     |   9|          2|    9|         18|
    |gmem2_blk_n_W            |   9|          2|    1|          2|
    |j_fu_70                  |   9|          2|    9|         18|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   21|         42|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+---+----+-----+-----------+
    |               Name               | FF| LUT| Bits| Const Bits|
    +----------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                         |  1|   0|    1|          0|
    |ap_done_reg                       |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |  1|   0|    1|          0|
    |j_fu_70                           |  9|   0|    9|          0|
    |tmp_i_i_i_reg_331                 |  8|   0|    8|          0|
    |trunc_ln95_reg_326                |  3|   0|    3|          0|
    +----------------------------------+---+----+-----+-----------+
    |Total                             | 25|   0|   25|          0|
    +----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------+-----+-----+------------+-------------------------------------+--------------+
|               RTL Ports              | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+--------------------------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                                |   in|    1|  ap_ctrl_hs|  Write_Loop_proc_Pipeline_Write_Loop|  return value|
|ap_rst                                |   in|    1|  ap_ctrl_hs|  Write_Loop_proc_Pipeline_Write_Loop|  return value|
|ap_start                              |   in|    1|  ap_ctrl_hs|  Write_Loop_proc_Pipeline_Write_Loop|  return value|
|ap_done                               |  out|    1|  ap_ctrl_hs|  Write_Loop_proc_Pipeline_Write_Loop|  return value|
|ap_idle                               |  out|    1|  ap_ctrl_hs|  Write_Loop_proc_Pipeline_Write_Loop|  return value|
|ap_ready                              |  out|    1|  ap_ctrl_hs|  Write_Loop_proc_Pipeline_Write_Loop|  return value|
|m_axi_gmem2_AWVALID                   |  out|    1|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_AWREADY                   |   in|    1|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_AWADDR                    |  out|   64|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_AWID                      |  out|    1|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_AWLEN                     |  out|   32|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_AWSIZE                    |  out|    3|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_AWBURST                   |  out|    2|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_AWLOCK                    |  out|    2|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_AWCACHE                   |  out|    4|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_AWPROT                    |  out|    3|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_AWQOS                     |  out|    4|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_AWREGION                  |  out|    4|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_AWUSER                    |  out|    1|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_WVALID                    |  out|    1|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_WREADY                    |   in|    1|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_WDATA                     |  out|    8|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_WSTRB                     |  out|    1|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_WLAST                     |  out|    1|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_WID                       |  out|    1|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_WUSER                     |  out|    1|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_ARVALID                   |  out|    1|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_ARREADY                   |   in|    1|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_ARADDR                    |  out|   64|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_ARID                      |  out|    1|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_ARLEN                     |  out|   32|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_ARSIZE                    |  out|    3|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_ARBURST                   |  out|    2|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_ARLOCK                    |  out|    2|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_ARCACHE                   |  out|    4|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_ARPROT                    |  out|    3|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_ARQOS                     |  out|    4|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_ARREGION                  |  out|    4|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_ARUSER                    |  out|    1|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_RVALID                    |   in|    1|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_RREADY                    |  out|    1|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_RDATA                     |   in|    8|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_RLAST                     |   in|    1|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_RID                       |   in|    1|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_RFIFONUM                  |   in|   11|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_RUSER                     |   in|    1|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_RRESP                     |   in|    2|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_BVALID                    |   in|    1|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_BREADY                    |  out|    1|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_BRESP                     |   in|    2|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_BID                       |   in|    1|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_BUSER                     |   in|    1|       m_axi|                                gmem2|       pointer|
|add_ln41                              |   in|   64|     ap_none|                             add_ln41|        scalar|
|image_diff_posterize_rowC_0_address0  |  out|    5|   ap_memory|          image_diff_posterize_rowC_0|         array|
|image_diff_posterize_rowC_0_ce0       |  out|    1|   ap_memory|          image_diff_posterize_rowC_0|         array|
|image_diff_posterize_rowC_0_q0        |   in|    8|   ap_memory|          image_diff_posterize_rowC_0|         array|
|image_diff_posterize_rowC_1_address0  |  out|    5|   ap_memory|          image_diff_posterize_rowC_1|         array|
|image_diff_posterize_rowC_1_ce0       |  out|    1|   ap_memory|          image_diff_posterize_rowC_1|         array|
|image_diff_posterize_rowC_1_q0        |   in|    8|   ap_memory|          image_diff_posterize_rowC_1|         array|
|image_diff_posterize_rowC_2_address0  |  out|    5|   ap_memory|          image_diff_posterize_rowC_2|         array|
|image_diff_posterize_rowC_2_ce0       |  out|    1|   ap_memory|          image_diff_posterize_rowC_2|         array|
|image_diff_posterize_rowC_2_q0        |   in|    8|   ap_memory|          image_diff_posterize_rowC_2|         array|
|image_diff_posterize_rowC_3_address0  |  out|    5|   ap_memory|          image_diff_posterize_rowC_3|         array|
|image_diff_posterize_rowC_3_ce0       |  out|    1|   ap_memory|          image_diff_posterize_rowC_3|         array|
|image_diff_posterize_rowC_3_q0        |   in|    8|   ap_memory|          image_diff_posterize_rowC_3|         array|
|image_diff_posterize_rowC_4_address0  |  out|    5|   ap_memory|          image_diff_posterize_rowC_4|         array|
|image_diff_posterize_rowC_4_ce0       |  out|    1|   ap_memory|          image_diff_posterize_rowC_4|         array|
|image_diff_posterize_rowC_4_q0        |   in|    8|   ap_memory|          image_diff_posterize_rowC_4|         array|
|image_diff_posterize_rowC_5_address0  |  out|    5|   ap_memory|          image_diff_posterize_rowC_5|         array|
|image_diff_posterize_rowC_5_ce0       |  out|    1|   ap_memory|          image_diff_posterize_rowC_5|         array|
|image_diff_posterize_rowC_5_q0        |   in|    8|   ap_memory|          image_diff_posterize_rowC_5|         array|
|image_diff_posterize_rowC_6_address0  |  out|    5|   ap_memory|          image_diff_posterize_rowC_6|         array|
|image_diff_posterize_rowC_6_ce0       |  out|    1|   ap_memory|          image_diff_posterize_rowC_6|         array|
|image_diff_posterize_rowC_6_q0        |   in|    8|   ap_memory|          image_diff_posterize_rowC_6|         array|
|image_diff_posterize_rowC_7_address0  |  out|    5|   ap_memory|          image_diff_posterize_rowC_7|         array|
|image_diff_posterize_rowC_7_ce0       |  out|    1|   ap_memory|          image_diff_posterize_rowC_7|         array|
|image_diff_posterize_rowC_7_q0        |   in|    8|   ap_memory|          image_diff_posterize_rowC_7|         array|
+--------------------------------------+-----+-----+------------+-------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.10>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_1, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%add_ln41_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %add_ln41"   --->   Operation 8 'read' 'add_ln41_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.38ns)   --->   "%store_ln0 = store i9 0, i9 %j"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.cond51.i.i.i.i"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%j_1 = load i9 %j" [image_diff_posterize.c:95]   --->   Operation 11 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i8 %gmem2, i64 %add_ln41_read" [image_diff_posterize.c:92]   --->   Operation 12 'getelementptr' 'gmem2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.59ns)   --->   "%icmp_ln92 = icmp_eq  i9 %j_1, i9 256" [image_diff_posterize.c:92]   --->   Operation 13 'icmp' 'icmp_ln92' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.71ns)   --->   "%add_ln92 = add i9 %j_1, i9 1" [image_diff_posterize.c:92]   --->   Operation 14 'add' 'add_ln92' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln92 = br i1 %icmp_ln92, void %for.inc60.i.i.i.i, void %Write_Loop_proc.exit.exitStub" [image_diff_posterize.c:92]   --->   Operation 15 'br' 'br_ln92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %j_1, i32 3, i32 7" [image_diff_posterize.c:95]   --->   Operation 16 'partselect' 'lshr_ln' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln95 = zext i5 %lshr_ln" [image_diff_posterize.c:95]   --->   Operation 17 'zext' 'zext_ln95' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%image_diff_posterize_rowC_0_addr = getelementptr i8 %image_diff_posterize_rowC_0, i64 0, i64 %zext_ln95" [image_diff_posterize.c:95]   --->   Operation 18 'getelementptr' 'image_diff_posterize_rowC_0_addr' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (0.66ns)   --->   "%image_diff_posterize_rowC_0_load = load i5 %image_diff_posterize_rowC_0_addr" [image_diff_posterize.c:95]   --->   Operation 19 'load' 'image_diff_posterize_rowC_0_load' <Predicate = (!icmp_ln92)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%image_diff_posterize_rowC_1_addr = getelementptr i8 %image_diff_posterize_rowC_1, i64 0, i64 %zext_ln95" [image_diff_posterize.c:95]   --->   Operation 20 'getelementptr' 'image_diff_posterize_rowC_1_addr' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (0.66ns)   --->   "%image_diff_posterize_rowC_1_load = load i5 %image_diff_posterize_rowC_1_addr" [image_diff_posterize.c:95]   --->   Operation 21 'load' 'image_diff_posterize_rowC_1_load' <Predicate = (!icmp_ln92)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%image_diff_posterize_rowC_2_addr = getelementptr i8 %image_diff_posterize_rowC_2, i64 0, i64 %zext_ln95" [image_diff_posterize.c:95]   --->   Operation 22 'getelementptr' 'image_diff_posterize_rowC_2_addr' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (0.66ns)   --->   "%image_diff_posterize_rowC_2_load = load i5 %image_diff_posterize_rowC_2_addr" [image_diff_posterize.c:95]   --->   Operation 23 'load' 'image_diff_posterize_rowC_2_load' <Predicate = (!icmp_ln92)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%image_diff_posterize_rowC_3_addr = getelementptr i8 %image_diff_posterize_rowC_3, i64 0, i64 %zext_ln95" [image_diff_posterize.c:95]   --->   Operation 24 'getelementptr' 'image_diff_posterize_rowC_3_addr' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (0.66ns)   --->   "%image_diff_posterize_rowC_3_load = load i5 %image_diff_posterize_rowC_3_addr" [image_diff_posterize.c:95]   --->   Operation 25 'load' 'image_diff_posterize_rowC_3_load' <Predicate = (!icmp_ln92)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%image_diff_posterize_rowC_4_addr = getelementptr i8 %image_diff_posterize_rowC_4, i64 0, i64 %zext_ln95" [image_diff_posterize.c:95]   --->   Operation 26 'getelementptr' 'image_diff_posterize_rowC_4_addr' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (0.66ns)   --->   "%image_diff_posterize_rowC_4_load = load i5 %image_diff_posterize_rowC_4_addr" [image_diff_posterize.c:95]   --->   Operation 27 'load' 'image_diff_posterize_rowC_4_load' <Predicate = (!icmp_ln92)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%image_diff_posterize_rowC_5_addr = getelementptr i8 %image_diff_posterize_rowC_5, i64 0, i64 %zext_ln95" [image_diff_posterize.c:95]   --->   Operation 28 'getelementptr' 'image_diff_posterize_rowC_5_addr' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (0.66ns)   --->   "%image_diff_posterize_rowC_5_load = load i5 %image_diff_posterize_rowC_5_addr" [image_diff_posterize.c:95]   --->   Operation 29 'load' 'image_diff_posterize_rowC_5_load' <Predicate = (!icmp_ln92)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%image_diff_posterize_rowC_6_addr = getelementptr i8 %image_diff_posterize_rowC_6, i64 0, i64 %zext_ln95" [image_diff_posterize.c:95]   --->   Operation 30 'getelementptr' 'image_diff_posterize_rowC_6_addr' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (0.66ns)   --->   "%image_diff_posterize_rowC_6_load = load i5 %image_diff_posterize_rowC_6_addr" [image_diff_posterize.c:95]   --->   Operation 31 'load' 'image_diff_posterize_rowC_6_load' <Predicate = (!icmp_ln92)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%image_diff_posterize_rowC_7_addr = getelementptr i8 %image_diff_posterize_rowC_7, i64 0, i64 %zext_ln95" [image_diff_posterize.c:95]   --->   Operation 32 'getelementptr' 'image_diff_posterize_rowC_7_addr' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (0.66ns)   --->   "%image_diff_posterize_rowC_7_load = load i5 %image_diff_posterize_rowC_7_addr" [image_diff_posterize.c:95]   --->   Operation 33 'load' 'image_diff_posterize_rowC_7_load' <Predicate = (!icmp_ln92)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln95 = trunc i9 %j_1" [image_diff_posterize.c:95]   --->   Operation 34 'trunc' 'trunc_ln95' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.38ns)   --->   "%store_ln92 = store i9 %add_ln92, i9 %j" [image_diff_posterize.c:92]   --->   Operation 35 'store' 'store_ln92' <Predicate = (!icmp_ln92)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.25>
ST_2 : Operation 36 [1/2] (0.66ns)   --->   "%image_diff_posterize_rowC_0_load = load i5 %image_diff_posterize_rowC_0_addr" [image_diff_posterize.c:95]   --->   Operation 36 'load' 'image_diff_posterize_rowC_0_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 37 [1/2] (0.66ns)   --->   "%image_diff_posterize_rowC_1_load = load i5 %image_diff_posterize_rowC_1_addr" [image_diff_posterize.c:95]   --->   Operation 37 'load' 'image_diff_posterize_rowC_1_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 38 [1/2] (0.66ns)   --->   "%image_diff_posterize_rowC_2_load = load i5 %image_diff_posterize_rowC_2_addr" [image_diff_posterize.c:95]   --->   Operation 38 'load' 'image_diff_posterize_rowC_2_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 39 [1/2] (0.66ns)   --->   "%image_diff_posterize_rowC_3_load = load i5 %image_diff_posterize_rowC_3_addr" [image_diff_posterize.c:95]   --->   Operation 39 'load' 'image_diff_posterize_rowC_3_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 40 [1/2] (0.66ns)   --->   "%image_diff_posterize_rowC_4_load = load i5 %image_diff_posterize_rowC_4_addr" [image_diff_posterize.c:95]   --->   Operation 40 'load' 'image_diff_posterize_rowC_4_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 41 [1/2] (0.66ns)   --->   "%image_diff_posterize_rowC_5_load = load i5 %image_diff_posterize_rowC_5_addr" [image_diff_posterize.c:95]   --->   Operation 41 'load' 'image_diff_posterize_rowC_5_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 42 [1/2] (0.66ns)   --->   "%image_diff_posterize_rowC_6_load = load i5 %image_diff_posterize_rowC_6_addr" [image_diff_posterize.c:95]   --->   Operation 42 'load' 'image_diff_posterize_rowC_6_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 43 [1/2] (0.66ns)   --->   "%image_diff_posterize_rowC_7_load = load i5 %image_diff_posterize_rowC_7_addr" [image_diff_posterize.c:95]   --->   Operation 43 'load' 'image_diff_posterize_rowC_7_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 44 [1/1] (0.58ns)   --->   "%tmp_i_i_i = mux i8 @_ssdm_op_Mux.ap_auto.8i8.i3, i8 %image_diff_posterize_rowC_0_load, i8 %image_diff_posterize_rowC_1_load, i8 %image_diff_posterize_rowC_2_load, i8 %image_diff_posterize_rowC_3_load, i8 %image_diff_posterize_rowC_4_load, i8 %image_diff_posterize_rowC_5_load, i8 %image_diff_posterize_rowC_6_load, i8 %image_diff_posterize_rowC_7_load, i3 %trunc_ln95" [image_diff_posterize.c:95]   --->   Operation 44 'mux' 'tmp_i_i_i' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 50 'ret' 'ret_ln0' <Predicate = (icmp_ln92)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%specpipeline_ln93 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [image_diff_posterize.c:93]   --->   Operation 45 'specpipeline' 'specpipeline_ln93' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%speclooptripcount_ln94 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256" [image_diff_posterize.c:94]   --->   Operation 46 'speclooptripcount' 'speclooptripcount_ln94' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln95 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [image_diff_posterize.c:95]   --->   Operation 47 'specloopname' 'specloopname_ln95' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (7.30ns)   --->   "%write_ln95 = write void @_ssdm_op_Write.m_axi.p1i8, i64 %gmem2_addr, i8 %tmp_i_i_i, i1 1" [image_diff_posterize.c:95]   --->   Operation 48 'write' 'write_ln95' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln92 = br void %for.cond51.i.i.i.i" [image_diff_posterize.c:92]   --->   Operation 49 'br' 'br_ln92' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ add_ln41]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ image_diff_posterize_rowC_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ image_diff_posterize_rowC_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ image_diff_posterize_rowC_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ image_diff_posterize_rowC_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ image_diff_posterize_rowC_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ image_diff_posterize_rowC_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ image_diff_posterize_rowC_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ image_diff_posterize_rowC_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                                (alloca           ) [ 0100]
specinterface_ln0                (specinterface    ) [ 0000]
add_ln41_read                    (read             ) [ 0000]
store_ln0                        (store            ) [ 0000]
br_ln0                           (br               ) [ 0000]
j_1                              (load             ) [ 0000]
gmem2_addr                       (getelementptr    ) [ 0111]
icmp_ln92                        (icmp             ) [ 0110]
add_ln92                         (add              ) [ 0000]
br_ln92                          (br               ) [ 0000]
lshr_ln                          (partselect       ) [ 0000]
zext_ln95                        (zext             ) [ 0000]
image_diff_posterize_rowC_0_addr (getelementptr    ) [ 0110]
image_diff_posterize_rowC_1_addr (getelementptr    ) [ 0110]
image_diff_posterize_rowC_2_addr (getelementptr    ) [ 0110]
image_diff_posterize_rowC_3_addr (getelementptr    ) [ 0110]
image_diff_posterize_rowC_4_addr (getelementptr    ) [ 0110]
image_diff_posterize_rowC_5_addr (getelementptr    ) [ 0110]
image_diff_posterize_rowC_6_addr (getelementptr    ) [ 0110]
image_diff_posterize_rowC_7_addr (getelementptr    ) [ 0110]
trunc_ln95                       (trunc            ) [ 0110]
store_ln92                       (store            ) [ 0000]
image_diff_posterize_rowC_0_load (load             ) [ 0000]
image_diff_posterize_rowC_1_load (load             ) [ 0000]
image_diff_posterize_rowC_2_load (load             ) [ 0000]
image_diff_posterize_rowC_3_load (load             ) [ 0000]
image_diff_posterize_rowC_4_load (load             ) [ 0000]
image_diff_posterize_rowC_5_load (load             ) [ 0000]
image_diff_posterize_rowC_6_load (load             ) [ 0000]
image_diff_posterize_rowC_7_load (load             ) [ 0000]
tmp_i_i_i                        (mux              ) [ 0101]
specpipeline_ln93                (specpipeline     ) [ 0000]
speclooptripcount_ln94           (speclooptripcount) [ 0000]
specloopname_ln95                (specloopname     ) [ 0000]
write_ln95                       (write            ) [ 0000]
br_ln92                          (br               ) [ 0000]
ret_ln0                          (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="add_ln41">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln41"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="image_diff_posterize_rowC_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_diff_posterize_rowC_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="image_diff_posterize_rowC_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_diff_posterize_rowC_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="image_diff_posterize_rowC_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_diff_posterize_rowC_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="image_diff_posterize_rowC_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_diff_posterize_rowC_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="image_diff_posterize_rowC_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_diff_posterize_rowC_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="image_diff_posterize_rowC_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_diff_posterize_rowC_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="image_diff_posterize_rowC_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_diff_posterize_rowC_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="image_diff_posterize_rowC_7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_diff_posterize_rowC_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8i8.i3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i8"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="j_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="add_ln41_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="64" slack="0"/>
<pin id="76" dir="0" index="1" bw="64" slack="0"/>
<pin id="77" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln41_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="write_ln95_write_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="0" slack="0"/>
<pin id="82" dir="0" index="1" bw="8" slack="2"/>
<pin id="83" dir="0" index="2" bw="8" slack="1"/>
<pin id="84" dir="0" index="3" bw="1" slack="0"/>
<pin id="85" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln95/3 "/>
</bind>
</comp>

<comp id="88" class="1004" name="image_diff_posterize_rowC_0_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="8" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="5" slack="0"/>
<pin id="92" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_diff_posterize_rowC_0_addr/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="grp_access_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="5" slack="0"/>
<pin id="97" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="98" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="image_diff_posterize_rowC_0_load/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="image_diff_posterize_rowC_1_addr_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="8" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="5" slack="0"/>
<pin id="105" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_diff_posterize_rowC_1_addr/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_access_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="5" slack="0"/>
<pin id="110" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="image_diff_posterize_rowC_1_load/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="image_diff_posterize_rowC_2_addr_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="8" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="5" slack="0"/>
<pin id="118" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_diff_posterize_rowC_2_addr/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_access_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="5" slack="0"/>
<pin id="123" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="124" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="image_diff_posterize_rowC_2_load/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="image_diff_posterize_rowC_3_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="8" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="5" slack="0"/>
<pin id="131" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_diff_posterize_rowC_3_addr/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_access_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="5" slack="0"/>
<pin id="136" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="image_diff_posterize_rowC_3_load/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="image_diff_posterize_rowC_4_addr_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="8" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="5" slack="0"/>
<pin id="144" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_diff_posterize_rowC_4_addr/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_access_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="5" slack="0"/>
<pin id="149" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="image_diff_posterize_rowC_4_load/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="image_diff_posterize_rowC_5_addr_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="8" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="5" slack="0"/>
<pin id="157" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_diff_posterize_rowC_5_addr/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_access_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="5" slack="0"/>
<pin id="162" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="image_diff_posterize_rowC_5_load/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="image_diff_posterize_rowC_6_addr_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="8" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="5" slack="0"/>
<pin id="170" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_diff_posterize_rowC_6_addr/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="grp_access_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="5" slack="0"/>
<pin id="175" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="176" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="image_diff_posterize_rowC_6_load/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="image_diff_posterize_rowC_7_addr_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="8" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="5" slack="0"/>
<pin id="183" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_diff_posterize_rowC_7_addr/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_access_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="5" slack="0"/>
<pin id="188" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="189" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="image_diff_posterize_rowC_7_load/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="store_ln0_store_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="9" slack="0"/>
<pin id="195" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="j_1_load_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="9" slack="0"/>
<pin id="199" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="gmem2_addr_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="64" slack="0"/>
<pin id="202" dir="0" index="1" bw="64" slack="0"/>
<pin id="203" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem2_addr/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="icmp_ln92_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="9" slack="0"/>
<pin id="208" dir="0" index="1" bw="9" slack="0"/>
<pin id="209" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln92/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="add_ln92_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="9" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln92/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="lshr_ln_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="5" slack="0"/>
<pin id="220" dir="0" index="1" bw="9" slack="0"/>
<pin id="221" dir="0" index="2" bw="3" slack="0"/>
<pin id="222" dir="0" index="3" bw="4" slack="0"/>
<pin id="223" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="zext_ln95_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="5" slack="0"/>
<pin id="230" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln95/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="trunc_ln95_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="9" slack="0"/>
<pin id="242" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln95/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="store_ln92_store_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="9" slack="0"/>
<pin id="246" dir="0" index="1" bw="9" slack="0"/>
<pin id="247" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln92/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="tmp_i_i_i_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="8" slack="0"/>
<pin id="251" dir="0" index="1" bw="8" slack="0"/>
<pin id="252" dir="0" index="2" bw="8" slack="0"/>
<pin id="253" dir="0" index="3" bw="8" slack="0"/>
<pin id="254" dir="0" index="4" bw="8" slack="0"/>
<pin id="255" dir="0" index="5" bw="8" slack="0"/>
<pin id="256" dir="0" index="6" bw="8" slack="0"/>
<pin id="257" dir="0" index="7" bw="8" slack="0"/>
<pin id="258" dir="0" index="8" bw="8" slack="0"/>
<pin id="259" dir="0" index="9" bw="3" slack="1"/>
<pin id="260" dir="1" index="10" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_i_i_i/2 "/>
</bind>
</comp>

<comp id="270" class="1005" name="j_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="9" slack="0"/>
<pin id="272" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="277" class="1005" name="gmem2_addr_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="8" slack="2"/>
<pin id="279" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="gmem2_addr "/>
</bind>
</comp>

<comp id="282" class="1005" name="icmp_ln92_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="1"/>
<pin id="284" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln92 "/>
</bind>
</comp>

<comp id="286" class="1005" name="image_diff_posterize_rowC_0_addr_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="5" slack="1"/>
<pin id="288" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="image_diff_posterize_rowC_0_addr "/>
</bind>
</comp>

<comp id="291" class="1005" name="image_diff_posterize_rowC_1_addr_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="5" slack="1"/>
<pin id="293" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="image_diff_posterize_rowC_1_addr "/>
</bind>
</comp>

<comp id="296" class="1005" name="image_diff_posterize_rowC_2_addr_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="5" slack="1"/>
<pin id="298" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="image_diff_posterize_rowC_2_addr "/>
</bind>
</comp>

<comp id="301" class="1005" name="image_diff_posterize_rowC_3_addr_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="5" slack="1"/>
<pin id="303" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="image_diff_posterize_rowC_3_addr "/>
</bind>
</comp>

<comp id="306" class="1005" name="image_diff_posterize_rowC_4_addr_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="5" slack="1"/>
<pin id="308" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="image_diff_posterize_rowC_4_addr "/>
</bind>
</comp>

<comp id="311" class="1005" name="image_diff_posterize_rowC_5_addr_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="5" slack="1"/>
<pin id="313" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="image_diff_posterize_rowC_5_addr "/>
</bind>
</comp>

<comp id="316" class="1005" name="image_diff_posterize_rowC_6_addr_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="5" slack="1"/>
<pin id="318" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="image_diff_posterize_rowC_6_addr "/>
</bind>
</comp>

<comp id="321" class="1005" name="image_diff_posterize_rowC_7_addr_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="5" slack="1"/>
<pin id="323" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="image_diff_posterize_rowC_7_addr "/>
</bind>
</comp>

<comp id="326" class="1005" name="trunc_ln95_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="3" slack="1"/>
<pin id="328" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln95 "/>
</bind>
</comp>

<comp id="331" class="1005" name="tmp_i_i_i_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="8" slack="1"/>
<pin id="333" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="20" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="78"><net_src comp="38" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="2" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="66" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="68" pin="0"/><net_sink comp="80" pin=3"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="52" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="88" pin="3"/><net_sink comp="95" pin=0"/></net>

<net id="106"><net_src comp="6" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="52" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="113"><net_src comp="101" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="119"><net_src comp="8" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="52" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="114" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="132"><net_src comp="10" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="52" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="127" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="145"><net_src comp="12" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="52" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="140" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="158"><net_src comp="14" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="52" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="165"><net_src comp="153" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="171"><net_src comp="16" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="52" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="178"><net_src comp="166" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="184"><net_src comp="18" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="52" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="191"><net_src comp="179" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="196"><net_src comp="40" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="204"><net_src comp="0" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="74" pin="2"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="197" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="42" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="197" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="44" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="224"><net_src comp="46" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="197" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="226"><net_src comp="48" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="227"><net_src comp="50" pin="0"/><net_sink comp="218" pin=3"/></net>

<net id="231"><net_src comp="218" pin="4"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="233"><net_src comp="228" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="234"><net_src comp="228" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="235"><net_src comp="228" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="236"><net_src comp="228" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="237"><net_src comp="228" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="238"><net_src comp="228" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="239"><net_src comp="228" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="243"><net_src comp="197" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="248"><net_src comp="212" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="261"><net_src comp="54" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="262"><net_src comp="95" pin="3"/><net_sink comp="249" pin=1"/></net>

<net id="263"><net_src comp="108" pin="3"/><net_sink comp="249" pin=2"/></net>

<net id="264"><net_src comp="121" pin="3"/><net_sink comp="249" pin=3"/></net>

<net id="265"><net_src comp="134" pin="3"/><net_sink comp="249" pin=4"/></net>

<net id="266"><net_src comp="147" pin="3"/><net_sink comp="249" pin=5"/></net>

<net id="267"><net_src comp="160" pin="3"/><net_sink comp="249" pin=6"/></net>

<net id="268"><net_src comp="173" pin="3"/><net_sink comp="249" pin=7"/></net>

<net id="269"><net_src comp="186" pin="3"/><net_sink comp="249" pin=8"/></net>

<net id="273"><net_src comp="70" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="275"><net_src comp="270" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="276"><net_src comp="270" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="280"><net_src comp="200" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="80" pin=1"/></net>

<net id="285"><net_src comp="206" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="88" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="294"><net_src comp="101" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="299"><net_src comp="114" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="304"><net_src comp="127" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="309"><net_src comp="140" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="314"><net_src comp="153" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="319"><net_src comp="166" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="324"><net_src comp="179" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="329"><net_src comp="240" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="249" pin=9"/></net>

<net id="334"><net_src comp="249" pin="10"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="80" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem2 | {3 }
	Port: image_diff_posterize_rowC_0 | {}
	Port: image_diff_posterize_rowC_1 | {}
	Port: image_diff_posterize_rowC_2 | {}
	Port: image_diff_posterize_rowC_3 | {}
	Port: image_diff_posterize_rowC_4 | {}
	Port: image_diff_posterize_rowC_5 | {}
	Port: image_diff_posterize_rowC_6 | {}
	Port: image_diff_posterize_rowC_7 | {}
 - Input state : 
	Port: Write_Loop_proc_Pipeline_Write_Loop : gmem2 | {}
	Port: Write_Loop_proc_Pipeline_Write_Loop : add_ln41 | {1 }
	Port: Write_Loop_proc_Pipeline_Write_Loop : image_diff_posterize_rowC_0 | {1 2 }
	Port: Write_Loop_proc_Pipeline_Write_Loop : image_diff_posterize_rowC_1 | {1 2 }
	Port: Write_Loop_proc_Pipeline_Write_Loop : image_diff_posterize_rowC_2 | {1 2 }
	Port: Write_Loop_proc_Pipeline_Write_Loop : image_diff_posterize_rowC_3 | {1 2 }
	Port: Write_Loop_proc_Pipeline_Write_Loop : image_diff_posterize_rowC_4 | {1 2 }
	Port: Write_Loop_proc_Pipeline_Write_Loop : image_diff_posterize_rowC_5 | {1 2 }
	Port: Write_Loop_proc_Pipeline_Write_Loop : image_diff_posterize_rowC_6 | {1 2 }
	Port: Write_Loop_proc_Pipeline_Write_Loop : image_diff_posterize_rowC_7 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		j_1 : 1
		icmp_ln92 : 2
		add_ln92 : 2
		br_ln92 : 3
		lshr_ln : 2
		zext_ln95 : 3
		image_diff_posterize_rowC_0_addr : 4
		image_diff_posterize_rowC_0_load : 5
		image_diff_posterize_rowC_1_addr : 4
		image_diff_posterize_rowC_1_load : 5
		image_diff_posterize_rowC_2_addr : 4
		image_diff_posterize_rowC_2_load : 5
		image_diff_posterize_rowC_3_addr : 4
		image_diff_posterize_rowC_3_load : 5
		image_diff_posterize_rowC_4_addr : 4
		image_diff_posterize_rowC_4_load : 5
		image_diff_posterize_rowC_5_addr : 4
		image_diff_posterize_rowC_5_load : 5
		image_diff_posterize_rowC_6_addr : 4
		image_diff_posterize_rowC_6_load : 5
		image_diff_posterize_rowC_7_addr : 4
		image_diff_posterize_rowC_7_load : 5
		trunc_ln95 : 2
		store_ln92 : 3
	State 2
		tmp_i_i_i : 1
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|    mux   |     tmp_i_i_i_fu_249     |    0    |    43   |
|----------|--------------------------|---------|---------|
|    add   |      add_ln92_fu_212     |    0    |    16   |
|----------|--------------------------|---------|---------|
|   icmp   |     icmp_ln92_fu_206     |    0    |    11   |
|----------|--------------------------|---------|---------|
|   read   | add_ln41_read_read_fu_74 |    0    |    0    |
|----------|--------------------------|---------|---------|
|   write  |  write_ln95_write_fu_80  |    0    |    0    |
|----------|--------------------------|---------|---------|
|partselect|      lshr_ln_fu_218      |    0    |    0    |
|----------|--------------------------|---------|---------|
|   zext   |     zext_ln95_fu_228     |    0    |    0    |
|----------|--------------------------|---------|---------|
|   trunc  |     trunc_ln95_fu_240    |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |    70   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------------+--------+
|                                        |   FF   |
+----------------------------------------+--------+
|           gmem2_addr_reg_277           |    8   |
|            icmp_ln92_reg_282           |    1   |
|image_diff_posterize_rowC_0_addr_reg_286|    5   |
|image_diff_posterize_rowC_1_addr_reg_291|    5   |
|image_diff_posterize_rowC_2_addr_reg_296|    5   |
|image_diff_posterize_rowC_3_addr_reg_301|    5   |
|image_diff_posterize_rowC_4_addr_reg_306|    5   |
|image_diff_posterize_rowC_5_addr_reg_311|    5   |
|image_diff_posterize_rowC_6_addr_reg_316|    5   |
|image_diff_posterize_rowC_7_addr_reg_321|    5   |
|                j_reg_270               |    9   |
|            tmp_i_i_i_reg_331           |    8   |
|           trunc_ln95_reg_326           |    3   |
+----------------------------------------+--------+
|                  Total                 |   69   |
+----------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_95 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_108 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_121 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_134 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_147 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_160 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_173 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_186 |  p0  |   2  |   5  |   10   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   80   ||  3.096  ||    72   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   70   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   72   |
|  Register |    -   |   69   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   69   |   142  |
+-----------+--------+--------+--------+
