

================================================================
== Vitis HLS Report for 'streamtoparallelwithburst'
================================================================
* Date:           Mon Jun 17 09:59:44 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        userdma_fir
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------+----------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                                               |                                                    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |                            Instance                           |                       Module                       |   min   |   max   |    min    |    max   | min | max |   Type  |
        +---------------------------------------------------------------+----------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_146  |streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2  |        4|        ?|  40.000 ns|         ?|    4|    ?|       no|
        +---------------------------------------------------------------+----------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_20_1  |        ?|        ?|     2 ~ ?|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 20 
2 --> 3 19 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 2 
20 --> 19 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.55>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_memory, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.83ns)   --->   "%out_memory_read = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %out_memory"   --->   Operation 22 'read' 'out_memory_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 3> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %in_en_clrsts, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.83ns)   --->   "%in_en_clrsts_read = read i1 @_ssdm_op_Read.ap_fifo.i1P0A, i1 %in_en_clrsts"   --->   Operation 24 'read' 'in_en_clrsts_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_s2m_len, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.83ns)   --->   "%in_s2m_len_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %in_s2m_len"   --->   Operation 26 'read' 'in_s2m_len_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %sts_clear, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.83ns)   --->   "%sts_clear_read = read i1 @_ssdm_op_Read.ap_fifo.i1P0A, i1 %sts_clear"   --->   Operation 28 'read' 'sts_clear_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 3> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %incount47, void @empty_17, i32 0, i32 0, void @empty_27, i32 0, i32 0, void @empty_27, void @empty_27, void @empty_27, i32 0, i32 0, i32 0, i32 0, void @empty_27, void @empty_27, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %inbuf, void @empty_17, i32 0, i32 0, void @empty_27, i32 0, i32 0, void @empty_27, void @empty_27, void @empty_27, i32 0, i32 0, i32 0, i32 0, void @empty_27, void @empty_27, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty_26, i32 0, i32 0, void @empty_27, i32 10, i32 1024, void @empty_28, void @empty_29, void @empty_27, i32 16, i32 16, i32 16, i32 64, void @empty_27, void @empty_27, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %in_en_clrsts_read, void %VITIS_LOOP_23_2.preheader, void %if.then" [hls_userdma/userdma.cpp:12]   --->   Operation 32 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 33 'alloca' 'idx' <Predicate = (!in_en_clrsts_read)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 0, i64 %idx" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 34 'store' 'store_ln0' <Predicate = (!in_en_clrsts_read)> <Delay = 0.42>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_23_2" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 35 'br' 'br_ln0' <Predicate = (!in_en_clrsts_read)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %sts_clear_read, void %if.end, void %if.then1" [hls_userdma/userdma.cpp:13]   --->   Operation 36 'br' 'br_ln13' <Predicate = (in_en_clrsts_read)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.42ns)   --->   "%store_ln14 = store i1 0, i1 %out_sts" [hls_userdma/userdma.cpp:14]   --->   Operation 37 'store' 'store_ln14' <Predicate = (in_en_clrsts_read & sts_clear_read)> <Delay = 0.42>
ST_1 : Operation 38 [1/1] (0.42ns)   --->   "%store_ln16 = store i32 0, i32 %final_s2m_len_V" [hls_userdma/userdma.cpp:16]   --->   Operation 38 'store' 'store_ln16' <Predicate = (in_en_clrsts_read & sts_clear_read)> <Delay = 0.42>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln17 = br void %if.end" [hls_userdma/userdma.cpp:17]   --->   Operation 39 'br' 'br_ln17' <Predicate = (in_en_clrsts_read & sts_clear_read)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.54>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 40 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.55ns)   --->   "%tmp = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %incount47" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 41 'read' 'tmp' <Predicate = true> <Delay = 1.55> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.55> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 64> <FIFO>
ST_2 : Operation 42 [1/1] (0.99ns)   --->   "%icmp_ln23 = icmp_sgt  i32 %tmp, i32 0" [hls_userdma/userdma.cpp:23]   --->   Operation 42 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %for.end, void %for.body.lr.ph" [hls_userdma/userdma.cpp:23]   --->   Operation 43 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%idx_load = load i64 %idx" [hls_userdma/userdma.cpp:23]   --->   Operation 44 'load' 'idx_load' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node add_ln23)   --->   "%shl_ln23 = shl i64 %idx_load, i64 2" [hls_userdma/userdma.cpp:23]   --->   Operation 45 'shl' 'shl_ln23' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.08ns) (out node of the LUT)   --->   "%add_ln23 = add i64 %out_memory_read, i64 %shl_ln23" [hls_userdma/userdma.cpp:23]   --->   Operation 46 'add' 'add_ln23' <Predicate = (icmp_ln23)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln23, i32 2, i32 63" [hls_userdma/userdma.cpp:23]   --->   Operation 47 'partselect' 'trunc_ln' <Predicate = (icmp_ln23)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln23 = sext i62 %trunc_ln" [hls_userdma/userdma.cpp:23]   --->   Operation 48 'sext' 'sext_ln23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i32 %gmem0, i64 %sext_ln23" [hls_userdma/userdma.cpp:23]   --->   Operation 49 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (7.30ns)   --->   "%empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem0_addr, i32 %tmp" [hls_userdma/userdma.cpp:23]   --->   Operation 50 'writereq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 1.42>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i32 %tmp" [hls_userdma/userdma.cpp:23]   --->   Operation 51 'trunc' 'trunc_ln23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%empty_54 = wait i32 @_ssdm_op_Wait"   --->   Operation 52 'wait' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [2/2] (1.42ns)   --->   "%call_ln23 = call void @streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2, i32 %gmem0, i62 %trunc_ln, i31 %trunc_ln23, i33 %inbuf" [hls_userdma/userdma.cpp:23]   --->   Operation 53 'call' 'call_ln23' <Predicate = true> <Delay = 1.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 54 [1/2] (0.00ns)   --->   "%call_ln23 = call void @streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2, i32 %gmem0, i62 %trunc_ln, i31 %trunc_ln23, i33 %inbuf" [hls_userdma/userdma.cpp:23]   --->   Operation 54 'call' 'call_ln23' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 55 [14/14] (7.30ns)   --->   "%empty_55 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr" [hls_userdma/userdma.cpp:28]   --->   Operation 55 'writeresp' 'empty_55' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 56 [13/14] (7.30ns)   --->   "%empty_55 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr" [hls_userdma/userdma.cpp:28]   --->   Operation 56 'writeresp' 'empty_55' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 57 [12/14] (7.30ns)   --->   "%empty_55 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr" [hls_userdma/userdma.cpp:28]   --->   Operation 57 'writeresp' 'empty_55' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 58 [11/14] (7.30ns)   --->   "%empty_55 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr" [hls_userdma/userdma.cpp:28]   --->   Operation 58 'writeresp' 'empty_55' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 59 [10/14] (7.30ns)   --->   "%empty_55 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr" [hls_userdma/userdma.cpp:28]   --->   Operation 59 'writeresp' 'empty_55' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 60 [9/14] (7.30ns)   --->   "%empty_55 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr" [hls_userdma/userdma.cpp:28]   --->   Operation 60 'writeresp' 'empty_55' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 61 [8/14] (7.30ns)   --->   "%empty_55 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr" [hls_userdma/userdma.cpp:28]   --->   Operation 61 'writeresp' 'empty_55' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 62 [7/14] (7.30ns)   --->   "%empty_55 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr" [hls_userdma/userdma.cpp:28]   --->   Operation 62 'writeresp' 'empty_55' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 63 [6/14] (7.30ns)   --->   "%empty_55 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr" [hls_userdma/userdma.cpp:28]   --->   Operation 63 'writeresp' 'empty_55' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 64 [5/14] (7.30ns)   --->   "%empty_55 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr" [hls_userdma/userdma.cpp:28]   --->   Operation 64 'writeresp' 'empty_55' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 65 [4/14] (7.30ns)   --->   "%empty_55 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr" [hls_userdma/userdma.cpp:28]   --->   Operation 65 'writeresp' 'empty_55' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 66 [3/14] (7.30ns)   --->   "%empty_55 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr" [hls_userdma/userdma.cpp:28]   --->   Operation 66 'writeresp' 'empty_55' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 67 [2/14] (7.30ns)   --->   "%empty_55 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr" [hls_userdma/userdma.cpp:28]   --->   Operation 67 'writeresp' 'empty_55' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 68 [1/14] (7.30ns)   --->   "%empty_55 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr" [hls_userdma/userdma.cpp:28]   --->   Operation 68 'writeresp' 'empty_55' <Predicate = (!in_en_clrsts_read & icmp_ln23)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln28 = br void %for.end" [hls_userdma/userdma.cpp:28]   --->   Operation 69 'br' 'br_ln28' <Predicate = (!in_en_clrsts_read & icmp_ln23)> <Delay = 0.00>
ST_19 : Operation 70 [1/1] (0.00ns)   --->   "%idx_load_1 = load i64 %idx" [hls_userdma/userdma.cpp:28]   --->   Operation 70 'load' 'idx_load_1' <Predicate = (!in_en_clrsts_read)> <Delay = 0.00>
ST_19 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln28 = sext i32 %tmp" [hls_userdma/userdma.cpp:28]   --->   Operation 71 'sext' 'sext_ln28' <Predicate = (!in_en_clrsts_read)> <Delay = 0.00>
ST_19 : Operation 72 [1/1] (1.08ns)   --->   "%add_ln28 = add i64 %sext_ln28, i64 %idx_load_1" [hls_userdma/userdma.cpp:28]   --->   Operation 72 'add' 'add_ln28' <Predicate = (!in_en_clrsts_read)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 73 [1/1] (0.00ns)   --->   "%final_s2m_len_V_load = load i32 %final_s2m_len_V"   --->   Operation 73 'load' 'final_s2m_len_V_load' <Predicate = (!in_en_clrsts_read)> <Delay = 0.00>
ST_19 : Operation 74 [1/1] (1.01ns)   --->   "%add_ln886 = add i32 %final_s2m_len_V_load, i32 %tmp"   --->   Operation 74 'add' 'add_ln886' <Predicate = (!in_en_clrsts_read)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 75 [1/1] (0.42ns)   --->   "%store_ln886 = store i32 %add_ln886, i32 %final_s2m_len_V"   --->   Operation 75 'store' 'store_ln886' <Predicate = (!in_en_clrsts_read)> <Delay = 0.42>
ST_19 : Operation 76 [1/1] (0.99ns)   --->   "%icmp_ln1065 = icmp_eq  i32 %add_ln886, i32 %in_s2m_len_read"   --->   Operation 76 'icmp' 'icmp_ln1065' <Predicate = (!in_en_clrsts_read)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln1065, void %do.cond, void %if.then10" [hls_userdma/userdma.cpp:32]   --->   Operation 77 'br' 'br_ln32' <Predicate = (!in_en_clrsts_read)> <Delay = 0.00>
ST_19 : Operation 78 [1/1] (0.42ns)   --->   "%store_ln33 = store i1 1, i1 %out_sts" [hls_userdma/userdma.cpp:33]   --->   Operation 78 'store' 'store_ln33' <Predicate = (!in_en_clrsts_read & icmp_ln1065)> <Delay = 0.42>
ST_19 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln35 = br void %do.cond" [hls_userdma/userdma.cpp:35]   --->   Operation 79 'br' 'br_ln35' <Predicate = (!in_en_clrsts_read & icmp_ln1065)> <Delay = 0.00>
ST_19 : Operation 80 [1/1] (0.00ns)   --->   "%out_sts_load_1 = load i1 %out_sts" [hls_userdma/userdma.cpp:37]   --->   Operation 80 'load' 'out_sts_load_1' <Predicate = (!in_en_clrsts_read)> <Delay = 0.00>
ST_19 : Operation 81 [1/1] (0.99ns)   --->   "%icmp_ln1073 = icmp_ult  i32 %add_ln886, i32 %in_s2m_len_read"   --->   Operation 81 'icmp' 'icmp_ln1073' <Predicate = (!in_en_clrsts_read)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %icmp_ln1073, void %if.end13.loopexit, void %do.cond.VITIS_LOOP_23_2_crit_edge" [hls_userdma/userdma.cpp:38]   --->   Operation 82 'br' 'br_ln38' <Predicate = (!in_en_clrsts_read)> <Delay = 0.00>
ST_19 : Operation 83 [1/1] (0.42ns)   --->   "%store_ln38 = store i64 %add_ln28, i64 %idx" [hls_userdma/userdma.cpp:38]   --->   Operation 83 'store' 'store_ln38' <Predicate = (!in_en_clrsts_read & icmp_ln1073)> <Delay = 0.42>
ST_19 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln38 = br void %VITIS_LOOP_23_2" [hls_userdma/userdma.cpp:38]   --->   Operation 84 'br' 'br_ln38' <Predicate = (!in_en_clrsts_read & icmp_ln1073)> <Delay = 0.00>
ST_19 : Operation 85 [1/1] (0.42ns)   --->   "%br_ln0 = br void %if.end13"   --->   Operation 85 'br' 'br_ln0' <Predicate = (!in_en_clrsts_read & !icmp_ln1073)> <Delay = 0.42>
ST_19 : Operation 86 [1/1] (0.00ns)   --->   "%storemerge = phi i1 %out_sts_load, void %if.end, i1 %out_sts_load_1, void %if.end13.loopexit" [hls_userdma/userdma.cpp:18]   --->   Operation 86 'phi' 'storemerge' <Predicate = (!icmp_ln1073) | (in_en_clrsts_read)> <Delay = 0.00>
ST_19 : Operation 87 [1/1] (0.00ns)   --->   "%write_ln18 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %s2m_buf_sts, i1 %storemerge" [hls_userdma/userdma.cpp:18]   --->   Operation 87 'write' 'write_ln18' <Predicate = (!icmp_ln1073) | (in_en_clrsts_read)> <Delay = 0.00>
ST_19 : Operation 88 [1/1] (0.00ns)   --->   "%ret_ln40 = ret" [hls_userdma/userdma.cpp:40]   --->   Operation 88 'ret' 'ret_ln40' <Predicate = (!icmp_ln1073) | (in_en_clrsts_read)> <Delay = 0.00>

State 20 <SV = 17> <Delay = 0.42>
ST_20 : Operation 89 [1/1] (0.00ns)   --->   "%out_sts_load = load i1 %out_sts" [hls_userdma/userdma.cpp:18]   --->   Operation 89 'load' 'out_sts_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 90 [1/1] (0.42ns)   --->   "%br_ln19 = br void %if.end13" [hls_userdma/userdma.cpp:19]   --->   Operation 90 'br' 'br_ln19' <Predicate = true> <Delay = 0.42>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inbuf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ incount47]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_en_clrsts]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ s2m_buf_sts]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ sts_clear]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_s2m_len]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ out_memory]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_sts]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ final_s2m_len_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0    (specinterface) [ 000000000000000000000]
out_memory_read      (read         ) [ 001111111111111111111]
specinterface_ln0    (specinterface) [ 000000000000000000000]
in_en_clrsts_read    (read         ) [ 011111111111111111111]
specinterface_ln0    (specinterface) [ 000000000000000000000]
in_s2m_len_read      (read         ) [ 001111111111111111111]
specinterface_ln0    (specinterface) [ 000000000000000000000]
sts_clear_read       (read         ) [ 010000000000000000000]
specinterface_ln0    (specinterface) [ 000000000000000000000]
specinterface_ln0    (specinterface) [ 000000000000000000000]
specinterface_ln0    (specinterface) [ 000000000000000000000]
br_ln12              (br           ) [ 000000000000000000000]
idx                  (alloca       ) [ 011111111111111111111]
store_ln0            (store        ) [ 000000000000000000000]
br_ln0               (br           ) [ 000000000000000000000]
br_ln13              (br           ) [ 000000000000000000000]
store_ln14           (store        ) [ 000000000000000000000]
store_ln16           (store        ) [ 000000000000000000000]
br_ln17              (br           ) [ 000000000000000000000]
specloopname_ln0     (specloopname ) [ 000000000000000000000]
tmp                  (read         ) [ 000111111111111111110]
icmp_ln23            (icmp         ) [ 001111111111111111110]
br_ln23              (br           ) [ 000000000000000000000]
idx_load             (load         ) [ 000000000000000000000]
shl_ln23             (shl          ) [ 000000000000000000000]
add_ln23             (add          ) [ 000000000000000000000]
trunc_ln             (partselect   ) [ 000111000000000000000]
sext_ln23            (sext         ) [ 000000000000000000000]
gmem0_addr           (getelementptr) [ 001011111111111111110]
empty                (writereq     ) [ 000000000000000000000]
trunc_ln23           (trunc        ) [ 000001000000000000000]
empty_54             (wait         ) [ 000000000000000000000]
call_ln23            (call         ) [ 000000000000000000000]
empty_55             (writeresp    ) [ 000000000000000000000]
br_ln28              (br           ) [ 000000000000000000000]
idx_load_1           (load         ) [ 000000000000000000000]
sext_ln28            (sext         ) [ 000000000000000000000]
add_ln28             (add          ) [ 000000000000000000000]
final_s2m_len_V_load (load         ) [ 000000000000000000000]
add_ln886            (add          ) [ 000000000000000000000]
store_ln886          (store        ) [ 000000000000000000000]
icmp_ln1065          (icmp         ) [ 001111111111111111110]
br_ln32              (br           ) [ 000000000000000000000]
store_ln33           (store        ) [ 000000000000000000000]
br_ln35              (br           ) [ 000000000000000000000]
out_sts_load_1       (load         ) [ 000000000000000000000]
icmp_ln1073          (icmp         ) [ 001111111111111111110]
br_ln38              (br           ) [ 000000000000000000000]
store_ln38           (store        ) [ 000000000000000000000]
br_ln38              (br           ) [ 000000000000000000000]
br_ln0               (br           ) [ 000000000000000000000]
storemerge           (phi          ) [ 000000000000000000010]
write_ln18           (write        ) [ 000000000000000000000]
ret_ln40             (ret          ) [ 000000000000000000000]
out_sts_load         (load         ) [ 001111111111111111111]
br_ln19              (br           ) [ 001111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inbuf">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inbuf"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="incount47">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="incount47"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_en_clrsts">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_en_clrsts"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="s2m_buf_sts">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s2m_buf_sts"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sts_clear">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sts_clear"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="in_s2m_len">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_s2m_len"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="gmem0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_memory">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_memory"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="out_sts">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_sts"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="final_s2m_len_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="final_s2m_len_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="idx_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="idx/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="out_memory_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="64" slack="0"/>
<pin id="94" dir="0" index="1" bw="64" slack="0"/>
<pin id="95" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_memory_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="in_en_clrsts_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="1" index="2" bw="1" slack="18"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_en_clrsts_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="in_s2m_len_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="18"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_s2m_len_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="sts_clear_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sts_clear_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="tmp_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_writeresp_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="0" index="2" bw="32" slack="1"/>
<pin id="126" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty/3 empty_55/6 "/>
</bind>
</comp>

<comp id="129" class="1004" name="write_ln18_write_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="0" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="1" slack="0"/>
<pin id="133" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln18/19 "/>
</bind>
</comp>

<comp id="136" class="1005" name="storemerge_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="138" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="storemerge (phireg) "/>
</bind>
</comp>

<comp id="139" class="1004" name="storemerge_phi_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="1"/>
<pin id="141" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="142" dir="0" index="2" bw="1" slack="0"/>
<pin id="143" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge/19 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="0" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="0" index="2" bw="62" slack="2"/>
<pin id="150" dir="0" index="3" bw="31" slack="0"/>
<pin id="151" dir="0" index="4" bw="33" slack="0"/>
<pin id="152" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln23/4 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_load_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="64" slack="1"/>
<pin id="158" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx_load/2 idx_load_1/19 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_load_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="0"/>
<pin id="161" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_sts_load_1/19 out_sts_load/20 "/>
</bind>
</comp>

<comp id="164" class="1004" name="store_ln0_store_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="64" slack="0"/>
<pin id="167" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="store_ln14_store_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="store_ln16_store_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="0"/>
<pin id="177" dir="0" index="1" bw="32" slack="0"/>
<pin id="178" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="icmp_ln23_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="1" index="2" bw="1" slack="17"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="shl_ln23_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="64" slack="0"/>
<pin id="189" dir="0" index="1" bw="3" slack="0"/>
<pin id="190" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln23/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="add_ln23_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="64" slack="1"/>
<pin id="195" dir="0" index="1" bw="64" slack="0"/>
<pin id="196" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="trunc_ln_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="62" slack="0"/>
<pin id="200" dir="0" index="1" bw="64" slack="0"/>
<pin id="201" dir="0" index="2" bw="3" slack="0"/>
<pin id="202" dir="0" index="3" bw="7" slack="0"/>
<pin id="203" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="sext_ln23_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="62" slack="1"/>
<pin id="210" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln23/3 "/>
</bind>
</comp>

<comp id="211" class="1004" name="gmem0_addr_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="0" index="1" bw="62" slack="0"/>
<pin id="214" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="trunc_ln23_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="2"/>
<pin id="220" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln23/4 "/>
</bind>
</comp>

<comp id="222" class="1004" name="sext_ln28_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="17"/>
<pin id="224" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln28/19 "/>
</bind>
</comp>

<comp id="225" class="1004" name="add_ln28_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="0"/>
<pin id="227" dir="0" index="1" bw="64" slack="0"/>
<pin id="228" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/19 "/>
</bind>
</comp>

<comp id="231" class="1004" name="final_s2m_len_V_load_load_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="0"/>
<pin id="233" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="final_s2m_len_V_load/19 "/>
</bind>
</comp>

<comp id="235" class="1004" name="add_ln886_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="0"/>
<pin id="237" dir="0" index="1" bw="32" slack="17"/>
<pin id="238" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln886/19 "/>
</bind>
</comp>

<comp id="240" class="1004" name="store_ln886_store_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="0"/>
<pin id="243" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln886/19 "/>
</bind>
</comp>

<comp id="246" class="1004" name="icmp_ln1065_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="0" index="1" bw="32" slack="18"/>
<pin id="249" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1065/19 "/>
</bind>
</comp>

<comp id="251" class="1004" name="store_ln33_store_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/19 "/>
</bind>
</comp>

<comp id="257" class="1004" name="icmp_ln1073_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="0"/>
<pin id="259" dir="0" index="1" bw="32" slack="18"/>
<pin id="260" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1073/19 "/>
</bind>
</comp>

<comp id="262" class="1004" name="store_ln38_store_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="64" slack="0"/>
<pin id="264" dir="0" index="1" bw="64" slack="18"/>
<pin id="265" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/19 "/>
</bind>
</comp>

<comp id="267" class="1005" name="out_memory_read_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="64" slack="1"/>
<pin id="269" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="out_memory_read "/>
</bind>
</comp>

<comp id="272" class="1005" name="in_en_clrsts_read_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="18"/>
<pin id="274" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="in_en_clrsts_read "/>
</bind>
</comp>

<comp id="276" class="1005" name="in_s2m_len_read_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="18"/>
<pin id="278" dir="1" index="1" bw="32" slack="18"/>
</pin_list>
<bind>
<opset="in_s2m_len_read "/>
</bind>
</comp>

<comp id="285" class="1005" name="idx_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="64" slack="0"/>
<pin id="287" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="idx "/>
</bind>
</comp>

<comp id="292" class="1005" name="tmp_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="1"/>
<pin id="294" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="300" class="1005" name="icmp_ln23_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="17"/>
<pin id="302" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln23 "/>
</bind>
</comp>

<comp id="304" class="1005" name="trunc_ln_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="62" slack="1"/>
<pin id="306" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="310" class="1005" name="gmem0_addr_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="3"/>
<pin id="312" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="gmem0_addr "/>
</bind>
</comp>

<comp id="315" class="1005" name="trunc_ln23_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="31" slack="1"/>
<pin id="317" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln23 "/>
</bind>
</comp>

<comp id="326" class="1005" name="out_sts_load_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="1"/>
<pin id="328" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="out_sts_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="91"><net_src comp="58" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="36" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="14" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="38" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="4" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="40" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="10" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="38" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="8" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="68" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="2" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="127"><net_src comp="76" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="82" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="134"><net_src comp="86" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="6" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="145"><net_src comp="139" pin="4"/><net_sink comp="129" pin=2"/></net>

<net id="153"><net_src comp="80" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="154"><net_src comp="12" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="155"><net_src comp="0" pin="0"/><net_sink comp="146" pin=4"/></net>

<net id="162"><net_src comp="16" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="159" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="168"><net_src comp="60" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="173"><net_src comp="62" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="16" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="179"><net_src comp="24" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="18" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="116" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="24" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="191"><net_src comp="156" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="70" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="197"><net_src comp="187" pin="2"/><net_sink comp="193" pin=1"/></net>

<net id="204"><net_src comp="72" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="193" pin="2"/><net_sink comp="198" pin=1"/></net>

<net id="206"><net_src comp="28" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="207"><net_src comp="74" pin="0"/><net_sink comp="198" pin=3"/></net>

<net id="215"><net_src comp="12" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="208" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="217"><net_src comp="211" pin="2"/><net_sink comp="122" pin=1"/></net>

<net id="221"><net_src comp="218" pin="1"/><net_sink comp="146" pin=3"/></net>

<net id="229"><net_src comp="222" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="156" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="234"><net_src comp="18" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="239"><net_src comp="231" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="244"><net_src comp="235" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="18" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="235" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="255"><net_src comp="84" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="16" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="261"><net_src comp="235" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="266"><net_src comp="225" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="270"><net_src comp="92" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="275"><net_src comp="98" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="104" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="281"><net_src comp="276" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="288"><net_src comp="88" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="290"><net_src comp="285" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="291"><net_src comp="285" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="295"><net_src comp="116" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="297"><net_src comp="292" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="298"><net_src comp="292" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="299"><net_src comp="292" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="303"><net_src comp="181" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="198" pin="4"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="309"><net_src comp="304" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="313"><net_src comp="211" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="318"><net_src comp="218" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="146" pin=3"/></net>

<net id="329"><net_src comp="159" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="139" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: s2m_buf_sts | {19 }
	Port: gmem0 | {3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 }
	Port: out_sts | {1 19 }
	Port: final_s2m_len_V | {1 19 }
 - Input state : 
	Port: streamtoparallelwithburst : inbuf | {4 5 }
	Port: streamtoparallelwithburst : incount47 | {2 }
	Port: streamtoparallelwithburst : in_en_clrsts | {1 }
	Port: streamtoparallelwithburst : sts_clear | {1 }
	Port: streamtoparallelwithburst : in_s2m_len | {1 }
	Port: streamtoparallelwithburst : out_memory | {1 }
	Port: streamtoparallelwithburst : out_sts | {19 20 }
	Port: streamtoparallelwithburst : final_s2m_len_V | {19 }
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
		br_ln23 : 1
		shl_ln23 : 1
		add_ln23 : 1
		trunc_ln : 2
	State 3
		gmem0_addr : 1
		empty : 2
	State 4
		call_ln23 : 1
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
		add_ln28 : 1
		add_ln886 : 1
		store_ln886 : 2
		icmp_ln1065 : 2
		br_ln32 : 3
		icmp_ln1073 : 2
		br_ln38 : 3
		store_ln38 : 2
		storemerge : 1
		write_ln18 : 2
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------|---------|---------|
| Operation|                        Functional Unit                        |    FF   |   LUT   |
|----------|---------------------------------------------------------------|---------|---------|
|   call   | grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_146 |   160   |    57   |
|----------|---------------------------------------------------------------|---------|---------|
|          |                        add_ln23_fu_193                        |    0    |    71   |
|    add   |                        add_ln28_fu_225                        |    0    |    71   |
|          |                        add_ln886_fu_235                       |    0    |    39   |
|----------|---------------------------------------------------------------|---------|---------|
|          |                        icmp_ln23_fu_181                       |    0    |    20   |
|   icmp   |                       icmp_ln1065_fu_246                      |    0    |    20   |
|          |                       icmp_ln1073_fu_257                      |    0    |    20   |
|----------|---------------------------------------------------------------|---------|---------|
|          |                   out_memory_read_read_fu_92                  |    0    |    0    |
|          |                  in_en_clrsts_read_read_fu_98                 |    0    |    0    |
|   read   |                  in_s2m_len_read_read_fu_104                  |    0    |    0    |
|          |                   sts_clear_read_read_fu_110                  |    0    |    0    |
|          |                        tmp_read_fu_116                        |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|
| writeresp|                      grp_writeresp_fu_122                     |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|
|   write  |                    write_ln18_write_fu_129                    |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|
|    shl   |                        shl_ln23_fu_187                        |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|
|partselect|                        trunc_ln_fu_198                        |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|
|   sext   |                        sext_ln23_fu_208                       |    0    |    0    |
|          |                        sext_ln28_fu_222                       |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|
|   trunc  |                       trunc_ln23_fu_218                       |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|
|   Total  |                                                               |   160   |   298   |
|----------|---------------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    gmem0_addr_reg_310   |   32   |
|    icmp_ln23_reg_300    |    1   |
|       idx_reg_285       |   64   |
|in_en_clrsts_read_reg_272|    1   |
| in_s2m_len_read_reg_276 |   32   |
| out_memory_read_reg_267 |   64   |
|   out_sts_load_reg_326  |    1   |
|    storemerge_reg_136   |    1   |
|       tmp_reg_292       |   32   |
|    trunc_ln23_reg_315   |   31   |
|     trunc_ln_reg_304    |   62   |
+-------------------------+--------+
|          Total          |   321  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------------------------|------|------|------|--------||---------||---------|
|                              Comp                             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------------------------------|------|------|------|--------||---------||---------|
|                      grp_writeresp_fu_122                     |  p0  |   2  |   1  |    2   |
|                      grp_writeresp_fu_122                     |  p1  |   2  |  32  |   64   ||    9    |
| grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_146 |  p3  |   2  |  31  |   62   ||    9    |
|---------------------------------------------------------------|------|------|------|--------||---------||---------|
|                             Total                             |      |      |      |   128  ||  1.281  ||    18   |
|---------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   160  |   298  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   18   |
|  Register |    -   |   321  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   481  |   316  |
+-----------+--------+--------+--------+
