# Tiny Tapeout project information
project:
  title:        "Digital Desk Clock v2.0"
  author:       "Sam Ellicott"
  discord:      "sellicott"
  description:  "7-Segment Digital Desk Clock for ihp Tapeout"      # One line description of what your project does
  language:     "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     5000000       

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_digital_clock_example"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "tt_um_digital_clock_example.v"
    - "clock_wrapper.v"
    - "clk_gen.v"
    - "button_debounce.v"
    - "clock_register.v"
    - "output_wrapper.v"
    - "decimal_point_controller.v"
    - "clock_to_bcd.v"
    - "binary_to_bcd.v"
    - "display_controller.v"
    - "max7219_settings.v"
    - "max7219.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
pinout:
  # Inputs
  ui[0]: "refclk"
  ui[1]: ""
  ui[2]: "Fast/Slow Set"
  ui[3]: "Set Hours"
  ui[4]: "Set Minutes"
  ui[5]: ""
  ui[6]: ""
  ui[7]: ""

  # Outputs
  uo[0]: ""
  uo[1]: ""
  uo[2]: ""
  uo[3]: ""
  uo[4]: ""
  uo[5]: ""
  uo[6]: ""
  uo[7]: ""

  # Bidirectional pins
  uio[0]: "Display CS"
  uio[1]: "Display MOSI"
  uio[2]: ""
  uio[3]: "Display SCK"
  uio[4]: ""
  uio[5]: ""
  uio[6]: ""
  uio[7]: ""

# Do not change!
yaml_version: 6
