library verilog;
use verilog.vl_types.all;
entity ID2EX is
    port(
        clk             : in     vl_logic;
        rst             : in     vl_logic;
        ID2EXRst        : in     vl_logic;
        IRWr            : in     vl_logic
    );
end ID2EX;
