// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _cnn_HH_
#define _cnn_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "soft_max.h"
#include "conv_2.h"
#include "conv_1.h"
#include "max_pool_1.h"
#include "max_pool_2.h"
#include "flat.h"
#include "cnn_fpext_32ns_64sc4.h"
#include "cnn_dense_1_weighmb6.h"
#include "cnn_dense_1_bias_V.h"
#include "cnn_dense_2_weighncg.h"
#include "cnn_dense_2_bias_V.h"
#include "cnn_dense_out_weiocq.h"
#include "cnn_dense_out_biapcA.h"
#include "cnn_dense_array_V.h"
#include "cnn_conv_1_input_V.h"
#include "cnn_conv_1_out_V.h"
#include "cnn_max_pool_1_ouqcK.h"
#include "cnn_conv_2_out_V.h"
#include "cnn_max_pool_2_ourcU.h"
#include "cnn_dense_1_out_V.h"
#include "cnn_dense_2_out_V.h"
#include "cnn_CRTL_BUS_s_axi.h"

namespace ap_rtl {

template<unsigned int C_S_AXI_CRTL_BUS_ADDR_WIDTH = 4,
         unsigned int C_S_AXI_CRTL_BUS_DATA_WIDTH = 32>
struct cnn : public sc_module {
    // Port declarations 34
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_out< sc_lv<32> > cnn_input_Addr_A;
    sc_out< sc_logic > cnn_input_EN_A;
    sc_out< sc_lv<4> > cnn_input_WEN_A;
    sc_out< sc_lv<32> > cnn_input_Din_A;
    sc_in< sc_lv<32> > cnn_input_Dout_A;
    sc_out< sc_logic > cnn_input_Clk_A;
    sc_out< sc_logic > cnn_input_Rst_A;
    sc_out< sc_lv<32> > prediction_output_Addr_A;
    sc_out< sc_logic > prediction_output_EN_A;
    sc_out< sc_lv<4> > prediction_output_WEN_A;
    sc_out< sc_lv<32> > prediction_output_Din_A;
    sc_in< sc_lv<32> > prediction_output_Dout_A;
    sc_out< sc_logic > prediction_output_Clk_A;
    sc_out< sc_logic > prediction_output_Rst_A;
    sc_in< sc_logic > s_axi_CRTL_BUS_AWVALID;
    sc_out< sc_logic > s_axi_CRTL_BUS_AWREADY;
    sc_in< sc_uint<C_S_AXI_CRTL_BUS_ADDR_WIDTH> > s_axi_CRTL_BUS_AWADDR;
    sc_in< sc_logic > s_axi_CRTL_BUS_WVALID;
    sc_out< sc_logic > s_axi_CRTL_BUS_WREADY;
    sc_in< sc_uint<C_S_AXI_CRTL_BUS_DATA_WIDTH> > s_axi_CRTL_BUS_WDATA;
    sc_in< sc_uint<C_S_AXI_CRTL_BUS_DATA_WIDTH/8> > s_axi_CRTL_BUS_WSTRB;
    sc_in< sc_logic > s_axi_CRTL_BUS_ARVALID;
    sc_out< sc_logic > s_axi_CRTL_BUS_ARREADY;
    sc_in< sc_uint<C_S_AXI_CRTL_BUS_ADDR_WIDTH> > s_axi_CRTL_BUS_ARADDR;
    sc_out< sc_logic > s_axi_CRTL_BUS_RVALID;
    sc_in< sc_logic > s_axi_CRTL_BUS_RREADY;
    sc_out< sc_uint<C_S_AXI_CRTL_BUS_DATA_WIDTH> > s_axi_CRTL_BUS_RDATA;
    sc_out< sc_lv<2> > s_axi_CRTL_BUS_RRESP;
    sc_out< sc_logic > s_axi_CRTL_BUS_BVALID;
    sc_in< sc_logic > s_axi_CRTL_BUS_BREADY;
    sc_out< sc_lv<2> > s_axi_CRTL_BUS_BRESP;
    sc_out< sc_logic > interrupt;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    cnn(sc_module_name name);
    SC_HAS_PROCESS(cnn);

    ~cnn();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    cnn_dense_1_weighmb6* dense_1_weights_V_U;
    cnn_dense_1_bias_V* dense_1_bias_V_U;
    cnn_dense_2_weighncg* dense_2_weights_V_U;
    cnn_dense_2_bias_V* dense_2_bias_V_U;
    cnn_dense_out_weiocq* dense_out_weights_V_U;
    cnn_dense_out_biapcA* dense_out_bias_V_U;
    cnn_CRTL_BUS_s_axi<C_S_AXI_CRTL_BUS_ADDR_WIDTH,C_S_AXI_CRTL_BUS_DATA_WIDTH>* cnn_CRTL_BUS_s_axi_U;
    cnn_dense_array_V* dense_array_V_U;
    cnn_conv_1_input_V* conv_1_input_V_U;
    cnn_conv_1_out_V* conv_1_out_V_U;
    cnn_max_pool_1_ouqcK* max_pool_1_out_V_U;
    cnn_conv_2_out_V* conv_2_out_V_U;
    cnn_max_pool_2_ourcU* max_pool_2_out_V_U;
    cnn_max_pool_2_ourcU* flat_array_V_U;
    cnn_dense_1_out_V* dense_1_out_V_U;
    cnn_dense_2_out_V* dense_2_out_V_U;
    cnn_dense_array_V* prediction_V_U;
    soft_max* grp_soft_max_fu_724;
    conv_2* grp_conv_2_fu_736;
    conv_1* grp_conv_1_fu_746;
    max_pool_1* grp_max_pool_1_fu_756;
    max_pool_2* grp_max_pool_2_fu_762;
    flat* grp_flat_fu_768;
    cnn_fpext_32ns_64sc4<1,2,32,64>* cnn_fpext_32ns_64sc4_U30;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<44> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<15> > dense_1_weights_V_address0;
    sc_signal< sc_logic > dense_1_weights_V_ce0;
    sc_signal< sc_lv<17> > dense_1_weights_V_q0;
    sc_signal< sc_lv<6> > dense_1_bias_V_address0;
    sc_signal< sc_logic > dense_1_bias_V_ce0;
    sc_signal< sc_lv<14> > dense_1_bias_V_q0;
    sc_signal< sc_lv<11> > dense_2_weights_V_address0;
    sc_signal< sc_logic > dense_2_weights_V_ce0;
    sc_signal< sc_lv<17> > dense_2_weights_V_q0;
    sc_signal< sc_lv<5> > dense_2_bias_V_address0;
    sc_signal< sc_logic > dense_2_bias_V_ce0;
    sc_signal< sc_lv<17> > dense_2_bias_V_q0;
    sc_signal< sc_lv<9> > dense_out_weights_V_address0;
    sc_signal< sc_logic > dense_out_weights_V_ce0;
    sc_signal< sc_lv<17> > dense_out_weights_V_q0;
    sc_signal< sc_lv<4> > dense_out_bias_V_address0;
    sc_signal< sc_logic > dense_out_bias_V_ce0;
    sc_signal< sc_lv<16> > dense_out_bias_V_q0;
    sc_signal< sc_lv<5> > i_fu_784_p2;
    sc_signal< sc_lv<5> > i_reg_1839;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<10> > ix_in_fu_790_p2;
    sc_signal< sc_lv<10> > ix_in_reg_1844;
    sc_signal< sc_lv<1> > icmp_ln23_fu_778_p2;
    sc_signal< sc_lv<11> > sub_ln203_fu_820_p2;
    sc_signal< sc_lv<11> > sub_ln203_reg_1849;
    sc_signal< sc_lv<5> > j_fu_832_p2;
    sc_signal< sc_lv<5> > j_reg_1857;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<11> > add_ln203_8_fu_842_p2;
    sc_signal< sc_lv<11> > add_ln203_8_reg_1862;
    sc_signal< sc_lv<1> > icmp_ln25_fu_826_p2;
    sc_signal< sc_lv<10> > add_ln28_fu_852_p2;
    sc_signal< sc_lv<10> > add_ln28_reg_1872;
    sc_signal< sc_lv<32> > cnn_input_load_reg_1877;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<54> > man_V_2_fu_910_p3;
    sc_signal< sc_lv<54> > man_V_2_reg_1883;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<1> > icmp_ln571_fu_918_p2;
    sc_signal< sc_lv<1> > icmp_ln571_reg_1888;
    sc_signal< sc_lv<1> > icmp_ln581_fu_930_p2;
    sc_signal< sc_lv<1> > icmp_ln581_reg_1894;
    sc_signal< sc_lv<12> > sh_amt_fu_948_p3;
    sc_signal< sc_lv<12> > sh_amt_reg_1900;
    sc_signal< sc_lv<1> > icmp_ln582_fu_956_p2;
    sc_signal< sc_lv<1> > icmp_ln582_reg_1906;
    sc_signal< sc_lv<32> > trunc_ln583_fu_962_p1;
    sc_signal< sc_lv<32> > trunc_ln583_reg_1912;
    sc_signal< sc_lv<7> > tmp_21_reg_1918;
    sc_signal< sc_lv<32> > select_ln603_3_fu_1127_p3;
    sc_signal< sc_lv<32> > select_ln603_3_reg_1923;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<6> > i_1_fu_1145_p2;
    sc_signal< sc_lv<6> > i_1_reg_1931;
    sc_signal< sc_logic > ap_CS_fsm_state18;
    sc_signal< sc_lv<64> > zext_ln14_fu_1151_p1;
    sc_signal< sc_lv<64> > zext_ln14_reg_1936;
    sc_signal< sc_lv<1> > icmp_ln9_fu_1139_p2;
    sc_signal< sc_lv<15> > zext_ln13_fu_1155_p1;
    sc_signal< sc_lv<15> > zext_ln13_reg_1942;
    sc_signal< sc_lv<9> > j_1_fu_1165_p2;
    sc_signal< sc_lv<9> > j_1_reg_1950;
    sc_signal< sc_logic > ap_CS_fsm_state19;
    sc_signal< sc_lv<15> > add_ln1117_3_fu_1176_p2;
    sc_signal< sc_lv<15> > add_ln1117_3_reg_1955;
    sc_signal< sc_lv<1> > icmp_ln13_fu_1159_p2;
    sc_signal< sc_lv<32> > flat_array_V_q0;
    sc_signal< sc_lv<32> > flat_array_V_load_reg_1975;
    sc_signal< sc_logic > ap_CS_fsm_state20;
    sc_signal< sc_lv<17> > dense_1_weights_V_lo_reg_1980;
    sc_signal< sc_lv<48> > r_V_fu_1198_p2;
    sc_signal< sc_lv<48> > r_V_reg_1985;
    sc_signal< sc_logic > ap_CS_fsm_state21;
    sc_signal< sc_logic > ap_CS_fsm_state22;
    sc_signal< sc_lv<14> > p_Val2_33_reg_1995;
    sc_signal< sc_logic > ap_CS_fsm_state23;
    sc_signal< sc_lv<5> > i_2_fu_1272_p2;
    sc_signal< sc_lv<5> > i_2_reg_2004;
    sc_signal< sc_logic > ap_CS_fsm_state25;
    sc_signal< sc_lv<64> > zext_ln14_1_fu_1278_p1;
    sc_signal< sc_lv<64> > zext_ln14_1_reg_2009;
    sc_signal< sc_lv<1> > icmp_ln9_1_fu_1266_p2;
    sc_signal< sc_lv<12> > zext_ln13_3_fu_1282_p1;
    sc_signal< sc_lv<12> > zext_ln13_3_reg_2015;
    sc_signal< sc_lv<6> > j_2_fu_1292_p2;
    sc_signal< sc_lv<6> > j_2_reg_2023;
    sc_signal< sc_logic > ap_CS_fsm_state26;
    sc_signal< sc_lv<1> > icmp_ln13_1_fu_1286_p2;
    sc_signal< sc_lv<31> > dense_1_out_V_q0;
    sc_signal< sc_lv<31> > dense_1_out_V_load_reg_2043;
    sc_signal< sc_logic > ap_CS_fsm_state27;
    sc_signal< sc_lv<17> > dense_2_weights_V_lo_reg_2048;
    sc_signal< sc_lv<48> > r_V_6_fu_1349_p2;
    sc_signal< sc_lv<48> > r_V_6_reg_2053;
    sc_signal< sc_logic > ap_CS_fsm_state28;
    sc_signal< sc_logic > ap_CS_fsm_state29;
    sc_signal< sc_lv<17> > p_Val2_37_reg_2063;
    sc_signal< sc_logic > ap_CS_fsm_state30;
    sc_signal< sc_lv<4> > d_fu_1423_p2;
    sc_signal< sc_lv<4> > d_reg_2072;
    sc_signal< sc_logic > ap_CS_fsm_state32;
    sc_signal< sc_lv<64> > zext_ln48_fu_1429_p1;
    sc_signal< sc_lv<64> > zext_ln48_reg_2077;
    sc_signal< sc_lv<1> > icmp_ln41_fu_1417_p2;
    sc_signal< sc_lv<9> > zext_ln46_fu_1433_p1;
    sc_signal< sc_lv<9> > zext_ln46_reg_2083;
    sc_signal< sc_lv<5> > f_fu_1443_p2;
    sc_signal< sc_lv<5> > f_reg_2091;
    sc_signal< sc_logic > ap_CS_fsm_state33;
    sc_signal< sc_lv<1> > icmp_ln46_fu_1437_p2;
    sc_signal< sc_lv<17> > dense_out_weights_V_1_reg_2111;
    sc_signal< sc_logic > ap_CS_fsm_state34;
    sc_signal< sc_lv<31> > dense_2_out_V_q0;
    sc_signal< sc_lv<31> > dense_2_out_V_load_reg_2116;
    sc_signal< sc_lv<48> > r_V_7_fu_1500_p2;
    sc_signal< sc_lv<48> > r_V_7_reg_2121;
    sc_signal< sc_logic > ap_CS_fsm_state35;
    sc_signal< sc_logic > ap_CS_fsm_state36;
    sc_signal< sc_lv<4> > i_3_fu_1546_p2;
    sc_signal< sc_lv<4> > i_3_reg_2134;
    sc_signal< sc_logic > ap_CS_fsm_state39;
    sc_signal< sc_lv<64> > zext_ln70_fu_1552_p1;
    sc_signal< sc_lv<64> > zext_ln70_reg_2139;
    sc_signal< sc_lv<1> > icmp_ln69_fu_1540_p2;
    sc_signal< sc_lv<32> > prediction_V_q0;
    sc_signal< sc_lv<32> > tmp_V_12_reg_2149;
    sc_signal< sc_logic > ap_CS_fsm_state40;
    sc_signal< sc_lv<1> > p_Result_46_reg_2156;
    sc_signal< sc_lv<1> > icmp_ln935_fu_1565_p2;
    sc_signal< sc_lv<1> > icmp_ln935_reg_2162;
    sc_signal< sc_logic > ap_CS_fsm_state41;
    sc_signal< sc_lv<32> > tmp_V_13_fu_1575_p3;
    sc_signal< sc_lv<32> > tmp_V_13_reg_2167;
    sc_signal< sc_lv<32> > l_fu_1591_p3;
    sc_signal< sc_lv<32> > l_reg_2175;
    sc_signal< sc_lv<8> > trunc_ln943_fu_1599_p1;
    sc_signal< sc_lv<8> > trunc_ln943_reg_2180;
    sc_signal< sc_lv<32> > sub_ln944_fu_1603_p2;
    sc_signal< sc_lv<32> > sub_ln944_reg_2185;
    sc_signal< sc_logic > ap_CS_fsm_state42;
    sc_signal< sc_lv<32> > or_ln_fu_1700_p3;
    sc_signal< sc_lv<32> > or_ln_reg_2191;
    sc_signal< sc_lv<1> > icmp_ln958_fu_1708_p2;
    sc_signal< sc_lv<1> > icmp_ln958_reg_2196;
    sc_signal< sc_lv<31> > m_reg_2201;
    sc_signal< sc_logic > ap_CS_fsm_state43;
    sc_signal< sc_lv<1> > tmp_28_reg_2206;
    sc_signal< sc_lv<4> > dense_array_V_address0;
    sc_signal< sc_logic > dense_array_V_ce0;
    sc_signal< sc_logic > dense_array_V_we0;
    sc_signal< sc_lv<32> > dense_array_V_d0;
    sc_signal< sc_lv<32> > dense_array_V_q0;
    sc_signal< sc_lv<10> > conv_1_input_V_address0;
    sc_signal< sc_logic > conv_1_input_V_ce0;
    sc_signal< sc_logic > conv_1_input_V_we0;
    sc_signal< sc_lv<32> > conv_1_input_V_q0;
    sc_signal< sc_lv<12> > conv_1_out_V_address0;
    sc_signal< sc_logic > conv_1_out_V_ce0;
    sc_signal< sc_logic > conv_1_out_V_we0;
    sc_signal< sc_lv<32> > conv_1_out_V_d0;
    sc_signal< sc_lv<32> > conv_1_out_V_q0;
    sc_signal< sc_lv<10> > max_pool_1_out_V_address0;
    sc_signal< sc_logic > max_pool_1_out_V_ce0;
    sc_signal< sc_logic > max_pool_1_out_V_we0;
    sc_signal< sc_lv<32> > max_pool_1_out_V_d0;
    sc_signal< sc_lv<32> > max_pool_1_out_V_q0;
    sc_signal< sc_lv<11> > conv_2_out_V_address0;
    sc_signal< sc_logic > conv_2_out_V_ce0;
    sc_signal< sc_logic > conv_2_out_V_we0;
    sc_signal< sc_lv<32> > conv_2_out_V_d0;
    sc_signal< sc_lv<32> > conv_2_out_V_q0;
    sc_signal< sc_lv<9> > max_pool_2_out_V_address0;
    sc_signal< sc_logic > max_pool_2_out_V_ce0;
    sc_signal< sc_logic > max_pool_2_out_V_we0;
    sc_signal< sc_lv<32> > max_pool_2_out_V_d0;
    sc_signal< sc_lv<32> > max_pool_2_out_V_q0;
    sc_signal< sc_lv<9> > flat_array_V_address0;
    sc_signal< sc_logic > flat_array_V_ce0;
    sc_signal< sc_logic > flat_array_V_we0;
    sc_signal< sc_lv<32> > flat_array_V_d0;
    sc_signal< sc_lv<6> > dense_1_out_V_address0;
    sc_signal< sc_logic > dense_1_out_V_ce0;
    sc_signal< sc_logic > dense_1_out_V_we0;
    sc_signal< sc_lv<31> > dense_1_out_V_d0;
    sc_signal< sc_lv<5> > dense_2_out_V_address0;
    sc_signal< sc_logic > dense_2_out_V_ce0;
    sc_signal< sc_logic > dense_2_out_V_we0;
    sc_signal< sc_lv<31> > dense_2_out_V_d0;
    sc_signal< sc_lv<4> > prediction_V_address0;
    sc_signal< sc_logic > prediction_V_ce0;
    sc_signal< sc_logic > prediction_V_we0;
    sc_signal< sc_lv<32> > prediction_V_d0;
    sc_signal< sc_logic > grp_soft_max_fu_724_ap_start;
    sc_signal< sc_logic > grp_soft_max_fu_724_ap_done;
    sc_signal< sc_logic > grp_soft_max_fu_724_ap_idle;
    sc_signal< sc_logic > grp_soft_max_fu_724_ap_ready;
    sc_signal< sc_lv<4> > grp_soft_max_fu_724_dense_array_V_address0;
    sc_signal< sc_logic > grp_soft_max_fu_724_dense_array_V_ce0;
    sc_signal< sc_logic > grp_soft_max_fu_724_dense_array_V_we0;
    sc_signal< sc_lv<32> > grp_soft_max_fu_724_dense_array_V_d0;
    sc_signal< sc_lv<4> > grp_soft_max_fu_724_prediction_V_address0;
    sc_signal< sc_logic > grp_soft_max_fu_724_prediction_V_ce0;
    sc_signal< sc_logic > grp_soft_max_fu_724_prediction_V_we0;
    sc_signal< sc_lv<32> > grp_soft_max_fu_724_prediction_V_d0;
    sc_signal< sc_logic > grp_conv_2_fu_736_ap_start;
    sc_signal< sc_logic > grp_conv_2_fu_736_ap_done;
    sc_signal< sc_logic > grp_conv_2_fu_736_ap_idle;
    sc_signal< sc_logic > grp_conv_2_fu_736_ap_ready;
    sc_signal< sc_lv<10> > grp_conv_2_fu_736_input_V_address0;
    sc_signal< sc_logic > grp_conv_2_fu_736_input_V_ce0;
    sc_signal< sc_lv<11> > grp_conv_2_fu_736_conv_out_V_address0;
    sc_signal< sc_logic > grp_conv_2_fu_736_conv_out_V_ce0;
    sc_signal< sc_logic > grp_conv_2_fu_736_conv_out_V_we0;
    sc_signal< sc_lv<32> > grp_conv_2_fu_736_conv_out_V_d0;
    sc_signal< sc_logic > grp_conv_1_fu_746_ap_start;
    sc_signal< sc_logic > grp_conv_1_fu_746_ap_done;
    sc_signal< sc_logic > grp_conv_1_fu_746_ap_idle;
    sc_signal< sc_logic > grp_conv_1_fu_746_ap_ready;
    sc_signal< sc_lv<10> > grp_conv_1_fu_746_input_V_address0;
    sc_signal< sc_logic > grp_conv_1_fu_746_input_V_ce0;
    sc_signal< sc_lv<12> > grp_conv_1_fu_746_conv_out_V_address0;
    sc_signal< sc_logic > grp_conv_1_fu_746_conv_out_V_ce0;
    sc_signal< sc_logic > grp_conv_1_fu_746_conv_out_V_we0;
    sc_signal< sc_lv<32> > grp_conv_1_fu_746_conv_out_V_d0;
    sc_signal< sc_logic > grp_max_pool_1_fu_756_ap_start;
    sc_signal< sc_logic > grp_max_pool_1_fu_756_ap_done;
    sc_signal< sc_logic > grp_max_pool_1_fu_756_ap_idle;
    sc_signal< sc_logic > grp_max_pool_1_fu_756_ap_ready;
    sc_signal< sc_lv<12> > grp_max_pool_1_fu_756_conv_out_V_address0;
    sc_signal< sc_logic > grp_max_pool_1_fu_756_conv_out_V_ce0;
    sc_signal< sc_lv<10> > grp_max_pool_1_fu_756_max_pool_out_V_address0;
    sc_signal< sc_logic > grp_max_pool_1_fu_756_max_pool_out_V_ce0;
    sc_signal< sc_logic > grp_max_pool_1_fu_756_max_pool_out_V_we0;
    sc_signal< sc_lv<32> > grp_max_pool_1_fu_756_max_pool_out_V_d0;
    sc_signal< sc_logic > grp_max_pool_2_fu_762_ap_start;
    sc_signal< sc_logic > grp_max_pool_2_fu_762_ap_done;
    sc_signal< sc_logic > grp_max_pool_2_fu_762_ap_idle;
    sc_signal< sc_logic > grp_max_pool_2_fu_762_ap_ready;
    sc_signal< sc_lv<11> > grp_max_pool_2_fu_762_conv_out_V_address0;
    sc_signal< sc_logic > grp_max_pool_2_fu_762_conv_out_V_ce0;
    sc_signal< sc_lv<9> > grp_max_pool_2_fu_762_max_pool_out_V_address0;
    sc_signal< sc_logic > grp_max_pool_2_fu_762_max_pool_out_V_ce0;
    sc_signal< sc_logic > grp_max_pool_2_fu_762_max_pool_out_V_we0;
    sc_signal< sc_lv<32> > grp_max_pool_2_fu_762_max_pool_out_V_d0;
    sc_signal< sc_logic > grp_flat_fu_768_ap_start;
    sc_signal< sc_logic > grp_flat_fu_768_ap_done;
    sc_signal< sc_logic > grp_flat_fu_768_ap_idle;
    sc_signal< sc_logic > grp_flat_fu_768_ap_ready;
    sc_signal< sc_lv<9> > grp_flat_fu_768_max_pool_out_V_address0;
    sc_signal< sc_logic > grp_flat_fu_768_max_pool_out_V_ce0;
    sc_signal< sc_lv<9> > grp_flat_fu_768_flat_array_V_address0;
    sc_signal< sc_logic > grp_flat_fu_768_flat_array_V_ce0;
    sc_signal< sc_logic > grp_flat_fu_768_flat_array_V_we0;
    sc_signal< sc_lv<32> > grp_flat_fu_768_flat_array_V_d0;
    sc_signal< sc_lv<10> > ix_in_0_reg_556;
    sc_signal< sc_lv<5> > i_0_reg_568;
    sc_signal< sc_lv<10> > ix_in_1_reg_579;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<5> > j_0_reg_589;
    sc_signal< sc_lv<6> > i_0_i_reg_600;
    sc_signal< sc_logic > ap_CS_fsm_state17;
    sc_signal< sc_logic > ap_CS_fsm_state24;
    sc_signal< sc_lv<32> > p_Val2_32_reg_611;
    sc_signal< sc_lv<9> > j_0_i_reg_623;
    sc_signal< sc_lv<15> > phi_mul_reg_634;
    sc_signal< sc_lv<5> > i_0_i5_reg_645;
    sc_signal< sc_logic > ap_CS_fsm_state31;
    sc_signal< sc_lv<32> > p_Val2_36_reg_656;
    sc_signal< sc_lv<6> > j_0_i10_reg_668;
    sc_signal< sc_lv<4> > d_0_i_reg_679;
    sc_signal< sc_logic > ap_CS_fsm_state37;
    sc_signal< sc_lv<32> > p_Val2_43_reg_690;
    sc_signal< sc_lv<5> > f_0_i_reg_702;
    sc_signal< sc_lv<4> > i24_0_reg_713;
    sc_signal< sc_logic > ap_CS_fsm_state38;
    sc_signal< sc_logic > ap_CS_fsm_state44;
    sc_signal< sc_logic > grp_soft_max_fu_724_ap_start_reg;
    sc_signal< sc_logic > grp_conv_2_fu_736_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_logic > grp_conv_1_fu_746_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_logic > grp_max_pool_1_fu_756_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_logic > grp_max_pool_2_fu_762_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< sc_logic > grp_flat_fu_768_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< sc_lv<64> > zext_ln27_fu_847_p1;
    sc_signal< sc_lv<64> > sext_ln203_fu_1135_p1;
    sc_signal< sc_lv<64> > zext_ln1117_fu_1187_p1;
    sc_signal< sc_lv<64> > zext_ln14_2_fu_1171_p1;
    sc_signal< sc_lv<64> > sext_ln1117_fu_1338_p1;
    sc_signal< sc_lv<64> > zext_ln14_3_fu_1298_p1;
    sc_signal< sc_lv<64> > zext_ln1116_11_fu_1489_p1;
    sc_signal< sc_lv<64> > zext_ln48_1_fu_1449_p1;
    sc_signal< sc_lv<32> > cnn_input_Addr_A_orig;
    sc_signal< sc_lv<31> > select_ln19_fu_1257_p3;
    sc_signal< sc_lv<31> > select_ln19_1_fu_1408_p3;
    sc_signal< sc_lv<32> > add_ln703_2_fu_1533_p2;
    sc_signal< sc_lv<32> > prediction_output_Addr_A_orig;
    sc_signal< sc_lv<10> > tmp_s_fu_796_p3;
    sc_signal< sc_lv<7> > tmp_10_fu_808_p3;
    sc_signal< sc_lv<11> > zext_ln203_fu_804_p1;
    sc_signal< sc_lv<11> > zext_ln203_17_fu_816_p1;
    sc_signal< sc_lv<11> > zext_ln203_18_fu_838_p1;
    sc_signal< sc_lv<64> > grp_fu_774_p1;
    sc_signal< sc_lv<64> > ireg_V_fu_858_p1;
    sc_signal< sc_lv<11> > exp_tmp_V_fu_874_p4;
    sc_signal< sc_lv<52> > trunc_ln565_fu_888_p1;
    sc_signal< sc_lv<53> > tmp_fu_892_p3;
    sc_signal< sc_lv<54> > p_Result_45_fu_900_p1;
    sc_signal< sc_lv<1> > p_Result_44_fu_866_p3;
    sc_signal< sc_lv<54> > man_V_1_fu_904_p2;
    sc_signal< sc_lv<63> > trunc_ln556_fu_862_p1;
    sc_signal< sc_lv<12> > zext_ln461_fu_884_p1;
    sc_signal< sc_lv<12> > F2_fu_924_p2;
    sc_signal< sc_lv<12> > add_ln581_fu_936_p2;
    sc_signal< sc_lv<12> > sub_ln581_fu_942_p2;
    sc_signal< sc_lv<32> > sext_ln581_fu_976_p1;
    sc_signal< sc_lv<54> > zext_ln586_fu_989_p1;
    sc_signal< sc_lv<54> > ashr_ln586_fu_993_p2;
    sc_signal< sc_lv<32> > bitcast_ln696_fu_1002_p1;
    sc_signal< sc_lv<1> > tmp_22_fu_1005_p3;
    sc_signal< sc_lv<1> > xor_ln571_fu_1026_p2;
    sc_signal< sc_lv<1> > or_ln582_fu_1036_p2;
    sc_signal< sc_lv<1> > xor_ln582_fu_1040_p2;
    sc_signal< sc_lv<1> > icmp_ln585_fu_979_p2;
    sc_signal< sc_lv<1> > and_ln581_fu_1046_p2;
    sc_signal< sc_lv<1> > xor_ln585_fu_1051_p2;
    sc_signal< sc_lv<1> > or_ln581_fu_1069_p2;
    sc_signal< sc_lv<1> > icmp_ln603_fu_984_p2;
    sc_signal< sc_lv<1> > xor_ln581_fu_1074_p2;
    sc_signal< sc_lv<1> > and_ln603_fu_1080_p2;
    sc_signal< sc_lv<32> > shl_ln604_fu_1021_p2;
    sc_signal< sc_lv<32> > trunc_ln586_fu_998_p1;
    sc_signal< sc_lv<1> > and_ln585_1_fu_1063_p2;
    sc_signal< sc_lv<1> > and_ln585_fu_1057_p2;
    sc_signal< sc_lv<32> > select_ln588_fu_1013_p3;
    sc_signal< sc_lv<1> > and_ln582_fu_1031_p2;
    sc_signal< sc_lv<1> > or_ln603_fu_1094_p2;
    sc_signal< sc_lv<32> > select_ln603_fu_1086_p3;
    sc_signal< sc_lv<32> > select_ln603_1_fu_1100_p3;
    sc_signal< sc_lv<1> > or_ln603_1_fu_1107_p2;
    sc_signal< sc_lv<1> > or_ln603_2_fu_1121_p2;
    sc_signal< sc_lv<32> > select_ln603_2_fu_1113_p3;
    sc_signal< sc_lv<15> > add_ln1117_fu_1182_p2;
    sc_signal< sc_lv<17> > r_V_fu_1198_p0;
    sc_signal< sc_lv<32> > r_V_fu_1198_p1;
    sc_signal< sc_lv<48> > lhs_V_fu_1204_p3;
    sc_signal< sc_lv<48> > ret_V_fu_1212_p2;
    sc_signal< sc_lv<32> > sext_ln1265_fu_1227_p1;
    sc_signal< sc_lv<31> > sext_ln703_fu_1234_p1;
    sc_signal< sc_lv<31> > trunc_ln703_fu_1230_p1;
    sc_signal< sc_lv<32> > add_ln703_fu_1237_p2;
    sc_signal< sc_lv<1> > tmp_23_fu_1249_p3;
    sc_signal< sc_lv<31> > add_ln203_fu_1243_p2;
    sc_signal< sc_lv<11> > tmp_11_fu_1303_p3;
    sc_signal< sc_lv<7> > tmp_12_fu_1315_p3;
    sc_signal< sc_lv<12> > zext_ln1117_6_fu_1311_p1;
    sc_signal< sc_lv<12> > zext_ln1117_7_fu_1323_p1;
    sc_signal< sc_lv<12> > sub_ln1117_fu_1327_p2;
    sc_signal< sc_lv<12> > add_ln1117_2_fu_1333_p2;
    sc_signal< sc_lv<17> > r_V_6_fu_1349_p0;
    sc_signal< sc_lv<31> > r_V_6_fu_1349_p1;
    sc_signal< sc_lv<48> > lhs_V_2_fu_1355_p3;
    sc_signal< sc_lv<48> > ret_V_6_fu_1363_p2;
    sc_signal< sc_lv<32> > sext_ln1265_1_fu_1378_p1;
    sc_signal< sc_lv<31> > sext_ln703_2_fu_1385_p1;
    sc_signal< sc_lv<31> > trunc_ln703_1_fu_1381_p1;
    sc_signal< sc_lv<32> > add_ln703_1_fu_1388_p2;
    sc_signal< sc_lv<1> > tmp_24_fu_1400_p3;
    sc_signal< sc_lv<31> > add_ln203_1_fu_1394_p2;
    sc_signal< sc_lv<8> > tmp_13_fu_1454_p3;
    sc_signal< sc_lv<6> > tmp_14_fu_1466_p3;
    sc_signal< sc_lv<9> > zext_ln1116_10_fu_1474_p1;
    sc_signal< sc_lv<9> > zext_ln1116_9_fu_1462_p1;
    sc_signal< sc_lv<9> > add_ln1116_fu_1478_p2;
    sc_signal< sc_lv<9> > add_ln1116_4_fu_1484_p2;
    sc_signal< sc_lv<31> > r_V_7_fu_1500_p0;
    sc_signal< sc_lv<17> > r_V_7_fu_1500_p1;
    sc_signal< sc_lv<48> > lhs_V_3_fu_1506_p3;
    sc_signal< sc_lv<48> > ret_V_7_fu_1514_p2;
    sc_signal< sc_lv<32> > sext_ln1265_2_fu_1529_p1;
    sc_signal< sc_lv<32> > tmp_V_fu_1570_p2;
    sc_signal< sc_lv<32> > p_Result_47_fu_1581_p4;
    sc_signal< sc_lv<32> > lsb_index_fu_1608_p2;
    sc_signal< sc_lv<31> > tmp_26_fu_1614_p4;
    sc_signal< sc_lv<6> > trunc_ln947_fu_1630_p1;
    sc_signal< sc_lv<6> > sub_ln947_fu_1634_p2;
    sc_signal< sc_lv<32> > zext_ln947_fu_1640_p1;
    sc_signal< sc_lv<32> > lshr_ln947_fu_1644_p2;
    sc_signal< sc_lv<32> > p_Result_s_fu_1650_p2;
    sc_signal< sc_lv<1> > icmp_ln947_fu_1624_p2;
    sc_signal< sc_lv<1> > icmp_ln947_1_fu_1655_p2;
    sc_signal< sc_lv<1> > tmp_27_fu_1667_p3;
    sc_signal< sc_lv<1> > p_Result_42_fu_1681_p3;
    sc_signal< sc_lv<1> > xor_ln949_fu_1675_p2;
    sc_signal< sc_lv<1> > and_ln949_fu_1688_p2;
    sc_signal< sc_lv<1> > a_fu_1661_p2;
    sc_signal< sc_lv<1> > or_ln949_fu_1694_p2;
    sc_signal< sc_lv<32> > add_ln958_fu_1714_p2;
    sc_signal< sc_lv<32> > sub_ln958_fu_1724_p2;
    sc_signal< sc_lv<32> > lshr_ln958_fu_1719_p2;
    sc_signal< sc_lv<32> > shl_ln958_fu_1729_p2;
    sc_signal< sc_lv<32> > m_13_fu_1734_p3;
    sc_signal< sc_lv<32> > m_14_fu_1741_p2;
    sc_signal< sc_lv<8> > select_ln964_fu_1767_p3;
    sc_signal< sc_lv<8> > sub_ln964_fu_1774_p2;
    sc_signal< sc_lv<8> > add_ln964_fu_1779_p2;
    sc_signal< sc_lv<32> > m_17_fu_1764_p1;
    sc_signal< sc_lv<9> > tmp_8_fu_1785_p3;
    sc_signal< sc_lv<32> > p_Result_48_fu_1792_p5;
    sc_signal< sc_lv<32> > bitcast_ln739_fu_1804_p1;
    sc_signal< sc_lv<44> > ap_NS_fsm;
    sc_signal< sc_lv<48> > r_V_6_fu_1349_p10;
    sc_signal< sc_lv<48> > r_V_7_fu_1500_p00;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<44> ap_ST_fsm_state1;
    static const sc_lv<44> ap_ST_fsm_state2;
    static const sc_lv<44> ap_ST_fsm_state3;
    static const sc_lv<44> ap_ST_fsm_state4;
    static const sc_lv<44> ap_ST_fsm_state5;
    static const sc_lv<44> ap_ST_fsm_state6;
    static const sc_lv<44> ap_ST_fsm_state7;
    static const sc_lv<44> ap_ST_fsm_state8;
    static const sc_lv<44> ap_ST_fsm_state9;
    static const sc_lv<44> ap_ST_fsm_state10;
    static const sc_lv<44> ap_ST_fsm_state11;
    static const sc_lv<44> ap_ST_fsm_state12;
    static const sc_lv<44> ap_ST_fsm_state13;
    static const sc_lv<44> ap_ST_fsm_state14;
    static const sc_lv<44> ap_ST_fsm_state15;
    static const sc_lv<44> ap_ST_fsm_state16;
    static const sc_lv<44> ap_ST_fsm_state17;
    static const sc_lv<44> ap_ST_fsm_state18;
    static const sc_lv<44> ap_ST_fsm_state19;
    static const sc_lv<44> ap_ST_fsm_state20;
    static const sc_lv<44> ap_ST_fsm_state21;
    static const sc_lv<44> ap_ST_fsm_state22;
    static const sc_lv<44> ap_ST_fsm_state23;
    static const sc_lv<44> ap_ST_fsm_state24;
    static const sc_lv<44> ap_ST_fsm_state25;
    static const sc_lv<44> ap_ST_fsm_state26;
    static const sc_lv<44> ap_ST_fsm_state27;
    static const sc_lv<44> ap_ST_fsm_state28;
    static const sc_lv<44> ap_ST_fsm_state29;
    static const sc_lv<44> ap_ST_fsm_state30;
    static const sc_lv<44> ap_ST_fsm_state31;
    static const sc_lv<44> ap_ST_fsm_state32;
    static const sc_lv<44> ap_ST_fsm_state33;
    static const sc_lv<44> ap_ST_fsm_state34;
    static const sc_lv<44> ap_ST_fsm_state35;
    static const sc_lv<44> ap_ST_fsm_state36;
    static const sc_lv<44> ap_ST_fsm_state37;
    static const sc_lv<44> ap_ST_fsm_state38;
    static const sc_lv<44> ap_ST_fsm_state39;
    static const sc_lv<44> ap_ST_fsm_state40;
    static const sc_lv<44> ap_ST_fsm_state41;
    static const sc_lv<44> ap_ST_fsm_state42;
    static const sc_lv<44> ap_ST_fsm_state43;
    static const sc_lv<44> ap_ST_fsm_state44;
    static const sc_lv<32> ap_const_lv32_0;
    static const int C_S_AXI_DATA_WIDTH;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_21;
    static const sc_lv<32> ap_const_lv32_22;
    static const sc_lv<32> ap_const_lv32_23;
    static const sc_lv<32> ap_const_lv32_26;
    static const sc_lv<32> ap_const_lv32_27;
    static const sc_lv<32> ap_const_lv32_28;
    static const sc_lv<32> ap_const_lv32_29;
    static const sc_lv<32> ap_const_lv32_2A;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<15> ap_const_lv15_0;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<32> ap_const_lv32_24;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_25;
    static const sc_lv<32> ap_const_lv32_2B;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<31> ap_const_lv31_0;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<5> ap_const_lv5_1C;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<10> ap_const_lv10_1C;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<32> ap_const_lv32_34;
    static const sc_lv<32> ap_const_lv32_3E;
    static const sc_lv<54> ap_const_lv54_0;
    static const sc_lv<63> ap_const_lv63_0;
    static const sc_lv<12> ap_const_lv12_433;
    static const sc_lv<12> ap_const_lv12_10;
    static const sc_lv<12> ap_const_lv12_FF0;
    static const sc_lv<12> ap_const_lv12_36;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<32> ap_const_lv32_FFFFFFFF;
    static const sc_lv<6> ap_const_lv6_32;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<9> ap_const_lv9_190;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<15> ap_const_lv15_32;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<32> ap_const_lv32_2F;
    static const sc_lv<5> ap_const_lv5_1E;
    static const sc_lv<4> ap_const_lv4_A;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<32> ap_const_lv32_FFFFFFE8;
    static const sc_lv<6> ap_const_lv6_39;
    static const sc_lv<32> ap_const_lv32_FFFFFFE7;
    static const sc_lv<8> ap_const_lv8_7F;
    static const sc_lv<8> ap_const_lv8_7E;
    static const sc_lv<8> ap_const_lv8_10;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_F2_fu_924_p2();
    void thread_a_fu_1661_p2();
    void thread_add_ln1116_4_fu_1484_p2();
    void thread_add_ln1116_fu_1478_p2();
    void thread_add_ln1117_2_fu_1333_p2();
    void thread_add_ln1117_3_fu_1176_p2();
    void thread_add_ln1117_fu_1182_p2();
    void thread_add_ln203_1_fu_1394_p2();
    void thread_add_ln203_8_fu_842_p2();
    void thread_add_ln203_fu_1243_p2();
    void thread_add_ln28_fu_852_p2();
    void thread_add_ln581_fu_936_p2();
    void thread_add_ln703_1_fu_1388_p2();
    void thread_add_ln703_2_fu_1533_p2();
    void thread_add_ln703_fu_1237_p2();
    void thread_add_ln958_fu_1714_p2();
    void thread_add_ln964_fu_1779_p2();
    void thread_and_ln581_fu_1046_p2();
    void thread_and_ln582_fu_1031_p2();
    void thread_and_ln585_1_fu_1063_p2();
    void thread_and_ln585_fu_1057_p2();
    void thread_and_ln603_fu_1080_p2();
    void thread_and_ln949_fu_1688_p2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state17();
    void thread_ap_CS_fsm_state18();
    void thread_ap_CS_fsm_state19();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state20();
    void thread_ap_CS_fsm_state21();
    void thread_ap_CS_fsm_state22();
    void thread_ap_CS_fsm_state23();
    void thread_ap_CS_fsm_state24();
    void thread_ap_CS_fsm_state25();
    void thread_ap_CS_fsm_state26();
    void thread_ap_CS_fsm_state27();
    void thread_ap_CS_fsm_state28();
    void thread_ap_CS_fsm_state29();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state30();
    void thread_ap_CS_fsm_state31();
    void thread_ap_CS_fsm_state32();
    void thread_ap_CS_fsm_state33();
    void thread_ap_CS_fsm_state34();
    void thread_ap_CS_fsm_state35();
    void thread_ap_CS_fsm_state36();
    void thread_ap_CS_fsm_state37();
    void thread_ap_CS_fsm_state38();
    void thread_ap_CS_fsm_state39();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state40();
    void thread_ap_CS_fsm_state41();
    void thread_ap_CS_fsm_state42();
    void thread_ap_CS_fsm_state43();
    void thread_ap_CS_fsm_state44();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_ashr_ln586_fu_993_p2();
    void thread_bitcast_ln696_fu_1002_p1();
    void thread_bitcast_ln739_fu_1804_p1();
    void thread_cnn_input_Addr_A();
    void thread_cnn_input_Addr_A_orig();
    void thread_cnn_input_Clk_A();
    void thread_cnn_input_Din_A();
    void thread_cnn_input_EN_A();
    void thread_cnn_input_Rst_A();
    void thread_cnn_input_WEN_A();
    void thread_conv_1_input_V_address0();
    void thread_conv_1_input_V_ce0();
    void thread_conv_1_input_V_we0();
    void thread_conv_1_out_V_address0();
    void thread_conv_1_out_V_ce0();
    void thread_conv_1_out_V_d0();
    void thread_conv_1_out_V_we0();
    void thread_conv_2_out_V_address0();
    void thread_conv_2_out_V_ce0();
    void thread_conv_2_out_V_d0();
    void thread_conv_2_out_V_we0();
    void thread_d_fu_1423_p2();
    void thread_dense_1_bias_V_address0();
    void thread_dense_1_bias_V_ce0();
    void thread_dense_1_out_V_address0();
    void thread_dense_1_out_V_ce0();
    void thread_dense_1_out_V_d0();
    void thread_dense_1_out_V_we0();
    void thread_dense_1_weights_V_address0();
    void thread_dense_1_weights_V_ce0();
    void thread_dense_2_bias_V_address0();
    void thread_dense_2_bias_V_ce0();
    void thread_dense_2_out_V_address0();
    void thread_dense_2_out_V_ce0();
    void thread_dense_2_out_V_d0();
    void thread_dense_2_out_V_we0();
    void thread_dense_2_weights_V_address0();
    void thread_dense_2_weights_V_ce0();
    void thread_dense_array_V_address0();
    void thread_dense_array_V_ce0();
    void thread_dense_array_V_d0();
    void thread_dense_array_V_we0();
    void thread_dense_out_bias_V_address0();
    void thread_dense_out_bias_V_ce0();
    void thread_dense_out_weights_V_address0();
    void thread_dense_out_weights_V_ce0();
    void thread_exp_tmp_V_fu_874_p4();
    void thread_f_fu_1443_p2();
    void thread_flat_array_V_address0();
    void thread_flat_array_V_ce0();
    void thread_flat_array_V_d0();
    void thread_flat_array_V_we0();
    void thread_grp_conv_1_fu_746_ap_start();
    void thread_grp_conv_2_fu_736_ap_start();
    void thread_grp_flat_fu_768_ap_start();
    void thread_grp_max_pool_1_fu_756_ap_start();
    void thread_grp_max_pool_2_fu_762_ap_start();
    void thread_grp_soft_max_fu_724_ap_start();
    void thread_i_1_fu_1145_p2();
    void thread_i_2_fu_1272_p2();
    void thread_i_3_fu_1546_p2();
    void thread_i_fu_784_p2();
    void thread_icmp_ln13_1_fu_1286_p2();
    void thread_icmp_ln13_fu_1159_p2();
    void thread_icmp_ln23_fu_778_p2();
    void thread_icmp_ln25_fu_826_p2();
    void thread_icmp_ln41_fu_1417_p2();
    void thread_icmp_ln46_fu_1437_p2();
    void thread_icmp_ln571_fu_918_p2();
    void thread_icmp_ln581_fu_930_p2();
    void thread_icmp_ln582_fu_956_p2();
    void thread_icmp_ln585_fu_979_p2();
    void thread_icmp_ln603_fu_984_p2();
    void thread_icmp_ln69_fu_1540_p2();
    void thread_icmp_ln935_fu_1565_p2();
    void thread_icmp_ln947_1_fu_1655_p2();
    void thread_icmp_ln947_fu_1624_p2();
    void thread_icmp_ln958_fu_1708_p2();
    void thread_icmp_ln9_1_fu_1266_p2();
    void thread_icmp_ln9_fu_1139_p2();
    void thread_ireg_V_fu_858_p1();
    void thread_ix_in_fu_790_p2();
    void thread_j_1_fu_1165_p2();
    void thread_j_2_fu_1292_p2();
    void thread_j_fu_832_p2();
    void thread_l_fu_1591_p3();
    void thread_lhs_V_2_fu_1355_p3();
    void thread_lhs_V_3_fu_1506_p3();
    void thread_lhs_V_fu_1204_p3();
    void thread_lsb_index_fu_1608_p2();
    void thread_lshr_ln947_fu_1644_p2();
    void thread_lshr_ln958_fu_1719_p2();
    void thread_m_13_fu_1734_p3();
    void thread_m_14_fu_1741_p2();
    void thread_m_17_fu_1764_p1();
    void thread_man_V_1_fu_904_p2();
    void thread_man_V_2_fu_910_p3();
    void thread_max_pool_1_out_V_address0();
    void thread_max_pool_1_out_V_ce0();
    void thread_max_pool_1_out_V_d0();
    void thread_max_pool_1_out_V_we0();
    void thread_max_pool_2_out_V_address0();
    void thread_max_pool_2_out_V_ce0();
    void thread_max_pool_2_out_V_d0();
    void thread_max_pool_2_out_V_we0();
    void thread_or_ln581_fu_1069_p2();
    void thread_or_ln582_fu_1036_p2();
    void thread_or_ln603_1_fu_1107_p2();
    void thread_or_ln603_2_fu_1121_p2();
    void thread_or_ln603_fu_1094_p2();
    void thread_or_ln949_fu_1694_p2();
    void thread_or_ln_fu_1700_p3();
    void thread_p_Result_42_fu_1681_p3();
    void thread_p_Result_44_fu_866_p3();
    void thread_p_Result_45_fu_900_p1();
    void thread_p_Result_47_fu_1581_p4();
    void thread_p_Result_48_fu_1792_p5();
    void thread_p_Result_s_fu_1650_p2();
    void thread_prediction_V_address0();
    void thread_prediction_V_ce0();
    void thread_prediction_V_d0();
    void thread_prediction_V_we0();
    void thread_prediction_output_Addr_A();
    void thread_prediction_output_Addr_A_orig();
    void thread_prediction_output_Clk_A();
    void thread_prediction_output_Din_A();
    void thread_prediction_output_EN_A();
    void thread_prediction_output_Rst_A();
    void thread_prediction_output_WEN_A();
    void thread_r_V_6_fu_1349_p0();
    void thread_r_V_6_fu_1349_p1();
    void thread_r_V_6_fu_1349_p10();
    void thread_r_V_6_fu_1349_p2();
    void thread_r_V_7_fu_1500_p0();
    void thread_r_V_7_fu_1500_p00();
    void thread_r_V_7_fu_1500_p1();
    void thread_r_V_7_fu_1500_p2();
    void thread_r_V_fu_1198_p0();
    void thread_r_V_fu_1198_p1();
    void thread_r_V_fu_1198_p2();
    void thread_ret_V_6_fu_1363_p2();
    void thread_ret_V_7_fu_1514_p2();
    void thread_ret_V_fu_1212_p2();
    void thread_select_ln19_1_fu_1408_p3();
    void thread_select_ln19_fu_1257_p3();
    void thread_select_ln588_fu_1013_p3();
    void thread_select_ln603_1_fu_1100_p3();
    void thread_select_ln603_2_fu_1113_p3();
    void thread_select_ln603_3_fu_1127_p3();
    void thread_select_ln603_fu_1086_p3();
    void thread_select_ln964_fu_1767_p3();
    void thread_sext_ln1117_fu_1338_p1();
    void thread_sext_ln1265_1_fu_1378_p1();
    void thread_sext_ln1265_2_fu_1529_p1();
    void thread_sext_ln1265_fu_1227_p1();
    void thread_sext_ln203_fu_1135_p1();
    void thread_sext_ln581_fu_976_p1();
    void thread_sext_ln703_2_fu_1385_p1();
    void thread_sext_ln703_fu_1234_p1();
    void thread_sh_amt_fu_948_p3();
    void thread_shl_ln604_fu_1021_p2();
    void thread_shl_ln958_fu_1729_p2();
    void thread_sub_ln1117_fu_1327_p2();
    void thread_sub_ln203_fu_820_p2();
    void thread_sub_ln581_fu_942_p2();
    void thread_sub_ln944_fu_1603_p2();
    void thread_sub_ln947_fu_1634_p2();
    void thread_sub_ln958_fu_1724_p2();
    void thread_sub_ln964_fu_1774_p2();
    void thread_tmp_10_fu_808_p3();
    void thread_tmp_11_fu_1303_p3();
    void thread_tmp_12_fu_1315_p3();
    void thread_tmp_13_fu_1454_p3();
    void thread_tmp_14_fu_1466_p3();
    void thread_tmp_22_fu_1005_p3();
    void thread_tmp_23_fu_1249_p3();
    void thread_tmp_24_fu_1400_p3();
    void thread_tmp_26_fu_1614_p4();
    void thread_tmp_27_fu_1667_p3();
    void thread_tmp_8_fu_1785_p3();
    void thread_tmp_V_13_fu_1575_p3();
    void thread_tmp_V_fu_1570_p2();
    void thread_tmp_fu_892_p3();
    void thread_tmp_s_fu_796_p3();
    void thread_trunc_ln556_fu_862_p1();
    void thread_trunc_ln565_fu_888_p1();
    void thread_trunc_ln583_fu_962_p1();
    void thread_trunc_ln586_fu_998_p1();
    void thread_trunc_ln703_1_fu_1381_p1();
    void thread_trunc_ln703_fu_1230_p1();
    void thread_trunc_ln943_fu_1599_p1();
    void thread_trunc_ln947_fu_1630_p1();
    void thread_xor_ln571_fu_1026_p2();
    void thread_xor_ln581_fu_1074_p2();
    void thread_xor_ln582_fu_1040_p2();
    void thread_xor_ln585_fu_1051_p2();
    void thread_xor_ln949_fu_1675_p2();
    void thread_zext_ln1116_10_fu_1474_p1();
    void thread_zext_ln1116_11_fu_1489_p1();
    void thread_zext_ln1116_9_fu_1462_p1();
    void thread_zext_ln1117_6_fu_1311_p1();
    void thread_zext_ln1117_7_fu_1323_p1();
    void thread_zext_ln1117_fu_1187_p1();
    void thread_zext_ln13_3_fu_1282_p1();
    void thread_zext_ln13_fu_1155_p1();
    void thread_zext_ln14_1_fu_1278_p1();
    void thread_zext_ln14_2_fu_1171_p1();
    void thread_zext_ln14_3_fu_1298_p1();
    void thread_zext_ln14_fu_1151_p1();
    void thread_zext_ln203_17_fu_816_p1();
    void thread_zext_ln203_18_fu_838_p1();
    void thread_zext_ln203_fu_804_p1();
    void thread_zext_ln27_fu_847_p1();
    void thread_zext_ln461_fu_884_p1();
    void thread_zext_ln46_fu_1433_p1();
    void thread_zext_ln48_1_fu_1449_p1();
    void thread_zext_ln48_fu_1429_p1();
    void thread_zext_ln586_fu_989_p1();
    void thread_zext_ln70_fu_1552_p1();
    void thread_zext_ln947_fu_1640_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
