{
  "module_name": "drxk_map.h",
  "hash_id": "3618f290cecb3d76da2df8a412975f4fe48fae626d63193518e076d1ee7a15c4",
  "original_prompt": "Ingested from linux-6.6.14/drivers/media/dvb-frontends/drxk_map.h",
  "human_readable_source": " \n#define  AUD_COMM_EXEC__A                                                  0x1000000\n#define    AUD_COMM_EXEC_STOP                                              0x0\n#define  FEC_COMM_EXEC__A                                                  0x1C00000\n#define    FEC_COMM_EXEC_STOP                                              0x0\n#define    FEC_COMM_EXEC_ACTIVE                                            0x1\n#define  FEC_DI_COMM_EXEC__A                                               0x1C20000\n#define    FEC_DI_COMM_EXEC_STOP                                           0x0\n#define  FEC_DI_INPUT_CTL__A                                               0x1C20016\n#define  FEC_RS_COMM_EXEC__A                                               0x1C30000\n#define    FEC_RS_COMM_EXEC_STOP                                           0x0\n#define  FEC_RS_MEASUREMENT_PERIOD__A                                      0x1C30012\n#define  FEC_RS_MEASUREMENT_PRESCALE__A                                    0x1C30013\n#define FEC_RS_NR_BIT_ERRORS__A                                            0x1C30014\n#define  FEC_OC_MODE__A                                                    0x1C40011\n#define    FEC_OC_MODE_PARITY__M                                           0x1\n#define  FEC_OC_DTO_MODE__A                                                0x1C40014\n#define    FEC_OC_DTO_MODE_DYNAMIC__M                                      0x1\n#define    FEC_OC_DTO_MODE_OFFSET_ENABLE__M                                0x4\n#define  FEC_OC_DTO_PERIOD__A                                              0x1C40015\n#define  FEC_OC_DTO_BURST_LEN__A                                           0x1C40018\n#define  FEC_OC_FCT_MODE__A                                                0x1C4001A\n#define  FEC_OC_FCT_MODE__PRE                                              0x0\n#define    FEC_OC_FCT_MODE_RAT_ENA__M                                      0x1\n#define    FEC_OC_FCT_MODE_VIRT_ENA__M                                     0x2\n#define  FEC_OC_TMD_MODE__A                                                0x1C4001E\n#define  FEC_OC_TMD_COUNT__A                                               0x1C4001F\n#define  FEC_OC_TMD_HI_MARGIN__A                                           0x1C40020\n#define  FEC_OC_TMD_LO_MARGIN__A                                           0x1C40021\n#define  FEC_OC_TMD_INT_UPD_RATE__A                                        0x1C40023\n#define  FEC_OC_AVR_PARM_A__A                                              0x1C40026\n#define  FEC_OC_AVR_PARM_B__A                                              0x1C40027\n#define  FEC_OC_RCN_GAIN__A                                                0x1C4002E\n#define  FEC_OC_RCN_CTL_RATE_LO__A                                         0x1C40030\n#define  FEC_OC_RCN_CTL_STEP_LO__A                                         0x1C40032\n#define  FEC_OC_RCN_CTL_STEP_HI__A                                         0x1C40033\n#define  FEC_OC_SNC_MODE__A                                                0x1C40040\n#define    FEC_OC_SNC_MODE_SHUTDOWN__M                                     0x10\n#define  FEC_OC_SNC_LWM__A                                                 0x1C40041\n#define  FEC_OC_SNC_HWM__A                                                 0x1C40042\n#define  FEC_OC_SNC_UNLOCK__A                                              0x1C40043\n#define  FEC_OC_SNC_FAIL_PERIOD__A                                         0x1C40046\n#define  FEC_OC_IPR_MODE__A                                                0x1C40048\n#define    FEC_OC_IPR_MODE_SERIAL__M                                       0x1\n#define    FEC_OC_IPR_MODE_MCLK_DIS_DAT_ABS__M                             0x4\n#define    FEC_OC_IPR_MODE_MVAL_DIS_PAR__M                                 0x10\n#define  FEC_OC_IPR_INVERT__A                                              0x1C40049\n#define    FEC_OC_IPR_INVERT_MD0__M                                        0x1\n#define    FEC_OC_IPR_INVERT_MD1__M                                        0x2\n#define    FEC_OC_IPR_INVERT_MD2__M                                        0x4\n#define    FEC_OC_IPR_INVERT_MD3__M                                        0x8\n#define    FEC_OC_IPR_INVERT_MD4__M                                        0x10\n#define    FEC_OC_IPR_INVERT_MD5__M                                        0x20\n#define    FEC_OC_IPR_INVERT_MD6__M                                        0x40\n#define    FEC_OC_IPR_INVERT_MD7__M                                        0x80\n#define    FEC_OC_IPR_INVERT_MERR__M                                       0x100\n#define    FEC_OC_IPR_INVERT_MSTRT__M                                      0x200\n#define    FEC_OC_IPR_INVERT_MVAL__M                                       0x400\n#define    FEC_OC_IPR_INVERT_MCLK__M                                       0x800\n#define  FEC_OC_OCR_INVERT__A                                              0x1C40052\n#define  IQM_COMM_EXEC__A                                                  0x1800000\n#define      IQM_COMM_EXEC_B_STOP                                          0x0\n#define      IQM_COMM_EXEC_B_ACTIVE                                        0x1\n#define  IQM_FS_RATE_OFS_LO__A                                             0x1820010\n#define  IQM_FS_ADJ_SEL__A                                                 0x1820014\n#define      IQM_FS_ADJ_SEL_B_OFF                                          0x0\n#define      IQM_FS_ADJ_SEL_B_QAM                                          0x1\n#define      IQM_FS_ADJ_SEL_B_VSB                                          0x2\n#define  IQM_FD_RATESEL__A                                                 0x1830010\n#define  IQM_RC_RATE_OFS_LO__A                                             0x1840010\n#define  IQM_RC_RATE_OFS_LO__W                                             16\n#define  IQM_RC_RATE_OFS_LO__M                                             0xFFFF\n#define  IQM_RC_RATE_OFS_HI__M                                             0xFF\n#define  IQM_RC_ADJ_SEL__A                                                 0x1840014\n#define      IQM_RC_ADJ_SEL_B_OFF                                          0x0\n#define      IQM_RC_ADJ_SEL_B_QAM                                          0x1\n#define      IQM_RC_ADJ_SEL_B_VSB                                          0x2\n#define  IQM_RC_STRETCH__A                                                 0x1840016\n#define  IQM_CF_COMM_INT_MSK__A                                            0x1860006\n#define  IQM_CF_SYMMETRIC__A                                               0x1860010\n#define  IQM_CF_MIDTAP__A                                                  0x1860011\n#define    IQM_CF_MIDTAP_RE__B                                             0\n#define    IQM_CF_MIDTAP_IM__B                                             1\n#define  IQM_CF_OUT_ENA__A                                                 0x1860012\n#define    IQM_CF_OUT_ENA_QAM__B                                           1\n#define    IQM_CF_OUT_ENA_OFDM__M                                          0x4\n#define  IQM_CF_ADJ_SEL__A                                                 0x1860013\n#define  IQM_CF_SCALE__A                                                   0x1860014\n#define  IQM_CF_SCALE_SH__A                                                0x1860015\n#define  IQM_CF_SCALE_SH__PRE                                              0x0\n#define  IQM_CF_POW_MEAS_LEN__A                                            0x1860017\n#define  IQM_CF_DS_ENA__A                                                  0x1860019\n#define  IQM_CF_TAP_RE0__A                                                 0x1860020\n#define  IQM_CF_TAP_IM0__A                                                 0x1860040\n#define  IQM_CF_CLP_VAL__A                                                 0x1860060\n#define  IQM_CF_DATATH__A                                                  0x1860061\n#define  IQM_CF_PKDTH__A                                                   0x1860062\n#define  IQM_CF_WND_LEN__A                                                 0x1860063\n#define  IQM_CF_DET_LCT__A                                                 0x1860064\n#define  IQM_CF_BYPASSDET__A                                               0x1860067\n#define  IQM_AF_COMM_EXEC__A                                               0x1870000\n#define    IQM_AF_COMM_EXEC_ACTIVE                                         0x1\n#define  IQM_AF_CLKNEG__A                                                  0x1870012\n#define    IQM_AF_CLKNEG_CLKNEGDATA__M                                     0x2\n#define      IQM_AF_CLKNEG_CLKNEGDATA_CLK_ADC_DATA_POS                     0x0\n#define      IQM_AF_CLKNEG_CLKNEGDATA_CLK_ADC_DATA_NEG                     0x2\n#define  IQM_AF_START_LOCK__A                                              0x187001B\n#define  IQM_AF_PHASE0__A                                                  0x187001C\n#define  IQM_AF_PHASE1__A                                                  0x187001D\n#define  IQM_AF_PHASE2__A                                                  0x187001E\n#define  IQM_AF_CLP_LEN__A                                                 0x1870023\n#define  IQM_AF_CLP_TH__A                                                  0x1870024\n#define  IQM_AF_SNS_LEN__A                                                 0x1870026\n#define  IQM_AF_AGC_IF__A                                                  0x1870028\n#define  IQM_AF_AGC_RF__A                                                  0x1870029\n#define  IQM_AF_PDREF__A                                                   0x187002B\n#define  IQM_AF_PDREF__M                                                   0x1F\n#define  IQM_AF_STDBY__A                                                   0x187002C\n#define      IQM_AF_STDBY_STDBY_ADC_STANDBY                                0x2\n#define      IQM_AF_STDBY_STDBY_AMP_STANDBY                                0x4\n#define      IQM_AF_STDBY_STDBY_PD_STANDBY                                 0x8\n#define      IQM_AF_STDBY_STDBY_TAGC_IF_STANDBY                            0x10\n#define      IQM_AF_STDBY_STDBY_TAGC_RF_STANDBY                            0x20\n#define  IQM_AF_AMUX__A                                                    0x187002D\n#define    IQM_AF_AMUX_SIGNAL2ADC                                          0x1\n#define  IQM_AF_UPD_SEL__A                                                 0x187002F\n#define  IQM_AF_INC_LCT__A                                                 0x1870034\n#define  IQM_AF_INC_BYPASS__A                                              0x1870036\n#define  OFDM_CP_COMM_EXEC__A                                              0x2800000\n#define    OFDM_CP_COMM_EXEC_STOP                                          0x0\n#define  OFDM_EC_SB_PRIOR__A                                               0x3410013\n#define    OFDM_EC_SB_PRIOR_HI                                             0x0\n#define    OFDM_EC_SB_PRIOR_LO                                             0x1\n#define OFDM_EC_VD_ERR_BIT_CNT__A                                          0x3420017\n#define OFDM_EC_VD_IN_BIT_CNT__A                                           0x3420018\n#define  OFDM_EQ_TOP_TD_TPS_CONST__A                                       0x3010054\n#define  OFDM_EQ_TOP_TD_TPS_CONST__M                                       0x3\n#define    OFDM_EQ_TOP_TD_TPS_CONST_64QAM                                  0x2\n#define  OFDM_EQ_TOP_TD_TPS_CODE_HP__A                                     0x3010056\n#define  OFDM_EQ_TOP_TD_TPS_CODE_HP__M                                     0x7\n#define    OFDM_EQ_TOP_TD_TPS_CODE_LP_7_8                                  0x4\n#define  OFDM_EQ_TOP_TD_SQR_ERR_I__A                                       0x301005E\n#define  OFDM_EQ_TOP_TD_SQR_ERR_Q__A                                       0x301005F\n#define  OFDM_EQ_TOP_TD_SQR_ERR_EXP__A                                     0x3010060\n#define  OFDM_EQ_TOP_TD_REQ_SMB_CNT__A                                     0x3010061\n#define  OFDM_EQ_TOP_TD_TPS_PWR_OFS__A                                     0x3010062\n#define  OFDM_LC_COMM_EXEC__A                                              0x3800000\n#define    OFDM_LC_COMM_EXEC_STOP                                          0x0\n#define  OFDM_SC_COMM_EXEC__A                                              0x3C00000\n#define    OFDM_SC_COMM_EXEC_STOP                                          0x0\n#define  OFDM_SC_COMM_STATE__A                                             0x3C00001\n#define  OFDM_SC_RA_RAM_PARAM0__A                                          0x3C20040\n#define  OFDM_SC_RA_RAM_PARAM1__A                                          0x3C20041\n#define  OFDM_SC_RA_RAM_CMD_ADDR__A                                        0x3C20042\n#define  OFDM_SC_RA_RAM_CMD__A                                             0x3C20043\n#define    OFDM_SC_RA_RAM_CMD_NULL                                         0x0\n#define    OFDM_SC_RA_RAM_CMD_PROC_START                                   0x1\n#define    OFDM_SC_RA_RAM_CMD_SET_PREF_PARAM                               0x3\n#define    OFDM_SC_RA_RAM_CMD_PROGRAM_PARAM                                0x4\n#define    OFDM_SC_RA_RAM_CMD_GET_OP_PARAM                                 0x5\n#define    OFDM_SC_RA_RAM_CMD_USER_IO                                      0x6\n#define    OFDM_SC_RA_RAM_CMD_SET_TIMER                                    0x7\n#define    OFDM_SC_RA_RAM_CMD_SET_ECHO_TIMING                              0x8\n#define    OFDM_SC_RA_RAM_SW_EVENT_RUN_NMASK__M                            0x1\n#define    OFDM_SC_RA_RAM_LOCKTRACK_MIN                                    0x1\n#define  OFDM_SC_RA_RAM_OP_PARAM__A                                        0x3C20048\n#define    OFDM_SC_RA_RAM_OP_PARAM_MODE__M                                 0x3\n#define      OFDM_SC_RA_RAM_OP_PARAM_MODE_2K                               0x0\n#define      OFDM_SC_RA_RAM_OP_PARAM_MODE_8K                               0x1\n#define      OFDM_SC_RA_RAM_OP_PARAM_GUARD_32                              0x0\n#define      OFDM_SC_RA_RAM_OP_PARAM_GUARD_16                              0x4\n#define      OFDM_SC_RA_RAM_OP_PARAM_GUARD_8                               0x8\n#define      OFDM_SC_RA_RAM_OP_PARAM_GUARD_4                               0xC\n#define      OFDM_SC_RA_RAM_OP_PARAM_CONST_QPSK                            0x0\n#define      OFDM_SC_RA_RAM_OP_PARAM_CONST_QAM16                           0x10\n#define      OFDM_SC_RA_RAM_OP_PARAM_CONST_QAM64                           0x20\n#define      OFDM_SC_RA_RAM_OP_PARAM_HIER_NO                               0x0\n#define      OFDM_SC_RA_RAM_OP_PARAM_HIER_A1                               0x40\n#define      OFDM_SC_RA_RAM_OP_PARAM_HIER_A2                               0x80\n#define      OFDM_SC_RA_RAM_OP_PARAM_HIER_A4                               0xC0\n#define      OFDM_SC_RA_RAM_OP_PARAM_RATE_1_2                              0x0\n#define      OFDM_SC_RA_RAM_OP_PARAM_RATE_2_3                              0x200\n#define      OFDM_SC_RA_RAM_OP_PARAM_RATE_3_4                              0x400\n#define      OFDM_SC_RA_RAM_OP_PARAM_RATE_5_6                              0x600\n#define      OFDM_SC_RA_RAM_OP_PARAM_RATE_7_8                              0x800\n#define      OFDM_SC_RA_RAM_OP_PARAM_PRIO_HI                               0x0\n#define      OFDM_SC_RA_RAM_OP_PARAM_PRIO_LO                               0x1000\n#define    OFDM_SC_RA_RAM_OP_AUTO_MODE__M                                  0x1\n#define    OFDM_SC_RA_RAM_OP_AUTO_GUARD__M                                 0x2\n#define    OFDM_SC_RA_RAM_OP_AUTO_CONST__M                                 0x4\n#define    OFDM_SC_RA_RAM_OP_AUTO_HIER__M                                  0x8\n#define    OFDM_SC_RA_RAM_OP_AUTO_RATE__M                                  0x10\n#define  OFDM_SC_RA_RAM_LOCK__A                                            0x3C2004B\n#define    OFDM_SC_RA_RAM_LOCK_DEMOD__M                                    0x1\n#define    OFDM_SC_RA_RAM_LOCK_FEC__M                                      0x2\n#define    OFDM_SC_RA_RAM_LOCK_MPEG__M                                     0x4\n#define    OFDM_SC_RA_RAM_LOCK_NODVBT__M                                   0x8\n#define  OFDM_SC_RA_RAM_BE_OPT_DELAY__A                                    0x3C2004D\n#define  OFDM_SC_RA_RAM_BE_OPT_INIT_DELAY__A                               0x3C2004E\n#define  OFDM_SC_RA_RAM_ECHO_THRES__A                                      0x3C2004F\n#define    OFDM_SC_RA_RAM_ECHO_THRES_8K__B                                 0\n#define    OFDM_SC_RA_RAM_ECHO_THRES_8K__M                                 0xFF\n#define    OFDM_SC_RA_RAM_ECHO_THRES_2K__B                                 8\n#define    OFDM_SC_RA_RAM_ECHO_THRES_2K__M                                 0xFF00\n#define  OFDM_SC_RA_RAM_CONFIG__A                                          0x3C20050\n#define    OFDM_SC_RA_RAM_CONFIG_NE_FIX_ENABLE__M                          0x800\n#define  OFDM_SC_RA_RAM_FR_THRES_8K__A                                     0x3C2007D\n#define  OFDM_SC_RA_RAM_NI_INIT_2K_PER_LEFT__A                             0x3C200E0\n#define  OFDM_SC_RA_RAM_NI_INIT_2K_PER_RIGHT__A                            0x3C200E1\n#define  OFDM_SC_RA_RAM_NI_INIT_8K_PER_LEFT__A                             0x3C200E3\n#define  OFDM_SC_RA_RAM_NI_INIT_8K_PER_RIGHT__A                            0x3C200E4\n#define  OFDM_SC_RA_RAM_SRMM_FIX_FACT_8K__A                                0x3C200F8\n#define  QAM_COMM_EXEC__A                                                  0x1400000\n#define    QAM_COMM_EXEC_STOP                                              0x0\n#define    QAM_COMM_EXEC_ACTIVE                                            0x1\n#define    QAM_TOP_ANNEX_A                                                 0x0\n#define    QAM_TOP_ANNEX_C                                                 0x2\n#define  QAM_SL_ERR_POWER__A                                               0x1430017\n#define  QAM_DQ_QUAL_FUN0__A                                               0x1440018\n#define  QAM_DQ_QUAL_FUN1__A                                               0x1440019\n#define  QAM_DQ_QUAL_FUN2__A                                               0x144001A\n#define  QAM_DQ_QUAL_FUN3__A                                               0x144001B\n#define  QAM_DQ_QUAL_FUN4__A                                               0x144001C\n#define  QAM_DQ_QUAL_FUN5__A                                               0x144001D\n#define  QAM_LC_MODE__A                                                    0x1450010\n#define  QAM_LC_QUAL_TAB0__A                                               0x1450018\n#define  QAM_LC_QUAL_TAB1__A                                               0x1450019\n#define  QAM_LC_QUAL_TAB2__A                                               0x145001A\n#define  QAM_LC_QUAL_TAB3__A                                               0x145001B\n#define  QAM_LC_QUAL_TAB4__A                                               0x145001C\n#define  QAM_LC_QUAL_TAB5__A                                               0x145001D\n#define  QAM_LC_QUAL_TAB6__A                                               0x145001E\n#define  QAM_LC_QUAL_TAB8__A                                               0x145001F\n#define  QAM_LC_QUAL_TAB9__A                                               0x1450020\n#define  QAM_LC_QUAL_TAB10__A                                              0x1450021\n#define  QAM_LC_QUAL_TAB12__A                                              0x1450022\n#define  QAM_LC_QUAL_TAB15__A                                              0x1450023\n#define  QAM_LC_QUAL_TAB16__A                                              0x1450024\n#define  QAM_LC_QUAL_TAB20__A                                              0x1450025\n#define  QAM_LC_QUAL_TAB25__A                                              0x1450026\n#define  QAM_LC_LPF_FACTORP__A                                             0x1450028\n#define  QAM_LC_LPF_FACTORI__A                                             0x1450029\n#define  QAM_LC_RATE_LIMIT__A                                              0x145002A\n#define  QAM_LC_SYMBOL_FREQ__A                                             0x145002B\n#define  QAM_SY_TIMEOUT__A                                                 0x1470011\n#define  QAM_SY_TIMEOUT__PRE                                               0x3A98\n#define  QAM_SY_SYNC_LWM__A                                                0x1470012\n#define  QAM_SY_SYNC_AWM__A                                                0x1470013\n#define  QAM_SY_SYNC_HWM__A                                                0x1470014\n#define  QAM_SY_SP_INV__A                                                  0x1470017\n#define    QAM_SY_SP_INV_SPECTRUM_INV_DIS                                  0x0\n#define  SCU_COMM_EXEC__A                                                  0x800000\n#define    SCU_COMM_EXEC_STOP                                              0x0\n#define    SCU_COMM_EXEC_ACTIVE                                            0x1\n#define    SCU_COMM_EXEC_HOLD                                              0x2\n#define  SCU_RAM_DRIVER_DEBUG__A                                           0x831EBF\n#define  SCU_RAM_QAM_FSM_STEP_PERIOD__A                                    0x831EC4\n#define  SCU_RAM_GPIO__A                                                   0x831EC7\n#define      SCU_RAM_GPIO_HW_LOCK_IND_DISABLE                              0x0\n#define  SCU_RAM_AGC_CLP_CTRL_MODE__A                                      0x831EC8\n#define  SCU_RAM_FEC_ACCUM_PKT_FAILURES__A                                 0x831ECB\n#define  SCU_RAM_FEC_PRE_RS_BER_FILTER_SH__A                               0x831F05\n#define  SCU_RAM_AGC_FAST_SNS_CTRL_DELAY__A                                0x831F15\n#define  SCU_RAM_AGC_KI_CYCLEN__A                                          0x831F17\n#define  SCU_RAM_AGC_SNS_CYCLEN__A                                         0x831F18\n#define  SCU_RAM_AGC_RF_SNS_DEV_MAX__A                                     0x831F19\n#define  SCU_RAM_AGC_RF_SNS_DEV_MIN__A                                     0x831F1A\n#define  SCU_RAM_AGC_RF_MAX__A                                             0x831F1B\n#define  SCU_RAM_AGC_CONFIG__A                                             0x831F24\n#define    SCU_RAM_AGC_CONFIG_DISABLE_RF_AGC__M                            0x1\n#define    SCU_RAM_AGC_CONFIG_DISABLE_IF_AGC__M                            0x2\n#define    SCU_RAM_AGC_CONFIG_INV_IF_POL__M                                0x100\n#define    SCU_RAM_AGC_CONFIG_INV_RF_POL__M                                0x200\n#define  SCU_RAM_AGC_KI__A                                                 0x831F25\n#define    SCU_RAM_AGC_KI_RF__B                                            4\n#define    SCU_RAM_AGC_KI_RF__M                                            0xF0\n#define    SCU_RAM_AGC_KI_IF__B                                            8\n#define    SCU_RAM_AGC_KI_IF__M                                            0xF00\n#define  SCU_RAM_AGC_KI_RED__A                                             0x831F26\n#define    SCU_RAM_AGC_KI_RED_RAGC_RED__B                                  2\n#define    SCU_RAM_AGC_KI_RED_RAGC_RED__M                                  0xC\n#define    SCU_RAM_AGC_KI_RED_IAGC_RED__B                                  4\n#define    SCU_RAM_AGC_KI_RED_IAGC_RED__M                                  0x30\n#define  SCU_RAM_AGC_KI_INNERGAIN_MIN__A                                   0x831F27\n#define  SCU_RAM_AGC_KI_MINGAIN__A                                         0x831F28\n#define  SCU_RAM_AGC_KI_MAXGAIN__A                                         0x831F29\n#define  SCU_RAM_AGC_KI_MAXMINGAIN_TH__A                                   0x831F2A\n#define  SCU_RAM_AGC_KI_MIN__A                                             0x831F2B\n#define  SCU_RAM_AGC_KI_MAX__A                                             0x831F2C\n#define  SCU_RAM_AGC_CLP_SUM__A                                            0x831F2D\n#define  SCU_RAM_AGC_CLP_SUM_MIN__A                                        0x831F2E\n#define  SCU_RAM_AGC_CLP_SUM_MAX__A                                        0x831F2F\n#define  SCU_RAM_AGC_CLP_CYCLEN__A                                         0x831F30\n#define  SCU_RAM_AGC_CLP_CYCCNT__A                                         0x831F31\n#define  SCU_RAM_AGC_CLP_DIR_TO__A                                         0x831F32\n#define  SCU_RAM_AGC_CLP_DIR_WD__A                                         0x831F33\n#define  SCU_RAM_AGC_CLP_DIR_STP__A                                        0x831F34\n#define  SCU_RAM_AGC_SNS_SUM__A                                            0x831F35\n#define  SCU_RAM_AGC_SNS_SUM_MIN__A                                        0x831F36\n#define  SCU_RAM_AGC_SNS_SUM_MAX__A                                        0x831F37\n#define  SCU_RAM_AGC_SNS_CYCCNT__A                                         0x831F38\n#define  SCU_RAM_AGC_SNS_DIR_TO__A                                         0x831F39\n#define  SCU_RAM_AGC_SNS_DIR_WD__A                                         0x831F3A\n#define  SCU_RAM_AGC_SNS_DIR_STP__A                                        0x831F3B\n#define  SCU_RAM_AGC_INGAIN_TGT__A                                         0x831F3D\n#define  SCU_RAM_AGC_INGAIN_TGT_MIN__A                                     0x831F3E\n#define  SCU_RAM_AGC_INGAIN_TGT_MAX__A                                     0x831F3F\n#define  SCU_RAM_AGC_IF_IACCU_HI__A                                        0x831F40\n#define  SCU_RAM_AGC_IF_IACCU_LO__A                                        0x831F41\n#define  SCU_RAM_AGC_IF_IACCU_HI_TGT__A                                    0x831F42\n#define  SCU_RAM_AGC_IF_IACCU_HI_TGT_MIN__A                                0x831F43\n#define  SCU_RAM_AGC_IF_IACCU_HI_TGT_MAX__A                                0x831F44\n#define  SCU_RAM_AGC_RF_IACCU_HI__A                                        0x831F45\n#define  SCU_RAM_AGC_RF_IACCU_LO__A                                        0x831F46\n#define  SCU_RAM_AGC_RF_IACCU_HI_CO__A                                     0x831F47\n#define  SCU_RAM_QAM_FSM_MEDIAN_AV_MULT__A                                 0x831F84\n#define  SCU_RAM_QAM_FSM_RADIUS_AV_LIMIT__A                                0x831F85\n#define  SCU_RAM_QAM_FSM_LCAVG_OFFSET1__A                                  0x831F86\n#define  SCU_RAM_QAM_FSM_LCAVG_OFFSET2__A                                  0x831F87\n#define  SCU_RAM_QAM_FSM_LCAVG_OFFSET3__A                                  0x831F88\n#define  SCU_RAM_QAM_FSM_LCAVG_OFFSET4__A                                  0x831F89\n#define  SCU_RAM_QAM_FSM_LCAVG_OFFSET5__A                                  0x831F8A\n#define  SCU_RAM_QAM_FSM_RTH__A                                            0x831F8E\n#define  SCU_RAM_QAM_FSM_FTH__A                                            0x831F8F\n#define  SCU_RAM_QAM_FSM_PTH__A                                            0x831F90\n#define  SCU_RAM_QAM_FSM_MTH__A                                            0x831F91\n#define  SCU_RAM_QAM_FSM_CTH__A                                            0x831F92\n#define  SCU_RAM_QAM_FSM_QTH__A                                            0x831F93\n#define  SCU_RAM_QAM_FSM_RATE_LIM__A                                       0x831F94\n#define  SCU_RAM_QAM_FSM_FREQ_LIM__A                                       0x831F95\n#define  SCU_RAM_QAM_FSM_COUNT_LIM__A                                      0x831F96\n#define  SCU_RAM_QAM_LC_CA_COARSE__A                                       0x831F97\n#define  SCU_RAM_QAM_LC_CA_FINE__A                                         0x831F99\n#define  SCU_RAM_QAM_LC_CP_COARSE__A                                       0x831F9A\n#define  SCU_RAM_QAM_LC_CP_MEDIUM__A                                       0x831F9B\n#define  SCU_RAM_QAM_LC_CP_FINE__A                                         0x831F9C\n#define  SCU_RAM_QAM_LC_CI_COARSE__A                                       0x831F9D\n#define  SCU_RAM_QAM_LC_CI_MEDIUM__A                                       0x831F9E\n#define  SCU_RAM_QAM_LC_CI_FINE__A                                         0x831F9F\n#define  SCU_RAM_QAM_LC_EP_COARSE__A                                       0x831FA0\n#define  SCU_RAM_QAM_LC_EP_MEDIUM__A                                       0x831FA1\n#define  SCU_RAM_QAM_LC_EP_FINE__A                                         0x831FA2\n#define  SCU_RAM_QAM_LC_EI_COARSE__A                                       0x831FA3\n#define  SCU_RAM_QAM_LC_EI_MEDIUM__A                                       0x831FA4\n#define  SCU_RAM_QAM_LC_EI_FINE__A                                         0x831FA5\n#define  SCU_RAM_QAM_LC_CF_COARSE__A                                       0x831FA6\n#define  SCU_RAM_QAM_LC_CF_MEDIUM__A                                       0x831FA7\n#define  SCU_RAM_QAM_LC_CF_FINE__A                                         0x831FA8\n#define  SCU_RAM_QAM_LC_CF1_COARSE__A                                      0x831FA9\n#define  SCU_RAM_QAM_LC_CF1_MEDIUM__A                                      0x831FAA\n#define  SCU_RAM_QAM_LC_CF1_FINE__A                                        0x831FAB\n#define  SCU_RAM_QAM_SL_SIG_POWER__A                                       0x831FAC\n#define  SCU_RAM_QAM_EQ_CMA_RAD0__A                                        0x831FAD\n#define  SCU_RAM_QAM_EQ_CMA_RAD1__A                                        0x831FAE\n#define  SCU_RAM_QAM_EQ_CMA_RAD2__A                                        0x831FAF\n#define  SCU_RAM_QAM_EQ_CMA_RAD3__A                                        0x831FB0\n#define  SCU_RAM_QAM_EQ_CMA_RAD4__A                                        0x831FB1\n#define  SCU_RAM_QAM_EQ_CMA_RAD5__A                                        0x831FB2\n#define      SCU_RAM_QAM_LOCKED_LOCKED_DEMOD_LOCKED                        0x4000\n#define      SCU_RAM_QAM_LOCKED_LOCKED_LOCKED                              0x8000\n#define      SCU_RAM_QAM_LOCKED_LOCKED_NEVER_LOCK                          0xC000\n#define  SCU_RAM_AGC_FAST_CLP_CTRL_DELAY__A                                0x831FEA\n#define  SCU_RAM_DRIVER_VER_HI__A                                          0x831FEB\n#define  SCU_RAM_DRIVER_VER_LO__A                                          0x831FEC\n#define  SCU_RAM_PARAM_15__A                                               0x831FED\n#define  SCU_RAM_PARAM_0__A                                                0x831FFC\n#define  SCU_RAM_COMMAND__A                                                0x831FFD\n#define    SCU_RAM_COMMAND_CMD_DEMOD_RESET                                 0x1\n#define    SCU_RAM_COMMAND_CMD_DEMOD_SET_ENV                               0x2\n#define    SCU_RAM_COMMAND_CMD_DEMOD_SET_PARAM                             0x3\n#define    SCU_RAM_COMMAND_CMD_DEMOD_START                                 0x4\n#define    SCU_RAM_COMMAND_CMD_DEMOD_GET_LOCK                              0x5\n#define    SCU_RAM_COMMAND_CMD_DEMOD_STOP                                  0x9\n#define      SCU_RAM_COMMAND_STANDARD_QAM                                  0x200\n#define      SCU_RAM_COMMAND_STANDARD_OFDM                                 0x400\n#define  SIO_TOP_COMM_KEY__A                                               0x41000F\n#define    SIO_TOP_COMM_KEY_KEY                                            0xFABA\n#define  SIO_TOP_JTAGID_LO__A                                              0x410012\n#define  SIO_HI_RA_RAM_RES__A                                              0x420031\n#define  SIO_HI_RA_RAM_CMD__A                                              0x420032\n#define    SIO_HI_RA_RAM_CMD_RESET                                         0x2\n#define    SIO_HI_RA_RAM_CMD_CONFIG                                        0x3\n#define    SIO_HI_RA_RAM_CMD_BRDCTRL                                       0x7\n#define  SIO_HI_RA_RAM_PAR_1__A                                            0x420033\n#define      SIO_HI_RA_RAM_PAR_1_PAR1_SEC_KEY                              0x3945\n#define  SIO_HI_RA_RAM_PAR_2__A                                            0x420034\n#define    SIO_HI_RA_RAM_PAR_2_CFG_DIV__M                                  0x7F\n#define      SIO_HI_RA_RAM_PAR_2_BRD_CFG_OPEN                              0x0\n#define      SIO_HI_RA_RAM_PAR_2_BRD_CFG_CLOSED                            0x4\n#define  SIO_HI_RA_RAM_PAR_3__A                                            0x420035\n#define    SIO_HI_RA_RAM_PAR_3_CFG_DBL_SDA__M                              0x7F\n#define    SIO_HI_RA_RAM_PAR_3_CFG_DBL_SCL__B                              7\n#define      SIO_HI_RA_RAM_PAR_3_ACP_RW_READ                               0x0\n#define      SIO_HI_RA_RAM_PAR_3_ACP_RW_WRITE                              0x8\n#define  SIO_HI_RA_RAM_PAR_4__A                                            0x420036\n#define  SIO_HI_RA_RAM_PAR_5__A                                            0x420037\n#define      SIO_HI_RA_RAM_PAR_5_CFG_SLV0_SLAVE                            0x1\n#define    SIO_HI_RA_RAM_PAR_5_CFG_SLEEP__M                                0x8\n#define      SIO_HI_RA_RAM_PAR_5_CFG_SLEEP_ZZZ                             0x8\n#define  SIO_HI_RA_RAM_PAR_6__A                                            0x420038\n#define  SIO_CC_PLL_LOCK__A                                                0x450012\n#define  SIO_CC_PWD_MODE__A                                                0x450015\n#define      SIO_CC_PWD_MODE_LEVEL_NONE                                    0x0\n#define      SIO_CC_PWD_MODE_LEVEL_OFDM                                    0x1\n#define      SIO_CC_PWD_MODE_LEVEL_CLOCK                                   0x2\n#define      SIO_CC_PWD_MODE_LEVEL_PLL                                     0x3\n#define      SIO_CC_PWD_MODE_LEVEL_OSC                                     0x4\n#define  SIO_CC_SOFT_RST__A                                                0x450016\n#define    SIO_CC_SOFT_RST_OFDM__M                                         0x1\n#define    SIO_CC_SOFT_RST_SYS__M                                          0x2\n#define    SIO_CC_SOFT_RST_OSC__M                                          0x4\n#define  SIO_CC_UPDATE__A                                                  0x450017\n#define    SIO_CC_UPDATE_KEY                                               0xFABA\n#define  SIO_OFDM_SH_OFDM_RING_ENABLE__A                                   0x470010\n#define    SIO_OFDM_SH_OFDM_RING_ENABLE_OFF                                0x0\n#define    SIO_OFDM_SH_OFDM_RING_ENABLE_ON                                 0x1\n#define  SIO_OFDM_SH_OFDM_RING_STATUS__A                                   0x470012\n#define    SIO_OFDM_SH_OFDM_RING_STATUS_DOWN                               0x0\n#define    SIO_OFDM_SH_OFDM_RING_STATUS_ENABLED                            0x1\n#define  SIO_BL_COMM_EXEC__A                                               0x480000\n#define    SIO_BL_COMM_EXEC_ACTIVE                                         0x1\n#define  SIO_BL_STATUS__A                                                  0x480010\n#define  SIO_BL_MODE__A                                                    0x480011\n#define    SIO_BL_MODE_DIRECT                                              0x0\n#define    SIO_BL_MODE_CHAIN                                               0x1\n#define  SIO_BL_ENABLE__A                                                  0x480012\n#define    SIO_BL_ENABLE_ON                                                0x1\n#define  SIO_BL_TGT_HDR__A                                                 0x480014\n#define  SIO_BL_TGT_ADDR__A                                                0x480015\n#define  SIO_BL_SRC_ADDR__A                                                0x480016\n#define  SIO_BL_SRC_LEN__A                                                 0x480017\n#define  SIO_BL_CHAIN_ADDR__A                                              0x480018\n#define  SIO_BL_CHAIN_LEN__A                                               0x480019\n#define  SIO_PDR_MON_CFG__A                                                0x7F0010\n#define  SIO_PDR_UIO_IN_HI__A                                              0x7F0015\n#define  SIO_PDR_UIO_OUT_LO__A                                             0x7F0016\n#define  SIO_PDR_OHW_CFG__A                                                0x7F001F\n#define    SIO_PDR_OHW_CFG_FREF_SEL__M                                     0x3\n#define  SIO_PDR_GPIO_CFG__A                                               0x7F0021\n#define  SIO_PDR_MSTRT_CFG__A                                              0x7F0025\n#define  SIO_PDR_MERR_CFG__A                                               0x7F0026\n#define  SIO_PDR_MCLK_CFG__A                                               0x7F0028\n#define    SIO_PDR_MCLK_CFG_DRIVE__B                                       3\n#define  SIO_PDR_MVAL_CFG__A                                               0x7F0029\n#define  SIO_PDR_MD0_CFG__A                                                0x7F002A\n#define    SIO_PDR_MD0_CFG_DRIVE__B                                        3\n#define  SIO_PDR_MD1_CFG__A                                                0x7F002B\n#define  SIO_PDR_MD2_CFG__A                                                0x7F002C\n#define  SIO_PDR_MD3_CFG__A                                                0x7F002D\n#define  SIO_PDR_MD4_CFG__A                                                0x7F002F\n#define  SIO_PDR_MD5_CFG__A                                                0x7F0030\n#define  SIO_PDR_MD6_CFG__A                                                0x7F0031\n#define  SIO_PDR_MD7_CFG__A                                                0x7F0032\n#define  SIO_PDR_SMA_RX_CFG__A                                             0x7F0037\n#define  SIO_PDR_SMA_TX_CFG__A                                             0x7F0038\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}