<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="wider_bus_fp/main_func.cpp:10:19" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 5 has been inferred" BundleName="mem" VarName="A_IN" LoopLoc="wider_bus_fp/main_func.cpp:10:19" LoopName="VITIS_LOOP_10_1" ParentFunc="main_func(ap_uint&lt;160&gt;*, ap_uint&lt;160&gt;*)" Length="5" Direction="read" AccessID="A_IN3seq" OrigID="VITIS_LOOP_13_2.load.4" OrigAccess-DebugLoc="wider_bus_fp/main_func.cpp:12:20" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="wider_bus_fp/main_func.cpp:30:19" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 5 has been inferred" BundleName="mem" VarName="A_OUT" LoopLoc="wider_bus_fp/main_func.cpp:30:19" LoopName="VITIS_LOOP_30_4" ParentFunc="main_func(ap_uint&lt;160&gt;*, ap_uint&lt;160&gt;*)" Length="5" Direction="write" AccessID="A_OUT4seq" OrigID="for.inc51.store.3" OrigAccess-DebugLoc="wider_bus_fp/main_func.cpp:37:12" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="TypeAllocSizePaddingMemoryAccessMissed" src_info="wider_bus_fp/main_func.cpp:30:19" msg_id="214-120" msg_severity="INFO" msg_body="i160 allocated space contains padding. This is unsupported" BundleName="mem" VarName="A_OUT" ParentFunc="main_func(ap_uint&lt;160&gt;*, ap_uint&lt;160&gt;*)" OrigID="A_OUT4seq" OrigAccess-DebugLoc="wider_bus_fp/main_func.cpp:30:19" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="TypeAllocSizePaddingMemoryAccessMissed" src_info="wider_bus_fp/main_func.cpp:10:19" msg_id="214-120" msg_severity="INFO" msg_body="i160 allocated space contains padding. This is unsupported" BundleName="mem" VarName="A_IN" ParentFunc="main_func(ap_uint&lt;160&gt;*, ap_uint&lt;160&gt;*)" OrigID="A_IN3seq" OrigAccess-DebugLoc="wider_bus_fp/main_func.cpp:10:19" OrigDirection="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="wider_bus_fp/main_func.cpp:10:19" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 5 and bit width 256 in loop 'VITIS_LOOP_10_1' has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="mem" LoopLoc="wider_bus_fp/main_func.cpp:10:19" LoopName="VITIS_LOOP_10_1" Length="5" Width="256" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="wider_bus_fp/main_func.cpp:30:19" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 5 and bit width 256 in loop 'VITIS_LOOP_30_4' has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="mem" LoopLoc="wider_bus_fp/main_func.cpp:30:19" LoopName="VITIS_LOOP_30_4" Length="5" Width="256" Direction="write"/>
</VitisHLS:BurstInfo>

