/*
 * Copyright (c) 2018 Arm Limited
 *
 * Licensed under the Apache License Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *     http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing software
 * distributed under the License is distributed on an "AS IS" BASIS
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 */

#ifndef __ARM_LTD_DEVICE_CFG_H__
#define __ARM_LTD_DEVICE_CFG_H__

/* MUSCA B1 SCC */
#define MUSCA_B1_SCC_S
#define MUSCA_B1_SCC_DEV      MUSCA_B1_SCC_DEV_S

/* CMSDK GPIO */
#define GPIO0_CMSDK_S
#define GPIO0_CMSDK_DEV      GPIO0_CMSDK_DEV_S

/* CMSDK Timers */
#define CMSDK_TIMER0_S
#define CMSDK_TIMER0_DEV     CMSDK_TIMER0_DEV_S

#define SE_MHU_RECEIVER_S
#define SE_MHU_RECEIVER_DEV  SE_MHU_RECEIVER_DEV_S

#endif  /* __ARM_LTD_DEVICE_CFG_H__ */
