<stg><name>Crypto1_Pipeline_NTT_COL_LOOP</name>


<trans_list>

<trans id="138" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %l = alloca i32 1

]]></Node>
<StgValue><ssdm name="l"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:1 %select_ln291_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %select_ln291_1

]]></Node>
<StgValue><ssdm name="select_ln291_1_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:2 %tmp_263_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %tmp_263

]]></Node>
<StgValue><ssdm name="tmp_263_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
newFuncRoot:3 %sub_ln300_read = read i41 @_ssdm_op_Read.ap_auto.i41, i41 %sub_ln300

]]></Node>
<StgValue><ssdm name="sub_ln300_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:4 %mul_ln296_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %mul_ln296

]]></Node>
<StgValue><ssdm name="mul_ln296_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:5 %shl_cast_mid2_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %shl_cast_mid2

]]></Node>
<StgValue><ssdm name="shl_cast_mid2_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:6 %trunc_ln16_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %trunc_ln16

]]></Node>
<StgValue><ssdm name="trunc_ln16_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="10" op_0_bw="41">
<![CDATA[
newFuncRoot:7 %trunc_ln300 = trunc i41 %sub_ln300_read

]]></Node>
<StgValue><ssdm name="trunc_ln300"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i7 0, i7 %l

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:9 %br_ln0 = br void %for.body539

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.body539:0 %l_10 = load i7 %l

]]></Node>
<StgValue><ssdm name="l_10"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body539:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body539:2 %icmp_ln296 = icmp_eq  i7 %l_10, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln296"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body539:3 %add_ln296 = add i7 %l_10, i7 1

]]></Node>
<StgValue><ssdm name="add_ln296"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body539:4 %br_ln296 = br i1 %icmp_ln296, void %for.body539.split, void %VITIS_LOOP_311_1.exitStub

]]></Node>
<StgValue><ssdm name="br_ln296"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln296" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="6" op_0_bw="7">
<![CDATA[
for.body539.split:2 %empty_487 = trunc i7 %l_10

]]></Node>
<StgValue><ssdm name="empty_487"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln296" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body539.split:23 %br_ln298 = br i1 %select_ln291_1_read, void %if.else, void %if.then

]]></Node>
<StgValue><ssdm name="br_ln298"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln296" val="0"/>
<literal name="select_ln291_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
arrayidx572.exit:0 %br_ln0 = br void %for.inc573

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln296" val="0"/>
<literal name="select_ln291_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
if.then:0 %sub_ln299 = sub i6 %empty_487, i6 %trunc_ln16_read

]]></Node>
<StgValue><ssdm name="sub_ln299"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln296" val="0"/>
<literal name="select_ln291_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
if.then:1 %add_ln299 = add i6 %shl_cast_mid2_read, i6 63

]]></Node>
<StgValue><ssdm name="add_ln299"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln296" val="0"/>
<literal name="select_ln291_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
if.then:2 %and_ln299 = and i6 %sub_ln299, i6 %add_ln299

]]></Node>
<StgValue><ssdm name="and_ln299"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln296" val="0"/>
<literal name="select_ln291_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="10" op_0_bw="6">
<![CDATA[
if.then:3 %zext_ln299 = zext i6 %and_ln299

]]></Node>
<StgValue><ssdm name="zext_ln299"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln296" val="0"/>
<literal name="select_ln291_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.then:4 %add_ln299_1 = add i10 %zext_ln299, i10 %mul_ln296_read

]]></Node>
<StgValue><ssdm name="add_ln299_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln296" val="0"/>
<literal name="select_ln291_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0">
<![CDATA[
arrayidx572.exit326:0 %br_ln301 = br void %for.inc573

]]></Node>
<StgValue><ssdm name="br_ln301"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln296" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc573:0 %store_ln296 = store i7 %add_ln296, i7 %l

]]></Node>
<StgValue><ssdm name="store_ln296"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln296" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0">
<![CDATA[
for.inc573:1 %br_ln296 = br void %for.body539

]]></Node>
<StgValue><ssdm name="br_ln296"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="7">
<![CDATA[
for.body539.split:0 %l_cast77 = zext i7 %l_10

]]></Node>
<StgValue><ssdm name="l_cast77"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="2" op_0_bw="7">
<![CDATA[
for.body539.split:1 %empty = trunc i7 %l_10

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="3" op_0_bw="7">
<![CDATA[
for.body539.split:3 %empty_488 = trunc i7 %l_10

]]></Node>
<StgValue><ssdm name="empty_488"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
for.body539.split:6 %tmp_67 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %tmp_263_read, i3 %empty_488

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="13">
<![CDATA[
for.body539.split:7 %zext_ln302 = zext i13 %tmp_67

]]></Node>
<StgValue><ssdm name="zext_ln302"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body539.split:8 %DataRAM_addr = getelementptr i32 %DataRAM, i64 0, i64 %zext_ln302

]]></Node>
<StgValue><ssdm name="DataRAM_addr"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body539.split:9 %DataRAM_1_addr = getelementptr i32 %DataRAM_1, i64 0, i64 %zext_ln302

]]></Node>
<StgValue><ssdm name="DataRAM_1_addr"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body539.split:10 %DataRAM_2_addr = getelementptr i32 %DataRAM_2, i64 0, i64 %zext_ln302

]]></Node>
<StgValue><ssdm name="DataRAM_2_addr"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body539.split:11 %DataRAM_3_addr = getelementptr i32 %DataRAM_3, i64 0, i64 %zext_ln302

]]></Node>
<StgValue><ssdm name="DataRAM_3_addr"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body539.split:12 %DataRAM_4_addr = getelementptr i32 %DataRAM_4, i64 0, i64 %zext_ln302

]]></Node>
<StgValue><ssdm name="DataRAM_4_addr"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body539.split:13 %DataRAM_5_addr = getelementptr i32 %DataRAM_5, i64 0, i64 %zext_ln302

]]></Node>
<StgValue><ssdm name="DataRAM_5_addr"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body539.split:14 %DataRAM_6_addr = getelementptr i32 %DataRAM_6, i64 0, i64 %zext_ln302

]]></Node>
<StgValue><ssdm name="DataRAM_6_addr"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body539.split:15 %DataRAM_7_addr = getelementptr i32 %DataRAM_7, i64 0, i64 %zext_ln302

]]></Node>
<StgValue><ssdm name="DataRAM_7_addr"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="13">
<![CDATA[
if.else:0 %DataRAM_load_10 = load i13 %DataRAM_addr

]]></Node>
<StgValue><ssdm name="DataRAM_load_10"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="13">
<![CDATA[
if.else:1 %DataRAM_1_load_10 = load i13 %DataRAM_1_addr

]]></Node>
<StgValue><ssdm name="DataRAM_1_load_10"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="13">
<![CDATA[
if.else:2 %DataRAM_2_load_10 = load i13 %DataRAM_2_addr

]]></Node>
<StgValue><ssdm name="DataRAM_2_load_10"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="13">
<![CDATA[
if.else:3 %DataRAM_3_load_10 = load i13 %DataRAM_3_addr

]]></Node>
<StgValue><ssdm name="DataRAM_3_load_10"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="13">
<![CDATA[
if.else:4 %DataRAM_4_load_10 = load i13 %DataRAM_4_addr

]]></Node>
<StgValue><ssdm name="DataRAM_4_load_10"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="13">
<![CDATA[
if.else:5 %DataRAM_5_load_10 = load i13 %DataRAM_5_addr

]]></Node>
<StgValue><ssdm name="DataRAM_5_load_10"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="13">
<![CDATA[
if.else:6 %DataRAM_6_load_10 = load i13 %DataRAM_6_addr

]]></Node>
<StgValue><ssdm name="DataRAM_6_load_10"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="13">
<![CDATA[
if.else:7 %DataRAM_7_load_10 = load i13 %DataRAM_7_addr

]]></Node>
<StgValue><ssdm name="DataRAM_7_load_10"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
if.else:9 %switch_ln302 = switch i2 %empty, void %arrayidx572.case.3, i2 0, void %arrayidx572.case.0, i2 1, void %arrayidx572.case.1, i2 2, void %arrayidx572.case.2

]]></Node>
<StgValue><ssdm name="switch_ln302"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="6" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:5 %ReadAddr_addr = getelementptr i10 %ReadAddr, i64 0, i64 %l_cast77

]]></Node>
<StgValue><ssdm name="ReadAddr_addr"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="10" op_1_bw="6">
<![CDATA[
if.then:6 %store_ln299 = store i10 %add_ln299_1, i6 %ReadAddr_addr

]]></Node>
<StgValue><ssdm name="store_ln299"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.then:7 %add_ln300 = add i10 %trunc_ln300, i10 %add_ln299_1

]]></Node>
<StgValue><ssdm name="add_ln300"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
if.then:8 %tmp_68 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %add_ln300, i3 %empty_488

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="13">
<![CDATA[
if.then:9 %zext_ln300 = zext i13 %tmp_68

]]></Node>
<StgValue><ssdm name="zext_ln300"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:10 %DataRAM_addr_14 = getelementptr i32 %DataRAM, i64 0, i64 %zext_ln300

]]></Node>
<StgValue><ssdm name="DataRAM_addr_14"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:11 %DataRAM_1_addr_14 = getelementptr i32 %DataRAM_1, i64 0, i64 %zext_ln300

]]></Node>
<StgValue><ssdm name="DataRAM_1_addr_14"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:12 %DataRAM_2_addr_14 = getelementptr i32 %DataRAM_2, i64 0, i64 %zext_ln300

]]></Node>
<StgValue><ssdm name="DataRAM_2_addr_14"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:13 %DataRAM_3_addr_14 = getelementptr i32 %DataRAM_3, i64 0, i64 %zext_ln300

]]></Node>
<StgValue><ssdm name="DataRAM_3_addr_14"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:14 %DataRAM_4_addr_14 = getelementptr i32 %DataRAM_4, i64 0, i64 %zext_ln300

]]></Node>
<StgValue><ssdm name="DataRAM_4_addr_14"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:15 %DataRAM_5_addr_14 = getelementptr i32 %DataRAM_5, i64 0, i64 %zext_ln300

]]></Node>
<StgValue><ssdm name="DataRAM_5_addr_14"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:16 %DataRAM_6_addr_14 = getelementptr i32 %DataRAM_6, i64 0, i64 %zext_ln300

]]></Node>
<StgValue><ssdm name="DataRAM_6_addr_14"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:17 %DataRAM_7_addr_14 = getelementptr i32 %DataRAM_7, i64 0, i64 %zext_ln300

]]></Node>
<StgValue><ssdm name="DataRAM_7_addr_14"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="13">
<![CDATA[
if.then:18 %DataRAM_load = load i13 %DataRAM_addr_14

]]></Node>
<StgValue><ssdm name="DataRAM_load"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="13">
<![CDATA[
if.then:19 %DataRAM_1_load = load i13 %DataRAM_1_addr_14

]]></Node>
<StgValue><ssdm name="DataRAM_1_load"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="13">
<![CDATA[
if.then:20 %DataRAM_2_load = load i13 %DataRAM_2_addr_14

]]></Node>
<StgValue><ssdm name="DataRAM_2_load"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="13">
<![CDATA[
if.then:21 %DataRAM_3_load = load i13 %DataRAM_3_addr_14

]]></Node>
<StgValue><ssdm name="DataRAM_3_load"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="13">
<![CDATA[
if.then:22 %DataRAM_4_load = load i13 %DataRAM_4_addr_14

]]></Node>
<StgValue><ssdm name="DataRAM_4_load"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="13">
<![CDATA[
if.then:23 %DataRAM_5_load = load i13 %DataRAM_5_addr_14

]]></Node>
<StgValue><ssdm name="DataRAM_5_load"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="13">
<![CDATA[
if.then:24 %DataRAM_6_load = load i13 %DataRAM_6_addr_14

]]></Node>
<StgValue><ssdm name="DataRAM_6_load"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="13">
<![CDATA[
if.then:25 %DataRAM_7_load = load i13 %DataRAM_7_addr_14

]]></Node>
<StgValue><ssdm name="DataRAM_7_load"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
if.then:27 %switch_ln300 = switch i2 %empty, void %arrayidx572.case.3330, i2 0, void %arrayidx572.case.0327, i2 1, void %arrayidx572.case.1328, i2 2, void %arrayidx572.case.2329

]]></Node>
<StgValue><ssdm name="switch_ln300"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="3" op_0_bw="3" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body539.split:16 %trunc_ln = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %l_10, i32 3, i32 5

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="4" op_0_bw="4" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body539.split:17 %lshr_ln296_1 = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %l_10, i32 2, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln296_1"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="13">
<![CDATA[
if.else:0 %DataRAM_load_10 = load i13 %DataRAM_addr

]]></Node>
<StgValue><ssdm name="DataRAM_load_10"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="13">
<![CDATA[
if.else:1 %DataRAM_1_load_10 = load i13 %DataRAM_1_addr

]]></Node>
<StgValue><ssdm name="DataRAM_1_load_10"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="13">
<![CDATA[
if.else:2 %DataRAM_2_load_10 = load i13 %DataRAM_2_addr

]]></Node>
<StgValue><ssdm name="DataRAM_2_load_10"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="13">
<![CDATA[
if.else:3 %DataRAM_3_load_10 = load i13 %DataRAM_3_addr

]]></Node>
<StgValue><ssdm name="DataRAM_3_load_10"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="13">
<![CDATA[
if.else:4 %DataRAM_4_load_10 = load i13 %DataRAM_4_addr

]]></Node>
<StgValue><ssdm name="DataRAM_4_load_10"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="13">
<![CDATA[
if.else:5 %DataRAM_5_load_10 = load i13 %DataRAM_5_addr

]]></Node>
<StgValue><ssdm name="DataRAM_5_load_10"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="13">
<![CDATA[
if.else:6 %DataRAM_6_load_10 = load i13 %DataRAM_6_addr

]]></Node>
<StgValue><ssdm name="DataRAM_6_load_10"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="13">
<![CDATA[
if.else:7 %DataRAM_7_load_10 = load i13 %DataRAM_7_addr

]]></Node>
<StgValue><ssdm name="DataRAM_7_load_10"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
if.else:8 %tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %DataRAM_load_10, i32 %DataRAM_1_load_10, i32 %DataRAM_2_load_10, i32 %DataRAM_3_load_10, i32 %DataRAM_4_load_10, i32 %DataRAM_5_load_10, i32 %DataRAM_6_load_10, i32 %DataRAM_7_load_10, i3 %trunc_ln

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="13">
<![CDATA[
if.then:18 %DataRAM_load = load i13 %DataRAM_addr_14

]]></Node>
<StgValue><ssdm name="DataRAM_load"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="13">
<![CDATA[
if.then:19 %DataRAM_1_load = load i13 %DataRAM_1_addr_14

]]></Node>
<StgValue><ssdm name="DataRAM_1_load"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="13">
<![CDATA[
if.then:20 %DataRAM_2_load = load i13 %DataRAM_2_addr_14

]]></Node>
<StgValue><ssdm name="DataRAM_2_load"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="13">
<![CDATA[
if.then:21 %DataRAM_3_load = load i13 %DataRAM_3_addr_14

]]></Node>
<StgValue><ssdm name="DataRAM_3_load"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="13">
<![CDATA[
if.then:22 %DataRAM_4_load = load i13 %DataRAM_4_addr_14

]]></Node>
<StgValue><ssdm name="DataRAM_4_load"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="13">
<![CDATA[
if.then:23 %DataRAM_5_load = load i13 %DataRAM_5_addr_14

]]></Node>
<StgValue><ssdm name="DataRAM_5_load"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="13">
<![CDATA[
if.then:24 %DataRAM_6_load = load i13 %DataRAM_6_addr_14

]]></Node>
<StgValue><ssdm name="DataRAM_6_load"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="13">
<![CDATA[
if.then:25 %DataRAM_7_load = load i13 %DataRAM_7_addr_14

]]></Node>
<StgValue><ssdm name="DataRAM_7_load"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_1_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
if.then:26 %tmp = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %DataRAM_load, i32 %DataRAM_1_load, i32 %DataRAM_2_load, i32 %DataRAM_3_load, i32 %DataRAM_4_load, i32 %DataRAM_5_load, i32 %DataRAM_6_load, i32 %DataRAM_7_load, i3 %trunc_ln

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln296" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0">
<![CDATA[
VITIS_LOOP_311_1.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body539.split:4 %speclooptripcount_ln296 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln296"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body539.split:5 %specloopname_ln296 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26

]]></Node>
<StgValue><ssdm name="specloopname_ln296"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="4">
<![CDATA[
for.body539.split:18 %zext_ln296 = zext i4 %lshr_ln296_1

]]></Node>
<StgValue><ssdm name="zext_ln296"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body539.split:19 %ReadData_addr = getelementptr i32 %ReadData, i64 0, i64 %zext_ln296

]]></Node>
<StgValue><ssdm name="ReadData_addr"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body539.split:20 %ReadData_1_addr = getelementptr i32 %ReadData_1, i64 0, i64 %zext_ln296

]]></Node>
<StgValue><ssdm name="ReadData_1_addr"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body539.split:21 %ReadData_2_addr = getelementptr i32 %ReadData_2, i64 0, i64 %zext_ln296

]]></Node>
<StgValue><ssdm name="ReadData_2_addr"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body539.split:22 %ReadData_3_addr = getelementptr i32 %ReadData_3, i64 0, i64 %zext_ln296

]]></Node>
<StgValue><ssdm name="ReadData_3_addr"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_1_read" val="0"/>
<literal name="empty" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayidx572.case.2:0 %store_ln302 = store i32 %tmp_s, i4 %ReadData_2_addr

]]></Node>
<StgValue><ssdm name="store_ln302"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_1_read" val="0"/>
<literal name="empty" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
arrayidx572.case.2:1 %br_ln302 = br void %arrayidx572.exit

]]></Node>
<StgValue><ssdm name="br_ln302"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_1_read" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayidx572.case.1:0 %store_ln302 = store i32 %tmp_s, i4 %ReadData_1_addr

]]></Node>
<StgValue><ssdm name="store_ln302"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_1_read" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
arrayidx572.case.1:1 %br_ln302 = br void %arrayidx572.exit

]]></Node>
<StgValue><ssdm name="br_ln302"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_1_read" val="0"/>
<literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayidx572.case.0:0 %store_ln302 = store i32 %tmp_s, i4 %ReadData_addr

]]></Node>
<StgValue><ssdm name="store_ln302"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_1_read" val="0"/>
<literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
arrayidx572.case.0:1 %br_ln302 = br void %arrayidx572.exit

]]></Node>
<StgValue><ssdm name="br_ln302"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_1_read" val="0"/>
<literal name="empty" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayidx572.case.3:0 %store_ln302 = store i32 %tmp_s, i4 %ReadData_3_addr

]]></Node>
<StgValue><ssdm name="store_ln302"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_1_read" val="0"/>
<literal name="empty" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
arrayidx572.case.3:1 %br_ln302 = br void %arrayidx572.exit

]]></Node>
<StgValue><ssdm name="br_ln302"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_1_read" val="1"/>
<literal name="empty" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayidx572.case.2329:0 %store_ln300 = store i32 %tmp, i4 %ReadData_2_addr

]]></Node>
<StgValue><ssdm name="store_ln300"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_1_read" val="1"/>
<literal name="empty" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
arrayidx572.case.2329:1 %br_ln300 = br void %arrayidx572.exit326

]]></Node>
<StgValue><ssdm name="br_ln300"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_1_read" val="1"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayidx572.case.1328:0 %store_ln300 = store i32 %tmp, i4 %ReadData_1_addr

]]></Node>
<StgValue><ssdm name="store_ln300"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_1_read" val="1"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
arrayidx572.case.1328:1 %br_ln300 = br void %arrayidx572.exit326

]]></Node>
<StgValue><ssdm name="br_ln300"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_1_read" val="1"/>
<literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayidx572.case.0327:0 %store_ln300 = store i32 %tmp, i4 %ReadData_addr

]]></Node>
<StgValue><ssdm name="store_ln300"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_1_read" val="1"/>
<literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
arrayidx572.case.0327:1 %br_ln300 = br void %arrayidx572.exit326

]]></Node>
<StgValue><ssdm name="br_ln300"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_1_read" val="1"/>
<literal name="empty" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayidx572.case.3330:0 %store_ln300 = store i32 %tmp, i4 %ReadData_3_addr

]]></Node>
<StgValue><ssdm name="store_ln300"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_1_read" val="1"/>
<literal name="empty" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
arrayidx572.case.3330:1 %br_ln300 = br void %arrayidx572.exit326

]]></Node>
<StgValue><ssdm name="br_ln300"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="139" name="trunc_ln16" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="trunc_ln16"/></StgValue>
</port>
<port id="140" name="shl_cast_mid2" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="shl_cast_mid2"/></StgValue>
</port>
<port id="141" name="mul_ln296" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="mul_ln296"/></StgValue>
</port>
<port id="142" name="ReadAddr" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="ReadAddr"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="143" name="sub_ln300" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sub_ln300"/></StgValue>
</port>
<port id="144" name="DataRAM" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="DataRAM"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="145" name="DataRAM_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="DataRAM_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="146" name="DataRAM_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="DataRAM_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="147" name="DataRAM_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="DataRAM_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="148" name="DataRAM_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="DataRAM_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="149" name="DataRAM_5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="DataRAM_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="150" name="DataRAM_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="DataRAM_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="151" name="DataRAM_7" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="DataRAM_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="152" name="tmp_263" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="tmp_263"/></StgValue>
</port>
<port id="153" name="ReadData" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="ReadData"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="154" name="ReadData_1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="ReadData_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="155" name="ReadData_2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="ReadData_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="156" name="ReadData_3" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="ReadData_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="157" name="select_ln291_1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="select_ln291_1"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="159" from="StgValue_158" to="l" fromId="158" toId="7">
</dataflow>
<dataflow id="161" from="_ssdm_op_Read.ap_auto.i1" to="select_ln291_1_read" fromId="160" toId="8">
</dataflow>
<dataflow id="162" from="select_ln291_1" to="select_ln291_1_read" fromId="157" toId="8">
</dataflow>
<dataflow id="164" from="_ssdm_op_Read.ap_auto.i10" to="tmp_263_read" fromId="163" toId="9">
</dataflow>
<dataflow id="165" from="tmp_263" to="tmp_263_read" fromId="152" toId="9">
</dataflow>
<dataflow id="167" from="_ssdm_op_Read.ap_auto.i41" to="sub_ln300_read" fromId="166" toId="10">
</dataflow>
<dataflow id="168" from="sub_ln300" to="sub_ln300_read" fromId="143" toId="10">
</dataflow>
<dataflow id="169" from="_ssdm_op_Read.ap_auto.i10" to="mul_ln296_read" fromId="163" toId="11">
</dataflow>
<dataflow id="170" from="mul_ln296" to="mul_ln296_read" fromId="141" toId="11">
</dataflow>
<dataflow id="172" from="_ssdm_op_Read.ap_auto.i6" to="shl_cast_mid2_read" fromId="171" toId="12">
</dataflow>
<dataflow id="173" from="shl_cast_mid2" to="shl_cast_mid2_read" fromId="140" toId="12">
</dataflow>
<dataflow id="174" from="_ssdm_op_Read.ap_auto.i6" to="trunc_ln16_read" fromId="171" toId="13">
</dataflow>
<dataflow id="175" from="trunc_ln16" to="trunc_ln16_read" fromId="139" toId="13">
</dataflow>
<dataflow id="176" from="sub_ln300_read" to="trunc_ln300" fromId="10" toId="14">
</dataflow>
<dataflow id="178" from="StgValue_177" to="store_ln0" fromId="177" toId="15">
</dataflow>
<dataflow id="179" from="l" to="store_ln0" fromId="7" toId="15">
</dataflow>
<dataflow id="180" from="l" to="l_10" fromId="7" toId="17">
</dataflow>
<dataflow id="182" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="181" toId="18">
</dataflow>
<dataflow id="184" from="StgValue_183" to="specpipeline_ln0" fromId="183" toId="18">
</dataflow>
<dataflow id="186" from="StgValue_185" to="specpipeline_ln0" fromId="185" toId="18">
</dataflow>
<dataflow id="187" from="StgValue_158" to="specpipeline_ln0" fromId="158" toId="18">
</dataflow>
<dataflow id="188" from="StgValue_185" to="specpipeline_ln0" fromId="185" toId="18">
</dataflow>
<dataflow id="190" from="p_str" to="specpipeline_ln0" fromId="189" toId="18">
</dataflow>
<dataflow id="191" from="l_10" to="icmp_ln296" fromId="17" toId="19">
</dataflow>
<dataflow id="193" from="StgValue_192" to="icmp_ln296" fromId="192" toId="19">
</dataflow>
<dataflow id="194" from="l_10" to="add_ln296" fromId="17" toId="20">
</dataflow>
<dataflow id="196" from="StgValue_195" to="add_ln296" fromId="195" toId="20">
</dataflow>
<dataflow id="197" from="icmp_ln296" to="br_ln296" fromId="19" toId="21">
</dataflow>
<dataflow id="198" from="l_10" to="empty_487" fromId="17" toId="22">
</dataflow>
<dataflow id="199" from="select_ln291_1_read" to="br_ln298" fromId="8" toId="23">
</dataflow>
<dataflow id="200" from="empty_487" to="sub_ln299" fromId="22" toId="25">
</dataflow>
<dataflow id="201" from="trunc_ln16_read" to="sub_ln299" fromId="13" toId="25">
</dataflow>
<dataflow id="202" from="shl_cast_mid2_read" to="add_ln299" fromId="12" toId="26">
</dataflow>
<dataflow id="204" from="StgValue_203" to="add_ln299" fromId="203" toId="26">
</dataflow>
<dataflow id="205" from="sub_ln299" to="and_ln299" fromId="25" toId="27">
</dataflow>
<dataflow id="206" from="add_ln299" to="and_ln299" fromId="26" toId="27">
</dataflow>
<dataflow id="207" from="and_ln299" to="zext_ln299" fromId="27" toId="28">
</dataflow>
<dataflow id="208" from="zext_ln299" to="add_ln299_1" fromId="28" toId="29">
</dataflow>
<dataflow id="209" from="mul_ln296_read" to="add_ln299_1" fromId="11" toId="29">
</dataflow>
<dataflow id="210" from="add_ln296" to="store_ln296" fromId="20" toId="31">
</dataflow>
<dataflow id="211" from="l" to="store_ln296" fromId="7" toId="31">
</dataflow>
<dataflow id="212" from="l_10" to="l_cast77" fromId="17" toId="33">
</dataflow>
<dataflow id="213" from="l_10" to="empty" fromId="17" toId="34">
</dataflow>
<dataflow id="214" from="l_10" to="empty_488" fromId="17" toId="35">
</dataflow>
<dataflow id="216" from="_ssdm_op_BitConcatenate.i13.i10.i3" to="tmp_67" fromId="215" toId="36">
</dataflow>
<dataflow id="217" from="tmp_263_read" to="tmp_67" fromId="9" toId="36">
</dataflow>
<dataflow id="218" from="empty_488" to="tmp_67" fromId="35" toId="36">
</dataflow>
<dataflow id="219" from="tmp_67" to="zext_ln302" fromId="36" toId="37">
</dataflow>
<dataflow id="220" from="DataRAM" to="DataRAM_addr" fromId="144" toId="38">
</dataflow>
<dataflow id="222" from="StgValue_221" to="DataRAM_addr" fromId="221" toId="38">
</dataflow>
<dataflow id="223" from="zext_ln302" to="DataRAM_addr" fromId="37" toId="38">
</dataflow>
<dataflow id="224" from="DataRAM_1" to="DataRAM_1_addr" fromId="145" toId="39">
</dataflow>
<dataflow id="225" from="StgValue_221" to="DataRAM_1_addr" fromId="221" toId="39">
</dataflow>
<dataflow id="226" from="zext_ln302" to="DataRAM_1_addr" fromId="37" toId="39">
</dataflow>
<dataflow id="227" from="DataRAM_2" to="DataRAM_2_addr" fromId="146" toId="40">
</dataflow>
<dataflow id="228" from="StgValue_221" to="DataRAM_2_addr" fromId="221" toId="40">
</dataflow>
<dataflow id="229" from="zext_ln302" to="DataRAM_2_addr" fromId="37" toId="40">
</dataflow>
<dataflow id="230" from="DataRAM_3" to="DataRAM_3_addr" fromId="147" toId="41">
</dataflow>
<dataflow id="231" from="StgValue_221" to="DataRAM_3_addr" fromId="221" toId="41">
</dataflow>
<dataflow id="232" from="zext_ln302" to="DataRAM_3_addr" fromId="37" toId="41">
</dataflow>
<dataflow id="233" from="DataRAM_4" to="DataRAM_4_addr" fromId="148" toId="42">
</dataflow>
<dataflow id="234" from="StgValue_221" to="DataRAM_4_addr" fromId="221" toId="42">
</dataflow>
<dataflow id="235" from="zext_ln302" to="DataRAM_4_addr" fromId="37" toId="42">
</dataflow>
<dataflow id="236" from="DataRAM_5" to="DataRAM_5_addr" fromId="149" toId="43">
</dataflow>
<dataflow id="237" from="StgValue_221" to="DataRAM_5_addr" fromId="221" toId="43">
</dataflow>
<dataflow id="238" from="zext_ln302" to="DataRAM_5_addr" fromId="37" toId="43">
</dataflow>
<dataflow id="239" from="DataRAM_6" to="DataRAM_6_addr" fromId="150" toId="44">
</dataflow>
<dataflow id="240" from="StgValue_221" to="DataRAM_6_addr" fromId="221" toId="44">
</dataflow>
<dataflow id="241" from="zext_ln302" to="DataRAM_6_addr" fromId="37" toId="44">
</dataflow>
<dataflow id="242" from="DataRAM_7" to="DataRAM_7_addr" fromId="151" toId="45">
</dataflow>
<dataflow id="243" from="StgValue_221" to="DataRAM_7_addr" fromId="221" toId="45">
</dataflow>
<dataflow id="244" from="zext_ln302" to="DataRAM_7_addr" fromId="37" toId="45">
</dataflow>
<dataflow id="245" from="DataRAM_addr" to="DataRAM_load_10" fromId="38" toId="46">
</dataflow>
<dataflow id="246" from="DataRAM_1_addr" to="DataRAM_1_load_10" fromId="39" toId="47">
</dataflow>
<dataflow id="247" from="DataRAM_2_addr" to="DataRAM_2_load_10" fromId="40" toId="48">
</dataflow>
<dataflow id="248" from="DataRAM_3_addr" to="DataRAM_3_load_10" fromId="41" toId="49">
</dataflow>
<dataflow id="249" from="DataRAM_4_addr" to="DataRAM_4_load_10" fromId="42" toId="50">
</dataflow>
<dataflow id="250" from="DataRAM_5_addr" to="DataRAM_5_load_10" fromId="43" toId="51">
</dataflow>
<dataflow id="251" from="DataRAM_6_addr" to="DataRAM_6_load_10" fromId="44" toId="52">
</dataflow>
<dataflow id="252" from="DataRAM_7_addr" to="DataRAM_7_load_10" fromId="45" toId="53">
</dataflow>
<dataflow id="253" from="empty" to="switch_ln302" fromId="34" toId="54">
</dataflow>
<dataflow id="255" from="StgValue_254" to="switch_ln302" fromId="254" toId="54">
</dataflow>
<dataflow id="257" from="StgValue_256" to="switch_ln302" fromId="256" toId="54">
</dataflow>
<dataflow id="259" from="StgValue_258" to="switch_ln302" fromId="258" toId="54">
</dataflow>
<dataflow id="260" from="ReadAddr" to="ReadAddr_addr" fromId="142" toId="55">
</dataflow>
<dataflow id="261" from="StgValue_221" to="ReadAddr_addr" fromId="221" toId="55">
</dataflow>
<dataflow id="262" from="l_cast77" to="ReadAddr_addr" fromId="33" toId="55">
</dataflow>
<dataflow id="263" from="add_ln299_1" to="store_ln299" fromId="29" toId="56">
</dataflow>
<dataflow id="264" from="ReadAddr_addr" to="store_ln299" fromId="55" toId="56">
</dataflow>
<dataflow id="265" from="trunc_ln300" to="add_ln300" fromId="14" toId="57">
</dataflow>
<dataflow id="266" from="add_ln299_1" to="add_ln300" fromId="29" toId="57">
</dataflow>
<dataflow id="267" from="_ssdm_op_BitConcatenate.i13.i10.i3" to="tmp_68" fromId="215" toId="58">
</dataflow>
<dataflow id="268" from="add_ln300" to="tmp_68" fromId="57" toId="58">
</dataflow>
<dataflow id="269" from="empty_488" to="tmp_68" fromId="35" toId="58">
</dataflow>
<dataflow id="270" from="tmp_68" to="zext_ln300" fromId="58" toId="59">
</dataflow>
<dataflow id="271" from="DataRAM" to="DataRAM_addr_14" fromId="144" toId="60">
</dataflow>
<dataflow id="272" from="StgValue_221" to="DataRAM_addr_14" fromId="221" toId="60">
</dataflow>
<dataflow id="273" from="zext_ln300" to="DataRAM_addr_14" fromId="59" toId="60">
</dataflow>
<dataflow id="274" from="DataRAM_1" to="DataRAM_1_addr_14" fromId="145" toId="61">
</dataflow>
<dataflow id="275" from="StgValue_221" to="DataRAM_1_addr_14" fromId="221" toId="61">
</dataflow>
<dataflow id="276" from="zext_ln300" to="DataRAM_1_addr_14" fromId="59" toId="61">
</dataflow>
<dataflow id="277" from="DataRAM_2" to="DataRAM_2_addr_14" fromId="146" toId="62">
</dataflow>
<dataflow id="278" from="StgValue_221" to="DataRAM_2_addr_14" fromId="221" toId="62">
</dataflow>
<dataflow id="279" from="zext_ln300" to="DataRAM_2_addr_14" fromId="59" toId="62">
</dataflow>
<dataflow id="280" from="DataRAM_3" to="DataRAM_3_addr_14" fromId="147" toId="63">
</dataflow>
<dataflow id="281" from="StgValue_221" to="DataRAM_3_addr_14" fromId="221" toId="63">
</dataflow>
<dataflow id="282" from="zext_ln300" to="DataRAM_3_addr_14" fromId="59" toId="63">
</dataflow>
<dataflow id="283" from="DataRAM_4" to="DataRAM_4_addr_14" fromId="148" toId="64">
</dataflow>
<dataflow id="284" from="StgValue_221" to="DataRAM_4_addr_14" fromId="221" toId="64">
</dataflow>
<dataflow id="285" from="zext_ln300" to="DataRAM_4_addr_14" fromId="59" toId="64">
</dataflow>
<dataflow id="286" from="DataRAM_5" to="DataRAM_5_addr_14" fromId="149" toId="65">
</dataflow>
<dataflow id="287" from="StgValue_221" to="DataRAM_5_addr_14" fromId="221" toId="65">
</dataflow>
<dataflow id="288" from="zext_ln300" to="DataRAM_5_addr_14" fromId="59" toId="65">
</dataflow>
<dataflow id="289" from="DataRAM_6" to="DataRAM_6_addr_14" fromId="150" toId="66">
</dataflow>
<dataflow id="290" from="StgValue_221" to="DataRAM_6_addr_14" fromId="221" toId="66">
</dataflow>
<dataflow id="291" from="zext_ln300" to="DataRAM_6_addr_14" fromId="59" toId="66">
</dataflow>
<dataflow id="292" from="DataRAM_7" to="DataRAM_7_addr_14" fromId="151" toId="67">
</dataflow>
<dataflow id="293" from="StgValue_221" to="DataRAM_7_addr_14" fromId="221" toId="67">
</dataflow>
<dataflow id="294" from="zext_ln300" to="DataRAM_7_addr_14" fromId="59" toId="67">
</dataflow>
<dataflow id="295" from="DataRAM_addr_14" to="DataRAM_load" fromId="60" toId="68">
</dataflow>
<dataflow id="296" from="DataRAM_1_addr_14" to="DataRAM_1_load" fromId="61" toId="69">
</dataflow>
<dataflow id="297" from="DataRAM_2_addr_14" to="DataRAM_2_load" fromId="62" toId="70">
</dataflow>
<dataflow id="298" from="DataRAM_3_addr_14" to="DataRAM_3_load" fromId="63" toId="71">
</dataflow>
<dataflow id="299" from="DataRAM_4_addr_14" to="DataRAM_4_load" fromId="64" toId="72">
</dataflow>
<dataflow id="300" from="DataRAM_5_addr_14" to="DataRAM_5_load" fromId="65" toId="73">
</dataflow>
<dataflow id="301" from="DataRAM_6_addr_14" to="DataRAM_6_load" fromId="66" toId="74">
</dataflow>
<dataflow id="302" from="DataRAM_7_addr_14" to="DataRAM_7_load" fromId="67" toId="75">
</dataflow>
<dataflow id="303" from="empty" to="switch_ln300" fromId="34" toId="76">
</dataflow>
<dataflow id="304" from="StgValue_254" to="switch_ln300" fromId="254" toId="76">
</dataflow>
<dataflow id="305" from="StgValue_256" to="switch_ln300" fromId="256" toId="76">
</dataflow>
<dataflow id="306" from="StgValue_258" to="switch_ln300" fromId="258" toId="76">
</dataflow>
<dataflow id="308" from="_ssdm_op_PartSelect.i3.i7.i32.i32" to="trunc_ln" fromId="307" toId="77">
</dataflow>
<dataflow id="309" from="l_10" to="trunc_ln" fromId="17" toId="77">
</dataflow>
<dataflow id="311" from="StgValue_310" to="trunc_ln" fromId="310" toId="77">
</dataflow>
<dataflow id="313" from="StgValue_312" to="trunc_ln" fromId="312" toId="77">
</dataflow>
<dataflow id="315" from="_ssdm_op_PartSelect.i4.i7.i32.i32" to="lshr_ln296_1" fromId="314" toId="78">
</dataflow>
<dataflow id="316" from="l_10" to="lshr_ln296_1" fromId="17" toId="78">
</dataflow>
<dataflow id="318" from="StgValue_317" to="lshr_ln296_1" fromId="317" toId="78">
</dataflow>
<dataflow id="319" from="StgValue_312" to="lshr_ln296_1" fromId="312" toId="78">
</dataflow>
<dataflow id="320" from="DataRAM_addr" to="DataRAM_load_10" fromId="38" toId="79">
</dataflow>
<dataflow id="321" from="DataRAM_1_addr" to="DataRAM_1_load_10" fromId="39" toId="80">
</dataflow>
<dataflow id="322" from="DataRAM_2_addr" to="DataRAM_2_load_10" fromId="40" toId="81">
</dataflow>
<dataflow id="323" from="DataRAM_3_addr" to="DataRAM_3_load_10" fromId="41" toId="82">
</dataflow>
<dataflow id="324" from="DataRAM_4_addr" to="DataRAM_4_load_10" fromId="42" toId="83">
</dataflow>
<dataflow id="325" from="DataRAM_5_addr" to="DataRAM_5_load_10" fromId="43" toId="84">
</dataflow>
<dataflow id="326" from="DataRAM_6_addr" to="DataRAM_6_load_10" fromId="44" toId="85">
</dataflow>
<dataflow id="327" from="DataRAM_7_addr" to="DataRAM_7_load_10" fromId="45" toId="86">
</dataflow>
<dataflow id="329" from="_ssdm_op_Mux.ap_auto.8i32.i3" to="tmp_s" fromId="328" toId="87">
</dataflow>
<dataflow id="330" from="DataRAM_load_10" to="tmp_s" fromId="79" toId="87">
</dataflow>
<dataflow id="331" from="DataRAM_1_load_10" to="tmp_s" fromId="80" toId="87">
</dataflow>
<dataflow id="332" from="DataRAM_2_load_10" to="tmp_s" fromId="81" toId="87">
</dataflow>
<dataflow id="333" from="DataRAM_3_load_10" to="tmp_s" fromId="82" toId="87">
</dataflow>
<dataflow id="334" from="DataRAM_4_load_10" to="tmp_s" fromId="83" toId="87">
</dataflow>
<dataflow id="335" from="DataRAM_5_load_10" to="tmp_s" fromId="84" toId="87">
</dataflow>
<dataflow id="336" from="DataRAM_6_load_10" to="tmp_s" fromId="85" toId="87">
</dataflow>
<dataflow id="337" from="DataRAM_7_load_10" to="tmp_s" fromId="86" toId="87">
</dataflow>
<dataflow id="338" from="trunc_ln" to="tmp_s" fromId="77" toId="87">
</dataflow>
<dataflow id="339" from="DataRAM_addr_14" to="DataRAM_load" fromId="60" toId="88">
</dataflow>
<dataflow id="340" from="DataRAM_1_addr_14" to="DataRAM_1_load" fromId="61" toId="89">
</dataflow>
<dataflow id="341" from="DataRAM_2_addr_14" to="DataRAM_2_load" fromId="62" toId="90">
</dataflow>
<dataflow id="342" from="DataRAM_3_addr_14" to="DataRAM_3_load" fromId="63" toId="91">
</dataflow>
<dataflow id="343" from="DataRAM_4_addr_14" to="DataRAM_4_load" fromId="64" toId="92">
</dataflow>
<dataflow id="344" from="DataRAM_5_addr_14" to="DataRAM_5_load" fromId="65" toId="93">
</dataflow>
<dataflow id="345" from="DataRAM_6_addr_14" to="DataRAM_6_load" fromId="66" toId="94">
</dataflow>
<dataflow id="346" from="DataRAM_7_addr_14" to="DataRAM_7_load" fromId="67" toId="95">
</dataflow>
<dataflow id="347" from="_ssdm_op_Mux.ap_auto.8i32.i3" to="tmp" fromId="328" toId="96">
</dataflow>
<dataflow id="348" from="DataRAM_load" to="tmp" fromId="88" toId="96">
</dataflow>
<dataflow id="349" from="DataRAM_1_load" to="tmp" fromId="89" toId="96">
</dataflow>
<dataflow id="350" from="DataRAM_2_load" to="tmp" fromId="90" toId="96">
</dataflow>
<dataflow id="351" from="DataRAM_3_load" to="tmp" fromId="91" toId="96">
</dataflow>
<dataflow id="352" from="DataRAM_4_load" to="tmp" fromId="92" toId="96">
</dataflow>
<dataflow id="353" from="DataRAM_5_load" to="tmp" fromId="93" toId="96">
</dataflow>
<dataflow id="354" from="DataRAM_6_load" to="tmp" fromId="94" toId="96">
</dataflow>
<dataflow id="355" from="DataRAM_7_load" to="tmp" fromId="95" toId="96">
</dataflow>
<dataflow id="356" from="trunc_ln" to="tmp" fromId="77" toId="96">
</dataflow>
<dataflow id="358" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln296" fromId="357" toId="97">
</dataflow>
<dataflow id="360" from="StgValue_359" to="speclooptripcount_ln296" fromId="359" toId="97">
</dataflow>
<dataflow id="361" from="StgValue_359" to="speclooptripcount_ln296" fromId="359" toId="97">
</dataflow>
<dataflow id="362" from="StgValue_359" to="speclooptripcount_ln296" fromId="359" toId="97">
</dataflow>
<dataflow id="364" from="_ssdm_op_SpecLoopName" to="specloopname_ln296" fromId="363" toId="98">
</dataflow>
<dataflow id="366" from="empty_26" to="specloopname_ln296" fromId="365" toId="98">
</dataflow>
<dataflow id="367" from="lshr_ln296_1" to="zext_ln296" fromId="78" toId="99">
</dataflow>
<dataflow id="368" from="ReadData" to="ReadData_addr" fromId="153" toId="100">
</dataflow>
<dataflow id="369" from="StgValue_221" to="ReadData_addr" fromId="221" toId="100">
</dataflow>
<dataflow id="370" from="zext_ln296" to="ReadData_addr" fromId="99" toId="100">
</dataflow>
<dataflow id="371" from="ReadData_1" to="ReadData_1_addr" fromId="154" toId="101">
</dataflow>
<dataflow id="372" from="StgValue_221" to="ReadData_1_addr" fromId="221" toId="101">
</dataflow>
<dataflow id="373" from="zext_ln296" to="ReadData_1_addr" fromId="99" toId="101">
</dataflow>
<dataflow id="374" from="ReadData_2" to="ReadData_2_addr" fromId="155" toId="102">
</dataflow>
<dataflow id="375" from="StgValue_221" to="ReadData_2_addr" fromId="221" toId="102">
</dataflow>
<dataflow id="376" from="zext_ln296" to="ReadData_2_addr" fromId="99" toId="102">
</dataflow>
<dataflow id="377" from="ReadData_3" to="ReadData_3_addr" fromId="156" toId="103">
</dataflow>
<dataflow id="378" from="StgValue_221" to="ReadData_3_addr" fromId="221" toId="103">
</dataflow>
<dataflow id="379" from="zext_ln296" to="ReadData_3_addr" fromId="99" toId="103">
</dataflow>
<dataflow id="380" from="tmp_s" to="store_ln302" fromId="87" toId="104">
</dataflow>
<dataflow id="381" from="ReadData_2_addr" to="store_ln302" fromId="102" toId="104">
</dataflow>
<dataflow id="382" from="tmp_s" to="store_ln302" fromId="87" toId="106">
</dataflow>
<dataflow id="383" from="ReadData_1_addr" to="store_ln302" fromId="101" toId="106">
</dataflow>
<dataflow id="384" from="tmp_s" to="store_ln302" fromId="87" toId="108">
</dataflow>
<dataflow id="385" from="ReadData_addr" to="store_ln302" fromId="100" toId="108">
</dataflow>
<dataflow id="386" from="tmp_s" to="store_ln302" fromId="87" toId="110">
</dataflow>
<dataflow id="387" from="ReadData_3_addr" to="store_ln302" fromId="103" toId="110">
</dataflow>
<dataflow id="388" from="tmp" to="store_ln300" fromId="96" toId="112">
</dataflow>
<dataflow id="389" from="ReadData_2_addr" to="store_ln300" fromId="102" toId="112">
</dataflow>
<dataflow id="390" from="tmp" to="store_ln300" fromId="96" toId="114">
</dataflow>
<dataflow id="391" from="ReadData_1_addr" to="store_ln300" fromId="101" toId="114">
</dataflow>
<dataflow id="392" from="tmp" to="store_ln300" fromId="96" toId="116">
</dataflow>
<dataflow id="393" from="ReadData_addr" to="store_ln300" fromId="100" toId="116">
</dataflow>
<dataflow id="394" from="tmp" to="store_ln300" fromId="96" toId="118">
</dataflow>
<dataflow id="395" from="ReadData_3_addr" to="store_ln300" fromId="103" toId="118">
</dataflow>
<dataflow id="396" from="icmp_ln296" to="StgValue_2" fromId="19" toId="2">
</dataflow>
<dataflow id="397" from="select_ln291_1_read" to="StgValue_2" fromId="8" toId="2">
</dataflow>
<dataflow id="398" from="select_ln291_1_read" to="StgValue_3" fromId="8" toId="3">
</dataflow>
<dataflow id="399" from="select_ln291_1_read" to="StgValue_4" fromId="8" toId="4">
</dataflow>
<dataflow id="400" from="select_ln291_1_read" to="StgValue_5" fromId="8" toId="5">
</dataflow>
<dataflow id="401" from="empty" to="StgValue_5" fromId="34" toId="5">
</dataflow>
<dataflow id="402" from="icmp_ln296" to="StgValue_4" fromId="19" toId="4">
</dataflow>
</dataflows>


</stg>
