{"item": {"ait:process-info": {"ait:status": {"@state": "update", "@type": "core", "@stage": "S300"}, "ait:date-delivered": {"@day": "13", "@year": "2019", "@timestamp": "2019-10-13T09:53:22.000022-04:00", "@month": "10"}, "ait:date-sort": {"@day": "01", "@year": "2012", "@month": "12"}}, "bibrecord": {"head": {"author-group": {"affiliation": {"city-group": "Aveiro", "country": "Portugal", "@afid": "60079336", "@country": "prt", "organization": [{"$": "University of Aveiro"}, {"$": "Department of Electronics, Telecommunications and Informatics/IEETA"}], "affiliation-id": [{"@afid": "60079336", "@dptid": "113005820"}, {"@afid": "60024825"}], "@dptid": "113005820"}, "author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "@auid": "7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "@auid": "6602800488", "ce:indexed-name": "Skliarova I."}]}, "citation-title": "Data processing in FPGA-based systems", "abstracts": "More than 50% of FPGA market is in the scope of communication and information. Data processing is a very broad area that is important for numerous computations, networking, embedded systems, Internet-based applications, etc. Many problems in this area are computationally intensive and thus, they require parallelization and acceleration based on new technologies. FPGAs can be seen as a very attractive platform permitting application-specific software and problem-targeted hardware to be combined on a single configurable microchip. The tutorial is dedicated to hardware-oriented data processing algorithms with emphasis on parallelism and pipelining. FPGA-targeted design flow is based on the rational use of configurable logic blocks/logic elements and embedded components (DSP slices and block RAMs). Particular examples, potential practical applications, experiments and comparisons will be demonstrated. \u00a9 2012 IEEE.", "correspondence": {"affiliation": {"city-group": "Aveiro", "country": "Portugal", "@country": "prt", "organization": [{"$": "University of Aveiro"}, {"$": "Department of Electronics, Telecommunications and Informatics/IEETA"}]}, "person": {"ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}}, "citation-info": {"author-keywords": {"author-keyword": [{"$": "Data processing", "@xml:lang": "eng"}, {"$": "FPGA", "@xml:lang": "eng"}, {"$": "high-performance computing", "@xml:lang": "eng"}, {"$": "parallelism", "@xml:lang": "eng"}, {"$": "pipelining", "@xml:lang": "eng"}]}, "citation-type": {"@code": "cp"}, "citation-language": {"@language": "English", "@xml:lang": "eng"}, "abstract-language": {"@language": "English", "@xml:lang": "eng"}}, "source": {"sourcetitle-abbrev": "Int. Conf. Appl. Inf. Commun. Technol., AICT - Proc.", "@country": "usa", "issuetitle": "2012 6th International Conference on Application of Information and Communication Technologies, AICT 2012 - Proceedings", "@type": "p", "publicationyear": {"@first": "2012"}, "isbn": {"$": "9781467317405", "@length": "13"}, "additional-srcinfo": {"conferenceinfo": {"confpublication": {"procpagerange": "var.pagings"}, "confevent": {"confname": "2012 6th International Conference on Application of Information and Communication Technologies, AICT 2012", "confcatnumber": "CFP1256H-ART", "conflocation": {"city-group": "Tbilisi", "@country": "geo"}, "confcode": "95175", "confdate": {"enddate": {"@day": "19", "@year": "2012", "@month": "10"}, "startdate": {"@day": "17", "@year": "2012", "@month": "10"}}}}}, "sourcetitle": "2012 6th International Conference on Application of Information and Communication Technologies, AICT 2012 - Proceedings", "article-number": "6398506", "@srcid": "21100228009", "publicationdate": {"year": "2012", "date-text": {"@xfab-added": "true", "$": "2012"}}}, "enhancement": {"classificationgroup": {"classifications": [{"@type": "ASJC", "classification": [{"$": "1705"}, {"$": "1710"}]}, {"@type": "CPXCLASS", "classification": [{"classification-code": "605", "classification-description": "Small Tools and Hardware"}, {"classification-code": "619.1.1", "classification-description": "Pipe Accessories"}, {"classification-code": "721.3", "classification-description": "Computer Circuits"}, {"classification-code": "723", "classification-description": "Computer Software, Data Handling and Applications"}, {"classification-code": "723.2", "classification-description": "Data Processing"}, {"classification-code": "903", "classification-description": "Information Science"}]}, {"@type": "GEOCLASS", "classification": {"classification-code": "Related Topics"}}, {"@type": "SUBJABBR", "classification": "COMP"}]}}}, "item-info": {"copyright": {"$": "Copyright 2013 Elsevier B.V., All rights reserved.", "@type": "Elsevier"}, "dbcollection": [{"$": "CPX"}, {"$": "SCOPUS"}, {"$": "Scopusbase"}], "history": {"date-created": {"@day": "30", "@year": "2013", "@month": "01"}}, "itemidlist": {"itemid": [{"$": "368186150", "@idtype": "PUI"}, {"$": "20130515966094", "@idtype": "CPX"}, {"$": "84872863078", "@idtype": "SCP"}, {"$": "84872863078", "@idtype": "SGR"}], "ce:doi": "10.1109/ICAICT.2012.6398506"}}, "tail": {"bibliography": {"@refcount": "37", "reference": [{"ref-fulltext": "D.E. Knuth, The Art of Computer Programming. Sorting and Searching, vol. III. Addison-Wesley, 1973.", "@id": "1", "ref-info": {"ref-publicationyear": {"@first": "1973"}, "refd-itemidlist": {"itemid": {"$": "0003657590", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "3"}}, "ref-text": "Addison-Wesley", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.E.", "@_fa": "true", "ce:surname": "Knuth", "ce:indexed-name": "Knuth D.E."}]}, "ref-sourcetitle": "The Art of Computer Programming. Sorting and Searching"}}, {"ref-fulltext": "T.H. Cormen, C.E. Leiserson, R.L. Rivest, C. Stain, Introduction to Algorithms, 2nd edition. MIT Press, 2002.", "@id": "2", "ref-info": {"ref-publicationyear": {"@first": "2002"}, "refd-itemidlist": {"itemid": {"$": "0004116989", "@idtype": "SGR"}}, "ref-text": "2nd edition. MIT Press", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "T.H.", "@_fa": "true", "ce:surname": "Cormen", "ce:indexed-name": "Cormen T.H."}, {"@seq": "2", "ce:initials": "C.E.", "@_fa": "true", "ce:surname": "Leiserson", "ce:indexed-name": "Leiserson C.E."}, {"@seq": "3", "ce:initials": "R.L.", "@_fa": "true", "ce:surname": "Rivest", "ce:indexed-name": "Rivest R.L."}, {"@seq": "4", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Stain", "ce:indexed-name": "Stain C."}]}, "ref-sourcetitle": "Introduction to Algorithms"}}, {"ref-fulltext": "R. Mueller, J. Teubner, and G. Alonso, \"Frequent Item Computation on a Chip\", IEEE Trans. Knowledge and Data Engineering, vol. 23, no. 8, 2011, pp. 1169-1181.", "@id": "3", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-title": {"ref-titletext": "Frequent Item Computation on a Chip"}, "refd-itemidlist": {"itemid": {"$": "79959537392", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "23", "@issue": "8"}, "pagerange": {"@first": "1169", "@last": "1181"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Mueller", "ce:indexed-name": "Mueller R."}, {"@seq": "2", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Teubner", "ce:indexed-name": "Teubner J."}, {"@seq": "3", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Alonso", "ce:indexed-name": "Alonso G."}]}, "ref-sourcetitle": "IEEE Trans. Knowledge and Data Engineering"}}, {"ref-fulltext": "R. Mueller, J. Teubner, and G. Alonso, \"Sorting Networks on FPGAs\", The International Journal on Very Large Data Bases, vol. 21, no. 1, 2012, pp. 1-23.", "@id": "4", "ref-info": {"ref-publicationyear": {"@first": "2012"}, "ref-title": {"ref-titletext": "Sorting Networks on FPGAs"}, "refd-itemidlist": {"itemid": {"$": "84855866519", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "21", "@issue": "1"}, "pagerange": {"@first": "1", "@last": "23"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Mueller", "ce:indexed-name": "Mueller R."}, {"@seq": "2", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Teubner", "ce:indexed-name": "Teubner J."}, {"@seq": "3", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Alonso", "ce:indexed-name": "Alonso G."}]}, "ref-sourcetitle": "The International Journal on Very Large Data Bases"}}, {"ref-fulltext": "G. Gapannini, F. Silvestri, and R. Baraglia, \"Sorting on GPU for large scale datasets: A through comparison\", Information Processing and Management, vol. 48, no. 5, 2012, pp. 903-917.", "@id": "5", "ref-info": {"ref-publicationyear": {"@first": "2012"}, "ref-title": {"ref-titletext": "Sorting on GPU for large scale datasets: A through comparison"}, "refd-itemidlist": {"itemid": {"$": "84864283922", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "48", "@issue": "5"}, "pagerange": {"@first": "903", "@last": "917"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Gapannini", "ce:indexed-name": "Gapannini G."}, {"@seq": "2", "ce:initials": "F.", "@_fa": "true", "ce:surname": "Silvestri", "ce:indexed-name": "Silvestri F."}, {"@seq": "3", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Baraglia", "ce:indexed-name": "Baraglia R."}]}, "ref-sourcetitle": "Information Processing and Management"}}, {"ref-fulltext": "GPU Gems, Improved GPU Sorting, available at http://http.developer. nvidia.com/GPUGems2/gpugems2-chapter46.html.", "@id": "6", "ref-info": {"ref-website": {"ce:e-address": {"$": "http://http.developer.nvidia.com/GPUGems2/gpugems2_chapter46.html", "@type": "url"}}, "refd-itemidlist": {"itemid": {"$": "84872832246", "@idtype": "SGR"}}, "ref-text": "GPU Gems, available at", "ref-sourcetitle": "Improved GPU Sorting"}}, {"ref-fulltext": "D.J. Greaves and S. Singh, \"Kiwi: Synthesis of FPGA circuits from parallel programs\", Proc. 16thIEEE Int. Symposium on Field-Programmable Custom Computing Machines - FCCM'08 USA, 2008, pp. 3-12.", "@id": "7", "ref-info": {"ref-title": {"ref-titletext": "Kiwi: Synthesis of FPGA circuits from parallel programs"}, "refd-itemidlist": {"itemid": {"$": "60349115275", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "3", "@last": "12"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.J.", "@_fa": "true", "ce:surname": "Greaves", "ce:indexed-name": "Greaves D.J."}, {"@seq": "2", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Singh", "ce:indexed-name": "Singh S."}]}, "ref-sourcetitle": "Proc. 16thIEEE Int. Symposium on Field-Programmable Custom Computing Machines - FCCM'08 USA, 2008"}}, {"ref-fulltext": "S. Chey, J. Liz, J.W. Sheaffery, K. Skadrony, and J. Lach, \"Accelerating Compute-Intensive Applications with GPUs and FPGAs\", Proc. Symposium on Application Specific Processors - SASP'08, USA, 2008, pp. 101-107.", "@id": "8", "ref-info": {"ref-title": {"ref-titletext": "Accelerating Compute-Intensive Applications with GPUs and FPGAs"}, "refd-itemidlist": {"itemid": {"$": "52349084750", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "101", "@last": "107"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Chey", "ce:indexed-name": "Chey S."}, {"@seq": "2", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Liz", "ce:indexed-name": "Liz J."}, {"@seq": "3", "ce:initials": "J.W.", "@_fa": "true", "ce:surname": "Sheaffery", "ce:indexed-name": "Sheaffery J.W."}, {"@seq": "4", "ce:initials": "K.", "@_fa": "true", "ce:surname": "Skadrony", "ce:indexed-name": "Skadrony K."}, {"@seq": "5", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Lach", "ce:indexed-name": "Lach J."}]}, "ref-sourcetitle": "Proc. Symposium on Application Specific Processors - SASP'08, USA, 2008"}}, {"ref-fulltext": "R.D. Chamberlain and N. Ganesan, \"Sorting on Architecturally Diverse Computer Systems\", Proc. 3rdInt. Workshop on High-Performance Reconfigurable Computing Technology and Applications - HPRCTA'09, USA, 2009, pp. 39-46.", "@id": "9", "ref-info": {"ref-title": {"ref-titletext": "Sorting on Architecturally Diverse Computer Systems"}, "refd-itemidlist": {"itemid": {"$": "74049156403", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "39", "@last": "46"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.D.", "@_fa": "true", "ce:surname": "Chamberlain", "ce:indexed-name": "Chamberlain R.D."}, {"@seq": "2", "ce:initials": "N.", "@_fa": "true", "ce:surname": "Ganesan", "ce:indexed-name": "Ganesan N."}]}, "ref-sourcetitle": "Proc. 3rdInt. Workshop on High-Performance Reconfigurable Computing Technology and Applications - HPRCTA'09, USA, 2009"}}, {"ref-fulltext": "R. Mueller, Data Stream Processing on Embedded Devices. Ph.D. thesis, ETH, Zurich, 2010.", "@id": "10", "ref-info": {"ref-publicationyear": {"@first": "2010"}, "refd-itemidlist": {"itemid": {"$": "80052793432", "@idtype": "SGR"}}, "ref-text": "Ph.D. thesis, ETH, Zurich", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Mueller", "ce:indexed-name": "Mueller R."}]}, "ref-sourcetitle": "Data Stream Processing on Embedded Devices"}}, {"ref-fulltext": "D. Koch and J. Torresen, \"FPGASort: a high performance sorting architecture exploiting run-time reconfiguration on FPGAs for large problem sorting\", Proc. 19thACM/SIGDA Int. Symposium on Field Programmable Gate Arrays - FPGA'11, USA, 2011, pp. 45-54.", "@id": "11", "ref-info": {"ref-title": {"ref-titletext": "FPGASort: A high performance sorting architecture exploiting run-time reconfiguration on FPGAs for large problem sorting"}, "refd-itemidlist": {"itemid": {"$": "79952912515", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "45", "@last": "54"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Koch", "ce:indexed-name": "Koch D."}, {"@seq": "2", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Torresen", "ce:indexed-name": "Torresen J."}]}, "ref-sourcetitle": "Proc. 19thACM/SIGDA Int. Symposium on Field Programmable Gate Arrays - FPGA'11, USA, 2011"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, D. Mihhailov, and A. Sudnitson, \"Implementation in FPGA of Address-based Data Sorting\", Proc. 21stInt. Conf. on Field-Programmable Logic and Applications - FPL'11, Greece, 2011, pp. 405-410.", "@id": "12", "ref-info": {"ref-title": {"ref-titletext": "Implementation in FPGA of Address-based Data Sorting"}, "refd-itemidlist": {"itemid": {"$": "80455168388", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "405", "@last": "410"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Mihhailov", "ce:indexed-name": "Mihhailov D."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}]}, "ref-sourcetitle": "Proc. 21stInt. Conf. on Field-Programmable Logic and Applications - FPL'11, Greece, 2011"}}, {"ref-fulltext": "X. Ye, D. Fan, W. Lin, N. Yuan, and P. Ienne, \"High Performance Comparison-Based Sorting Algorithm on Many-Core GPUs\", Proc. IEEE Int. Symposium on Parallel & Distributed Processing - IPDPS'10, USA, 2010, pp. 1-10.", "@id": "13", "ref-info": {"ref-title": {"ref-titletext": "High Performance Comparison-Based Sorting Algorithm on Many-Core GPUs"}, "refd-itemidlist": {"itemid": {"$": "77953975468", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "1", "@last": "10"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "X.", "@_fa": "true", "ce:surname": "Ye", "ce:indexed-name": "Ye X."}, {"@seq": "2", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Fan", "ce:indexed-name": "Fan D."}, {"@seq": "3", "ce:initials": "W.", "@_fa": "true", "ce:surname": "Lin", "ce:indexed-name": "Lin W."}, {"@seq": "4", "ce:initials": "N.", "@_fa": "true", "ce:surname": "Yuan", "ce:indexed-name": "Yuan N."}, {"@seq": "5", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Ienne", "ce:indexed-name": "Ienne P."}]}, "ref-sourcetitle": "Proc. IEEE Int. Symposium on Parallel & Distributed Processing - IPDPS'10, USA, 2010"}}, {"ref-fulltext": "N. Satish, M. Harris, and M. Garland, \"Designing efficient sorting algorithms for manycore GPUs\", Proc. IEEE Int. Symposium on Parallel & Distributed Processing - IPDPS'09, Italy, 2009, pp. 1-10.", "@id": "14", "ref-info": {"ref-title": {"ref-titletext": "Designing efficient sorting algorithms for manycore GPUs"}, "refd-itemidlist": {"itemid": {"$": "70450077484", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "1", "@last": "10"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "N.", "@_fa": "true", "ce:surname": "Satish", "ce:indexed-name": "Satish N."}, {"@seq": "2", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Harris", "ce:indexed-name": "Harris M."}, {"@seq": "3", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Garland", "ce:indexed-name": "Garland M."}]}, "ref-sourcetitle": "Proc. IEEE Int. Symposium on Parallel & Distributed Processing - IPDPS'09, Italy, 2009"}}, {"ref-fulltext": "D. Cederman and P. Tsigas, \"A practical quicksort algorithm for graphics processors\", Proc. 16thAnnual European Symposium on Algorithms - ESA'08, Germany, 2008, pp. 246-258.", "@id": "15", "ref-info": {"ref-title": {"ref-titletext": "A practical quicksort algorithm for graphics processors"}, "refd-itemidlist": {"itemid": {"$": "57749169896", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "246", "@last": "258"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Cederman", "ce:indexed-name": "Cederman D."}, {"@seq": "2", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Tsigas", "ce:indexed-name": "Tsigas P."}]}, "ref-sourcetitle": "Proc. 16thAnnual European Symposium on Algorithms - ESA'08, Germany, 2008"}}, {"ref-fulltext": "C. Grozea, Z. Bankovic, and P. Laskov, \"FPGA vs. Multi-Core CPUs vs. GPUs\", in: Facing the multicore-challenge, R. Keller, D. Kramer, and J.P. Weiss (Eds), Springer-Verlag Berlin, Heidelberg, 2010, pp. 105-117.", "@id": "16", "ref-info": {"ref-publicationyear": {"@first": "2010"}, "ref-title": {"ref-titletext": "FPGA vs. Multi-Core CPUs vs. GPUs"}, "refd-itemidlist": {"itemid": {"$": "78449289740", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "105", "@last": "117"}}, "ref-text": "R. Keller, D. Kramer, and J.P. Weiss (Eds), Springer-Verlag Berlin, Heidelberg", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Grozea", "ce:indexed-name": "Grozea C."}, {"@seq": "2", "ce:initials": "Z.", "@_fa": "true", "ce:surname": "Bankovic", "ce:indexed-name": "Bankovic Z."}, {"@seq": "3", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Laskov", "ce:indexed-name": "Laskov P."}]}, "ref-sourcetitle": "Facing the Multicore-challenge"}}, {"ref-fulltext": "M. Edahiro, \"Parallelizing fundamental algorithms such as sorting on multi-core processors for EDA acceleration\", Proc. of 18thAsia and South Pacific Design Automation Conf. - ASP-DAC' 09, Japan, 2009, pp. 230-233.", "@id": "17", "ref-info": {"ref-title": {"ref-titletext": "Parallelizing fundamental algorithms such as sorting on multi-core processors for EDA acceleration"}, "refd-itemidlist": {"itemid": {"$": "64549087560", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "230", "@last": "233"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Edahiro", "ce:indexed-name": "Edahiro M."}]}, "ref-sourcetitle": "Proc. of 18thAsia and South Pacific Design Automation Conf. - ASP-DAC' 09, Japan, 2009"}}, {"ref-fulltext": "B. Cope, P.Y.K. Cheung, W. Luk, and L. Howes, \"Performance Comparison of Graphics Processors to Reconfigurable Logic: A Case Study\", IEEE Transactions on Computers, vol. 59, no. 4, 2010, pp. 433-448.", "@id": "18", "ref-info": {"ref-publicationyear": {"@first": "2010"}, "ref-title": {"ref-titletext": "Performance Comparison of Graphics Processors to Reconfigurable Logic: A Case Study"}, "refd-itemidlist": {"itemid": {"$": "77649253148", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "59", "@issue": "4"}, "pagerange": {"@first": "433", "@last": "448"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "B.", "@_fa": "true", "ce:surname": "Cope", "ce:indexed-name": "Cope B."}, {"@seq": "2", "ce:initials": "P.Y.K.", "@_fa": "true", "ce:surname": "Cheung", "ce:indexed-name": "Cheung P.Y.K."}, {"@seq": "3", "ce:initials": "W.", "@_fa": "true", "ce:surname": "Luk", "ce:indexed-name": "Luk W."}, {"@seq": "4", "ce:initials": "L.", "@_fa": "true", "ce:surname": "Howes", "ce:indexed-name": "Howes L."}]}, "ref-sourcetitle": "IEEE Transactions on Computers"}}, {"ref-fulltext": "J. Gonzalez and R.C. N\u00fa\u00f1ez, \"LAPACKrc: Fast linear algebra kernels/solvers for FPGA accelerators\", Journal of Physics: Conference Series 180, no. 1, 2009.", "@id": "19", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "ref-title": {"ref-titletext": "LAPACKrc: Fast linear algebra kernels/solvers for FPGA accelerators"}, "refd-itemidlist": {"itemid": {"$": "77957046861", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "180", "@issue": "1"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Gonzalez", "ce:indexed-name": "Gonzalez J."}, {"@seq": "2", "ce:initials": "R.C.", "@_fa": "true", "ce:surname": "N\u00fa\u00f1ez", "ce:indexed-name": "Nunez R.C."}]}, "ref-sourcetitle": "Journal of Physics: Conference Series"}}, {"ref-fulltext": "Xilinx, Documentation for Zynq-7000 EPP, available at: http://www.xilinx.com/support/documentation/zynq-7000.htm.", "@id": "20", "ref-info": {"ref-website": {"websitename": "Xilinx", "ce:e-address": {"$": "http://www.xilinx.com/support/documentation/zynq-7000.htm", "@type": "url"}}, "refd-itemidlist": {"itemid": {"$": "84872860237", "@idtype": "SGR"}}, "ref-text": "available at", "ref-sourcetitle": "Documentation for Zynq-7000 EPP"}}, {"ref-fulltext": "R. Sedgewick, Algorithms in C++, 3rd ed., Parts 1-4. Addison-Wesley, 1998.", "@id": "21", "ref-info": {"ref-publicationyear": {"@first": "1998"}, "refd-itemidlist": {"itemid": {"$": "84872873979", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@issue": "PARTS 1-4"}}, "ref-text": "3rd ed., Addison-Wesley", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Sedgewick", "ce:indexed-name": "Sedgewick R."}]}, "ref-sourcetitle": "Algorithms in C++"}}, {"ref-fulltext": "K.E. Batcher, \"Sorting networks and their applications\", Proc. AFIPS Spring Joint Computer Conf., USA, 1968, pp. 307-314.", "@id": "22", "ref-info": {"ref-title": {"ref-titletext": "Sorting networks and their applications"}, "refd-itemidlist": {"itemid": {"$": "0000773795", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "307", "@last": "314"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "K.E.", "@_fa": "true", "ce:surname": "Batcher", "ce:indexed-name": "Batcher K.E."}]}, "ref-sourcetitle": "Proc. AFIPS Spring Joint Computer Conf., USA, 1968"}}, {"ref-fulltext": "Xilinx, Spartan-6 FPGA DSP48A1 Slice User Guide, available at: http://www.xilinx.com/support/documentation/user-guides/ug389.pdf.", "@id": "23", "ref-info": {"ref-website": {"websitename": "Xilinx", "ce:e-address": {"$": "http://www.xilinx.com/support/documentation/user_guides/ug389.pdf", "@type": "url"}}, "refd-itemidlist": {"itemid": {"$": "84872841030", "@idtype": "SGR"}}, "ref-text": "available at", "ref-sourcetitle": "Spartan-6 FPGA DSP48A1 Slice User Guide"}}, {"ref-fulltext": "Xilinx, Spartan-6 Family Overview, 2011, available at: http://www.xilinx.com/support/documentation/data-sheets/ds160.pdf.", "@id": "24", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-website": {"websitename": "Xilinx", "ce:e-address": {"$": "http://www.xilinx.com/support/documentation/data_sheets/ds160.pdf", "@type": "url"}}, "refd-itemidlist": {"itemid": {"$": "84868353172", "@idtype": "SGR"}}, "ref-text": "available at", "ref-sourcetitle": "Spartan-6 Family Overview"}}, {"ref-fulltext": "Xilinx, Virtex-5 Family Overview, 2009, available at: http://www.xilinx.com/support/documentation/data-sheets/ds100.pdf.", "@id": "25", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "ref-website": {"websitename": "Xilinx", "ce:e-address": {"$": "http://www.xilinx.com/support/documentation/data_sheets/ds100.pdf", "@type": "url"}}, "refd-itemidlist": {"itemid": {"$": "62949240224", "@idtype": "SGR"}}, "ref-text": "available at", "ref-sourcetitle": "Virtex-5 Family Overview"}}, {"ref-fulltext": "Xilinx, Virtex-6 Family Overview, 2012, available at: http://www.xilinx.com/support/documentation/data-sheets/ds15 0.pdf.", "@id": "26", "ref-info": {"ref-publicationyear": {"@first": "2012"}, "ref-website": {"websitename": "Xilinx", "ce:e-address": {"$": "http://www.xilinx.com/support/documentation/data_sheets/ds150.pdf", "@type": "url"}}, "refd-itemidlist": {"itemid": {"$": "70449978382", "@idtype": "SGR"}}, "ref-text": "available at", "ref-sourcetitle": "Virtex-6 Family Overview"}}, {"ref-fulltext": "Xilinx, 7 Series FPGAs Overview, 2012 available at: http://www.xilinx. com/support/documentation/data-sheets/ds180-7Series-Overview.pdf.", "@id": "27", "ref-info": {"ref-publicationyear": {"@first": "2012"}, "ref-website": {"websitename": "Xilinx", "ce:e-address": {"$": "http://www.xilinx.com/support/documentation/data_sheets/ ds180_7Series_Overview.pdf", "@type": "url"}}, "refd-itemidlist": {"itemid": {"$": "80455173183", "@idtype": "SGR"}}, "ref-text": "available at", "ref-sourcetitle": "7 Series FPGAs Overview"}}, {"ref-fulltext": "Xilinx, Zynq-7000 All Programmable SoC Overview, 2012, available at: http://www.xilinx.com/support/documentation/data-sheets/ds190-Zynq-7000- Overview.pdf.", "@id": "28", "ref-info": {"ref-publicationyear": {"@first": "2012"}, "ref-website": {"websitename": "Xilinx", "ce:e-address": {"$": "http://www.xilinx.com/support/documentation/data_sheets/ ds190-Zynq-7000-Overview.pdf", "@type": "url"}}, "refd-itemidlist": {"itemid": {"$": "84890624261", "@idtype": "SGR"}}, "ref-text": "available at", "ref-sourcetitle": "Zynq-7000 All Programmable SoC Overview"}}, {"ref-fulltext": "S. Lacey and R. Box, \"A Fast, Easy Sort: A novel enhancement makes a bubble sort into one of the fastest sorting routines\", Byte, vol. 16, no. 4, Apr., 1991, pp. 315-316, 318, 320.", "@id": "29", "ref-info": {"ref-publicationyear": {"@first": "1991"}, "ref-title": {"ref-titletext": "A Fast, Easy Sort: A novel enhancement makes a bubble sort into one of the fastest sorting routines"}, "refd-itemidlist": {"itemid": {"$": "33645408374", "@idtype": "SGR"}}, "ref-volisspag": {"pages": "315-316+318+320", "voliss": {"@volume": "16", "@issue": "4"}}, "ref-text": "Apr.", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Lacey", "ce:indexed-name": "Lacey S."}, {"@seq": "2", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Box", "ce:indexed-name": "Box R."}]}, "ref-sourcetitle": "Byte"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, D. Mihhailov, and A. Sudnitson, \"Processing Tree-like Data Structures for Sorting and Managing Priorities\", Proc. of IEEE Symp. on Comp. & Inf. - ISCI'11, Malaysia, 2011, pp. 322-327.", "@id": "30", "ref-info": {"ref-title": {"ref-titletext": "Processing Tree-like Data Structures for Sorting and Managing Priorities"}, "refd-itemidlist": {"itemid": {"$": "80052128331", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "322", "@last": "327"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Mihhailov", "ce:indexed-name": "Mihhailov D."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}]}, "ref-sourcetitle": "Proc. of IEEE Symp. on Comp. & Inf. - ISCI'11, Malaysia, 2011"}}, {"ref-fulltext": "D. Mihhailov, V. Sklyarov, I. Skliarova, and A. Sudnitson, \"Parallel FPGA-based Implementation of Recursive Sorting Algorithms\", Proc. Int. Conf. on ReConFigurable Computing and FPGAs - ReConFig'10, Mexico, 2010, pp. 121-126.", "@id": "31", "ref-info": {"ref-title": {"ref-titletext": "Parallel FPGA-based Implementation of Recursive Sorting Algorithms"}, "refd-itemidlist": {"itemid": {"$": "79951739418", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "121", "@last": "126"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Mihhailov", "ce:indexed-name": "Mihhailov D."}, {"@seq": "2", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "3", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}]}, "ref-sourcetitle": "Proc. Int. Conf. on ReConFigurable Computing and FPGAs - ReConFig'10, Mexico, 2010"}}, {"ref-fulltext": "D. Mihhailov, A. Sudnitson, V. Sklyarov, and I. Skliarova, \"Implementation of Address-Based Data Sorting on Different FPGA Platforms\", Proc. of 10thEast-West Design & Test Symposium - EWDTS'12, Ukraine, 2012.", "@id": "32", "ref-info": {"ref-title": {"ref-titletext": "Implementation of Address-Based Data Sorting on Different FPGA Platforms"}, "refd-itemidlist": {"itemid": {"$": "84893462933", "@idtype": "SGR"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Mihhailov", "ce:indexed-name": "Mihhailov D."}, {"@seq": "2", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}, {"@seq": "3", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "4", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Proc. of 10thEast-West Design & Test Symposium - EWDTS'12, Ukraine, 2012"}}, {"ref-fulltext": "I. Skliarova, V. Sklyarov, and A. Sudnitson, Design of FPGA-based Circuits using Hierarchical Finite State Machines. TUT Press, 2012.", "@id": "33", "ref-info": {"ref-publicationyear": {"@first": "2012"}, "refd-itemidlist": {"itemid": {"$": "84872874314", "@idtype": "SGR"}}, "ref-text": "TUT Press", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "2", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "3", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}]}, "ref-sourcetitle": "Design of FPGA-based Circuits Using Hierarchical Finite State Machines"}}, {"ref-fulltext": "J.D. Davis, Z. Tan, F. Yu, and L. Zhang, \"A practical reconfigurable hardware accelerator for Boolean satisfiability solvers\", Proc. 45thACM/IEEE Design Automation Conf. - DAC'08, USA, 2008, pp. 780-785.", "@id": "34", "ref-info": {"ref-title": {"ref-titletext": "A practical reconfigurable hardware accelerator for Boolean satisfiability solvers"}, "refd-itemidlist": {"itemid": {"$": "51549097197", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "780", "@last": "785"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.D.", "@_fa": "true", "ce:surname": "Davis", "ce:indexed-name": "Davis J.D."}, {"@seq": "2", "ce:initials": "Z.", "@_fa": "true", "ce:surname": "Tan", "ce:indexed-name": "Tan Z."}, {"@seq": "3", "ce:initials": "F.", "@_fa": "true", "ce:surname": "Yu", "ce:indexed-name": "Yu F."}, {"@seq": "4", "ce:initials": "L.", "@_fa": "true", "ce:surname": "Zhang", "ce:indexed-name": "Zhang L."}]}, "ref-sourcetitle": "Proc. 45thACM/IEEE Design Automation Conf. - DAC'08, USA, 2008"}}, {"ref-fulltext": "I. Skliarova and A.B. Ferrari, \"Reconfigurable Hardware SAT Solvers: A Survey of Systems\", IEEE Trans. on Computers, vol. 53, no. 11, 2004, pp. 1449-1461.", "@id": "35", "ref-info": {"ref-publicationyear": {"@first": "2004"}, "ref-title": {"ref-titletext": "Reconfigurable Hardware SAT Solvers: A Survey of Systems"}, "refd-itemidlist": {"itemid": {"$": "8744233904", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "53", "@issue": "11"}, "pagerange": {"@first": "1449", "@last": "1461"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "2", "ce:initials": "A.B.", "@_fa": "true", "ce:surname": "Ferrari", "ce:indexed-name": "Ferrari A.B."}]}, "ref-sourcetitle": "IEEE Trans. on Computers"}}, {"ref-fulltext": "I. Skliarova and V. Sklyarov, \"Design Methods for FPGA-based implementation of combinatorial Search Algorithms\", Proc. Int. Workshop on SoC and MCSoC Design - IWSOC'2006, 4thInt. Conf. on Advances in Mobile Computing and Multimedia - MoMM'2006, Indonesia, 2006, pp. 359-368.", "@id": "36", "ref-info": {"ref-publicationyear": {"@first": "2006"}, "ref-title": {"ref-titletext": "Design Methods for FPGA-based implementation of combinatorial Search Algorithms"}, "refd-itemidlist": {"itemid": {"$": "36849012567", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "359", "@last": "368"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "2", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "Proc. Int. Workshop on SoC and MCSoC Design - IWSOC'2006, 4thInt. Conf. on Advances in Mobile Computing and Multimedia - MoMM'2006, Indonesia"}}, {"ref-fulltext": "V. Sklyarov and I. Skliarova, \"Architecture of a Reconfigurable Processor for Implementing Search Algorithms over Discrete Matrices\", Proc. Int. Conf. on Engineering of Reconfigurable Systems and Algorithms - ERSA'03, T.P. Plaks (ed.), USA, 2003, pp. 127-133.", "@id": "37", "ref-info": {"ref-publicationyear": {"@first": "2003"}, "ref-title": {"ref-titletext": "Architecture of a Reconfigurable Processor for Implementing Search Algorithms over Discrete Matrices"}, "refd-itemidlist": {"itemid": {"$": "1642322114", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "127", "@last": "133"}}, "ref-text": "T.P. Plaks (ed.), USA", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Proc. Int. Conf. on Engineering of Reconfigurable Systems and Algorithms - ERSA'03"}}]}}}}, "affiliation": {"affiliation-city": "Aveiro", "@id": "60079336", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336", "affiliation-country": "Portugal"}, "coredata": {"srctype": "p", "eid": "2-s2.0-84872863078", "dc:description": "More than 50% of FPGA market is in the scope of communication and information. Data processing is a very broad area that is important for numerous computations, networking, embedded systems, Internet-based applications, etc. Many problems in this area are computationally intensive and thus, they require parallelization and acceleration based on new technologies. FPGAs can be seen as a very attractive platform permitting application-specific software and problem-targeted hardware to be combined on a single configurable microchip. The tutorial is dedicated to hardware-oriented data processing algorithms with emphasis on parallelism and pipelining. FPGA-targeted design flow is based on the rational use of configurable logic blocks/logic elements and embedded components (DSP slices and block RAMs). Particular examples, potential practical applications, experiments and comparisons will be demonstrated. \u00a9 2012 IEEE.", "prism:coverDate": "2012-12-01", "prism:aggregationType": "Conference Proceeding", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/84872863078", "subtypeDescription": "Conference Paper", "dc:creator": {"author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}]}, "link": [{"@_fa": "true", "@rel": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84872863078"}, {"@_fa": "true", "@rel": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=84872863078&origin=inward"}, {"@_fa": "true", "@rel": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=84872863078&origin=inward"}], "prism:isbn": "9781467317405", "prism:publicationName": "2012 6th International Conference on Application of Information and Communication Technologies, AICT 2012 - Proceedings", "source-id": "21100228009", "citedby-count": "6", "subtype": "cp", "dc:title": "Data processing in FPGA-based systems", "openaccess": "0", "openaccessFlag": "false", "prism:doi": "10.1109/ICAICT.2012.6398506", "article-number": "6398506", "dc:identifier": "SCOPUS_ID:84872863078"}, "idxterms": {"mainterm": [{"$": "Block rams", "@weight": "a", "@candidate": "n"}, {"$": "Configurable Logic Blocks", "@weight": "a", "@candidate": "n"}, {"$": "Data processing algorithms", "@weight": "a", "@candidate": "n"}, {"$": "Design flows", "@weight": "a", "@candidate": "n"}, {"$": "Embedded components", "@weight": "a", "@candidate": "n"}, {"$": "High-performance computing", "@weight": "a", "@candidate": "n"}, {"$": "Internet-based applications", "@weight": "a", "@candidate": "n"}, {"$": "parallelism", "@weight": "a", "@candidate": "n"}, {"$": "Parallelizations", "@weight": "a", "@candidate": "n"}]}, "language": {"@xml:lang": "eng"}, "authkeywords": {"author-keyword": [{"@_fa": "true", "$": "Data processing"}, {"@_fa": "true", "$": "FPGA"}, {"@_fa": "true", "$": "high-performance computing"}, {"@_fa": "true", "$": "parallelism"}, {"@_fa": "true", "$": "pipelining"}]}, "subject-areas": {"subject-area": [{"@_fa": "true", "$": "Computer Networks and Communications", "@code": "1705", "@abbrev": "COMP"}, {"@_fa": "true", "$": "Information Systems", "@code": "1710", "@abbrev": "COMP"}]}, "authors": {"author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}]}}