vendor_name = ModelSim
source_file = 1, C:/Users/PC/Desktop/fyd/pipelined_5_stage/register_up/rtl/register_up.sv
source_file = 1, C:/Users/PC/Desktop/fyd/single_cycle_processor/opdecoder/rtl/opdecoder.sv
source_file = 1, C:/Users/PC/Desktop/fyd/single_cycle_processor/memory/rtl/memory.qip
source_file = 1, C:/Users/PC/Desktop/fyd/single_cycle_processor/memory/rtl/memory.v
source_file = 1, C:/Users/PC/Desktop/fyd/single_cycle_processor/flipflop/rtl/flip_flop.sv
source_file = 1, C:/Users/PC/Desktop/fyd/single_cycle_processor/extend/rtl/extend.sv
source_file = 1, C:/Users/PC/Desktop/fyd/single_cycle_processor/datapath/rtl/datapath.sv
source_file = 1, C:/Users/PC/Desktop/fyd/single_cycle_processor/controller/rtl/controller.sv
source_file = 1, C:/Users/PC/Desktop/fyd/single_cycle_processor/ALUdecoder/rtl/ALUdecoder.sv
source_file = 1, C:/Users/PC/Desktop/fyd/single_cycle_processor/ALU/rtl/ALU.sv
source_file = 1, C:/Users/PC/Desktop/fyd/single_cycle_processor/adder/rtl/adder.sv
source_file = 1, C:/Users/PC/Desktop/fyd/processor_6_stage/hazardunit_up/rtl/hazardunit_up.sv
source_file = 1, C:/Users/PC/Desktop/fyd/processor_6_stage/forwordingunit_up/rtl/forwordingunit_up.sv
source_file = 1, C:/Users/PC/Desktop/fyd/processor_6_stage/processor_6_stage/rtl/processor_6_stage.sv
source_file = 1, e:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, e:/intelfpga_lite/19.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, e:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, e:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, e:/intelfpga_lite/19.1/quartus/libraries/megafunctions/aglobal191.inc
source_file = 1, e:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, e:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, e:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, e:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, e:/intelfpga_lite/19.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/PC/Desktop/fyd/processor_6_stage/processor_6_stage/synth/db/altsyncram_ehu2.tdf
source_file = 1, /users/pc/desktop/fyd/single_cycle_processor/memory/rtl/riscvt.mif
source_file = 1, C:/Users/PC/Desktop/fyd/processor_6_stage/processor_6_stage/synth/db/decode_8la.tdf
source_file = 1, C:/Users/PC/Desktop/fyd/processor_6_stage/processor_6_stage/synth/db/decode_11a.tdf
source_file = 1, C:/Users/PC/Desktop/fyd/processor_6_stage/processor_6_stage/synth/db/mux_ofb.tdf
design_name = processor_6_stage
instance = comp, \clk~input , clk~input, processor_6_stage, 1
instance = comp, \reset~input , reset~input, processor_6_stage, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, processor_6_stage, 1
