<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>Microsoft Word - I Digital Electronics _Sy_</title><meta name="author" content="Admin"/><style type="text/css"> * {margin:0; padding:0; text-indent:0; }
 h1 { color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: bold; text-decoration: underline; font-size: 12pt; }
 h2 { color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: bold; text-decoration: none; font-size: 11.5pt; }
 p { color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 11.5pt; margin:0pt; }
 .s1 { color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 7.5pt; vertical-align: 4pt; }
 li {display: block; }
 #l1 {padding-left: 0pt;counter-reset: c1 1; }
 #l1> li>*:first-child:before {counter-increment: c1; content: counter(c1, decimal)". "; color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 11.5pt; }
 #l1> li:first-child>*:first-child:before {counter-increment: c1 0;  }
 #l2 {padding-left: 0pt;counter-reset: c2 1; }
 #l2> li>*:first-child:before {counter-increment: c2; content: counter(c2, decimal)". "; color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 11.5pt; }
 #l2> li:first-child>*:first-child:before {counter-increment: c2 0;  }
 li {display: block; }
 #l3 {padding-left: 0pt;counter-reset: d1 1; }
 #l3> li>*:first-child:before {counter-increment: d1; content: counter(d1, decimal)". "; color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 11.5pt; }
 #l3> li:first-child>*:first-child:before {counter-increment: d1 0;  }
 #l4 {padding-left: 0pt;counter-reset: d2 1; }
 #l4> li>*:first-child:before {counter-increment: d2; content: counter(d2, decimal)". "; color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 11.5pt; }
 #l4> li:first-child>*:first-child:before {counter-increment: d2 0;  }
</style></head><body><h1 style="padding-top: 4pt;padding-left: 76pt;text-indent: 0pt;text-align: center;">MTDE - 101 ADVANCED MATHEMATICS </h1><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><br/></p><h2 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">UNIT I</h2><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Solution of Partial Differential Equation (PDE) by separation of variable method, numerical solution of PDE (Laplace, Poisson’s, Parabola) using finite difference methods.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h2 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">UNIT II</h2><p style="padding-left: 8pt;text-indent: 0pt;text-align: left;">FT, DFT, Wavelet transform, Haar transform, their properties and applications.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h2 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">UNIT III</h2><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Probability, compound probability and discrete random variable. Binomial, Normal and Poisson’s distributions, Sampling distribution, elementary concept of estimation and theory of hypothesis, recurrence relations.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h2 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">UNIT IV</h2><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Stochastic process, Markov process transition probability transition probability matrix, just and higher order Markov process, Markov chain.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h2 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">UNIT V</h2><p style="padding-left: 5pt;text-indent: 0pt;text-align: justify;">Queuing system, transient and steady state, traffic intensity, distribution queuing system, concepts of queuing models (M/M/1: Infinity/ Infinity/ FC FS), (M/M/1: N/ Infinity/ FC FS), (M/M/S: Infinity/ Infinity/ FC FS)</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h2 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Reference Books:</h2><ol id="l1"><li data-list-text="1."><p style="padding-left: 17pt;text-indent: -12pt;line-height: 13pt;text-align: left;">Higher Engineering Mathematics by B.V. Ramana, Tata Mc Hill.</p></li><li data-list-text="2."><p style="padding-left: 17pt;text-indent: -12pt;line-height: 13pt;text-align: left;">Advance Engineering Mathematics by Ervin Kreszig, Wiley Easten Edd.</p></li><li data-list-text="3."><p style="padding-left: 17pt;text-indent: -12pt;line-height: 13pt;text-align: left;">Applied Numerical Methods with MATLAB by Steven C Chapra, TMH.</p></li><li data-list-text="4."><p style="padding-left: 17pt;text-indent: -12pt;line-height: 13pt;text-align: left;">Introductory Methods of Numerical Analysis by S.S. Shastry,</p></li><li data-list-text="5."><p style="padding-left: 17pt;text-indent: -12pt;line-height: 13pt;text-align: left;">Introduction of Numerical Analysis by Forberg</p></li><li data-list-text="6."><p style="padding-left: 17pt;text-indent: -12pt;line-height: 13pt;text-align: left;">Numerical Solution of Differential Equation by M. K. Jain</p></li><li data-list-text="7."><p style="padding-left: 17pt;text-indent: -12pt;line-height: 13pt;text-align: left;">Numerical Mathematical Analysis By James B. Scarborogh</p></li><li data-list-text="8."><p style="padding-left: 17pt;text-indent: -12pt;line-height: 13pt;text-align: left;">Fourier Transforms by J. N. Sheddon</p></li><li data-list-text="9."><p style="padding-left: 17pt;text-indent: -12pt;line-height: 13pt;text-align: left;">Fuzzy Logic in Engineering by T. J. Ross</p></li><li data-list-text="10."><p style="padding-left: 24pt;text-indent: -19pt;text-align: left;">Fuzzy Sets Theory &amp; its Applications by H. J. Zimmersoms</p><h1 style="padding-top: 4pt;padding-left: 75pt;text-indent: 0pt;text-align: center;">MTDE - 102 ADVANCE CONTROL SYSTEM</h1><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><br/></p><h2 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">UNIT I</h2><p style="padding-left: 5pt;text-indent: 0pt;line-height: 113%;text-align: justify;">Review of basic control systems; Modelling of dynamics in state space; Eigen-values and eigen-vectors; Modal transformation; State transition matrix and its computation; Solution of closed loop dynamics in state space.</p><h2 style="padding-top: 9pt;padding-left: 5pt;text-indent: 0pt;text-align: left;">UNIT II</h2><p style="padding-left: 5pt;text-indent: 0pt;line-height: 115%;text-align: justify;">State feedback; Response due to step reference input; State solution with examples; Stabilisability and pole placement; Stabilisability of higher order systems.</p><h2 style="padding-top: 9pt;padding-left: 5pt;text-indent: 0pt;text-align: left;">UNIT III</h2><p style="padding-left: 5pt;text-indent: 0pt;line-height: 113%;text-align: justify;">Controllability and observability; Minimal polynomial; Stability in the sense of Lyapunov, Routh-Hurwitz stability analysis; Nyquist stability analysis; Jury’s stability test.</p><h2 style="padding-top: 9pt;padding-left: 5pt;text-indent: 0pt;text-align: left;">UNIT IV</h2><p style="padding-left: 5pt;text-indent: 0pt;line-height: 114%;text-align: justify;">Types of nonlinear elements – ideal relay, saturation, ideal relay with dead zone, saturation with dead zone, hysteresis; Describing function; Determination of describing functions of these nonlinear elements; Stability analysis of closed loop systems having nonlinear element and a linear transfer function block in the forward block, by using Nyquist method; Limit cycles; Phase plane trajectory of linear second order systems; Concepts; Phase plane trajectory of the closed loop systems having nonlinear element and a linear transfer function block in the forward block.</p><h2 style="padding-top: 9pt;padding-left: 5pt;text-indent: 0pt;text-align: left;">UNIT V</h2><p style="padding-left: 5pt;text-indent: 0pt;line-height: 113%;text-align: justify;">Discretisation of continuous-time state dynamics, pole placement via state feedback, stabilisability of discrete-time state dynamics, multi-rate sampling and corresponding response of closed loop state dynamics.</p><p style="padding-top: 10pt;padding-left: 5pt;text-indent: 0pt;text-align: left;">References:</p><p style="text-indent: 0pt;text-align: left;"><br/></p><ol id="l2"><li data-list-text="1."><p style="padding-left: 40pt;text-indent: -17pt;line-height: 13pt;text-align: left;">Digital Control Systems – B. C. Kuo, Oxford University Press, 1992.</p></li><li data-list-text="2."><p style="padding-left: 40pt;text-indent: -17pt;line-height: 13pt;text-align: left;">Discrete-time Control Systems – K. Ogata, Prentice-Hall, 1987.</p></li><li data-list-text="3."><p style="padding-left: 41pt;text-indent: -18pt;text-align: left;">Analysis and Design of Nonlinear Feedback Control Systems – George J. Thaler and Marvin P. Pastel, McGraw-Hill, New York, 1962.</p></li><li data-list-text="4."><p style="padding-left: 41pt;text-indent: -18pt;text-align: left;">State Functions and Linear Systems – Donald G. Schultz and James L. Melsa, McGraw-Hill Education, 1967.</p></li><li data-list-text="5."><p style="padding-left: 41pt;text-indent: -18pt;text-align: left;">Linear System Theory and Design – Chi-Tsong Chen, Oxford University Press, New York, 1999.</p></li></ol></li></ol><h1 style="padding-top: 4pt;padding-left: 76pt;text-indent: 0pt;text-align: center;">MTDE - 103 ADVANCE ELECTRONIC SYSTEM</h1><p style="text-indent: 0pt;text-align: left;"><br/></p><h2 style="padding-top: 4pt;padding-left: 5pt;text-indent: 0pt;text-align: left;">UNIT – I</h2><p style="padding-top: 2pt;padding-left: 5pt;text-indent: 0pt;line-height: 114%;text-align: justify;">Introduction to Processor Design: Abstraction in Hardware Design, MUO a simple processor, Processor design trade off, Design for low power consumption. ARM Processor as System-on-Chip: Acorn RISC Machine – Architecture inheritance –ARM programming model – ARM development tools – 3 and 5 stage pipeline ARM organization – ARM instruction execution and implementation – ARM Coprocessor interface</p><h2 style="padding-top: 9pt;padding-left: 5pt;text-indent: 0pt;text-align: left;">UNIT – II</h2><p style="padding-top: 2pt;padding-left: 5pt;text-indent: 0pt;line-height: 114%;text-align: justify;">ARM Assembly Language Programming: ARM instruction types – data transfer, data processing and control flow instructions – ARM instruction set – Coprocessor instructions. Architectural Support for High Level Language: Data types – abstraction in Software design – Expressions – Loops – Functions and Procedures – Conditional Statements – Use of Memory.</p><h2 style="padding-top: 9pt;padding-left: 5pt;text-indent: 0pt;text-align: left;">UNIT – III</h2><p style="padding-top: 2pt;padding-left: 5pt;text-indent: 0pt;line-height: 113%;text-align: justify;">Memory Hierarchy: Memory size and speed – On-chip memory – Caches – Cache design- an example – memory management</p><h2 style="padding-top: 9pt;padding-left: 5pt;text-indent: 0pt;text-align: left;">UNIT – IV</h2><p style="padding-top: 2pt;padding-left: 5pt;text-indent: 0pt;line-height: 113%;text-align: justify;">Architectural Support for System Development: Advanced Microcontroller bus architecture – ARM memory interface – ARM reference peripheral specification –Hardware system rototyping tools – Armulator – Debug architecture</p><h2 style="padding-top: 9pt;padding-left: 5pt;text-indent: 0pt;text-align: left;">UNIT – V</h2><p style="padding-top: 2pt;padding-left: 5pt;text-indent: 0pt;line-height: 114%;text-align: left;">Architectural Support for Operating System: An introduction to Operating Systems – ARM system control coprocessor – CP15 protection unit registers – ARM protection unit – CP15 MMU registers – ARM MMU Architecture –Synchronization – Context Switching input and output</p><h2 style="padding-top: 9pt;padding-left: 5pt;text-indent: 0pt;text-align: left;">Books:</h2><p style="text-indent: 0pt;text-align: left;"><br/></p><ol id="l3"><li data-list-text="1."><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Steve Furber, ARM System on Chip Architecture, 2nd ed., Addison Wesley Professional, 2000.</p></li><li data-list-text="2."><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Ricardo Reis, Design of System on a Chip: Devices and Components, 1st ed., Springer, 2004.</p></li><li data-list-text="3."><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Jason Andrews, Newnes, Co-Verification of Hardware and Software for ARM System on Chip Design (Embedded Technology) , BK and CDROM</p></li><li data-list-text="4."><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Prakash Rashinkar, System on Chip Verification – Methodologies and Techniques, Peter Paterson and Leena Singh L ,Kluwer Academic Publishers, 2001.</p><h1 style="padding-top: 4pt;padding-left: 149pt;text-indent: 0pt;text-align: left;">MTDE - 104 VLSI DESIGN</h1><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-top: 4pt;padding-left: 5pt;text-indent: 0pt;line-height: 113%;text-align: left;">Building blocks of VLSI: Overview of VLSI, Complexities and Design, VLSI Simulation Steps and Tools</p><p style="padding-top: 10pt;padding-left: 5pt;text-indent: 0pt;line-height: 115%;text-align: left;">MOS Transistor Theory: A review of MOS structure and operation, MOS I-V characteristics, MOSFET model for Circuit Simulation, Scaling and Small Geometry effects</p><p style="padding-top: 9pt;padding-left: 5pt;text-indent: 0pt;line-height: 113%;text-align: left;">CMOS Process Flow: Basic steps, CMOS n-well process, Twin-Tub process, layout design rules.</p><p style="padding-left: 5pt;text-indent: 0pt;line-height: 25pt;text-align: left;">MOS Inverter: Static and Dynamic Characteristic, Performance Estimation Combinational MOS logic circuits: Transmission gate, Dynamic logic, Timing issues in</p><p style="padding-left: 5pt;text-indent: 0pt;line-height: 13pt;text-align: left;">CMOS Digital Circuits, Semiconductor Memories, SRAM, DRAM, ROM analysis and design</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 5pt;text-indent: 0pt;line-height: 115%;text-align: left;">HDL based design: Language Fundamentals, Behavioral and RTL style of modeling, Data Flow style of description, Structural style, Test-Bench</p><p style="padding-top: 9pt;padding-left: 5pt;text-indent: 0pt;text-align: left;">VLSI Testing: Hazards and Fault Analysis</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h2 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">References:</h2><p style="text-indent: 0pt;text-align: left;"><br/></p><ol id="l4"><li data-list-text="1."><p style="padding-left: 41pt;text-indent: -18pt;text-align: left;">S. M. Kang, Y. Leblebici, CMOS Digital Integrated Circuits: Analysis and Design, 3<span class="s1">rd</span> Edition Tata McGraw-Hill Publication, 2003.</p></li><li data-list-text="2."><p style="padding-left: 41pt;text-indent: -18pt;text-align: left;">J. M. Rabaey, A. Chandrakasan, B. Nikolic, Digital Integrated Circuit: A design perspective, 2<span class="s1">nd</span> Edition Pearson Education, 2005.</p></li><li data-list-text="3."><p style="padding-left: 40pt;text-indent: -17pt;line-height: 13pt;text-align: left;">S. Sjoholm, L.Lindh, VHDL for Designers, Pearson Education Ltd., England, 1997.</p></li><li data-list-text="4."><p style="padding-left: 41pt;text-indent: -18pt;text-align: left;">N. Weste, David Harris, CMOS VLSI Design: A Circuits and Systems Perspective, 3<span class="s1">rd</span> Edition Addison Wesley, 2004.</p></li></ol></li></ol><h1 style="padding-top: 4pt;padding-left: 76pt;text-indent: 0pt;text-align: center;">MTDE - 105 ACTIVE &amp; PASSIVE NETWORK SYNTHESIS</h1><p style="text-indent: 0pt;text-align: left;"><br/></p><h2 style="padding-top: 4pt;padding-left: 5pt;text-indent: 0pt;text-align: justify;">Unit - I</h2><p style="text-indent: 0pt;text-align: left;"><br/></p><h2 style="padding-left: 5pt;text-indent: 0pt;text-align: justify;">Introduction to circuit elements</h2><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 5pt;text-indent: 0pt;text-align: justify;">R,L,C and their characteristics in terms of linearity &amp; time dependant nature, voltage &amp; current sources controlled &amp; uncontrolled sources KCL and KVL analysis, Nodal &amp; mesh analysis, analysis of magnetically coupled circuits, Transient analysis :- Transients in RL, RC &amp; RLC Circuits, initial conditions, time constants.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h2 style="padding-top: 11pt;padding-left: 5pt;text-indent: 0pt;text-align: justify;">Unit- II</h2><p style="padding-left: 5pt;text-indent: 0pt;text-align: justify;">Driving point synthesis, Camer &amp; Foster methods. Transfer function synthesis (Bolt Duffion method)</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h2 style="padding-top: 11pt;padding-left: 5pt;text-indent: 0pt;text-align: justify;">Unit – III Filter approximations</h2><p style="padding-left: 5pt;text-indent: 0pt;text-align: justify;">Filter characteristics- Butterworth, Chebyshev &amp; Bessel filters</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h2 style="padding-top: 11pt;padding-left: 5pt;text-indent: 0pt;text-align: justify;">Unit-IV Active filter classifications</h2><p style="padding-left: 5pt;text-indent: 0pt;text-align: justify;">Realisation using VCVS, NIC, INIC &amp; impedance converter &amp; inverter network using op- amps &amp; discrete components, Tunabale filters. Sensitivity analysis for op-amp based filters using R-C networks</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h2 style="padding-top: 11pt;padding-left: 5pt;text-indent: 0pt;text-align: justify;">Unit-V Computer Techniques</h2><p style="padding-left: 5pt;text-indent: 0pt;text-align: justify;">Design of active and passive filters using Spice, Microcap EDA tools.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h2 style="padding-top: 11pt;padding-left: 5pt;text-indent: 0pt;text-align: left;">Recommended Text:</h2><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">RC Network Synthesis – Huelsman - S. K. Mitra Network Synthesis – Van Valkenberg</p><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Passive and Active Network Analysis and Synthesis, Budak, Aram, Waveland Lindquist: Active Network Design: Steward and Sons 1977</p></body></html>
