m255
K4
z2
Z0 !s12c _opt
Z1 !s99 nomlopt
Z2 !s12c _opt2
R1
R2
R1
Z3 !s12c _opt1
R1
R3
R1
R3
R1
R3
R1
R3
R1
R3
R1
R3
R1
R3
R1
R3
R1
R3
R1
R3
R1
R3
R1
R3
R1
R3
R1
R3
R1
R3
R1
R3
R1
R3
R1
R3
R1
R3
R1
R3
R1
R3
R1
R3
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R2
R1
R2
R1
R2
R1
R2
R1
R2
R1
R2
R1
R2
R1
R2
R1
R2
R1
R2
R1
R2
R1
R2
R1
R2
R1
R2
R1
R3
R1
R3
R1
R3
R1
R3
R1
R3
R1
R3
R1
R3
R1
R3
R1
R3
R1
R3
R1
R0
R1
!s11f vlog 2024.3 2024.09, Sep 10 2024
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z4 dC:/Users/kingp/AppData/Local/quartus
T_opt
!s110 1756512400
Vcb[<TY5WA]5J]<?ed54jf0
Z5 04 11 4 work funky_v1_tb fast 0
=1-d03957782a7d-68b2408f-2d7-13c8c
R1
Z6 !s12f OEM100
Z7 !s12b OEM100
Z8 !s124 OEM10U2 
Z9 !s135 nogc
Z10 o-quiet -auto_acc_if_foreign -work work +acc
Z11 tCvgOpt 0
n@_opt
Z12 OL;O;2024.3;79
T_opt1
!s110 1756092985
VCB[imIOBne2nWE?^SJbnN3
04 16 4 work order_book_v1_tb fast 0
=11-24ee9a5f9e98-68abda39-ab-3c44
R1
R6
R7
R8
R9
R10
R11
n@_opt1
R12
R4
T_opt2
!s110 1756512372
V6P2BH_06Q@MY:<3k7=7SQ3
R5
=1-d03957782a7d-68b24073-23b-14a70
R1
R6
R7
R8
R9
o-quiet -auto_acc_if_foreign -work work
R11
n@_opt2
R12
R4
vethernet
Z13 2C:/FPGA_stuff/FinancialAccleration/Hardware/src/ethernet_v1.sv
Z14 DXx6 sv_std 3 std 0 22 9oUSJO;AeEaW`l:M@^WG92
Z15 !s110 1755963982
!i10b 1
!s100 bX8aA`iKdAN;PGebAbk5:0
INeM@Zn^@joW5jP=Ub:2^Q1
S1
Z16 dC:/FPGA_stuff/FinancialAccleration/Hardware/questa_proj
w1755963973
Z17 8C:/FPGA_stuff/FinancialAccleration/Hardware/src/ethernet_v1.sv
Z18 FC:/FPGA_stuff/FinancialAccleration/Hardware/src/ethernet_v1.sv
!i122 41
L0 5 83
Z19 VDg1SIo80bB@j0V0VzS_@n1
Z20 OL;L;2024.3;79
r1
!s85 0
31
Z21 !s108 1755963982.000000
Z22 !s107 C:/FPGA_stuff/FinancialAccleration/Hardware/src/ethernet_v1.sv|
Z23 !s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/FPGA_stuff/FinancialAccleration/Hardware/src/ethernet_v1.sv|
!i113 0
Z24 o-work work -sv -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R11
vethernet_v1
R13
R14
!s110 1755971406
!i10b 1
!s100 2m2EiRW65U5JHcnNfzJOP1
I]FUEQZio<0PVLX;2T:X5D1
S1
R16
w1755970858
R17
R18
!i122 74
Z25 L0 5 85
R19
R20
r1
!s85 0
31
!s108 1755971406.000000
R22
R23
!i113 0
R24
R11
vethernet_v1_tb
2C:/FPGA_stuff/FinancialAccleration/Hardware/testbenches/rmii_v1_tb.sv
R14
!s110 1755972065
!i10b 1
!s100 `i49ocig5aEi2lBL7>2do3
I2zM9GCJ]1bPPSFg;3U=Gb0
S1
R16
w1755972030
8C:/FPGA_stuff/FinancialAccleration/Hardware/testbenches/rmii_v1_tb.sv
FC:/FPGA_stuff/FinancialAccleration/Hardware/testbenches/rmii_v1_tb.sv
!i122 77
L0 8 64
R19
R20
r1
!s85 0
31
!s108 1755972065.000000
!s107 C:/FPGA_stuff/FinancialAccleration/Hardware/testbenches/rmii_v1_tb.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/FPGA_stuff/FinancialAccleration/Hardware/testbenches/rmii_v1_tb.sv|
!i113 0
R24
R11
vfunky_v1
2C:/FPGA_stuff/FinancialAccleration/DE2_115_STUFF/funky_v1.sv
R14
Z26 !s110 1756512356
!i10b 1
!s100 4VlI=SCTX>HXFAK31BG?c3
IPUaePz4h6A?EZA10U;I7`1
S1
R16
w1756512161
8C:/FPGA_stuff/FinancialAccleration/DE2_115_STUFF/funky_v1.sv
FC:/FPGA_stuff/FinancialAccleration/DE2_115_STUFF/funky_v1.sv
!i122 234
L0 5 12
R19
R20
r1
!s85 0
31
Z27 !s108 1756512356.000000
!s107 C:/FPGA_stuff/FinancialAccleration/DE2_115_STUFF/funky_v1.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/FPGA_stuff/FinancialAccleration/DE2_115_STUFF/funky_v1.sv|
!i113 0
R24
R11
vfunky_v1_tb
2C:/FPGA_stuff/FinancialAccleration/DE2_115_STUFF/funky_v1_tb.sv
R14
R26
!i10b 1
!s100 iK`z0a>KXK;aKzVdM8KRo2
Ic3KanUcGakl0ZAdRh4_Mm3
S1
R16
w1756512346
8C:/FPGA_stuff/FinancialAccleration/DE2_115_STUFF/funky_v1_tb.sv
FC:/FPGA_stuff/FinancialAccleration/DE2_115_STUFF/funky_v1_tb.sv
!i122 235
L0 8 49
R19
R20
r1
!s85 0
31
R27
!s107 C:/FPGA_stuff/FinancialAccleration/DE2_115_STUFF/funky_v1_tb.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/FPGA_stuff/FinancialAccleration/DE2_115_STUFF/funky_v1_tb.sv|
!i113 0
R24
R11
vmain
2C:/FPGA_stuff/FinancialAccleration/Hardware/src/cutthroughFilter_v1.sv
R14
R15
!i10b 1
!s100 L=Adb`?D1?`dB5VGG[_Fl2
I^g]ChD?jK6z5@fS]DEfCc3
S1
R16
w1755954889
8C:/FPGA_stuff/FinancialAccleration/Hardware/src/cutthroughFilter_v1.sv
FC:/FPGA_stuff/FinancialAccleration/Hardware/src/cutthroughFilter_v1.sv
!i122 40
L0 1 105
R19
R20
r1
!s85 0
31
R21
!s107 C:/FPGA_stuff/FinancialAccleration/Hardware/src/cutthroughFilter_v1.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/FPGA_stuff/FinancialAccleration/Hardware/src/cutthroughFilter_v1.sv|
!i113 0
R24
R11
vmain_tb
2C:/FPGA_stuff/FinancialAccleration/Hardware/testbenches/main_tb.sv
R14
!s110 1755954669
!i10b 1
!s100 ahj86;W`9ao6eGC[h3>7K2
I`U]OFhJBEUSI^ImBP9k041
S1
R16
w1755954613
8C:/FPGA_stuff/FinancialAccleration/Hardware/testbenches/main_tb.sv
FC:/FPGA_stuff/FinancialAccleration/Hardware/testbenches/main_tb.sv
!i122 32
L0 7 69
R19
R20
r1
!s85 0
31
!s108 1755954669.000000
!s107 C:/FPGA_stuff/FinancialAccleration/Hardware/testbenches/main_tb.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/FPGA_stuff/FinancialAccleration/Hardware/testbenches/main_tb.sv|
!i113 0
R24
R11
vorder_book_v1
2C:/FPGA_stuff/FinancialAccleration/Hardware/src/order_book_v1.sv
R14
Z28 !s110 1756426021
!i10b 1
!s100 Qj2OFXnZHOR[KG?Qm]d`W2
I>hncjdhMe@3KM8Q^K[l0>0
S1
R16
w1756424669
8C:/FPGA_stuff/FinancialAccleration/Hardware/src/order_book_v1.sv
FC:/FPGA_stuff/FinancialAccleration/Hardware/src/order_book_v1.sv
!i122 229
L0 4 164
R19
R20
r1
!s85 0
31
!s108 1756426020.000000
!s107 C:/FPGA_stuff/FinancialAccleration/Hardware/src/order_book_v1.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/FPGA_stuff/FinancialAccleration/Hardware/src/order_book_v1.sv|
!i113 0
R24
R11
vorder_book_v1_tb
2C:/FPGA_stuff/FinancialAccleration/Hardware/testbenches/order_book_v1_tb.sv
R14
R28
!i10b 1
!s100 `nOTn8C]GPXan5W9:InLC1
I1J8?@;g=a6SK1F1H=h^Dd0
S1
R16
w1756425963
8C:/FPGA_stuff/FinancialAccleration/Hardware/testbenches/order_book_v1_tb.sv
FC:/FPGA_stuff/FinancialAccleration/Hardware/testbenches/order_book_v1_tb.sv
!i122 230
L0 8 76
R19
R20
r1
!s85 0
31
!s108 1756426021.000000
!s107 C:/FPGA_stuff/FinancialAccleration/Hardware/testbenches/order_book_v1_tb.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/FPGA_stuff/FinancialAccleration/Hardware/testbenches/order_book_v1_tb.sv|
!i113 0
R24
R11
vrmii_v1
2C:/FPGA_stuff/FinancialAccleration/Hardware/src/rmii_v1.sv
R14
!s110 1755972058
!i10b 1
!s100 1_h9RjdbjMB266HdcINAL1
IMXN^=I^Xh6n:5[NICE5Gz0
S1
R16
w1755972023
8C:/FPGA_stuff/FinancialAccleration/Hardware/src/rmii_v1.sv
FC:/FPGA_stuff/FinancialAccleration/Hardware/src/rmii_v1.sv
!i122 76
R25
R19
R20
r1
!s85 0
31
!s108 1755972058.000000
!s107 C:/FPGA_stuff/FinancialAccleration/Hardware/src/rmii_v1.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/FPGA_stuff/FinancialAccleration/Hardware/src/rmii_v1.sv|
!i113 0
R24
R11
vRX_MAC_v1
2C:/FPGA_stuff/FinancialAccleration/Hardware/src/RX_MAC_v1.sv
R14
Z29 !s110 1755998358
!i10b 1
!s100 >M[HRm?DA6GSHXcTnb?<L3
I4EhIaVT6LW`mIEzYo^MYf1
S1
R16
w1755996339
8C:/FPGA_stuff/FinancialAccleration/Hardware/src/RX_MAC_v1.sv
FC:/FPGA_stuff/FinancialAccleration/Hardware/src/RX_MAC_v1.sv
!i122 120
L0 5 102
R19
R20
r1
!s85 0
31
!s108 1755998357.000000
!s107 C:/FPGA_stuff/FinancialAccleration/Hardware/src/RX_MAC_v1.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/FPGA_stuff/FinancialAccleration/Hardware/src/RX_MAC_v1.sv|
!i113 0
R24
R11
n@r@x_@m@a@c_v1
vRX_MAC_v1_tb
2C:/FPGA_stuff/FinancialAccleration/Hardware/testbenches/RX_MAC_v1_tb.sv
R14
R29
!i10b 1
!s100 U[Ok=Tj8gm<XCz<;C4d=E1
I6aXN[@hl9d4h7XkZmGTHh3
S1
R16
w1755998352
8C:/FPGA_stuff/FinancialAccleration/Hardware/testbenches/RX_MAC_v1_tb.sv
FC:/FPGA_stuff/FinancialAccleration/Hardware/testbenches/RX_MAC_v1_tb.sv
!i122 121
L0 7 60
R19
R20
r1
!s85 0
31
!s108 1755998358.000000
!s107 C:/FPGA_stuff/FinancialAccleration/Hardware/testbenches/RX_MAC_v1_tb.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/FPGA_stuff/FinancialAccleration/Hardware/testbenches/RX_MAC_v1_tb.sv|
!i113 0
R24
R11
n@r@x_@m@a@c_v1_tb
