<?xml version="1.0"?>
<configuration platform="SKX" >
<!--
XML configuration file for Skylake/Purely Server
-->
<!--
# *********************************************************
#
#                   PRE-RELEASE NOTICE
#
#    This software specifically enables pre-production
#    hardware provided by Intel Corporation.  The terms
#    describing your rights and responsibilities to use
#    such hardware are covered by a separate evaluation
#    agreement.  Of specific note in that agreement is
#    the requirement that you do not release or publish
#    information on the hardware without the specific
#    written authorization of Intel Corporation.
#
#    Intel Corporation requests that you do not release,
#    publish, or distribute this software until you are
#    specifically authorized.  These terms are deleted
#    upon publication of this software.
#
# *********************************************************

CHIPSEC: Platform Security Assessment Framework
Copyright (c) 2018-2020, Intel Corporation

This program is free software; you can redistribute it and/or
modify it under the terms of the GNU General Public License
as published by the Free Software Foundation; Version 2.

This program is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
GNU General Public License for more details.

You should have received a copy of the GNU General Public License
along with this program; if not, write to the Free Software
Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.

Contact information:
chipsec@intel.com
-->

  <pci>
    <device name="RootBus0" bus="0" dev="0" fun="0" vid="0x8086" did="0x2020" />
    <device name="MemMap_VTd" bus="0" dev="0x5" fun="0" vid="0x8086" did="0x2034" />
    <device name="PCIe_Root_Port" bus="0x17" dev="0x00" fun="0" vid="0x8086" did="0x2030,0x2031,0x2032,0x2033" />
    <device name="_MISCCTRLSTS0_0.0.0" bus="0" dev="0" fun="0" vid="0x8086" did="0x2034" />
    <device name="_MISCCTRLSTS0_1.0.0" bus="0x17" dev="0x00" fun="0" vid="0x8086" did="0x2030,0x2031,0x2032,0x2033" />
    <device name="_MISCCTRLSTS0_1.1.0" bus="0x17" dev="0x01" fun="0" vid="0x8086" did="0x2030,0x2031,0x2032,0x2033" />
    <device name="_MISCCTRLSTS0_1.2.0" bus="0x17" dev="0x02" fun="0" vid="0x8086" did="0x2030,0x2031,0x2032,0x2033" />
    <device name="_MISCCTRLSTS0_1.3.0" bus="0x17" dev="0x03" fun="0" vid="0x8086" did="0x2030,0x2031,0x2032,0x2033" />
    <device name="SAD_ALL" bus="0x17" dev="0x1D" fun="0" vid="0x8086" did="0x2054" />
    <device name="PCU_CR0" bus="0x17" dev="0x1E" fun="0" vid="0x8086" did="0x2080" />
    <device name="PCU_CR1" bus="0x17" dev="0x1E" fun="1" vid="0x8086" did="0x2081" />
    <device name="PCU_CR2" bus="0x17" dev="0x1E" fun="2" vid="0x8086" did="0x2082" />
    <device name="PCU_CR3" bus="0x17" dev="0x1E" fun="3" vid="0x8086" did="0x2083" />
    <device name="PCU_CR4" bus="0x17" dev="0x1E" fun="4" vid="0x8086" did="0x2084" />
    <device name="PCU_CR5" bus="0x17" dev="0x1E" fun="5" vid="0x8086" did="0x2085" />
    <device name="PCU_CR6" bus="0x17" dev="0x1E" fun="6" vid="0x8086" did="0x2086" />
    <device name="_SMB_CMD_CFG_0" bus="0x17" dev="0x1E" fun="5" vid="0x8086" did="0x2085" />  <!-- name=PCU_CR5 -->
    <device name="_SMB_CMD_CFG_1" bus="0x17" dev="0x1E" fun="5" vid="0x8086" did="0x2085" />  <!-- name=PCU_CR5 -->
    <device name="_SMB_CMD_CFG_2" bus="0x17" dev="0x1E" fun="5" vid="0x8086" did="0x2085" />  <!-- name=PCU_CR5 -->
    <device name="_CSR_DESIRED_CORES_CFG2" bus="0x17" dev="0x1E" fun="1" vid="0x8086" did="0x2081" />  <!-- name=PCU_CR1 -->
  </pci>

  <mmio>
  </mmio>

  <io>
  </io>

  <memory>
  </memory>

  <registers>

    <!-- Host Controller -->
    <register name="MISCCTRLSTS0_0.0.0" type="mmcfg" device="_MISCCTRLSTS0_0.0.0" offset="0x188" size="4" desc="MISC Control and Status Register 0">
      <field name="inbound_configuration_enable" bit="1" size="1" desc="Enable Inbound Configuration Requests"/>
    </register>
    <register name="MISCCTRLSTS0_1.0.0" type="mmcfg" device="_MISCCTRLSTS0_1.0.0" offset="0x188" size="4" desc="MISC Control and Status Register 0">
      <field name="inbound_configuration_enable" bit="1" size="1" desc="Enable Inbound Configuration Requests"/>
    </register>
    <register name="MISCCTRLSTS0_1.1.0" type="mmcfg" device="_MISCCTRLSTS0_1.1.0" offset="0x188" size="4" desc="MISC Control and Status Register 0">
      <field name="inbound_configuration_enable" bit="1" size="1" desc="Enable Inbound Configuration Requests"/>
    </register>
    <register name="MISCCTRLSTS0_1.2.0" type="mmcfg" device="_MISCCTRLSTS0_1.2.0" offset="0x188" size="4" desc="MISC Control and Status Register 0">
      <field name="inbound_configuration_enable" bit="1" size="1" desc="Enable Inbound Configuration Requests"/>
    </register>
    <register name="MISCCTRLSTS0_1.3.0" type="mmcfg" device="_MISCCTRLSTS0_1.3.0" offset="0x188" size="4" desc="MISC Control and Status Register 0">
      <field name="inbound_configuration_enable" bit="1" size="1" desc="Enable Inbound Configuration Requests"/>
    </register>

    <!-- MMCFG -->
    <register name="MMCFG_BASE"  type="pcicfg" device="MemMap_VTd" offset="0x90" size="8" desc="MMCFG Address Base">
      <field name="mmcfg_base_addr" bit="26" size="25" desc="MMCFG Base Address"/>
    </register>
    <register name="MMCFG_LIMIT" type="pcicfg" device="MemMap_VTd" offset="0x98" size="8" desc="MMCFG Address Limit">
      <field name="mmcfg_limit_addr" bit="26" size="25" desc="MMCFG Limit Address"/>
    </register>

    <register name="TSEG" type="pcicfg" device="MemMap_VTd" offset="0xA8" size="8" desc="TSEG Memory">
      <field name="base"  bit="20" size="12" desc="Base address"/>
      <field name="limit" bit="52" size="12" desc="Limit address"/>
    </register>
    <register name="TSEG_BASE" type="pcicfg" device="MemMap_VTd" offset="0xA8" size="4" desc="TSEG Memory Base">
      <field name="base"  bit="20" size="12" desc="Base address"/>
    </register>
    <register name="TSEG_LIMIT" type="pcicfg" device="MemMap_VTd" offset="0xAC" size="4" desc="TSEG Memory Limit">
      <field name="limit" bit="20" size="12" desc="Limit address"/>
    </register>

    <register name="TOLM" type="pcicfg" device="MemMap_VTd" offset="0xD0" size="4" desc="Top of Low Memory">
      <field name="addr" bit="26" size="6" desc="TOLM address"/>
    </register>
    <register name="TOHM" type="pcicfg" device="MemMap_VTd" offset="0xD8" size="8" desc="Top of High Memory">
      <field name="addr" bit="26" size="38" desc="TOHM address"/>
    </register>

    <register name="MENCMEM_BASE" type="pcicfg" device="MemMap_VTd" offset="0xF0" size="8" desc="Intel ME Non-coherent memory base address">
      <field name="ADDR" bit="19" size="45" desc="Base address"/>
    </register>

    <register name="MENCMEM_LIMIT" type="pcicfg" device="MemMap_VTd" offset="0xF8" size="8" desc="Intel ME Non-coherent memory limit address">
      <field name="ADDR" bit="19" size="45" desc="Limit address"/>
    </register>

    <register name="VTBAR" type="mmcfg" device="MemMap_VTd" offset="0x180" size="4" desc="VT BAR Register">
      <field name="Base"   bit="13" size="19" desc="Intel VT-d Base Address"/>
      <field name="Enable" bit="0"  size="1"  desc="VTBAR enable"/>
    </register>

    <register name="VTGENCTRL" type="mmcfg" device="MemMap_VTd" offset="0x184" size="4" desc="VTGENCTRL Register">
      <field name="lockvtd" bit="15" size="1" desc="lockvtd"/>
    </register>

    <register name="LTDPR" type="mmcfg" device="MemMap_VTd" offset="0x290" size="4" desc="Intel TXT DMA Protected Range Register">
      <field name="topofdpr"   bit="20" size="12" desc="Top address +1 of DPR"/>
      <field name="size"       bit="4"  size="8"  desc="Size of memory"/>
      <field name="commandbit" bit="2"  size="1"  desc="Command bit"/>
      <field name="protregsts" bit="1"  size="1"  desc="Protection enabled in HW"/>
      <field name="lock"       bit="0"  size="1"  desc="Lock LTDPR register"/>
    </register>

    <register name="MMIOL_RULE11" type="mmcfg" device="MemMap_VTd" offset="0x32C" size="4" desc="MMIO Low Rule 11">
      <field name="LimitAddress"  bit="22" size="10" desc="Limit address"/>
      <field name="RemoteStackID" bit="16" size="2"  desc="RemoteStackID"/>
      <field name="BaseAddress"   bit="6"  size="10" desc="Base address"/>
      <field name="RuleEnable"    bit="0"  size="1"  desc="Enable MMIO rule"/>
    </register>

    <register name="MMIOL_TGT_LIST1" type="mmcfg" device="MemMap_VTd" offset="0x384" size="4" desc="MMIO Low Target List 1">
      <field name="MMIOL11_TGT" bit="12" size="4" desc="Target Node ID for the MMIOL Rule 11"/>
    </register>


    <!-- GENPROTRANGE Registers -->
    <register name="GENPROTRANGE1_BASE" type="mmcfg" device="MemMap_VTd" offset="0x210" size="8" desc="Generic Protected Memory Range 1 Base Address">
      <field name="base_address" bit="16" size="35" desc="GENPROTRANGE 1 base address"/>
    </register>
    <register name="GENPROTRANGE1_LIMIT" type="mmcfg" device="MemMap_VTd" offset="0x218" size="8" desc="Generic Protected Memory Range 1 Limit Address">
      <field name="limit_address" bit="16" size="35" desc="GENPROTRANGE 1 limit address"/>
    </register>
    <register name="GENPROTRANGE2_BASE" type="mmcfg" device="MemMap_VTd" offset="0x220" size="8" desc="Generic Protected Memory Range 2 Base Address">
      <field name="base_address" bit="16" size="35" desc="GENPROTRANGE 2 base address"/>
    </register>
    <register name="GENPROTRANGE2_LIMIT" type="mmcfg" device="MemMap_VTd" offset="0x228" size="8" desc="Generic Protected Memory Range 2 Limit Address">
      <field name="limit_address" bit="16" size="35" desc="GENPROTRANGE 2 limit address"/>
    </register>
    <register name="GENPROTRANGE0_BASE" type="mmcfg" device="MemMap_VTd" offset="0x200" size="8" desc="Generic Protected Memory Range 0 Base Address">
      <field name="base_address" bit="16" size="35" desc="GENPROTRANGE 0 base address"/>
    </register>
    <register name="GENPROTRANGE0_LIMIT" type="mmcfg" device="MemMap_VTd" offset="0x208" size="8" desc="Generic Protected Memory Range 0 Limit Address">
      <field name="limit_address" bit="16" size="35" desc="GENPROTRANGE 0 limit address"/>
    </register>
    <register name="GENPROTRANGE3_BASE" type="mmcfg" device="MemMap_VTd" offset="0x230" size="8" desc="Generic Protected Memory Range 3 Base Address">
      <field name="base_address" bit="16" size="35" desc="GENPROTRANGE 3 base address"/>
    </register>
    <register name="GENPROTRANGE3_LIMIT" type="mmcfg" device="MemMap_VTd" offset="0x238" size="8" desc="Generic Protected Memory Range 3 Limit Address">
      <field name="limit_address" bit="16" size="35" desc="GENPROTRANGE 3 limit address"/>
    </register>
    <register name="GENPROTRANGE4_BASE" type="mmcfg" device="MemMap_VTd" offset="0x240" size="8" desc="Generic Protected Memory Range 4 Base Address">
      <field name="base_address" bit="16" size="35" desc="GENPROTRANGE 4 base address"/>
    </register>
    <register name="GENPROTRANGE4_LIMIT" type="mmcfg" device="MemMap_VTd" offset="0x248" size="8" desc="Generic Protected Memory Range 4 Limit Address">
      <field name="limit_address" bit="16" size="35" desc="GENPROTRANGE 4 limit address"/>
    </register>

   <!-- CPUBUSNO -->
    <register name="CPUBUSNO" type="mmcfg" device="PCU_CR4" offset="0xCC" size="4" desc="BUS Number Configuration">
      <field name="CPUBUSNO3"  bit="24" size="8" desc="Bus Number 3"/>
      <field name="CPUBUSNO2"  bit="16" size="8" desc="Bus Number 2"/>
      <field name="CPUBUSNO1"  bit="8"  size="8" desc="Bus Number 1"/>
      <field name="CPUBUSNO0"  bit="0"  size="8" desc="Bus Number 0"/>
    </register>

    <register name="CPUBUSNO1" type="mmcfg" device="PCU_CR4" offset="0xD0" size="4" desc="BUS Number Configuration 1">
      <field name="CPUBUSNO5"  bit="8"  size="8" desc="Bus Number 5"/>
      <field name="CPUBUSNO4"  bit="0"  size="8" desc="Bus Number 4"/>
    </register>

    <register name="CPUBUSNO_VALID" type="mmcfg" device="PCU_CR4" offset="0xD4" size="4" desc="BUS Number Configuration Valid">
      <field name="BUSNO_Programmed"  bit="31"  size="1" desc="Valid bus numbers"/>
    </register>


   <!-- ME Segment Registers -->
    <register name="MESEG_BASE" type="pcicfg" device="SAD_ALL" offset="0x50" size="8" desc="ME Segment Base Register">
      <field name="MEBASE" bit="19" size="27" desc="MESEG Base Address"/>
    </register>

    <register name="MESEG_LIMIT" type="pcicfg" device="SAD_ALL" offset="0x58" size="8" desc="ME Segment Limit Register">
      <field name="MELIMIT" bit="19" size="27" desc="MESEG Limit Address"/>
      <field name="EN"      bit="11" size="1"  desc="ME Stolen Memory Range enable"/>
    </register>

    <register name="MMIO_Target_LIST_CFG_1" type="pcicfg" device="SAD_ALL" offset="0xF8" size="4" desc="MMIO_Target_LIST_CFG_1 Register">
      <field name="Package3" bit="12" size="4" desc="NodeID of the MMIO target"/>
    </register>

    <!-- SPSR PCIe Configuration Space -->
    <register name="SMB_CMD_CFG_0" type="pcicfg" device="PCU_CR5" offset="0x9C" size="4" desc="SMB_CMD_CFG_0 Register">
      <field name="smb_dis_wrt" bit="28" size="1" desc="Disable SMBus Write"/>
    </register>
    <register name="SMB_CMD_CFG_1" type="pcicfg" device="PCU_CR5" offset="0xA0" size="4" desc="SMB_CMD_CFG_1 Register">
      <field name="smb_dis_wrt" bit="28" size="1" desc="Disable SMBus Write"/>
    </register>
    <register name="SMB_CMD_CFG_2" type="pcicfg" device="PCU_CR5" offset="0xA4" size="4" desc="SMB_CMD_CFG_2 Register">
      <field name="smb_dis_wrt" bit="28" size="1" desc="Disable SMBus Write"/>
    </register>

    <!-- DCI registers -->
    <register name="ECTRL" type="mm_msgbus" port="0xB8" offset="0x0004" size="4" desc="DCI Control Register">
      <field name="LOCK" bit="0" size="1" desc="DCI Lock"/>
      <field name="ENABLE" bit="4" size="1" desc="HDICEN - Host DCI Enable"/>
      <field name="AVAILABLE" bit="8" size="1" desc="DCISTS - DCI Available Status"/>
    </register>

    <!-- Power Control Unit (PCU) Registers -->
    <register name="CSR_DESIRED_CORES_CFG2" type="pcicfg" device="PCU_CR1" offset="0xA0" size="4" desc="Number of cores-threads to exhist">
      <field name="LOCK" bit="31" size="1" desc="Locks CSR_DESIRED_CORES register"/>
    </register>

    <!-- SPI Flash Controller MMIO registers -->
    <register name="HSFS" type="mmio" bar="SPIBAR" offset="0x04" size="4" desc="Hardware Sequencing Flash Status Register">
      <field name="FDONE"     bit="0"  size="1" desc="Flash Cycle Done"/>
      <field name="FCERR"     bit="1"  size="1" desc="Flash Cycle Error"/>
      <field name="AEL"       bit="2"  size="1" desc="Access Error Log"/>
      <field name="SAF_ERROR" bit="3"  size="1" desc="SAF Error"/>
      <field name="SAF_DLE"   bit="4"  size="1" desc="SAF Data Length Error"/>
      <field name="SCIP"      bit="5"  size="1" desc="SPI cycle in progress"/>
      <field name="WRSDIS"    bit="11" size="1" desc="Write status disable"/>
      <field name="PR34LKD"   bit="12" size="1" desc="PRR3 PRR4 Lock-Down"/>
      <field name="FDOPSS"    bit="13" size="1" desc="Flash Descriptor Override Pin-Strap Status"/>
      <field name="FDV"       bit="14" size="1" desc="Flash Descriptor Valid"/>
      <field name="FLOCKDN"   bit="15" size="1" desc="Flash Configuration Lock-Down"/>
      <field name="FGO"       bit="16" size="1" desc="Flash cycle go"/>
      <field name="FCYCLE"    bit="17" size="4" desc="Flash Cycle Type"/>
      <field name="WET"       bit="21" size="1" desc="Write Enable Type"/>
      <field name="FDBC"      bit="24" size="6" desc="Flash Data Byte Count"/>
      <field name="FSMIE"     bit="31" size="1" desc="Flash SPI SMI Enable"/>
    </register>
    <register name="BIOS_FADDR" type="mmio" bar="SPIBAR" offset="0x8" size="4" desc="Flash Address">
      <field name="FLA" bit="0"  size="27" desc="Flash Linear Address"/>
    </register>
    <register name="PR0" type="mmio" bar="SPIBAR" offset="0x84" size="4" desc="Protected Range 0">
      <field name="PRB" bit="0"  size="15" desc="Protected Range Base"/>
      <field name="RPE" bit="15" size="1"  desc="Read Protection Enabled"/>
      <field name="PRL" bit="16" size="15" desc="Protected Range Limit"/>
      <field name="WPE" bit="31" size="1"  desc="Write Protection Enabled"/>
    </register>
    <register name="PR1" type="mmio" bar="SPIBAR" offset="0x88" size="4" desc="Protected Range 1">
      <field name="PRB" bit="0"  size="15" desc="Protected Range Base"/>
      <field name="RPE" bit="15" size="1"  desc="Read Protection Enabled"/>
      <field name="PRL" bit="16" size="15" desc="Protected Range Limit"/>
      <field name="WPE" bit="31" size="1"  desc="Write Protection Enabled"/>
    </register>
    <register name="PR2" type="mmio" bar="SPIBAR" offset="0x8C" size="4" desc="Protected Range 2">
      <field name="PRB" bit="0"  size="15" desc="Protected Range Base"/>
      <field name="RPE" bit="15" size="1"  desc="Read Protection Enabled"/>
      <field name="PRL" bit="16" size="15" desc="Protected Range Limit"/>
      <field name="WPE" bit="31" size="1"  desc="Write Protection Enabled"/>
    </register>
    <register name="PR3" type="mmio" bar="SPIBAR" offset="0x90" size="4" desc="Protected Range 3">
      <field name="PRB" bit="0"  size="15" desc="Protected Range Base"/>
      <field name="RPE" bit="15" size="1"  desc="Read Protection Enabled"/>
      <field name="PRL" bit="16" size="15" desc="Protected Range Limit"/>
      <field name="WPE" bit="31" size="1"  desc="Write Protection Enabled"/>
    </register>
    <register name="PR4" type="mmio" bar="SPIBAR" offset="0x94" size="4" desc="Protected Range 4">
      <field name="PRB" bit="0"  size="15" desc="Protected Range Base"/>
      <field name="RPE" bit="15" size="1"  desc="Read Protection Enabled"/>
      <field name="PRL" bit="16" size="15" desc="Protected Range Limit"/>
      <field name="WPE" bit="31" size="1"  desc="Write Protection Enabled"/>
    </register>
    <register name="GPR0" type="mmio" bar="SPIBAR" offset="0x98" size="4" desc="Global Protected Range 0">
      <field name="PRB" bit="0"  size="15" desc="Protected Range Base"/>
      <field name="RPE" bit="15" size="1"  desc="Read Protection Enabled"/>
      <field name="PRL" bit="16" size="15" desc="Protected Range Limit"/>
      <field name="WPE" bit="31" size="1"  desc="Write Protection Enabled"/>
    </register>
    <register name="PREOP" type="mmio" bar="SPIBAR" offset="0xA4" size="2" desc="Prefix Opcode Configuration Register">
      <field name="PREOP0" bit="0" size="8" desc="Prefix Opcode 0"/>
      <field name="PREOP1" bit="8" size="8" desc="Prefix Opcode 1"/>
    </register>
    <register name="OPTYPE" type="mmio" bar="SPIBAR" offset="0xA4" size="4" desc="Opcode Type Configuration Register">
      <field name="PREFIX0" bit="0"  size="8" desc="Prefix Opcode 0"/>
      <field name="PREFIX1" bit="8"  size="8" desc="Prefix Opcode 1"/>
      <field name="OPTYPE0" bit="16" size="2" desc="Opcode Type 0"/>
      <field name="OPTYPE1" bit="18" size="2" desc="Opcode Type 1"/>
      <field name="OPTYPE2" bit="20" size="2" desc="Opcode Type 2"/>
      <field name="OPTYPE3" bit="22" size="2" desc="Opcode Type 3"/>
      <field name="OPTYPE4" bit="24" size="2" desc="Opcode Type 4"/>
      <field name="OPTYPE5" bit="26" size="2" desc="Opcode Type 5"/>
      <field name="OPTYPE6" bit="28" size="2" desc="Opcode Type 6"/>
      <field name="OPTYPE7" bit="30" size="2" desc="Opcode Type 7"/>
    </register>
    <register name="OPMENU" type="mmio" bar="SPIBAR" offset="0xA8" size="8" desc="Opcode Menu Configuration Register">
      <field name="OPCODE0" bit="0"  size="8" desc="Allowable Opcode 0"/>
      <field name="OPCODE1" bit="8"  size="8" desc="Allowable Opcode 1"/>
      <field name="OPCODE2" bit="16" size="8" desc="Allowable Opcode 2"/>
      <field name="OPCODE3" bit="24" size="8" desc="Allowable Opcode 3"/>
      <field name="OPCODE4" bit="32" size="8" desc="Allowable Opcode 4"/>
      <field name="OPCODE5" bit="40" size="8" desc="Allowable Opcode 5"/>
      <field name="OPCODE6" bit="48" size="8" desc="Allowable Opcode 6"/>
      <field name="OPCODE7" bit="56" size="8" desc="Allowable Opcode 7"/>
    </register>
    <register name="OPMENU_LO" type="mmio" bar="SPIBAR" offset="0xA8" size="4" desc="Opcode Menu Configuration Register Low">
      <field name="OPCODE0" bit="0"  size="8" desc="Allowable Opcode 0"/>
      <field name="OPCODE1" bit="8"  size="8" desc="Allowable Opcode 1"/>
      <field name="OPCODE2" bit="16" size="8" desc="Allowable Opcode 2"/>
      <field name="OPCODE3" bit="24" size="8" desc="Allowable Opcode 3"/>
    </register>
    <register name="OPMENU_HI" type="mmio" bar="SPIBAR" offset="0xAC" size="4" desc="Opcode Menu Configuration Register High">
      <field name="OPCODE4" bit="0"  size="8" desc="Allowable Opcode 4"/>
      <field name="OPCODE5" bit="8"  size="8" desc="Allowable Opcode 5"/>
      <field name="OPCODE6" bit="16" size="8" desc="Allowable Opcode 6"/>
      <field name="OPCODE7" bit="24" size="8" desc="Allowable Opcode 7"/>
    </register>
    <register name="BIOS_FDOC" type="mmio" bar="SPIBAR" offset="0xB4" size="4" desc="Flash Descriptor Observability Control">
      <field name="FDSS" bit="12" size="3" desc="Flash Descriptor Section Select"/>
      <field name="FDSI" bit="2" size="10" desc="Flash Descriptor Section Index"/>
    </register>
    <register name="BIOS_FDOD" type="mmio" bar="SPIBAR" offset="0xB8" size="4" desc="Flash Descriptor Observability Data">
      <field name="FDOD" bit="0" size="31" desc="Flash Descriptor Section Data"/>
    </register>
    <register name="LVSCC" type="mmio" bar="SPIBAR" offset="0xC4" size="4" desc="Vendor Specific Component Capabilities for Component 0">
      <field name="WG"                 bit="2"  size="1" desc="Write Granularity"/>
      <field name="WSR"                bit="3"  size="1" desc="Write Status Required"/>
      <field name="WEWS"               bit="4"  size="1" desc="Write Enable on Write Status"/>
      <field name="QER"                bit="5"  size="3" desc="Quad Enable Requirements"/>
      <field name="EO_4k"              bit="8"  size="8" desc="4k Erase Opcode"/>
      <field name="EO_64k"             bit="16" size="8" desc="64k Erase Opcode"/>
      <field name="SOFT_RST_SUP"       bit="24" size="1" desc="Soft Reset Supported"/>
      <field name="SUSPEND_RESUME_SUP" bit="25" size="1" desc="Suspend/Resume Supported"/>
      <field name="DEEP_PWRDN_SUP"     bit="26" size="1" desc="Deep Powerdown Supported"/>
      <field name="RPMC_SUP"           bit="27" size="1" desc="RPMC Supported"/>
      <field name="EO_4k_VALID"        bit="28" size="1" desc="4k Erase Valid"/>
      <field name="EO_64k_VALID"       bit="29" size="1" desc="64k Erase Valid"/>
      <field name="VCL"                bit="30" size="1" desc="Vendor Component Lock"/>
      <field name="CPPTV"              bit="31" size="1" desc="Component Property Parameter Table Valid"/>
    </register>
    <register name="UVSCC" type="mmio" bar="SPIBAR" offset="0xC8" size="4" desc="Vendor Specific Component Capabilities for Component 1">
      <field name="WG"                 bit="2"  size="1" desc="Write Granularity"/>
      <field name="WSR"                bit="3"  size="1" desc="Write Status Required"/>
      <field name="WEWS"               bit="4"  size="1" desc="Write Enable on Write Status"/>
      <field name="QER"                bit="5"  size="3" desc="Quad Enable Requirements"/>
      <field name="EO_4k"              bit="8"  size="8" desc="4k Erase Opcode"/>
      <field name="EO_64k"             bit="16" size="8" desc="64k Erase Opcode"/>
      <field name="SOFT_RST_SUP"       bit="24" size="1" desc="Soft Reset Supported"/>
      <field name="SUSPEND_RESUME_SUP" bit="25" size="1" desc="Suspend/Resume Supported"/>
      <field name="DEEP_PWRDN_SUP"     bit="26" size="1" desc="Deep Powerdown Supported"/>
      <field name="RPMC_SUP"           bit="27" size="1" desc="RPMC Supported"/>
      <field name="EO_4k_VALID"        bit="28" size="1" desc="4k Erase Valid"/>
      <field name="EO_64k_VALID"       bit="29" size="1" desc="64k Erase Valid"/>
      <field name="CPPTV"              bit="31" size="1" desc="Component Property Parameter Table Valid"/>
    </register>
    <register name="SRDL" type="mmio" bar="SPIBAR" offset="0xF0" size="4" desc="Soft Reset Data Lock">
      <field name="SSL" bit="0" size="1" desc="Set_Stap Lock"/>
    </register>

	  <!-- CPU Model Specific Registers -->
    <register name="MSR_PPIN_CTL" type="msr" msr="0x4E" desc="Protected Processor Inventory Number Enable Control Register">
      <field name="ENABLE" bit="1" size="1" desc="Enabled MSR_PPIN_CTL register" />
      <field name="LOCK"   bit="0" size="1" desc="Lock MSR_PPIN_CTL register" />
    </register>
    <register name="MSR_PLATFORM_INFO" type="msr" msr="0xCE" desc="Package-level capabilities information">
      <field name="PPIN_CAP"           bit="23"  size="1"  desc="Indicates PPIN capability can be enabled" />
      <field name="CONFIG_TDP_LEVELS"  bit="33"  size="2"  desc="Configurable TDP" />
      <field name="BIOSGuard"          bit="35"  size="1"  desc="BIOS Guard" />
    </register>
    <register name="MSR_PKG_CST_CONFIG_CONTROL" type="msr" msr="0xE2" desc="C-State Configuration Register">
      <field name="LOCK" bit="15"  size="1"  desc="Lock MSR_PKG_CST_CONFIG_CONTROL register" />
    </register>

    <register name="CPU_BUS_NUMBER" type="msr" msr="0x300" desc="CPU Bus Number MSR">
      <field name="VALID"     bit="63" size="1" desc="MSR valid" />
      <field name="BUS_NUM_5" bit="40" size="8" desc="Bus number BIOS assigned CPUBUSNO(5)" />
      <field name="BUS_NUM_4" bit="32" size="8" desc="Bus number BIOS assigned CPUBUSNO(4)" />
      <field name="BUS_NUM_3" bit="24" size="8" desc="Bus number BIOS assigned CPUBUSNO(3)" />
      <field name="BUS_NUM_2" bit="16" size="8" desc="Bus number BIOS assigned CPUBUSNO(2)" />
      <field name="BUS_NUM_1" bit="8"  size="8" desc="Bus number BIOS assigned CPUBUSNO(1)" />
      <field name="BUS_NUM_0" bit="0"  size="8" desc="Bus number BIOS assigned CPUBUSNO(0)" />
    </register>

  </registers>

  <controls>
  </controls>

</configuration>