library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
use IEEE.NUMERIC_STD.ALL;
 
entity top is
    Port ( DACin : in  STD_LOGIC_VECTOR (7 downto 0);
           DAC_Clk : in  STD_LOGIC;
           --Reset : in  STD_LOGIC;
           DACout : out  STD_LOGIC);
end top;
 
architecture Behavioral of top is
 
signal DeltaB : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
signal SigmaA : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
signal SigmaB : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
signal SigmaLatсhD : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
signal SigmaLatсhQ : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
 
begin
   DeltaB(9) <= SigmaLatсhQ(9);
   DeltaB(8) <= SigmaLatсhQ(9);
   DeltaB(7 downto 0) <= "00000000";
   
   SigmaA <= DACin + DeltaB;
   SigmaB <= SigmaLatсhQ;
   SigmaLatсhD <= SigmaA + SigmaB;
   
   process (DAC_Clk) begin
   if DAC_Clk'event and DAC_Clk='1' then
      SigmaLatсhQ <= SigmaLatсhD;
      DACout <= SigmaLatсhQ(9);
   end if;
   end process;
end Behavioral;