

================================================================
== Vivado HLS Report for 'digitrec_update_knn'
================================================================
* Date:           Wed Jun 16 13:44:39 2021

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        3-nn.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      5.70|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- WHILE      |    ?|    ?|         1|          -|          -|     ?|    no    |
        |- UPDATEKNN  |    6|    6|         2|          -|          -|     3|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp_i)
	2  / (!tmp_i)
3 --> 
	4  / (!exitcond)
	5  / (exitcond)
4 --> 
	3  / true
5 --> 
* FSM state operations: 

 <State 1>: 2.94ns
ST_1: tmp_4_read [1/1] 0.00ns
:0  %tmp_4_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %tmp_4)

ST_1: train_inst_V_read [1/1] 0.00ns
:1  %train_inst_V_read = call i48 @_ssdm_op_Read.ap_auto.i48(i48 %train_inst_V)

ST_1: test_inst_V_read [1/1] 0.00ns
:2  %test_inst_V_read = call i49 @_ssdm_op_Read.ap_auto.i49(i49 %test_inst_V)

ST_1: tmp_4_cast_cast [1/1] 0.00ns
:3  %tmp_4_cast_cast = zext i4 %tmp_4_read to i6

ST_1: tmp_5 [1/1] 0.00ns
:4  %tmp_5 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %tmp_4_read, i2 0)

ST_1: tmp_6 [1/1] 1.72ns
:5  %tmp_6 = sub i6 %tmp_5, %tmp_4_cast_cast

ST_1: train_inst_V_cast [1/1] 0.00ns
:6  %train_inst_V_cast = zext i48 %train_inst_V_read to i49

ST_1: r_V [1/1] 1.37ns
:7  %r_V = xor i49 %train_inst_V_cast, %test_inst_V_read

ST_1: stg_14 [1/1] 1.57ns
:8  br label %1


 <State 2>: 4.41ns
ST_2: distance_V [1/1] 0.00ns
:0  %distance_V = phi i6 [ 0, %0 ], [ %count_V, %2 ]

ST_2: n_V_buf_i [1/1] 0.00ns
:1  %n_V_buf_i = phi i49 [ %r_V, %0 ], [ %tmp_6_i, %2 ]

ST_2: tmp_i [1/1] 2.62ns
:2  %tmp_i = icmp eq i49 %n_V_buf_i, 0

ST_2: count_V [1/1] 1.72ns
:3  %count_V = add i6 %distance_V, 1

ST_2: stg_19 [1/1] 1.57ns
:4  br i1 %tmp_i, label %bitcount.exit, label %2

ST_2: stg_20 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str5) nounwind

ST_2: tmp_5_i [1/1] 3.04ns
:1  %tmp_5_i = add i49 %n_V_buf_i, -1

ST_2: tmp_6_i [1/1] 1.37ns
:2  %tmp_6_i = and i49 %tmp_5_i, %n_V_buf_i

ST_2: stg_23 [1/1] 0.00ns
:3  br label %1


 <State 3>: 4.11ns
ST_3: p_s [1/1] 0.00ns
bitcount.exit:0  %p_s = phi i6 [ %max_V_s, %._crit_edge ], [ 0, %1 ]

ST_3: p_026_s [1/1] 0.00ns
bitcount.exit:1  %p_026_s = phi i4 [ %i_val_V_026_s, %._crit_edge ], [ undef, %1 ]

ST_3: val_assign [1/1] 0.00ns
bitcount.exit:2  %val_assign = phi i2 [ %i, %._crit_edge ], [ 0, %1 ]

ST_3: exitcond [1/1] 1.36ns
bitcount.exit:3  %exitcond = icmp eq i2 %val_assign, -1

ST_3: empty [1/1] 0.00ns
bitcount.exit:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_3: i [1/1] 0.80ns
bitcount.exit:5  %i = add i2 %val_assign, 1

ST_3: stg_30 [1/1] 0.00ns
bitcount.exit:6  br i1 %exitcond, label %3, label %._crit_edge

ST_3: tmp_2_cast [1/1] 0.00ns
._crit_edge:1  %tmp_2_cast = zext i2 %val_assign to i6

ST_3: tmp_8 [1/1] 1.72ns
._crit_edge:2  %tmp_8 = add i6 %tmp_6, %tmp_2_cast

ST_3: tmp_8_cast [1/1] 0.00ns
._crit_edge:3  %tmp_8_cast = sext i6 %tmp_8 to i64

ST_3: min_distances_V_addr_1 [1/1] 0.00ns
._crit_edge:4  %min_distances_V_addr_1 = getelementptr [30 x i6]* %min_distances_V, i64 0, i64 %tmp_8_cast

ST_3: max_V [2/2] 2.39ns
._crit_edge:5  %max_V = load i6* %min_distances_V_addr_1, align 1

ST_3: tmp_cast [1/1] 0.00ns
:0  %tmp_cast = zext i4 %p_026_s to i6

ST_3: tmp_7 [1/1] 1.72ns
:1  %tmp_7 = add i6 %tmp_6, %tmp_cast

ST_3: tmp_7_cast [1/1] 0.00ns
:2  %tmp_7_cast = sext i6 %tmp_7 to i64

ST_3: min_distances_V_addr [1/1] 0.00ns
:3  %min_distances_V_addr = getelementptr [30 x i6]* %min_distances_V, i64 0, i64 %tmp_7_cast

ST_3: min_distances_V_load [2/2] 2.39ns
:4  %min_distances_V_load = load i6* %min_distances_V_addr, align 1


 <State 4>: 5.70ns
ST_4: stg_41 [1/1] 0.00ns
._crit_edge:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str7) nounwind

ST_4: max_V [1/2] 2.39ns
._crit_edge:5  %max_V = load i6* %min_distances_V_addr_1, align 1

ST_4: tmp_3 [1/1] 1.94ns
._crit_edge:6  %tmp_3 = icmp ugt i6 %max_V, %p_s

ST_4: i_val_V [1/1] 0.00ns
._crit_edge:7  %i_val_V = zext i2 %val_assign to i4

ST_4: max_V_s [1/1] 1.37ns
._crit_edge:8  %max_V_s = select i1 %tmp_3, i6 %max_V, i6 %p_s

ST_4: i_val_V_026_s [1/1] 1.37ns
._crit_edge:9  %i_val_V_026_s = select i1 %tmp_3, i4 %i_val_V, i4 %p_026_s

ST_4: stg_47 [1/1] 0.00ns
._crit_edge:10  br label %bitcount.exit


 <State 5>: 4.33ns
ST_5: min_distances_V_load [1/2] 2.39ns
:4  %min_distances_V_load = load i6* %min_distances_V_addr, align 1

ST_5: tmp_1 [1/1] 1.94ns
:5  %tmp_1 = icmp ult i6 %distance_V, %min_distances_V_load

ST_5: stg_50 [1/1] 0.00ns
:6  br i1 %tmp_1, label %4, label %._crit_edge54

ST_5: stg_51 [1/1] 2.39ns
:0  store i6 %distance_V, i6* %min_distances_V_addr, align 1

ST_5: stg_52 [1/1] 0.00ns
:1  br label %._crit_edge54

ST_5: stg_53 [1/1] 0.00ns
._crit_edge54:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ test_inst_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ train_inst_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ min_distances_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ tmp_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp_4_read             (read             ) [ 000000]
train_inst_V_read      (read             ) [ 000000]
test_inst_V_read       (read             ) [ 000000]
tmp_4_cast_cast        (zext             ) [ 000000]
tmp_5                  (bitconcatenate   ) [ 000000]
tmp_6                  (sub              ) [ 001110]
train_inst_V_cast      (zext             ) [ 000000]
r_V                    (xor              ) [ 011000]
stg_14                 (br               ) [ 011000]
distance_V             (phi              ) [ 001111]
n_V_buf_i              (phi              ) [ 001000]
tmp_i                  (icmp             ) [ 001000]
count_V                (add              ) [ 011000]
stg_19                 (br               ) [ 001110]
stg_20                 (specloopname     ) [ 000000]
tmp_5_i                (add              ) [ 000000]
tmp_6_i                (and              ) [ 011000]
stg_23                 (br               ) [ 011000]
p_s                    (phi              ) [ 000110]
p_026_s                (phi              ) [ 000110]
val_assign             (phi              ) [ 000110]
exitcond               (icmp             ) [ 000110]
empty                  (speclooptripcount) [ 000000]
i                      (add              ) [ 001110]
stg_30                 (br               ) [ 000000]
tmp_2_cast             (zext             ) [ 000000]
tmp_8                  (add              ) [ 000000]
tmp_8_cast             (sext             ) [ 000000]
min_distances_V_addr_1 (getelementptr    ) [ 000010]
tmp_cast               (zext             ) [ 000000]
tmp_7                  (add              ) [ 000000]
tmp_7_cast             (sext             ) [ 000000]
min_distances_V_addr   (getelementptr    ) [ 000001]
stg_41                 (specloopname     ) [ 000000]
max_V                  (load             ) [ 000000]
tmp_3                  (icmp             ) [ 000000]
i_val_V                (zext             ) [ 000000]
max_V_s                (select           ) [ 001110]
i_val_V_026_s          (select           ) [ 001110]
stg_47                 (br               ) [ 001110]
min_distances_V_load   (load             ) [ 000000]
tmp_1                  (icmp             ) [ 000001]
stg_50                 (br               ) [ 000000]
stg_51                 (store            ) [ 000000]
stg_52                 (br               ) [ 000000]
stg_53                 (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="test_inst_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="test_inst_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="train_inst_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="train_inst_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="min_distances_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="min_distances_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="tmp_4">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_4"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i48"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i49"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="tmp_4_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="4" slack="0"/>
<pin id="46" dir="0" index="1" bw="4" slack="0"/>
<pin id="47" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_4_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="train_inst_V_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="48" slack="0"/>
<pin id="52" dir="0" index="1" bw="48" slack="0"/>
<pin id="53" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="train_inst_V_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="test_inst_V_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="49" slack="0"/>
<pin id="58" dir="0" index="1" bw="49" slack="0"/>
<pin id="59" dir="1" index="2" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="test_inst_V_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="min_distances_V_addr_1_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="6" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="6" slack="0"/>
<pin id="66" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="min_distances_V_addr_1/3 "/>
</bind>
</comp>

<comp id="69" class="1004" name="grp_access_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="5" slack="0"/>
<pin id="71" dir="0" index="1" bw="6" slack="2"/>
<pin id="72" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="max_V/3 min_distances_V_load/3 stg_51/5 "/>
</bind>
</comp>

<comp id="74" class="1004" name="min_distances_V_addr_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="6" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="6" slack="0"/>
<pin id="78" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="min_distances_V_addr/3 "/>
</bind>
</comp>

<comp id="82" class="1005" name="distance_V_reg_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="6" slack="1"/>
<pin id="84" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="distance_V (phireg) "/>
</bind>
</comp>

<comp id="87" class="1004" name="distance_V_phi_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="1" slack="1"/>
<pin id="89" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="90" dir="0" index="2" bw="6" slack="0"/>
<pin id="91" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="distance_V/2 "/>
</bind>
</comp>

<comp id="95" class="1005" name="n_V_buf_i_reg_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="49" slack="2147483647"/>
<pin id="97" dir="1" index="1" bw="49" slack="2147483647"/>
</pin_list>
<bind>
<opset="n_V_buf_i (phireg) "/>
</bind>
</comp>

<comp id="98" class="1004" name="n_V_buf_i_phi_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="49" slack="1"/>
<pin id="100" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="101" dir="0" index="2" bw="49" slack="0"/>
<pin id="102" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="4" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n_V_buf_i/2 "/>
</bind>
</comp>

<comp id="104" class="1005" name="p_s_reg_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="6" slack="1"/>
<pin id="106" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_s (phireg) "/>
</bind>
</comp>

<comp id="108" class="1004" name="p_s_phi_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="6" slack="1"/>
<pin id="110" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="1" slack="1"/>
<pin id="112" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_s/3 "/>
</bind>
</comp>

<comp id="116" class="1005" name="p_026_s_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="4" slack="1"/>
<pin id="118" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_026_s (phireg) "/>
</bind>
</comp>

<comp id="120" class="1004" name="p_026_s_phi_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="4" slack="1"/>
<pin id="122" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="1" slack="1"/>
<pin id="124" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_026_s/3 "/>
</bind>
</comp>

<comp id="128" class="1005" name="val_assign_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="2" slack="1"/>
<pin id="130" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="val_assign (phireg) "/>
</bind>
</comp>

<comp id="132" class="1004" name="val_assign_phi_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="2" slack="0"/>
<pin id="134" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="1" slack="1"/>
<pin id="136" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="val_assign/3 "/>
</bind>
</comp>

<comp id="140" class="1004" name="tmp_4_cast_cast_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="4" slack="0"/>
<pin id="142" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_cast_cast/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="tmp_5_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="6" slack="0"/>
<pin id="146" dir="0" index="1" bw="4" slack="0"/>
<pin id="147" dir="0" index="2" bw="1" slack="0"/>
<pin id="148" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="tmp_6_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="6" slack="0"/>
<pin id="154" dir="0" index="1" bw="4" slack="0"/>
<pin id="155" dir="1" index="2" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="train_inst_V_cast_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="48" slack="0"/>
<pin id="160" dir="1" index="1" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="train_inst_V_cast/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="r_V_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="48" slack="0"/>
<pin id="164" dir="0" index="1" bw="49" slack="0"/>
<pin id="165" dir="1" index="2" bw="49" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="tmp_i_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="49" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="count_V_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="6" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="count_V/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="tmp_5_i_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="49" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="1" index="2" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5_i/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="tmp_6_i_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="49" slack="0"/>
<pin id="188" dir="0" index="1" bw="49" slack="0"/>
<pin id="189" dir="1" index="2" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_6_i/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="exitcond_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="2" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="i_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="2" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="tmp_2_cast_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="2" slack="0"/>
<pin id="206" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_cast/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="tmp_8_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="6" slack="2"/>
<pin id="210" dir="0" index="1" bw="2" slack="0"/>
<pin id="211" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="213" class="1004" name="tmp_8_cast_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="6" slack="0"/>
<pin id="215" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_8_cast/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="tmp_cast_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="4" slack="0"/>
<pin id="220" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="tmp_7_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="6" slack="2"/>
<pin id="224" dir="0" index="1" bw="4" slack="0"/>
<pin id="225" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="227" class="1004" name="tmp_7_cast_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="6" slack="0"/>
<pin id="229" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_7_cast/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="tmp_3_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="6" slack="0"/>
<pin id="234" dir="0" index="1" bw="6" slack="1"/>
<pin id="235" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="238" class="1004" name="i_val_V_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="2" slack="1"/>
<pin id="240" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_val_V/4 "/>
</bind>
</comp>

<comp id="242" class="1004" name="max_V_s_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="6" slack="0"/>
<pin id="245" dir="0" index="2" bw="6" slack="1"/>
<pin id="246" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_V_s/4 "/>
</bind>
</comp>

<comp id="250" class="1004" name="i_val_V_026_s_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="2" slack="0"/>
<pin id="253" dir="0" index="2" bw="4" slack="1"/>
<pin id="254" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_val_V_026_s/4 "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_1_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="6" slack="2"/>
<pin id="260" dir="0" index="1" bw="6" slack="0"/>
<pin id="261" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/5 "/>
</bind>
</comp>

<comp id="264" class="1005" name="tmp_6_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="6" slack="2"/>
<pin id="266" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="270" class="1005" name="r_V_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="49" slack="1"/>
<pin id="272" dir="1" index="1" bw="49" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="278" class="1005" name="count_V_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="6" slack="0"/>
<pin id="280" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="count_V "/>
</bind>
</comp>

<comp id="283" class="1005" name="tmp_6_i_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="49" slack="0"/>
<pin id="285" dir="1" index="1" bw="49" slack="0"/>
</pin_list>
<bind>
<opset="tmp_6_i "/>
</bind>
</comp>

<comp id="291" class="1005" name="i_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="2" slack="0"/>
<pin id="293" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="296" class="1005" name="min_distances_V_addr_1_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="5" slack="1"/>
<pin id="298" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="min_distances_V_addr_1 "/>
</bind>
</comp>

<comp id="301" class="1005" name="min_distances_V_addr_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="5" slack="1"/>
<pin id="303" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="min_distances_V_addr "/>
</bind>
</comp>

<comp id="306" class="1005" name="max_V_s_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="6" slack="1"/>
<pin id="308" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="max_V_s "/>
</bind>
</comp>

<comp id="311" class="1005" name="i_val_V_026_s_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="4" slack="1"/>
<pin id="313" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_val_V_026_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="48"><net_src comp="8" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="6" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="10" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="2" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="12" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="40" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="62" pin="3"/><net_sink comp="69" pin=0"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="40" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="81"><net_src comp="74" pin="3"/><net_sink comp="69" pin=0"/></net>

<net id="85"><net_src comp="18" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="86"><net_src comp="82" pin="1"/><net_sink comp="69" pin=1"/></net>

<net id="93"><net_src comp="82" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="94"><net_src comp="87" pin="4"/><net_sink comp="82" pin=0"/></net>

<net id="107"><net_src comp="18" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="114"><net_src comp="104" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="115"><net_src comp="108" pin="4"/><net_sink comp="104" pin=0"/></net>

<net id="119"><net_src comp="30" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="126"><net_src comp="116" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="127"><net_src comp="120" pin="4"/><net_sink comp="116" pin=0"/></net>

<net id="131"><net_src comp="16" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="138"><net_src comp="128" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="139"><net_src comp="132" pin="4"/><net_sink comp="128" pin=0"/></net>

<net id="143"><net_src comp="44" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="149"><net_src comp="14" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="44" pin="2"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="16" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="156"><net_src comp="144" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="140" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="161"><net_src comp="50" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="166"><net_src comp="158" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="56" pin="2"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="98" pin="4"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="20" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="87" pin="4"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="22" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="98" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="28" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="180" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="98" pin="4"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="132" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="32" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="132" pin="4"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="38" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="207"><net_src comp="132" pin="4"/><net_sink comp="204" pin=0"/></net>

<net id="212"><net_src comp="204" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="216"><net_src comp="208" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="221"><net_src comp="120" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="226"><net_src comp="218" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="230"><net_src comp="222" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="236"><net_src comp="69" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="104" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="241"><net_src comp="128" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="247"><net_src comp="232" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="69" pin="2"/><net_sink comp="242" pin=1"/></net>

<net id="249"><net_src comp="104" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="255"><net_src comp="232" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="238" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="257"><net_src comp="116" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="262"><net_src comp="82" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="69" pin="2"/><net_sink comp="258" pin=1"/></net>

<net id="267"><net_src comp="152" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="269"><net_src comp="264" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="273"><net_src comp="162" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="281"><net_src comp="174" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="286"><net_src comp="186" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="294"><net_src comp="198" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="299"><net_src comp="62" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="304"><net_src comp="74" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="309"><net_src comp="242" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="314"><net_src comp="250" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="120" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: min_distances_V | {5 }
 - Input state : 
	Port: digitrec_update_knn : test_inst_V | {1 }
	Port: digitrec_update_knn : train_inst_V | {1 }
	Port: digitrec_update_knn : min_distances_V | {3 4 5 }
	Port: digitrec_update_knn : tmp_4 | {1 }
  - Chain level:
	State 1
		tmp_6 : 1
		r_V : 1
	State 2
		tmp_i : 1
		count_V : 1
		stg_19 : 2
		tmp_5_i : 1
		tmp_6_i : 2
	State 3
		exitcond : 1
		i : 1
		stg_30 : 2
		tmp_2_cast : 1
		tmp_8 : 2
		tmp_8_cast : 3
		min_distances_V_addr_1 : 4
		max_V : 5
		tmp_cast : 1
		tmp_7 : 2
		tmp_7_cast : 3
		min_distances_V_addr : 4
		min_distances_V_load : 5
	State 4
		tmp_3 : 1
		max_V_s : 2
		i_val_V_026_s : 2
	State 5
		tmp_1 : 1
		stg_50 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |        count_V_fu_174        |    0    |    6    |
|          |        tmp_5_i_fu_180        |    0    |    49   |
|    add   |           i_fu_198           |    0    |    2    |
|          |         tmp_8_fu_208         |    0    |    6    |
|          |         tmp_7_fu_222         |    0    |    6    |
|----------|------------------------------|---------|---------|
|    xor   |          r_V_fu_162          |    0    |    67   |
|----------|------------------------------|---------|---------|
|    and   |        tmp_6_i_fu_186        |    0    |    67   |
|----------|------------------------------|---------|---------|
|          |         tmp_i_fu_168         |    0    |    17   |
|   icmp   |        exitcond_fu_192       |    0    |    1    |
|          |         tmp_3_fu_232         |    0    |    3    |
|          |         tmp_1_fu_258         |    0    |    3    |
|----------|------------------------------|---------|---------|
|  select  |        max_V_s_fu_242        |    0    |    6    |
|          |     i_val_V_026_s_fu_250     |    0    |    4    |
|----------|------------------------------|---------|---------|
|    sub   |         tmp_6_fu_152         |    0    |    6    |
|----------|------------------------------|---------|---------|
|          |     tmp_4_read_read_fu_44    |    0    |    0    |
|   read   | train_inst_V_read_read_fu_50 |    0    |    0    |
|          |  test_inst_V_read_read_fu_56 |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |    tmp_4_cast_cast_fu_140    |    0    |    0    |
|          |   train_inst_V_cast_fu_158   |    0    |    0    |
|   zext   |       tmp_2_cast_fu_204      |    0    |    0    |
|          |        tmp_cast_fu_218       |    0    |    0    |
|          |        i_val_V_fu_238        |    0    |    0    |
|----------|------------------------------|---------|---------|
|bitconcatenate|         tmp_5_fu_144         |    0    |    0    |
|----------|------------------------------|---------|---------|
|   sext   |       tmp_8_cast_fu_213      |    0    |    0    |
|          |       tmp_7_cast_fu_227      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   243   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|        count_V_reg_278       |    6   |
|       distance_V_reg_82      |    6   |
|           i_reg_291          |    2   |
|     i_val_V_026_s_reg_311    |    4   |
|        max_V_s_reg_306       |    6   |
|min_distances_V_addr_1_reg_296|    5   |
| min_distances_V_addr_reg_301 |    5   |
|       n_V_buf_i_reg_95       |   49   |
|        p_026_s_reg_116       |    4   |
|          p_s_reg_104         |    6   |
|          r_V_reg_270         |   49   |
|        tmp_6_i_reg_283       |   49   |
|         tmp_6_reg_264        |    6   |
|      val_assign_reg_128      |    2   |
+------------------------------+--------+
|             Total            |   199  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_69  |  p0  |   4  |   5  |   20   ||    5    |
|  distance_V_reg_82 |  p0  |   2  |   6  |   12   ||    6    |
|     p_s_reg_104    |  p0  |   2  |   6  |   12   ||    6    |
|   p_026_s_reg_116  |  p0  |   2  |   4  |    8   ||    4    |
| val_assign_reg_128 |  p0  |   2  |   2  |    4   ||    2    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   56   ||  7.855  ||    23   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   243  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    7   |    -   |   23   |
|  Register |    -   |   199  |    -   |
+-----------+--------+--------+--------+
|   Total   |    7   |   199  |   266  |
+-----------+--------+--------+--------+
