
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={0,rS,rT,rD,0,36}                      Premise(F2)
	S3= ICache[addr]={0,rS,rT,rD,0,36}                          Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= CP0.ASID=>IMMU.PID                                      Premise(F4)
	S7= IMMU.PID=pid                                            Path(S4,S6)
	S8= PC.Out=>IMMU.IEA                                        Premise(F5)
	S9= IMMU.IEA=addr                                           Path(S5,S8)
	S10= IMMU.Addr={pid,addr}                                   IMMU-Search(S7,S9)
	S11= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S7,S9)
	S12= IMMU.Addr=>IAddrReg.In                                 Premise(F6)
	S13= IAddrReg.In={pid,addr}                                 Path(S10,S12)
	S14= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F7)
	S15= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S11,S14)
	S16= PC.Out=>ICache.IEA                                     Premise(F8)
	S17= ICache.IEA=addr                                        Path(S5,S16)
	S18= ICache.Hit=ICacheHit(addr)                             ICache-Search(S17)
	S19= ICache.Out={0,rS,rT,rD,0,36}                           ICache-Search(S17,S3)
	S20= ICache.Out=>IR_IMMU.In                                 Premise(F9)
	S21= IR_IMMU.In={0,rS,rT,rD,0,36}                           Path(S19,S20)
	S22= ICache.Out=>ICacheReg.In                               Premise(F10)
	S23= ICacheReg.In={0,rS,rT,rD,0,36}                         Path(S19,S22)
	S24= ICache.Hit=>CU_IF.ICacheHit                            Premise(F11)
	S25= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S18,S24)
	S26= ICache.Out=>IR_ID.In                                   Premise(F12)
	S27= IR_ID.In={0,rS,rT,rD,0,36}                             Path(S19,S26)
	S28= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F13)
	S29= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F14)
	S30= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F15)
	S31= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F16)
	S32= ICache.Hit=>FU.ICacheHit                               Premise(F17)
	S33= FU.ICacheHit=ICacheHit(addr)                           Path(S18,S32)
	S34= FU.Halt_IF=>CU_IF.Halt                                 Premise(F18)
	S35= FU.Bub_IF=>CU_IF.Bub                                   Premise(F19)
	S36= CtrlASIDIn=0                                           Premise(F20)
	S37= CtrlCP0=0                                              Premise(F21)
	S38= CP0[ASID]=pid                                          CP0-Hold(S0,S37)
	S39= CtrlEPCIn=0                                            Premise(F22)
	S40= CtrlExCodeIn=0                                         Premise(F23)
	S41= CtrlIMMU=0                                             Premise(F24)
	S42= CtrlPC=0                                               Premise(F25)
	S43= CtrlPCInc=1                                            Premise(F26)
	S44= PC[Out]=addr+4                                         PC-Inc(S1,S42,S43)
	S45= PC[CIA]=addr                                           PC-Inc(S1,S42,S43)
	S46= CtrlIAddrReg=0                                         Premise(F27)
	S47= CtrlICache=0                                           Premise(F28)
	S48= ICache[addr]={0,rS,rT,rD,0,36}                         ICache-Hold(S3,S47)
	S49= CtrlIR_IMMU=0                                          Premise(F29)
	S50= CtrlICacheReg=0                                        Premise(F30)
	S51= CtrlIR_ID=1                                            Premise(F31)
	S52= [IR_ID]={0,rS,rT,rD,0,36}                              IR_ID-Write(S27,S51)
	S53= CtrlIMem=0                                             Premise(F32)
	S54= IMem[{pid,addr}]={0,rS,rT,rD,0,36}                     IMem-Hold(S2,S53)
	S55= CtrlIRMux=0                                            Premise(F33)
	S56= CtrlGPR=0                                              Premise(F34)
	S57= CtrlA_EX=0                                             Premise(F35)
	S58= CtrlB_EX=0                                             Premise(F36)
	S59= CtrlIR_EX=0                                            Premise(F37)
	S60= CtrlALUOut_MEM=0                                       Premise(F38)
	S61= CtrlIR_MEM=0                                           Premise(F39)
	S62= CtrlIR_DMMU1=0                                         Premise(F40)
	S63= CtrlIR_WB=0                                            Premise(F41)
	S64= CtrlA_MEM=0                                            Premise(F42)
	S65= CtrlA_WB=0                                             Premise(F43)
	S66= CtrlB_MEM=0                                            Premise(F44)
	S67= CtrlB_WB=0                                             Premise(F45)
	S68= CtrlALUOut_DMMU1=0                                     Premise(F46)
	S69= CtrlALUOut_WB=0                                        Premise(F47)
	S70= CtrlIR_DMMU2=0                                         Premise(F48)
	S71= CtrlALUOut_DMMU2=0                                     Premise(F49)
	S72= GPR[rS]=a                                              Premise(F50)
	S73= GPR[rT]=b                                              Premise(F51)

ID	S74= CP0.ASID=pid                                           CP0-Read-ASID(S38)
	S75= PC.Out=addr+4                                          PC-Out(S44)
	S76= PC.CIA=addr                                            PC-Out(S45)
	S77= PC.CIA31_28=addr[31:28]                                PC-Out(S45)
	S78= IR_ID.Out={0,rS,rT,rD,0,36}                            IR-Out(S52)
	S79= IR_ID.Out31_26=0                                       IR-Out(S52)
	S80= IR_ID.Out25_21=rS                                      IR-Out(S52)
	S81= IR_ID.Out20_16=rT                                      IR-Out(S52)
	S82= IR_ID.Out15_11=rD                                      IR-Out(S52)
	S83= IR_ID.Out10_6=0                                        IR-Out(S52)
	S84= IR_ID.Out5_0=36                                        IR-Out(S52)
	S85= IR_ID.Out=>FU.IR_ID                                    Premise(F82)
	S86= FU.IR_ID={0,rS,rT,rD,0,36}                             Path(S78,S85)
	S87= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F83)
	S88= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F84)
	S89= IR_ID.Out31_26=>CU_ID.Op                               Premise(F85)
	S90= CU_ID.Op=0                                             Path(S79,S89)
	S91= IR_ID.Out25_21=>GPR.RReg1                              Premise(F86)
	S92= GPR.RReg1=rS                                           Path(S80,S91)
	S93= GPR.Rdata1=a                                           GPR-Read(S92,S72)
	S94= IR_ID.Out20_16=>GPR.RReg2                              Premise(F87)
	S95= GPR.RReg2=rT                                           Path(S81,S94)
	S96= GPR.Rdata2=b                                           GPR-Read(S95,S73)
	S97= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F88)
	S98= CU_ID.IRFunc=36                                        Path(S84,S97)
	S99= GPR.Rdata1=>FU.InID1                                   Premise(F89)
	S100= FU.InID1=a                                            Path(S93,S99)
	S101= FU.OutID1=FU(a)                                       FU-Forward(S100)
	S102= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F90)
	S103= FU.InID1_RReg=rS                                      Path(S80,S102)
	S104= FU.OutID1=>A_EX.In                                    Premise(F91)
	S105= A_EX.In=FU(a)                                         Path(S101,S104)
	S106= GPR.Rdata2=>FU.InID2                                  Premise(F92)
	S107= FU.InID2=b                                            Path(S96,S106)
	S108= FU.OutID2=FU(b)                                       FU-Forward(S107)
	S109= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F93)
	S110= FU.InID2_RReg=rT                                      Path(S81,S109)
	S111= FU.OutID2=>B_EX.In                                    Premise(F94)
	S112= B_EX.In=FU(b)                                         Path(S108,S111)
	S113= IR_ID.Out=>IR_EX.In                                   Premise(F95)
	S114= IR_EX.In={0,rS,rT,rD,0,36}                            Path(S78,S113)
	S115= FU.Halt_ID=>CU_ID.Halt                                Premise(F96)
	S116= FU.Bub_ID=>CU_ID.Bub                                  Premise(F97)
	S117= CtrlASIDIn=0                                          Premise(F98)
	S118= CtrlCP0=0                                             Premise(F99)
	S119= CP0[ASID]=pid                                         CP0-Hold(S38,S118)
	S120= CtrlEPCIn=0                                           Premise(F100)
	S121= CtrlExCodeIn=0                                        Premise(F101)
	S122= CtrlIMMU=0                                            Premise(F102)
	S123= CtrlPC=0                                              Premise(F103)
	S124= CtrlPCInc=0                                           Premise(F104)
	S125= PC[CIA]=addr                                          PC-Hold(S45,S124)
	S126= PC[Out]=addr+4                                        PC-Hold(S44,S123,S124)
	S127= CtrlIAddrReg=0                                        Premise(F105)
	S128= CtrlICache=0                                          Premise(F106)
	S129= ICache[addr]={0,rS,rT,rD,0,36}                        ICache-Hold(S48,S128)
	S130= CtrlIR_IMMU=0                                         Premise(F107)
	S131= CtrlICacheReg=0                                       Premise(F108)
	S132= CtrlIR_ID=0                                           Premise(F109)
	S133= [IR_ID]={0,rS,rT,rD,0,36}                             IR_ID-Hold(S52,S132)
	S134= CtrlIMem=0                                            Premise(F110)
	S135= IMem[{pid,addr}]={0,rS,rT,rD,0,36}                    IMem-Hold(S54,S134)
	S136= CtrlIRMux=0                                           Premise(F111)
	S137= CtrlGPR=0                                             Premise(F112)
	S138= GPR[rS]=a                                             GPR-Hold(S72,S137)
	S139= GPR[rT]=b                                             GPR-Hold(S73,S137)
	S140= CtrlA_EX=1                                            Premise(F113)
	S141= [A_EX]=FU(a)                                          A_EX-Write(S105,S140)
	S142= CtrlB_EX=1                                            Premise(F114)
	S143= [B_EX]=FU(b)                                          B_EX-Write(S112,S142)
	S144= CtrlIR_EX=1                                           Premise(F115)
	S145= [IR_EX]={0,rS,rT,rD,0,36}                             IR_EX-Write(S114,S144)
	S146= CtrlALUOut_MEM=0                                      Premise(F116)
	S147= CtrlIR_MEM=0                                          Premise(F117)
	S148= CtrlIR_DMMU1=0                                        Premise(F118)
	S149= CtrlIR_WB=0                                           Premise(F119)
	S150= CtrlA_MEM=0                                           Premise(F120)
	S151= CtrlA_WB=0                                            Premise(F121)
	S152= CtrlB_MEM=0                                           Premise(F122)
	S153= CtrlB_WB=0                                            Premise(F123)
	S154= CtrlALUOut_DMMU1=0                                    Premise(F124)
	S155= CtrlALUOut_WB=0                                       Premise(F125)
	S156= CtrlIR_DMMU2=0                                        Premise(F126)
	S157= CtrlALUOut_DMMU2=0                                    Premise(F127)

EX	S158= CP0.ASID=pid                                          CP0-Read-ASID(S119)
	S159= PC.CIA=addr                                           PC-Out(S125)
	S160= PC.CIA31_28=addr[31:28]                               PC-Out(S125)
	S161= PC.Out=addr+4                                         PC-Out(S126)
	S162= IR_ID.Out={0,rS,rT,rD,0,36}                           IR-Out(S133)
	S163= IR_ID.Out31_26=0                                      IR-Out(S133)
	S164= IR_ID.Out25_21=rS                                     IR-Out(S133)
	S165= IR_ID.Out20_16=rT                                     IR-Out(S133)
	S166= IR_ID.Out15_11=rD                                     IR-Out(S133)
	S167= IR_ID.Out10_6=0                                       IR-Out(S133)
	S168= IR_ID.Out5_0=36                                       IR-Out(S133)
	S169= A_EX.Out=FU(a)                                        A_EX-Out(S141)
	S170= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S141)
	S171= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S141)
	S172= B_EX.Out=FU(b)                                        B_EX-Out(S143)
	S173= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S143)
	S174= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S143)
	S175= IR_EX.Out={0,rS,rT,rD,0,36}                           IR_EX-Out(S145)
	S176= IR_EX.Out31_26=0                                      IR_EX-Out(S145)
	S177= IR_EX.Out25_21=rS                                     IR_EX-Out(S145)
	S178= IR_EX.Out20_16=rT                                     IR_EX-Out(S145)
	S179= IR_EX.Out15_11=rD                                     IR_EX-Out(S145)
	S180= IR_EX.Out10_6=0                                       IR_EX-Out(S145)
	S181= IR_EX.Out5_0=36                                       IR_EX-Out(S145)
	S182= IR_EX.Out=>FU.IR_EX                                   Premise(F128)
	S183= FU.IR_EX={0,rS,rT,rD,0,36}                            Path(S175,S182)
	S184= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F129)
	S185= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F130)
	S186= IR_EX.Out31_26=>CU_EX.Op                              Premise(F131)
	S187= CU_EX.Op=0                                            Path(S176,S186)
	S188= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F132)
	S189= CU_EX.IRFunc=36                                       Path(S181,S188)
	S190= A_EX.Out=>ALU.A                                       Premise(F133)
	S191= ALU.A=FU(a)                                           Path(S169,S190)
	S192= B_EX.Out=>ALU.B                                       Premise(F134)
	S193= ALU.B=FU(b)                                           Path(S172,S192)
	S194= ALU.Func=6'b000001                                    Premise(F135)
	S195= ALU.Out=FU(a)|FU(b)                                   ALU(S191,S193)
	S196= ALU.Out1_0={FU(a)|FU(b)}[1:0]                         ALU(S191,S193)
	S197= ALU.CMP=Compare0(FU(a)|FU(b))                         ALU(S191,S193)
	S198= ALU.OV=OverFlow(FU(a)|FU(b))                          ALU(S191,S193)
	S199= ALU.CA=Carry(FU(a)|FU(b))                             ALU(S191,S193)
	S200= ALU.Out=>ALUOut_MEM.In                                Premise(F136)
	S201= ALUOut_MEM.In=FU(a)|FU(b)                             Path(S195,S200)
	S202= ALU.Out=>FU.InEX                                      Premise(F137)
	S203= FU.InEX=FU(a)|FU(b)                                   Path(S195,S202)
	S204= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F138)
	S205= FU.InEX_WReg=rD                                       Path(S179,S204)
	S206= IR_EX.Out=>IR_MEM.In                                  Premise(F139)
	S207= IR_MEM.In={0,rS,rT,rD,0,36}                           Path(S175,S206)
	S208= CtrlASIDIn=0                                          Premise(F140)
	S209= CtrlCP0=0                                             Premise(F141)
	S210= CP0[ASID]=pid                                         CP0-Hold(S119,S209)
	S211= CtrlEPCIn=0                                           Premise(F142)
	S212= CtrlExCodeIn=0                                        Premise(F143)
	S213= CtrlIMMU=0                                            Premise(F144)
	S214= CtrlPC=0                                              Premise(F145)
	S215= CtrlPCInc=0                                           Premise(F146)
	S216= PC[CIA]=addr                                          PC-Hold(S125,S215)
	S217= PC[Out]=addr+4                                        PC-Hold(S126,S214,S215)
	S218= CtrlIAddrReg=0                                        Premise(F147)
	S219= CtrlICache=0                                          Premise(F148)
	S220= ICache[addr]={0,rS,rT,rD,0,36}                        ICache-Hold(S129,S219)
	S221= CtrlIR_IMMU=0                                         Premise(F149)
	S222= CtrlICacheReg=0                                       Premise(F150)
	S223= CtrlIR_ID=0                                           Premise(F151)
	S224= [IR_ID]={0,rS,rT,rD,0,36}                             IR_ID-Hold(S133,S223)
	S225= CtrlIMem=0                                            Premise(F152)
	S226= IMem[{pid,addr}]={0,rS,rT,rD,0,36}                    IMem-Hold(S135,S225)
	S227= CtrlIRMux=0                                           Premise(F153)
	S228= CtrlGPR=0                                             Premise(F154)
	S229= GPR[rS]=a                                             GPR-Hold(S138,S228)
	S230= GPR[rT]=b                                             GPR-Hold(S139,S228)
	S231= CtrlA_EX=0                                            Premise(F155)
	S232= [A_EX]=FU(a)                                          A_EX-Hold(S141,S231)
	S233= CtrlB_EX=0                                            Premise(F156)
	S234= [B_EX]=FU(b)                                          B_EX-Hold(S143,S233)
	S235= CtrlIR_EX=0                                           Premise(F157)
	S236= [IR_EX]={0,rS,rT,rD,0,36}                             IR_EX-Hold(S145,S235)
	S237= CtrlALUOut_MEM=1                                      Premise(F158)
	S238= [ALUOut_MEM]=FU(a)|FU(b)                              ALUOut_MEM-Write(S201,S237)
	S239= CtrlIR_MEM=1                                          Premise(F159)
	S240= [IR_MEM]={0,rS,rT,rD,0,36}                            IR_MEM-Write(S207,S239)
	S241= CtrlIR_DMMU1=0                                        Premise(F160)
	S242= CtrlIR_WB=0                                           Premise(F161)
	S243= CtrlA_MEM=0                                           Premise(F162)
	S244= CtrlA_WB=0                                            Premise(F163)
	S245= CtrlB_MEM=0                                           Premise(F164)
	S246= CtrlB_WB=0                                            Premise(F165)
	S247= CtrlALUOut_DMMU1=0                                    Premise(F166)
	S248= CtrlALUOut_WB=0                                       Premise(F167)
	S249= CtrlIR_DMMU2=0                                        Premise(F168)
	S250= CtrlALUOut_DMMU2=0                                    Premise(F169)

MEM	S251= CP0.ASID=pid                                          CP0-Read-ASID(S210)
	S252= PC.CIA=addr                                           PC-Out(S216)
	S253= PC.CIA31_28=addr[31:28]                               PC-Out(S216)
	S254= PC.Out=addr+4                                         PC-Out(S217)
	S255= IR_ID.Out={0,rS,rT,rD,0,36}                           IR-Out(S224)
	S256= IR_ID.Out31_26=0                                      IR-Out(S224)
	S257= IR_ID.Out25_21=rS                                     IR-Out(S224)
	S258= IR_ID.Out20_16=rT                                     IR-Out(S224)
	S259= IR_ID.Out15_11=rD                                     IR-Out(S224)
	S260= IR_ID.Out10_6=0                                       IR-Out(S224)
	S261= IR_ID.Out5_0=36                                       IR-Out(S224)
	S262= A_EX.Out=FU(a)                                        A_EX-Out(S232)
	S263= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S232)
	S264= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S232)
	S265= B_EX.Out=FU(b)                                        B_EX-Out(S234)
	S266= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S234)
	S267= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S234)
	S268= IR_EX.Out={0,rS,rT,rD,0,36}                           IR_EX-Out(S236)
	S269= IR_EX.Out31_26=0                                      IR_EX-Out(S236)
	S270= IR_EX.Out25_21=rS                                     IR_EX-Out(S236)
	S271= IR_EX.Out20_16=rT                                     IR_EX-Out(S236)
	S272= IR_EX.Out15_11=rD                                     IR_EX-Out(S236)
	S273= IR_EX.Out10_6=0                                       IR_EX-Out(S236)
	S274= IR_EX.Out5_0=36                                       IR_EX-Out(S236)
	S275= ALUOut_MEM.Out=FU(a)|FU(b)                            ALUOut_MEM-Out(S238)
	S276= ALUOut_MEM.Out1_0={FU(a)|FU(b)}[1:0]                  ALUOut_MEM-Out(S238)
	S277= ALUOut_MEM.Out4_0={FU(a)|FU(b)}[4:0]                  ALUOut_MEM-Out(S238)
	S278= IR_MEM.Out={0,rS,rT,rD,0,36}                          IR_MEM-Out(S240)
	S279= IR_MEM.Out31_26=0                                     IR_MEM-Out(S240)
	S280= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S240)
	S281= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S240)
	S282= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S240)
	S283= IR_MEM.Out10_6=0                                      IR_MEM-Out(S240)
	S284= IR_MEM.Out5_0=36                                      IR_MEM-Out(S240)
	S285= IR_MEM.Out=>FU.IR_MEM                                 Premise(F170)
	S286= FU.IR_MEM={0,rS,rT,rD,0,36}                           Path(S278,S285)
	S287= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F171)
	S288= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F172)
	S289= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F173)
	S290= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F174)
	S291= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F175)
	S292= CU_MEM.Op=0                                           Path(S279,S291)
	S293= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F176)
	S294= CU_MEM.IRFunc=36                                      Path(S284,S293)
	S295= IR_MEM.Out=>IR_DMMU1.In                               Premise(F177)
	S296= IR_DMMU1.In={0,rS,rT,rD,0,36}                         Path(S278,S295)
	S297= IR_MEM.Out=>IR_WB.In                                  Premise(F178)
	S298= IR_WB.In={0,rS,rT,rD,0,36}                            Path(S278,S297)
	S299= A_MEM.Out=>A_WB.In                                    Premise(F179)
	S300= B_MEM.Out=>B_WB.In                                    Premise(F180)
	S301= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F181)
	S302= ALUOut_DMMU1.In=FU(a)|FU(b)                           Path(S275,S301)
	S303= ALUOut_MEM.Out=>FU.InMEM                              Premise(F182)
	S304= FU.InMEM=FU(a)|FU(b)                                  Path(S275,S303)
	S305= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F183)
	S306= FU.InMEM_WReg=rD                                      Path(S282,S305)
	S307= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F184)
	S308= ALUOut_WB.In=FU(a)|FU(b)                              Path(S275,S307)
	S309= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F185)
	S310= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F186)
	S311= CtrlASIDIn=0                                          Premise(F187)
	S312= CtrlCP0=0                                             Premise(F188)
	S313= CP0[ASID]=pid                                         CP0-Hold(S210,S312)
	S314= CtrlEPCIn=0                                           Premise(F189)
	S315= CtrlExCodeIn=0                                        Premise(F190)
	S316= CtrlIMMU=0                                            Premise(F191)
	S317= CtrlPC=0                                              Premise(F192)
	S318= CtrlPCInc=0                                           Premise(F193)
	S319= PC[CIA]=addr                                          PC-Hold(S216,S318)
	S320= PC[Out]=addr+4                                        PC-Hold(S217,S317,S318)
	S321= CtrlIAddrReg=0                                        Premise(F194)
	S322= CtrlICache=0                                          Premise(F195)
	S323= ICache[addr]={0,rS,rT,rD,0,36}                        ICache-Hold(S220,S322)
	S324= CtrlIR_IMMU=0                                         Premise(F196)
	S325= CtrlICacheReg=0                                       Premise(F197)
	S326= CtrlIR_ID=0                                           Premise(F198)
	S327= [IR_ID]={0,rS,rT,rD,0,36}                             IR_ID-Hold(S224,S326)
	S328= CtrlIMem=0                                            Premise(F199)
	S329= IMem[{pid,addr}]={0,rS,rT,rD,0,36}                    IMem-Hold(S226,S328)
	S330= CtrlIRMux=0                                           Premise(F200)
	S331= CtrlGPR=0                                             Premise(F201)
	S332= GPR[rS]=a                                             GPR-Hold(S229,S331)
	S333= GPR[rT]=b                                             GPR-Hold(S230,S331)
	S334= CtrlA_EX=0                                            Premise(F202)
	S335= [A_EX]=FU(a)                                          A_EX-Hold(S232,S334)
	S336= CtrlB_EX=0                                            Premise(F203)
	S337= [B_EX]=FU(b)                                          B_EX-Hold(S234,S336)
	S338= CtrlIR_EX=0                                           Premise(F204)
	S339= [IR_EX]={0,rS,rT,rD,0,36}                             IR_EX-Hold(S236,S338)
	S340= CtrlALUOut_MEM=0                                      Premise(F205)
	S341= [ALUOut_MEM]=FU(a)|FU(b)                              ALUOut_MEM-Hold(S238,S340)
	S342= CtrlIR_MEM=0                                          Premise(F206)
	S343= [IR_MEM]={0,rS,rT,rD,0,36}                            IR_MEM-Hold(S240,S342)
	S344= CtrlIR_DMMU1=1                                        Premise(F207)
	S345= [IR_DMMU1]={0,rS,rT,rD,0,36}                          IR_DMMU1-Write(S296,S344)
	S346= CtrlIR_WB=1                                           Premise(F208)
	S347= [IR_WB]={0,rS,rT,rD,0,36}                             IR_WB-Write(S298,S346)
	S348= CtrlA_MEM=0                                           Premise(F209)
	S349= CtrlA_WB=1                                            Premise(F210)
	S350= CtrlB_MEM=0                                           Premise(F211)
	S351= CtrlB_WB=1                                            Premise(F212)
	S352= CtrlALUOut_DMMU1=1                                    Premise(F213)
	S353= [ALUOut_DMMU1]=FU(a)|FU(b)                            ALUOut_DMMU1-Write(S302,S352)
	S354= CtrlALUOut_WB=1                                       Premise(F214)
	S355= [ALUOut_WB]=FU(a)|FU(b)                               ALUOut_WB-Write(S308,S354)
	S356= CtrlIR_DMMU2=0                                        Premise(F215)
	S357= CtrlALUOut_DMMU2=0                                    Premise(F216)

WB	S358= CP0.ASID=pid                                          CP0-Read-ASID(S313)
	S359= PC.CIA=addr                                           PC-Out(S319)
	S360= PC.CIA31_28=addr[31:28]                               PC-Out(S319)
	S361= PC.Out=addr+4                                         PC-Out(S320)
	S362= IR_ID.Out={0,rS,rT,rD,0,36}                           IR-Out(S327)
	S363= IR_ID.Out31_26=0                                      IR-Out(S327)
	S364= IR_ID.Out25_21=rS                                     IR-Out(S327)
	S365= IR_ID.Out20_16=rT                                     IR-Out(S327)
	S366= IR_ID.Out15_11=rD                                     IR-Out(S327)
	S367= IR_ID.Out10_6=0                                       IR-Out(S327)
	S368= IR_ID.Out5_0=36                                       IR-Out(S327)
	S369= A_EX.Out=FU(a)                                        A_EX-Out(S335)
	S370= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S335)
	S371= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S335)
	S372= B_EX.Out=FU(b)                                        B_EX-Out(S337)
	S373= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S337)
	S374= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S337)
	S375= IR_EX.Out={0,rS,rT,rD,0,36}                           IR_EX-Out(S339)
	S376= IR_EX.Out31_26=0                                      IR_EX-Out(S339)
	S377= IR_EX.Out25_21=rS                                     IR_EX-Out(S339)
	S378= IR_EX.Out20_16=rT                                     IR_EX-Out(S339)
	S379= IR_EX.Out15_11=rD                                     IR_EX-Out(S339)
	S380= IR_EX.Out10_6=0                                       IR_EX-Out(S339)
	S381= IR_EX.Out5_0=36                                       IR_EX-Out(S339)
	S382= ALUOut_MEM.Out=FU(a)|FU(b)                            ALUOut_MEM-Out(S341)
	S383= ALUOut_MEM.Out1_0={FU(a)|FU(b)}[1:0]                  ALUOut_MEM-Out(S341)
	S384= ALUOut_MEM.Out4_0={FU(a)|FU(b)}[4:0]                  ALUOut_MEM-Out(S341)
	S385= IR_MEM.Out={0,rS,rT,rD,0,36}                          IR_MEM-Out(S343)
	S386= IR_MEM.Out31_26=0                                     IR_MEM-Out(S343)
	S387= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S343)
	S388= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S343)
	S389= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S343)
	S390= IR_MEM.Out10_6=0                                      IR_MEM-Out(S343)
	S391= IR_MEM.Out5_0=36                                      IR_MEM-Out(S343)
	S392= IR_DMMU1.Out={0,rS,rT,rD,0,36}                        IR_DMMU1-Out(S345)
	S393= IR_DMMU1.Out31_26=0                                   IR_DMMU1-Out(S345)
	S394= IR_DMMU1.Out25_21=rS                                  IR_DMMU1-Out(S345)
	S395= IR_DMMU1.Out20_16=rT                                  IR_DMMU1-Out(S345)
	S396= IR_DMMU1.Out15_11=rD                                  IR_DMMU1-Out(S345)
	S397= IR_DMMU1.Out10_6=0                                    IR_DMMU1-Out(S345)
	S398= IR_DMMU1.Out5_0=36                                    IR_DMMU1-Out(S345)
	S399= IR_WB.Out={0,rS,rT,rD,0,36}                           IR-Out(S347)
	S400= IR_WB.Out31_26=0                                      IR-Out(S347)
	S401= IR_WB.Out25_21=rS                                     IR-Out(S347)
	S402= IR_WB.Out20_16=rT                                     IR-Out(S347)
	S403= IR_WB.Out15_11=rD                                     IR-Out(S347)
	S404= IR_WB.Out10_6=0                                       IR-Out(S347)
	S405= IR_WB.Out5_0=36                                       IR-Out(S347)
	S406= ALUOut_DMMU1.Out=FU(a)|FU(b)                          ALUOut_DMMU1-Out(S353)
	S407= ALUOut_DMMU1.Out1_0={FU(a)|FU(b)}[1:0]                ALUOut_DMMU1-Out(S353)
	S408= ALUOut_DMMU1.Out4_0={FU(a)|FU(b)}[4:0]                ALUOut_DMMU1-Out(S353)
	S409= ALUOut_WB.Out=FU(a)|FU(b)                             ALUOut_WB-Out(S355)
	S410= ALUOut_WB.Out1_0={FU(a)|FU(b)}[1:0]                   ALUOut_WB-Out(S355)
	S411= ALUOut_WB.Out4_0={FU(a)|FU(b)}[4:0]                   ALUOut_WB-Out(S355)
	S412= IR_WB.Out=>FU.IR_WB                                   Premise(F298)
	S413= FU.IR_WB={0,rS,rT,rD,0,36}                            Path(S399,S412)
	S414= IR_WB.Out31_26=>CU_WB.Op                              Premise(F299)
	S415= CU_WB.Op=0                                            Path(S400,S414)
	S416= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F300)
	S417= CU_WB.IRFunc=36                                       Path(S405,S416)
	S418= IR_WB.Out15_11=>GPR.WReg                              Premise(F301)
	S419= GPR.WReg=rD                                           Path(S403,S418)
	S420= ALUOut_WB.Out=>GPR.WData                              Premise(F302)
	S421= GPR.WData=FU(a)|FU(b)                                 Path(S409,S420)
	S422= ALUOut_WB.Out=>FU.InWB                                Premise(F303)
	S423= FU.InWB=FU(a)|FU(b)                                   Path(S409,S422)
	S424= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F304)
	S425= FU.InWB_WReg=rD                                       Path(S403,S424)
	S426= CtrlASIDIn=0                                          Premise(F305)
	S427= CtrlCP0=0                                             Premise(F306)
	S428= CP0[ASID]=pid                                         CP0-Hold(S313,S427)
	S429= CtrlEPCIn=0                                           Premise(F307)
	S430= CtrlExCodeIn=0                                        Premise(F308)
	S431= CtrlIMMU=0                                            Premise(F309)
	S432= CtrlPC=0                                              Premise(F310)
	S433= CtrlPCInc=0                                           Premise(F311)
	S434= PC[CIA]=addr                                          PC-Hold(S319,S433)
	S435= PC[Out]=addr+4                                        PC-Hold(S320,S432,S433)
	S436= CtrlIAddrReg=0                                        Premise(F312)
	S437= CtrlICache=0                                          Premise(F313)
	S438= ICache[addr]={0,rS,rT,rD,0,36}                        ICache-Hold(S323,S437)
	S439= CtrlIR_IMMU=0                                         Premise(F314)
	S440= CtrlICacheReg=0                                       Premise(F315)
	S441= CtrlIR_ID=0                                           Premise(F316)
	S442= [IR_ID]={0,rS,rT,rD,0,36}                             IR_ID-Hold(S327,S441)
	S443= CtrlIMem=0                                            Premise(F317)
	S444= IMem[{pid,addr}]={0,rS,rT,rD,0,36}                    IMem-Hold(S329,S443)
	S445= CtrlIRMux=0                                           Premise(F318)
	S446= CtrlGPR=1                                             Premise(F319)
	S447= GPR[rD]=FU(a)|FU(b)                                   GPR-Write(S419,S421,S446)
	S448= CtrlA_EX=0                                            Premise(F320)
	S449= [A_EX]=FU(a)                                          A_EX-Hold(S335,S448)
	S450= CtrlB_EX=0                                            Premise(F321)
	S451= [B_EX]=FU(b)                                          B_EX-Hold(S337,S450)
	S452= CtrlIR_EX=0                                           Premise(F322)
	S453= [IR_EX]={0,rS,rT,rD,0,36}                             IR_EX-Hold(S339,S452)
	S454= CtrlALUOut_MEM=0                                      Premise(F323)
	S455= [ALUOut_MEM]=FU(a)|FU(b)                              ALUOut_MEM-Hold(S341,S454)
	S456= CtrlIR_MEM=0                                          Premise(F324)
	S457= [IR_MEM]={0,rS,rT,rD,0,36}                            IR_MEM-Hold(S343,S456)
	S458= CtrlIR_DMMU1=0                                        Premise(F325)
	S459= [IR_DMMU1]={0,rS,rT,rD,0,36}                          IR_DMMU1-Hold(S345,S458)
	S460= CtrlIR_WB=0                                           Premise(F326)
	S461= [IR_WB]={0,rS,rT,rD,0,36}                             IR_WB-Hold(S347,S460)
	S462= CtrlA_MEM=0                                           Premise(F327)
	S463= CtrlA_WB=0                                            Premise(F328)
	S464= CtrlB_MEM=0                                           Premise(F329)
	S465= CtrlB_WB=0                                            Premise(F330)
	S466= CtrlALUOut_DMMU1=0                                    Premise(F331)
	S467= [ALUOut_DMMU1]=FU(a)|FU(b)                            ALUOut_DMMU1-Hold(S353,S466)
	S468= CtrlALUOut_WB=0                                       Premise(F332)
	S469= [ALUOut_WB]=FU(a)|FU(b)                               ALUOut_WB-Hold(S355,S468)
	S470= CtrlIR_DMMU2=0                                        Premise(F333)
	S471= CtrlALUOut_DMMU2=0                                    Premise(F334)

POST	S428= CP0[ASID]=pid                                         CP0-Hold(S313,S427)
	S434= PC[CIA]=addr                                          PC-Hold(S319,S433)
	S435= PC[Out]=addr+4                                        PC-Hold(S320,S432,S433)
	S438= ICache[addr]={0,rS,rT,rD,0,36}                        ICache-Hold(S323,S437)
	S442= [IR_ID]={0,rS,rT,rD,0,36}                             IR_ID-Hold(S327,S441)
	S444= IMem[{pid,addr}]={0,rS,rT,rD,0,36}                    IMem-Hold(S329,S443)
	S447= GPR[rD]=FU(a)|FU(b)                                   GPR-Write(S419,S421,S446)
	S449= [A_EX]=FU(a)                                          A_EX-Hold(S335,S448)
	S451= [B_EX]=FU(b)                                          B_EX-Hold(S337,S450)
	S453= [IR_EX]={0,rS,rT,rD,0,36}                             IR_EX-Hold(S339,S452)
	S455= [ALUOut_MEM]=FU(a)|FU(b)                              ALUOut_MEM-Hold(S341,S454)
	S457= [IR_MEM]={0,rS,rT,rD,0,36}                            IR_MEM-Hold(S343,S456)
	S459= [IR_DMMU1]={0,rS,rT,rD,0,36}                          IR_DMMU1-Hold(S345,S458)
	S461= [IR_WB]={0,rS,rT,rD,0,36}                             IR_WB-Hold(S347,S460)
	S467= [ALUOut_DMMU1]=FU(a)|FU(b)                            ALUOut_DMMU1-Hold(S353,S466)
	S469= [ALUOut_WB]=FU(a)|FU(b)                               ALUOut_WB-Hold(S355,S468)

