/*******************************************************************************
*                Copyright 2001, Marvell International Ltd.
* This code contains confidential information of Marvell semiconductor, inc.
* no rights are granted herein under any patent, mask work right or copyright
* of Marvell or any third party.
* Marvell reserves the right at its sole discretion to request that this code
* be immediately returned to Marvell. This code is provided "as is".
* Marvell makes no warranties, express, implied or otherwise, regarding its
* accuracy, completeness or performance.
********************************************************************************
*/
/**
********************************************************************************
* @file mvHwsMtipUsxExtUnits.h
*
* @brief Hawk port interface header file
*
* @version   1
********************************************************************************
*/
#ifndef __mvHwsMtipUsxExtUnits_H
#define __mvHwsMtipUsxExtUnits_H

#ifdef __cplusplus
extern "C" {
#endif

typedef enum {
  /*0*/  MTIP_USX_EXT_UNITS_CONTROL_P0_TX_LOC_FAULT_E,
  /*1*/  MTIP_USX_EXT_UNITS_CONTROL_P0_TX_REM_FAULT_E,
  /*2*/  MTIP_USX_EXT_UNITS_CONTROL_P0_TX_LI_FAULT_E,
  /*3*/  MTIP_USX_EXT_UNITS_CONTROL_P0_TOD_SELECT_E,
  /*4*/  MTIP_USX_EXT_UNITS_CONTROL_P0_RX_PAUSE_CONTROL_E,
  /*5*/  MTIP_USX_EXT_UNITS_CONTROL_P0_RX_PAUSE_OW_VAL_E,
  /*6*/  MTIP_USX_EXT_UNITS_CONTROL_P0_PAUSE_802_3_REFLECT_E,
  /*7*/  MTIP_USX_EXT_UNITS_CONTROL_P0_LOOP_ENA_E,
  /*8*/  MTIP_USX_EXT_UNITS_CONTROL_P0_FF_TX_CRC_E,
  /*9*/  MTIP_USX_EXT_UNITS_CONTROL_P0_MASK_SW_RESET_OUT_E,
  /*10*/  MTIP_USX_EXT_UNITS_CONTROL_P0_LED_PORT_NUM_E,
  /*11*/  MTIP_USX_EXT_UNITS_CONTROL_P0_LED_PORT_EN_E,
  /*12*/  MTIP_USX_EXT_UNITS_CONTROL_P0_LOOP_RX_BLOCK_OUT_E,
  /*13*/  MTIP_USX_EXT_UNITS_CONTROL_P0_LOOP_TX_RDY_OUT_E,
  /*14*/  MTIP_USX_EXT_UNITS_STATUS_P0_LINK_OK_E,
  /*15*/  MTIP_USX_EXT_UNITS_STATUS_P0_LINK_STATUS_E,
  /*16*/  MTIP_USX_EXT_UNITS_STATUS_P0_LPCS_LINK_STATUS_E,
  /*17*/  MTIP_USX_EXT_UNITS_STATUS_P0_LPCS_RX_SYNC_E,
  /*18*/  MTIP_USX_EXT_UNITS_STATUS_P0_LPCS_AN_DONE_E,
  /*19*/  MTIP_USX_EXT_UNITS_STATUS_P0_MAC_RES_SPEED_E,
  /*20*/  MTIP_USX_EXT_UNITS_STATUS_P0_HI_BER_E,
  /*21*/  MTIP_USX_EXT_UNITS_STATUS_P0_RX_TRAFFIC_IND_E,
  /*22*/  MTIP_USX_EXT_UNITS_STATUS_P0_TX_TRAFFIC_IND_E,
  /*23*/  MTIP_USX_EXT_UNITS_STATUS_P0_MAC_TX_EMPTY_E,
  /*24*/  MTIP_USX_EXT_UNITS_STATUS_P0_MAC_TX_ISIDLE_E,
  /*25*/  MTIP_USX_EXT_UNITS_STATUS_P0_PFC_MODE_E,
  /*26*/  MTIP_USX_EXT_UNITS_STATUS_P0_FF_TX_SEPTY_E,
  /*27*/  MTIP_USX_EXT_UNITS_STATUS_P0_FF_RX_EMPTY_E,
  /*28*/  MTIP_USX_EXT_UNITS_STATUS_P0_FF_RX_DSAV_E,
  /*29*/  MTIP_USX_EXT_UNITS_STATUS_CHANNELS_ENA_IND_E,
  /*30*/  MTIP_USX_EXT_UNITS_STATUS_USXG_ENA_IND_E,
  /*31*/  MTIP_USX_EXT_UNITS_STATUS_P0_LINK_OK_CLEAN_E,
  /*32*/  MTIP_USX_EXT_UNITS_STATUS_P0_LINK_STATUS_CLEAN_E,
  /*33*/  MTIP_USX_EXT_UNITS_STATUS_P0_LPCS_LINK_STATUS_CLEAN_E,
  /*34*/  MTIP_USX_EXT_UNITS_INTERRUPT_CAUSE_PORT0_INTERRUPT_CAUSE_INT_SUM_E,
  /*35*/  MTIP_USX_EXT_UNITS_INTERRUPT_CAUSE_P0_LINK_OK_CHANGE_E,
  /*36*/  MTIP_USX_EXT_UNITS_INTERRUPT_CAUSE_P0_LINK_STATUS_CHANGE_E,
  /*37*/  MTIP_USX_EXT_UNITS_INTERRUPT_CAUSE_P0_LPCS_LINK_STATUS_CHANGE_E,
  /*38*/  MTIP_USX_EXT_UNITS_INTERRUPT_CAUSE_P0_MAC_LOC_FAULT_E,
  /*39*/  MTIP_USX_EXT_UNITS_INTERRUPT_CAUSE_P0_MAC_REM_FAULT_E,
  /*40*/  MTIP_USX_EXT_UNITS_INTERRUPT_CAUSE_P0_MAC_LI_FAULT_E,
  /*41*/  MTIP_USX_EXT_UNITS_INTERRUPT_CAUSE_P0_MAC_TX_UNDERFLOW_E,
  /*42*/  MTIP_USX_EXT_UNITS_INTERRUPT_CAUSE_P0_MAC_TX_OVR_ERR_E,
  /*43*/  MTIP_USX_EXT_UNITS_INTERRUPT_CAUSE_P0_RX_OVERRUN_E,
  /*44*/  MTIP_USX_EXT_UNITS_INTERRUPT_CAUSE_P0_HI_BER_INT_E,
  /*45*/  MTIP_USX_EXT_UNITS_INTERRUPT_CAUSE_P0_FF_RX_RDY_E,
  /*46*/  MTIP_USX_EXT_UNITS_INTERRUPT_CAUSE_P0_LINK_OK_CLEAN_CHANGE_E,
  /*47*/  MTIP_USX_EXT_UNITS_INTERRUPT_CAUSE_P0_LINK_STATUS_CLEAN_CHANGE_E,
  /*48*/  MTIP_USX_EXT_UNITS_INTERRUPT_CAUSE_P0_LPCS_LINK_STATUS_CLEAN_CHANGE_E,
  /*49*/  MTIP_USX_EXT_UNITS_INTERRUPT_CAUSE_P0_LPCS_AN_DONE_INT_E,
  /*50*/  MTIP_USX_EXT_UNITS_INTERRUPT_MASK_P0_INTERRUPT_MASK_E,
  /*51*/  MTIP_USX_EXT_UNITS_LAST_VIOLATION_LAST_VIOLATION_E,
  /*52*/  MTIP_USX_EXT_UNITS_GLOBAL_INTERRUPT_MASK_GLOBAL_INTERRUPT_MASK_E,
  /*53*/  MTIP_USX_EXT_UNITS_GLOBAL_INTERRUPT_CAUSE_GLOBAL_INTERRUPT_CAUSE_INT_SUM_E,
  /*54*/  MTIP_USX_EXT_UNITS_GLOBAL_INTERRUPT_CAUSE_ILLEGAL_ADDRESS_ACCESS_E,
  /*55*/  MTIP_USX_EXT_UNITS_GLOBAL_INTERRUPT_CAUSE_FEC91_CERR_INT_0_E,
  /*56*/  MTIP_USX_EXT_UNITS_GLOBAL_INTERRUPT_CAUSE_FEC91_NCERR_INT_0_E,
  /*57*/  MTIP_USX_EXT_UNITS_GLOBAL_INTERRUPT_CAUSE_FEC91_HI_SER_INT_0_E,
  /*58*/  MTIP_USX_EXT_UNITS_GLOBAL_INTERRUPT_CAUSE_FEC91_CERR_INT_1_E,
  /*59*/  MTIP_USX_EXT_UNITS_GLOBAL_INTERRUPT_CAUSE_FEC91_NCERR_INT_1_E,
  /*60*/  MTIP_USX_EXT_UNITS_GLOBAL_INTERRUPT_CAUSE_FEC91_HI_SER_INT_1_E,
  /*61*/  MTIP_USX_EXT_UNITS_GLOBAL_INTERRUPT_CAUSE_TSU_RX_DFF_ERR_0_E,
  /*62*/  MTIP_USX_EXT_UNITS_GLOBAL_INTERRUPT_CAUSE_TSU_RX_AM_ERR_0_E,
  /*63*/  MTIP_USX_EXT_UNITS_GLOBAL_INTERRUPT_CAUSE_TSU_RX_DFF_ERR_1_E,
  /*64*/  MTIP_USX_EXT_UNITS_GLOBAL_INTERRUPT_CAUSE_TSU_RX_AM_ERR_1_E,
  /*65*/  MTIP_USX_EXT_UNITS_GLOBAL_INTERRUPT_CAUSE_TSU_TX_SYNC_ERR_0_E,
  /*66*/  MTIP_USX_EXT_UNITS_GLOBAL_INTERRUPT_CAUSE_TSU_TX_SYNC_ERR_1_E,
  /*67*/  MTIP_USX_EXT_UNITS_GLOBAL_INTERRUPT_CAUSE_INT_NON_ACCURATE_PTP_0_E,
  /*68*/  MTIP_USX_EXT_UNITS_GLOBAL_INTERRUPT_CAUSE_INT_NON_ACCURATE_PTP_1_E,
  /*69*/  MTIP_USX_EXT_UNITS_GLOBAL_MAC_METAL_FIX_MAC_METAL_FIX_E,
  /*70*/  MTIP_USX_EXT_UNITS_GLOBAL_INTERRUPT_SUMMARY_CAUSE_GLOBAL_INTERRUPT_SUMMARY_INT_SUM_E,
  /*71*/  MTIP_USX_EXT_UNITS_GLOBAL_INTERRUPT_SUMMARY_CAUSE_P0_INT_SUM_E,
  /*72*/  MTIP_USX_EXT_UNITS_GLOBAL_INTERRUPT_SUMMARY_CAUSE_P1_INT_SUM_E,
  /*73*/  MTIP_USX_EXT_UNITS_GLOBAL_INTERRUPT_SUMMARY_CAUSE_P2_INT_SUM_E,
  /*74*/  MTIP_USX_EXT_UNITS_GLOBAL_INTERRUPT_SUMMARY_CAUSE_P3_INT_SUM_E,
  /*75*/  MTIP_USX_EXT_UNITS_GLOBAL_INTERRUPT_SUMMARY_CAUSE_P4_INT_SUM_E,
  /*76*/  MTIP_USX_EXT_UNITS_GLOBAL_INTERRUPT_SUMMARY_CAUSE_P5_INT_SUM_E,
  /*77*/  MTIP_USX_EXT_UNITS_GLOBAL_INTERRUPT_SUMMARY_CAUSE_P6_INT_SUM_E,
  /*78*/  MTIP_USX_EXT_UNITS_GLOBAL_INTERRUPT_SUMMARY_CAUSE_P7_INT_SUM_E,
  /*79*/  MTIP_USX_EXT_UNITS_GLOBAL_INTERRUPT_SUMMARY_CAUSE_GLOBAL_INT_SUM_E,
  /*80*/  MTIP_USX_EXT_UNITS_GLOBAL_INTERRUPT_SUMMARY_MASK_GLOBAL_INTERRUPT_SUMMARY_MASK_E,
  /*81*/  MTIP_USX_EXT_UNITS_PAUSE_AND_ERR_STAT_P0_PAUSE_ON_E,
  /*82*/  MTIP_USX_EXT_UNITS_PAUSE_AND_ERR_STAT_P0_FF_RX_ERR_STAT_E,
  /*83*/  MTIP_USX_EXT_UNITS_PEER_DELAY_P0_PEER_DELAY_E,
  /*84*/  MTIP_USX_EXT_UNITS_PEER_DELAY_P0_PEER_DELAY_VALID_E,
  /*85*/  MTIP_USX_EXT_UNITS_XOFF_STATUS_P0_XOFF_STATUS_E,
  /*86*/  MTIP_USX_EXT_UNITS_PAUSE_OVERRIDE_P0_PAUSE_OVERRIDE_CTRL_E,
  /*87*/  MTIP_USX_EXT_UNITS_PAUSE_OVERRIDE_P0_PAUSE_OVERRIDE_VAL_E,
  /*88*/  MTIP_USX_EXT_UNITS_XOFF_OVERRIDE_P0_XOFF_OVERRIDE_CTRL_E,
  /*89*/  MTIP_USX_EXT_UNITS_XOFF_OVERRIDE_P0_XOFF_OVERRIDE_VAL_E,
  /*90*/  MTIP_USX_EXT_UNITS_GLOBAL_PCS_METAL_FIX_PCS_METAL_FIX_E,
  /*91*/  MTIP_USX_EXT_UNITS_GLOBAL_STATUS_BLOCK_LOCK_L_0_E,
  /*92*/  MTIP_USX_EXT_UNITS_GLOBAL_STATUS_ALIGN_LOCK_0_E,
  /*93*/  MTIP_USX_EXT_UNITS_GLOBAL_STATUS_ALIGN_ERR_IND_0_E,
  /*94*/  MTIP_USX_EXT_UNITS_GLOBAL_STATUS_MULTIPLEXER_ACTIVE_0_E,
  /*95*/  MTIP_USX_EXT_UNITS_GLOBAL_STATUS_FEC91_ENA_OUT_0_E,
  /*96*/  MTIP_USX_EXT_UNITS_GLOBAL_STATUS_FEC91_AMPS_LOCK_0_E,
  /*97*/  MTIP_USX_EXT_UNITS_GLOBAL_STATUS_FEC91_ALIGN_DONE_0_E,
  /*98*/  MTIP_USX_EXT_UNITS_GLOBAL_STATUS_FEC91_CERR_0_E,
  /*99*/  MTIP_USX_EXT_UNITS_GLOBAL_STATUS_FEC91_NCERR_0_E,
  /*100*/  MTIP_USX_EXT_UNITS_GLOBAL_STATUS_FEC91_HI_SER_0_E,
  /*101*/  MTIP_USX_EXT_UNITS_GLOBAL_STATUS_BLOCK_LOCK_L_1_E,
  /*102*/  MTIP_USX_EXT_UNITS_GLOBAL_STATUS_ALIGN_LOCK_1_E,
  /*103*/  MTIP_USX_EXT_UNITS_GLOBAL_STATUS_ALIGN_ERR_IND_1_E,
  /*104*/  MTIP_USX_EXT_UNITS_GLOBAL_STATUS_MULTIPLEXER_ACTIVE_1_E,
  /*105*/  MTIP_USX_EXT_UNITS_GLOBAL_STATUS_FEC91_ENA_OUT_1_E,
  /*106*/  MTIP_USX_EXT_UNITS_GLOBAL_STATUS_FEC91_AMPS_LOCK_1_E,
  /*107*/  MTIP_USX_EXT_UNITS_GLOBAL_STATUS_FEC91_ALIGN_DONE_1_E,
  /*108*/  MTIP_USX_EXT_UNITS_GLOBAL_STATUS_FEC91_CERR_1_E,
  /*109*/  MTIP_USX_EXT_UNITS_GLOBAL_STATUS_FEC91_NCERR_1_E,
  /*110*/  MTIP_USX_EXT_UNITS_GLOBAL_STATUS_FEC91_HI_SER_1_E,
  /*111*/  MTIP_USX_EXT_UNITS_GLOBAL_STATUS_TSU_RX_READY_0_E,
  /*112*/  MTIP_USX_EXT_UNITS_GLOBAL_STATUS_TSU_RX_READY_1_E,
  /*113*/  MTIP_USX_EXT_UNITS_GLOBAL_STATUS_TSU_TX_READY_0_E,
  /*114*/  MTIP_USX_EXT_UNITS_GLOBAL_STATUS_TSU_TX_READY_1_E,
  /*115*/  MTIP_USX_EXT_UNITS_GLOBAL_CONTROL_SD0_N2_E,
  /*116*/  MTIP_USX_EXT_UNITS_GLOBAL_CONTROL_SD1_N2_E,
  /*117*/  MTIP_USX_EXT_UNITS_GLOBAL_CONTROL_BER_TIMER_SHORT_E,
  /*118*/  MTIP_USX_EXT_UNITS_GLOBAL_CONTROL_PCS_ABU_WATCHDOG_E,
  /*119*/  MTIP_USX_EXT_UNITS_GLOBAL_CONTROL_MAC_ABU_WATCHDOG_E,
  /*120*/  MTIP_USX_EXT_UNITS_GLOBAL_CONTROL_CYC_TO_STRETCH_MAC2APP_E,
  /*121*/  MTIP_USX_EXT_UNITS_GLOBAL_CONTROL_CYC_TO_STRETCH_MAC2REG_E,
  /*122*/  MTIP_USX_EXT_UNITS_GLOBAL_CONTROL_CYC_TO_STRETCH_APP2REG_E,
  /*123*/  MTIP_USX_EXT_UNITS_GLOBAL_MAC_CLOCK_AND_RESET_CONTROL_PORT0_MAC_RESET__E,
  /*124*/  MTIP_USX_EXT_UNITS_GLOBAL_MAC_CLOCK_AND_RESET_CONTROL_PORT1_MAC_RESET__E,
  /*125*/  MTIP_USX_EXT_UNITS_GLOBAL_MAC_CLOCK_AND_RESET_CONTROL_PORT2_MAC_RESET__E,
  /*126*/  MTIP_USX_EXT_UNITS_GLOBAL_MAC_CLOCK_AND_RESET_CONTROL_PORT3_MAC_RESET__E,
  /*127*/  MTIP_USX_EXT_UNITS_GLOBAL_MAC_CLOCK_AND_RESET_CONTROL_PORT4_MAC_RESET__E,
  /*128*/  MTIP_USX_EXT_UNITS_GLOBAL_MAC_CLOCK_AND_RESET_CONTROL_PORT5_MAC_RESET__E,
  /*129*/  MTIP_USX_EXT_UNITS_GLOBAL_MAC_CLOCK_AND_RESET_CONTROL_PORT6_MAC_RESET__E,
  /*130*/  MTIP_USX_EXT_UNITS_GLOBAL_MAC_CLOCK_AND_RESET_CONTROL_PORT7_MAC_RESET__E,
  /*131*/  MTIP_USX_EXT_UNITS_GLOBAL_MAC_CLOCK_AND_RESET_CONTROL_PORT0_MAC_CLK_EN_E,
  /*132*/  MTIP_USX_EXT_UNITS_GLOBAL_MAC_CLOCK_AND_RESET_CONTROL_PORT1_MAC_CLK_EN_E,
  /*133*/  MTIP_USX_EXT_UNITS_GLOBAL_MAC_CLOCK_AND_RESET_CONTROL_PORT2_MAC_CLK_EN_E,
  /*134*/  MTIP_USX_EXT_UNITS_GLOBAL_MAC_CLOCK_AND_RESET_CONTROL_PORT3_MAC_CLK_EN_E,
  /*135*/  MTIP_USX_EXT_UNITS_GLOBAL_MAC_CLOCK_AND_RESET_CONTROL_PORT4_MAC_CLK_EN_E,
  /*136*/  MTIP_USX_EXT_UNITS_GLOBAL_MAC_CLOCK_AND_RESET_CONTROL_PORT5_MAC_CLK_EN_E,
  /*137*/  MTIP_USX_EXT_UNITS_GLOBAL_MAC_CLOCK_AND_RESET_CONTROL_PORT6_MAC_CLK_EN_E,
  /*138*/  MTIP_USX_EXT_UNITS_GLOBAL_MAC_CLOCK_AND_RESET_CONTROL_PORT7_MAC_CLK_EN_E,
  /*139*/  MTIP_USX_EXT_UNITS_GLOBAL_MAC_CLOCK_AND_RESET_CONTROL_CMN_MAC_RESET__E,
  /*140*/  MTIP_USX_EXT_UNITS_GLOBAL_MAC_CLOCK_AND_RESET_CONTROL_CMN_MAC_CLK_EN_E,
  /*141*/  MTIP_USX_EXT_UNITS_GLOBAL_MAC_CLOCK_AND_RESET_CONTROL_CMN_APP_RESET__E,
  /*142*/  MTIP_USX_EXT_UNITS_GLOBAL_MAC_CLOCK_AND_RESET_CONTROL_CMN_APP_CLK_EN_E,
  /*143*/  MTIP_USX_EXT_UNITS_GLOBAL_PCS_CLOCK_AND_RESET_CONTROL_SD0_TX_RESET__E,
  /*144*/  MTIP_USX_EXT_UNITS_GLOBAL_PCS_CLOCK_AND_RESET_CONTROL_PCS_FEC_SD0_TX_CLK_RESET__E,
  /*145*/  MTIP_USX_EXT_UNITS_GLOBAL_PCS_CLOCK_AND_RESET_CONTROL_PCS_FEC_SD0_TX_CLK_EN_E,
  /*146*/  MTIP_USX_EXT_UNITS_GLOBAL_PCS_CLOCK_AND_RESET_CONTROL_SD0_RX_RESET__E,
  /*147*/  MTIP_USX_EXT_UNITS_GLOBAL_PCS_CLOCK_AND_RESET_CONTROL_PCS_FEC_SD0_RX_CLK_RESET__E,
  /*148*/  MTIP_USX_EXT_UNITS_GLOBAL_PCS_CLOCK_AND_RESET_CONTROL_PCS_FEC_SD0_RX_CLK_EN_E,
  /*149*/  MTIP_USX_EXT_UNITS_GLOBAL_PCS_CLOCK_AND_RESET_CONTROL_SD1_TX_RESET__E,
  /*150*/  MTIP_USX_EXT_UNITS_GLOBAL_PCS_CLOCK_AND_RESET_CONTROL_PCS_FEC_SD1_TX_CLK_RESET__E,
  /*151*/  MTIP_USX_EXT_UNITS_GLOBAL_PCS_CLOCK_AND_RESET_CONTROL_PCS_FEC_SD1_TX_CLK_EN_E,
  /*152*/  MTIP_USX_EXT_UNITS_GLOBAL_PCS_CLOCK_AND_RESET_CONTROL_SD1_RX_RESET__E,
  /*153*/  MTIP_USX_EXT_UNITS_GLOBAL_PCS_CLOCK_AND_RESET_CONTROL_PCS_FEC_SD1_RX_CLK_RESET__E,
  /*154*/  MTIP_USX_EXT_UNITS_GLOBAL_PCS_CLOCK_AND_RESET_CONTROL_PCS_FEC_SD1_RX_CLK_EN_E,
  /*155*/  MTIP_USX_EXT_UNITS_GLOBAL_PCS_CLOCK_AND_RESET_CONTROL_PCS_FEC_MAC_CLK_RESET__E,
  /*156*/  MTIP_USX_EXT_UNITS_GLOBAL_PCS_CLOCK_AND_RESET_CONTROL_PCS_FEC_MAC_CLK_EN_E,
  /*157*/  MTIP_USX_EXT_UNITS_GLOBAL_PCS_CLOCK_AND_RESET_CONTROL_PCS_SG_MAC_CLK_RESET__E,
  /*158*/  MTIP_USX_EXT_UNITS_GLOBAL_PCS_CLOCK_AND_RESET_CONTROL_PCS_SG_MAC_CLK_EN_E,
  /*159*/  MTIP_USX_EXT_UNITS_GLOBAL_PCS_CLOCK_AND_RESET_CONTROL_PCS_MAC_CLK_RESET__E,
  /*160*/  MTIP_USX_EXT_UNITS_GLOBAL_PCS_CLOCK_AND_RESET_CONTROL_PCS_MAC_CLK_EN_E,
  /*161*/  MTIP_USX_EXT_UNITS_CONTROL1_P0_PORT_RES_SPEED_E,
  /*162*/  MTIP_USX_EXT_UNITS_CONTROL1_P0_FORCE_LINK_STATUS_EN_E,
  /*163*/  MTIP_USX_EXT_UNITS_CONTROL1_P0_FORCE_LINK_STATUS_DIS_E,
  /*164*/  MTIP_USX_EXT_UNITS_CONTROL1_P0_FORCE_LPCS_LINK_STATUS_EN_E,
  /*165*/  MTIP_USX_EXT_UNITS_CONTROL1_P0_FORCE_LPCS_LINK_STATUS_DIS_E,
  /*166*/  MTIP_USX_EXT_UNITS_CONTROL1_P0_FORCE_LINK_OK_EN_E,
  /*167*/  MTIP_USX_EXT_UNITS_CONTROL1_P0_FORCE_LINK_OK_DIS_E,
  /*168*/  MTIP_USX_EXT_UNITS_CONTROL1_P0_FORCE_TS_IF_PCH_EN_E,
  /*169*/  MTIP_USX_EXT_UNITS_CONTROL1_P0_FORCE_TS_IF_PCH_DIS_E,
  /*170*/  MTIP_USX_EXT_UNITS_CONTROL1_P0_FORCE_TS_IF_CF_EN_E,
  /*171*/  MTIP_USX_EXT_UNITS_CONTROL1_P0_FORCE_TS_IF_CF_DIS_E,
  /*172*/  MTIP_USX_EXT_UNITS_CONTROL1_P0_FORCE_TS_IF_TSTF_EN_E,
  /*173*/  MTIP_USX_EXT_UNITS_CONTROL1_P0_FORCE_TS_IF_TSTF_DIS_E,
  /*174*/  MTIP_USX_EXT_UNITS_GLOBAL_USX_PCH_CONTROL_USX_PCH_SIGNATURE_MODE_E,
  /*175*/  MTIP_USX_EXT_UNITS_GLOBAL_USX_PCH_CONTROL_USX_PCH_GEN_CRC_ERROR_E,
  /*176*/  MTIP_USX_EXT_UNITS_GLOBAL_USX_PCH_CONTROL_USX_PCH_ACTION_FOR_TS_E,
  /*177*/  MTIP_USX_EXT_UNITS_GLOBAL_USX_PCH_CONTROL_USX_PCH_PACKET_TYPE_E,
  /*178*/  MTIP_USX_EXT_UNITS_GLOBAL_USX_PCH_CONTROL_USX_PCH_RESERVED31_16_E,
  /*179*/  MTIP_USX_EXT_UNITS_GLOBAL_USX_PCH_CONTROL_USX_PCH_RESERVED39_32_E,
  /*180*/  MTIP_USX_EXT_UNITS_USX_PCH_LAST_TIMESTAMP_P0_USX_PCH_LAST_TIMESTAMP_E,
  /*181*/  MTIP_USX_EXT_UNITS_USX_PCH_SIGNATURE_CONTROL_P0_USX_PCH_SIGNATURE_CONTROL_E,
  /*182*/  MTIP_USX_EXT_UNITS_USX_PCH_CRC_ERRORS_COUNTER_P0_USX_PCH_CRC_ERRORS_COUNTER_E,
  /*183*/  MTIP_USX_EXT_UNITS_USX_PCH_CONTROL_P0_USX_PCH_RX_PROCESS_E,
  /*184*/  MTIP_USX_EXT_UNITS_USX_PCH_CONTROL_P0_USX_PCH_RX_CRC_CHECK_E,
  /*185*/  MTIP_USX_EXT_UNITS_USX_PCH_CONTROL_P0_USX_PCH_SUB_PORT_ID_E,
  /*186*/  MTIP_USX_EXT_UNITS_USX_PCH_CONTROL_P0_USX_PCH_EXTENSION_FIELD_TYPE_E,
  /*187*/  MTIP_USX_EXT_UNITS_TSX_CONTROL_P0_C_MODULO_RX_E,
  /*188*/  MTIP_USX_EXT_UNITS_TSX_CONTROL4_P0_C_MODULO_RX_OW_E,
  /*189*/  MTIP_USX_EXT_UNITS_TSX_CONTROL4_P0_C_MODULO_TX_OW_E,
  /*190*/  MTIP_USX_EXT_UNITS_TSX_CONTROL4_P0_C_RX_MODE_OW_E,
  /*191*/  MTIP_USX_EXT_UNITS_TSX_CONTROL4_P0_C_MII_CW_DLY_OW_E,
  /*192*/  MTIP_USX_EXT_UNITS_TSX_CONTROL4_P0_C_MII_MK_DLY_OW_E,
  /*193*/  MTIP_USX_EXT_UNITS_TSX_CONTROL4_P0_C_DESKEW_OW_E,
  /*194*/  MTIP_USX_EXT_UNITS_TSX_CONTROL4_P0_C_BLOCKTIME_OW_E,
  /*195*/  MTIP_USX_EXT_UNITS_TSX_CONTROL4_P0_C_BLOCKTIME_DEC_OW_E,
  /*196*/  MTIP_USX_EXT_UNITS_TSX_CONTROL4_P0_C_MARKERTIME_OW_E,
  /*197*/  MTIP_USX_EXT_UNITS_TSX_CONTROL4_P0_C_MARKERTIME_DEC_OW_E,
  /*198*/  MTIP_USX_EXT_UNITS_TSX_CONTROL4_P0_C_BLKS_PER_CLK_OW_E,
  /*199*/  MTIP_USX_EXT_UNITS_TSX_CONTROL4_P0_C_TX_MODE_OW_E,
  /*200*/  MTIP_USX_EXT_UNITS_TSX_CONTROL4_P0_C_MII_TX_MK_CYC_DLY_OW_E,
  /*201*/  MTIP_USX_EXT_UNITS_TSX_CONTROL4_P0_C_MII_TX_CW_CYC_DLY_OW_E,
  /*202*/  MTIP_USX_EXT_UNITS_TSX_CONTROL4_P0_C_TSU_TX_SD_PERIOD_OW_E,
  /*203*/  MTIP_USX_EXT_UNITS_TSX_CONTROL4_P0_C_TSU_TX_SD_PERIOD_E,
  /*204*/  MTIP_USX_EXT_UNITS_TSX_CONTROL3_P0_C_RX_MODE_E,
  /*205*/  MTIP_USX_EXT_UNITS_TSX_CONTROL3_P0_C_MII_CW_DLY_E,
  /*206*/  MTIP_USX_EXT_UNITS_TSX_CONTROL3_P0_C_MII_MK_DLY_E,
  /*207*/  MTIP_USX_EXT_UNITS_TSX_CONTROL3_P0_C_BLKS_PER_CLK_E,
  /*208*/  MTIP_USX_EXT_UNITS_TSX_CONTROL3_P0_C_DESKEW_E,
  /*209*/  MTIP_USX_EXT_UNITS_TSX_CONTROL3_P0_C_MII_TX_MK_CYC_DLY_E,
  /*210*/  MTIP_USX_EXT_UNITS_TSX_CONTROL3_P0_C_MII_TX_CW_CYC_DLY_E,
  /*211*/  MTIP_USX_EXT_UNITS_TSX_CONTROL2_P0_C_BLOCKTIME_E,
  /*212*/  MTIP_USX_EXT_UNITS_TSX_CONTROL2_P0_C_BLOCKTIME_DEC_E,
  /*213*/  MTIP_USX_EXT_UNITS_TSX_CONTROL2_P0_C_MARKERTIME_E,
  /*214*/  MTIP_USX_EXT_UNITS_TSX_CONTROL2_P0_C_MARKERTIME_DEC_E,
  /*215*/  MTIP_USX_EXT_UNITS_TSX_CONTROL2_P0_C_TX_MODE_E,
  /*216*/  MTIP_USX_EXT_UNITS_TSX_CONTROL1_P0_C_MODULO_TX_E,
  /*217*/  MTIP_USX_EXT_UNITS_TSD_CONTROL1_P0_FSU_ENABLE_E,
  /*218*/  MTIP_USX_EXT_UNITS_TSD_CONTROL1_P0_FSU_OFFSET_E,
  /*219*/  MTIP_USX_EXT_UNITS_TSD_CONTROL1_P0_FSU_RND_DELTA_E,
  /*220*/  MTIP_USX_EXT_UNITS_TSD_CONTROL1_P0_AMD_ENABLE_E,
  /*221*/  MTIP_USX_EXT_UNITS_TSD_CONTROL1_P0_AMD_CNT_TYPE_SEL_E,
  /*222*/  MTIP_USX_EXT_UNITS_TSD_CONTROL1_P0_MINIMAL_TX_STOP_TOGGLE_E,
  /*223*/  MTIP_USX_EXT_UNITS_TSD_CONTROL1_P0_MINIMAL_EMPTY_FOR_STOP_TX_E,
  /*224*/  MTIP_USX_EXT_UNITS_TSD_CONTROL_P0_AMD_CNT_LOW_E,
  /*225*/  MTIP_USX_EXT_UNITS_TSD_CONTROL_P0_AMD_CNT_HIGH_E,
  /*226*/  MTIP_USX_EXT_UNITS_GLOBAL_STATUS2_SD_BIT_SLIP_0_E,
  /*227*/  MTIP_USX_EXT_UNITS_GLOBAL_STATUS2_SD_BIT_SLIP_1_E,
  /*228*/  MTIP_USX_EXT_UNITS_TSD_CONTROL2_P0_FSU_PREEMPTION_HOLD_EN_E,
  /*229*/  MTIP_USX_EXT_UNITS_TSD_CONTROL2_P0_HOLD_KEPT_ACTIVE_E,
    MTIP_USX_EXT_UNITS_REGISTER_LAST_E /* should be last */
} MV_HWS_MTIP_USX_EXT_UNITS_FIELDS_E;


#ifdef __cplusplus
}
#endif

#endif /* __mvHwsMtipUsxExtUnits_H */

