/*
   Copyright (c) 2015 Broadcom
   All Rights Reserved

    <:label-BRCM:2015:DUAL/GPL:standard
    
    This program is free software; you can redistribute it and/or modify
    it under the terms of the GNU General Public License, version 2, as published by
    the Free Software Foundation (the "GPL").
    
    This program is distributed in the hope that it will be useful,
    but WITHOUT ANY WARRANTY; without even the implied warranty of
    MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
    GNU General Public License for more details.
    
    
    A copy of the GPL is available at http://www.broadcom.com/licenses/GPLv2.php, or by
    writing to the Free Software Foundation, Inc., 59 Temple Place - Suite 330,
    Boston, MA 02111-1307, USA.
    
:>
*/


#ifndef _XRDP_NATC_AG_H_
#define _XRDP_NATC_AG_H_

#include "ru_types.h"

#define NATC_CONTROL_STATUS_DDR_ENABLE_FIELD_MASK 0x80000000
#define NATC_CONTROL_STATUS_DDR_ENABLE_FIELD_WIDTH 1
#define NATC_CONTROL_STATUS_DDR_ENABLE_FIELD_SHIFT 31
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_CONTROL_STATUS_DDR_ENABLE_FIELD;
#endif
#define NATC_CONTROL_STATUS_NATC_ADD_COMMAND_SPEEDUP_MODE_FIELD_MASK 0x40000000
#define NATC_CONTROL_STATUS_NATC_ADD_COMMAND_SPEEDUP_MODE_FIELD_WIDTH 1
#define NATC_CONTROL_STATUS_NATC_ADD_COMMAND_SPEEDUP_MODE_FIELD_SHIFT 30
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_CONTROL_STATUS_NATC_ADD_COMMAND_SPEEDUP_MODE_FIELD;
#endif
#define NATC_CONTROL_STATUS_UNUSED0_FIELD_MASK 0x20000000
#define NATC_CONTROL_STATUS_UNUSED0_FIELD_WIDTH 1
#define NATC_CONTROL_STATUS_UNUSED0_FIELD_SHIFT 29
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_CONTROL_STATUS_UNUSED0_FIELD;
#endif
#define NATC_CONTROL_STATUS_NATC_INIT_DONE_FIELD_MASK 0x10000000
#define NATC_CONTROL_STATUS_NATC_INIT_DONE_FIELD_WIDTH 1
#define NATC_CONTROL_STATUS_NATC_INIT_DONE_FIELD_SHIFT 28
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_CONTROL_STATUS_NATC_INIT_DONE_FIELD;
#endif
#define NATC_CONTROL_STATUS_DDR_64BIT_IN_128BIT_SWAP_CONTROL_FIELD_MASK 0x08000000
#define NATC_CONTROL_STATUS_DDR_64BIT_IN_128BIT_SWAP_CONTROL_FIELD_WIDTH 1
#define NATC_CONTROL_STATUS_DDR_64BIT_IN_128BIT_SWAP_CONTROL_FIELD_SHIFT 27
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_CONTROL_STATUS_DDR_64BIT_IN_128BIT_SWAP_CONTROL_FIELD;
#endif
#define NATC_CONTROL_STATUS_SMEM_32BIT_IN_64BIT_SWAP_CONTROL_FIELD_MASK 0x04000000
#define NATC_CONTROL_STATUS_SMEM_32BIT_IN_64BIT_SWAP_CONTROL_FIELD_WIDTH 1
#define NATC_CONTROL_STATUS_SMEM_32BIT_IN_64BIT_SWAP_CONTROL_FIELD_SHIFT 26
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_CONTROL_STATUS_SMEM_32BIT_IN_64BIT_SWAP_CONTROL_FIELD;
#endif
#define NATC_CONTROL_STATUS_SMEM_8BIT_IN_32BIT_SWAP_CONTROL_FIELD_MASK 0x02000000
#define NATC_CONTROL_STATUS_SMEM_8BIT_IN_32BIT_SWAP_CONTROL_FIELD_WIDTH 1
#define NATC_CONTROL_STATUS_SMEM_8BIT_IN_32BIT_SWAP_CONTROL_FIELD_SHIFT 25
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_CONTROL_STATUS_SMEM_8BIT_IN_32BIT_SWAP_CONTROL_FIELD;
#endif
#define NATC_CONTROL_STATUS_DDR_SWAP_ALL_CONTROL_FIELD_MASK 0x01000000
#define NATC_CONTROL_STATUS_DDR_SWAP_ALL_CONTROL_FIELD_WIDTH 1
#define NATC_CONTROL_STATUS_DDR_SWAP_ALL_CONTROL_FIELD_SHIFT 24
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_CONTROL_STATUS_DDR_SWAP_ALL_CONTROL_FIELD;
#endif
#define NATC_CONTROL_STATUS_REPEATED_KEY_DET_EN_FIELD_MASK 0x00800000
#define NATC_CONTROL_STATUS_REPEATED_KEY_DET_EN_FIELD_WIDTH 1
#define NATC_CONTROL_STATUS_REPEATED_KEY_DET_EN_FIELD_SHIFT 23
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_CONTROL_STATUS_REPEATED_KEY_DET_EN_FIELD;
#endif
#define NATC_CONTROL_STATUS_REG_32BIT_IN_64BIT_SWAP_CONTROL_FIELD_MASK 0x00400000
#define NATC_CONTROL_STATUS_REG_32BIT_IN_64BIT_SWAP_CONTROL_FIELD_WIDTH 1
#define NATC_CONTROL_STATUS_REG_32BIT_IN_64BIT_SWAP_CONTROL_FIELD_SHIFT 22
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_CONTROL_STATUS_REG_32BIT_IN_64BIT_SWAP_CONTROL_FIELD;
#endif
#define NATC_CONTROL_STATUS_REG_8BIT_IN_32BIT_SWAP_CONTROL_FIELD_MASK 0x00200000
#define NATC_CONTROL_STATUS_REG_8BIT_IN_32BIT_SWAP_CONTROL_FIELD_WIDTH 1
#define NATC_CONTROL_STATUS_REG_8BIT_IN_32BIT_SWAP_CONTROL_FIELD_SHIFT 21
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_CONTROL_STATUS_REG_8BIT_IN_32BIT_SWAP_CONTROL_FIELD;
#endif
#define NATC_CONTROL_STATUS_DDR_PENDING_HASH_MODE_FIELD_MASK 0x001C0000
#define NATC_CONTROL_STATUS_DDR_PENDING_HASH_MODE_FIELD_WIDTH 3
#define NATC_CONTROL_STATUS_DDR_PENDING_HASH_MODE_FIELD_SHIFT 18
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_CONTROL_STATUS_DDR_PENDING_HASH_MODE_FIELD;
#endif
#define NATC_CONTROL_STATUS_PENDING_FIFO_ENTRY_CHECK_ENABLE_FIELD_MASK 0x00020000
#define NATC_CONTROL_STATUS_PENDING_FIFO_ENTRY_CHECK_ENABLE_FIELD_WIDTH 1
#define NATC_CONTROL_STATUS_PENDING_FIFO_ENTRY_CHECK_ENABLE_FIELD_SHIFT 17
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_CONTROL_STATUS_PENDING_FIFO_ENTRY_CHECK_ENABLE_FIELD;
#endif
#define NATC_CONTROL_STATUS_CACHE_UPDATE_ON_DDR_MISS_FIELD_MASK 0x00010000
#define NATC_CONTROL_STATUS_CACHE_UPDATE_ON_DDR_MISS_FIELD_WIDTH 1
#define NATC_CONTROL_STATUS_CACHE_UPDATE_ON_DDR_MISS_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_CONTROL_STATUS_CACHE_UPDATE_ON_DDR_MISS_FIELD;
#endif
#define NATC_CONTROL_STATUS_DDR_DISABLE_ON_REG_LOOKUP_FIELD_MASK 0x00008000
#define NATC_CONTROL_STATUS_DDR_DISABLE_ON_REG_LOOKUP_FIELD_WIDTH 1
#define NATC_CONTROL_STATUS_DDR_DISABLE_ON_REG_LOOKUP_FIELD_SHIFT 15
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_CONTROL_STATUS_DDR_DISABLE_ON_REG_LOOKUP_FIELD;
#endif
#define NATC_CONTROL_STATUS_NAT_HASH_MODE_FIELD_MASK 0x00007000
#define NATC_CONTROL_STATUS_NAT_HASH_MODE_FIELD_WIDTH 3
#define NATC_CONTROL_STATUS_NAT_HASH_MODE_FIELD_SHIFT 12
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_CONTROL_STATUS_NAT_HASH_MODE_FIELD;
#endif
#define NATC_CONTROL_STATUS_MULTI_HASH_LIMIT_FIELD_MASK 0x00000F00
#define NATC_CONTROL_STATUS_MULTI_HASH_LIMIT_FIELD_WIDTH 4
#define NATC_CONTROL_STATUS_MULTI_HASH_LIMIT_FIELD_SHIFT 8
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_CONTROL_STATUS_MULTI_HASH_LIMIT_FIELD;
#endif
#define NATC_CONTROL_STATUS_DECR_COUNT_WRAPAROUND_ENABLE_FIELD_MASK 0x00000080
#define NATC_CONTROL_STATUS_DECR_COUNT_WRAPAROUND_ENABLE_FIELD_WIDTH 1
#define NATC_CONTROL_STATUS_DECR_COUNT_WRAPAROUND_ENABLE_FIELD_SHIFT 7
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_CONTROL_STATUS_DECR_COUNT_WRAPAROUND_ENABLE_FIELD;
#endif
#define NATC_CONTROL_STATUS_NAT_ARB_ST_FIELD_MASK 0x00000060
#define NATC_CONTROL_STATUS_NAT_ARB_ST_FIELD_WIDTH 2
#define NATC_CONTROL_STATUS_NAT_ARB_ST_FIELD_SHIFT 5
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_CONTROL_STATUS_NAT_ARB_ST_FIELD;
#endif
#define NATC_CONTROL_STATUS_NATC_SMEM_INCREMENT_ON_REG_LOOKUP_FIELD_MASK 0x00000010
#define NATC_CONTROL_STATUS_NATC_SMEM_INCREMENT_ON_REG_LOOKUP_FIELD_WIDTH 1
#define NATC_CONTROL_STATUS_NATC_SMEM_INCREMENT_ON_REG_LOOKUP_FIELD_SHIFT 4
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_CONTROL_STATUS_NATC_SMEM_INCREMENT_ON_REG_LOOKUP_FIELD;
#endif
#define NATC_CONTROL_STATUS_NATC_SMEM_CLEAR_BY_UPDATE_DISABLE_FIELD_MASK 0x00000008
#define NATC_CONTROL_STATUS_NATC_SMEM_CLEAR_BY_UPDATE_DISABLE_FIELD_WIDTH 1
#define NATC_CONTROL_STATUS_NATC_SMEM_CLEAR_BY_UPDATE_DISABLE_FIELD_SHIFT 3
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_CONTROL_STATUS_NATC_SMEM_CLEAR_BY_UPDATE_DISABLE_FIELD;
#endif
#define NATC_CONTROL_STATUS_REGFILE_FIFO_RESET_FIELD_MASK 0x00000004
#define NATC_CONTROL_STATUS_REGFILE_FIFO_RESET_FIELD_WIDTH 1
#define NATC_CONTROL_STATUS_REGFILE_FIFO_RESET_FIELD_SHIFT 2
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_CONTROL_STATUS_REGFILE_FIFO_RESET_FIELD;
#endif
#define NATC_CONTROL_STATUS_NATC_ENABLE_FIELD_MASK 0x00000002
#define NATC_CONTROL_STATUS_NATC_ENABLE_FIELD_WIDTH 1
#define NATC_CONTROL_STATUS_NATC_ENABLE_FIELD_SHIFT 1
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_CONTROL_STATUS_NATC_ENABLE_FIELD;
#endif
#define NATC_CONTROL_STATUS_NATC_RESET_FIELD_MASK 0x00000001
#define NATC_CONTROL_STATUS_NATC_RESET_FIELD_WIDTH 1
#define NATC_CONTROL_STATUS_NATC_RESET_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_CONTROL_STATUS_NATC_RESET_FIELD;
#endif
extern const ru_reg_rec NATC_CONTROL_STATUS_REG;
#define NATC_CONTROL_STATUS_REG_OFFSET 0x00000000

#define NATC_CONTROL_STATUS2_UNUSED3_FIELD_MASK 0xE0000000
#define NATC_CONTROL_STATUS2_UNUSED3_FIELD_WIDTH 3
#define NATC_CONTROL_STATUS2_UNUSED3_FIELD_SHIFT 29
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_CONTROL_STATUS2_UNUSED3_FIELD;
#endif
#define NATC_CONTROL_STATUS2_DDR_32BIT_IN_64BIT_SWAP_CONTROL_FIELD_MASK 0x10000000
#define NATC_CONTROL_STATUS2_DDR_32BIT_IN_64BIT_SWAP_CONTROL_FIELD_WIDTH 1
#define NATC_CONTROL_STATUS2_DDR_32BIT_IN_64BIT_SWAP_CONTROL_FIELD_SHIFT 28
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_CONTROL_STATUS2_DDR_32BIT_IN_64BIT_SWAP_CONTROL_FIELD;
#endif
#define NATC_CONTROL_STATUS2_DDR_8BIT_IN_32BIT_SWAP_CONTROL_FIELD_MASK 0x08000000
#define NATC_CONTROL_STATUS2_DDR_8BIT_IN_32BIT_SWAP_CONTROL_FIELD_WIDTH 1
#define NATC_CONTROL_STATUS2_DDR_8BIT_IN_32BIT_SWAP_CONTROL_FIELD_SHIFT 27
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_CONTROL_STATUS2_DDR_8BIT_IN_32BIT_SWAP_CONTROL_FIELD;
#endif
#define NATC_CONTROL_STATUS2_CACHE_LOOKUP_BLOCKING_MODE_FIELD_MASK 0x04000000
#define NATC_CONTROL_STATUS2_CACHE_LOOKUP_BLOCKING_MODE_FIELD_WIDTH 1
#define NATC_CONTROL_STATUS2_CACHE_LOOKUP_BLOCKING_MODE_FIELD_SHIFT 26
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_CONTROL_STATUS2_CACHE_LOOKUP_BLOCKING_MODE_FIELD;
#endif
#define NATC_CONTROL_STATUS2_AGE_TIMER_TICK_FIELD_MASK 0x02000000
#define NATC_CONTROL_STATUS2_AGE_TIMER_TICK_FIELD_WIDTH 1
#define NATC_CONTROL_STATUS2_AGE_TIMER_TICK_FIELD_SHIFT 25
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_CONTROL_STATUS2_AGE_TIMER_TICK_FIELD;
#endif
#define NATC_CONTROL_STATUS2_AGE_TIMER_FIELD_MASK 0x01F00000
#define NATC_CONTROL_STATUS2_AGE_TIMER_FIELD_WIDTH 5
#define NATC_CONTROL_STATUS2_AGE_TIMER_FIELD_SHIFT 20
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_CONTROL_STATUS2_AGE_TIMER_FIELD;
#endif
#define NATC_CONTROL_STATUS2_CACHE_ALGO_FIELD_MASK 0x000F0000
#define NATC_CONTROL_STATUS2_CACHE_ALGO_FIELD_WIDTH 4
#define NATC_CONTROL_STATUS2_CACHE_ALGO_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_CONTROL_STATUS2_CACHE_ALGO_FIELD;
#endif
#define NATC_CONTROL_STATUS2_UNUSED2_FIELD_MASK 0x0000FF00
#define NATC_CONTROL_STATUS2_UNUSED2_FIELD_WIDTH 8
#define NATC_CONTROL_STATUS2_UNUSED2_FIELD_SHIFT 8
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_CONTROL_STATUS2_UNUSED2_FIELD;
#endif
#define NATC_CONTROL_STATUS2_UNUSED1_FIELD_MASK 0x000000C0
#define NATC_CONTROL_STATUS2_UNUSED1_FIELD_WIDTH 2
#define NATC_CONTROL_STATUS2_UNUSED1_FIELD_SHIFT 6
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_CONTROL_STATUS2_UNUSED1_FIELD;
#endif
#define NATC_CONTROL_STATUS2_CACHE_UPDATE_ON_REG_DDR_LOOKUP_FIELD_MASK 0x00000020
#define NATC_CONTROL_STATUS2_CACHE_UPDATE_ON_REG_DDR_LOOKUP_FIELD_WIDTH 1
#define NATC_CONTROL_STATUS2_CACHE_UPDATE_ON_REG_DDR_LOOKUP_FIELD_SHIFT 5
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_CONTROL_STATUS2_CACHE_UPDATE_ON_REG_DDR_LOOKUP_FIELD;
#endif
#define NATC_CONTROL_STATUS2_DDR_COUNTER_8BIT_IN_32BIT_SWAP_CONTROL_FIELD_MASK 0x00000010
#define NATC_CONTROL_STATUS2_DDR_COUNTER_8BIT_IN_32BIT_SWAP_CONTROL_FIELD_WIDTH 1
#define NATC_CONTROL_STATUS2_DDR_COUNTER_8BIT_IN_32BIT_SWAP_CONTROL_FIELD_SHIFT 4
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_CONTROL_STATUS2_DDR_COUNTER_8BIT_IN_32BIT_SWAP_CONTROL_FIELD;
#endif
#define NATC_CONTROL_STATUS2_DDR_HASH_SWAP_FIELD_MASK 0x00000008
#define NATC_CONTROL_STATUS2_DDR_HASH_SWAP_FIELD_WIDTH 1
#define NATC_CONTROL_STATUS2_DDR_HASH_SWAP_FIELD_SHIFT 3
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_CONTROL_STATUS2_DDR_HASH_SWAP_FIELD;
#endif
#define NATC_CONTROL_STATUS2_DDR_REPLACE_DUPLICATED_CACHED_ENTRY_ENABLE_FIELD_MASK 0x00000004
#define NATC_CONTROL_STATUS2_DDR_REPLACE_DUPLICATED_CACHED_ENTRY_ENABLE_FIELD_WIDTH 1
#define NATC_CONTROL_STATUS2_DDR_REPLACE_DUPLICATED_CACHED_ENTRY_ENABLE_FIELD_SHIFT 2
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_CONTROL_STATUS2_DDR_REPLACE_DUPLICATED_CACHED_ENTRY_ENABLE_FIELD;
#endif
#define NATC_CONTROL_STATUS2_DDR_LOOKUP_PENDING_FIFO_MODE_DISABLE_FIELD_MASK 0x00000002
#define NATC_CONTROL_STATUS2_DDR_LOOKUP_PENDING_FIFO_MODE_DISABLE_FIELD_WIDTH 1
#define NATC_CONTROL_STATUS2_DDR_LOOKUP_PENDING_FIFO_MODE_DISABLE_FIELD_SHIFT 1
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_CONTROL_STATUS2_DDR_LOOKUP_PENDING_FIFO_MODE_DISABLE_FIELD;
#endif
#define NATC_CONTROL_STATUS2_UNUSED4_FIELD_MASK 0x00000001
#define NATC_CONTROL_STATUS2_UNUSED4_FIELD_WIDTH 1
#define NATC_CONTROL_STATUS2_UNUSED4_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_CONTROL_STATUS2_UNUSED4_FIELD;
#endif
extern const ru_reg_rec NATC_CONTROL_STATUS2_REG;
#define NATC_CONTROL_STATUS2_REG_OFFSET 0x00000004

#define NATC_TABLE_CONTROL_SMEM_DIS_TBL7_FIELD_MASK 0x80000000
#define NATC_TABLE_CONTROL_SMEM_DIS_TBL7_FIELD_WIDTH 1
#define NATC_TABLE_CONTROL_SMEM_DIS_TBL7_FIELD_SHIFT 31
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_TABLE_CONTROL_SMEM_DIS_TBL7_FIELD;
#endif
#define NATC_TABLE_CONTROL_SMEM_DIS_TBL6_FIELD_MASK 0x40000000
#define NATC_TABLE_CONTROL_SMEM_DIS_TBL6_FIELD_WIDTH 1
#define NATC_TABLE_CONTROL_SMEM_DIS_TBL6_FIELD_SHIFT 30
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_TABLE_CONTROL_SMEM_DIS_TBL6_FIELD;
#endif
#define NATC_TABLE_CONTROL_SMEM_DIS_TBL5_FIELD_MASK 0x20000000
#define NATC_TABLE_CONTROL_SMEM_DIS_TBL5_FIELD_WIDTH 1
#define NATC_TABLE_CONTROL_SMEM_DIS_TBL5_FIELD_SHIFT 29
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_TABLE_CONTROL_SMEM_DIS_TBL5_FIELD;
#endif
#define NATC_TABLE_CONTROL_SMEM_DIS_TBL4_FIELD_MASK 0x10000000
#define NATC_TABLE_CONTROL_SMEM_DIS_TBL4_FIELD_WIDTH 1
#define NATC_TABLE_CONTROL_SMEM_DIS_TBL4_FIELD_SHIFT 28
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_TABLE_CONTROL_SMEM_DIS_TBL4_FIELD;
#endif
#define NATC_TABLE_CONTROL_SMEM_DIS_TBL3_FIELD_MASK 0x08000000
#define NATC_TABLE_CONTROL_SMEM_DIS_TBL3_FIELD_WIDTH 1
#define NATC_TABLE_CONTROL_SMEM_DIS_TBL3_FIELD_SHIFT 27
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_TABLE_CONTROL_SMEM_DIS_TBL3_FIELD;
#endif
#define NATC_TABLE_CONTROL_SMEM_DIS_TBL2_FIELD_MASK 0x04000000
#define NATC_TABLE_CONTROL_SMEM_DIS_TBL2_FIELD_WIDTH 1
#define NATC_TABLE_CONTROL_SMEM_DIS_TBL2_FIELD_SHIFT 26
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_TABLE_CONTROL_SMEM_DIS_TBL2_FIELD;
#endif
#define NATC_TABLE_CONTROL_SMEM_DIS_TBL1_FIELD_MASK 0x02000000
#define NATC_TABLE_CONTROL_SMEM_DIS_TBL1_FIELD_WIDTH 1
#define NATC_TABLE_CONTROL_SMEM_DIS_TBL1_FIELD_SHIFT 25
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_TABLE_CONTROL_SMEM_DIS_TBL1_FIELD;
#endif
#define NATC_TABLE_CONTROL_SMEM_DIS_TBL0_FIELD_MASK 0x01000000
#define NATC_TABLE_CONTROL_SMEM_DIS_TBL0_FIELD_WIDTH 1
#define NATC_TABLE_CONTROL_SMEM_DIS_TBL0_FIELD_SHIFT 24
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_TABLE_CONTROL_SMEM_DIS_TBL0_FIELD;
#endif
#define NATC_TABLE_CONTROL_VAR_CONTEXT_LEN_EN_TBL7_FIELD_MASK 0x00800000
#define NATC_TABLE_CONTROL_VAR_CONTEXT_LEN_EN_TBL7_FIELD_WIDTH 1
#define NATC_TABLE_CONTROL_VAR_CONTEXT_LEN_EN_TBL7_FIELD_SHIFT 23
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_TABLE_CONTROL_VAR_CONTEXT_LEN_EN_TBL7_FIELD;
#endif
#define NATC_TABLE_CONTROL_VAR_CONTEXT_LEN_EN_TBL6_FIELD_MASK 0x00400000
#define NATC_TABLE_CONTROL_VAR_CONTEXT_LEN_EN_TBL6_FIELD_WIDTH 1
#define NATC_TABLE_CONTROL_VAR_CONTEXT_LEN_EN_TBL6_FIELD_SHIFT 22
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_TABLE_CONTROL_VAR_CONTEXT_LEN_EN_TBL6_FIELD;
#endif
#define NATC_TABLE_CONTROL_VAR_CONTEXT_LEN_EN_TBL5_FIELD_MASK 0x00200000
#define NATC_TABLE_CONTROL_VAR_CONTEXT_LEN_EN_TBL5_FIELD_WIDTH 1
#define NATC_TABLE_CONTROL_VAR_CONTEXT_LEN_EN_TBL5_FIELD_SHIFT 21
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_TABLE_CONTROL_VAR_CONTEXT_LEN_EN_TBL5_FIELD;
#endif
#define NATC_TABLE_CONTROL_VAR_CONTEXT_LEN_EN_TBL4_FIELD_MASK 0x00100000
#define NATC_TABLE_CONTROL_VAR_CONTEXT_LEN_EN_TBL4_FIELD_WIDTH 1
#define NATC_TABLE_CONTROL_VAR_CONTEXT_LEN_EN_TBL4_FIELD_SHIFT 20
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_TABLE_CONTROL_VAR_CONTEXT_LEN_EN_TBL4_FIELD;
#endif
#define NATC_TABLE_CONTROL_VAR_CONTEXT_LEN_EN_TBL3_FIELD_MASK 0x00080000
#define NATC_TABLE_CONTROL_VAR_CONTEXT_LEN_EN_TBL3_FIELD_WIDTH 1
#define NATC_TABLE_CONTROL_VAR_CONTEXT_LEN_EN_TBL3_FIELD_SHIFT 19
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_TABLE_CONTROL_VAR_CONTEXT_LEN_EN_TBL3_FIELD;
#endif
#define NATC_TABLE_CONTROL_VAR_CONTEXT_LEN_EN_TBL2_FIELD_MASK 0x00040000
#define NATC_TABLE_CONTROL_VAR_CONTEXT_LEN_EN_TBL2_FIELD_WIDTH 1
#define NATC_TABLE_CONTROL_VAR_CONTEXT_LEN_EN_TBL2_FIELD_SHIFT 18
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_TABLE_CONTROL_VAR_CONTEXT_LEN_EN_TBL2_FIELD;
#endif
#define NATC_TABLE_CONTROL_VAR_CONTEXT_LEN_EN_TBL1_FIELD_MASK 0x00020000
#define NATC_TABLE_CONTROL_VAR_CONTEXT_LEN_EN_TBL1_FIELD_WIDTH 1
#define NATC_TABLE_CONTROL_VAR_CONTEXT_LEN_EN_TBL1_FIELD_SHIFT 17
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_TABLE_CONTROL_VAR_CONTEXT_LEN_EN_TBL1_FIELD;
#endif
#define NATC_TABLE_CONTROL_VAR_CONTEXT_LEN_EN_TBL0_FIELD_MASK 0x00010000
#define NATC_TABLE_CONTROL_VAR_CONTEXT_LEN_EN_TBL0_FIELD_WIDTH 1
#define NATC_TABLE_CONTROL_VAR_CONTEXT_LEN_EN_TBL0_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_TABLE_CONTROL_VAR_CONTEXT_LEN_EN_TBL0_FIELD;
#endif
#define NATC_TABLE_CONTROL_KEY_LEN_TBL7_FIELD_MASK 0x00008000
#define NATC_TABLE_CONTROL_KEY_LEN_TBL7_FIELD_WIDTH 1
#define NATC_TABLE_CONTROL_KEY_LEN_TBL7_FIELD_SHIFT 15
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_TABLE_CONTROL_KEY_LEN_TBL7_FIELD;
#endif
#define NATC_TABLE_CONTROL_NON_CACHEABLE_TBL7_FIELD_MASK 0x00004000
#define NATC_TABLE_CONTROL_NON_CACHEABLE_TBL7_FIELD_WIDTH 1
#define NATC_TABLE_CONTROL_NON_CACHEABLE_TBL7_FIELD_SHIFT 14
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_TABLE_CONTROL_NON_CACHEABLE_TBL7_FIELD;
#endif
#define NATC_TABLE_CONTROL_KEY_LEN_TBL6_FIELD_MASK 0x00002000
#define NATC_TABLE_CONTROL_KEY_LEN_TBL6_FIELD_WIDTH 1
#define NATC_TABLE_CONTROL_KEY_LEN_TBL6_FIELD_SHIFT 13
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_TABLE_CONTROL_KEY_LEN_TBL6_FIELD;
#endif
#define NATC_TABLE_CONTROL_NON_CACHEABLE_TBL6_FIELD_MASK 0x00001000
#define NATC_TABLE_CONTROL_NON_CACHEABLE_TBL6_FIELD_WIDTH 1
#define NATC_TABLE_CONTROL_NON_CACHEABLE_TBL6_FIELD_SHIFT 12
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_TABLE_CONTROL_NON_CACHEABLE_TBL6_FIELD;
#endif
#define NATC_TABLE_CONTROL_KEY_LEN_TBL5_FIELD_MASK 0x00000800
#define NATC_TABLE_CONTROL_KEY_LEN_TBL5_FIELD_WIDTH 1
#define NATC_TABLE_CONTROL_KEY_LEN_TBL5_FIELD_SHIFT 11
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_TABLE_CONTROL_KEY_LEN_TBL5_FIELD;
#endif
#define NATC_TABLE_CONTROL_NON_CACHEABLE_TBL5_FIELD_MASK 0x00000400
#define NATC_TABLE_CONTROL_NON_CACHEABLE_TBL5_FIELD_WIDTH 1
#define NATC_TABLE_CONTROL_NON_CACHEABLE_TBL5_FIELD_SHIFT 10
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_TABLE_CONTROL_NON_CACHEABLE_TBL5_FIELD;
#endif
#define NATC_TABLE_CONTROL_KEY_LEN_TBL4_FIELD_MASK 0x00000200
#define NATC_TABLE_CONTROL_KEY_LEN_TBL4_FIELD_WIDTH 1
#define NATC_TABLE_CONTROL_KEY_LEN_TBL4_FIELD_SHIFT 9
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_TABLE_CONTROL_KEY_LEN_TBL4_FIELD;
#endif
#define NATC_TABLE_CONTROL_NON_CACHEABLE_TBL4_FIELD_MASK 0x00000100
#define NATC_TABLE_CONTROL_NON_CACHEABLE_TBL4_FIELD_WIDTH 1
#define NATC_TABLE_CONTROL_NON_CACHEABLE_TBL4_FIELD_SHIFT 8
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_TABLE_CONTROL_NON_CACHEABLE_TBL4_FIELD;
#endif
#define NATC_TABLE_CONTROL_KEY_LEN_TBL3_FIELD_MASK 0x00000080
#define NATC_TABLE_CONTROL_KEY_LEN_TBL3_FIELD_WIDTH 1
#define NATC_TABLE_CONTROL_KEY_LEN_TBL3_FIELD_SHIFT 7
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_TABLE_CONTROL_KEY_LEN_TBL3_FIELD;
#endif
#define NATC_TABLE_CONTROL_NON_CACHEABLE_TBL3_FIELD_MASK 0x00000040
#define NATC_TABLE_CONTROL_NON_CACHEABLE_TBL3_FIELD_WIDTH 1
#define NATC_TABLE_CONTROL_NON_CACHEABLE_TBL3_FIELD_SHIFT 6
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_TABLE_CONTROL_NON_CACHEABLE_TBL3_FIELD;
#endif
#define NATC_TABLE_CONTROL_KEY_LEN_TBL2_FIELD_MASK 0x00000020
#define NATC_TABLE_CONTROL_KEY_LEN_TBL2_FIELD_WIDTH 1
#define NATC_TABLE_CONTROL_KEY_LEN_TBL2_FIELD_SHIFT 5
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_TABLE_CONTROL_KEY_LEN_TBL2_FIELD;
#endif
#define NATC_TABLE_CONTROL_NON_CACHEABLE_TBL2_FIELD_MASK 0x00000010
#define NATC_TABLE_CONTROL_NON_CACHEABLE_TBL2_FIELD_WIDTH 1
#define NATC_TABLE_CONTROL_NON_CACHEABLE_TBL2_FIELD_SHIFT 4
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_TABLE_CONTROL_NON_CACHEABLE_TBL2_FIELD;
#endif
#define NATC_TABLE_CONTROL_KEY_LEN_TBL1_FIELD_MASK 0x00000008
#define NATC_TABLE_CONTROL_KEY_LEN_TBL1_FIELD_WIDTH 1
#define NATC_TABLE_CONTROL_KEY_LEN_TBL1_FIELD_SHIFT 3
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_TABLE_CONTROL_KEY_LEN_TBL1_FIELD;
#endif
#define NATC_TABLE_CONTROL_NON_CACHEABLE_TBL1_FIELD_MASK 0x00000004
#define NATC_TABLE_CONTROL_NON_CACHEABLE_TBL1_FIELD_WIDTH 1
#define NATC_TABLE_CONTROL_NON_CACHEABLE_TBL1_FIELD_SHIFT 2
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_TABLE_CONTROL_NON_CACHEABLE_TBL1_FIELD;
#endif
#define NATC_TABLE_CONTROL_KEY_LEN_TBL0_FIELD_MASK 0x00000002
#define NATC_TABLE_CONTROL_KEY_LEN_TBL0_FIELD_WIDTH 1
#define NATC_TABLE_CONTROL_KEY_LEN_TBL0_FIELD_SHIFT 1
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_TABLE_CONTROL_KEY_LEN_TBL0_FIELD;
#endif
#define NATC_TABLE_CONTROL_NON_CACHEABLE_TBL0_FIELD_MASK 0x00000001
#define NATC_TABLE_CONTROL_NON_CACHEABLE_TBL0_FIELD_WIDTH 1
#define NATC_TABLE_CONTROL_NON_CACHEABLE_TBL0_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_TABLE_CONTROL_NON_CACHEABLE_TBL0_FIELD;
#endif
extern const ru_reg_rec NATC_TABLE_CONTROL_REG;
#define NATC_TABLE_CONTROL_REG_OFFSET 0x00000008

#define NATC_STAT_COUNTER_CONTROL_0_DDR_EVICT_COUNT_EN_FIELD_MASK 0xFF000000
#define NATC_STAT_COUNTER_CONTROL_0_DDR_EVICT_COUNT_EN_FIELD_WIDTH 8
#define NATC_STAT_COUNTER_CONTROL_0_DDR_EVICT_COUNT_EN_FIELD_SHIFT 24
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_STAT_COUNTER_CONTROL_0_DDR_EVICT_COUNT_EN_FIELD;
#endif
#define NATC_STAT_COUNTER_CONTROL_0_DDR_REQUEST_COUNT_EN_FIELD_MASK 0x00FF0000
#define NATC_STAT_COUNTER_CONTROL_0_DDR_REQUEST_COUNT_EN_FIELD_WIDTH 8
#define NATC_STAT_COUNTER_CONTROL_0_DDR_REQUEST_COUNT_EN_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_STAT_COUNTER_CONTROL_0_DDR_REQUEST_COUNT_EN_FIELD;
#endif
#define NATC_STAT_COUNTER_CONTROL_0_CACHE_MISS_COUNT_EN_FIELD_MASK 0x0000FF00
#define NATC_STAT_COUNTER_CONTROL_0_CACHE_MISS_COUNT_EN_FIELD_WIDTH 8
#define NATC_STAT_COUNTER_CONTROL_0_CACHE_MISS_COUNT_EN_FIELD_SHIFT 8
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_STAT_COUNTER_CONTROL_0_CACHE_MISS_COUNT_EN_FIELD;
#endif
#define NATC_STAT_COUNTER_CONTROL_0_CACHE_HIT_COUNT_EN_FIELD_MASK 0x000000FF
#define NATC_STAT_COUNTER_CONTROL_0_CACHE_HIT_COUNT_EN_FIELD_WIDTH 8
#define NATC_STAT_COUNTER_CONTROL_0_CACHE_HIT_COUNT_EN_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_STAT_COUNTER_CONTROL_0_CACHE_HIT_COUNT_EN_FIELD;
#endif
extern const ru_reg_rec NATC_STAT_COUNTER_CONTROL_0_REG;
#define NATC_STAT_COUNTER_CONTROL_0_REG_OFFSET 0x00000350

#define NATC_STAT_COUNTER_CONTROL_1_COUNTER_WRAPAROUND_DIS_FIELD_MASK 0x00000100
#define NATC_STAT_COUNTER_CONTROL_1_COUNTER_WRAPAROUND_DIS_FIELD_WIDTH 1
#define NATC_STAT_COUNTER_CONTROL_1_COUNTER_WRAPAROUND_DIS_FIELD_SHIFT 8
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_STAT_COUNTER_CONTROL_1_COUNTER_WRAPAROUND_DIS_FIELD;
#endif
#define NATC_STAT_COUNTER_CONTROL_1_DDR_BLOCK_COUNT_EN_FIELD_MASK 0x000000FF
#define NATC_STAT_COUNTER_CONTROL_1_DDR_BLOCK_COUNT_EN_FIELD_WIDTH 8
#define NATC_STAT_COUNTER_CONTROL_1_DDR_BLOCK_COUNT_EN_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_STAT_COUNTER_CONTROL_1_DDR_BLOCK_COUNT_EN_FIELD;
#endif
extern const ru_reg_rec NATC_STAT_COUNTER_CONTROL_1_REG;
#define NATC_STAT_COUNTER_CONTROL_1_REG_OFFSET 0x00000354

#define NATC_REGFILE_FIFO_START_ADDR_0_REGFILE_FIFO_START_ADDR_3_FIELD_MASK 0xFF000000
#define NATC_REGFILE_FIFO_START_ADDR_0_REGFILE_FIFO_START_ADDR_3_FIELD_WIDTH 8
#define NATC_REGFILE_FIFO_START_ADDR_0_REGFILE_FIFO_START_ADDR_3_FIELD_SHIFT 24
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_REGFILE_FIFO_START_ADDR_0_REGFILE_FIFO_START_ADDR_3_FIELD;
#endif
#define NATC_REGFILE_FIFO_START_ADDR_0_REGFILE_FIFO_START_ADDR_2_FIELD_MASK 0x00FF0000
#define NATC_REGFILE_FIFO_START_ADDR_0_REGFILE_FIFO_START_ADDR_2_FIELD_WIDTH 8
#define NATC_REGFILE_FIFO_START_ADDR_0_REGFILE_FIFO_START_ADDR_2_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_REGFILE_FIFO_START_ADDR_0_REGFILE_FIFO_START_ADDR_2_FIELD;
#endif
#define NATC_REGFILE_FIFO_START_ADDR_0_REGFILE_FIFO_START_ADDR_1_FIELD_MASK 0x0000FF00
#define NATC_REGFILE_FIFO_START_ADDR_0_REGFILE_FIFO_START_ADDR_1_FIELD_WIDTH 8
#define NATC_REGFILE_FIFO_START_ADDR_0_REGFILE_FIFO_START_ADDR_1_FIELD_SHIFT 8
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_REGFILE_FIFO_START_ADDR_0_REGFILE_FIFO_START_ADDR_1_FIELD;
#endif
#define NATC_REGFILE_FIFO_START_ADDR_0_REGFILE_FIFO_START_ADDR_0_FIELD_MASK 0x000000FF
#define NATC_REGFILE_FIFO_START_ADDR_0_REGFILE_FIFO_START_ADDR_0_FIELD_WIDTH 8
#define NATC_REGFILE_FIFO_START_ADDR_0_REGFILE_FIFO_START_ADDR_0_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_REGFILE_FIFO_START_ADDR_0_REGFILE_FIFO_START_ADDR_0_FIELD;
#endif
extern const ru_reg_rec NATC_REGFILE_FIFO_START_ADDR_0_REG;
#define NATC_REGFILE_FIFO_START_ADDR_0_REG_OFFSET 0x000003A0

#define NATC_REGFILE_FIFO_START_ADDR_1_REGFILE_FIFO_START_ADDR_7_FIELD_MASK 0xFF000000
#define NATC_REGFILE_FIFO_START_ADDR_1_REGFILE_FIFO_START_ADDR_7_FIELD_WIDTH 8
#define NATC_REGFILE_FIFO_START_ADDR_1_REGFILE_FIFO_START_ADDR_7_FIELD_SHIFT 24
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_REGFILE_FIFO_START_ADDR_1_REGFILE_FIFO_START_ADDR_7_FIELD;
#endif
#define NATC_REGFILE_FIFO_START_ADDR_1_REGFILE_FIFO_START_ADDR_6_FIELD_MASK 0x00FF0000
#define NATC_REGFILE_FIFO_START_ADDR_1_REGFILE_FIFO_START_ADDR_6_FIELD_WIDTH 8
#define NATC_REGFILE_FIFO_START_ADDR_1_REGFILE_FIFO_START_ADDR_6_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_REGFILE_FIFO_START_ADDR_1_REGFILE_FIFO_START_ADDR_6_FIELD;
#endif
#define NATC_REGFILE_FIFO_START_ADDR_1_REGFILE_FIFO_START_ADDR_5_FIELD_MASK 0x0000FF00
#define NATC_REGFILE_FIFO_START_ADDR_1_REGFILE_FIFO_START_ADDR_5_FIELD_WIDTH 8
#define NATC_REGFILE_FIFO_START_ADDR_1_REGFILE_FIFO_START_ADDR_5_FIELD_SHIFT 8
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_REGFILE_FIFO_START_ADDR_1_REGFILE_FIFO_START_ADDR_5_FIELD;
#endif
#define NATC_REGFILE_FIFO_START_ADDR_1_REGFILE_FIFO_START_ADDR_4_FIELD_MASK 0x000000FF
#define NATC_REGFILE_FIFO_START_ADDR_1_REGFILE_FIFO_START_ADDR_4_FIELD_WIDTH 8
#define NATC_REGFILE_FIFO_START_ADDR_1_REGFILE_FIFO_START_ADDR_4_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_REGFILE_FIFO_START_ADDR_1_REGFILE_FIFO_START_ADDR_4_FIELD;
#endif
extern const ru_reg_rec NATC_REGFILE_FIFO_START_ADDR_1_REG;
#define NATC_REGFILE_FIFO_START_ADDR_1_REG_OFFSET 0x000003A4

#define NATC_FLOW_CNTR_CNTL_FLOW_CNTR_CLR_ON_RD_EN_FIELD_MASK 0x00010000
#define NATC_FLOW_CNTR_CNTL_FLOW_CNTR_CLR_ON_RD_EN_FIELD_WIDTH 1
#define NATC_FLOW_CNTR_CNTL_FLOW_CNTR_CLR_ON_RD_EN_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_FLOW_CNTR_CNTL_FLOW_CNTR_CLR_ON_RD_EN_FIELD;
#endif
#define NATC_FLOW_CNTR_CNTL_FLOW_CNTR_EN_TBL7_FIELD_MASK 0x00008000
#define NATC_FLOW_CNTR_CNTL_FLOW_CNTR_EN_TBL7_FIELD_WIDTH 1
#define NATC_FLOW_CNTR_CNTL_FLOW_CNTR_EN_TBL7_FIELD_SHIFT 15
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_FLOW_CNTR_CNTL_FLOW_CNTR_EN_TBL7_FIELD;
#endif
#define NATC_FLOW_CNTR_CNTL_FLOW_CNTR_EN_TBL6_FIELD_MASK 0x00004000
#define NATC_FLOW_CNTR_CNTL_FLOW_CNTR_EN_TBL6_FIELD_WIDTH 1
#define NATC_FLOW_CNTR_CNTL_FLOW_CNTR_EN_TBL6_FIELD_SHIFT 14
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_FLOW_CNTR_CNTL_FLOW_CNTR_EN_TBL6_FIELD;
#endif
#define NATC_FLOW_CNTR_CNTL_FLOW_CNTR_EN_TBL5_FIELD_MASK 0x00002000
#define NATC_FLOW_CNTR_CNTL_FLOW_CNTR_EN_TBL5_FIELD_WIDTH 1
#define NATC_FLOW_CNTR_CNTL_FLOW_CNTR_EN_TBL5_FIELD_SHIFT 13
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_FLOW_CNTR_CNTL_FLOW_CNTR_EN_TBL5_FIELD;
#endif
#define NATC_FLOW_CNTR_CNTL_FLOW_CNTR_EN_TBL4_FIELD_MASK 0x00001000
#define NATC_FLOW_CNTR_CNTL_FLOW_CNTR_EN_TBL4_FIELD_WIDTH 1
#define NATC_FLOW_CNTR_CNTL_FLOW_CNTR_EN_TBL4_FIELD_SHIFT 12
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_FLOW_CNTR_CNTL_FLOW_CNTR_EN_TBL4_FIELD;
#endif
#define NATC_FLOW_CNTR_CNTL_FLOW_CNTR_EN_TBL3_FIELD_MASK 0x00000800
#define NATC_FLOW_CNTR_CNTL_FLOW_CNTR_EN_TBL3_FIELD_WIDTH 1
#define NATC_FLOW_CNTR_CNTL_FLOW_CNTR_EN_TBL3_FIELD_SHIFT 11
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_FLOW_CNTR_CNTL_FLOW_CNTR_EN_TBL3_FIELD;
#endif
#define NATC_FLOW_CNTR_CNTL_FLOW_CNTR_EN_TBL2_FIELD_MASK 0x00000400
#define NATC_FLOW_CNTR_CNTL_FLOW_CNTR_EN_TBL2_FIELD_WIDTH 1
#define NATC_FLOW_CNTR_CNTL_FLOW_CNTR_EN_TBL2_FIELD_SHIFT 10
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_FLOW_CNTR_CNTL_FLOW_CNTR_EN_TBL2_FIELD;
#endif
#define NATC_FLOW_CNTR_CNTL_FLOW_CNTR_EN_TBL1_FIELD_MASK 0x00000200
#define NATC_FLOW_CNTR_CNTL_FLOW_CNTR_EN_TBL1_FIELD_WIDTH 1
#define NATC_FLOW_CNTR_CNTL_FLOW_CNTR_EN_TBL1_FIELD_SHIFT 9
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_FLOW_CNTR_CNTL_FLOW_CNTR_EN_TBL1_FIELD;
#endif
#define NATC_FLOW_CNTR_CNTL_FLOW_CNTR_EN_TBL0_FIELD_MASK 0x00000100
#define NATC_FLOW_CNTR_CNTL_FLOW_CNTR_EN_TBL0_FIELD_WIDTH 1
#define NATC_FLOW_CNTR_CNTL_FLOW_CNTR_EN_TBL0_FIELD_SHIFT 8
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_FLOW_CNTR_CNTL_FLOW_CNTR_EN_TBL0_FIELD;
#endif
#define NATC_FLOW_CNTR_CNTL_CONTEXT_OFFSET_FIELD_MASK 0x0000007F
#define NATC_FLOW_CNTR_CNTL_CONTEXT_OFFSET_FIELD_WIDTH 7
#define NATC_FLOW_CNTR_CNTL_CONTEXT_OFFSET_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_FLOW_CNTR_CNTL_CONTEXT_OFFSET_FIELD;
#endif
extern const ru_reg_rec NATC_FLOW_CNTR_CNTL_REG;
#define NATC_FLOW_CNTR_CNTL_REG_OFFSET 0x000004B4

extern const ru_block_rec NATC_BLOCK;

#endif
