{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1659326109655 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1659326109655 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 01 11:55:09 2022 " "Processing started: Mon Aug 01 11:55:09 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1659326109655 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1659326109655 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mcu -c mcu " "Command: quartus_map --read_settings_files=on --write_settings_files=off mcu -c mcu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1659326109655 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1659326110081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_code.v 1 1 " "Found 1 design units, including 1 entities, in source file tx_code.v" { { "Info" "ISGN_ENTITY_NAME" "1 TX_code " "Found entity 1: TX_code" {  } { { "TX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/TX_code.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659326110126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659326110126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_code.v 1 1 " "Found 1 design units, including 1 entities, in source file rx_code.v" { { "Info" "ISGN_ENTITY_NAME" "1 RX_code " "Found entity 1: RX_code" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659326110129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659326110129 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RX rx rs232.v(3) " "Verilog HDL Declaration information at rs232.v(3): object \"RX\" differs only in case from object \"rx\" in the same scope" {  } { { "rs232.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/rs232.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1659326110131 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TX tx rs232.v(4) " "Verilog HDL Declaration information at rs232.v(4): object \"TX\" differs only in case from object \"tx\" in the same scope" {  } { { "rs232.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/rs232.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1659326110131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232.v 1 1 " "Found 1 design units, including 1 entities, in source file rs232.v" { { "Info" "ISGN_ENTITY_NAME" "1 rs232 " "Found entity 1: rs232" {  } { { "rs232.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/rs232.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659326110131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659326110131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mcu.v 1 1 " "Found 1 design units, including 1 entities, in source file mcu.v" { { "Info" "ISGN_ENTITY_NAME" "1 mcu " "Found entity 1: mcu" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659326110133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659326110133 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "data_in packed TX_code.v(7) " "Verilog HDL Port Declaration warning at TX_code.v(7): data type declaration for \"data_in\" declares packed dimensions but the port declaration declaration does not" {  } { { "TX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/TX_code.v" 7 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1659326110133 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "data_in TX_code.v(4) " "HDL info at TX_code.v(4): see declaration for object \"data_in\"" {  } { { "TX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/TX_code.v" 4 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1659326110133 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "data_out packed RX_code.v(11) " "Verilog HDL Port Declaration warning at RX_code.v(11): data type declaration for \"data_out\" declares packed dimensions but the port declaration declaration does not" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 11 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1659326110133 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "data_out RX_code.v(4) " "HDL info at RX_code.v(4): see declaration for object \"data_out\"" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 4 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1659326110134 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "port_b_out packed rs232.v(10) " "Verilog HDL Port Declaration warning at rs232.v(10): data type declaration for \"port_b_out\" declares packed dimensions but the port declaration declaration does not" {  } { { "rs232.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/rs232.v" 10 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1659326110134 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "port_b_out rs232.v(4) " "HDL info at rs232.v(4): see declaration for object \"port_b_out\"" {  } { { "rs232.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/rs232.v" 4 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1659326110134 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mcu " "Elaborating entity \"mcu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1659326110162 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 mcu.v(12) " "Output port \"HEX0\" at mcu.v(12) has no driver" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1659326110163 "|mcu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 mcu.v(13) " "Output port \"HEX1\" at mcu.v(13) has no driver" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1659326110163 "|mcu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 mcu.v(14) " "Output port \"HEX2\" at mcu.v(14) has no driver" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1659326110163 "|mcu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 mcu.v(15) " "Output port \"HEX3\" at mcu.v(15) has no driver" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1659326110163 "|mcu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[9..8\] mcu.v(18) " "Output port \"LED\[9..8\]\" at mcu.v(18) has no driver" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1659326110163 "|mcu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs232 rs232:f_rs232 " "Elaborating entity \"rs232\" for hierarchy \"rs232:f_rs232\"" {  } { { "mcu.v" "f_rs232" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659326110164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RX_code rs232:f_rs232\|RX_code:rx " "Elaborating entity \"RX_code\" for hierarchy \"rs232:f_rs232\|RX_code:rx\"" {  } { { "rs232.v" "rx" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/rs232.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659326110166 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 RX_code.v(74) " "Verilog HDL assignment warning at RX_code.v(74): truncated value with size 32 to match size of target (13)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1659326110169 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 RX_code.v(83) " "Verilog HDL assignment warning at RX_code.v(83): truncated value with size 32 to match size of target (6)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1659326110169 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 RX_code.v(91) " "Verilog HDL assignment warning at RX_code.v(91): truncated value with size 32 to match size of target (6)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1659326110169 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 RX_code.v(92) " "Verilog HDL assignment warning at RX_code.v(92): truncated value with size 32 to match size of target (6)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1659326110169 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "package_q RX_code.v(98) " "Verilog HDL Always Construct warning at RX_code.v(98): variable \"package_q\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 98 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1659326110169 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rst RX_code.v(99) " "Verilog HDL Always Construct warning at RX_code.v(99): variable \"rst\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 99 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1659326110169 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_in RX_code.v(103) " "Verilog HDL Always Construct warning at RX_code.v(103): variable \"data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 103 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1659326110170 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "package_q RX_code.v(103) " "Verilog HDL Always Construct warning at RX_code.v(103): variable \"package_q\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 103 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1659326110170 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_in RX_code.v(107) " "Verilog HDL Always Construct warning at RX_code.v(107): variable \"data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 107 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1659326110170 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "package_q RX_code.v(107) " "Verilog HDL Always Construct warning at RX_code.v(107): variable \"package_q\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 107 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1659326110170 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_in RX_code.v(111) " "Verilog HDL Always Construct warning at RX_code.v(111): variable \"data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 111 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1659326110170 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "package_q RX_code.v(111) " "Verilog HDL Always Construct warning at RX_code.v(111): variable \"package_q\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 111 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1659326110170 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_in RX_code.v(115) " "Verilog HDL Always Construct warning at RX_code.v(115): variable \"data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 115 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1659326110170 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "package_q RX_code.v(115) " "Verilog HDL Always Construct warning at RX_code.v(115): variable \"package_q\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 115 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1659326110170 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_in RX_code.v(119) " "Verilog HDL Always Construct warning at RX_code.v(119): variable \"data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 119 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1659326110170 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "package_q RX_code.v(119) " "Verilog HDL Always Construct warning at RX_code.v(119): variable \"package_q\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 119 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1659326110170 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_in RX_code.v(123) " "Verilog HDL Always Construct warning at RX_code.v(123): variable \"data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 123 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1659326110170 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "package_q RX_code.v(123) " "Verilog HDL Always Construct warning at RX_code.v(123): variable \"package_q\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 123 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1659326110170 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_in RX_code.v(127) " "Verilog HDL Always Construct warning at RX_code.v(127): variable \"data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 127 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1659326110170 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "package_q RX_code.v(127) " "Verilog HDL Always Construct warning at RX_code.v(127): variable \"package_q\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 127 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1659326110171 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_in RX_code.v(131) " "Verilog HDL Always Construct warning at RX_code.v(131): variable \"data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 131 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1659326110171 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "package_q RX_code.v(131) " "Verilog HDL Always Construct warning at RX_code.v(131): variable \"package_q\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 131 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1659326110171 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "RX_code.v(100) " "Verilog HDL Case Statement warning at RX_code.v(100): incomplete case statement has no default case item" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 100 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1659326110171 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_out RX_code.v(96) " "Verilog HDL Always Construct warning at RX_code.v(96): inferring latch(es) for variable \"data_out\", which holds its previous value in one or more paths through the always construct" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1659326110171 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] RX_code.v(96) " "Inferred latch for \"data_out\[0\]\" at RX_code.v(96)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659326110171 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] RX_code.v(96) " "Inferred latch for \"data_out\[1\]\" at RX_code.v(96)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659326110171 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] RX_code.v(96) " "Inferred latch for \"data_out\[2\]\" at RX_code.v(96)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659326110171 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] RX_code.v(96) " "Inferred latch for \"data_out\[3\]\" at RX_code.v(96)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659326110171 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[4\] RX_code.v(96) " "Inferred latch for \"data_out\[4\]\" at RX_code.v(96)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659326110171 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[5\] RX_code.v(96) " "Inferred latch for \"data_out\[5\]\" at RX_code.v(96)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659326110171 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[6\] RX_code.v(96) " "Inferred latch for \"data_out\[6\]\" at RX_code.v(96)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659326110171 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[7\] RX_code.v(96) " "Inferred latch for \"data_out\[7\]\" at RX_code.v(96)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659326110171 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[8\] RX_code.v(96) " "Inferred latch for \"data_out\[8\]\" at RX_code.v(96)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659326110171 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[9\] RX_code.v(96) " "Inferred latch for \"data_out\[9\]\" at RX_code.v(96)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659326110171 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[10\] RX_code.v(96) " "Inferred latch for \"data_out\[10\]\" at RX_code.v(96)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659326110171 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[11\] RX_code.v(96) " "Inferred latch for \"data_out\[11\]\" at RX_code.v(96)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659326110171 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[12\] RX_code.v(96) " "Inferred latch for \"data_out\[12\]\" at RX_code.v(96)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659326110171 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[13\] RX_code.v(96) " "Inferred latch for \"data_out\[13\]\" at RX_code.v(96)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659326110171 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[14\] RX_code.v(96) " "Inferred latch for \"data_out\[14\]\" at RX_code.v(96)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659326110172 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[15\] RX_code.v(96) " "Inferred latch for \"data_out\[15\]\" at RX_code.v(96)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659326110172 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[16\] RX_code.v(96) " "Inferred latch for \"data_out\[16\]\" at RX_code.v(96)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659326110172 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[17\] RX_code.v(96) " "Inferred latch for \"data_out\[17\]\" at RX_code.v(96)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659326110172 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[18\] RX_code.v(96) " "Inferred latch for \"data_out\[18\]\" at RX_code.v(96)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659326110172 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[19\] RX_code.v(96) " "Inferred latch for \"data_out\[19\]\" at RX_code.v(96)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659326110172 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[20\] RX_code.v(96) " "Inferred latch for \"data_out\[20\]\" at RX_code.v(96)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659326110172 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[21\] RX_code.v(96) " "Inferred latch for \"data_out\[21\]\" at RX_code.v(96)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659326110172 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[22\] RX_code.v(96) " "Inferred latch for \"data_out\[22\]\" at RX_code.v(96)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659326110172 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[23\] RX_code.v(96) " "Inferred latch for \"data_out\[23\]\" at RX_code.v(96)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659326110172 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[24\] RX_code.v(96) " "Inferred latch for \"data_out\[24\]\" at RX_code.v(96)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659326110172 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[25\] RX_code.v(96) " "Inferred latch for \"data_out\[25\]\" at RX_code.v(96)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659326110172 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[26\] RX_code.v(96) " "Inferred latch for \"data_out\[26\]\" at RX_code.v(96)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659326110172 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[27\] RX_code.v(96) " "Inferred latch for \"data_out\[27\]\" at RX_code.v(96)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659326110172 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[28\] RX_code.v(96) " "Inferred latch for \"data_out\[28\]\" at RX_code.v(96)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659326110172 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[29\] RX_code.v(96) " "Inferred latch for \"data_out\[29\]\" at RX_code.v(96)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659326110172 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[30\] RX_code.v(96) " "Inferred latch for \"data_out\[30\]\" at RX_code.v(96)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659326110172 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[31\] RX_code.v(96) " "Inferred latch for \"data_out\[31\]\" at RX_code.v(96)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659326110172 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[32\] RX_code.v(96) " "Inferred latch for \"data_out\[32\]\" at RX_code.v(96)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659326110172 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[33\] RX_code.v(96) " "Inferred latch for \"data_out\[33\]\" at RX_code.v(96)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659326110173 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[34\] RX_code.v(96) " "Inferred latch for \"data_out\[34\]\" at RX_code.v(96)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659326110173 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[35\] RX_code.v(96) " "Inferred latch for \"data_out\[35\]\" at RX_code.v(96)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659326110173 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[36\] RX_code.v(96) " "Inferred latch for \"data_out\[36\]\" at RX_code.v(96)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659326110173 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[37\] RX_code.v(96) " "Inferred latch for \"data_out\[37\]\" at RX_code.v(96)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659326110173 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[38\] RX_code.v(96) " "Inferred latch for \"data_out\[38\]\" at RX_code.v(96)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659326110173 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[39\] RX_code.v(96) " "Inferred latch for \"data_out\[39\]\" at RX_code.v(96)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659326110173 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[40\] RX_code.v(96) " "Inferred latch for \"data_out\[40\]\" at RX_code.v(96)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659326110173 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[41\] RX_code.v(96) " "Inferred latch for \"data_out\[41\]\" at RX_code.v(96)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659326110173 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[42\] RX_code.v(96) " "Inferred latch for \"data_out\[42\]\" at RX_code.v(96)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659326110173 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[43\] RX_code.v(96) " "Inferred latch for \"data_out\[43\]\" at RX_code.v(96)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659326110173 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[44\] RX_code.v(96) " "Inferred latch for \"data_out\[44\]\" at RX_code.v(96)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659326110173 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[45\] RX_code.v(96) " "Inferred latch for \"data_out\[45\]\" at RX_code.v(96)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659326110173 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[46\] RX_code.v(96) " "Inferred latch for \"data_out\[46\]\" at RX_code.v(96)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659326110173 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[47\] RX_code.v(96) " "Inferred latch for \"data_out\[47\]\" at RX_code.v(96)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659326110173 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[48\] RX_code.v(96) " "Inferred latch for \"data_out\[48\]\" at RX_code.v(96)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659326110173 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[49\] RX_code.v(96) " "Inferred latch for \"data_out\[49\]\" at RX_code.v(96)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659326110173 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[50\] RX_code.v(96) " "Inferred latch for \"data_out\[50\]\" at RX_code.v(96)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659326110173 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[51\] RX_code.v(96) " "Inferred latch for \"data_out\[51\]\" at RX_code.v(96)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659326110173 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[52\] RX_code.v(96) " "Inferred latch for \"data_out\[52\]\" at RX_code.v(96)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659326110173 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[53\] RX_code.v(96) " "Inferred latch for \"data_out\[53\]\" at RX_code.v(96)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659326110173 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[54\] RX_code.v(96) " "Inferred latch for \"data_out\[54\]\" at RX_code.v(96)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659326110174 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[55\] RX_code.v(96) " "Inferred latch for \"data_out\[55\]\" at RX_code.v(96)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659326110174 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[56\] RX_code.v(96) " "Inferred latch for \"data_out\[56\]\" at RX_code.v(96)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659326110174 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[57\] RX_code.v(96) " "Inferred latch for \"data_out\[57\]\" at RX_code.v(96)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659326110174 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[58\] RX_code.v(96) " "Inferred latch for \"data_out\[58\]\" at RX_code.v(96)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659326110174 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[59\] RX_code.v(96) " "Inferred latch for \"data_out\[59\]\" at RX_code.v(96)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659326110174 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[60\] RX_code.v(96) " "Inferred latch for \"data_out\[60\]\" at RX_code.v(96)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659326110174 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[61\] RX_code.v(96) " "Inferred latch for \"data_out\[61\]\" at RX_code.v(96)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659326110174 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[62\] RX_code.v(96) " "Inferred latch for \"data_out\[62\]\" at RX_code.v(96)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659326110174 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[63\] RX_code.v(96) " "Inferred latch for \"data_out\[63\]\" at RX_code.v(96)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659326110174 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TX_code rs232:f_rs232\|TX_code:tx " "Elaborating entity \"TX_code\" for hierarchy \"rs232:f_rs232\|TX_code:tx\"" {  } { { "rs232.v" "tx" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/rs232.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659326110175 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 TX_code.v(56) " "Verilog HDL assignment warning at TX_code.v(56): truncated value with size 32 to match size of target (6)" {  } { { "TX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/TX_code.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1659326110177 "|mcu|rs232:f_rs232|TX_code:tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 TX_code.v(64) " "Verilog HDL assignment warning at TX_code.v(64): truncated value with size 32 to match size of target (6)" {  } { { "TX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/TX_code.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1659326110178 "|mcu|rs232:f_rs232|TX_code:tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 TX_code.v(65) " "Verilog HDL assignment warning at TX_code.v(65): truncated value with size 32 to match size of target (6)" {  } { { "TX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/TX_code.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1659326110178 "|mcu|rs232:f_rs232|TX_code:tx"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_r TX_code.v(75) " "Verilog HDL Always Construct warning at TX_code.v(75): variable \"data_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "TX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/TX_code.v" 75 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1659326110179 "|mcu|rs232:f_rs232|TX_code:tx"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "package_q TX_code.v(75) " "Verilog HDL Always Construct warning at TX_code.v(75): variable \"package_q\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "TX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/TX_code.v" 75 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1659326110179 "|mcu|rs232:f_rs232|TX_code:tx"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data TX_code.v(76) " "Verilog HDL Always Construct warning at TX_code.v(76): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "TX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/TX_code.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1659326110180 "|mcu|rs232:f_rs232|TX_code:tx"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_r TX_code.v(77) " "Verilog HDL Always Construct warning at TX_code.v(77): variable \"data_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "TX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/TX_code.v" 77 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1659326110180 "|mcu|rs232:f_rs232|TX_code:tx"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "package_q TX_code.v(77) " "Verilog HDL Always Construct warning at TX_code.v(77): variable \"package_q\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "TX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/TX_code.v" 77 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1659326110180 "|mcu|rs232:f_rs232|TX_code:tx"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data TX_code.v(78) " "Verilog HDL Always Construct warning at TX_code.v(78): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "TX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/TX_code.v" 78 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1659326110180 "|mcu|rs232:f_rs232|TX_code:tx"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_r TX_code.v(79) " "Verilog HDL Always Construct warning at TX_code.v(79): variable \"data_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "TX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/TX_code.v" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1659326110180 "|mcu|rs232:f_rs232|TX_code:tx"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "package_q TX_code.v(79) " "Verilog HDL Always Construct warning at TX_code.v(79): variable \"package_q\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "TX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/TX_code.v" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1659326110180 "|mcu|rs232:f_rs232|TX_code:tx"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data TX_code.v(80) " "Verilog HDL Always Construct warning at TX_code.v(80): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "TX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/TX_code.v" 80 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1659326110181 "|mcu|rs232:f_rs232|TX_code:tx"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_r TX_code.v(81) " "Verilog HDL Always Construct warning at TX_code.v(81): variable \"data_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "TX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/TX_code.v" 81 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1659326110181 "|mcu|rs232:f_rs232|TX_code:tx"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "package_q TX_code.v(81) " "Verilog HDL Always Construct warning at TX_code.v(81): variable \"package_q\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "TX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/TX_code.v" 81 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1659326110181 "|mcu|rs232:f_rs232|TX_code:tx"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data TX_code.v(82) " "Verilog HDL Always Construct warning at TX_code.v(82): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "TX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/TX_code.v" 82 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1659326110181 "|mcu|rs232:f_rs232|TX_code:tx"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_r TX_code.v(83) " "Verilog HDL Always Construct warning at TX_code.v(83): variable \"data_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "TX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/TX_code.v" 83 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1659326110181 "|mcu|rs232:f_rs232|TX_code:tx"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "package_q TX_code.v(83) " "Verilog HDL Always Construct warning at TX_code.v(83): variable \"package_q\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "TX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/TX_code.v" 83 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1659326110182 "|mcu|rs232:f_rs232|TX_code:tx"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data TX_code.v(84) " "Verilog HDL Always Construct warning at TX_code.v(84): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "TX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/TX_code.v" 84 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1659326110182 "|mcu|rs232:f_rs232|TX_code:tx"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_r TX_code.v(85) " "Verilog HDL Always Construct warning at TX_code.v(85): variable \"data_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "TX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/TX_code.v" 85 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1659326110182 "|mcu|rs232:f_rs232|TX_code:tx"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "package_q TX_code.v(85) " "Verilog HDL Always Construct warning at TX_code.v(85): variable \"package_q\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "TX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/TX_code.v" 85 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1659326110182 "|mcu|rs232:f_rs232|TX_code:tx"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data TX_code.v(86) " "Verilog HDL Always Construct warning at TX_code.v(86): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "TX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/TX_code.v" 86 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1659326110182 "|mcu|rs232:f_rs232|TX_code:tx"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_r TX_code.v(87) " "Verilog HDL Always Construct warning at TX_code.v(87): variable \"data_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "TX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/TX_code.v" 87 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1659326110182 "|mcu|rs232:f_rs232|TX_code:tx"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "package_q TX_code.v(87) " "Verilog HDL Always Construct warning at TX_code.v(87): variable \"package_q\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "TX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/TX_code.v" 87 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1659326110182 "|mcu|rs232:f_rs232|TX_code:tx"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data TX_code.v(88) " "Verilog HDL Always Construct warning at TX_code.v(88): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "TX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/TX_code.v" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1659326110182 "|mcu|rs232:f_rs232|TX_code:tx"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_r TX_code.v(89) " "Verilog HDL Always Construct warning at TX_code.v(89): variable \"data_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "TX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/TX_code.v" 89 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1659326110182 "|mcu|rs232:f_rs232|TX_code:tx"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "package_q TX_code.v(89) " "Verilog HDL Always Construct warning at TX_code.v(89): variable \"package_q\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "TX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/TX_code.v" 89 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1659326110183 "|mcu|rs232:f_rs232|TX_code:tx"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data TX_code.v(90) " "Verilog HDL Always Construct warning at TX_code.v(90): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "TX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/TX_code.v" 90 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1659326110183 "|mcu|rs232:f_rs232|TX_code:tx"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "TX_code.v(71) " "Verilog HDL Case Statement warning at TX_code.v(71): incomplete case statement has no default case item" {  } { { "TX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/TX_code.v" 71 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1659326110183 "|mcu|rs232:f_rs232|TX_code:tx"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data TX_code.v(69) " "Verilog HDL Always Construct warning at TX_code.v(69): inferring latch(es) for variable \"data\", which holds its previous value in one or more paths through the always construct" {  } { { "TX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/TX_code.v" 69 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1659326110183 "|mcu|rs232:f_rs232|TX_code:tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 TX_code.v(111) " "Verilog HDL assignment warning at TX_code.v(111): truncated value with size 32 to match size of target (13)" {  } { { "TX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/TX_code.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1659326110183 "|mcu|rs232:f_rs232|TX_code:tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data TX_code.v(69) " "Inferred latch for \"data\" at TX_code.v(69)" {  } { { "TX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/TX_code.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659326110186 "|mcu|rs232:f_rs232|TX_code:tx"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|TX_code:tx\|data " "Latch rs232:f_rs232\|TX_code:tx\|data has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|TX_code:tx\|check_q\[5\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|TX_code:tx\|check_q\[5\]" {  } { { "TX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/TX_code.v" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1659326110758 ""}  } { { "TX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/TX_code.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1659326110758 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[16\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1659326110758 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1659326110758 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[8\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1659326110758 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1659326110758 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[0\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1659326110758 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1659326110758 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[24\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1659326110759 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1659326110759 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[40\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[40\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1659326110759 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1659326110759 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[48\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[48\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1659326110759 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1659326110759 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[32\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[32\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1659326110759 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1659326110759 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[56\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[56\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1659326110759 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1659326110759 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[17\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1659326110760 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1659326110760 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[9\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1659326110760 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1659326110760 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[1\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1659326110760 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1659326110760 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[25\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1659326110760 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1659326110760 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[41\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[41\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1659326110760 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1659326110760 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[49\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[49\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1659326110761 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1659326110761 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[33\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[33\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1659326110761 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1659326110761 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[57\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[57\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1659326110761 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1659326110761 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[18\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1659326110761 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1659326110761 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[10\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1659326110761 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1659326110761 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[2\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1659326110762 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1659326110762 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[26\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1659326110762 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1659326110762 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[42\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[42\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1659326110762 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1659326110762 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[50\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[50\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1659326110762 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1659326110762 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[34\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[34\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1659326110762 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1659326110762 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[58\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[58\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1659326110762 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1659326110762 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[19\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1659326110763 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1659326110763 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[11\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1659326110763 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1659326110763 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[3\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1659326110763 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1659326110763 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[27\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1659326110763 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1659326110763 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[43\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[43\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1659326110763 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1659326110763 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[51\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[51\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1659326110763 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1659326110763 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[35\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[35\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1659326110763 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1659326110763 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[59\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[59\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1659326110764 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1659326110764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[20\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1659326110764 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1659326110764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[12\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1659326110764 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1659326110764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[4\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1659326110764 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1659326110764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[28\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1659326110764 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1659326110764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[44\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[44\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1659326110764 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1659326110764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[52\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[52\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1659326110765 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1659326110765 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[36\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[36\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1659326110765 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1659326110765 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[60\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[60\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1659326110765 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1659326110765 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[21\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1659326110765 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1659326110765 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[13\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1659326110765 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1659326110765 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[5\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1659326110765 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1659326110765 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[29\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1659326110765 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1659326110765 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[45\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[45\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1659326110765 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1659326110765 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[53\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[53\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1659326110766 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1659326110766 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[37\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[37\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1659326110766 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1659326110766 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[61\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[61\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1659326110766 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1659326110766 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[22\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1659326110766 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1659326110766 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[14\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1659326110766 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1659326110766 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[6\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1659326110766 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1659326110766 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[30\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1659326110766 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1659326110766 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[46\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[46\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1659326110766 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1659326110766 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[54\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[54\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1659326110766 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1659326110766 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[38\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[38\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1659326110767 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1659326110767 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[62\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[62\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1659326110767 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1659326110767 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[23\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1659326110767 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1659326110767 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[15\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1659326110767 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1659326110767 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[7\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1659326110767 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1659326110767 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[31\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1659326110767 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1659326110767 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[47\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[47\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1659326110767 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1659326110767 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[55\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[55\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1659326110767 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1659326110767 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[39\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[39\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1659326110767 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1659326110767 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs232:f_rs232\|RX_code:rx\|data_out\[63\] " "Latch rs232:f_rs232\|RX_code:rx\|data_out\[63\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rs232:f_rs232\|RX_code:rx\|check_q\[0\] " "Ports D and ENA on the latch are fed by the same signal rs232:f_rs232\|RX_code:rx\|check_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1659326110768 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1659326110768 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1659326110887 "|mcu|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1659326110887 "|mcu|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1659326110887 "|mcu|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1659326110887 "|mcu|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1659326110887 "|mcu|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1659326110887 "|mcu|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1659326110887 "|mcu|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1659326110887 "|mcu|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1659326110887 "|mcu|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1659326110887 "|mcu|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1659326110887 "|mcu|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1659326110887 "|mcu|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1659326110887 "|mcu|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1659326110887 "|mcu|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1659326110887 "|mcu|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1659326110887 "|mcu|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1659326110887 "|mcu|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1659326110887 "|mcu|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1659326110887 "|mcu|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1659326110887 "|mcu|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1659326110887 "|mcu|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1659326110887 "|mcu|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1659326110887 "|mcu|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1659326110887 "|mcu|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1659326110887 "|mcu|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1659326110887 "|mcu|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1659326110887 "|mcu|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1659326110887 "|mcu|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[8\] GND " "Pin \"LED\[8\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1659326110887 "|mcu|LED[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[9\] GND " "Pin \"LED\[9\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1659326110887 "|mcu|LED[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1659326110887 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1659326111020 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1659326111725 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/user/just/Documents/GitHub/rs232_AES/de0/output_files/mcu.map.smsg " "Generated suppressed messages file E:/user/just/Documents/GitHub/rs232_AES/de0/output_files/mcu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1659326111793 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1659326111906 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1659326111906 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1659326111993 "|mcu|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1659326111993 "|mcu|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1659326111993 "|mcu|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1659326111993 "|mcu|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1659326111993 "|mcu|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1659326111993 "|mcu|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1659326111993 "|mcu|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BTN\[1\] " "No output dependent on input pin \"BTN\[1\]\"" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1659326111993 "|mcu|BTN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BTN\[2\] " "No output dependent on input pin \"BTN\[2\]\"" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1659326111993 "|mcu|BTN[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1659326111993 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "536 " "Implemented 536 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1659326111995 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1659326111995 ""} { "Info" "ICUT_CUT_TM_LCELLS" "482 " "Implemented 482 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1659326111995 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1659326111995 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 233 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 233 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4637 " "Peak virtual memory: 4637 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1659326112037 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 01 11:55:12 2022 " "Processing ended: Mon Aug 01 11:55:12 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1659326112037 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1659326112037 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1659326112037 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1659326112037 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1659326113885 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1659326113886 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 01 11:55:13 2022 " "Processing started: Mon Aug 01 11:55:13 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1659326113886 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1659326113886 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off mcu -c mcu " "Command: quartus_fit --read_settings_files=off --write_settings_files=off mcu -c mcu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1659326113886 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1659326113989 ""}
{ "Info" "0" "" "Project  = mcu" {  } {  } 0 0 "Project  = mcu" 0 0 "Fitter" 0 0 1659326113989 ""}
{ "Info" "0" "" "Revision = mcu" {  } {  } 0 0 "Revision = mcu" 0 0 "Fitter" 0 0 1659326113989 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1659326114079 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "mcu EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"mcu\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1659326114088 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1659326114132 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1659326114132 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1659326114228 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1659326114239 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1659326114524 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1659326114524 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1659326114524 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1659326114524 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/users/taiju/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/taiju/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/users/taiju/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/taiju/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/user/just/Documents/GitHub/rs232_AES/de0/" { { 0 { 0 ""} 0 917 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1659326114527 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/users/taiju/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/taiju/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/users/taiju/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/taiju/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/user/just/Documents/GitHub/rs232_AES/de0/" { { 0 { 0 ""} 0 919 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1659326114527 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/users/taiju/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/taiju/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/users/taiju/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/taiju/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/user/just/Documents/GitHub/rs232_AES/de0/" { { 0 { 0 ""} 0 921 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1659326114527 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/users/taiju/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/taiju/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/users/taiju/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/taiju/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/user/just/Documents/GitHub/rs232_AES/de0/" { { 0 { 0 ""} 0 923 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1659326114527 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/users/taiju/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/taiju/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/users/taiju/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/taiju/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/user/just/Documents/GitHub/rs232_AES/de0/" { { 0 { 0 ""} 0 925 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1659326114527 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1659326114527 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1659326114528 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "65 " "TimeQuest Timing Analyzer is analyzing 65 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1659326115436 ""}
{ "Info" "ISTA_SDC_FOUND" "mcu.sdc " "Reading SDC File: 'mcu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1659326115437 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "mcu.sdc 9 CLOCK_50 port " "Ignored filter at mcu.sdc(9): CLOCK_50 could not be matched with a port" {  } { { "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.sdc" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1659326115439 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock mcu.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at mcu.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20.000ns \[get_ports CLOCK_50\] " "create_clock -period 20.000ns \[get_ports CLOCK_50\]" {  } { { "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.sdc" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1659326115440 ""}  } { { "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.sdc" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1659326115440 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1659326115440 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1659326115441 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: f_rs232\|tx\|WideOr0~1  from: dataa  to: combout " "Cell: f_rs232\|tx\|WideOr0~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1659326115444 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1659326115444 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1659326115446 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1659326115447 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN G21 (CLK4, DIFFCLK_2p)) " "Automatically promoted node CLK~input (placed in PIN G21 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1659326115473 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rs232:f_rs232\|RX_code:rx\|package_q\[0\] " "Destination node rs232:f_rs232\|RX_code:rx\|package_q\[0\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 87 -1 0 } } { "c:/users/taiju/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/taiju/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rs232:f_rs232|RX_code:rx|package_q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/user/just/Documents/GitHub/rs232_AES/de0/" { { 0 { 0 ""} 0 204 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1659326115473 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rs232:f_rs232\|RX_code:rx\|package_q\[1\] " "Destination node rs232:f_rs232\|RX_code:rx\|package_q\[1\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 87 -1 0 } } { "c:/users/taiju/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/taiju/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rs232:f_rs232|RX_code:rx|package_q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/user/just/Documents/GitHub/rs232_AES/de0/" { { 0 { 0 ""} 0 205 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1659326115473 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rs232:f_rs232\|RX_code:rx\|package_q\[2\] " "Destination node rs232:f_rs232\|RX_code:rx\|package_q\[2\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 87 -1 0 } } { "c:/users/taiju/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/taiju/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rs232:f_rs232|RX_code:rx|package_q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/user/just/Documents/GitHub/rs232_AES/de0/" { { 0 { 0 ""} 0 262 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1659326115473 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rs232:f_rs232\|RX_code:rx\|package_q\[3\] " "Destination node rs232:f_rs232\|RX_code:rx\|package_q\[3\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 87 -1 0 } } { "c:/users/taiju/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/taiju/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rs232:f_rs232|RX_code:rx|package_q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/user/just/Documents/GitHub/rs232_AES/de0/" { { 0 { 0 ""} 0 263 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1659326115473 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rs232:f_rs232\|RX_code:rx\|package_q\[4\] " "Destination node rs232:f_rs232\|RX_code:rx\|package_q\[4\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 87 -1 0 } } { "c:/users/taiju/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/taiju/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rs232:f_rs232|RX_code:rx|package_q[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/user/just/Documents/GitHub/rs232_AES/de0/" { { 0 { 0 ""} 0 264 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1659326115473 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rs232:f_rs232\|RX_code:rx\|package_q\[5\] " "Destination node rs232:f_rs232\|RX_code:rx\|package_q\[5\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 87 -1 0 } } { "c:/users/taiju/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/taiju/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rs232:f_rs232|RX_code:rx|package_q[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/user/just/Documents/GitHub/rs232_AES/de0/" { { 0 { 0 ""} 0 265 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1659326115473 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1659326115473 ""}  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 9 0 0 } } { "c:/users/taiju/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/taiju/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/user/just/Documents/GitHub/rs232_AES/de0/" { { 0 { 0 ""} 0 907 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1659326115473 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1659326115723 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1659326115724 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1659326115724 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1659326115725 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1659326115726 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1659326115728 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1659326115728 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1659326115728 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1659326115763 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1659326115764 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1659326115764 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1659326115833 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1659326116449 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1659326116653 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1659326116663 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1659326117763 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1659326117763 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1659326118037 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X0_Y20 X9_Y29 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X0_Y20 to location X9_Y29" {  } { { "loc" "" { Generic "E:/user/just/Documents/GitHub/rs232_AES/de0/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X0_Y20 to location X9_Y29"} { { 11 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X0_Y20 to location X9_Y29"} 0 20 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1659326119112 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1659326119112 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1659326121521 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1659326121521 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1659326121521 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.14 " "Total time spent on timing analysis during the Fitter is 1.14 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1659326121536 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1659326121577 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1659326121881 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1659326121914 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1659326122036 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1659326122721 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/user/just/Documents/GitHub/rs232_AES/de0/output_files/mcu.fit.smsg " "Generated suppressed messages file E:/user/just/Documents/GitHub/rs232_AES/de0/output_files/mcu.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1659326123485 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5357 " "Peak virtual memory: 5357 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1659326123776 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 01 11:55:23 2022 " "Processing ended: Mon Aug 01 11:55:23 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1659326123776 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1659326123776 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1659326123776 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1659326123776 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1659326125327 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1659326125327 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 01 11:55:25 2022 " "Processing started: Mon Aug 01 11:55:25 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1659326125327 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1659326125327 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off mcu -c mcu " "Command: quartus_asm --read_settings_files=off --write_settings_files=off mcu -c mcu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1659326125327 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1659326126164 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1659326126188 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4593 " "Peak virtual memory: 4593 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1659326126527 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 01 11:55:26 2022 " "Processing ended: Mon Aug 01 11:55:26 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1659326126527 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1659326126527 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1659326126527 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1659326126527 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1659326127117 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1659326128271 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1659326128271 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 01 11:55:27 2022 " "Processing started: Mon Aug 01 11:55:27 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1659326128271 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1659326128271 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta mcu -c mcu " "Command: quartus_sta mcu -c mcu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1659326128271 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1659326128375 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1659326128578 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1659326128628 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1659326128628 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "65 " "TimeQuest Timing Analyzer is analyzing 65 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1659326128778 ""}
{ "Info" "ISTA_SDC_FOUND" "mcu.sdc " "Reading SDC File: 'mcu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1659326128821 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "mcu.sdc 9 CLOCK_50 port " "Ignored filter at mcu.sdc(9): CLOCK_50 could not be matched with a port" {  } { { "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.sdc" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1659326128824 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock mcu.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at mcu.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20.000ns \[get_ports CLOCK_50\] " "create_clock -period 20.000ns \[get_ports CLOCK_50\]" {  } { { "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.sdc" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1659326128824 ""}  } { { "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.sdc" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1659326128824 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1659326128825 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1659326128827 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1659326128829 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name rs232:f_rs232\|RX_code:rx\|CHECK_TIME rs232:f_rs232\|RX_code:rx\|CHECK_TIME " "create_clock -period 1.000 -name rs232:f_rs232\|RX_code:rx\|CHECK_TIME rs232:f_rs232\|RX_code:rx\|CHECK_TIME" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1659326128829 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name BTN\[0\] BTN\[0\] " "create_clock -period 1.000 -name BTN\[0\] BTN\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1659326128829 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name rs232:f_rs232\|TX_code:tx\|check_q\[0\] rs232:f_rs232\|TX_code:tx\|check_q\[0\] " "create_clock -period 1.000 -name rs232:f_rs232\|TX_code:tx\|check_q\[0\] rs232:f_rs232\|TX_code:tx\|check_q\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1659326128829 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name rs232:f_rs232\|TX_code:tx\|CHECK_TIME rs232:f_rs232\|TX_code:tx\|CHECK_TIME " "create_clock -period 1.000 -name rs232:f_rs232\|TX_code:tx\|CHECK_TIME rs232:f_rs232\|TX_code:tx\|CHECK_TIME" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1659326128829 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1659326128829 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: f_rs232\|tx\|WideOr0~1  from: datac  to: combout " "Cell: f_rs232\|tx\|WideOr0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1659326128944 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1659326128944 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1659326128947 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1659326128949 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1659326128957 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1659326128995 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1659326128995 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.629 " "Worst-case setup slack is -4.629" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659326128997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659326128997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.629              -4.629 rs232:f_rs232\|TX_code:tx\|check_q\[0\]  " "   -4.629              -4.629 rs232:f_rs232\|TX_code:tx\|check_q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659326128997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.464            -162.331 BTN\[0\]  " "   -3.464            -162.331 BTN\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659326128997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.444            -234.805 CLK  " "   -2.444            -234.805 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659326128997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.826             -10.628 rs232:f_rs232\|TX_code:tx\|CHECK_TIME  " "   -1.826             -10.628 rs232:f_rs232\|TX_code:tx\|CHECK_TIME " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659326128997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.769             -10.089 rs232:f_rs232\|RX_code:rx\|CHECK_TIME  " "   -1.769             -10.089 rs232:f_rs232\|RX_code:rx\|CHECK_TIME " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659326128997 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1659326128997 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.994 " "Worst-case hold slack is -0.994" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659326129003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659326129003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.994             -36.285 BTN\[0\]  " "   -0.994             -36.285 BTN\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659326129003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.878              -0.878 rs232:f_rs232\|TX_code:tx\|check_q\[0\]  " "   -0.878              -0.878 rs232:f_rs232\|TX_code:tx\|check_q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659326129003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.038               0.000 CLK  " "    0.038               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659326129003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.274               0.000 rs232:f_rs232\|TX_code:tx\|CHECK_TIME  " "    0.274               0.000 rs232:f_rs232\|TX_code:tx\|CHECK_TIME " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659326129003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 rs232:f_rs232\|RX_code:rx\|CHECK_TIME  " "    0.382               0.000 rs232:f_rs232\|RX_code:rx\|CHECK_TIME " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659326129003 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1659326129003 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.802 " "Worst-case recovery slack is -2.802" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659326129008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659326129008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.802             -16.689 rs232:f_rs232\|TX_code:tx\|CHECK_TIME  " "   -2.802             -16.689 rs232:f_rs232\|TX_code:tx\|CHECK_TIME " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659326129008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.561             -15.224 rs232:f_rs232\|RX_code:rx\|CHECK_TIME  " "   -2.561             -15.224 rs232:f_rs232\|RX_code:rx\|CHECK_TIME " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659326129008 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1659326129008 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.666 " "Worst-case removal slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659326129011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659326129011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 rs232:f_rs232\|RX_code:rx\|CHECK_TIME  " "    1.666               0.000 rs232:f_rs232\|RX_code:rx\|CHECK_TIME " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659326129011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.790               0.000 rs232:f_rs232\|TX_code:tx\|CHECK_TIME  " "    1.790               0.000 rs232:f_rs232\|TX_code:tx\|CHECK_TIME " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659326129011 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1659326129011 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659326129016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659326129016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -131.000 CLK  " "   -3.000            -131.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659326129016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 BTN\[0\]  " "   -3.000              -3.000 BTN\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659326129016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -6.000 rs232:f_rs232\|RX_code:rx\|CHECK_TIME  " "   -1.000              -6.000 rs232:f_rs232\|RX_code:rx\|CHECK_TIME " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659326129016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -6.000 rs232:f_rs232\|TX_code:tx\|CHECK_TIME  " "   -1.000              -6.000 rs232:f_rs232\|TX_code:tx\|CHECK_TIME " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659326129016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.163               0.000 rs232:f_rs232\|TX_code:tx\|check_q\[0\]  " "    0.163               0.000 rs232:f_rs232\|TX_code:tx\|check_q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659326129016 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1659326129016 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1659326129182 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1659326129202 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1659326129596 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: f_rs232\|tx\|WideOr0~1  from: datac  to: combout " "Cell: f_rs232\|tx\|WideOr0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1659326129642 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1659326129642 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1659326129643 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1659326129657 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1659326129657 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.143 " "Worst-case setup slack is -4.143" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659326129663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659326129663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.143              -4.143 rs232:f_rs232\|TX_code:tx\|check_q\[0\]  " "   -4.143              -4.143 rs232:f_rs232\|TX_code:tx\|check_q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659326129663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.015            -139.506 BTN\[0\]  " "   -3.015            -139.506 BTN\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659326129663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.164            -200.714 CLK  " "   -2.164            -200.714 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659326129663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.567              -9.248 rs232:f_rs232\|TX_code:tx\|CHECK_TIME  " "   -1.567              -9.248 rs232:f_rs232\|TX_code:tx\|CHECK_TIME " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659326129663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.528              -8.682 rs232:f_rs232\|RX_code:rx\|CHECK_TIME  " "   -1.528              -8.682 rs232:f_rs232\|RX_code:rx\|CHECK_TIME " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659326129663 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1659326129663 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.956 " "Worst-case hold slack is -0.956" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659326129673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659326129673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.956             -36.618 BTN\[0\]  " "   -0.956             -36.618 BTN\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659326129673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.797              -0.797 rs232:f_rs232\|TX_code:tx\|check_q\[0\]  " "   -0.797              -0.797 rs232:f_rs232\|TX_code:tx\|check_q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659326129673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.019              -0.019 CLK  " "   -0.019              -0.019 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659326129673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.253               0.000 rs232:f_rs232\|TX_code:tx\|CHECK_TIME  " "    0.253               0.000 rs232:f_rs232\|TX_code:tx\|CHECK_TIME " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659326129673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.333               0.000 rs232:f_rs232\|RX_code:rx\|CHECK_TIME  " "    0.333               0.000 rs232:f_rs232\|RX_code:rx\|CHECK_TIME " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659326129673 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1659326129673 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.451 " "Worst-case recovery slack is -2.451" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659326129688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659326129688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.451             -14.567 rs232:f_rs232\|TX_code:tx\|CHECK_TIME  " "   -2.451             -14.567 rs232:f_rs232\|TX_code:tx\|CHECK_TIME " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659326129688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.223             -13.205 rs232:f_rs232\|RX_code:rx\|CHECK_TIME  " "   -2.223             -13.205 rs232:f_rs232\|RX_code:rx\|CHECK_TIME " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659326129688 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1659326129688 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.567 " "Worst-case removal slack is 1.567" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659326129695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659326129695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.567               0.000 rs232:f_rs232\|RX_code:rx\|CHECK_TIME  " "    1.567               0.000 rs232:f_rs232\|RX_code:rx\|CHECK_TIME " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659326129695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.699               0.000 rs232:f_rs232\|TX_code:tx\|CHECK_TIME  " "    1.699               0.000 rs232:f_rs232\|TX_code:tx\|CHECK_TIME " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659326129695 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1659326129695 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659326129702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659326129702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -131.000 CLK  " "   -3.000            -131.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659326129702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 BTN\[0\]  " "   -3.000              -3.000 BTN\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659326129702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -6.000 rs232:f_rs232\|RX_code:rx\|CHECK_TIME  " "   -1.000              -6.000 rs232:f_rs232\|RX_code:rx\|CHECK_TIME " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659326129702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -6.000 rs232:f_rs232\|TX_code:tx\|CHECK_TIME  " "   -1.000              -6.000 rs232:f_rs232\|TX_code:tx\|CHECK_TIME " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659326129702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.228               0.000 rs232:f_rs232\|TX_code:tx\|check_q\[0\]  " "    0.228               0.000 rs232:f_rs232\|TX_code:tx\|check_q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659326129702 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1659326129702 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1659326129930 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: f_rs232\|tx\|WideOr0~1  from: datac  to: combout " "Cell: f_rs232\|tx\|WideOr0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1659326130030 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1659326130030 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1659326130031 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1659326130037 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1659326130037 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.382 " "Worst-case setup slack is -2.382" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659326130045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659326130045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.382              -2.382 rs232:f_rs232\|TX_code:tx\|check_q\[0\]  " "   -2.382              -2.382 rs232:f_rs232\|TX_code:tx\|check_q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659326130045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.739             -71.016 BTN\[0\]  " "   -1.739             -71.016 BTN\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659326130045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.928             -78.324 CLK  " "   -0.928             -78.324 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659326130045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.641              -3.611 rs232:f_rs232\|TX_code:tx\|CHECK_TIME  " "   -0.641              -3.611 rs232:f_rs232\|TX_code:tx\|CHECK_TIME " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659326130045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.609              -3.373 rs232:f_rs232\|RX_code:rx\|CHECK_TIME  " "   -0.609              -3.373 rs232:f_rs232\|RX_code:rx\|CHECK_TIME " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659326130045 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1659326130045 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.614 " "Worst-case hold slack is -0.614" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659326130057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659326130057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.614              -0.614 rs232:f_rs232\|TX_code:tx\|check_q\[0\]  " "   -0.614              -0.614 rs232:f_rs232\|TX_code:tx\|check_q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659326130057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.587             -21.868 BTN\[0\]  " "   -0.587             -21.868 BTN\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659326130057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.066              -0.141 CLK  " "   -0.066              -0.141 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659326130057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.131               0.000 rs232:f_rs232\|TX_code:tx\|CHECK_TIME  " "    0.131               0.000 rs232:f_rs232\|TX_code:tx\|CHECK_TIME " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659326130057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 rs232:f_rs232\|RX_code:rx\|CHECK_TIME  " "    0.201               0.000 rs232:f_rs232\|RX_code:rx\|CHECK_TIME " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659326130057 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1659326130057 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.234 " "Worst-case recovery slack is -1.234" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659326130068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659326130068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.234              -7.366 rs232:f_rs232\|TX_code:tx\|CHECK_TIME  " "   -1.234              -7.366 rs232:f_rs232\|TX_code:tx\|CHECK_TIME " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659326130068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.155              -6.857 rs232:f_rs232\|RX_code:rx\|CHECK_TIME  " "   -1.155              -6.857 rs232:f_rs232\|RX_code:rx\|CHECK_TIME " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659326130068 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1659326130068 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.908 " "Worst-case removal slack is 0.908" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659326130076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659326130076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.908               0.000 rs232:f_rs232\|RX_code:rx\|CHECK_TIME  " "    0.908               0.000 rs232:f_rs232\|RX_code:rx\|CHECK_TIME " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659326130076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.942               0.000 rs232:f_rs232\|TX_code:tx\|CHECK_TIME  " "    0.942               0.000 rs232:f_rs232\|TX_code:tx\|CHECK_TIME " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659326130076 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1659326130076 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659326130084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659326130084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -137.858 CLK  " "   -3.000            -137.858 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659326130084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 BTN\[0\]  " "   -3.000              -3.000 BTN\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659326130084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -6.000 rs232:f_rs232\|RX_code:rx\|CHECK_TIME  " "   -1.000              -6.000 rs232:f_rs232\|RX_code:rx\|CHECK_TIME " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659326130084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -6.000 rs232:f_rs232\|TX_code:tx\|CHECK_TIME  " "   -1.000              -6.000 rs232:f_rs232\|TX_code:tx\|CHECK_TIME " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659326130084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 rs232:f_rs232\|TX_code:tx\|check_q\[0\]  " "    0.185               0.000 rs232:f_rs232\|TX_code:tx\|check_q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659326130084 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1659326130084 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1659326130574 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1659326130574 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4684 " "Peak virtual memory: 4684 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1659326130719 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 01 11:55:30 2022 " "Processing ended: Mon Aug 01 11:55:30 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1659326130719 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1659326130719 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1659326130719 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1659326130719 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1659326132344 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1659326132345 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 01 11:55:32 2022 " "Processing started: Mon Aug 01 11:55:32 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1659326132345 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1659326132345 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off mcu -c mcu " "Command: quartus_eda --read_settings_files=off --write_settings_files=off mcu -c mcu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1659326132345 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mcu_6_1200mv_85c_slow.vo E:/user/just/Documents/GitHub/rs232_AES/de0/simulation/modelsim/ simulation " "Generated file mcu_6_1200mv_85c_slow.vo in folder \"E:/user/just/Documents/GitHub/rs232_AES/de0/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1659326132833 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mcu_6_1200mv_0c_slow.vo E:/user/just/Documents/GitHub/rs232_AES/de0/simulation/modelsim/ simulation " "Generated file mcu_6_1200mv_0c_slow.vo in folder \"E:/user/just/Documents/GitHub/rs232_AES/de0/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1659326132898 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mcu_min_1200mv_0c_fast.vo E:/user/just/Documents/GitHub/rs232_AES/de0/simulation/modelsim/ simulation " "Generated file mcu_min_1200mv_0c_fast.vo in folder \"E:/user/just/Documents/GitHub/rs232_AES/de0/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1659326132971 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mcu.vo E:/user/just/Documents/GitHub/rs232_AES/de0/simulation/modelsim/ simulation " "Generated file mcu.vo in folder \"E:/user/just/Documents/GitHub/rs232_AES/de0/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1659326133038 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mcu_6_1200mv_85c_v_slow.sdo E:/user/just/Documents/GitHub/rs232_AES/de0/simulation/modelsim/ simulation " "Generated file mcu_6_1200mv_85c_v_slow.sdo in folder \"E:/user/just/Documents/GitHub/rs232_AES/de0/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1659326133096 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mcu_6_1200mv_0c_v_slow.sdo E:/user/just/Documents/GitHub/rs232_AES/de0/simulation/modelsim/ simulation " "Generated file mcu_6_1200mv_0c_v_slow.sdo in folder \"E:/user/just/Documents/GitHub/rs232_AES/de0/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1659326133159 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mcu_min_1200mv_0c_v_fast.sdo E:/user/just/Documents/GitHub/rs232_AES/de0/simulation/modelsim/ simulation " "Generated file mcu_min_1200mv_0c_v_fast.sdo in folder \"E:/user/just/Documents/GitHub/rs232_AES/de0/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1659326133218 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mcu_v.sdo E:/user/just/Documents/GitHub/rs232_AES/de0/simulation/modelsim/ simulation " "Generated file mcu_v.sdo in folder \"E:/user/just/Documents/GitHub/rs232_AES/de0/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1659326133290 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4569 " "Peak virtual memory: 4569 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1659326133356 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 01 11:55:33 2022 " "Processing ended: Mon Aug 01 11:55:33 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1659326133356 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1659326133356 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1659326133356 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1659326133356 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 244 s " "Quartus II Full Compilation was successful. 0 errors, 244 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1659326133977 ""}
