<HTML><HEAD><TITLE>Xilinx Design Summary</TITLE></HEAD>
<BODY TEXT='#000000' BGCOLOR='#FFFFFF' LINK='#0000EE' VLINK='#551A8B' ALINK='#FF0000'>
<TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'>
<TD ALIGN=CENTER COLSPAN='4'><B>emac_example_design Project Status (04/27/2015 - 13:24:34)</B></TD></TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Project File:</B></TD>
<TD>fpga_client_v2.xise</TD>
<TD BGCOLOR='#FFFF99'><b>Parser Errors:</b></TD>
<TD> No Errors </TD>
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Module Name:</B></TD>
<TD>emac_example_design</TD>
<TD BGCOLOR='#FFFF99'><B>Implementation State:</B></TD>
<TD>Programming File Generated</TD>
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Target Device:</B></TD>
<TD>xc5vlx110t-1ff1136</TD>
<TD BGCOLOR='#FFFF99'><UL><LI><B>Errors:</B></LI></UL></TD>
<TD>
No Errors</TD>
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Product Version:</B></TD><TD>ISE 14.7</TD>
<TD BGCOLOR='#FFFF99'><UL><LI><B>Warnings:</B></LI></UL></TD>
<TD ALIGN=LEFT><A HREF_DISABLED='C:/VHDL/fpga_client_v2\_xmsgs/*.xmsgs?&DataKey=Warning'>2525 Warnings (8 new)</A></TD>
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Design Goal:</B></dif></TD>
<TD>Balanced</TD>
<TD BGCOLOR='#FFFF99'><UL><LI><B>Routing Results:</B></LI></UL></TD>
<TD>
<A HREF_DISABLED='C:/VHDL/fpga_client_v2\emac_example_design.unroutes'>All Signals Completely Routed</A></TD>
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Design Strategy:</B></dif></TD>
<TD><A HREF_DISABLED='Xilinx Default (unlocked)?&DataKey=Strategy'>Xilinx Default (unlocked)</A></TD>
<TD BGCOLOR='#FFFF99'><UL><LI><B>Timing Constraints:</B></LI></UL></TD>
<TD>
<A HREF_DISABLED='C:/VHDL/fpga_client_v2\emac_example_design.ptwx?&DataKey=ConstraintsData'>All Constraints Met</A></TD>
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Environment:</B></dif></TD>
<TD>
<A HREF_DISABLED='C:/VHDL/fpga_client_v2\emac_example_design_envsettings.html'>
System Settings</A>
</TD>
<TD BGCOLOR='#FFFF99'><UL><LI><B>Final Timing Score:</B></LI></UL></TD>
<TD>0 &nbsp;<A HREF_DISABLED='C:/VHDL/fpga_client_v2\emac_example_design.twx?&DataKey=XmlTimingReport'>(Timing Report)</A></TD>
</TR>
</TABLE>



&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='2'><B>Current Errors</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=CurrentErrors"><B>[-]</B></a></TD></TR>
<TR ALIGN=LEFT BGCOLOR='#FFFF99'><TD COLSPAN='3'><B>No Errors Found</B></TD></TR>
</TABLE>



&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='2'><B>Current Warnings</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=CurrentWarnings"><B>[-]</B></a></TD></TR>
<TR ALIGN=LEFT BGCOLOR='#FFFF99'><TD><B>Synthesis Warnings (Only the first 50 listed)</B></TD><TD COLSPAN='2'><B>New</B></TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLCompilers:188: - "tft_interface.v" line 499 Index in bit-select of vector wire 'TFT_VGA_R' is out of range</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLCompilers:188: - "tft_interface.v" line 500 Index in bit-select of vector wire 'TFT_VGA_R' is out of range</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLCompilers:188: - "tft_interface.v" line 507 Index in bit-select of vector wire 'TFT_VGA_G' is out of range</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLCompilers:188: - "tft_interface.v" line 508 Index in bit-select of vector wire 'TFT_VGA_G' is out of range</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLCompilers:188: - "tft_interface.v" line 515 Index in bit-select of vector wire 'TFT_VGA_B' is out of range</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:HDLCompilers:188: - "tft_interface.v" line 516 Index in bit-select of vector wire 'TFT_VGA_B' is out of range</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2591: - "gmii_if.v" line 158: attribute on instance &lt;IOBDELAY_TYPE&gt; overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2591: - "gmii_if.v" line 158: attribute on instance &lt;IOBDELAY_VALUE&gt; overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2591: - "gmii_if.v" line 164: attribute on instance &lt;IOBDELAY_TYPE&gt; overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2591: - "gmii_if.v" line 164: attribute on instance &lt;IOBDELAY_VALUE&gt; overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2591: - "gmii_if.v" line 170: attribute on instance &lt;IOBDELAY_TYPE&gt; overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2591: - "gmii_if.v" line 170: attribute on instance &lt;IOBDELAY_VALUE&gt; overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2591: - "gmii_if.v" line 176: attribute on instance &lt;IOBDELAY_TYPE&gt; overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2591: - "gmii_if.v" line 176: attribute on instance &lt;IOBDELAY_VALUE&gt; overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2591: - "gmii_if.v" line 182: attribute on instance &lt;IOBDELAY_TYPE&gt; overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2591: - "gmii_if.v" line 182: attribute on instance &lt;IOBDELAY_VALUE&gt; overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2591: - "gmii_if.v" line 188: attribute on instance &lt;IOBDELAY_TYPE&gt; overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2591: - "gmii_if.v" line 188: attribute on instance &lt;IOBDELAY_VALUE&gt; overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2591: - "gmii_if.v" line 194: attribute on instance &lt;IOBDELAY_TYPE&gt; overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2591: - "gmii_if.v" line 194: attribute on instance &lt;IOBDELAY_VALUE&gt; overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2591: - "gmii_if.v" line 200: attribute on instance &lt;IOBDELAY_TYPE&gt; overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2591: - "gmii_if.v" line 200: attribute on instance &lt;IOBDELAY_VALUE&gt; overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2591: - "gmii_if.v" line 206: attribute on instance &lt;IOBDELAY_TYPE&gt; overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2591: - "gmii_if.v" line 206: attribute on instance &lt;IOBDELAY_VALUE&gt; overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2591: - "gmii_if.v" line 212: attribute on instance &lt;IOBDELAY_TYPE&gt; overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2591: - "gmii_if.v" line 212: attribute on instance &lt;IOBDELAY_VALUE&gt; overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2592: - "emac_example_design.v" line 406: defparam &lt;DELAY_SRC&gt; overrides attribute on instance. Attribute is ignored.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2592: - "emac_example_design.v" line 406: defparam &lt;IDELAY_TYPE&gt; overrides attribute on instance. Attribute is ignored.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2592: - "emac_example_design.v" line 406: defparam &lt;IDELAY_VALUE&gt; overrides attribute on instance. Attribute is ignored.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2592: - "emac_example_design.v" line 406: defparam &lt;SIGNAL_PATTERN&gt; overrides attribute on instance. Attribute is ignored.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2591: - "tx_client_fifo_8.v" line 1242: attribute on instance &lt;WRITE_MODE_A&gt; overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2591: - "tx_client_fifo_8.v" line 1242: attribute on instance &lt;WRITE_MODE_B&gt; overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2591: - "tx_client_fifo_8.v" line 1265: attribute on instance &lt;WRITE_MODE_A&gt; overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2591: - "tx_client_fifo_8.v" line 1265: attribute on instance &lt;WRITE_MODE_B&gt; overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2591: - "emac.v" line 228: attribute on instance &lt;EMAC0_1000BASEX_ENABLE&gt; overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2591: - "emac.v" line 228: attribute on instance &lt;EMAC0_ADDRFILTER_ENABLE&gt; overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2591: - "emac.v" line 228: attribute on instance &lt;EMAC0_BYTEPHY&gt; overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2591: - "emac.v" line 228: attribute on instance &lt;EMAC0_CONFIGVEC_79&gt; overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2591: - "emac.v" line 228: attribute on instance &lt;EMAC0_DCRBASEADDR&gt; overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2591: - "emac.v" line 228: attribute on instance &lt;EMAC0_GTLOOPBACK&gt; overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2591: - "emac.v" line 228: attribute on instance &lt;EMAC0_HOST_ENABLE&gt; overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2591: - "emac.v" line 228: attribute on instance &lt;EMAC0_LINKTIMERVAL&gt; overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2591: - "emac.v" line 228: attribute on instance &lt;EMAC0_LTCHECK_DISABLE&gt; overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2591: - "emac.v" line 228: attribute on instance &lt;EMAC0_MDIO_ENABLE&gt; overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2591: - "emac.v" line 228: attribute on instance &lt;EMAC0_PAUSEADDR&gt; overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2591: - "emac.v" line 228: attribute on instance &lt;EMAC0_PHYINITAUTONEG_ENABLE&gt; overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2591: - "emac.v" line 228: attribute on instance &lt;EMAC0_PHYISOLATE&gt; overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2591: - "emac.v" line 228: attribute on instance &lt;EMAC0_PHYLOOPBACKMSB&gt; overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2591: - "emac.v" line 228: attribute on instance &lt;EMAC0_PHYPOWERDOWN&gt; overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Xst:2591: - "emac.v" line 228: attribute on instance &lt;EMAC0_PHYRESET&gt; overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT BGCOLOR='#FFFF99'><TD><B>Translation Warnings</B></TD><TD COLSPAN='2'><B>New</B></TD></TR>
<TR ALIGN=LEFT><TD>WARNING:ConstraintSystem:0: - TNM : clk_tx0 was distributed to a DCM but new TNM constraints were not derived. This TNM is used in the following user groups or specifications: &lt;TIMEGRP "emac_tx_clk0" = "clk_tx0";&gt; [top_ucf.ucf(71)]</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:NgdBuild:1012: - The constraint &lt;INST /emac_example_design/EXPANDED/emac_example_design/v5_emac_ll\/v5_emac_block_inst\/gmii0\/GMII_TXD_7 IOB = true&gt; is overridden on the design object v5_emac_ll/v5_emac_block_inst/gmii0/GMII_TXD_7 by the constraint &lt;INST "*gmii0?GMII_TXD_?" IOB = true;&gt; [top_ucf.ucf(116)].</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:NgdBuild:1012: - The constraint &lt;INST /emac_example_design/EXPANDED/emac_example_design/v5_emac_ll\/v5_emac_block_inst\/gmii0\/GMII_TXD_6 IOB = true&gt; is overridden on the design object v5_emac_ll/v5_emac_block_inst/gmii0/GMII_TXD_6 by the constraint &lt;INST "*gmii0?GMII_TXD_?" IOB = true;&gt; [top_ucf.ucf(116)].</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:NgdBuild:1012: - The constraint &lt;INST /emac_example_design/EXPANDED/emac_example_design/v5_emac_ll\/v5_emac_block_inst\/gmii0\/GMII_TXD_5 IOB = true&gt; is overridden on the design object v5_emac_ll/v5_emac_block_inst/gmii0/GMII_TXD_5 by the constraint &lt;INST "*gmii0?GMII_TXD_?" IOB = true;&gt; [top_ucf.ucf(116)].</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:NgdBuild:1012: - The constraint &lt;INST /emac_example_design/EXPANDED/emac_example_design/v5_emac_ll\/v5_emac_block_inst\/gmii0\/GMII_TXD_4 IOB = true&gt; is overridden on the design object v5_emac_ll/v5_emac_block_inst/gmii0/GMII_TXD_4 by the constraint &lt;INST "*gmii0?GMII_TXD_?" IOB = true;&gt; [top_ucf.ucf(116)].</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:NgdBuild:1012: - The constraint &lt;INST /emac_example_design/EXPANDED/emac_example_design/v5_emac_ll\/v5_emac_block_inst\/gmii0\/GMII_TXD_3 IOB = true&gt; is overridden on the design object v5_emac_ll/v5_emac_block_inst/gmii0/GMII_TXD_3 by the constraint &lt;INST "*gmii0?GMII_TXD_?" IOB = true;&gt; [top_ucf.ucf(116)].</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:NgdBuild:1012: - The constraint &lt;INST /emac_example_design/EXPANDED/emac_example_design/v5_emac_ll\/v5_emac_block_inst\/gmii0\/GMII_TXD_2 IOB = true&gt; is overridden on the design object v5_emac_ll/v5_emac_block_inst/gmii0/GMII_TXD_2 by the constraint &lt;INST "*gmii0?GMII_TXD_?" IOB = true;&gt; [top_ucf.ucf(116)].</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:NgdBuild:1012: - The constraint &lt;INST /emac_example_design/EXPANDED/emac_example_design/v5_emac_ll\/v5_emac_block_inst\/gmii0\/GMII_TXD_1 IOB = true&gt; is overridden on the design object v5_emac_ll/v5_emac_block_inst/gmii0/GMII_TXD_1 by the constraint &lt;INST "*gmii0?GMII_TXD_?" IOB = true;&gt; [top_ucf.ucf(116)].</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:NgdBuild:1012: - The constraint &lt;INST /emac_example_design/EXPANDED/emac_example_design/v5_emac_ll\/v5_emac_block_inst\/gmii0\/GMII_TXD_0 IOB = true&gt; is overridden on the design object v5_emac_ll/v5_emac_block_inst/gmii0/GMII_TXD_0 by the constraint &lt;INST "*gmii0?GMII_TXD_?" IOB = true;&gt; [top_ucf.ucf(116)].</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:NgdBuild:1012: - The constraint &lt;INST /emac_example_design/EXPANDED/emac_example_design/v5_emac_ll\/v5_emac_block_inst\/gmii0\/GMII_TX_ER IOB = true&gt; is overridden on the design object v5_emac_ll/v5_emac_block_inst/gmii0/GMII_TX_ER by the constraint &lt;INST "*gmii0?GMII_TX_ER" IOB = true;&gt; [top_ucf.ucf(118)].</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:NgdBuild:1012: - The constraint &lt;INST /emac_example_design/EXPANDED/emac_example_design/v5_emac_ll\/v5_emac_block_inst\/gmii0\/GMII_TX_EN IOB = true&gt; is overridden on the design object v5_emac_ll/v5_emac_block_inst/gmii0/GMII_TX_EN by the constraint &lt;INST "*gmii0?GMII_TX_EN" IOB = true;&gt; [top_ucf.ucf(117)].</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:NgdBuild:443: - SFF primitive 'frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[7].u_calib_rden_r' has unconnected output pin</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:NgdBuild:443: - SFF primitive 'frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[6].u_calib_rden_r' has unconnected output pin</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:NgdBuild:443: - SFF primitive 'frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[5].u_calib_rden_r' has unconnected output pin</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:NgdBuild:443: - SFF primitive 'frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[4].u_calib_rden_r' has unconnected output pin</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:NgdBuild:443: - SFF primitive 'frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[3].u_calib_rden_r' has unconnected output pin</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:NgdBuild:443: - SFF primitive 'frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[2].u_calib_rden_r' has unconnected output pin</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:NgdBuild:443: - SFF primitive 'frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[1].u_calib_rden_r' has unconnected output pin</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:NgdBuild:452: - logical net 'N2085' has no driver</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:NgdBuild:452: - logical net 'N2086' has no driver</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:NgdBuild:452: - logical net 'N2087' has no driver</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:NgdBuild:452: - logical net 'N2088' has no driver</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:NgdBuild:452: - logical net 'N2089' has no driver</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:NgdBuild:452: - logical net 'N2090' has no driver</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:NgdBuild:452: - logical net 'N2091' has no driver</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:NgdBuild:452: - logical net 'N2092' has no driver</TD><TD COLSPAN='2'>New</TD></TR>
<TR ALIGN=LEFT BGCOLOR='#FFFF99'><TD><B>Map Warnings (Only the first 50 listed)</B></TD><TD COLSPAN='2'><B>New</B></TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Pack:2874: - Trimming timing constraints from pin sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP of frag REGCLKAU connected to power/ground net sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Pack:2874: - Trimming timing constraints from pin sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP of frag REGCLKAL connected to power/ground net sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Pack:2874: - Trimming timing constraints from pin sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP of frag REGCLKBU connected to power/ground net sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Pack:2874: - Trimming timing constraints from pin sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP of frag REGCLKBL connected to power/ground net sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Pack:2874: - Trimming timing constraints from pin sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP of frag REGCLKAU connected to power/ground net sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Pack:2874: - Trimming timing constraints from pin sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP of frag REGCLKAL connected to power/ground net sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Pack:2874: - Trimming timing constraints from pin sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP of frag REGCLKBU connected to power/ground net sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Pack:2874: - Trimming timing constraints from pin sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP of frag REGCLKBL connected to power/ground net sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Pack:2874: - Trimming timing constraints from pin sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP of frag REGCLKAU connected to power/ground net sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Pack:2874: - Trimming timing constraints from pin sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP of frag REGCLKAL connected to power/ground net sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Pack:2874: - Trimming timing constraints from pin sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP of frag REGCLKBU connected to power/ground net sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Pack:2874: - Trimming timing constraints from pin sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP of frag REGCLKBL connected to power/ground net sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Pack:2874: - Trimming timing constraints from pin sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP of frag REGCLKAU connected to power/ground net sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Pack:2874: - Trimming timing constraints from pin sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP of frag REGCLKAL connected to power/ground net sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Pack:2874: - Trimming timing constraints from pin sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP of frag REGCLKBU connected to power/ground net sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Pack:2874: - Trimming timing constraints from pin sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP of frag REGCLKBL connected to power/ground net sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Pack:2874: - Trimming timing constraints from pin sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP of frag REGCLKAU connected to power/ground net sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Pack:2874: - Trimming timing constraints from pin sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP of frag REGCLKAL connected to power/ground net sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Pack:2874: - Trimming timing constraints from pin sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP of frag REGCLKBU connected to power/ground net sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Pack:2874: - Trimming timing constraints from pin sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP of frag REGCLKBL connected to power/ground net sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Pack:2874: - Trimming timing constraints from pin sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP of frag REGCLKAU connected to power/ground net sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Pack:2874: - Trimming timing constraints from pin sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP of frag REGCLKAL connected to power/ground net sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Pack:2874: - Trimming timing constraints from pin sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP of frag REGCLKBU connected to power/ground net sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Pack:2874: - Trimming timing constraints from pin sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP of frag REGCLKBL connected to power/ground net sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Pack:2874: - Trimming timing constraints from pin sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP of frag REGCLKAU connected to power/ground net sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Pack:2874: - Trimming timing constraints from pin sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP of frag REGCLKAL connected to power/ground net sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Pack:2874: - Trimming timing constraints from pin sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP of frag REGCLKBU connected to power/ground net sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Pack:2874: - Trimming timing constraints from pin sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP of frag REGCLKBL connected to power/ground net sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Pack:2874: - Trimming timing constraints from pin sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP of frag REGCLKAU connected to power/ground net sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Pack:2874: - Trimming timing constraints from pin sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP of frag REGCLKAL connected to power/ground net sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Pack:2874: - Trimming timing constraints from pin sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP of frag REGCLKBU connected to power/ground net sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Pack:2874: - Trimming timing constraints from pin sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP of frag REGCLKBL connected to power/ground net sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Pack:2874: - Trimming timing constraints from pin sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP of frag REGCLKAU connected to power/ground net sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Pack:2874: - Trimming timing constraints from pin sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP of frag REGCLKAL connected to power/ground net sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Pack:2874: - Trimming timing constraints from pin sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP of frag REGCLKBU connected to power/ground net sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Pack:2874: - Trimming timing constraints from pin sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP of frag REGCLKBL connected to power/ground net sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Pack:2874: - Trimming timing constraints from pin sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP of frag REGCLKAU connected to power/ground net sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Pack:2874: - Trimming timing constraints from pin sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP of frag REGCLKAL connected to power/ground net sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Pack:2874: - Trimming timing constraints from pin sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP of frag REGCLKBU connected to power/ground net sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Pack:2874: - Trimming timing constraints from pin sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP of frag REGCLKBL connected to power/ground net sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Pack:2874: - Trimming timing constraints from pin sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP of frag REGCLKAU connected to power/ground net sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Pack:2874: - Trimming timing constraints from pin sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP of frag REGCLKAL connected to power/ground net sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Pack:2874: - Trimming timing constraints from pin sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP of frag REGCLKBU connected to power/ground net sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Pack:2874: - Trimming timing constraints from pin sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP of frag REGCLKBL connected to power/ground net sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Pack:2874: - Trimming timing constraints from pin sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP of frag REGCLKAU connected to power/ground net sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Pack:2874: - Trimming timing constraints from pin sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP of frag REGCLKAL connected to power/ground net sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Pack:2874: - Trimming timing constraints from pin sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP of frag REGCLKBU connected to power/ground net sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Pack:2874: - Trimming timing constraints from pin sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP of frag REGCLKBL connected to power/ground net sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Pack:2874: - Trimming timing constraints from pin sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP of frag REGCLKAU connected to power/ground net sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:Pack:2874: - Trimming timing constraints from pin sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP of frag REGCLKAL connected to power/ground net sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT BGCOLOR='#FFFF99'><TD><B>Bitgen Warnings</B></TD><TD COLSPAN='2'><B>New</B></TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:781: - PULLDOWN on an active net. PULLDOWN of comp ProtoComp836.PULL is set but the tri state is not configured.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:781: - PULLDOWN on an active net. PULLDOWN of comp ProtoComp836.PULL.1 is set but the tri state is not configured.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:781: - PULLDOWN on an active net. PULLDOWN of comp ProtoComp836.PULL.2 is set but the tri state is not configured.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:781: - PULLDOWN on an active net. PULLDOWN of comp ProtoComp836.PULL.3 is set but the tri state is not configured.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:781: - PULLDOWN on an active net. PULLDOWN of comp ProtoComp836.PULL.4 is set but the tri state is not configured.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:781: - PULLDOWN on an active net. PULLDOWN of comp ProtoComp836.PULL.5 is set but the tri state is not configured.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:781: - PULLDOWN on an active net. PULLDOWN of comp ProtoComp836.PULL.6 is set but the tri state is not configured.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>WARNING:PhysDesignRules:781: - PULLDOWN on an active net. PULLDOWN of comp ProtoComp836.PULL.7 is set but the tri state is not configured.</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
</TABLE>



&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='5'><B>Device Utilization Summary</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=DeviceUtilizationSummary"><B>[-]</B></a></TD></TR>
<TR ALIGN=CENTER BGCOLOR='#FFFF99'>
<TD ALIGN=LEFT><B>Slice Logic Utilization</B></TD><TD><B>Used</B></TD><TD><B>Available</B></TD><TD><B>Utilization</B></TD><TD COLSPAN='2'><B>Note(s)</B></TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of Slice Registers</TD>
<TD ALIGN=RIGHT>26,016</TD>
<TD ALIGN=RIGHT>69,120</TD>
<TD ALIGN=RIGHT>37%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;Number used as Flip Flops</TD>
<TD ALIGN=RIGHT>26,015</TD>
<TD>&nbsp;</TD>
<TD>&nbsp;</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;Number used as Latch-thrus</TD>
<TD ALIGN=RIGHT>1</TD>
<TD>&nbsp;</TD>
<TD>&nbsp;</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of Slice LUTs</TD>
<TD ALIGN=RIGHT>11,923</TD>
<TD ALIGN=RIGHT>69,120</TD>
<TD ALIGN=RIGHT>17%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;Number used as logic</TD>
<TD ALIGN=RIGHT>11,830</TD>
<TD ALIGN=RIGHT>69,120</TD>
<TD ALIGN=RIGHT>17%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Number using O6 output only</TD>
<TD ALIGN=RIGHT>11,076</TD>
<TD>&nbsp;</TD>
<TD>&nbsp;</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Number using O5 output only</TD>
<TD ALIGN=RIGHT>344</TD>
<TD>&nbsp;</TD>
<TD>&nbsp;</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Number using O5 and O6</TD>
<TD ALIGN=RIGHT>410</TD>
<TD>&nbsp;</TD>
<TD>&nbsp;</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;Number used as Memory</TD>
<TD ALIGN=RIGHT>36</TD>
<TD ALIGN=RIGHT>17,920</TD>
<TD ALIGN=RIGHT>1%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Number used as Shift Register</TD>
<TD ALIGN=RIGHT>36</TD>
<TD>&nbsp;</TD>
<TD>&nbsp;</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Number using O6 output only</TD>
<TD ALIGN=RIGHT>36</TD>
<TD>&nbsp;</TD>
<TD>&nbsp;</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;Number used as exclusive route-thru</TD>
<TD ALIGN=RIGHT>57</TD>
<TD>&nbsp;</TD>
<TD>&nbsp;</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of route-thrus</TD>
<TD ALIGN=RIGHT>415</TD>
<TD>&nbsp;</TD>
<TD>&nbsp;</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;Number using O6 output only</TD>
<TD ALIGN=RIGHT>400</TD>
<TD>&nbsp;</TD>
<TD>&nbsp;</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;Number using O5 output only</TD>
<TD ALIGN=RIGHT>15</TD>
<TD>&nbsp;</TD>
<TD>&nbsp;</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of occupied Slices</TD>
<TD ALIGN=RIGHT>9,438</TD>
<TD ALIGN=RIGHT>17,280</TD>
<TD ALIGN=RIGHT>54%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of LUT Flip Flop pairs used</TD>
<TD ALIGN=RIGHT>30,267</TD>
<TD>&nbsp;</TD>
<TD>&nbsp;</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;Number with an unused Flip Flop</TD>
<TD ALIGN=RIGHT>4,251</TD>
<TD ALIGN=RIGHT>30,267</TD>
<TD ALIGN=RIGHT>14%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;Number with an unused LUT</TD>
<TD ALIGN=RIGHT>18,344</TD>
<TD ALIGN=RIGHT>30,267</TD>
<TD ALIGN=RIGHT>60%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;Number of fully used LUT-FF pairs</TD>
<TD ALIGN=RIGHT>7,672</TD>
<TD ALIGN=RIGHT>30,267</TD>
<TD ALIGN=RIGHT>25%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;Number of unique control sets</TD>
<TD ALIGN=RIGHT>730</TD>
<TD>&nbsp;</TD>
<TD>&nbsp;</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;Number of slice register sites lost<BR>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;to control set restrictions</TD>
<TD ALIGN=RIGHT>1,221</TD>
<TD ALIGN=RIGHT>69,120</TD>
<TD ALIGN=RIGHT>1%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of bonded <A HREF_DISABLED='C:/VHDL/fpga_client_v2\emac_example_design_map.xrpt?&DataKey=IOBProperties'>IOBs</A></TD>
<TD ALIGN=RIGHT>220</TD>
<TD ALIGN=RIGHT>640</TD>
<TD ALIGN=RIGHT>34%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;Number of LOCed IOBs</TD>
<TD ALIGN=RIGHT>181</TD>
<TD ALIGN=RIGHT>220</TD>
<TD ALIGN=RIGHT>82%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;IOB Flip Flops</TD>
<TD ALIGN=RIGHT>292</TD>
<TD>&nbsp;</TD>
<TD>&nbsp;</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of BlockRAM/FIFO</TD>
<TD ALIGN=RIGHT>48</TD>
<TD ALIGN=RIGHT>148</TD>
<TD ALIGN=RIGHT>32%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;Number using BlockRAM only</TD>
<TD ALIGN=RIGHT>45</TD>
<TD>&nbsp;</TD>
<TD>&nbsp;</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;Number using FIFO only</TD>
<TD ALIGN=RIGHT>3</TD>
<TD>&nbsp;</TD>
<TD>&nbsp;</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Number of 36k BlockRAM used</TD>
<TD ALIGN=RIGHT>41</TD>
<TD>&nbsp;</TD>
<TD>&nbsp;</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Number of 18k BlockRAM used</TD>
<TD ALIGN=RIGHT>8</TD>
<TD>&nbsp;</TD>
<TD>&nbsp;</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Number of 36k FIFO used</TD>
<TD ALIGN=RIGHT>3</TD>
<TD>&nbsp;</TD>
<TD>&nbsp;</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;Total Memory used (KB)</TD>
<TD ALIGN=RIGHT>1,728</TD>
<TD ALIGN=RIGHT>5,328</TD>
<TD ALIGN=RIGHT>32%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of BUFG/BUFGCTRLs</TD>
<TD ALIGN=RIGHT>13</TD>
<TD ALIGN=RIGHT>32</TD>
<TD ALIGN=RIGHT>40%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;Number used as BUFGs</TD>
<TD ALIGN=RIGHT>13</TD>
<TD>&nbsp;</TD>
<TD>&nbsp;</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of IDELAYCTRLs</TD>
<TD ALIGN=RIGHT>5</TD>
<TD ALIGN=RIGHT>22</TD>
<TD ALIGN=RIGHT>22%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of BUFIOs</TD>
<TD ALIGN=RIGHT>8</TD>
<TD ALIGN=RIGHT>80</TD>
<TD ALIGN=RIGHT>10%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of DCM_ADVs</TD>
<TD ALIGN=RIGHT>2</TD>
<TD ALIGN=RIGHT>12</TD>
<TD ALIGN=RIGHT>16%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of PLL_ADVs</TD>
<TD ALIGN=RIGHT>2</TD>
<TD ALIGN=RIGHT>6</TD>
<TD ALIGN=RIGHT>33%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of TEMACs</TD>
<TD ALIGN=RIGHT>1</TD>
<TD ALIGN=RIGHT>2</TD>
<TD ALIGN=RIGHT>50%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Average Fanout of Non-Clock Nets</TD>
<TD ALIGN=RIGHT>3.52</TD>
<TD>&nbsp;</TD>
<TD>&nbsp;</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
</TABLE>



&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='4'><B>Performance Summary</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=PerformanceSummary"><B>[-]</B></a></TD></TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Final Timing Score:</B></TD>
<TD>0 (Setup: 0, Hold: 0, Component Switching Limit: 0)</TD>
<TD BGCOLOR='#FFFF99'><B>Pinout Data:</B></TD>
<TD COLSPAN='2'><A HREF_DISABLED='C:/VHDL/fpga_client_v2\emac_example_design_par.xrpt?&DataKey=PinoutData'>Pinout Report</A></TD>
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Routing Results:</B></TD><TD>
<A HREF_DISABLED='C:/VHDL/fpga_client_v2\emac_example_design.unroutes'>All Signals Completely Routed</A></TD>
<TD BGCOLOR='#FFFF99'><B>Clock Data:</B></TD>
<TD COLSPAN='2'><A HREF_DISABLED='C:/VHDL/fpga_client_v2\emac_example_design_par.xrpt?&DataKey=ClocksData'>Clock Report</A></TD>
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Timing Constraints:</B></TD>
<TD>
<A HREF_DISABLED='C:/VHDL/fpga_client_v2\emac_example_design.ptwx?&DataKey=ConstraintsData'>All Constraints Met</A></TD>
<TD BGCOLOR='#FFFF99'><B>&nbsp;</B></TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TABLE>



&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='1'><B>Failing Constraints</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=FailingConstraints"><B>[-]</B></a></TD></TR>
<TR ALIGN=LEFT BGCOLOR='#FFFF99'><TD COLSPAN='2'><B>All Constraints Were Met</B></TD></TR>
</TABLE>
&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='6'><B>Clock Report</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=ClockReport"><B>[-]</B></a></TD></TR>
<TR ALIGN=CENTER BGCOLOR='#FFFF99'><TD ALIGN=LEFT><B> Clock Net </B></TD><TD ALIGN=LEFT><B> Resource </B></TD><TD ALIGN=LEFT><B>Locked</B></TD><TD ALIGN=LEFT><B>Fanout</B></TD><TD ALIGN=LEFT><B>Net Skew(ns)</B></TD><TD ALIGN=LEFT COLSPAN='2'><B>Max Delay(ns)</B></TD>
<TR ALIGN=CENTER><TD ALIGN=LEFT>clk75</TD><TD>BUFGCTRL_X0Y25</TD><TD>No</TD><TD ALIGN=RIGHT>3123</TD><TD ALIGN=RIGHT>0.588</TD><TD ALIGN=RIGHT COLSPAN='2'>2.120</TD></TR>
<TR ALIGN=CENTER><TD ALIGN=LEFT>frame_buffer/clk0</TD><TD>BUFGCTRL_X0Y26</TD><TD>No</TD><TD ALIGN=RIGHT>3127</TD><TD ALIGN=RIGHT>0.579</TD><TD ALIGN=RIGHT COLSPAN='2'>2.108</TD></TR>
<TR ALIGN=CENTER><TD ALIGN=LEFT>tx_clk_0</TD><TD>BUFGCTRL_X0Y12</TD><TD>No</TD><TD ALIGN=RIGHT>879</TD><TD ALIGN=RIGHT>0.544</TD><TD ALIGN=RIGHT COLSPAN='2'>2.126</TD></TR>
<TR ALIGN=CENTER><TD ALIGN=LEFT>frame_buffer/clkdiv0</TD><TD></TD><TD></TD><TD ALIGN=RIGHT></TD><TD ALIGN=RIGHT></TD><TD ALIGN=RIGHT COLSPAN='2'></TD></TR>
<TR ALIGN=CENTER><TD ALIGN=LEFT></TD><TD>BUFGCTRL_X0Y28</TD><TD>No</TD><TD ALIGN=RIGHT>476</TD><TD ALIGN=RIGHT>0.542</TD><TD ALIGN=RIGHT COLSPAN='2'>2.075</TD></TR>
<TR ALIGN=CENTER><TD ALIGN=LEFT>AC97_clk_BUFGP</TD><TD>BUFGCTRL_X0Y4</TD><TD>No</TD><TD ALIGN=RIGHT>31</TD><TD ALIGN=RIGHT>0.189</TD><TD ALIGN=RIGHT COLSPAN='2'>1.783</TD></TR>
<TR ALIGN=CENTER><TD ALIGN=LEFT>CLK_100_IBUFG</TD><TD>BUFGCTRL_X0Y0</TD><TD>No</TD><TD ALIGN=RIGHT>123</TD><TD ALIGN=RIGHT>0.348</TD><TD ALIGN=RIGHT COLSPAN='2'>2.055</TD></TR>
<TR ALIGN=CENTER><TD ALIGN=LEFT>frame_buffer/clk90</TD><TD>BUFGCTRL_X0Y27</TD><TD>No</TD><TD ALIGN=RIGHT>121</TD><TD ALIGN=RIGHT>0.327</TD><TD ALIGN=RIGHT COLSPAN='2'>2.111</TD></TR>
<TR ALIGN=CENTER><TD ALIGN=LEFT>rx_clk_0_i</TD><TD>BUFGCTRL_X0Y29</TD><TD>No</TD><TD ALIGN=RIGHT>50</TD><TD ALIGN=RIGHT>0.427</TD><TD ALIGN=RIGHT COLSPAN='2'>2.090</TD></TR>
<TR ALIGN=CENTER><TD ALIGN=LEFT>refclk_bufg_i</TD><TD>BUFGCTRL_X0Y10</TD><TD>No</TD><TD ALIGN=RIGHT>5</TD><TD ALIGN=RIGHT>0.155</TD><TD ALIGN=RIGHT COLSPAN='2'>1.723</TD></TR>
<TR ALIGN=CENTER><TD ALIGN=LEFT>frame_buffer/clk200</TD><TD>BUFGCTRL_X0Y5</TD><TD>No</TD><TD ALIGN=RIGHT>10</TD><TD ALIGN=RIGHT>0.278</TD><TD ALIGN=RIGHT COLSPAN='2'>1.896</TD></TR>
<TR ALIGN=CENTER><TD ALIGN=LEFT>frame_buffer/MIG/u_d</TD><TD></TD><TD></TD><TD ALIGN=RIGHT></TD><TD ALIGN=RIGHT></TD><TD ALIGN=RIGHT COLSPAN='2'></TD></TR>
<TR ALIGN=CENTER><TD ALIGN=LEFT>dr2_top_0/u_mem_if_t</TD><TD></TD><TD></TD><TD ALIGN=RIGHT></TD><TD ALIGN=RIGHT></TD><TD ALIGN=RIGHT COLSPAN='2'></TD></TR>
<TR ALIGN=CENTER><TD ALIGN=LEFT>op/u_phy_top/u_phy_i</TD><TD></TD><TD></TD><TD ALIGN=RIGHT></TD><TD ALIGN=RIGHT></TD><TD ALIGN=RIGHT COLSPAN='2'></TD></TR>
<TR ALIGN=CENTER><TD ALIGN=LEFT>o/delayed_dqs&lt;0&gt;</TD><TD>IO Clk</TD><TD>No</TD><TD ALIGN=RIGHT>17</TD><TD ALIGN=RIGHT>0.095</TD><TD ALIGN=RIGHT COLSPAN='2'>0.419</TD></TR>
<TR ALIGN=CENTER><TD ALIGN=LEFT>frame_buffer/MIG/u_d</TD><TD></TD><TD></TD><TD ALIGN=RIGHT></TD><TD ALIGN=RIGHT></TD><TD ALIGN=RIGHT COLSPAN='2'></TD></TR>
<TR ALIGN=CENTER><TD ALIGN=LEFT>dr2_top_0/u_mem_if_t</TD><TD></TD><TD></TD><TD ALIGN=RIGHT></TD><TD ALIGN=RIGHT></TD><TD ALIGN=RIGHT COLSPAN='2'></TD></TR>
<TR ALIGN=CENTER><TD ALIGN=LEFT>op/u_phy_top/u_phy_i</TD><TD></TD><TD></TD><TD ALIGN=RIGHT></TD><TD ALIGN=RIGHT></TD><TD ALIGN=RIGHT COLSPAN='2'></TD></TR>
<TR ALIGN=CENTER><TD ALIGN=LEFT>o/delayed_dqs&lt;1&gt;</TD><TD>IO Clk</TD><TD>No</TD><TD ALIGN=RIGHT>17</TD><TD ALIGN=RIGHT>0.083</TD><TD ALIGN=RIGHT COLSPAN='2'>0.380</TD></TR>
<TR ALIGN=CENTER><TD ALIGN=LEFT>frame_buffer/MIG/u_d</TD><TD></TD><TD></TD><TD ALIGN=RIGHT></TD><TD ALIGN=RIGHT></TD><TD ALIGN=RIGHT COLSPAN='2'></TD></TR>
<TR ALIGN=CENTER><TD ALIGN=LEFT>dr2_top_0/u_mem_if_t</TD><TD></TD><TD></TD><TD ALIGN=RIGHT></TD><TD ALIGN=RIGHT></TD><TD ALIGN=RIGHT COLSPAN='2'></TD></TR>
<TR ALIGN=CENTER><TD ALIGN=LEFT>op/u_phy_top/u_phy_i</TD><TD></TD><TD></TD><TD ALIGN=RIGHT></TD><TD ALIGN=RIGHT></TD><TD ALIGN=RIGHT COLSPAN='2'></TD></TR>
<TR ALIGN=CENTER><TD ALIGN=LEFT>o/delayed_dqs&lt;2&gt;</TD><TD>IO Clk</TD><TD>No</TD><TD ALIGN=RIGHT>17</TD><TD ALIGN=RIGHT>0.101</TD><TD ALIGN=RIGHT COLSPAN='2'>0.425</TD></TR>
<TR ALIGN=CENTER><TD ALIGN=LEFT>frame_buffer/MIG/u_d</TD><TD></TD><TD></TD><TD ALIGN=RIGHT></TD><TD ALIGN=RIGHT></TD><TD ALIGN=RIGHT COLSPAN='2'></TD></TR>
<TR ALIGN=CENTER><TD ALIGN=LEFT>dr2_top_0/u_mem_if_t</TD><TD></TD><TD></TD><TD ALIGN=RIGHT></TD><TD ALIGN=RIGHT></TD><TD ALIGN=RIGHT COLSPAN='2'></TD></TR>
<TR ALIGN=CENTER><TD ALIGN=LEFT>op/u_phy_top/u_phy_i</TD><TD></TD><TD></TD><TD ALIGN=RIGHT></TD><TD ALIGN=RIGHT></TD><TD ALIGN=RIGHT COLSPAN='2'></TD></TR>
<TR ALIGN=CENTER><TD ALIGN=LEFT>o/delayed_dqs&lt;3&gt;</TD><TD>IO Clk</TD><TD>No</TD><TD ALIGN=RIGHT>17</TD><TD ALIGN=RIGHT>0.107</TD><TD ALIGN=RIGHT COLSPAN='2'>0.404</TD></TR>
<TR ALIGN=CENTER><TD ALIGN=LEFT>frame_buffer/MIG/u_d</TD><TD></TD><TD></TD><TD ALIGN=RIGHT></TD><TD ALIGN=RIGHT></TD><TD ALIGN=RIGHT COLSPAN='2'></TD></TR>
<TR ALIGN=CENTER><TD ALIGN=LEFT>dr2_top_0/u_mem_if_t</TD><TD></TD><TD></TD><TD ALIGN=RIGHT></TD><TD ALIGN=RIGHT></TD><TD ALIGN=RIGHT COLSPAN='2'></TD></TR>
<TR ALIGN=CENTER><TD ALIGN=LEFT>op/u_phy_top/u_phy_i</TD><TD></TD><TD></TD><TD ALIGN=RIGHT></TD><TD ALIGN=RIGHT></TD><TD ALIGN=RIGHT COLSPAN='2'></TD></TR>
<TR ALIGN=CENTER><TD ALIGN=LEFT>o/delayed_dqs&lt;5&gt;</TD><TD>IO Clk</TD><TD>No</TD><TD ALIGN=RIGHT>17</TD><TD ALIGN=RIGHT>0.101</TD><TD ALIGN=RIGHT COLSPAN='2'>0.425</TD></TR>
<TR ALIGN=CENTER><TD ALIGN=LEFT>frame_buffer/MIG/u_d</TD><TD></TD><TD></TD><TD ALIGN=RIGHT></TD><TD ALIGN=RIGHT></TD><TD ALIGN=RIGHT COLSPAN='2'></TD></TR>
<TR ALIGN=CENTER><TD ALIGN=LEFT>dr2_top_0/u_mem_if_t</TD><TD></TD><TD></TD><TD ALIGN=RIGHT></TD><TD ALIGN=RIGHT></TD><TD ALIGN=RIGHT COLSPAN='2'></TD></TR>
<TR ALIGN=CENTER><TD ALIGN=LEFT>op/u_phy_top/u_phy_i</TD><TD></TD><TD></TD><TD ALIGN=RIGHT></TD><TD ALIGN=RIGHT></TD><TD ALIGN=RIGHT COLSPAN='2'></TD></TR>
<TR ALIGN=CENTER><TD ALIGN=LEFT>o/delayed_dqs&lt;4&gt;</TD><TD>IO Clk</TD><TD>No</TD><TD ALIGN=RIGHT>17</TD><TD ALIGN=RIGHT>0.101</TD><TD ALIGN=RIGHT COLSPAN='2'>0.425</TD></TR>
<TR ALIGN=CENTER><TD ALIGN=LEFT>frame_buffer/MIG/u_d</TD><TD></TD><TD></TD><TD ALIGN=RIGHT></TD><TD ALIGN=RIGHT></TD><TD ALIGN=RIGHT COLSPAN='2'></TD></TR>
<TR ALIGN=CENTER><TD ALIGN=LEFT>dr2_top_0/u_mem_if_t</TD><TD></TD><TD></TD><TD ALIGN=RIGHT></TD><TD ALIGN=RIGHT></TD><TD ALIGN=RIGHT COLSPAN='2'></TD></TR>
<TR ALIGN=CENTER><TD ALIGN=LEFT>op/u_phy_top/u_phy_i</TD><TD></TD><TD></TD><TD ALIGN=RIGHT></TD><TD ALIGN=RIGHT></TD><TD ALIGN=RIGHT COLSPAN='2'></TD></TR>
<TR ALIGN=CENTER><TD ALIGN=LEFT>o/delayed_dqs&lt;6&gt;</TD><TD>IO Clk</TD><TD>No</TD><TD ALIGN=RIGHT>17</TD><TD ALIGN=RIGHT>0.096</TD><TD ALIGN=RIGHT COLSPAN='2'>0.393</TD></TR>
<TR ALIGN=CENTER><TD ALIGN=LEFT>frame_buffer/MIG/u_d</TD><TD></TD><TD></TD><TD ALIGN=RIGHT></TD><TD ALIGN=RIGHT></TD><TD ALIGN=RIGHT COLSPAN='2'></TD></TR>
<TR ALIGN=CENTER><TD ALIGN=LEFT>dr2_top_0/u_mem_if_t</TD><TD></TD><TD></TD><TD ALIGN=RIGHT></TD><TD ALIGN=RIGHT></TD><TD ALIGN=RIGHT COLSPAN='2'></TD></TR>
<TR ALIGN=CENTER><TD ALIGN=LEFT>op/u_phy_top/u_phy_i</TD><TD></TD><TD></TD><TD ALIGN=RIGHT></TD><TD ALIGN=RIGHT></TD><TD ALIGN=RIGHT COLSPAN='2'></TD></TR>
<TR ALIGN=CENTER><TD ALIGN=LEFT>o/delayed_dqs&lt;7&gt;</TD><TD>IO Clk</TD><TD>No</TD><TD ALIGN=RIGHT>17</TD><TD ALIGN=RIGHT>0.101</TD><TD ALIGN=RIGHT COLSPAN='2'>0.425</TD></TR>
</TABLE>
&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='6'><B>Detailed Reports</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=DetailedReports"><B>[-]</B></a></TD></TR>
<TR BGCOLOR='#FFFF99'><TD><B>Report Name</B></TD><TD><B>Status</B></TD><TD><B>Generated</B></TD>
<TD ALIGN=LEFT><B>Errors</B></TD><TD ALIGN=LEFT><B>Warnings</B></TD><TD ALIGN=LEFT COLSPAN='2'><B>Infos</B></TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='C:/VHDL/fpga_client_v2\emac_example_design.syr'>Synthesis Report</A></TD><TD>Current</TD><TD>Sun Apr 26 17:10:16 2015</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT><A HREF_DISABLED='C:/VHDL/fpga_client_v2\_xmsgs/xst.xmsgs?&DataKey=Warning'>2318 Warnings (0 new)</A></TD><TD ALIGN=LEFT COLSPAN='2'><A HREF_DISABLED='C:/VHDL/fpga_client_v2\_xmsgs/xst.xmsgs?&DataKey=Info'>125 Infos (0 new)</A></TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='C:/VHDL/fpga_client_v2\emac_example_design.bld'>Translation Report</A></TD><TD>Current</TD><TD>Sun Apr 26 17:11:32 2015</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT><A HREF_DISABLED='C:/VHDL/fpga_client_v2\_xmsgs/ngdbuild.xmsgs?&DataKey=Warning'>26 Warnings (8 new)</A></TD><TD ALIGN=LEFT COLSPAN='2'><A HREF_DISABLED='C:/VHDL/fpga_client_v2\_xmsgs/ngdbuild.xmsgs?&DataKey=Info'>1 Info (0 new)</A></TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='C:/VHDL/fpga_client_v2\emac_example_design_map.mrp'>Map Report</A></TD><TD>Current</TD><TD>Mon Apr 27 13:18:38 2015</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT><A HREF_DISABLED='C:/VHDL/fpga_client_v2\_xmsgs/map.xmsgs?&DataKey=Warning'>173 Warnings (0 new)</A></TD><TD ALIGN=LEFT COLSPAN='2'><A HREF_DISABLED='C:/VHDL/fpga_client_v2\_xmsgs/map.xmsgs?&DataKey=Info'>28 Infos (10 new)</A></TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='C:/VHDL/fpga_client_v2\emac_example_design.par'>Place and Route Report</A></TD><TD>Current</TD><TD>Mon Apr 27 13:21:31 2015</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT COLSPAN='2'><A HREF_DISABLED='C:/VHDL/fpga_client_v2\_xmsgs/par.xmsgs?&DataKey=Info'>2 Infos (0 new)</A></TD></TR>
<TR ALIGN=LEFT><TD>Power Report</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='C:/VHDL/fpga_client_v2\emac_example_design.twr'>Post-PAR Static Timing Report</A></TD><TD>Current</TD><TD>Mon Apr 27 13:22:15 2015</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT COLSPAN='2'><A HREF_DISABLED='C:/VHDL/fpga_client_v2\_xmsgs/trce.xmsgs?&DataKey=Info'>4 Infos (0 new)</A></TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='C:/VHDL/fpga_client_v2\emac_example_design.bgn'>Bitgen Report</A></TD><TD>Current</TD><TD>Mon Apr 27 13:24:32 2015</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT><A HREF_DISABLED='C:/VHDL/fpga_client_v2\_xmsgs/bitgen.xmsgs?&DataKey=Warning'>8 Warnings (0 new)</A></TD><TD ALIGN=LEFT COLSPAN='2'><A HREF_DISABLED='C:/VHDL/fpga_client_v2\_xmsgs/bitgen.xmsgs?&DataKey=Info'>2 Infos (0 new)</A></TD></TR>
</TABLE>
&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='3'><B>Secondary Reports</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=SecondaryReports"><B>[-]</B></a></TD></TR>
<TR BGCOLOR='#FFFF99'><TD><B>Report Name</B></TD><TD><B>Status</B></TD><TD COLSPAN='2'><B>Generated</B></TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='C:/VHDL/fpga_client_v2\isim.log'>ISIM Simulator Log</A></TD><TD>Out of Date</TD><TD COLSPAN='2'>Mon Feb 2 14:56:02 2015</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='C:/VHDL/fpga_client_v2\webtalk.log'>WebTalk Log File</A></TD><TD>Current</TD><TD COLSPAN='2'>Mon Apr 27 13:24:33 2015</TD></TR>
</TABLE>


<br><center><b>Date Generated:</b> 07/01/2015 - 13:16:37</center>
</BODY></HTML>