xrun: 18.09-s011: (c) Copyright 1995-2019 Cadence Design Systems, Inc.
TOOL:	xrun	18.09-s011: Started on Sep 08, 2019 at 10:38:26 CEST
xrun
	-F mtm_Alu_post.f
		../tb/mtm_Alu_tb.v
		../tb/mtm_Alu_test_top.v
		+libext+.v
		-v /cad/dk/umc180/SUS/verilog/UCLLIB_AGH.v
		-timescale 1ns/1ps
	+access+r
	+neg_check
	-maxdelays
	+sdf_file+/home/student/moleszkowicz/PPCU_VLSI/PPCU_VLSI_2019_projekt_verilog/run_post/mtm_Alu.sdf.gz.X
	+xmsdf_cmd_file+/home/student/moleszkowicz/PPCU_VLSI/PPCU_VLSI_2019_projekt_verilog/run_post/mtm_Alu.sdfcmd
	-ncinitialize rand_2state:56
	../pr/RESULTS_PR/mtm_Alu.noPower.v.gz
	-tcl
	-input tcl/dumptcf.tcl

   User defined plus("+") options:
	+neg_check

xrun: *W,OPDEPRREN: Command Line Option (-ncinitialize) is deprecated. Use (-xminitialize) instead.
file: ./../tb/mtm_Alu_tb.v
	module worklib.mtm_Alu_tb:v
		errors: 0, warnings: 0
file: ./../tb/mtm_Alu_test_top.v
	module worklib.mtm_Alu_test_top:v
		errors: 0, warnings: 0
file: ../pr/RESULTS_PR/mtm_Alu.noPower.v.gz
	module worklib.add_unsigned_444:v
		errors: 0, warnings: 0
	module worklib.lt_unsigned_442:v
		errors: 0, warnings: 0
	module worklib.lt_unsigned_442_465:v
		errors: 0, warnings: 0
	module worklib.lt_unsigned_442_464:v
		errors: 0, warnings: 0
	module worklib.sub_unsigned_436:v
		errors: 0, warnings: 0
	module worklib.mtm_Alu_core:v
		errors: 0, warnings: 0
	module worklib.mtm_Alu_deserializer:v
		errors: 0, warnings: 0
	module worklib.mtm_Alu_serializer:v
		errors: 0, warnings: 0
	module worklib.mtm_Alu:v
		errors: 0, warnings: 0
file: /cad/dk/umc180/SUS/verilog/UCLLIB_AGH.v
	module UCLLIB_AGH.UCL_AND2:v
		errors: 0, warnings: 0
	module UCLLIB_AGH.UCL_AOI21:v
		errors: 0, warnings: 0
	module UCLLIB_AGH.UCL_AOI22_2:v
		errors: 0, warnings: 0
	module UCLLIB_AGH.UCL_AON2B:v
		errors: 0, warnings: 0
	module UCLLIB_AGH.UCL_AON2B_2:v
		errors: 0, warnings: 0
	module UCLLIB_AGH.UCL_BUF:v
		errors: 0, warnings: 0
	module UCLLIB_AGH.UCL_BUF4:v
		errors: 0, warnings: 0
	module UCLLIB_AGH.UCL_BUF8_2:v
		errors: 0, warnings: 0
	module UCLLIB_AGH.UCL_CGI2:v
		errors: 0, warnings: 0
	module UCLLIB_AGH.UCL_DFF:v
		errors: 0, warnings: 0
	module UCLLIB_AGH.UCL_DFF_RES:v
		errors: 0, warnings: 0
	module UCLLIB_AGH.UCL_FA:v
		errors: 0, warnings: 0
	module UCLLIB_AGH.UCL_INV:v
		errors: 0, warnings: 0
	module UCLLIB_AGH.UCL_INV2:v
		errors: 0, warnings: 0
	module UCLLIB_AGH.UCL_INV4:v
		errors: 0, warnings: 0
	module UCLLIB_AGH.UCL_MUX2:v
		errors: 0, warnings: 0
	module UCLLIB_AGH.UCL_MUX2A:v
		errors: 0, warnings: 0
	module UCLLIB_AGH.UCL_MUX2B:v
		errors: 0, warnings: 0
	module UCLLIB_AGH.UCL_NAND2:v
		errors: 0, warnings: 0
	module UCLLIB_AGH.UCL_NAND2A:v
		errors: 0, warnings: 0
	module UCLLIB_AGH.UCL_NAND2_2:v
		errors: 0, warnings: 0
	module UCLLIB_AGH.UCL_NAND2_WIDEN:v
		errors: 0, warnings: 0
	module UCLLIB_AGH.UCL_NAND3:v
		errors: 0, warnings: 0
	module UCLLIB_AGH.UCL_NOR2:v
		errors: 0, warnings: 0
	module UCLLIB_AGH.UCL_NOR2_2:v
		errors: 0, warnings: 0
	module UCLLIB_AGH.UCL_NOR3:v
		errors: 0, warnings: 0
	module UCLLIB_AGH.UCL_OAI21:v
		errors: 0, warnings: 0
	module UCLLIB_AGH.UCL_OAI22:v
		errors: 0, warnings: 0
	module UCLLIB_AGH.UCL_OR2:v
		errors: 0, warnings: 0
	module UCLLIB_AGH.UCL_XOR:v
		errors: 0, warnings: 0
	primitive UCLLIB_AGH.altos_dff_err:v
		errors: 0, warnings: 0
	primitive UCLLIB_AGH.altos_dff:v
		errors: 0, warnings: 0
	primitive UCLLIB_AGH.altos_dff_r_err:v
		errors: 0, warnings: 0
	primitive UCLLIB_AGH.altos_dff_r:v
		errors: 0, warnings: 0
	primitive UCLLIB_AGH.UDP_IMUX_21:v
		errors: 0, warnings: 0
		Caching library 'UCLLIB_AGH' ....... Done
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		mtm_Alu_test_top
	Annotating SDF timing data:
		Compiled SDF file:     /home/student/moleszkowicz/PPCU_VLSI/PPCU_VLSI_2019_projekt_verilog/run_post/mtm_Alu.sdf.gz.X
		Log file:              mtm_Alu_sdf.log
		Backannotation scope:  mtm_Alu_test_top.DUT
		Configuration file:    
		MTM control:           TOOL_CONTROL
		Scale factors:         
		Scale type:            
	Annotation completed successfully...
	SDF statistics: No. of Pathdelays = 4316  Annotated = 100.00% -- No. of Tchecks = 1030  Annotated = 100.00% 
				        Total 	   Annotated	  Percentage
		 Path Delays	        4316	        4316	      100.00
		      $width	         515	         515	      100.00
		     $recrem	           1	           1	      100.00
		  $setuphold	         514	         514	      100.00
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.mtm_Alu_tb:v <0x61b8e765>
			streams:  10, words: 76781
		worklib.mtm_Alu_deserializer:v <0x53ca55fe>
			streams:   0, words:     0
		worklib.mtm_Alu_core:v <0x763b7135>
			streams:   0, words:     0
		UCLLIB_AGH.UCL_DFF_RES:v <0x77254712>
			streams:   0, words:     0
		UCLLIB_AGH.UCL_DFF:v <0x65786a48>
			streams:   0, words:     0
		UCLLIB_AGH.UCL_DFF:v <0x58459302>
			streams:   0, words:     0
		UCLLIB_AGH.UCL_DFF:v <0x6775d9fb>
			streams:   0, words:     0
		UCLLIB_AGH.UCL_DFF:v <0x5665130f>
			streams:   0, words:     0
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                    Instances  Unique
		Modules:                 1800      41
		UDPs:                     570       5
		Primitives:              4504       6
		Timing outputs:          2091      12
		Registers:                305      54
		Scalar wires:            2354       -
		Always blocks:              3       3
		Initial blocks:             1       1
		Timing checks:           1545     272
		Interconnect:            4180      32
		Delayed tcheck signals:   515     271
		Simulation timescale:     1ps
	Writing initial simulation snapshot: worklib.mtm_Alu_test_top:v
Loading snapshot worklib.mtm_Alu_test_top:v .................... Done
SVSEED default: 1
xmsim: *W,RNDXCELON: Xceligen, the new SystemVerilog constraint solver is used. Disabling Xceligen and using the legacy constraint solver is possible with "xrun/xmsim -xceligen on=0 ...".
xcelium> source /cad/XCELIUM1809/tools/xcelium/files/xmsimrc
xcelium> # dump net switching activity into a file
xcelium> # (to be used for dynamic power estimation)
xcelium> dumptcf \
>   -scope DUT \
>   -overwrite \
>   -dumpwireasnet \
>   -output RESULTS/mtm_Alu.tcf
xcelium> 
xcelium> # run simulation
xcelium> run
****************************TEST_START****************************
sending max (0xFFFF) and min (0) data with all the ALU operations (AND OR, ADD,SUB)
PASS_CORNER
sending 1000 random valid data
PASS_ALL_RANDOM
sending data with CRC error
PASS_CRC_ERROR
sending wrong OP code
PASS_OP_ERROR
sending invalid data (wrong number of DATA packets before CTL packet)
PASS_DATA_ERROR
****************************TEST_END****************************
Simulation complete via $finish(1) at time 32109952 NS + 0
../tb/mtm_Alu_tb.v:350   $finish;
xcelium> 
xcelium> # finish
xcelium> exit
TOOL:	xrun	18.09-s011: Exiting on Sep 08, 2019 at 10:38:44 CEST  (total: 00:00:18)
