

================================================================
== Vitis HLS Report for 'forwardPropagation_8_10_Pipeline_VITIS_LOOP_81_1'
================================================================
* Date:           Fri Mar 21 12:03:31 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        accelerator
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.954 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       57|       57|  0.570 us|  0.570 us|   11|   11|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_81_1  |       55|       55|        47|          1|          1|    10|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 47


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 47
* Pipeline : 1
  Pipeline-0 : II = 1, D = 47, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.84>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../layer.h:81->../layer.h:157]   --->   Operation 50 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %weights_l3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%p_read_15 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read7"   --->   Operation 52 'read' 'p_read_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%p_read614 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read6"   --->   Operation 53 'read' 'p_read614' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%p_read513 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read5"   --->   Operation 54 'read' 'p_read513' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%p_read412 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read4"   --->   Operation 55 'read' 'p_read412' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%p_read311 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read3"   --->   Operation 56 'read' 'p_read311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%p_read210 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read2"   --->   Operation 57 'read' 'p_read210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%p_read19 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read1"   --->   Operation 58 'read' 'p_read19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%p_read_16 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read"   --->   Operation 59 'read' 'p_read_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.48ns)   --->   "%store_ln81 = store i4 0, i4 %i" [../layer.h:81->../layer.h:157]   --->   Operation 60 'store' 'store_ln81' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_82_2.i"   --->   Operation 61 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%i_11 = load i4 %i" [../layer.h:81->../layer.h:157]   --->   Operation 62 'load' 'i_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.86ns)   --->   "%icmp_ln81 = icmp_eq  i4 %i_11, i4 10" [../layer.h:81->../layer.h:157]   --->   Operation 63 'icmp' 'icmp_ln81' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.86ns)   --->   "%i_12 = add i4 %i_11, i4 1" [../layer.h:81->../layer.h:157]   --->   Operation 64 'add' 'i_12' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81, void %VITIS_LOOP_82_2.i.split, void %_Z6matmulILm10ELm8ELm1EESt5arrayIS0_IdXT1_EEXT_EERKS0_IS0_IdXT0_EEXT_EERKS0_IS1_XT0_EE.exit.exitStub" [../layer.h:81->../layer.h:157]   --->   Operation 65 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln81 = zext i4 %i_11" [../layer.h:81->../layer.h:157]   --->   Operation 66 'zext' 'zext_ln81' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%C_0_addr = getelementptr i64 %C_0, i64 0, i64 %zext_ln81" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:84->../layer.h:157]   --->   Operation 67 'getelementptr' 'C_0_addr' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%weights_l3_addr = getelementptr i512 %weights_l3, i64 0, i64 %zext_ln81" [../layer.h:81->../layer.h:157]   --->   Operation 68 'getelementptr' 'weights_l3_addr' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 69 [2/2] (1.35ns)   --->   "%weights_l3_load = load i4 %weights_l3_addr" [../layer.h:81->../layer.h:157]   --->   Operation 69 'load' 'weights_l3_load' <Predicate = (!icmp_ln81)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 10> <RAM>
ST_1 : Operation 70 [1/1] (0.48ns)   --->   "%store_ln81 = store i4 %i_12, i4 %i" [../layer.h:81->../layer.h:157]   --->   Operation 70 'store' 'store_ln81' <Predicate = (!icmp_ln81)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 7.95>
ST_2 : Operation 71 [1/2] (1.35ns)   --->   "%weights_l3_load = load i4 %weights_l3_addr" [../layer.h:81->../layer.h:157]   --->   Operation 71 'load' 'weights_l3_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 10> <RAM>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln84 = trunc i512 %weights_l3_load" [../layer.h:84->../layer.h:157]   --->   Operation 72 'trunc' 'trunc_ln84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%bitcast_ln84 = bitcast i64 %trunc_ln84" [../layer.h:84->../layer.h:157]   --->   Operation 73 'bitcast' 'bitcast_ln84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [6/6] (6.60ns)   --->   "%mul_i = dmul i64 %bitcast_ln84, i64 %p_read_16" [../layer.h:84->../layer.h:157]   --->   Operation 74 'dmul' 'mul_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln84_s = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %weights_l3_load, i32 64, i32 127" [../layer.h:84->../layer.h:157]   --->   Operation 75 'partselect' 'trunc_ln84_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%bitcast_ln84_71 = bitcast i64 %trunc_ln84_s" [../layer.h:84->../layer.h:157]   --->   Operation 76 'bitcast' 'bitcast_ln84_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [6/6] (6.60ns)   --->   "%mul_i_1 = dmul i64 %bitcast_ln84_71, i64 %p_read19" [../layer.h:84->../layer.h:157]   --->   Operation 77 'dmul' 'mul_i_1' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln84_63 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %weights_l3_load, i32 128, i32 191" [../layer.h:84->../layer.h:157]   --->   Operation 78 'partselect' 'trunc_ln84_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%bitcast_ln84_72 = bitcast i64 %trunc_ln84_63" [../layer.h:84->../layer.h:157]   --->   Operation 79 'bitcast' 'bitcast_ln84_72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [6/6] (6.60ns)   --->   "%mul_i_2 = dmul i64 %bitcast_ln84_72, i64 %p_read210" [../layer.h:84->../layer.h:157]   --->   Operation 80 'dmul' 'mul_i_2' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln84_64 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %weights_l3_load, i32 192, i32 255" [../layer.h:84->../layer.h:157]   --->   Operation 81 'partselect' 'trunc_ln84_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%bitcast_ln84_73 = bitcast i64 %trunc_ln84_64" [../layer.h:84->../layer.h:157]   --->   Operation 82 'bitcast' 'bitcast_ln84_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [6/6] (6.60ns)   --->   "%mul_i_3 = dmul i64 %bitcast_ln84_73, i64 %p_read311" [../layer.h:84->../layer.h:157]   --->   Operation 83 'dmul' 'mul_i_3' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln84_65 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %weights_l3_load, i32 256, i32 319" [../layer.h:84->../layer.h:157]   --->   Operation 84 'partselect' 'trunc_ln84_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%bitcast_ln84_74 = bitcast i64 %trunc_ln84_65" [../layer.h:84->../layer.h:157]   --->   Operation 85 'bitcast' 'bitcast_ln84_74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [6/6] (6.60ns)   --->   "%mul_i_4 = dmul i64 %bitcast_ln84_74, i64 %p_read412" [../layer.h:84->../layer.h:157]   --->   Operation 86 'dmul' 'mul_i_4' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln84_66 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %weights_l3_load, i32 320, i32 383" [../layer.h:84->../layer.h:157]   --->   Operation 87 'partselect' 'trunc_ln84_66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%bitcast_ln84_75 = bitcast i64 %trunc_ln84_66" [../layer.h:84->../layer.h:157]   --->   Operation 88 'bitcast' 'bitcast_ln84_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [6/6] (6.60ns)   --->   "%mul_i_5 = dmul i64 %bitcast_ln84_75, i64 %p_read513" [../layer.h:84->../layer.h:157]   --->   Operation 89 'dmul' 'mul_i_5' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln84_67 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %weights_l3_load, i32 384, i32 447" [../layer.h:84->../layer.h:157]   --->   Operation 90 'partselect' 'trunc_ln84_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%bitcast_ln84_76 = bitcast i64 %trunc_ln84_67" [../layer.h:84->../layer.h:157]   --->   Operation 91 'bitcast' 'bitcast_ln84_76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [6/6] (6.60ns)   --->   "%mul_i_6 = dmul i64 %bitcast_ln84_76, i64 %p_read614" [../layer.h:84->../layer.h:157]   --->   Operation 92 'dmul' 'mul_i_6' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln84_68 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %weights_l3_load, i32 448, i32 511" [../layer.h:84->../layer.h:157]   --->   Operation 93 'partselect' 'trunc_ln84_68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%bitcast_ln84_77 = bitcast i64 %trunc_ln84_68" [../layer.h:84->../layer.h:157]   --->   Operation 94 'bitcast' 'bitcast_ln84_77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [6/6] (6.60ns)   --->   "%mul_i_7 = dmul i64 %bitcast_ln84_77, i64 %p_read_15" [../layer.h:84->../layer.h:157]   --->   Operation 95 'dmul' 'mul_i_7' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.60>
ST_3 : Operation 96 [5/6] (6.60ns)   --->   "%mul_i = dmul i64 %bitcast_ln84, i64 %p_read_16" [../layer.h:84->../layer.h:157]   --->   Operation 96 'dmul' 'mul_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [5/6] (6.60ns)   --->   "%mul_i_1 = dmul i64 %bitcast_ln84_71, i64 %p_read19" [../layer.h:84->../layer.h:157]   --->   Operation 97 'dmul' 'mul_i_1' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [5/6] (6.60ns)   --->   "%mul_i_2 = dmul i64 %bitcast_ln84_72, i64 %p_read210" [../layer.h:84->../layer.h:157]   --->   Operation 98 'dmul' 'mul_i_2' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [5/6] (6.60ns)   --->   "%mul_i_3 = dmul i64 %bitcast_ln84_73, i64 %p_read311" [../layer.h:84->../layer.h:157]   --->   Operation 99 'dmul' 'mul_i_3' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [5/6] (6.60ns)   --->   "%mul_i_4 = dmul i64 %bitcast_ln84_74, i64 %p_read412" [../layer.h:84->../layer.h:157]   --->   Operation 100 'dmul' 'mul_i_4' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [5/6] (6.60ns)   --->   "%mul_i_5 = dmul i64 %bitcast_ln84_75, i64 %p_read513" [../layer.h:84->../layer.h:157]   --->   Operation 101 'dmul' 'mul_i_5' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [5/6] (6.60ns)   --->   "%mul_i_6 = dmul i64 %bitcast_ln84_76, i64 %p_read614" [../layer.h:84->../layer.h:157]   --->   Operation 102 'dmul' 'mul_i_6' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [5/6] (6.60ns)   --->   "%mul_i_7 = dmul i64 %bitcast_ln84_77, i64 %p_read_15" [../layer.h:84->../layer.h:157]   --->   Operation 103 'dmul' 'mul_i_7' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.60>
ST_4 : Operation 104 [4/6] (6.60ns)   --->   "%mul_i = dmul i64 %bitcast_ln84, i64 %p_read_16" [../layer.h:84->../layer.h:157]   --->   Operation 104 'dmul' 'mul_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [4/6] (6.60ns)   --->   "%mul_i_1 = dmul i64 %bitcast_ln84_71, i64 %p_read19" [../layer.h:84->../layer.h:157]   --->   Operation 105 'dmul' 'mul_i_1' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [4/6] (6.60ns)   --->   "%mul_i_2 = dmul i64 %bitcast_ln84_72, i64 %p_read210" [../layer.h:84->../layer.h:157]   --->   Operation 106 'dmul' 'mul_i_2' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [4/6] (6.60ns)   --->   "%mul_i_3 = dmul i64 %bitcast_ln84_73, i64 %p_read311" [../layer.h:84->../layer.h:157]   --->   Operation 107 'dmul' 'mul_i_3' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [4/6] (6.60ns)   --->   "%mul_i_4 = dmul i64 %bitcast_ln84_74, i64 %p_read412" [../layer.h:84->../layer.h:157]   --->   Operation 108 'dmul' 'mul_i_4' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [4/6] (6.60ns)   --->   "%mul_i_5 = dmul i64 %bitcast_ln84_75, i64 %p_read513" [../layer.h:84->../layer.h:157]   --->   Operation 109 'dmul' 'mul_i_5' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [4/6] (6.60ns)   --->   "%mul_i_6 = dmul i64 %bitcast_ln84_76, i64 %p_read614" [../layer.h:84->../layer.h:157]   --->   Operation 110 'dmul' 'mul_i_6' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [4/6] (6.60ns)   --->   "%mul_i_7 = dmul i64 %bitcast_ln84_77, i64 %p_read_15" [../layer.h:84->../layer.h:157]   --->   Operation 111 'dmul' 'mul_i_7' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.60>
ST_5 : Operation 112 [3/6] (6.60ns)   --->   "%mul_i = dmul i64 %bitcast_ln84, i64 %p_read_16" [../layer.h:84->../layer.h:157]   --->   Operation 112 'dmul' 'mul_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [3/6] (6.60ns)   --->   "%mul_i_1 = dmul i64 %bitcast_ln84_71, i64 %p_read19" [../layer.h:84->../layer.h:157]   --->   Operation 113 'dmul' 'mul_i_1' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [3/6] (6.60ns)   --->   "%mul_i_2 = dmul i64 %bitcast_ln84_72, i64 %p_read210" [../layer.h:84->../layer.h:157]   --->   Operation 114 'dmul' 'mul_i_2' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [3/6] (6.60ns)   --->   "%mul_i_3 = dmul i64 %bitcast_ln84_73, i64 %p_read311" [../layer.h:84->../layer.h:157]   --->   Operation 115 'dmul' 'mul_i_3' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [3/6] (6.60ns)   --->   "%mul_i_4 = dmul i64 %bitcast_ln84_74, i64 %p_read412" [../layer.h:84->../layer.h:157]   --->   Operation 116 'dmul' 'mul_i_4' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [3/6] (6.60ns)   --->   "%mul_i_5 = dmul i64 %bitcast_ln84_75, i64 %p_read513" [../layer.h:84->../layer.h:157]   --->   Operation 117 'dmul' 'mul_i_5' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [3/6] (6.60ns)   --->   "%mul_i_6 = dmul i64 %bitcast_ln84_76, i64 %p_read614" [../layer.h:84->../layer.h:157]   --->   Operation 118 'dmul' 'mul_i_6' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [3/6] (6.60ns)   --->   "%mul_i_7 = dmul i64 %bitcast_ln84_77, i64 %p_read_15" [../layer.h:84->../layer.h:157]   --->   Operation 119 'dmul' 'mul_i_7' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.60>
ST_6 : Operation 120 [2/6] (6.60ns)   --->   "%mul_i = dmul i64 %bitcast_ln84, i64 %p_read_16" [../layer.h:84->../layer.h:157]   --->   Operation 120 'dmul' 'mul_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 121 [2/6] (6.60ns)   --->   "%mul_i_1 = dmul i64 %bitcast_ln84_71, i64 %p_read19" [../layer.h:84->../layer.h:157]   --->   Operation 121 'dmul' 'mul_i_1' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 122 [2/6] (6.60ns)   --->   "%mul_i_2 = dmul i64 %bitcast_ln84_72, i64 %p_read210" [../layer.h:84->../layer.h:157]   --->   Operation 122 'dmul' 'mul_i_2' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 123 [2/6] (6.60ns)   --->   "%mul_i_3 = dmul i64 %bitcast_ln84_73, i64 %p_read311" [../layer.h:84->../layer.h:157]   --->   Operation 123 'dmul' 'mul_i_3' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 124 [2/6] (6.60ns)   --->   "%mul_i_4 = dmul i64 %bitcast_ln84_74, i64 %p_read412" [../layer.h:84->../layer.h:157]   --->   Operation 124 'dmul' 'mul_i_4' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 125 [2/6] (6.60ns)   --->   "%mul_i_5 = dmul i64 %bitcast_ln84_75, i64 %p_read513" [../layer.h:84->../layer.h:157]   --->   Operation 125 'dmul' 'mul_i_5' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 126 [2/6] (6.60ns)   --->   "%mul_i_6 = dmul i64 %bitcast_ln84_76, i64 %p_read614" [../layer.h:84->../layer.h:157]   --->   Operation 126 'dmul' 'mul_i_6' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 127 [2/6] (6.60ns)   --->   "%mul_i_7 = dmul i64 %bitcast_ln84_77, i64 %p_read_15" [../layer.h:84->../layer.h:157]   --->   Operation 127 'dmul' 'mul_i_7' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.60>
ST_7 : Operation 128 [2/2] (0.79ns)   --->   "%C_0_load = load i4 %C_0_addr" [../layer.h:84->../layer.h:157]   --->   Operation 128 'load' 'C_0_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_7 : Operation 129 [1/6] (6.60ns)   --->   "%mul_i = dmul i64 %bitcast_ln84, i64 %p_read_16" [../layer.h:84->../layer.h:157]   --->   Operation 129 'dmul' 'mul_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 130 [1/6] (6.60ns)   --->   "%mul_i_1 = dmul i64 %bitcast_ln84_71, i64 %p_read19" [../layer.h:84->../layer.h:157]   --->   Operation 130 'dmul' 'mul_i_1' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 131 [1/6] (6.60ns)   --->   "%mul_i_2 = dmul i64 %bitcast_ln84_72, i64 %p_read210" [../layer.h:84->../layer.h:157]   --->   Operation 131 'dmul' 'mul_i_2' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 132 [1/6] (6.60ns)   --->   "%mul_i_3 = dmul i64 %bitcast_ln84_73, i64 %p_read311" [../layer.h:84->../layer.h:157]   --->   Operation 132 'dmul' 'mul_i_3' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 133 [1/6] (6.60ns)   --->   "%mul_i_4 = dmul i64 %bitcast_ln84_74, i64 %p_read412" [../layer.h:84->../layer.h:157]   --->   Operation 133 'dmul' 'mul_i_4' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 134 [1/6] (6.60ns)   --->   "%mul_i_5 = dmul i64 %bitcast_ln84_75, i64 %p_read513" [../layer.h:84->../layer.h:157]   --->   Operation 134 'dmul' 'mul_i_5' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 135 [1/6] (6.60ns)   --->   "%mul_i_6 = dmul i64 %bitcast_ln84_76, i64 %p_read614" [../layer.h:84->../layer.h:157]   --->   Operation 135 'dmul' 'mul_i_6' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 136 [1/6] (6.60ns)   --->   "%mul_i_7 = dmul i64 %bitcast_ln84_77, i64 %p_read_15" [../layer.h:84->../layer.h:157]   --->   Operation 136 'dmul' 'mul_i_7' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.70>
ST_8 : Operation 137 [1/2] (0.79ns)   --->   "%C_0_load = load i4 %C_0_addr" [../layer.h:84->../layer.h:157]   --->   Operation 137 'load' 'C_0_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_8 : Operation 138 [5/5] (6.91ns)   --->   "%add_i = dadd i64 %C_0_load, i64 %mul_i" [../layer.h:84->../layer.h:157]   --->   Operation 138 'dadd' 'add_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.91>
ST_9 : Operation 139 [4/5] (6.91ns)   --->   "%add_i = dadd i64 %C_0_load, i64 %mul_i" [../layer.h:84->../layer.h:157]   --->   Operation 139 'dadd' 'add_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.91>
ST_10 : Operation 140 [3/5] (6.91ns)   --->   "%add_i = dadd i64 %C_0_load, i64 %mul_i" [../layer.h:84->../layer.h:157]   --->   Operation 140 'dadd' 'add_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.91>
ST_11 : Operation 141 [2/5] (6.91ns)   --->   "%add_i = dadd i64 %C_0_load, i64 %mul_i" [../layer.h:84->../layer.h:157]   --->   Operation 141 'dadd' 'add_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.91>
ST_12 : Operation 142 [1/5] (6.91ns)   --->   "%add_i = dadd i64 %C_0_load, i64 %mul_i" [../layer.h:84->../layer.h:157]   --->   Operation 142 'dadd' 'add_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.91>
ST_13 : Operation 143 [5/5] (6.91ns)   --->   "%add_i_1 = dadd i64 %add_i, i64 %mul_i_1" [../layer.h:84->../layer.h:157]   --->   Operation 143 'dadd' 'add_i_1' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.91>
ST_14 : Operation 144 [4/5] (6.91ns)   --->   "%add_i_1 = dadd i64 %add_i, i64 %mul_i_1" [../layer.h:84->../layer.h:157]   --->   Operation 144 'dadd' 'add_i_1' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.91>
ST_15 : Operation 145 [3/5] (6.91ns)   --->   "%add_i_1 = dadd i64 %add_i, i64 %mul_i_1" [../layer.h:84->../layer.h:157]   --->   Operation 145 'dadd' 'add_i_1' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.91>
ST_16 : Operation 146 [2/5] (6.91ns)   --->   "%add_i_1 = dadd i64 %add_i, i64 %mul_i_1" [../layer.h:84->../layer.h:157]   --->   Operation 146 'dadd' 'add_i_1' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.91>
ST_17 : Operation 147 [1/5] (6.91ns)   --->   "%add_i_1 = dadd i64 %add_i, i64 %mul_i_1" [../layer.h:84->../layer.h:157]   --->   Operation 147 'dadd' 'add_i_1' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.91>
ST_18 : Operation 148 [5/5] (6.91ns)   --->   "%add_i_2 = dadd i64 %add_i_1, i64 %mul_i_2" [../layer.h:84->../layer.h:157]   --->   Operation 148 'dadd' 'add_i_2' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.91>
ST_19 : Operation 149 [4/5] (6.91ns)   --->   "%add_i_2 = dadd i64 %add_i_1, i64 %mul_i_2" [../layer.h:84->../layer.h:157]   --->   Operation 149 'dadd' 'add_i_2' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.91>
ST_20 : Operation 150 [3/5] (6.91ns)   --->   "%add_i_2 = dadd i64 %add_i_1, i64 %mul_i_2" [../layer.h:84->../layer.h:157]   --->   Operation 150 'dadd' 'add_i_2' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.91>
ST_21 : Operation 151 [2/5] (6.91ns)   --->   "%add_i_2 = dadd i64 %add_i_1, i64 %mul_i_2" [../layer.h:84->../layer.h:157]   --->   Operation 151 'dadd' 'add_i_2' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.91>
ST_22 : Operation 152 [1/5] (6.91ns)   --->   "%add_i_2 = dadd i64 %add_i_1, i64 %mul_i_2" [../layer.h:84->../layer.h:157]   --->   Operation 152 'dadd' 'add_i_2' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.91>
ST_23 : Operation 153 [5/5] (6.91ns)   --->   "%add_i_3 = dadd i64 %add_i_2, i64 %mul_i_3" [../layer.h:84->../layer.h:157]   --->   Operation 153 'dadd' 'add_i_3' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.91>
ST_24 : Operation 154 [4/5] (6.91ns)   --->   "%add_i_3 = dadd i64 %add_i_2, i64 %mul_i_3" [../layer.h:84->../layer.h:157]   --->   Operation 154 'dadd' 'add_i_3' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.91>
ST_25 : Operation 155 [3/5] (6.91ns)   --->   "%add_i_3 = dadd i64 %add_i_2, i64 %mul_i_3" [../layer.h:84->../layer.h:157]   --->   Operation 155 'dadd' 'add_i_3' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.91>
ST_26 : Operation 156 [2/5] (6.91ns)   --->   "%add_i_3 = dadd i64 %add_i_2, i64 %mul_i_3" [../layer.h:84->../layer.h:157]   --->   Operation 156 'dadd' 'add_i_3' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.91>
ST_27 : Operation 157 [1/5] (6.91ns)   --->   "%add_i_3 = dadd i64 %add_i_2, i64 %mul_i_3" [../layer.h:84->../layer.h:157]   --->   Operation 157 'dadd' 'add_i_3' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.91>
ST_28 : Operation 158 [5/5] (6.91ns)   --->   "%add_i_4 = dadd i64 %add_i_3, i64 %mul_i_4" [../layer.h:84->../layer.h:157]   --->   Operation 158 'dadd' 'add_i_4' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.91>
ST_29 : Operation 159 [4/5] (6.91ns)   --->   "%add_i_4 = dadd i64 %add_i_3, i64 %mul_i_4" [../layer.h:84->../layer.h:157]   --->   Operation 159 'dadd' 'add_i_4' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.91>
ST_30 : Operation 160 [3/5] (6.91ns)   --->   "%add_i_4 = dadd i64 %add_i_3, i64 %mul_i_4" [../layer.h:84->../layer.h:157]   --->   Operation 160 'dadd' 'add_i_4' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 6.91>
ST_31 : Operation 161 [2/5] (6.91ns)   --->   "%add_i_4 = dadd i64 %add_i_3, i64 %mul_i_4" [../layer.h:84->../layer.h:157]   --->   Operation 161 'dadd' 'add_i_4' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 6.91>
ST_32 : Operation 162 [1/5] (6.91ns)   --->   "%add_i_4 = dadd i64 %add_i_3, i64 %mul_i_4" [../layer.h:84->../layer.h:157]   --->   Operation 162 'dadd' 'add_i_4' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 6.91>
ST_33 : Operation 163 [5/5] (6.91ns)   --->   "%add_i_5 = dadd i64 %add_i_4, i64 %mul_i_5" [../layer.h:84->../layer.h:157]   --->   Operation 163 'dadd' 'add_i_5' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 6.91>
ST_34 : Operation 164 [4/5] (6.91ns)   --->   "%add_i_5 = dadd i64 %add_i_4, i64 %mul_i_5" [../layer.h:84->../layer.h:157]   --->   Operation 164 'dadd' 'add_i_5' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 6.91>
ST_35 : Operation 165 [3/5] (6.91ns)   --->   "%add_i_5 = dadd i64 %add_i_4, i64 %mul_i_5" [../layer.h:84->../layer.h:157]   --->   Operation 165 'dadd' 'add_i_5' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 6.91>
ST_36 : Operation 166 [2/5] (6.91ns)   --->   "%add_i_5 = dadd i64 %add_i_4, i64 %mul_i_5" [../layer.h:84->../layer.h:157]   --->   Operation 166 'dadd' 'add_i_5' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 6.91>
ST_37 : Operation 167 [1/5] (6.91ns)   --->   "%add_i_5 = dadd i64 %add_i_4, i64 %mul_i_5" [../layer.h:84->../layer.h:157]   --->   Operation 167 'dadd' 'add_i_5' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 6.91>
ST_38 : Operation 168 [5/5] (6.91ns)   --->   "%add_i_6 = dadd i64 %add_i_5, i64 %mul_i_6" [../layer.h:84->../layer.h:157]   --->   Operation 168 'dadd' 'add_i_6' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 6.91>
ST_39 : Operation 169 [4/5] (6.91ns)   --->   "%add_i_6 = dadd i64 %add_i_5, i64 %mul_i_6" [../layer.h:84->../layer.h:157]   --->   Operation 169 'dadd' 'add_i_6' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 6.91>
ST_40 : Operation 170 [3/5] (6.91ns)   --->   "%add_i_6 = dadd i64 %add_i_5, i64 %mul_i_6" [../layer.h:84->../layer.h:157]   --->   Operation 170 'dadd' 'add_i_6' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 6.91>
ST_41 : Operation 171 [2/5] (6.91ns)   --->   "%add_i_6 = dadd i64 %add_i_5, i64 %mul_i_6" [../layer.h:84->../layer.h:157]   --->   Operation 171 'dadd' 'add_i_6' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 6.91>
ST_42 : Operation 172 [1/5] (6.91ns)   --->   "%add_i_6 = dadd i64 %add_i_5, i64 %mul_i_6" [../layer.h:84->../layer.h:157]   --->   Operation 172 'dadd' 'add_i_6' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 6.91>
ST_43 : Operation 173 [5/5] (6.91ns)   --->   "%add_i_7 = dadd i64 %add_i_6, i64 %mul_i_7" [../layer.h:84->../layer.h:157]   --->   Operation 173 'dadd' 'add_i_7' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 6.91>
ST_44 : Operation 174 [4/5] (6.91ns)   --->   "%add_i_7 = dadd i64 %add_i_6, i64 %mul_i_7" [../layer.h:84->../layer.h:157]   --->   Operation 174 'dadd' 'add_i_7' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 6.91>
ST_45 : Operation 175 [3/5] (6.91ns)   --->   "%add_i_7 = dadd i64 %add_i_6, i64 %mul_i_7" [../layer.h:84->../layer.h:157]   --->   Operation 175 'dadd' 'add_i_7' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 6.91>
ST_46 : Operation 176 [2/5] (6.91ns)   --->   "%add_i_7 = dadd i64 %add_i_6, i64 %mul_i_7" [../layer.h:84->../layer.h:157]   --->   Operation 176 'dadd' 'add_i_7' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 183 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 183 'ret' 'ret_ln0' <Predicate = (icmp_ln81)> <Delay = 0.48>

State 47 <SV = 46> <Delay = 7.70>
ST_47 : Operation 177 [1/1] (0.00ns)   --->   "%specpipeline_ln81 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [../layer.h:81->../layer.h:157]   --->   Operation 177 'specpipeline' 'specpipeline_ln81' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 178 [1/1] (0.00ns)   --->   "%speclooptripcount_ln81 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10" [../layer.h:81->../layer.h:157]   --->   Operation 178 'speclooptripcount' 'speclooptripcount_ln81' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 179 [1/1] (0.00ns)   --->   "%specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [../layer.h:81->../layer.h:157]   --->   Operation 179 'specloopname' 'specloopname_ln81' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 180 [1/5] (6.91ns)   --->   "%add_i_7 = dadd i64 %add_i_6, i64 %mul_i_7" [../layer.h:84->../layer.h:157]   --->   Operation 180 'dadd' 'add_i_7' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 181 [1/1] (0.79ns)   --->   "%store_ln84 = store i64 %add_i_7, i4 %C_0_addr" [../layer.h:84->../layer.h:157]   --->   Operation 181 'store' 'store_ln84' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_47 : Operation 182 [1/1] (0.00ns)   --->   "%br_ln81 = br void %VITIS_LOOP_82_2.i" [../layer.h:81->../layer.h:157]   --->   Operation 182 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.000ns.

 <State 1>: 1.846ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln81', ../layer.h:81->../layer.h:157) of constant 0 on local variable 'i', ../layer.h:81->../layer.h:157 [21]  (0.489 ns)
	'load' operation 4 bit ('i', ../layer.h:81->../layer.h:157) on local variable 'i', ../layer.h:81->../layer.h:157 [24]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln81', ../layer.h:81->../layer.h:157) [25]  (0.868 ns)
	'store' operation 0 bit ('store_ln81', ../layer.h:81->../layer.h:157) of variable 'i', ../layer.h:81->../layer.h:157 on local variable 'i', ../layer.h:81->../layer.h:157 [70]  (0.489 ns)

 <State 2>: 7.954ns
The critical path consists of the following:
	'load' operation 512 bit ('weights_l3_load', ../layer.h:81->../layer.h:157) on array 'weights_l3' [36]  (1.352 ns)
	'dmul' operation 64 bit ('mul_i', ../layer.h:84->../layer.h:157) [39]  (6.602 ns)

 <State 3>: 6.602ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul_i', ../layer.h:84->../layer.h:157) [39]  (6.602 ns)

 <State 4>: 6.602ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul_i', ../layer.h:84->../layer.h:157) [39]  (6.602 ns)

 <State 5>: 6.602ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul_i', ../layer.h:84->../layer.h:157) [39]  (6.602 ns)

 <State 6>: 6.602ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul_i', ../layer.h:84->../layer.h:157) [39]  (6.602 ns)

 <State 7>: 6.602ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul_i', ../layer.h:84->../layer.h:157) [39]  (6.602 ns)

 <State 8>: 7.709ns
The critical path consists of the following:
	'load' operation 64 bit ('C_0_load', ../layer.h:84->../layer.h:157) on array 'C_0' [34]  (0.790 ns)
	'dadd' operation 64 bit ('add_i', ../layer.h:84->../layer.h:157) [40]  (6.919 ns)

 <State 9>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i', ../layer.h:84->../layer.h:157) [40]  (6.919 ns)

 <State 10>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i', ../layer.h:84->../layer.h:157) [40]  (6.919 ns)

 <State 11>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i', ../layer.h:84->../layer.h:157) [40]  (6.919 ns)

 <State 12>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i', ../layer.h:84->../layer.h:157) [40]  (6.919 ns)

 <State 13>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_1', ../layer.h:84->../layer.h:157) [44]  (6.919 ns)

 <State 14>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_1', ../layer.h:84->../layer.h:157) [44]  (6.919 ns)

 <State 15>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_1', ../layer.h:84->../layer.h:157) [44]  (6.919 ns)

 <State 16>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_1', ../layer.h:84->../layer.h:157) [44]  (6.919 ns)

 <State 17>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_1', ../layer.h:84->../layer.h:157) [44]  (6.919 ns)

 <State 18>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_2', ../layer.h:84->../layer.h:157) [48]  (6.919 ns)

 <State 19>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_2', ../layer.h:84->../layer.h:157) [48]  (6.919 ns)

 <State 20>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_2', ../layer.h:84->../layer.h:157) [48]  (6.919 ns)

 <State 21>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_2', ../layer.h:84->../layer.h:157) [48]  (6.919 ns)

 <State 22>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_2', ../layer.h:84->../layer.h:157) [48]  (6.919 ns)

 <State 23>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_3', ../layer.h:84->../layer.h:157) [52]  (6.919 ns)

 <State 24>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_3', ../layer.h:84->../layer.h:157) [52]  (6.919 ns)

 <State 25>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_3', ../layer.h:84->../layer.h:157) [52]  (6.919 ns)

 <State 26>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_3', ../layer.h:84->../layer.h:157) [52]  (6.919 ns)

 <State 27>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_3', ../layer.h:84->../layer.h:157) [52]  (6.919 ns)

 <State 28>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_4', ../layer.h:84->../layer.h:157) [56]  (6.919 ns)

 <State 29>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_4', ../layer.h:84->../layer.h:157) [56]  (6.919 ns)

 <State 30>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_4', ../layer.h:84->../layer.h:157) [56]  (6.919 ns)

 <State 31>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_4', ../layer.h:84->../layer.h:157) [56]  (6.919 ns)

 <State 32>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_4', ../layer.h:84->../layer.h:157) [56]  (6.919 ns)

 <State 33>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_5', ../layer.h:84->../layer.h:157) [60]  (6.919 ns)

 <State 34>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_5', ../layer.h:84->../layer.h:157) [60]  (6.919 ns)

 <State 35>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_5', ../layer.h:84->../layer.h:157) [60]  (6.919 ns)

 <State 36>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_5', ../layer.h:84->../layer.h:157) [60]  (6.919 ns)

 <State 37>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_5', ../layer.h:84->../layer.h:157) [60]  (6.919 ns)

 <State 38>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_6', ../layer.h:84->../layer.h:157) [64]  (6.919 ns)

 <State 39>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_6', ../layer.h:84->../layer.h:157) [64]  (6.919 ns)

 <State 40>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_6', ../layer.h:84->../layer.h:157) [64]  (6.919 ns)

 <State 41>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_6', ../layer.h:84->../layer.h:157) [64]  (6.919 ns)

 <State 42>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_6', ../layer.h:84->../layer.h:157) [64]  (6.919 ns)

 <State 43>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_7', ../layer.h:84->../layer.h:157) [68]  (6.919 ns)

 <State 44>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_7', ../layer.h:84->../layer.h:157) [68]  (6.919 ns)

 <State 45>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_7', ../layer.h:84->../layer.h:157) [68]  (6.919 ns)

 <State 46>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_7', ../layer.h:84->../layer.h:157) [68]  (6.919 ns)

 <State 47>: 7.709ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_7', ../layer.h:84->../layer.h:157) [68]  (6.919 ns)
	'store' operation 0 bit ('store_ln84', ../layer.h:84->../layer.h:157) of variable 'add_i_7', ../layer.h:84->../layer.h:157 on array 'C_0' [69]  (0.790 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
