
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//cp_clang_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004027a0 <.init>:
  4027a0:	stp	x29, x30, [sp, #-16]!
  4027a4:	mov	x29, sp
  4027a8:	bl	403010 <__fxstatat@plt+0x60>
  4027ac:	ldp	x29, x30, [sp], #16
  4027b0:	ret

Disassembly of section .plt:

00000000004027c0 <mbrtowc@plt-0x20>:
  4027c0:	stp	x16, x30, [sp, #-16]!
  4027c4:	adrp	x16, 42e000 <__fxstatat@plt+0x2b050>
  4027c8:	ldr	x17, [x16, #4088]
  4027cc:	add	x16, x16, #0xff8
  4027d0:	br	x17
  4027d4:	nop
  4027d8:	nop
  4027dc:	nop

00000000004027e0 <mbrtowc@plt>:
  4027e0:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  4027e4:	ldr	x17, [x16]
  4027e8:	add	x16, x16, #0x0
  4027ec:	br	x17

00000000004027f0 <memcpy@plt>:
  4027f0:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  4027f4:	ldr	x17, [x16, #8]
  4027f8:	add	x16, x16, #0x8
  4027fc:	br	x17

0000000000402800 <_exit@plt>:
  402800:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402804:	ldr	x17, [x16, #16]
  402808:	add	x16, x16, #0x10
  40280c:	br	x17

0000000000402810 <strlen@plt>:
  402810:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402814:	ldr	x17, [x16, #24]
  402818:	add	x16, x16, #0x18
  40281c:	br	x17

0000000000402820 <fputs@plt>:
  402820:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402824:	ldr	x17, [x16, #32]
  402828:	add	x16, x16, #0x20
  40282c:	br	x17

0000000000402830 <acl_set_fd@plt>:
  402830:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402834:	ldr	x17, [x16, #40]
  402838:	add	x16, x16, #0x28
  40283c:	br	x17

0000000000402840 <exit@plt>:
  402840:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402844:	ldr	x17, [x16, #48]
  402848:	add	x16, x16, #0x30
  40284c:	br	x17

0000000000402850 <error@plt>:
  402850:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402854:	ldr	x17, [x16, #56]
  402858:	add	x16, x16, #0x38
  40285c:	br	x17

0000000000402860 <rpmatch@plt>:
  402860:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402864:	ldr	x17, [x16, #64]
  402868:	add	x16, x16, #0x40
  40286c:	br	x17

0000000000402870 <acl_entries@plt>:
  402870:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402874:	ldr	x17, [x16, #72]
  402878:	add	x16, x16, #0x48
  40287c:	br	x17

0000000000402880 <geteuid@plt>:
  402880:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402884:	ldr	x17, [x16, #80]
  402888:	add	x16, x16, #0x50
  40288c:	br	x17

0000000000402890 <__xmknod@plt>:
  402890:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402894:	ldr	x17, [x16, #88]
  402898:	add	x16, x16, #0x58
  40289c:	br	x17

00000000004028a0 <linkat@plt>:
  4028a0:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  4028a4:	ldr	x17, [x16, #96]
  4028a8:	add	x16, x16, #0x60
  4028ac:	br	x17

00000000004028b0 <readlink@plt>:
  4028b0:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  4028b4:	ldr	x17, [x16, #104]
  4028b8:	add	x16, x16, #0x68
  4028bc:	br	x17

00000000004028c0 <ferror_unlocked@plt>:
  4028c0:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  4028c4:	ldr	x17, [x16, #112]
  4028c8:	add	x16, x16, #0x70
  4028cc:	br	x17

00000000004028d0 <getuid@plt>:
  4028d0:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  4028d4:	ldr	x17, [x16, #120]
  4028d8:	add	x16, x16, #0x78
  4028dc:	br	x17

00000000004028e0 <opendir@plt>:
  4028e0:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  4028e4:	ldr	x17, [x16, #128]
  4028e8:	add	x16, x16, #0x80
  4028ec:	br	x17

00000000004028f0 <__cxa_atexit@plt>:
  4028f0:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  4028f4:	ldr	x17, [x16, #136]
  4028f8:	add	x16, x16, #0x88
  4028fc:	br	x17

0000000000402900 <unlinkat@plt>:
  402900:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402904:	ldr	x17, [x16, #144]
  402908:	add	x16, x16, #0x90
  40290c:	br	x17

0000000000402910 <clock_gettime@plt>:
  402910:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402914:	ldr	x17, [x16, #152]
  402918:	add	x16, x16, #0x98
  40291c:	br	x17

0000000000402920 <qsort@plt>:
  402920:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402924:	ldr	x17, [x16, #160]
  402928:	add	x16, x16, #0xa0
  40292c:	br	x17

0000000000402930 <setvbuf@plt>:
  402930:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402934:	ldr	x17, [x16, #168]
  402938:	add	x16, x16, #0xa8
  40293c:	br	x17

0000000000402940 <pathconf@plt>:
  402940:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402944:	ldr	x17, [x16, #176]
  402948:	add	x16, x16, #0xb0
  40294c:	br	x17

0000000000402950 <euidaccess@plt>:
  402950:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402954:	ldr	x17, [x16, #184]
  402958:	add	x16, x16, #0xb8
  40295c:	br	x17

0000000000402960 <lseek@plt>:
  402960:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402964:	ldr	x17, [x16, #192]
  402968:	add	x16, x16, #0xc0
  40296c:	br	x17

0000000000402970 <mkfifo@plt>:
  402970:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402974:	ldr	x17, [x16, #200]
  402978:	add	x16, x16, #0xc8
  40297c:	br	x17

0000000000402980 <__fpending@plt>:
  402980:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402984:	ldr	x17, [x16, #208]
  402988:	add	x16, x16, #0xd0
  40298c:	br	x17

0000000000402990 <stpcpy@plt>:
  402990:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402994:	ldr	x17, [x16, #216]
  402998:	add	x16, x16, #0xd8
  40299c:	br	x17

00000000004029a0 <fileno@plt>:
  4029a0:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  4029a4:	ldr	x17, [x16, #224]
  4029a8:	add	x16, x16, #0xe0
  4029ac:	br	x17

00000000004029b0 <putc_unlocked@plt>:
  4029b0:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  4029b4:	ldr	x17, [x16, #232]
  4029b8:	add	x16, x16, #0xe8
  4029bc:	br	x17

00000000004029c0 <acl_delete_def_file@plt>:
  4029c0:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  4029c4:	ldr	x17, [x16, #240]
  4029c8:	add	x16, x16, #0xf0
  4029cc:	br	x17

00000000004029d0 <fclose@plt>:
  4029d0:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  4029d4:	ldr	x17, [x16, #248]
  4029d8:	add	x16, x16, #0xf8
  4029dc:	br	x17

00000000004029e0 <getpid@plt>:
  4029e0:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  4029e4:	ldr	x17, [x16, #256]
  4029e8:	add	x16, x16, #0x100
  4029ec:	br	x17

00000000004029f0 <nl_langinfo@plt>:
  4029f0:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  4029f4:	ldr	x17, [x16, #264]
  4029f8:	add	x16, x16, #0x108
  4029fc:	br	x17

0000000000402a00 <fopen@plt>:
  402a00:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402a04:	ldr	x17, [x16, #272]
  402a08:	add	x16, x16, #0x110
  402a0c:	br	x17

0000000000402a10 <malloc@plt>:
  402a10:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402a14:	ldr	x17, [x16, #280]
  402a18:	add	x16, x16, #0x118
  402a1c:	br	x17

0000000000402a20 <futimesat@plt>:
  402a20:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402a24:	ldr	x17, [x16, #288]
  402a28:	add	x16, x16, #0x120
  402a2c:	br	x17

0000000000402a30 <chmod@plt>:
  402a30:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402a34:	ldr	x17, [x16, #296]
  402a38:	add	x16, x16, #0x128
  402a3c:	br	x17

0000000000402a40 <open@plt>:
  402a40:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402a44:	ldr	x17, [x16, #304]
  402a48:	add	x16, x16, #0x130
  402a4c:	br	x17

0000000000402a50 <getppid@plt>:
  402a50:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402a54:	ldr	x17, [x16, #312]
  402a58:	add	x16, x16, #0x138
  402a5c:	br	x17

0000000000402a60 <futimens@plt>:
  402a60:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402a64:	ldr	x17, [x16, #320]
  402a68:	add	x16, x16, #0x140
  402a6c:	br	x17

0000000000402a70 <strncmp@plt>:
  402a70:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402a74:	ldr	x17, [x16, #328]
  402a78:	add	x16, x16, #0x148
  402a7c:	br	x17

0000000000402a80 <bindtextdomain@plt>:
  402a80:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402a84:	ldr	x17, [x16, #336]
  402a88:	add	x16, x16, #0x150
  402a8c:	br	x17

0000000000402a90 <__libc_start_main@plt>:
  402a90:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402a94:	ldr	x17, [x16, #344]
  402a98:	add	x16, x16, #0x158
  402a9c:	br	x17

0000000000402aa0 <acl_get_tag_type@plt>:
  402aa0:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402aa4:	ldr	x17, [x16, #352]
  402aa8:	add	x16, x16, #0x160
  402aac:	br	x17

0000000000402ab0 <memset@plt>:
  402ab0:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402ab4:	ldr	x17, [x16, #360]
  402ab8:	add	x16, x16, #0x168
  402abc:	br	x17

0000000000402ac0 <fdopen@plt>:
  402ac0:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402ac4:	ldr	x17, [x16, #368]
  402ac8:	add	x16, x16, #0x170
  402acc:	br	x17

0000000000402ad0 <gettimeofday@plt>:
  402ad0:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402ad4:	ldr	x17, [x16, #376]
  402ad8:	add	x16, x16, #0x178
  402adc:	br	x17

0000000000402ae0 <fchmod@plt>:
  402ae0:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402ae4:	ldr	x17, [x16, #384]
  402ae8:	add	x16, x16, #0x180
  402aec:	br	x17

0000000000402af0 <putchar_unlocked@plt>:
  402af0:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402af4:	ldr	x17, [x16, #392]
  402af8:	add	x16, x16, #0x188
  402afc:	br	x17

0000000000402b00 <calloc@plt>:
  402b00:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402b04:	ldr	x17, [x16, #400]
  402b08:	add	x16, x16, #0x190
  402b0c:	br	x17

0000000000402b10 <readdir@plt>:
  402b10:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402b14:	ldr	x17, [x16, #408]
  402b18:	add	x16, x16, #0x198
  402b1c:	br	x17

0000000000402b20 <realloc@plt>:
  402b20:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402b24:	ldr	x17, [x16, #416]
  402b28:	add	x16, x16, #0x1a0
  402b2c:	br	x17

0000000000402b30 <acl_set_file@plt>:
  402b30:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402b34:	ldr	x17, [x16, #424]
  402b38:	add	x16, x16, #0x1a8
  402b3c:	br	x17

0000000000402b40 <getpagesize@plt>:
  402b40:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402b44:	ldr	x17, [x16, #432]
  402b48:	add	x16, x16, #0x1b0
  402b4c:	br	x17

0000000000402b50 <acl_from_mode@plt>:
  402b50:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402b54:	ldr	x17, [x16, #440]
  402b58:	add	x16, x16, #0x1b8
  402b5c:	br	x17

0000000000402b60 <acl_get_fd@plt>:
  402b60:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402b64:	ldr	x17, [x16, #448]
  402b68:	add	x16, x16, #0x1c0
  402b6c:	br	x17

0000000000402b70 <closedir@plt>:
  402b70:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402b74:	ldr	x17, [x16, #456]
  402b78:	add	x16, x16, #0x1c8
  402b7c:	br	x17

0000000000402b80 <close@plt>:
  402b80:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402b84:	ldr	x17, [x16, #464]
  402b88:	add	x16, x16, #0x1d0
  402b8c:	br	x17

0000000000402b90 <strrchr@plt>:
  402b90:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402b94:	ldr	x17, [x16, #472]
  402b98:	add	x16, x16, #0x1d8
  402b9c:	br	x17

0000000000402ba0 <__gmon_start__@plt>:
  402ba0:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402ba4:	ldr	x17, [x16, #480]
  402ba8:	add	x16, x16, #0x1e0
  402bac:	br	x17

0000000000402bb0 <fdopendir@plt>:
  402bb0:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402bb4:	ldr	x17, [x16, #488]
  402bb8:	add	x16, x16, #0x1e8
  402bbc:	br	x17

0000000000402bc0 <write@plt>:
  402bc0:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402bc4:	ldr	x17, [x16, #496]
  402bc8:	add	x16, x16, #0x1f0
  402bcc:	br	x17

0000000000402bd0 <abort@plt>:
  402bd0:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402bd4:	ldr	x17, [x16, #504]
  402bd8:	add	x16, x16, #0x1f8
  402bdc:	br	x17

0000000000402be0 <posix_fadvise@plt>:
  402be0:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402be4:	ldr	x17, [x16, #512]
  402be8:	add	x16, x16, #0x200
  402bec:	br	x17

0000000000402bf0 <mbsinit@plt>:
  402bf0:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402bf4:	ldr	x17, [x16, #520]
  402bf8:	add	x16, x16, #0x208
  402bfc:	br	x17

0000000000402c00 <fpathconf@plt>:
  402c00:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402c04:	ldr	x17, [x16, #528]
  402c08:	add	x16, x16, #0x210
  402c0c:	br	x17

0000000000402c10 <fread_unlocked@plt>:
  402c10:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402c14:	ldr	x17, [x16, #536]
  402c18:	add	x16, x16, #0x218
  402c1c:	br	x17

0000000000402c20 <canonicalize_file_name@plt>:
  402c20:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402c24:	ldr	x17, [x16, #544]
  402c28:	add	x16, x16, #0x220
  402c2c:	br	x17

0000000000402c30 <memcmp@plt>:
  402c30:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402c34:	ldr	x17, [x16, #552]
  402c38:	add	x16, x16, #0x228
  402c3c:	br	x17

0000000000402c40 <textdomain@plt>:
  402c40:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402c44:	ldr	x17, [x16, #560]
  402c48:	add	x16, x16, #0x230
  402c4c:	br	x17

0000000000402c50 <getopt_long@plt>:
  402c50:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402c54:	ldr	x17, [x16, #568]
  402c58:	add	x16, x16, #0x238
  402c5c:	br	x17

0000000000402c60 <strcmp@plt>:
  402c60:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402c64:	ldr	x17, [x16, #576]
  402c68:	add	x16, x16, #0x240
  402c6c:	br	x17

0000000000402c70 <__ctype_b_loc@plt>:
  402c70:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402c74:	ldr	x17, [x16, #584]
  402c78:	add	x16, x16, #0x248
  402c7c:	br	x17

0000000000402c80 <rewinddir@plt>:
  402c80:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402c84:	ldr	x17, [x16, #592]
  402c88:	add	x16, x16, #0x250
  402c8c:	br	x17

0000000000402c90 <rmdir@plt>:
  402c90:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402c94:	ldr	x17, [x16, #600]
  402c98:	add	x16, x16, #0x258
  402c9c:	br	x17

0000000000402ca0 <lchown@plt>:
  402ca0:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402ca4:	ldr	x17, [x16, #608]
  402ca8:	add	x16, x16, #0x260
  402cac:	br	x17

0000000000402cb0 <acl_get_file@plt>:
  402cb0:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402cb4:	ldr	x17, [x16, #616]
  402cb8:	add	x16, x16, #0x268
  402cbc:	br	x17

0000000000402cc0 <fseeko@plt>:
  402cc0:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402cc4:	ldr	x17, [x16, #624]
  402cc8:	add	x16, x16, #0x270
  402ccc:	br	x17

0000000000402cd0 <getline@plt>:
  402cd0:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402cd4:	ldr	x17, [x16, #632]
  402cd8:	add	x16, x16, #0x278
  402cdc:	br	x17

0000000000402ce0 <free@plt>:
  402ce0:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402ce4:	ldr	x17, [x16, #640]
  402ce8:	add	x16, x16, #0x280
  402cec:	br	x17

0000000000402cf0 <renameat2@plt>:
  402cf0:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402cf4:	ldr	x17, [x16, #648]
  402cf8:	add	x16, x16, #0x288
  402cfc:	br	x17

0000000000402d00 <__ctype_get_mb_cur_max@plt>:
  402d00:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402d04:	ldr	x17, [x16, #656]
  402d08:	add	x16, x16, #0x290
  402d0c:	br	x17

0000000000402d10 <getgid@plt>:
  402d10:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402d14:	ldr	x17, [x16, #664]
  402d18:	add	x16, x16, #0x298
  402d1c:	br	x17

0000000000402d20 <attr_copy_fd@plt>:
  402d20:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402d24:	ldr	x17, [x16, #672]
  402d28:	add	x16, x16, #0x2a0
  402d2c:	br	x17

0000000000402d30 <renameat@plt>:
  402d30:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402d34:	ldr	x17, [x16, #680]
  402d38:	add	x16, x16, #0x2a8
  402d3c:	br	x17

0000000000402d40 <acl_get_entry@plt>:
  402d40:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402d44:	ldr	x17, [x16, #688]
  402d48:	add	x16, x16, #0x2b0
  402d4c:	br	x17

0000000000402d50 <vasprintf@plt>:
  402d50:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402d54:	ldr	x17, [x16, #696]
  402d58:	add	x16, x16, #0x2b8
  402d5c:	br	x17

0000000000402d60 <strspn@plt>:
  402d60:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402d64:	ldr	x17, [x16, #704]
  402d68:	add	x16, x16, #0x2c0
  402d6c:	br	x17

0000000000402d70 <strchr@plt>:
  402d70:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402d74:	ldr	x17, [x16, #712]
  402d78:	add	x16, x16, #0x2c8
  402d7c:	br	x17

0000000000402d80 <utimensat@plt>:
  402d80:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402d84:	ldr	x17, [x16, #720]
  402d88:	add	x16, x16, #0x2d0
  402d8c:	br	x17

0000000000402d90 <rename@plt>:
  402d90:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402d94:	ldr	x17, [x16, #728]
  402d98:	add	x16, x16, #0x2d8
  402d9c:	br	x17

0000000000402da0 <fcntl@plt>:
  402da0:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402da4:	ldr	x17, [x16, #736]
  402da8:	add	x16, x16, #0x2e0
  402dac:	br	x17

0000000000402db0 <attr_copy_file@plt>:
  402db0:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402db4:	ldr	x17, [x16, #744]
  402db8:	add	x16, x16, #0x2e8
  402dbc:	br	x17

0000000000402dc0 <fflush@plt>:
  402dc0:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402dc4:	ldr	x17, [x16, #752]
  402dc8:	add	x16, x16, #0x2f0
  402dcc:	br	x17

0000000000402dd0 <attr_copy_check_permissions@plt>:
  402dd0:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402dd4:	ldr	x17, [x16, #760]
  402dd8:	add	x16, x16, #0x2f8
  402ddc:	br	x17

0000000000402de0 <strcpy@plt>:
  402de0:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402de4:	ldr	x17, [x16, #768]
  402de8:	add	x16, x16, #0x300
  402dec:	br	x17

0000000000402df0 <dirfd@plt>:
  402df0:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402df4:	ldr	x17, [x16, #776]
  402df8:	add	x16, x16, #0x308
  402dfc:	br	x17

0000000000402e00 <__lxstat@plt>:
  402e00:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402e04:	ldr	x17, [x16, #784]
  402e08:	add	x16, x16, #0x310
  402e0c:	br	x17

0000000000402e10 <read@plt>:
  402e10:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402e14:	ldr	x17, [x16, #792]
  402e18:	add	x16, x16, #0x318
  402e1c:	br	x17

0000000000402e20 <utimes@plt>:
  402e20:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402e24:	ldr	x17, [x16, #800]
  402e28:	add	x16, x16, #0x320
  402e2c:	br	x17

0000000000402e30 <__fxstat@plt>:
  402e30:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402e34:	ldr	x17, [x16, #808]
  402e38:	add	x16, x16, #0x328
  402e3c:	br	x17

0000000000402e40 <explicit_bzero@plt>:
  402e40:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402e44:	ldr	x17, [x16, #816]
  402e48:	add	x16, x16, #0x330
  402e4c:	br	x17

0000000000402e50 <fputs_unlocked@plt>:
  402e50:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402e54:	ldr	x17, [x16, #824]
  402e58:	add	x16, x16, #0x338
  402e5c:	br	x17

0000000000402e60 <__freading@plt>:
  402e60:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402e64:	ldr	x17, [x16, #832]
  402e68:	add	x16, x16, #0x340
  402e6c:	br	x17

0000000000402e70 <ftruncate@plt>:
  402e70:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402e74:	ldr	x17, [x16, #840]
  402e78:	add	x16, x16, #0x348
  402e7c:	br	x17

0000000000402e80 <symlinkat@plt>:
  402e80:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402e84:	ldr	x17, [x16, #848]
  402e88:	add	x16, x16, #0x350
  402e8c:	br	x17

0000000000402e90 <fallocate@plt>:
  402e90:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402e94:	ldr	x17, [x16, #856]
  402e98:	add	x16, x16, #0x358
  402e9c:	br	x17

0000000000402ea0 <iswprint@plt>:
  402ea0:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402ea4:	ldr	x17, [x16, #864]
  402ea8:	add	x16, x16, #0x360
  402eac:	br	x17

0000000000402eb0 <umask@plt>:
  402eb0:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402eb4:	ldr	x17, [x16, #872]
  402eb8:	add	x16, x16, #0x368
  402ebc:	br	x17

0000000000402ec0 <openat@plt>:
  402ec0:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402ec4:	ldr	x17, [x16, #880]
  402ec8:	add	x16, x16, #0x370
  402ecc:	br	x17

0000000000402ed0 <printf@plt>:
  402ed0:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402ed4:	ldr	x17, [x16, #888]
  402ed8:	add	x16, x16, #0x378
  402edc:	br	x17

0000000000402ee0 <__assert_fail@plt>:
  402ee0:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402ee4:	ldr	x17, [x16, #896]
  402ee8:	add	x16, x16, #0x380
  402eec:	br	x17

0000000000402ef0 <__errno_location@plt>:
  402ef0:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402ef4:	ldr	x17, [x16, #904]
  402ef8:	add	x16, x16, #0x388
  402efc:	br	x17

0000000000402f00 <getenv@plt>:
  402f00:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402f04:	ldr	x17, [x16, #912]
  402f08:	add	x16, x16, #0x390
  402f0c:	br	x17

0000000000402f10 <__xstat@plt>:
  402f10:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402f14:	ldr	x17, [x16, #920]
  402f18:	add	x16, x16, #0x398
  402f1c:	br	x17

0000000000402f20 <unlink@plt>:
  402f20:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402f24:	ldr	x17, [x16, #928]
  402f28:	add	x16, x16, #0x3a0
  402f2c:	br	x17

0000000000402f30 <gettext@plt>:
  402f30:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402f34:	ldr	x17, [x16, #936]
  402f38:	add	x16, x16, #0x3a8
  402f3c:	br	x17

0000000000402f40 <fchown@plt>:
  402f40:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402f44:	ldr	x17, [x16, #944]
  402f48:	add	x16, x16, #0x3b0
  402f4c:	br	x17

0000000000402f50 <mkdir@plt>:
  402f50:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402f54:	ldr	x17, [x16, #952]
  402f58:	add	x16, x16, #0x3b8
  402f5c:	br	x17

0000000000402f60 <error_at_line@plt>:
  402f60:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402f64:	ldr	x17, [x16, #960]
  402f68:	add	x16, x16, #0x3c0
  402f6c:	br	x17

0000000000402f70 <fprintf@plt>:
  402f70:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402f74:	ldr	x17, [x16, #968]
  402f78:	add	x16, x16, #0x3c8
  402f7c:	br	x17

0000000000402f80 <ioctl@plt>:
  402f80:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402f84:	ldr	x17, [x16, #976]
  402f88:	add	x16, x16, #0x3d0
  402f8c:	br	x17

0000000000402f90 <setlocale@plt>:
  402f90:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402f94:	ldr	x17, [x16, #984]
  402f98:	add	x16, x16, #0x3d8
  402f9c:	br	x17

0000000000402fa0 <acl_free@plt>:
  402fa0:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402fa4:	ldr	x17, [x16, #992]
  402fa8:	add	x16, x16, #0x3e0
  402fac:	br	x17

0000000000402fb0 <__fxstatat@plt>:
  402fb0:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  402fb4:	ldr	x17, [x16, #1000]
  402fb8:	add	x16, x16, #0x3e8
  402fbc:	br	x17

Disassembly of section .text:

0000000000402fc0 <.text>:
  402fc0:	mov	x29, #0x0                   	// #0
  402fc4:	mov	x30, #0x0                   	// #0
  402fc8:	mov	x5, x0
  402fcc:	ldr	x1, [sp]
  402fd0:	add	x2, sp, #0x8
  402fd4:	mov	x6, sp
  402fd8:	movz	x0, #0x0, lsl #48
  402fdc:	movk	x0, #0x0, lsl #32
  402fe0:	movk	x0, #0x40, lsl #16
  402fe4:	movk	x0, #0x356c
  402fe8:	movz	x3, #0x0, lsl #48
  402fec:	movk	x3, #0x0, lsl #32
  402ff0:	movk	x3, #0x41, lsl #16
  402ff4:	movk	x3, #0xade0
  402ff8:	movz	x4, #0x0, lsl #48
  402ffc:	movk	x4, #0x0, lsl #32
  403000:	movk	x4, #0x41, lsl #16
  403004:	movk	x4, #0xae60
  403008:	bl	402a90 <__libc_start_main@plt>
  40300c:	bl	402bd0 <abort@plt>
  403010:	adrp	x0, 42e000 <__fxstatat@plt+0x2b050>
  403014:	ldr	x0, [x0, #4064]
  403018:	cbz	x0, 403020 <__fxstatat@plt+0x70>
  40301c:	b	402ba0 <__gmon_start__@plt>
  403020:	ret
  403024:	nop
  403028:	adrp	x0, 42f000 <__fxstatat@plt+0x2c050>
  40302c:	add	x0, x0, #0x480
  403030:	adrp	x1, 42f000 <__fxstatat@plt+0x2c050>
  403034:	add	x1, x1, #0x480
  403038:	cmp	x1, x0
  40303c:	b.eq	403054 <__fxstatat@plt+0xa4>  // b.none
  403040:	adrp	x1, 41a000 <__fxstatat@plt+0x17050>
  403044:	ldr	x1, [x1, #3856]
  403048:	cbz	x1, 403054 <__fxstatat@plt+0xa4>
  40304c:	mov	x16, x1
  403050:	br	x16
  403054:	ret
  403058:	adrp	x0, 42f000 <__fxstatat@plt+0x2c050>
  40305c:	add	x0, x0, #0x480
  403060:	adrp	x1, 42f000 <__fxstatat@plt+0x2c050>
  403064:	add	x1, x1, #0x480
  403068:	sub	x1, x1, x0
  40306c:	lsr	x2, x1, #63
  403070:	add	x1, x2, x1, asr #3
  403074:	cmp	xzr, x1, asr #1
  403078:	asr	x1, x1, #1
  40307c:	b.eq	403094 <__fxstatat@plt+0xe4>  // b.none
  403080:	adrp	x2, 41a000 <__fxstatat@plt+0x17050>
  403084:	ldr	x2, [x2, #3864]
  403088:	cbz	x2, 403094 <__fxstatat@plt+0xe4>
  40308c:	mov	x16, x2
  403090:	br	x16
  403094:	ret
  403098:	stp	x29, x30, [sp, #-32]!
  40309c:	mov	x29, sp
  4030a0:	str	x19, [sp, #16]
  4030a4:	adrp	x19, 42f000 <__fxstatat@plt+0x2c050>
  4030a8:	ldrb	w0, [x19, #1208]
  4030ac:	cbnz	w0, 4030bc <__fxstatat@plt+0x10c>
  4030b0:	bl	403028 <__fxstatat@plt+0x78>
  4030b4:	mov	w0, #0x1                   	// #1
  4030b8:	strb	w0, [x19, #1208]
  4030bc:	ldr	x19, [sp, #16]
  4030c0:	ldp	x29, x30, [sp], #32
  4030c4:	ret
  4030c8:	b	403058 <__fxstatat@plt+0xa8>
  4030cc:	sub	sp, sp, #0x40
  4030d0:	stp	x29, x30, [sp, #48]
  4030d4:	add	x29, sp, #0x30
  4030d8:	adrp	x8, 42f000 <__fxstatat@plt+0x2c050>
  4030dc:	add	x8, x8, #0x958
  4030e0:	adrp	x9, 42f000 <__fxstatat@plt+0x2c050>
  4030e4:	add	x9, x9, #0x4a0
  4030e8:	stur	w0, [x29, #-4]
  4030ec:	ldur	w10, [x29, #-4]
  4030f0:	stur	x8, [x29, #-16]
  4030f4:	str	x9, [sp, #24]
  4030f8:	cbz	w10, 40313c <__fxstatat@plt+0x18c>
  4030fc:	adrp	x8, 42f000 <__fxstatat@plt+0x2c050>
  403100:	add	x8, x8, #0x488
  403104:	ldr	x0, [x8]
  403108:	adrp	x8, 41b000 <__fxstatat@plt+0x18050>
  40310c:	add	x8, x8, #0x860
  403110:	str	x0, [sp, #16]
  403114:	mov	x0, x8
  403118:	bl	402f30 <gettext@plt>
  40311c:	ldur	x8, [x29, #-16]
  403120:	ldr	x2, [x8]
  403124:	ldr	x9, [sp, #16]
  403128:	str	x0, [sp, #8]
  40312c:	mov	x0, x9
  403130:	ldr	x1, [sp, #8]
  403134:	bl	402f70 <fprintf@plt>
  403138:	b	403350 <__fxstatat@plt+0x3a0>
  40313c:	adrp	x0, 41b000 <__fxstatat@plt+0x18050>
  403140:	add	x0, x0, #0x887
  403144:	bl	402f30 <gettext@plt>
  403148:	ldur	x8, [x29, #-16]
  40314c:	ldr	x1, [x8]
  403150:	ldr	x2, [x8]
  403154:	ldr	x3, [x8]
  403158:	bl	402ed0 <printf@plt>
  40315c:	adrp	x8, 41b000 <__fxstatat@plt+0x18050>
  403160:	add	x8, x8, #0x906
  403164:	mov	x0, x8
  403168:	bl	402f30 <gettext@plt>
  40316c:	ldr	x8, [sp, #24]
  403170:	ldr	x1, [x8]
  403174:	bl	402e50 <fputs_unlocked@plt>
  403178:	bl	403358 <__fxstatat@plt+0x3a8>
  40317c:	adrp	x8, 41b000 <__fxstatat@plt+0x18050>
  403180:	add	x8, x8, #0x940
  403184:	mov	x0, x8
  403188:	bl	402f30 <gettext@plt>
  40318c:	ldr	x8, [sp, #24]
  403190:	ldr	x1, [x8]
  403194:	bl	402e50 <fputs_unlocked@plt>
  403198:	adrp	x8, 41b000 <__fxstatat@plt+0x18050>
  40319c:	add	x8, x8, #0xafa
  4031a0:	mov	x0, x8
  4031a4:	bl	402f30 <gettext@plt>
  4031a8:	ldr	x8, [sp, #24]
  4031ac:	ldr	x1, [x8]
  4031b0:	bl	402e50 <fputs_unlocked@plt>
  4031b4:	adrp	x8, 41b000 <__fxstatat@plt+0x18050>
  4031b8:	add	x8, x8, #0xca5
  4031bc:	mov	x0, x8
  4031c0:	bl	402f30 <gettext@plt>
  4031c4:	ldr	x8, [sp, #24]
  4031c8:	ldr	x1, [x8]
  4031cc:	bl	402e50 <fputs_unlocked@plt>
  4031d0:	adrp	x8, 41b000 <__fxstatat@plt+0x18050>
  4031d4:	add	x8, x8, #0xd2e
  4031d8:	mov	x0, x8
  4031dc:	bl	402f30 <gettext@plt>
  4031e0:	ldr	x8, [sp, #24]
  4031e4:	ldr	x1, [x8]
  4031e8:	bl	402e50 <fputs_unlocked@plt>
  4031ec:	adrp	x8, 41b000 <__fxstatat@plt+0x18050>
  4031f0:	add	x8, x8, #0xdf7
  4031f4:	mov	x0, x8
  4031f8:	bl	402f30 <gettext@plt>
  4031fc:	ldr	x8, [sp, #24]
  403200:	ldr	x1, [x8]
  403204:	bl	402e50 <fputs_unlocked@plt>
  403208:	adrp	x8, 41b000 <__fxstatat@plt+0x18050>
  40320c:	add	x8, x8, #0xf4c
  403210:	mov	x0, x8
  403214:	bl	402f30 <gettext@plt>
  403218:	ldr	x8, [sp, #24]
  40321c:	ldr	x1, [x8]
  403220:	bl	402e50 <fputs_unlocked@plt>
  403224:	adrp	x8, 41b000 <__fxstatat@plt+0x18050>
  403228:	add	x8, x8, #0xfdd
  40322c:	mov	x0, x8
  403230:	bl	402f30 <gettext@plt>
  403234:	ldr	x8, [sp, #24]
  403238:	ldr	x1, [x8]
  40323c:	bl	402e50 <fputs_unlocked@plt>
  403240:	adrp	x8, 41c000 <__fxstatat@plt+0x19050>
  403244:	add	x8, x8, #0xf8
  403248:	mov	x0, x8
  40324c:	bl	402f30 <gettext@plt>
  403250:	ldr	x8, [sp, #24]
  403254:	ldr	x1, [x8]
  403258:	bl	402e50 <fputs_unlocked@plt>
  40325c:	adrp	x8, 41c000 <__fxstatat@plt+0x19050>
  403260:	add	x8, x8, #0x1bb
  403264:	mov	x0, x8
  403268:	bl	402f30 <gettext@plt>
  40326c:	ldr	x8, [sp, #24]
  403270:	ldr	x1, [x8]
  403274:	bl	402e50 <fputs_unlocked@plt>
  403278:	adrp	x8, 41c000 <__fxstatat@plt+0x19050>
  40327c:	add	x8, x8, #0x2ca
  403280:	mov	x0, x8
  403284:	bl	402f30 <gettext@plt>
  403288:	ldr	x8, [sp, #24]
  40328c:	ldr	x1, [x8]
  403290:	bl	402e50 <fputs_unlocked@plt>
  403294:	adrp	x8, 41c000 <__fxstatat@plt+0x19050>
  403298:	add	x8, x8, #0x408
  40329c:	mov	x0, x8
  4032a0:	bl	402f30 <gettext@plt>
  4032a4:	ldr	x8, [sp, #24]
  4032a8:	ldr	x1, [x8]
  4032ac:	bl	402e50 <fputs_unlocked@plt>
  4032b0:	adrp	x8, 41c000 <__fxstatat@plt+0x19050>
  4032b4:	add	x8, x8, #0x520
  4032b8:	mov	x0, x8
  4032bc:	bl	402f30 <gettext@plt>
  4032c0:	ldr	x8, [sp, #24]
  4032c4:	ldr	x1, [x8]
  4032c8:	bl	402e50 <fputs_unlocked@plt>
  4032cc:	adrp	x8, 41c000 <__fxstatat@plt+0x19050>
  4032d0:	add	x8, x8, #0x54d
  4032d4:	mov	x0, x8
  4032d8:	bl	402f30 <gettext@plt>
  4032dc:	ldr	x8, [sp, #24]
  4032e0:	ldr	x1, [x8]
  4032e4:	bl	402e50 <fputs_unlocked@plt>
  4032e8:	adrp	x8, 41c000 <__fxstatat@plt+0x19050>
  4032ec:	add	x8, x8, #0x583
  4032f0:	mov	x0, x8
  4032f4:	bl	402f30 <gettext@plt>
  4032f8:	ldr	x8, [sp, #24]
  4032fc:	ldr	x1, [x8]
  403300:	bl	402e50 <fputs_unlocked@plt>
  403304:	adrp	x8, 41c000 <__fxstatat@plt+0x19050>
  403308:	add	x8, x8, #0x6e6
  40330c:	mov	x0, x8
  403310:	bl	402f30 <gettext@plt>
  403314:	ldr	x8, [sp, #24]
  403318:	ldr	x1, [x8]
  40331c:	bl	402e50 <fputs_unlocked@plt>
  403320:	bl	403394 <__fxstatat@plt+0x3e4>
  403324:	adrp	x8, 41c000 <__fxstatat@plt+0x19050>
  403328:	add	x8, x8, #0x805
  40332c:	mov	x0, x8
  403330:	bl	402f30 <gettext@plt>
  403334:	ldr	x8, [sp, #24]
  403338:	ldr	x1, [x8]
  40333c:	bl	402e50 <fputs_unlocked@plt>
  403340:	adrp	x8, 41c000 <__fxstatat@plt+0x19050>
  403344:	add	x8, x8, #0x8a7
  403348:	mov	x0, x8
  40334c:	bl	4033f4 <__fxstatat@plt+0x444>
  403350:	ldur	w0, [x29, #-4]
  403354:	bl	402840 <exit@plt>
  403358:	sub	sp, sp, #0x20
  40335c:	stp	x29, x30, [sp, #16]
  403360:	add	x29, sp, #0x10
  403364:	adrp	x0, 41c000 <__fxstatat@plt+0x19050>
  403368:	add	x0, x0, #0xaf9
  40336c:	adrp	x8, 42f000 <__fxstatat@plt+0x2c050>
  403370:	add	x8, x8, #0x4a0
  403374:	str	x8, [sp, #8]
  403378:	bl	402f30 <gettext@plt>
  40337c:	ldr	x8, [sp, #8]
  403380:	ldr	x1, [x8]
  403384:	bl	402e50 <fputs_unlocked@plt>
  403388:	ldp	x29, x30, [sp, #16]
  40338c:	add	sp, sp, #0x20
  403390:	ret
  403394:	sub	sp, sp, #0x20
  403398:	stp	x29, x30, [sp, #16]
  40339c:	add	x29, sp, #0x10
  4033a0:	adrp	x0, 41c000 <__fxstatat@plt+0x19050>
  4033a4:	add	x0, x0, #0xb44
  4033a8:	adrp	x8, 42f000 <__fxstatat@plt+0x2c050>
  4033ac:	add	x8, x8, #0x4a0
  4033b0:	adrp	x9, 41c000 <__fxstatat@plt+0x19050>
  4033b4:	add	x9, x9, #0xc21
  4033b8:	str	x8, [sp, #8]
  4033bc:	str	x9, [sp]
  4033c0:	bl	402f30 <gettext@plt>
  4033c4:	ldr	x8, [sp, #8]
  4033c8:	ldr	x1, [x8]
  4033cc:	bl	402e50 <fputs_unlocked@plt>
  4033d0:	ldr	x8, [sp]
  4033d4:	mov	x0, x8
  4033d8:	bl	402f30 <gettext@plt>
  4033dc:	ldr	x8, [sp, #8]
  4033e0:	ldr	x1, [x8]
  4033e4:	bl	402e50 <fputs_unlocked@plt>
  4033e8:	ldp	x29, x30, [sp, #16]
  4033ec:	add	sp, sp, #0x20
  4033f0:	ret
  4033f4:	sub	sp, sp, #0xb0
  4033f8:	stp	x29, x30, [sp, #160]
  4033fc:	add	x29, sp, #0xa0
  403400:	adrp	x1, 41b000 <__fxstatat@plt+0x18050>
  403404:	add	x1, x1, #0x790
  403408:	mov	x2, #0x70                  	// #112
  40340c:	add	x8, sp, #0x28
  403410:	stur	x0, [x29, #-8]
  403414:	mov	x0, x8
  403418:	str	x8, [sp, #8]
  40341c:	bl	4027f0 <memcpy@plt>
  403420:	ldur	x8, [x29, #-8]
  403424:	str	x8, [sp, #32]
  403428:	ldr	x8, [sp, #8]
  40342c:	str	x8, [sp, #24]
  403430:	ldr	x8, [sp, #24]
  403434:	ldr	x8, [x8]
  403438:	mov	w9, #0x0                   	// #0
  40343c:	str	w9, [sp, #4]
  403440:	cbz	x8, 403464 <__fxstatat@plt+0x4b4>
  403444:	ldur	x0, [x29, #-8]
  403448:	ldr	x8, [sp, #24]
  40344c:	ldr	x1, [x8]
  403450:	bl	402c60 <strcmp@plt>
  403454:	cmp	w0, #0x0
  403458:	cset	w9, eq  // eq = none
  40345c:	eor	w9, w9, #0x1
  403460:	str	w9, [sp, #4]
  403464:	ldr	w8, [sp, #4]
  403468:	tbnz	w8, #0, 403470 <__fxstatat@plt+0x4c0>
  40346c:	b	403480 <__fxstatat@plt+0x4d0>
  403470:	ldr	x8, [sp, #24]
  403474:	add	x8, x8, #0x10
  403478:	str	x8, [sp, #24]
  40347c:	b	403430 <__fxstatat@plt+0x480>
  403480:	ldr	x8, [sp, #24]
  403484:	ldr	x8, [x8, #8]
  403488:	cbz	x8, 403498 <__fxstatat@plt+0x4e8>
  40348c:	ldr	x8, [sp, #24]
  403490:	ldr	x8, [x8, #8]
  403494:	str	x8, [sp, #32]
  403498:	adrp	x0, 41c000 <__fxstatat@plt+0x19050>
  40349c:	add	x0, x0, #0xd5e
  4034a0:	bl	402f30 <gettext@plt>
  4034a4:	adrp	x1, 41c000 <__fxstatat@plt+0x19050>
  4034a8:	add	x1, x1, #0x981
  4034ac:	adrp	x2, 41c000 <__fxstatat@plt+0x19050>
  4034b0:	add	x2, x2, #0xd75
  4034b4:	bl	402ed0 <printf@plt>
  4034b8:	mov	w8, #0x5                   	// #5
  4034bc:	mov	w0, w8
  4034c0:	mov	x9, xzr
  4034c4:	mov	x1, x9
  4034c8:	bl	402f90 <setlocale@plt>
  4034cc:	str	x0, [sp, #16]
  4034d0:	ldr	x9, [sp, #16]
  4034d4:	cbz	x9, 40350c <__fxstatat@plt+0x55c>
  4034d8:	ldr	x0, [sp, #16]
  4034dc:	adrp	x1, 41c000 <__fxstatat@plt+0x19050>
  4034e0:	add	x1, x1, #0xd9d
  4034e4:	mov	x2, #0x3                   	// #3
  4034e8:	bl	402a70 <strncmp@plt>
  4034ec:	cbz	w0, 40350c <__fxstatat@plt+0x55c>
  4034f0:	adrp	x0, 41c000 <__fxstatat@plt+0x19050>
  4034f4:	add	x0, x0, #0xda1
  4034f8:	bl	402f30 <gettext@plt>
  4034fc:	adrp	x8, 42f000 <__fxstatat@plt+0x2c050>
  403500:	add	x8, x8, #0x4a0
  403504:	ldr	x1, [x8]
  403508:	bl	402e50 <fputs_unlocked@plt>
  40350c:	adrp	x0, 41c000 <__fxstatat@plt+0x19050>
  403510:	add	x0, x0, #0xde8
  403514:	bl	402f30 <gettext@plt>
  403518:	ldur	x2, [x29, #-8]
  40351c:	adrp	x1, 41c000 <__fxstatat@plt+0x19050>
  403520:	add	x1, x1, #0xd75
  403524:	bl	402ed0 <printf@plt>
  403528:	adrp	x8, 41c000 <__fxstatat@plt+0x19050>
  40352c:	add	x8, x8, #0xe03
  403530:	mov	x0, x8
  403534:	bl	402f30 <gettext@plt>
  403538:	ldr	x1, [sp, #32]
  40353c:	ldr	x8, [sp, #32]
  403540:	ldur	x9, [x29, #-8]
  403544:	adrp	x10, 41e000 <__fxstatat@plt+0x1b050>
  403548:	add	x10, x10, #0x2c2
  40354c:	adrp	x11, 41c000 <__fxstatat@plt+0x19050>
  403550:	add	x11, x11, #0xd1b
  403554:	cmp	x8, x9
  403558:	csel	x2, x11, x10, eq  // eq = none
  40355c:	bl	402ed0 <printf@plt>
  403560:	ldp	x29, x30, [sp, #160]
  403564:	add	sp, sp, #0xb0
  403568:	ret
  40356c:	stp	x29, x30, [sp, #-32]!
  403570:	str	x28, [sp, #16]
  403574:	mov	x29, sp
  403578:	sub	sp, sp, #0x200
  40357c:	mov	w8, #0x0                   	// #0
  403580:	mov	x9, xzr
  403584:	mov	w10, #0x6                   	// #6
  403588:	adrp	x11, 41e000 <__fxstatat@plt+0x1b050>
  40358c:	add	x11, x11, #0x2c2
  403590:	adrp	x12, 41c000 <__fxstatat@plt+0x19050>
  403594:	add	x12, x12, #0x985
  403598:	adrp	x13, 41c000 <__fxstatat@plt+0x19050>
  40359c:	add	x13, x13, #0x8aa
  4035a0:	adrp	x14, 40e000 <__fxstatat@plt+0xb050>
  4035a4:	add	x14, x14, #0xaa0
  4035a8:	adrp	x15, 42f000 <__fxstatat@plt+0x2c050>
  4035ac:	add	x15, x15, #0x4c0
  4035b0:	adrp	x16, 42f000 <__fxstatat@plt+0x2c050>
  4035b4:	add	x16, x16, #0x490
  4035b8:	sub	x17, x29, #0x78
  4035bc:	stur	wzr, [x29, #-4]
  4035c0:	stur	w0, [x29, #-8]
  4035c4:	stur	x1, [x29, #-16]
  4035c8:	sturb	w8, [x29, #-22]
  4035cc:	stur	x9, [x29, #-32]
  4035d0:	stur	x9, [x29, #-40]
  4035d4:	sturb	w8, [x29, #-121]
  4035d8:	stur	x9, [x29, #-136]
  4035dc:	sturb	w8, [x29, #-137]
  4035e0:	stur	x9, [x29, #-152]
  4035e4:	ldur	x9, [x29, #-16]
  4035e8:	ldr	x0, [x9]
  4035ec:	str	w8, [sp, #228]
  4035f0:	str	w10, [sp, #224]
  4035f4:	str	x11, [sp, #216]
  4035f8:	str	x12, [sp, #208]
  4035fc:	str	x13, [sp, #200]
  403600:	str	x14, [sp, #192]
  403604:	str	x15, [sp, #184]
  403608:	str	x16, [sp, #176]
  40360c:	str	x17, [sp, #168]
  403610:	bl	411674 <__fxstatat@plt+0xe6c4>
  403614:	ldr	w0, [sp, #224]
  403618:	ldr	x1, [sp, #216]
  40361c:	bl	402f90 <setlocale@plt>
  403620:	ldr	x9, [sp, #208]
  403624:	mov	x0, x9
  403628:	ldr	x1, [sp, #200]
  40362c:	bl	402a80 <bindtextdomain@plt>
  403630:	ldr	x9, [sp, #208]
  403634:	mov	x0, x9
  403638:	bl	402c40 <textdomain@plt>
  40363c:	ldr	x9, [sp, #192]
  403640:	mov	x0, x9
  403644:	bl	41ae68 <__fxstatat@plt+0x17eb8>
  403648:	ldr	w8, [sp, #228]
  40364c:	ldr	x9, [sp, #184]
  403650:	strb	w8, [x9]
  403654:	ldr	x11, [sp, #168]
  403658:	mov	x0, x11
  40365c:	bl	403e9c <__fxstatat@plt+0xeec>
  403660:	ldur	w0, [x29, #-8]
  403664:	ldur	x1, [x29, #-16]
  403668:	adrp	x2, 41c000 <__fxstatat@plt+0x19050>
  40366c:	add	x2, x2, #0x8bc
  403670:	adrp	x3, 41b000 <__fxstatat@plt+0x18050>
  403674:	add	x3, x3, #0x370
  403678:	mov	x8, xzr
  40367c:	mov	x4, x8
  403680:	bl	402c50 <getopt_long@plt>
  403684:	stur	w0, [x29, #-20]
  403688:	mov	w9, #0xffffffff            	// #-1
  40368c:	cmp	w0, w9
  403690:	b.eq	403b7c <__fxstatat@plt+0xbcc>  // b.none
  403694:	ldur	w8, [x29, #-20]
  403698:	add	w8, w8, #0x3
  40369c:	mov	w9, w8
  4036a0:	ubfx	x9, x9, #0, #32
  4036a4:	cmp	x9, #0x10b
  4036a8:	str	x9, [sp, #160]
  4036ac:	b.hi	403b70 <__fxstatat@plt+0xbc0>  // b.pmore
  4036b0:	adrp	x8, 41a000 <__fxstatat@plt+0x17050>
  4036b4:	add	x8, x8, #0xf20
  4036b8:	ldr	x11, [sp, #160]
  4036bc:	ldrsw	x10, [x8, x11, lsl #2]
  4036c0:	add	x9, x8, x10
  4036c4:	br	x9
  4036c8:	ldr	x8, [sp, #176]
  4036cc:	ldr	x1, [x8]
  4036d0:	adrp	x9, 42f000 <__fxstatat@plt+0x2c050>
  4036d4:	add	x9, x9, #0x418
  4036d8:	ldr	x5, [x9]
  4036dc:	adrp	x0, 41c000 <__fxstatat@plt+0x19050>
  4036e0:	add	x0, x0, #0x8d4
  4036e4:	adrp	x2, 41b000 <__fxstatat@plt+0x18050>
  4036e8:	add	x2, x2, #0x740
  4036ec:	adrp	x9, 41b000 <__fxstatat@plt+0x18050>
  4036f0:	add	x9, x9, #0x730
  4036f4:	mov	x3, x9
  4036f8:	mov	x4, #0x4                   	// #4
  4036fc:	str	x9, [sp, #152]
  403700:	bl	40dcf0 <__fxstatat@plt+0xad40>
  403704:	ldr	x8, [sp, #152]
  403708:	ldr	w10, [x8, x0, lsl #2]
  40370c:	stur	w10, [x29, #-108]
  403710:	b	403b78 <__fxstatat@plt+0xbc8>
  403714:	ldr	x8, [sp, #176]
  403718:	ldr	x9, [x8]
  40371c:	cbnz	x9, 40372c <__fxstatat@plt+0x77c>
  403720:	mov	w8, #0x2                   	// #2
  403724:	stur	w8, [x29, #-64]
  403728:	b	403774 <__fxstatat@plt+0x7c4>
  40372c:	ldr	x8, [sp, #176]
  403730:	ldr	x1, [x8]
  403734:	adrp	x9, 42f000 <__fxstatat@plt+0x2c050>
  403738:	add	x9, x9, #0x418
  40373c:	ldr	x5, [x9]
  403740:	adrp	x0, 41c000 <__fxstatat@plt+0x19050>
  403744:	add	x0, x0, #0x8dd
  403748:	adrp	x2, 41b000 <__fxstatat@plt+0x18050>
  40374c:	add	x2, x2, #0x770
  403750:	adrp	x9, 41b000 <__fxstatat@plt+0x18050>
  403754:	add	x9, x9, #0x760
  403758:	mov	x3, x9
  40375c:	mov	x4, #0x4                   	// #4
  403760:	str	x9, [sp, #144]
  403764:	bl	40dcf0 <__fxstatat@plt+0xad40>
  403768:	ldr	x8, [sp, #144]
  40376c:	ldr	w10, [x8, x0, lsl #2]
  403770:	stur	w10, [x29, #-64]
  403774:	b	403b78 <__fxstatat@plt+0xbc8>
  403778:	sub	x8, x29, #0x78
  40377c:	mov	w9, #0x2                   	// #2
  403780:	stur	w9, [x29, #-116]
  403784:	mov	w9, #0x1                   	// #1
  403788:	strb	w9, [x8, #34]
  40378c:	strb	w9, [x8, #29]
  403790:	strb	w9, [x8, #30]
  403794:	strb	w9, [x8, #31]
  403798:	strb	w9, [x8, #36]
  40379c:	ldr	x8, [sp, #184]
  4037a0:	ldrb	w9, [x8]
  4037a4:	tbnz	w9, #0, 4037ac <__fxstatat@plt+0x7fc>
  4037a8:	b	4037b8 <__fxstatat@plt+0x808>
  4037ac:	sub	x8, x29, #0x78
  4037b0:	mov	w9, #0x1                   	// #1
  4037b4:	strb	w9, [x8, #37]
  4037b8:	sub	x8, x29, #0x78
  4037bc:	mov	w9, #0x1                   	// #1
  4037c0:	strb	w9, [x8, #39]
  4037c4:	strb	w9, [x8, #41]
  4037c8:	strb	w9, [x8, #42]
  4037cc:	b	403b78 <__fxstatat@plt+0xbc8>
  4037d0:	mov	w8, #0x1                   	// #1
  4037d4:	sturb	w8, [x29, #-22]
  4037d8:	ldr	x9, [sp, #176]
  4037dc:	ldr	x10, [x9]
  4037e0:	cbz	x10, 4037f0 <__fxstatat@plt+0x840>
  4037e4:	ldr	x8, [sp, #176]
  4037e8:	ldr	x9, [x8]
  4037ec:	stur	x9, [x29, #-40]
  4037f0:	b	403b78 <__fxstatat@plt+0xbc8>
  4037f4:	sub	x8, x29, #0x78
  4037f8:	mov	w9, #0x0                   	// #0
  4037fc:	strb	w9, [x8, #35]
  403800:	b	403b78 <__fxstatat@plt+0xbc8>
  403804:	mov	w8, #0x1                   	// #1
  403808:	sturb	w8, [x29, #-121]
  40380c:	b	403b78 <__fxstatat@plt+0xbc8>
  403810:	sub	x8, x29, #0x78
  403814:	mov	w9, #0x1                   	// #1
  403818:	strb	w9, [x8, #34]
  40381c:	mov	w9, #0x2                   	// #2
  403820:	stur	w9, [x29, #-116]
  403824:	b	403b78 <__fxstatat@plt+0xbc8>
  403828:	sub	x8, x29, #0x78
  40382c:	mov	w9, #0x1                   	// #1
  403830:	strb	w9, [x8, #22]
  403834:	b	403b78 <__fxstatat@plt+0xbc8>
  403838:	mov	w8, #0x3                   	// #3
  40383c:	stur	w8, [x29, #-116]
  403840:	b	403b78 <__fxstatat@plt+0xbc8>
  403844:	mov	w8, #0x3                   	// #3
  403848:	stur	w8, [x29, #-112]
  40384c:	b	403b78 <__fxstatat@plt+0xbc8>
  403850:	sub	x8, x29, #0x78
  403854:	mov	w9, #0x1                   	// #1
  403858:	strb	w9, [x8, #23]
  40385c:	b	403b78 <__fxstatat@plt+0xbc8>
  403860:	mov	w8, #0x4                   	// #4
  403864:	stur	w8, [x29, #-116]
  403868:	b	403b78 <__fxstatat@plt+0xbc8>
  40386c:	mov	w8, #0x2                   	// #2
  403870:	stur	w8, [x29, #-112]
  403874:	b	403b78 <__fxstatat@plt+0xbc8>
  403878:	mov	w8, #0x2                   	// #2
  40387c:	stur	w8, [x29, #-116]
  403880:	b	403b78 <__fxstatat@plt+0xbc8>
  403884:	ldr	x8, [sp, #176]
  403888:	ldr	x0, [x8]
  40388c:	sub	x1, x29, #0x78
  403890:	mov	w9, wzr
  403894:	and	w2, w9, #0x1
  403898:	bl	40403c <__fxstatat@plt+0x108c>
  40389c:	b	403b78 <__fxstatat@plt+0xbc8>
  4038a0:	ldr	x8, [sp, #176]
  4038a4:	ldr	x9, [x8]
  4038a8:	cbnz	x9, 4038b0 <__fxstatat@plt+0x900>
  4038ac:	b	4038e0 <__fxstatat@plt+0x930>
  4038b0:	ldr	x8, [sp, #176]
  4038b4:	ldr	x0, [x8]
  4038b8:	sub	x9, x29, #0x78
  4038bc:	mov	x1, x9
  4038c0:	mov	w10, #0x1                   	// #1
  4038c4:	and	w2, w10, #0x1
  4038c8:	str	x9, [sp, #136]
  4038cc:	bl	40403c <__fxstatat@plt+0x108c>
  4038d0:	mov	w10, #0x1                   	// #1
  4038d4:	ldr	x8, [sp, #136]
  4038d8:	strb	w10, [x8, #36]
  4038dc:	b	403b78 <__fxstatat@plt+0xbc8>
  4038e0:	sub	x8, x29, #0x78
  4038e4:	mov	w9, #0x1                   	// #1
  4038e8:	strb	w9, [x8, #29]
  4038ec:	strb	w9, [x8, #30]
  4038f0:	strb	w9, [x8, #31]
  4038f4:	strb	w9, [x8, #36]
  4038f8:	b	403b78 <__fxstatat@plt+0xbc8>
  4038fc:	adrp	x8, 42f000 <__fxstatat@plt+0x2c050>
  403900:	add	x8, x8, #0x4c1
  403904:	mov	w9, #0x1                   	// #1
  403908:	strb	w9, [x8]
  40390c:	b	403b78 <__fxstatat@plt+0xbc8>
  403910:	sub	x8, x29, #0x78
  403914:	mov	w9, #0x1                   	// #1
  403918:	strb	w9, [x8, #42]
  40391c:	b	403b78 <__fxstatat@plt+0xbc8>
  403920:	sub	x8, x29, #0x78
  403924:	mov	w9, #0x1                   	// #1
  403928:	strb	w9, [x8, #21]
  40392c:	b	403b78 <__fxstatat@plt+0xbc8>
  403930:	adrp	x8, 42f000 <__fxstatat@plt+0x2c050>
  403934:	add	x8, x8, #0x4c2
  403938:	mov	w9, #0x1                   	// #1
  40393c:	strb	w9, [x8]
  403940:	b	403b78 <__fxstatat@plt+0xbc8>
  403944:	sub	x8, x29, #0x78
  403948:	mov	w9, #0x1                   	// #1
  40394c:	strb	w9, [x8, #44]
  403950:	b	403b78 <__fxstatat@plt+0xbc8>
  403954:	ldur	x8, [x29, #-136]
  403958:	cbz	x8, 403984 <__fxstatat@plt+0x9d4>
  40395c:	adrp	x0, 41c000 <__fxstatat@plt+0x19050>
  403960:	add	x0, x0, #0x8e7
  403964:	bl	402f30 <gettext@plt>
  403968:	mov	w8, #0x1                   	// #1
  40396c:	str	x0, [sp, #128]
  403970:	mov	w0, w8
  403974:	mov	w8, wzr
  403978:	mov	w1, w8
  40397c:	ldr	x2, [sp, #128]
  403980:	bl	402850 <error@plt>
  403984:	ldr	x8, [sp, #176]
  403988:	ldr	x0, [x8]
  40398c:	add	x1, sp, #0xe8
  403990:	bl	41ae78 <__fxstatat@plt+0x17ec8>
  403994:	cbz	w0, 4039e4 <__fxstatat@plt+0xa34>
  403998:	bl	402ef0 <__errno_location@plt>
  40399c:	ldr	w1, [x0]
  4039a0:	adrp	x0, 41c000 <__fxstatat@plt+0x19050>
  4039a4:	add	x0, x0, #0x90d
  4039a8:	str	w1, [sp, #124]
  4039ac:	bl	402f30 <gettext@plt>
  4039b0:	ldr	x8, [sp, #176]
  4039b4:	ldr	x1, [x8]
  4039b8:	mov	w9, #0x4                   	// #4
  4039bc:	str	x0, [sp, #112]
  4039c0:	mov	w0, w9
  4039c4:	bl	41356c <__fxstatat@plt+0x105bc>
  4039c8:	mov	w9, #0x1                   	// #1
  4039cc:	str	x0, [sp, #104]
  4039d0:	mov	w0, w9
  4039d4:	ldr	w1, [sp, #124]
  4039d8:	ldr	x2, [sp, #112]
  4039dc:	ldr	x3, [sp, #104]
  4039e0:	bl	402850 <error@plt>
  4039e4:	ldr	w8, [sp, #248]
  4039e8:	and	w8, w8, #0xf000
  4039ec:	cmp	w8, #0x4, lsl #12
  4039f0:	b.eq	403a38 <__fxstatat@plt+0xa88>  // b.none
  4039f4:	adrp	x0, 41c000 <__fxstatat@plt+0x19050>
  4039f8:	add	x0, x0, #0x921
  4039fc:	bl	402f30 <gettext@plt>
  403a00:	ldr	x8, [sp, #176]
  403a04:	ldr	x1, [x8]
  403a08:	mov	w9, #0x4                   	// #4
  403a0c:	str	x0, [sp, #96]
  403a10:	mov	w0, w9
  403a14:	bl	41356c <__fxstatat@plt+0x105bc>
  403a18:	mov	w9, #0x1                   	// #1
  403a1c:	str	x0, [sp, #88]
  403a20:	mov	w0, w9
  403a24:	mov	w9, wzr
  403a28:	mov	w1, w9
  403a2c:	ldr	x2, [sp, #96]
  403a30:	ldr	x3, [sp, #88]
  403a34:	bl	402850 <error@plt>
  403a38:	ldr	x8, [sp, #176]
  403a3c:	ldr	x9, [x8]
  403a40:	stur	x9, [x29, #-136]
  403a44:	b	403b78 <__fxstatat@plt+0xbc8>
  403a48:	mov	w8, #0x1                   	// #1
  403a4c:	sturb	w8, [x29, #-137]
  403a50:	b	403b78 <__fxstatat@plt+0xbc8>
  403a54:	sub	x8, x29, #0x78
  403a58:	mov	w9, #0x1                   	// #1
  403a5c:	strb	w9, [x8, #45]
  403a60:	b	403b78 <__fxstatat@plt+0xbc8>
  403a64:	sub	x8, x29, #0x78
  403a68:	mov	w9, #0x1                   	// #1
  403a6c:	strb	w9, [x8, #46]
  403a70:	b	403b78 <__fxstatat@plt+0xbc8>
  403a74:	sub	x8, x29, #0x78
  403a78:	mov	w9, #0x1                   	// #1
  403a7c:	strb	w9, [x8, #28]
  403a80:	b	403b78 <__fxstatat@plt+0xbc8>
  403a84:	ldr	x8, [sp, #184]
  403a88:	ldrb	w9, [x8]
  403a8c:	tbnz	w9, #0, 403a94 <__fxstatat@plt+0xae4>
  403a90:	b	403ac0 <__fxstatat@plt+0xb10>
  403a94:	ldr	x8, [sp, #176]
  403a98:	ldr	x9, [x8]
  403a9c:	cbz	x9, 403ab0 <__fxstatat@plt+0xb00>
  403aa0:	ldr	x8, [sp, #176]
  403aa4:	ldr	x9, [x8]
  403aa8:	stur	x9, [x29, #-152]
  403aac:	b	403abc <__fxstatat@plt+0xb0c>
  403ab0:	sub	x8, x29, #0x78
  403ab4:	mov	w9, #0x1                   	// #1
  403ab8:	strb	w9, [x8, #33]
  403abc:	b	403af0 <__fxstatat@plt+0xb40>
  403ac0:	ldr	x8, [sp, #176]
  403ac4:	ldr	x9, [x8]
  403ac8:	cbz	x9, 403af0 <__fxstatat@plt+0xb40>
  403acc:	adrp	x0, 41c000 <__fxstatat@plt+0x19050>
  403ad0:	add	x0, x0, #0x93e
  403ad4:	bl	402f30 <gettext@plt>
  403ad8:	mov	w8, wzr
  403adc:	str	x0, [sp, #80]
  403ae0:	mov	w0, w8
  403ae4:	mov	w1, w8
  403ae8:	ldr	x2, [sp, #80]
  403aec:	bl	402850 <error@plt>
  403af0:	b	403b78 <__fxstatat@plt+0xbc8>
  403af4:	mov	w8, #0x1                   	// #1
  403af8:	sturb	w8, [x29, #-22]
  403afc:	ldr	x9, [sp, #176]
  403b00:	ldr	x10, [x9]
  403b04:	stur	x10, [x29, #-32]
  403b08:	b	403b78 <__fxstatat@plt+0xbc8>
  403b0c:	mov	w8, wzr
  403b10:	mov	w0, w8
  403b14:	bl	4030cc <__fxstatat@plt+0x11c>
  403b18:	adrp	x8, 42f000 <__fxstatat@plt+0x2c050>
  403b1c:	add	x8, x8, #0x4a0
  403b20:	ldr	x0, [x8]
  403b24:	adrp	x8, 42f000 <__fxstatat@plt+0x2c050>
  403b28:	add	x8, x8, #0x410
  403b2c:	ldr	x3, [x8]
  403b30:	adrp	x1, 41c000 <__fxstatat@plt+0x19050>
  403b34:	add	x1, x1, #0x8a7
  403b38:	adrp	x2, 41c000 <__fxstatat@plt+0x19050>
  403b3c:	add	x2, x2, #0x981
  403b40:	adrp	x4, 41c000 <__fxstatat@plt+0x19050>
  403b44:	add	x4, x4, #0x98f
  403b48:	adrp	x5, 41c000 <__fxstatat@plt+0x19050>
  403b4c:	add	x5, x5, #0x9a1
  403b50:	adrp	x6, 41c000 <__fxstatat@plt+0x19050>
  403b54:	add	x6, x6, #0x9b1
  403b58:	mov	x8, xzr
  403b5c:	mov	x7, x8
  403b60:	bl	416c94 <__fxstatat@plt+0x13ce4>
  403b64:	mov	w9, wzr
  403b68:	mov	w0, w9
  403b6c:	bl	402840 <exit@plt>
  403b70:	mov	w0, #0x1                   	// #1
  403b74:	bl	4030cc <__fxstatat@plt+0x11c>
  403b78:	b	403660 <__fxstatat@plt+0x6b0>
  403b7c:	sub	x8, x29, #0x78
  403b80:	ldrb	w9, [x8, #23]
  403b84:	tbnz	w9, #0, 403b8c <__fxstatat@plt+0xbdc>
  403b88:	b	403bc8 <__fxstatat@plt+0xc18>
  403b8c:	sub	x8, x29, #0x78
  403b90:	ldrb	w9, [x8, #44]
  403b94:	tbnz	w9, #0, 403b9c <__fxstatat@plt+0xbec>
  403b98:	b	403bc8 <__fxstatat@plt+0xc18>
  403b9c:	adrp	x0, 41c000 <__fxstatat@plt+0x19050>
  403ba0:	add	x0, x0, #0x9be
  403ba4:	bl	402f30 <gettext@plt>
  403ba8:	mov	w8, wzr
  403bac:	str	x0, [sp, #72]
  403bb0:	mov	w0, w8
  403bb4:	mov	w1, w8
  403bb8:	ldr	x2, [sp, #72]
  403bbc:	bl	402850 <error@plt>
  403bc0:	mov	w0, #0x1                   	// #1
  403bc4:	bl	4030cc <__fxstatat@plt+0x11c>
  403bc8:	ldur	w8, [x29, #-112]
  403bcc:	cmp	w8, #0x2
  403bd0:	b.ne	403be0 <__fxstatat@plt+0xc30>  // b.any
  403bd4:	sub	x8, x29, #0x78
  403bd8:	mov	w9, #0x0                   	// #0
  403bdc:	strb	w9, [x8, #45]
  403be0:	ldurb	w8, [x29, #-22]
  403be4:	tbnz	w8, #0, 403bec <__fxstatat@plt+0xc3c>
  403be8:	b	403c24 <__fxstatat@plt+0xc74>
  403bec:	ldur	w8, [x29, #-112]
  403bf0:	cmp	w8, #0x2
  403bf4:	b.ne	403c24 <__fxstatat@plt+0xc74>  // b.any
  403bf8:	adrp	x0, 41c000 <__fxstatat@plt+0x19050>
  403bfc:	add	x0, x0, #0x9e7
  403c00:	bl	402f30 <gettext@plt>
  403c04:	mov	w8, wzr
  403c08:	str	x0, [sp, #64]
  403c0c:	mov	w0, w8
  403c10:	mov	w1, w8
  403c14:	ldr	x2, [sp, #64]
  403c18:	bl	402850 <error@plt>
  403c1c:	mov	w0, #0x1                   	// #1
  403c20:	bl	4030cc <__fxstatat@plt+0x11c>
  403c24:	ldur	w8, [x29, #-64]
  403c28:	cmp	w8, #0x2
  403c2c:	b.ne	403c68 <__fxstatat@plt+0xcb8>  // b.any
  403c30:	ldur	w8, [x29, #-108]
  403c34:	cmp	w8, #0x2
  403c38:	b.eq	403c68 <__fxstatat@plt+0xcb8>  // b.none
  403c3c:	adrp	x0, 41c000 <__fxstatat@plt+0x19050>
  403c40:	add	x0, x0, #0xa20
  403c44:	bl	402f30 <gettext@plt>
  403c48:	mov	w8, wzr
  403c4c:	str	x0, [sp, #56]
  403c50:	mov	w0, w8
  403c54:	mov	w1, w8
  403c58:	ldr	x2, [sp, #56]
  403c5c:	bl	402850 <error@plt>
  403c60:	mov	w0, #0x1                   	// #1
  403c64:	bl	4030cc <__fxstatat@plt+0x11c>
  403c68:	ldurb	w8, [x29, #-22]
  403c6c:	tbnz	w8, #0, 403c74 <__fxstatat@plt+0xcc4>
  403c70:	b	403c90 <__fxstatat@plt+0xce0>
  403c74:	adrp	x0, 41c000 <__fxstatat@plt+0x19050>
  403c78:	add	x0, x0, #0xa4e
  403c7c:	bl	402f30 <gettext@plt>
  403c80:	ldur	x1, [x29, #-40]
  403c84:	bl	40e8f0 <__fxstatat@plt+0xb940>
  403c88:	str	w0, [sp, #52]
  403c8c:	b	403c98 <__fxstatat@plt+0xce8>
  403c90:	mov	w8, wzr
  403c94:	str	w8, [sp, #52]
  403c98:	ldr	w8, [sp, #52]
  403c9c:	stur	w8, [x29, #-120]
  403ca0:	ldur	x0, [x29, #-32]
  403ca4:	bl	40de30 <__fxstatat@plt+0xae80>
  403ca8:	ldur	w8, [x29, #-116]
  403cac:	cmp	w8, #0x1
  403cb0:	b.ne	403ce4 <__fxstatat@plt+0xd34>  // b.any
  403cb4:	sub	x8, x29, #0x78
  403cb8:	ldrb	w9, [x8, #42]
  403cbc:	tbnz	w9, #0, 403cc4 <__fxstatat@plt+0xd14>
  403cc0:	b	403cdc <__fxstatat@plt+0xd2c>
  403cc4:	sub	x8, x29, #0x78
  403cc8:	ldrb	w9, [x8, #23]
  403ccc:	tbnz	w9, #0, 403cdc <__fxstatat@plt+0xd2c>
  403cd0:	mov	w8, #0x2                   	// #2
  403cd4:	stur	w8, [x29, #-116]
  403cd8:	b	403ce4 <__fxstatat@plt+0xd34>
  403cdc:	mov	w8, #0x4                   	// #4
  403ce0:	stur	w8, [x29, #-116]
  403ce4:	sub	x8, x29, #0x78
  403ce8:	ldrb	w9, [x8, #42]
  403cec:	tbnz	w9, #0, 403cf4 <__fxstatat@plt+0xd44>
  403cf0:	b	403d04 <__fxstatat@plt+0xd54>
  403cf4:	ldurb	w8, [x29, #-121]
  403cf8:	sub	x9, x29, #0x78
  403cfc:	and	w8, w8, #0x1
  403d00:	strb	w8, [x9, #20]
  403d04:	sub	x8, x29, #0x78
  403d08:	ldrb	w9, [x8, #33]
  403d0c:	tbnz	w9, #0, 403d18 <__fxstatat@plt+0xd68>
  403d10:	ldur	x8, [x29, #-152]
  403d14:	cbz	x8, 403d30 <__fxstatat@plt+0xd80>
  403d18:	sub	x8, x29, #0x78
  403d1c:	ldrb	w9, [x8, #38]
  403d20:	tbnz	w9, #0, 403d30 <__fxstatat@plt+0xd80>
  403d24:	sub	x8, x29, #0x78
  403d28:	mov	w9, #0x0                   	// #0
  403d2c:	strb	w9, [x8, #37]
  403d30:	sub	x8, x29, #0x78
  403d34:	ldrb	w9, [x8, #37]
  403d38:	tbnz	w9, #0, 403d40 <__fxstatat@plt+0xd90>
  403d3c:	b	403d7c <__fxstatat@plt+0xdcc>
  403d40:	sub	x8, x29, #0x78
  403d44:	ldrb	w9, [x8, #33]
  403d48:	tbnz	w9, #0, 403d54 <__fxstatat@plt+0xda4>
  403d4c:	ldur	x8, [x29, #-152]
  403d50:	cbz	x8, 403d7c <__fxstatat@plt+0xdcc>
  403d54:	adrp	x0, 41c000 <__fxstatat@plt+0x19050>
  403d58:	add	x0, x0, #0xa5a
  403d5c:	bl	402f30 <gettext@plt>
  403d60:	mov	w8, #0x1                   	// #1
  403d64:	str	x0, [sp, #40]
  403d68:	mov	w0, w8
  403d6c:	mov	w8, wzr
  403d70:	mov	w1, w8
  403d74:	ldr	x2, [sp, #40]
  403d78:	bl	402850 <error@plt>
  403d7c:	sub	x8, x29, #0x78
  403d80:	ldrb	w9, [x8, #38]
  403d84:	tbnz	w9, #0, 403d8c <__fxstatat@plt+0xddc>
  403d88:	b	403dc0 <__fxstatat@plt+0xe10>
  403d8c:	ldr	x8, [sp, #184]
  403d90:	ldrb	w9, [x8]
  403d94:	tbnz	w9, #0, 403dc0 <__fxstatat@plt+0xe10>
  403d98:	adrp	x0, 41c000 <__fxstatat@plt+0x19050>
  403d9c:	add	x0, x0, #0xa84
  403da0:	bl	402f30 <gettext@plt>
  403da4:	mov	w8, #0x1                   	// #1
  403da8:	str	x0, [sp, #32]
  403dac:	mov	w0, w8
  403db0:	mov	w8, wzr
  403db4:	mov	w1, w8
  403db8:	ldr	x2, [sp, #32]
  403dbc:	bl	402850 <error@plt>
  403dc0:	ldur	x8, [x29, #-152]
  403dc4:	cbz	x8, 403e24 <__fxstatat@plt+0xe74>
  403dc8:	ldur	x0, [x29, #-152]
  403dcc:	bl	404294 <__fxstatat@plt+0x12e4>
  403dd0:	bl	414654 <__fxstatat@plt+0x116a4>
  403dd4:	cmp	w0, #0x0
  403dd8:	cset	w8, ge  // ge = tcont
  403ddc:	tbnz	w8, #0, 403e24 <__fxstatat@plt+0xe74>
  403de0:	bl	402ef0 <__errno_location@plt>
  403de4:	ldr	w1, [x0]
  403de8:	adrp	x0, 41c000 <__fxstatat@plt+0x19050>
  403dec:	add	x0, x0, #0xac7
  403df0:	str	w1, [sp, #28]
  403df4:	bl	402f30 <gettext@plt>
  403df8:	ldur	x8, [x29, #-152]
  403dfc:	str	x0, [sp, #16]
  403e00:	mov	x0, x8
  403e04:	bl	41394c <__fxstatat@plt+0x1099c>
  403e08:	mov	w9, #0x1                   	// #1
  403e0c:	str	x0, [sp, #8]
  403e10:	mov	w0, w9
  403e14:	ldr	w1, [sp, #28]
  403e18:	ldr	x2, [sp, #16]
  403e1c:	ldr	x3, [sp, #8]
  403e20:	bl	402850 <error@plt>
  403e24:	bl	40c9bc <__fxstatat@plt+0x9a0c>
  403e28:	ldur	w8, [x29, #-8]
  403e2c:	adrp	x9, 42f000 <__fxstatat@plt+0x2c050>
  403e30:	add	x9, x9, #0x498
  403e34:	ldr	w10, [x9]
  403e38:	subs	w0, w8, w10
  403e3c:	ldur	x11, [x29, #-16]
  403e40:	ldrsw	x9, [x9]
  403e44:	mov	x12, #0x8                   	// #8
  403e48:	mul	x9, x12, x9
  403e4c:	add	x1, x11, x9
  403e50:	ldur	x2, [x29, #-136]
  403e54:	ldurb	w8, [x29, #-137]
  403e58:	mov	w10, #0x1                   	// #1
  403e5c:	and	w3, w8, #0x1
  403e60:	sub	x4, x29, #0x78
  403e64:	str	w10, [sp, #4]
  403e68:	bl	4042a8 <__fxstatat@plt+0x12f8>
  403e6c:	ldr	w8, [sp, #4]
  403e70:	and	w10, w0, w8
  403e74:	sturb	w10, [x29, #-21]
  403e78:	ldurb	w10, [x29, #-21]
  403e7c:	mov	w13, #0x1                   	// #1
  403e80:	mov	w14, wzr
  403e84:	tst	w10, #0x1
  403e88:	csel	w0, w14, w13, ne  // ne = any
  403e8c:	add	sp, sp, #0x200
  403e90:	ldr	x28, [sp, #16]
  403e94:	ldp	x29, x30, [sp], #32
  403e98:	ret
  403e9c:	sub	sp, sp, #0x40
  403ea0:	stp	x29, x30, [sp, #48]
  403ea4:	add	x29, sp, #0x30
  403ea8:	mov	w8, #0x1                   	// #1
  403eac:	mov	w9, #0x1                   	// #1
  403eb0:	mov	w10, #0x0                   	// #0
  403eb4:	mov	w11, #0x4                   	// #4
  403eb8:	mov	w12, #0x2                   	// #2
  403ebc:	adrp	x13, 41c000 <__fxstatat@plt+0x19050>
  403ec0:	add	x13, x13, #0xe36
  403ec4:	mov	x14, xzr
  403ec8:	stur	x0, [x29, #-8]
  403ecc:	ldur	x0, [x29, #-8]
  403ed0:	stur	w8, [x29, #-12]
  403ed4:	stur	w9, [x29, #-16]
  403ed8:	stur	w10, [x29, #-20]
  403edc:	str	w11, [sp, #24]
  403ee0:	str	w12, [sp, #20]
  403ee4:	str	x13, [sp, #8]
  403ee8:	str	x14, [sp]
  403eec:	bl	4088d4 <__fxstatat@plt+0x5924>
  403ef0:	ldur	x13, [x29, #-8]
  403ef4:	ldur	w8, [x29, #-12]
  403ef8:	strb	w8, [x13, #20]
  403efc:	ldur	x13, [x29, #-8]
  403f00:	ldur	w9, [x29, #-16]
  403f04:	str	w9, [x13, #4]
  403f08:	ldur	x13, [x29, #-8]
  403f0c:	ldur	w10, [x29, #-20]
  403f10:	strb	w10, [x13, #21]
  403f14:	ldur	x13, [x29, #-8]
  403f18:	strb	w10, [x13, #22]
  403f1c:	ldur	x13, [x29, #-8]
  403f20:	strb	w10, [x13, #23]
  403f24:	ldur	x13, [x29, #-8]
  403f28:	ldr	w11, [sp, #24]
  403f2c:	str	w11, [x13, #8]
  403f30:	ldur	x13, [x29, #-8]
  403f34:	strb	w10, [x13, #24]
  403f38:	ldur	x13, [x29, #-8]
  403f3c:	strb	w10, [x13, #25]
  403f40:	ldur	x13, [x29, #-8]
  403f44:	strb	w10, [x13, #28]
  403f48:	ldur	x13, [x29, #-8]
  403f4c:	str	wzr, [x13, #56]
  403f50:	ldur	x13, [x29, #-8]
  403f54:	strb	w10, [x13, #29]
  403f58:	ldur	x13, [x29, #-8]
  403f5c:	strb	w10, [x13, #34]
  403f60:	ldur	x13, [x29, #-8]
  403f64:	strb	w10, [x13, #30]
  403f68:	ldur	x13, [x29, #-8]
  403f6c:	strb	w10, [x13, #31]
  403f70:	ldur	x13, [x29, #-8]
  403f74:	strb	w10, [x13, #32]
  403f78:	ldur	x13, [x29, #-8]
  403f7c:	strb	w10, [x13, #37]
  403f80:	ldur	x13, [x29, #-8]
  403f84:	strb	w10, [x13, #38]
  403f88:	ldur	x13, [x29, #-8]
  403f8c:	strb	w10, [x13, #33]
  403f90:	ldur	x13, [x29, #-8]
  403f94:	strb	w10, [x13, #39]
  403f98:	ldur	x13, [x29, #-8]
  403f9c:	strb	w10, [x13, #41]
  403fa0:	ldur	x13, [x29, #-8]
  403fa4:	strb	w10, [x13, #40]
  403fa8:	ldur	x13, [x29, #-8]
  403fac:	strb	w8, [x13, #35]
  403fb0:	ldur	x13, [x29, #-8]
  403fb4:	strb	w10, [x13, #36]
  403fb8:	ldur	x13, [x29, #-8]
  403fbc:	strb	w10, [x13, #42]
  403fc0:	ldur	x13, [x29, #-8]
  403fc4:	ldr	w12, [sp, #20]
  403fc8:	str	w12, [x13, #12]
  403fcc:	ldur	x13, [x29, #-8]
  403fd0:	strb	w10, [x13, #44]
  403fd4:	ldur	x13, [x29, #-8]
  403fd8:	strb	w10, [x13, #43]
  403fdc:	ldur	x13, [x29, #-8]
  403fe0:	str	wzr, [x13, #16]
  403fe4:	ldur	x13, [x29, #-8]
  403fe8:	strb	w10, [x13, #47]
  403fec:	ldur	x13, [x29, #-8]
  403ff0:	strb	w10, [x13, #45]
  403ff4:	ldur	x13, [x29, #-8]
  403ff8:	strb	w10, [x13, #46]
  403ffc:	ldr	x0, [sp, #8]
  404000:	bl	402f00 <getenv@plt>
  404004:	cmp	x0, #0x0
  404008:	cset	w8, ne  // ne = any
  40400c:	ldur	x13, [x29, #-8]
  404010:	ldur	w9, [x29, #-16]
  404014:	and	w8, w8, w9
  404018:	strb	w8, [x13, #48]
  40401c:	ldur	x13, [x29, #-8]
  404020:	ldr	x14, [sp]
  404024:	str	x14, [x13, #64]
  404028:	ldur	x13, [x29, #-8]
  40402c:	str	x14, [x13, #72]
  404030:	ldp	x29, x30, [sp, #48]
  404034:	add	sp, sp, #0x40
  404038:	ret
  40403c:	sub	sp, sp, #0x60
  404040:	stp	x29, x30, [sp, #80]
  404044:	add	x29, sp, #0x50
  404048:	stur	x0, [x29, #-8]
  40404c:	stur	x1, [x29, #-16]
  404050:	and	w8, w2, #0x1
  404054:	sturb	w8, [x29, #-17]
  404058:	ldur	x0, [x29, #-8]
  40405c:	bl	4171cc <__fxstatat@plt+0x1421c>
  404060:	stur	x0, [x29, #-32]
  404064:	ldur	x9, [x29, #-32]
  404068:	str	x9, [sp, #40]
  40406c:	ldr	x0, [sp, #40]
  404070:	mov	w1, #0x2c                  	// #44
  404074:	bl	402d70 <strchr@plt>
  404078:	str	x0, [sp, #32]
  40407c:	ldr	x8, [sp, #32]
  404080:	cbz	x8, 404098 <__fxstatat@plt+0x10e8>
  404084:	ldr	x8, [sp, #32]
  404088:	add	x9, x8, #0x1
  40408c:	str	x9, [sp, #32]
  404090:	mov	w10, #0x0                   	// #0
  404094:	strb	w10, [x8]
  404098:	ldurb	w8, [x29, #-17]
  40409c:	adrp	x9, 41c000 <__fxstatat@plt+0x19050>
  4040a0:	add	x9, x9, #0xf65
  4040a4:	adrp	x10, 41c000 <__fxstatat@plt+0x19050>
  4040a8:	add	x10, x10, #0xf5a
  4040ac:	tst	w8, #0x1
  4040b0:	csel	x0, x10, x9, ne  // ne = any
  4040b4:	ldr	x1, [sp, #40]
  4040b8:	adrp	x9, 42f000 <__fxstatat@plt+0x2c050>
  4040bc:	add	x9, x9, #0x418
  4040c0:	ldr	x5, [x9]
  4040c4:	adrp	x2, 41b000 <__fxstatat@plt+0x18050>
  4040c8:	add	x2, x2, #0x820
  4040cc:	adrp	x9, 41b000 <__fxstatat@plt+0x18050>
  4040d0:	add	x9, x9, #0x800
  4040d4:	mov	x3, x9
  4040d8:	mov	x4, #0x4                   	// #4
  4040dc:	str	x9, [sp, #16]
  4040e0:	bl	40dcf0 <__fxstatat@plt+0xad40>
  4040e4:	ldr	x9, [sp, #16]
  4040e8:	ldr	w8, [x9, x0, lsl #2]
  4040ec:	str	w8, [sp, #28]
  4040f0:	ldr	w8, [sp, #28]
  4040f4:	subs	w8, w8, #0x0
  4040f8:	mov	w10, w8
  4040fc:	ubfx	x10, x10, #0, #32
  404100:	cmp	x10, #0x6
  404104:	str	x10, [sp, #8]
  404108:	b.hi	40426c <__fxstatat@plt+0x12bc>  // b.pmore
  40410c:	adrp	x8, 41b000 <__fxstatat@plt+0x18050>
  404110:	add	x8, x8, #0x350
  404114:	ldr	x11, [sp, #8]
  404118:	ldrsw	x10, [x8, x11, lsl #2]
  40411c:	add	x9, x8, x10
  404120:	br	x9
  404124:	ldurb	w8, [x29, #-17]
  404128:	ldur	x9, [x29, #-16]
  40412c:	mov	w10, #0x1                   	// #1
  404130:	and	w8, w8, w10
  404134:	strb	w8, [x9, #30]
  404138:	ldurb	w8, [x29, #-17]
  40413c:	eor	w8, w8, #0x1
  404140:	ldur	x9, [x29, #-16]
  404144:	and	w8, w8, w10
  404148:	strb	w8, [x9, #32]
  40414c:	b	404270 <__fxstatat@plt+0x12c0>
  404150:	ldurb	w8, [x29, #-17]
  404154:	ldur	x9, [x29, #-16]
  404158:	and	w8, w8, #0x1
  40415c:	strb	w8, [x9, #31]
  404160:	b	404270 <__fxstatat@plt+0x12c0>
  404164:	ldurb	w8, [x29, #-17]
  404168:	ldur	x9, [x29, #-16]
  40416c:	and	w8, w8, #0x1
  404170:	strb	w8, [x9, #29]
  404174:	b	404270 <__fxstatat@plt+0x12c0>
  404178:	ldurb	w8, [x29, #-17]
  40417c:	ldur	x9, [x29, #-16]
  404180:	and	w8, w8, #0x1
  404184:	strb	w8, [x9, #34]
  404188:	b	404270 <__fxstatat@plt+0x12c0>
  40418c:	ldurb	w8, [x29, #-17]
  404190:	ldur	x9, [x29, #-16]
  404194:	mov	w10, #0x1                   	// #1
  404198:	and	w8, w8, w10
  40419c:	strb	w8, [x9, #38]
  4041a0:	ldurb	w8, [x29, #-17]
  4041a4:	ldur	x9, [x29, #-16]
  4041a8:	and	w8, w8, #0x1
  4041ac:	strb	w8, [x9, #37]
  4041b0:	b	404270 <__fxstatat@plt+0x12c0>
  4041b4:	ldurb	w8, [x29, #-17]
  4041b8:	ldur	x9, [x29, #-16]
  4041bc:	mov	w10, #0x1                   	// #1
  4041c0:	and	w8, w8, w10
  4041c4:	strb	w8, [x9, #39]
  4041c8:	ldurb	w8, [x29, #-17]
  4041cc:	ldur	x9, [x29, #-16]
  4041d0:	and	w8, w8, #0x1
  4041d4:	strb	w8, [x9, #40]
  4041d8:	b	404270 <__fxstatat@plt+0x12c0>
  4041dc:	ldurb	w8, [x29, #-17]
  4041e0:	ldur	x9, [x29, #-16]
  4041e4:	mov	w10, #0x1                   	// #1
  4041e8:	and	w8, w8, w10
  4041ec:	strb	w8, [x9, #30]
  4041f0:	ldurb	w8, [x29, #-17]
  4041f4:	ldur	x9, [x29, #-16]
  4041f8:	and	w8, w8, w10
  4041fc:	strb	w8, [x9, #31]
  404200:	ldurb	w8, [x29, #-17]
  404204:	ldur	x9, [x29, #-16]
  404208:	and	w8, w8, w10
  40420c:	strb	w8, [x9, #29]
  404210:	ldurb	w8, [x29, #-17]
  404214:	ldur	x9, [x29, #-16]
  404218:	and	w8, w8, w10
  40421c:	strb	w8, [x9, #34]
  404220:	ldurb	w8, [x29, #-17]
  404224:	eor	w8, w8, #0x1
  404228:	ldur	x9, [x29, #-16]
  40422c:	and	w8, w8, w10
  404230:	strb	w8, [x9, #32]
  404234:	adrp	x9, 42f000 <__fxstatat@plt+0x2c050>
  404238:	add	x9, x9, #0x4c0
  40423c:	ldrb	w8, [x9]
  404240:	tbnz	w8, #0, 404248 <__fxstatat@plt+0x1298>
  404244:	b	404258 <__fxstatat@plt+0x12a8>
  404248:	ldurb	w8, [x29, #-17]
  40424c:	ldur	x9, [x29, #-16]
  404250:	and	w8, w8, #0x1
  404254:	strb	w8, [x9, #37]
  404258:	ldurb	w8, [x29, #-17]
  40425c:	ldur	x9, [x29, #-16]
  404260:	and	w8, w8, #0x1
  404264:	strb	w8, [x9, #39]
  404268:	b	404270 <__fxstatat@plt+0x12c0>
  40426c:	bl	402bd0 <abort@plt>
  404270:	ldr	x8, [sp, #32]
  404274:	str	x8, [sp, #40]
  404278:	ldr	x8, [sp, #40]
  40427c:	cbnz	x8, 40406c <__fxstatat@plt+0x10bc>
  404280:	ldur	x0, [x29, #-32]
  404284:	bl	402ce0 <free@plt>
  404288:	ldp	x29, x30, [sp, #80]
  40428c:	add	sp, sp, #0x60
  404290:	ret
  404294:	sub	sp, sp, #0x10
  404298:	str	x0, [sp, #8]
  40429c:	ldr	x0, [sp, #8]
  4042a0:	add	sp, sp, #0x10
  4042a4:	ret
  4042a8:	stp	x29, x30, [sp, #-32]!
  4042ac:	stp	x28, x19, [sp, #16]
  4042b0:	mov	x29, sp
  4042b4:	sub	sp, sp, #0x200
  4042b8:	mov	x19, sp
  4042bc:	sub	x8, x29, #0xd0
  4042c0:	mov	w9, #0x0                   	// #0
  4042c4:	mov	w10, #0x1                   	// #1
  4042c8:	mov	w11, #0x1                   	// #1
  4042cc:	adrp	x12, 42f000 <__fxstatat@plt+0x2c050>
  4042d0:	add	x12, x12, #0x4c1
  4042d4:	adrp	x13, 42f000 <__fxstatat@plt+0x2c050>
  4042d8:	add	x13, x13, #0x4c8
  4042dc:	str	w0, [x8, #204]
  4042e0:	str	x1, [x8, #192]
  4042e4:	str	x2, [x8, #184]
  4042e8:	and	w11, w3, w11
  4042ec:	sturb	w11, [x29, #-25]
  4042f0:	str	x4, [x8, #168]
  4042f4:	sturb	w9, [x29, #-169]
  4042f8:	sturb	w10, [x29, #-170]
  4042fc:	ldr	x14, [x8, #168]
  404300:	ldrb	w9, [x14, #21]
  404304:	mov	w10, #0x1                   	// #1
  404308:	str	x8, [x19, #160]
  40430c:	str	x12, [x19, #152]
  404310:	str	x13, [x19, #144]
  404314:	str	w10, [x19, #140]
  404318:	tbnz	w9, #0, 40432c <__fxstatat@plt+0x137c>
  40431c:	ldr	x8, [x19, #160]
  404320:	ldr	x9, [x8, #168]
  404324:	ldrb	w10, [x9, #22]
  404328:	str	w10, [x19, #140]
  40432c:	ldr	w8, [x19, #140]
  404330:	mov	w9, #0x1                   	// #1
  404334:	and	w8, w8, w9
  404338:	sturb	w8, [x29, #-171]
  40433c:	ldr	x10, [x19, #160]
  404340:	ldr	w8, [x10, #204]
  404344:	ldr	x11, [x10, #184]
  404348:	cmp	x11, #0x0
  40434c:	cset	w9, ne  // ne = any
  404350:	eor	w9, w9, #0x1
  404354:	and	w9, w9, #0x1
  404358:	cmp	w8, w9
  40435c:	b.gt	4043e8 <__fxstatat@plt+0x1438>
  404360:	ldr	x8, [x19, #160]
  404364:	ldr	w9, [x8, #204]
  404368:	cmp	w9, #0x0
  40436c:	cset	w9, gt
  404370:	tbnz	w9, #0, 40439c <__fxstatat@plt+0x13ec>
  404374:	adrp	x0, 41c000 <__fxstatat@plt+0x19050>
  404378:	add	x0, x0, #0xf73
  40437c:	bl	402f30 <gettext@plt>
  404380:	mov	w8, wzr
  404384:	str	x0, [x19, #128]
  404388:	mov	w0, w8
  40438c:	mov	w1, w8
  404390:	ldr	x2, [x19, #128]
  404394:	bl	402850 <error@plt>
  404398:	b	4043e0 <__fxstatat@plt+0x1430>
  40439c:	adrp	x0, 41c000 <__fxstatat@plt+0x19050>
  4043a0:	add	x0, x0, #0xf88
  4043a4:	bl	402f30 <gettext@plt>
  4043a8:	ldr	x8, [x19, #160]
  4043ac:	ldr	x9, [x8, #192]
  4043b0:	ldr	x1, [x9]
  4043b4:	mov	w10, #0x4                   	// #4
  4043b8:	str	x0, [x19, #120]
  4043bc:	mov	w0, w10
  4043c0:	bl	41356c <__fxstatat@plt+0x105bc>
  4043c4:	mov	w10, wzr
  4043c8:	str	x0, [x19, #112]
  4043cc:	mov	w0, w10
  4043d0:	mov	w1, w10
  4043d4:	ldr	x2, [x19, #120]
  4043d8:	ldr	x3, [x19, #112]
  4043dc:	bl	402850 <error@plt>
  4043e0:	mov	w0, #0x1                   	// #1
  4043e4:	bl	4030cc <__fxstatat@plt+0x11c>
  4043e8:	ldurb	w8, [x29, #-25]
  4043ec:	tbnz	w8, #0, 4043f4 <__fxstatat@plt+0x1444>
  4043f0:	b	4044dc <__fxstatat@plt+0x152c>
  4043f4:	ldr	x8, [x19, #160]
  4043f8:	ldr	x9, [x8, #184]
  4043fc:	cbz	x9, 404428 <__fxstatat@plt+0x1478>
  404400:	adrp	x0, 41c000 <__fxstatat@plt+0x19050>
  404404:	add	x0, x0, #0xfb2
  404408:	bl	402f30 <gettext@plt>
  40440c:	mov	w8, #0x1                   	// #1
  404410:	str	x0, [x19, #104]
  404414:	mov	w0, w8
  404418:	mov	w8, wzr
  40441c:	mov	w1, w8
  404420:	ldr	x2, [x19, #104]
  404424:	bl	402850 <error@plt>
  404428:	ldr	x8, [x19, #160]
  40442c:	ldr	w9, [x8, #204]
  404430:	mov	w10, #0x2                   	// #2
  404434:	cmp	w10, w9
  404438:	b.ge	404488 <__fxstatat@plt+0x14d8>  // b.tcont
  40443c:	adrp	x0, 41c000 <__fxstatat@plt+0x19050>
  404440:	add	x0, x0, #0xff8
  404444:	bl	402f30 <gettext@plt>
  404448:	ldr	x8, [x19, #160]
  40444c:	ldr	x9, [x8, #192]
  404450:	ldr	x1, [x9, #16]
  404454:	mov	w10, #0x4                   	// #4
  404458:	str	x0, [x19, #96]
  40445c:	mov	w0, w10
  404460:	bl	41356c <__fxstatat@plt+0x105bc>
  404464:	mov	w10, wzr
  404468:	str	x0, [x19, #88]
  40446c:	mov	w0, w10
  404470:	mov	w1, w10
  404474:	ldr	x2, [x19, #96]
  404478:	ldr	x3, [x19, #88]
  40447c:	bl	402850 <error@plt>
  404480:	mov	w0, #0x1                   	// #1
  404484:	bl	4030cc <__fxstatat@plt+0x11c>
  404488:	ldr	x8, [x19, #160]
  40448c:	ldr	x9, [x8, #192]
  404490:	ldr	w10, [x8, #204]
  404494:	subs	w10, w10, #0x1
  404498:	mov	w0, w10
  40449c:	sxtw	x11, w0
  4044a0:	mov	x12, #0x8                   	// #8
  4044a4:	mul	x11, x12, x11
  4044a8:	add	x9, x9, x11
  4044ac:	ldr	x0, [x9]
  4044b0:	ldurb	w10, [x29, #-171]
  4044b4:	sub	x1, x29, #0xa8
  4044b8:	sub	x2, x29, #0xa9
  4044bc:	mov	w13, #0x1                   	// #1
  4044c0:	and	w3, w10, #0x1
  4044c4:	str	w13, [x19, #84]
  4044c8:	bl	404a9c <__fxstatat@plt+0x1aec>
  4044cc:	ldr	w10, [x19, #84]
  4044d0:	and	w13, w0, w10
  4044d4:	sturb	w13, [x29, #-172]
  4044d8:	b	4045f4 <__fxstatat@plt+0x1644>
  4044dc:	ldr	x8, [x19, #160]
  4044e0:	ldr	x9, [x8, #184]
  4044e4:	cbnz	x9, 4045f4 <__fxstatat@plt+0x1644>
  4044e8:	ldr	x8, [x19, #160]
  4044ec:	ldr	w9, [x8, #204]
  4044f0:	mov	w10, #0x2                   	// #2
  4044f4:	cmp	w10, w9
  4044f8:	b.gt	404574 <__fxstatat@plt+0x15c4>
  4044fc:	ldr	x8, [x19, #160]
  404500:	ldr	x9, [x8, #192]
  404504:	ldr	w10, [x8, #204]
  404508:	subs	w10, w10, #0x1
  40450c:	mov	w0, w10
  404510:	sxtw	x11, w0
  404514:	mov	x12, #0x8                   	// #8
  404518:	mul	x11, x12, x11
  40451c:	add	x9, x9, x11
  404520:	ldr	x0, [x9]
  404524:	ldurb	w10, [x29, #-171]
  404528:	sub	x1, x29, #0xa8
  40452c:	sub	x2, x29, #0xa9
  404530:	and	w3, w10, #0x1
  404534:	bl	404a9c <__fxstatat@plt+0x1aec>
  404538:	tbnz	w0, #0, 404540 <__fxstatat@plt+0x1590>
  40453c:	b	404574 <__fxstatat@plt+0x15c4>
  404540:	ldr	x8, [x19, #160]
  404544:	ldr	x9, [x8, #192]
  404548:	ldr	w10, [x8, #204]
  40454c:	subs	w10, w10, #0x1
  404550:	str	w10, [x8, #204]
  404554:	mov	w0, w10
  404558:	sxtw	x11, w0
  40455c:	mov	x12, #0x8                   	// #8
  404560:	mul	x11, x12, x11
  404564:	add	x9, x9, x11
  404568:	ldr	x9, [x9]
  40456c:	str	x9, [x8, #184]
  404570:	b	4045f4 <__fxstatat@plt+0x1644>
  404574:	ldr	x8, [x19, #160]
  404578:	ldr	w9, [x8, #204]
  40457c:	mov	w10, #0x2                   	// #2
  404580:	cmp	w10, w9
  404584:	b.ge	4045f4 <__fxstatat@plt+0x1644>  // b.tcont
  404588:	adrp	x0, 41c000 <__fxstatat@plt+0x19050>
  40458c:	add	x0, x0, #0x921
  404590:	bl	402f30 <gettext@plt>
  404594:	ldr	x8, [x19, #160]
  404598:	ldr	x9, [x8, #192]
  40459c:	ldr	w10, [x8, #204]
  4045a0:	mov	w11, #0x1                   	// #1
  4045a4:	subs	w10, w10, #0x1
  4045a8:	mov	w1, w10
  4045ac:	sxtw	x12, w1
  4045b0:	mov	x13, #0x8                   	// #8
  4045b4:	mul	x12, x13, x12
  4045b8:	add	x9, x9, x12
  4045bc:	ldr	x1, [x9]
  4045c0:	mov	w10, #0x4                   	// #4
  4045c4:	str	x0, [x19, #72]
  4045c8:	mov	w0, w10
  4045cc:	str	w11, [x19, #68]
  4045d0:	bl	41356c <__fxstatat@plt+0x105bc>
  4045d4:	ldr	w10, [x19, #68]
  4045d8:	str	x0, [x19, #56]
  4045dc:	mov	w0, w10
  4045e0:	mov	w11, wzr
  4045e4:	mov	w1, w11
  4045e8:	ldr	x2, [x19, #72]
  4045ec:	ldr	x3, [x19, #56]
  4045f0:	bl	402850 <error@plt>
  4045f4:	ldr	x8, [x19, #160]
  4045f8:	ldr	x9, [x8, #184]
  4045fc:	cbz	x9, 404954 <__fxstatat@plt+0x19a4>
  404600:	ldr	x8, [x19, #160]
  404604:	ldr	w9, [x8, #204]
  404608:	mov	w10, #0x2                   	// #2
  40460c:	cmp	w10, w9
  404610:	b.gt	40462c <__fxstatat@plt+0x167c>
  404614:	ldr	x8, [x19, #160]
  404618:	ldr	x0, [x8, #168]
  40461c:	bl	405b08 <__fxstatat@plt+0x2b58>
  404620:	ldr	x8, [x19, #160]
  404624:	ldr	x0, [x8, #168]
  404628:	bl	405b58 <__fxstatat@plt+0x2ba8>
  40462c:	ldr	x8, [x19, #160]
  404630:	str	wzr, [x8, #32]
  404634:	ldr	x8, [x19, #160]
  404638:	ldr	w9, [x8, #32]
  40463c:	ldr	w10, [x8, #204]
  404640:	cmp	w9, w10
  404644:	b.ge	404950 <__fxstatat@plt+0x19a0>  // b.tcont
  404648:	mov	w8, #0x1                   	// #1
  40464c:	sturb	w8, [x29, #-185]
  404650:	mov	x9, xzr
  404654:	ldr	x10, [x19, #160]
  404658:	str	x9, [x10]
  40465c:	ldr	x9, [x10, #192]
  404660:	ldrsw	x11, [x10, #32]
  404664:	mov	x12, #0x8                   	// #8
  404668:	mul	x11, x12, x11
  40466c:	add	x9, x9, x11
  404670:	ldr	x9, [x9]
  404674:	stur	x9, [x29, #-216]
  404678:	adrp	x9, 42f000 <__fxstatat@plt+0x2c050>
  40467c:	add	x9, x9, #0x4c2
  404680:	ldrb	w8, [x9]
  404684:	tbnz	w8, #0, 40468c <__fxstatat@plt+0x16dc>
  404688:	b	404694 <__fxstatat@plt+0x16e4>
  40468c:	ldur	x0, [x29, #-216]
  404690:	bl	40f014 <__fxstatat@plt+0xc064>
  404694:	ldr	x8, [x19, #152]
  404698:	ldrb	w9, [x8]
  40469c:	tbnz	w9, #0, 4046a4 <__fxstatat@plt+0x16f4>
  4046a0:	b	404778 <__fxstatat@plt+0x17c8>
  4046a4:	ldur	x8, [x29, #-216]
  4046a8:	stur	x8, [x29, #-232]
  4046ac:	ldur	x0, [x29, #-232]
  4046b0:	bl	402810 <strlen@plt>
  4046b4:	mov	x8, #0x1                   	// #1
  4046b8:	add	x9, x0, #0x1
  4046bc:	stur	x9, [x29, #-240]
  4046c0:	ldur	x9, [x29, #-240]
  4046c4:	mul	x8, x9, x8
  4046c8:	add	x8, x8, #0xf
  4046cc:	and	x8, x8, #0xfffffffffffffff0
  4046d0:	mov	x9, sp
  4046d4:	subs	x8, x9, x8
  4046d8:	mov	sp, x8
  4046dc:	stur	x8, [x29, #-248]
  4046e0:	ldur	x8, [x29, #-248]
  4046e4:	ldur	x1, [x29, #-232]
  4046e8:	ldur	x2, [x29, #-240]
  4046ec:	mov	x0, x8
  4046f0:	str	x8, [x19, #48]
  4046f4:	bl	4027f0 <memcpy@plt>
  4046f8:	ldr	x8, [x19, #48]
  4046fc:	str	x8, [x19, #256]
  404700:	ldr	x9, [x19, #256]
  404704:	stur	x9, [x29, #-224]
  404708:	ldur	x0, [x29, #-224]
  40470c:	bl	40f014 <__fxstatat@plt+0xc064>
  404710:	ldr	x8, [x19, #160]
  404714:	ldr	x9, [x8, #184]
  404718:	ldur	x1, [x29, #-224]
  40471c:	mov	x0, x9
  404720:	sub	x2, x29, #0xd0
  404724:	bl	40f6e0 <__fxstatat@plt+0xc730>
  404728:	ldr	x8, [x19, #160]
  40472c:	str	x0, [x8, #24]
  404730:	ldr	x0, [x8, #24]
  404734:	ldr	x9, [x8]
  404738:	ldr	x10, [x8, #24]
  40473c:	subs	x1, x9, x10
  404740:	ldr	x9, [x8, #168]
  404744:	ldrb	w11, [x9, #46]
  404748:	adrp	x9, 41d000 <__fxstatat@plt+0x1a050>
  40474c:	add	x9, x9, #0x9
  404750:	mov	x10, xzr
  404754:	tst	w11, #0x1
  404758:	csel	x2, x9, x10, ne  // ne = any
  40475c:	ldr	x5, [x8, #168]
  404760:	sub	x3, x29, #0xc8
  404764:	sub	x4, x29, #0xa9
  404768:	bl	404bb8 <__fxstatat@plt+0x1c08>
  40476c:	and	w11, w0, #0x1
  404770:	sturb	w11, [x29, #-185]
  404774:	b	40483c <__fxstatat@plt+0x188c>
  404778:	ldur	x0, [x29, #-216]
  40477c:	bl	40eef4 <__fxstatat@plt+0xbf44>
  404780:	str	x0, [x19, #240]
  404784:	ldr	x0, [x19, #240]
  404788:	bl	402810 <strlen@plt>
  40478c:	mov	x8, #0x1                   	// #1
  404790:	add	x9, x0, #0x1
  404794:	str	x9, [x19, #232]
  404798:	ldr	x9, [x19, #232]
  40479c:	mul	x8, x9, x8
  4047a0:	add	x8, x8, #0xf
  4047a4:	and	x8, x8, #0xfffffffffffffff0
  4047a8:	mov	x9, sp
  4047ac:	subs	x8, x9, x8
  4047b0:	mov	sp, x8
  4047b4:	str	x8, [x19, #224]
  4047b8:	ldr	x8, [x19, #224]
  4047bc:	ldr	x1, [x19, #240]
  4047c0:	ldr	x2, [x19, #232]
  4047c4:	mov	x0, x8
  4047c8:	str	x8, [x19, #40]
  4047cc:	bl	4027f0 <memcpy@plt>
  4047d0:	ldr	x8, [x19, #40]
  4047d4:	str	x8, [x19, #216]
  4047d8:	ldr	x9, [x19, #216]
  4047dc:	str	x9, [x19, #248]
  4047e0:	ldr	x0, [x19, #248]
  4047e4:	bl	40f014 <__fxstatat@plt+0xc064>
  4047e8:	ldr	x8, [x19, #248]
  4047ec:	mov	x0, x8
  4047f0:	adrp	x1, 41d000 <__fxstatat@plt+0x1a050>
  4047f4:	add	x1, x1, #0x13
  4047f8:	bl	402c60 <strcmp@plt>
  4047fc:	cbnz	w0, 404814 <__fxstatat@plt+0x1864>
  404800:	ldr	x8, [x19, #160]
  404804:	ldr	x0, [x8, #184]
  404808:	bl	4171cc <__fxstatat@plt+0x1421c>
  40480c:	str	x0, [x19, #32]
  404810:	b	404830 <__fxstatat@plt+0x1880>
  404814:	ldr	x8, [x19, #160]
  404818:	ldr	x0, [x8, #184]
  40481c:	ldr	x1, [x19, #248]
  404820:	mov	x9, xzr
  404824:	mov	x2, x9
  404828:	bl	40f6e0 <__fxstatat@plt+0xc730>
  40482c:	str	x0, [x19, #32]
  404830:	ldr	x8, [x19, #32]
  404834:	ldr	x9, [x19, #160]
  404838:	str	x8, [x9, #24]
  40483c:	ldurb	w8, [x29, #-185]
  404840:	tbnz	w8, #0, 404850 <__fxstatat@plt+0x18a0>
  404844:	mov	w8, #0x0                   	// #0
  404848:	sturb	w8, [x29, #-170]
  40484c:	b	4048f0 <__fxstatat@plt+0x1940>
  404850:	ldur	x0, [x29, #-216]
  404854:	ldr	x8, [x19, #160]
  404858:	ldr	x1, [x8, #24]
  40485c:	ldurb	w9, [x29, #-169]
  404860:	ldr	x3, [x8, #168]
  404864:	mov	w10, #0x1                   	// #1
  404868:	and	w2, w9, #0x1
  40486c:	add	x4, x19, #0xd7
  404870:	mov	x11, xzr
  404874:	mov	x5, x11
  404878:	str	w10, [x19, #28]
  40487c:	bl	405ba8 <__fxstatat@plt+0x2bf8>
  404880:	and	w9, w0, #0x1
  404884:	ldurb	w10, [x29, #-170]
  404888:	and	w10, w10, #0x1
  40488c:	tst	w10, w9
  404890:	cset	w9, ne  // ne = any
  404894:	ldr	w10, [x19, #28]
  404898:	and	w9, w9, w10
  40489c:	sturb	w9, [x29, #-170]
  4048a0:	ldr	x8, [x19, #152]
  4048a4:	ldrb	w9, [x8]
  4048a8:	tbnz	w9, #0, 4048b0 <__fxstatat@plt+0x1900>
  4048ac:	b	4048f0 <__fxstatat@plt+0x1940>
  4048b0:	ldr	x8, [x19, #160]
  4048b4:	ldr	x0, [x8, #24]
  4048b8:	ldr	x9, [x8]
  4048bc:	ldr	x10, [x8, #24]
  4048c0:	subs	x1, x9, x10
  4048c4:	ldr	x2, [x8, #8]
  4048c8:	ldr	x3, [x8, #168]
  4048cc:	bl	4052e8 <__fxstatat@plt+0x2338>
  4048d0:	mov	w11, #0x1                   	// #1
  4048d4:	and	w12, w0, #0x1
  4048d8:	ldurb	w13, [x29, #-170]
  4048dc:	and	w13, w13, #0x1
  4048e0:	tst	w13, w12
  4048e4:	cset	w12, ne  // ne = any
  4048e8:	and	w11, w12, w11
  4048ec:	sturb	w11, [x29, #-170]
  4048f0:	ldr	x8, [x19, #152]
  4048f4:	ldrb	w9, [x8]
  4048f8:	tbnz	w9, #0, 404900 <__fxstatat@plt+0x1950>
  4048fc:	b	404930 <__fxstatat@plt+0x1980>
  404900:	ldr	x8, [x19, #160]
  404904:	ldr	x9, [x8, #8]
  404908:	cbz	x9, 404930 <__fxstatat@plt+0x1980>
  40490c:	ldr	x8, [x19, #160]
  404910:	ldr	x9, [x8, #8]
  404914:	str	x9, [x19, #200]
  404918:	ldr	x9, [x8, #8]
  40491c:	ldr	x9, [x9, #144]
  404920:	str	x9, [x8, #8]
  404924:	ldr	x0, [x19, #200]
  404928:	bl	402ce0 <free@plt>
  40492c:	b	404900 <__fxstatat@plt+0x1950>
  404930:	ldr	x8, [x19, #160]
  404934:	ldr	x0, [x8, #24]
  404938:	bl	402ce0 <free@plt>
  40493c:	ldr	x8, [x19, #160]
  404940:	ldr	w9, [x8, #32]
  404944:	add	w9, w9, #0x1
  404948:	str	w9, [x8, #32]
  40494c:	b	404634 <__fxstatat@plt+0x1684>
  404950:	b	404a84 <__fxstatat@plt+0x1ad4>
  404954:	ldr	x8, [x19, #160]
  404958:	ldr	x9, [x8, #192]
  40495c:	ldr	x9, [x9]
  404960:	str	x9, [x19, #184]
  404964:	ldr	x9, [x8, #192]
  404968:	ldr	x9, [x9, #8]
  40496c:	str	x9, [x19, #176]
  404970:	ldr	x9, [x19, #152]
  404974:	ldrb	w10, [x9]
  404978:	tbnz	w10, #0, 404980 <__fxstatat@plt+0x19d0>
  40497c:	b	4049ac <__fxstatat@plt+0x19fc>
  404980:	adrp	x0, 41d000 <__fxstatat@plt+0x1a050>
  404984:	add	x0, x0, #0x16
  404988:	bl	402f30 <gettext@plt>
  40498c:	mov	w8, wzr
  404990:	str	x0, [x19, #16]
  404994:	mov	w0, w8
  404998:	mov	w1, w8
  40499c:	ldr	x2, [x19, #16]
  4049a0:	bl	402850 <error@plt>
  4049a4:	mov	w0, #0x1                   	// #1
  4049a8:	bl	4030cc <__fxstatat@plt+0x11c>
  4049ac:	ldr	x8, [x19, #160]
  4049b0:	ldr	x9, [x8, #168]
  4049b4:	ldrb	w10, [x9, #22]
  4049b8:	tbnz	w10, #0, 4049c0 <__fxstatat@plt+0x1a10>
  4049bc:	b	404a40 <__fxstatat@plt+0x1a90>
  4049c0:	ldr	x8, [x19, #160]
  4049c4:	ldr	x9, [x8, #168]
  4049c8:	ldr	w10, [x9]
  4049cc:	cbz	w10, 404a40 <__fxstatat@plt+0x1a90>
  4049d0:	ldr	x0, [x19, #184]
  4049d4:	ldr	x1, [x19, #176]
  4049d8:	bl	402c60 <strcmp@plt>
  4049dc:	cbnz	w0, 404a40 <__fxstatat@plt+0x1a90>
  4049e0:	ldurb	w8, [x29, #-169]
  4049e4:	tbnz	w8, #0, 404a40 <__fxstatat@plt+0x1a90>
  4049e8:	ldr	x8, [x19, #160]
  4049ec:	ldr	w9, [x8, #56]
  4049f0:	and	w9, w9, #0xf000
  4049f4:	cmp	w9, #0x8, lsl #12
  4049f8:	b.ne	404a40 <__fxstatat@plt+0x1a90>  // b.any
  4049fc:	ldr	x1, [x19, #176]
  404a00:	ldr	x8, [x19, #160]
  404a04:	ldr	x9, [x8, #168]
  404a08:	ldr	w2, [x9]
  404a0c:	mov	w0, #0xffffff9c            	// #-100
  404a10:	bl	40e81c <__fxstatat@plt+0xb86c>
  404a14:	str	x0, [x19, #192]
  404a18:	ldr	x8, [x19, #160]
  404a1c:	ldr	x1, [x8, #168]
  404a20:	ldr	x0, [x19, #144]
  404a24:	mov	x2, #0x50                  	// #80
  404a28:	bl	4027f0 <memcpy@plt>
  404a2c:	ldr	x8, [x19, #144]
  404a30:	str	wzr, [x8]
  404a34:	ldr	x9, [x19, #160]
  404a38:	str	x8, [x9, #168]
  404a3c:	b	404a48 <__fxstatat@plt+0x1a98>
  404a40:	ldr	x8, [x19, #176]
  404a44:	str	x8, [x19, #192]
  404a48:	ldr	x0, [x19, #184]
  404a4c:	ldr	x1, [x19, #192]
  404a50:	ldr	x8, [x19, #160]
  404a54:	ldr	x3, [x8, #168]
  404a58:	mov	w9, #0x1                   	// #1
  404a5c:	mov	w10, wzr
  404a60:	and	w2, w10, #0x1
  404a64:	add	x4, x19, #0xaf
  404a68:	mov	x11, xzr
  404a6c:	mov	x5, x11
  404a70:	str	w9, [x19, #12]
  404a74:	bl	405ba8 <__fxstatat@plt+0x2bf8>
  404a78:	ldr	w9, [x19, #12]
  404a7c:	and	w10, w0, w9
  404a80:	sturb	w10, [x29, #-170]
  404a84:	ldurb	w8, [x29, #-170]
  404a88:	and	w0, w8, #0x1
  404a8c:	mov	sp, x29
  404a90:	ldp	x28, x19, [sp, #16]
  404a94:	ldp	x29, x30, [sp], #32
  404a98:	ret
  404a9c:	sub	sp, sp, #0x50
  404aa0:	stp	x29, x30, [sp, #64]
  404aa4:	add	x29, sp, #0x40
  404aa8:	mov	w8, #0x1                   	// #1
  404aac:	stur	x0, [x29, #-8]
  404ab0:	stur	x1, [x29, #-16]
  404ab4:	stur	x2, [x29, #-24]
  404ab8:	and	w8, w3, w8
  404abc:	sturb	w8, [x29, #-25]
  404ac0:	ldur	x0, [x29, #-8]
  404ac4:	ldur	x1, [x29, #-16]
  404ac8:	bl	41ae78 <__fxstatat@plt+0x17ec8>
  404acc:	cbnz	w0, 404adc <__fxstatat@plt+0x1b2c>
  404ad0:	mov	w8, wzr
  404ad4:	str	w8, [sp, #24]
  404ad8:	b	404ae8 <__fxstatat@plt+0x1b38>
  404adc:	bl	402ef0 <__errno_location@plt>
  404ae0:	ldr	w8, [x0]
  404ae4:	str	w8, [sp, #24]
  404ae8:	ldr	w8, [sp, #24]
  404aec:	str	w8, [sp, #32]
  404af0:	ldr	w8, [sp, #32]
  404af4:	mov	w9, #0x0                   	// #0
  404af8:	str	w9, [sp, #20]
  404afc:	cbnz	w8, 404b18 <__fxstatat@plt+0x1b68>
  404b00:	ldur	x8, [x29, #-16]
  404b04:	ldr	w9, [x8, #16]
  404b08:	and	w9, w9, #0xf000
  404b0c:	cmp	w9, #0x4, lsl #12
  404b10:	cset	w9, eq  // eq = none
  404b14:	str	w9, [sp, #20]
  404b18:	ldr	w8, [sp, #20]
  404b1c:	and	w8, w8, #0x1
  404b20:	strb	w8, [sp, #31]
  404b24:	ldr	w8, [sp, #32]
  404b28:	cbz	w8, 404ba4 <__fxstatat@plt+0x1bf4>
  404b2c:	ldr	w8, [sp, #32]
  404b30:	cmp	w8, #0x2
  404b34:	b.ne	404b48 <__fxstatat@plt+0x1b98>  // b.any
  404b38:	ldur	x8, [x29, #-24]
  404b3c:	mov	w9, #0x1                   	// #1
  404b40:	strb	w9, [x8]
  404b44:	b	404ba4 <__fxstatat@plt+0x1bf4>
  404b48:	ldurb	w8, [x29, #-25]
  404b4c:	tbnz	w8, #0, 404b54 <__fxstatat@plt+0x1ba4>
  404b50:	b	404b60 <__fxstatat@plt+0x1bb0>
  404b54:	ldur	x8, [x29, #-16]
  404b58:	str	wzr, [x8, #16]
  404b5c:	b	404ba4 <__fxstatat@plt+0x1bf4>
  404b60:	ldr	w1, [sp, #32]
  404b64:	adrp	x0, 41c000 <__fxstatat@plt+0x19050>
  404b68:	add	x0, x0, #0x90d
  404b6c:	str	w1, [sp, #16]
  404b70:	bl	402f30 <gettext@plt>
  404b74:	ldur	x1, [x29, #-8]
  404b78:	mov	w8, #0x4                   	// #4
  404b7c:	str	x0, [sp, #8]
  404b80:	mov	w0, w8
  404b84:	bl	41356c <__fxstatat@plt+0x105bc>
  404b88:	mov	w8, #0x1                   	// #1
  404b8c:	str	x0, [sp]
  404b90:	mov	w0, w8
  404b94:	ldr	w1, [sp, #16]
  404b98:	ldr	x2, [sp, #8]
  404b9c:	ldr	x3, [sp]
  404ba0:	bl	402850 <error@plt>
  404ba4:	ldrb	w8, [sp, #31]
  404ba8:	and	w0, w8, #0x1
  404bac:	ldp	x29, x30, [sp, #64]
  404bb0:	add	sp, sp, #0x50
  404bb4:	ret
  404bb8:	stp	x29, x30, [sp, #-32]!
  404bbc:	stp	x28, x19, [sp, #16]
  404bc0:	mov	x29, sp
  404bc4:	sub	sp, sp, #0x250
  404bc8:	mov	x19, sp
  404bcc:	stur	x0, [x29, #-16]
  404bd0:	stur	x1, [x29, #-24]
  404bd4:	stur	x2, [x29, #-32]
  404bd8:	stur	x3, [x29, #-40]
  404bdc:	stur	x4, [x29, #-48]
  404be0:	stur	x5, [x29, #-56]
  404be4:	ldur	x8, [x29, #-16]
  404be8:	stur	x8, [x29, #-224]
  404bec:	ldur	x0, [x29, #-224]
  404bf0:	bl	402810 <strlen@plt>
  404bf4:	mov	x8, #0x1                   	// #1
  404bf8:	add	x9, x0, #0x1
  404bfc:	stur	x9, [x29, #-232]
  404c00:	ldur	x9, [x29, #-232]
  404c04:	mul	x8, x9, x8
  404c08:	add	x8, x8, #0xf
  404c0c:	and	x8, x8, #0xfffffffffffffff0
  404c10:	mov	x9, sp
  404c14:	subs	x8, x9, x8
  404c18:	mov	sp, x8
  404c1c:	stur	x8, [x29, #-240]
  404c20:	ldur	x8, [x29, #-240]
  404c24:	ldur	x1, [x29, #-224]
  404c28:	ldur	x2, [x29, #-232]
  404c2c:	mov	x0, x8
  404c30:	str	x8, [x19, #168]
  404c34:	bl	4027f0 <memcpy@plt>
  404c38:	ldr	x8, [x19, #168]
  404c3c:	stur	x8, [x29, #-248]
  404c40:	ldur	x9, [x29, #-248]
  404c44:	stur	x9, [x29, #-192]
  404c48:	ldur	x8, [x29, #-192]
  404c4c:	ldur	x9, [x29, #-24]
  404c50:	add	x8, x8, x9
  404c54:	stur	x8, [x29, #-200]
  404c58:	ldur	x0, [x29, #-192]
  404c5c:	bl	40ed68 <__fxstatat@plt+0xbdb8>
  404c60:	stur	x0, [x29, #-216]
  404c64:	ldur	x8, [x29, #-216]
  404c68:	mov	x9, #0x1                   	// #1
  404c6c:	add	x8, x8, #0x1
  404c70:	mul	x8, x8, x9
  404c74:	add	x8, x8, #0xf
  404c78:	and	x8, x8, #0xfffffffffffffff0
  404c7c:	mov	x9, sp
  404c80:	subs	x8, x9, x8
  404c84:	mov	sp, x8
  404c88:	stur	x8, [x29, #-208]
  404c8c:	ldur	x0, [x29, #-208]
  404c90:	ldur	x1, [x29, #-192]
  404c94:	ldur	x2, [x29, #-216]
  404c98:	bl	4027f0 <memcpy@plt>
  404c9c:	ldur	x8, [x29, #-208]
  404ca0:	ldur	x9, [x29, #-216]
  404ca4:	add	x8, x8, x9
  404ca8:	mov	w10, #0x0                   	// #0
  404cac:	strb	w10, [x8]
  404cb0:	ldur	x8, [x29, #-40]
  404cb4:	mov	x9, xzr
  404cb8:	str	x9, [x8]
  404cbc:	ldur	x0, [x29, #-208]
  404cc0:	sub	x1, x29, #0xb8
  404cc4:	bl	41ae78 <__fxstatat@plt+0x17ec8>
  404cc8:	cbz	w0, 40525c <__fxstatat@plt+0x22ac>
  404ccc:	ldur	x8, [x29, #-200]
  404cd0:	stur	x8, [x29, #-256]
  404cd4:	ldur	x8, [x29, #-256]
  404cd8:	ldrb	w9, [x8]
  404cdc:	cmp	w9, #0x2f
  404ce0:	b.ne	404cf4 <__fxstatat@plt+0x1d44>  // b.any
  404ce4:	ldur	x8, [x29, #-256]
  404ce8:	add	x8, x8, #0x1
  404cec:	stur	x8, [x29, #-256]
  404cf0:	b	404cd4 <__fxstatat@plt+0x1d24>
  404cf4:	ldur	x0, [x29, #-256]
  404cf8:	mov	w1, #0x2f                  	// #47
  404cfc:	bl	402d70 <strchr@plt>
  404d00:	stur	x0, [x29, #-256]
  404d04:	cbz	x0, 405258 <__fxstatat@plt+0x22a8>
  404d08:	ldur	x8, [x29, #-256]
  404d0c:	mov	w9, #0x0                   	// #0
  404d10:	strb	w9, [x8]
  404d14:	ldur	x0, [x29, #-192]
  404d18:	sub	x1, x29, #0xb8
  404d1c:	bl	41ae78 <__fxstatat@plt+0x17ec8>
  404d20:	cmp	w0, #0x0
  404d24:	cset	w9, ne  // ne = any
  404d28:	and	w9, w9, #0x1
  404d2c:	strb	w9, [x19, #327]
  404d30:	ldrb	w9, [x19, #327]
  404d34:	tbnz	w9, #0, 404d60 <__fxstatat@plt+0x1db0>
  404d38:	ldur	x8, [x29, #-56]
  404d3c:	ldrb	w9, [x8, #29]
  404d40:	tbnz	w9, #0, 404d60 <__fxstatat@plt+0x1db0>
  404d44:	ldur	x8, [x29, #-56]
  404d48:	ldrb	w9, [x8, #30]
  404d4c:	tbnz	w9, #0, 404d60 <__fxstatat@plt+0x1db0>
  404d50:	ldur	x8, [x29, #-56]
  404d54:	ldrb	w9, [x8, #31]
  404d58:	tbnz	w9, #0, 404d60 <__fxstatat@plt+0x1db0>
  404d5c:	b	404e58 <__fxstatat@plt+0x1ea8>
  404d60:	ldur	x0, [x29, #-200]
  404d64:	add	x1, x19, #0xc0
  404d68:	bl	41ae78 <__fxstatat@plt+0x17ec8>
  404d6c:	cbz	w0, 404d80 <__fxstatat@plt+0x1dd0>
  404d70:	bl	402ef0 <__errno_location@plt>
  404d74:	ldr	w8, [x0]
  404d78:	str	w8, [x19, #164]
  404d7c:	b	404d9c <__fxstatat@plt+0x1dec>
  404d80:	ldr	w8, [x19, #208]
  404d84:	and	w8, w8, #0xf000
  404d88:	mov	w9, #0x14                  	// #20
  404d8c:	mov	w10, wzr
  404d90:	cmp	w8, #0x4, lsl #12
  404d94:	csel	w8, w10, w9, eq  // eq = none
  404d98:	str	w8, [x19, #164]
  404d9c:	ldr	w8, [x19, #164]
  404da0:	str	w8, [x19, #188]
  404da4:	ldr	w8, [x19, #188]
  404da8:	cbz	w8, 404e00 <__fxstatat@plt+0x1e50>
  404dac:	ldr	w1, [x19, #188]
  404db0:	adrp	x0, 41d000 <__fxstatat@plt+0x1a050>
  404db4:	add	x0, x0, #0x4a
  404db8:	str	w1, [x19, #160]
  404dbc:	bl	402f30 <gettext@plt>
  404dc0:	ldur	x1, [x29, #-200]
  404dc4:	mov	w8, #0x4                   	// #4
  404dc8:	str	x0, [x19, #152]
  404dcc:	mov	w0, w8
  404dd0:	bl	41356c <__fxstatat@plt+0x105bc>
  404dd4:	mov	w8, wzr
  404dd8:	str	x0, [x19, #144]
  404ddc:	mov	w0, w8
  404de0:	ldr	w1, [x19, #160]
  404de4:	ldr	x2, [x19, #152]
  404de8:	ldr	x3, [x19, #144]
  404dec:	bl	402850 <error@plt>
  404df0:	mov	w8, wzr
  404df4:	and	w8, w8, #0x1
  404df8:	sturb	w8, [x29, #-1]
  404dfc:	b	4052d0 <__fxstatat@plt+0x2320>
  404e00:	mov	x0, #0x98                  	// #152
  404e04:	bl	416eb8 <__fxstatat@plt+0x13f08>
  404e08:	str	x0, [x19, #328]
  404e0c:	ldr	x0, [x19, #328]
  404e10:	add	x1, x19, #0xc0
  404e14:	mov	x2, #0x80                  	// #128
  404e18:	bl	4027f0 <memcpy@plt>
  404e1c:	ldur	x8, [x29, #-256]
  404e20:	ldur	x9, [x29, #-192]
  404e24:	subs	x8, x8, x9
  404e28:	ldr	x9, [x19, #328]
  404e2c:	str	x8, [x9, #136]
  404e30:	ldr	x8, [x19, #328]
  404e34:	mov	w10, #0x0                   	// #0
  404e38:	strb	w10, [x8, #128]
  404e3c:	ldur	x8, [x29, #-40]
  404e40:	ldr	x8, [x8]
  404e44:	ldr	x9, [x19, #328]
  404e48:	str	x8, [x9, #144]
  404e4c:	ldr	x8, [x19, #328]
  404e50:	ldur	x9, [x29, #-40]
  404e54:	str	x8, [x9]
  404e58:	ldur	x0, [x29, #-200]
  404e5c:	ldur	x1, [x29, #-192]
  404e60:	ldrb	w8, [x19, #327]
  404e64:	str	x0, [x19, #136]
  404e68:	str	x1, [x19, #128]
  404e6c:	tbnz	w8, #0, 404e74 <__fxstatat@plt+0x1ec4>
  404e70:	b	404e84 <__fxstatat@plt+0x1ed4>
  404e74:	ldr	x8, [x19, #328]
  404e78:	ldr	w9, [x8, #16]
  404e7c:	str	w9, [x19, #124]
  404e80:	b	404e8c <__fxstatat@plt+0x1edc>
  404e84:	mov	w8, wzr
  404e88:	str	w8, [x19, #124]
  404e8c:	ldr	w8, [x19, #124]
  404e90:	ldrb	w9, [x19, #327]
  404e94:	ldur	x4, [x29, #-56]
  404e98:	ldr	x0, [x19, #136]
  404e9c:	ldr	x1, [x19, #128]
  404ea0:	mov	w2, w8
  404ea4:	and	w3, w9, #0x1
  404ea8:	bl	405624 <__fxstatat@plt+0x2674>
  404eac:	tbnz	w0, #0, 404ec0 <__fxstatat@plt+0x1f10>
  404eb0:	mov	w8, wzr
  404eb4:	and	w8, w8, #0x1
  404eb8:	sturb	w8, [x29, #-1]
  404ebc:	b	4052d0 <__fxstatat@plt+0x2320>
  404ec0:	ldrb	w8, [x19, #327]
  404ec4:	tbnz	w8, #0, 404ecc <__fxstatat@plt+0x1f1c>
  404ec8:	b	40514c <__fxstatat@plt+0x219c>
  404ecc:	ldur	x8, [x29, #-48]
  404ed0:	mov	w9, #0x1                   	// #1
  404ed4:	strb	w9, [x8]
  404ed8:	ldr	x8, [x19, #328]
  404edc:	ldr	w9, [x8, #16]
  404ee0:	str	w9, [x19, #184]
  404ee4:	ldr	w9, [x19, #184]
  404ee8:	ldur	x8, [x29, #-56]
  404eec:	ldrb	w10, [x8, #29]
  404ef0:	str	w9, [x19, #120]
  404ef4:	tbnz	w10, #0, 404efc <__fxstatat@plt+0x1f4c>
  404ef8:	b	404f08 <__fxstatat@plt+0x1f58>
  404efc:	mov	w8, #0x3f                  	// #63
  404f00:	str	w8, [x19, #116]
  404f04:	b	404f24 <__fxstatat@plt+0x1f74>
  404f08:	ldur	x8, [x29, #-56]
  404f0c:	ldrb	w9, [x8, #30]
  404f10:	mov	w10, #0x12                  	// #18
  404f14:	mov	w11, wzr
  404f18:	tst	w9, #0x1
  404f1c:	csel	w9, w10, w11, ne  // ne = any
  404f20:	str	w9, [x19, #116]
  404f24:	ldr	w8, [x19, #116]
  404f28:	ldr	w9, [x19, #120]
  404f2c:	and	w8, w9, w8
  404f30:	str	w8, [x19, #180]
  404f34:	ldur	x10, [x29, #-56]
  404f38:	ldrb	w8, [x10, #32]
  404f3c:	tbnz	w8, #0, 404f44 <__fxstatat@plt+0x1f94>
  404f40:	b	404f50 <__fxstatat@plt+0x1fa0>
  404f44:	mov	w8, #0x1ff                 	// #511
  404f48:	str	w8, [x19, #112]
  404f4c:	b	404f58 <__fxstatat@plt+0x1fa8>
  404f50:	ldr	w8, [x19, #184]
  404f54:	str	w8, [x19, #112]
  404f58:	ldr	w8, [x19, #112]
  404f5c:	str	w8, [x19, #176]
  404f60:	ldr	w8, [x19, #180]
  404f64:	mov	w9, #0xfff                 	// #4095
  404f68:	bic	w8, w9, w8
  404f6c:	ldr	w9, [x19, #176]
  404f70:	and	w8, w9, w8
  404f74:	str	w8, [x19, #176]
  404f78:	ldur	x0, [x29, #-192]
  404f7c:	ldr	w1, [x19, #176]
  404f80:	bl	402f50 <mkdir@plt>
  404f84:	cbz	w0, 404fe0 <__fxstatat@plt+0x2030>
  404f88:	bl	402ef0 <__errno_location@plt>
  404f8c:	ldr	w1, [x0]
  404f90:	adrp	x0, 41d000 <__fxstatat@plt+0x1a050>
  404f94:	add	x0, x0, #0x69
  404f98:	str	w1, [x19, #108]
  404f9c:	bl	402f30 <gettext@plt>
  404fa0:	ldur	x1, [x29, #-192]
  404fa4:	mov	w8, #0x4                   	// #4
  404fa8:	str	x0, [x19, #96]
  404fac:	mov	w0, w8
  404fb0:	bl	41356c <__fxstatat@plt+0x105bc>
  404fb4:	mov	w8, wzr
  404fb8:	str	x0, [x19, #88]
  404fbc:	mov	w0, w8
  404fc0:	ldr	w1, [x19, #108]
  404fc4:	ldr	x2, [x19, #96]
  404fc8:	ldr	x3, [x19, #88]
  404fcc:	bl	402850 <error@plt>
  404fd0:	mov	w8, wzr
  404fd4:	and	w8, w8, #0x1
  404fd8:	sturb	w8, [x29, #-1]
  404fdc:	b	4052d0 <__fxstatat@plt+0x2320>
  404fe0:	ldur	x8, [x29, #-32]
  404fe4:	cbz	x8, 404ff8 <__fxstatat@plt+0x2048>
  404fe8:	ldur	x0, [x29, #-32]
  404fec:	ldur	x1, [x29, #-200]
  404ff0:	ldur	x2, [x29, #-192]
  404ff4:	bl	402ed0 <printf@plt>
  404ff8:	ldur	x0, [x29, #-192]
  404ffc:	sub	x1, x29, #0xb8
  405000:	bl	41ae98 <__fxstatat@plt+0x17ee8>
  405004:	cbz	w0, 405060 <__fxstatat@plt+0x20b0>
  405008:	bl	402ef0 <__errno_location@plt>
  40500c:	ldr	w1, [x0]
  405010:	adrp	x0, 41d000 <__fxstatat@plt+0x1a050>
  405014:	add	x0, x0, #0x4a
  405018:	str	w1, [x19, #84]
  40501c:	bl	402f30 <gettext@plt>
  405020:	ldur	x1, [x29, #-192]
  405024:	mov	w8, #0x4                   	// #4
  405028:	str	x0, [x19, #72]
  40502c:	mov	w0, w8
  405030:	bl	41356c <__fxstatat@plt+0x105bc>
  405034:	mov	w8, wzr
  405038:	str	x0, [x19, #64]
  40503c:	mov	w0, w8
  405040:	ldr	w1, [x19, #84]
  405044:	ldr	x2, [x19, #72]
  405048:	ldr	x3, [x19, #64]
  40504c:	bl	402850 <error@plt>
  405050:	mov	w8, wzr
  405054:	and	w8, w8, #0x1
  405058:	sturb	w8, [x29, #-1]
  40505c:	b	4052d0 <__fxstatat@plt+0x2320>
  405060:	ldur	x8, [x29, #-56]
  405064:	ldrb	w9, [x8, #30]
  405068:	tbnz	w9, #0, 4050cc <__fxstatat@plt+0x211c>
  40506c:	ldr	w8, [x19, #180]
  405070:	ldur	w9, [x29, #-168]
  405074:	bic	w8, w8, w9
  405078:	cbz	w8, 40508c <__fxstatat@plt+0x20dc>
  40507c:	bl	40899c <__fxstatat@plt+0x59ec>
  405080:	ldr	w8, [x19, #180]
  405084:	bic	w8, w8, w0
  405088:	str	w8, [x19, #180]
  40508c:	ldr	w8, [x19, #180]
  405090:	ldur	w9, [x29, #-168]
  405094:	bic	w8, w8, w9
  405098:	cbnz	w8, 4050ac <__fxstatat@plt+0x20fc>
  40509c:	ldur	w8, [x29, #-168]
  4050a0:	and	w8, w8, #0x1c0
  4050a4:	cmp	w8, #0x1c0
  4050a8:	b.eq	4050cc <__fxstatat@plt+0x211c>  // b.none
  4050ac:	ldur	w8, [x29, #-168]
  4050b0:	ldr	w9, [x19, #180]
  4050b4:	orr	w8, w8, w9
  4050b8:	ldr	x10, [x19, #328]
  4050bc:	str	w8, [x10, #16]
  4050c0:	ldr	x10, [x19, #328]
  4050c4:	mov	w8, #0x1                   	// #1
  4050c8:	strb	w8, [x10, #128]
  4050cc:	ldur	w8, [x29, #-168]
  4050d0:	and	w8, w8, #0x1c0
  4050d4:	cmp	w8, #0x1c0
  4050d8:	b.eq	405148 <__fxstatat@plt+0x2198>  // b.none
  4050dc:	ldur	x0, [x29, #-192]
  4050e0:	ldur	w8, [x29, #-168]
  4050e4:	orr	w1, w8, #0x1c0
  4050e8:	bl	402a30 <chmod@plt>
  4050ec:	cbz	w0, 405148 <__fxstatat@plt+0x2198>
  4050f0:	bl	402ef0 <__errno_location@plt>
  4050f4:	ldr	w1, [x0]
  4050f8:	adrp	x0, 41d000 <__fxstatat@plt+0x1a050>
  4050fc:	add	x0, x0, #0x82
  405100:	str	w1, [x19, #60]
  405104:	bl	402f30 <gettext@plt>
  405108:	ldur	x1, [x29, #-192]
  40510c:	mov	w8, #0x4                   	// #4
  405110:	str	x0, [x19, #48]
  405114:	mov	w0, w8
  405118:	bl	41356c <__fxstatat@plt+0x105bc>
  40511c:	mov	w8, wzr
  405120:	str	x0, [x19, #40]
  405124:	mov	w0, w8
  405128:	ldr	w1, [x19, #60]
  40512c:	ldr	x2, [x19, #48]
  405130:	ldr	x3, [x19, #40]
  405134:	bl	402850 <error@plt>
  405138:	mov	w8, wzr
  40513c:	and	w8, w8, #0x1
  405140:	sturb	w8, [x29, #-1]
  405144:	b	4052d0 <__fxstatat@plt+0x2320>
  405148:	b	4051b4 <__fxstatat@plt+0x2204>
  40514c:	ldur	w8, [x29, #-168]
  405150:	and	w8, w8, #0xf000
  405154:	cmp	w8, #0x4, lsl #12
  405158:	b.eq	4051a8 <__fxstatat@plt+0x21f8>  // b.none
  40515c:	adrp	x0, 41d000 <__fxstatat@plt+0x1a050>
  405160:	add	x0, x0, #0x9d
  405164:	bl	402f30 <gettext@plt>
  405168:	ldur	x1, [x29, #-192]
  40516c:	mov	w8, #0x4                   	// #4
  405170:	str	x0, [x19, #32]
  405174:	mov	w0, w8
  405178:	bl	41356c <__fxstatat@plt+0x105bc>
  40517c:	mov	w8, wzr
  405180:	str	x0, [x19, #24]
  405184:	mov	w0, w8
  405188:	mov	w1, w8
  40518c:	ldr	x2, [x19, #32]
  405190:	ldr	x3, [x19, #24]
  405194:	bl	402850 <error@plt>
  405198:	mov	w8, wzr
  40519c:	and	w8, w8, #0x1
  4051a0:	sturb	w8, [x29, #-1]
  4051a4:	b	4052d0 <__fxstatat@plt+0x2320>
  4051a8:	ldur	x8, [x29, #-48]
  4051ac:	mov	w9, #0x0                   	// #0
  4051b0:	strb	w9, [x8]
  4051b4:	ldur	x8, [x29, #-48]
  4051b8:	ldrb	w9, [x8]
  4051bc:	tbnz	w9, #0, 405220 <__fxstatat@plt+0x2270>
  4051c0:	ldur	x8, [x29, #-56]
  4051c4:	ldrb	w9, [x8, #33]
  4051c8:	tbnz	w9, #0, 4051dc <__fxstatat@plt+0x222c>
  4051cc:	ldur	x8, [x29, #-56]
  4051d0:	ldrb	w9, [x8, #37]
  4051d4:	tbnz	w9, #0, 4051dc <__fxstatat@plt+0x222c>
  4051d8:	b	405220 <__fxstatat@plt+0x2270>
  4051dc:	ldur	x0, [x29, #-192]
  4051e0:	ldur	x8, [x29, #-56]
  4051e4:	ldrb	w9, [x8, #37]
  4051e8:	ldur	x3, [x29, #-56]
  4051ec:	and	w1, w9, #0x1
  4051f0:	mov	w9, wzr
  4051f4:	and	w2, w9, #0x1
  4051f8:	bl	405974 <__fxstatat@plt+0x29c4>
  4051fc:	tbnz	w0, #0, 405220 <__fxstatat@plt+0x2270>
  405200:	ldur	x8, [x29, #-56]
  405204:	ldrb	w9, [x8, #38]
  405208:	tbnz	w9, #0, 405210 <__fxstatat@plt+0x2260>
  40520c:	b	405220 <__fxstatat@plt+0x2270>
  405210:	mov	w8, wzr
  405214:	and	w8, w8, #0x1
  405218:	sturb	w8, [x29, #-1]
  40521c:	b	4052d0 <__fxstatat@plt+0x2320>
  405220:	ldur	x8, [x29, #-256]
  405224:	add	x9, x8, #0x1
  405228:	stur	x9, [x29, #-256]
  40522c:	mov	w10, #0x2f                  	// #47
  405230:	strb	w10, [x8]
  405234:	ldur	x8, [x29, #-256]
  405238:	ldrb	w9, [x8]
  40523c:	cmp	w9, #0x2f
  405240:	b.ne	405254 <__fxstatat@plt+0x22a4>  // b.any
  405244:	ldur	x8, [x29, #-256]
  405248:	add	x8, x8, #0x1
  40524c:	stur	x8, [x29, #-256]
  405250:	b	405234 <__fxstatat@plt+0x2284>
  405254:	b	404cf4 <__fxstatat@plt+0x1d44>
  405258:	b	4052c4 <__fxstatat@plt+0x2314>
  40525c:	ldur	w8, [x29, #-168]
  405260:	and	w8, w8, #0xf000
  405264:	cmp	w8, #0x4, lsl #12
  405268:	b.eq	4052b8 <__fxstatat@plt+0x2308>  // b.none
  40526c:	adrp	x0, 41d000 <__fxstatat@plt+0x1a050>
  405270:	add	x0, x0, #0x9d
  405274:	bl	402f30 <gettext@plt>
  405278:	ldur	x1, [x29, #-208]
  40527c:	mov	w8, #0x4                   	// #4
  405280:	str	x0, [x19, #16]
  405284:	mov	w0, w8
  405288:	bl	41356c <__fxstatat@plt+0x105bc>
  40528c:	mov	w8, wzr
  405290:	str	x0, [x19, #8]
  405294:	mov	w0, w8
  405298:	mov	w1, w8
  40529c:	ldr	x2, [x19, #16]
  4052a0:	ldr	x3, [x19, #8]
  4052a4:	bl	402850 <error@plt>
  4052a8:	mov	w8, wzr
  4052ac:	and	w8, w8, #0x1
  4052b0:	sturb	w8, [x29, #-1]
  4052b4:	b	4052d0 <__fxstatat@plt+0x2320>
  4052b8:	ldur	x8, [x29, #-48]
  4052bc:	mov	w9, #0x0                   	// #0
  4052c0:	strb	w9, [x8]
  4052c4:	mov	w8, #0x1                   	// #1
  4052c8:	and	w8, w8, #0x1
  4052cc:	sturb	w8, [x29, #-1]
  4052d0:	ldurb	w8, [x29, #-1]
  4052d4:	and	w0, w8, #0x1
  4052d8:	mov	sp, x29
  4052dc:	ldp	x28, x19, [sp, #16]
  4052e0:	ldp	x29, x30, [sp], #32
  4052e4:	ret
  4052e8:	stp	x29, x30, [sp, #-32]!
  4052ec:	str	x28, [sp, #16]
  4052f0:	mov	x29, sp
  4052f4:	sub	sp, sp, #0x110
  4052f8:	sub	x8, x29, #0x20
  4052fc:	str	x0, [x8, #16]
  405300:	str	x1, [x8, #8]
  405304:	str	x2, [x8]
  405308:	stur	x3, [x29, #-40]
  40530c:	stur	x8, [x29, #-176]
  405310:	ldur	x8, [x29, #-176]
  405314:	ldr	x9, [x8, #16]
  405318:	stur	x9, [x29, #-72]
  40531c:	ldur	x0, [x29, #-72]
  405320:	bl	402810 <strlen@plt>
  405324:	mov	x8, #0x1                   	// #1
  405328:	add	x9, x0, #0x1
  40532c:	stur	x9, [x29, #-80]
  405330:	ldur	x9, [x29, #-80]
  405334:	mul	x8, x9, x8
  405338:	add	x8, x8, #0xf
  40533c:	and	x8, x8, #0xfffffffffffffff0
  405340:	mov	x9, sp
  405344:	subs	x8, x9, x8
  405348:	mov	sp, x8
  40534c:	stur	x8, [x29, #-88]
  405350:	ldur	x8, [x29, #-88]
  405354:	ldur	x1, [x29, #-72]
  405358:	ldur	x2, [x29, #-80]
  40535c:	mov	x0, x8
  405360:	stur	x8, [x29, #-184]
  405364:	bl	4027f0 <memcpy@plt>
  405368:	ldur	x8, [x29, #-184]
  40536c:	stur	x8, [x29, #-96]
  405370:	ldur	x9, [x29, #-96]
  405374:	stur	x9, [x29, #-56]
  405378:	ldur	x8, [x29, #-56]
  40537c:	ldur	x9, [x29, #-176]
  405380:	ldr	x10, [x9, #8]
  405384:	add	x8, x8, x10
  405388:	stur	x8, [x29, #-64]
  40538c:	ldr	x8, [x9]
  405390:	stur	x8, [x29, #-48]
  405394:	ldur	x8, [x29, #-48]
  405398:	cbz	x8, 405600 <__fxstatat@plt+0x2650>
  40539c:	ldur	x8, [x29, #-56]
  4053a0:	ldur	x9, [x29, #-48]
  4053a4:	ldr	x9, [x9, #136]
  4053a8:	add	x8, x8, x9
  4053ac:	mov	w10, #0x0                   	// #0
  4053b0:	strb	w10, [x8]
  4053b4:	ldur	x8, [x29, #-40]
  4053b8:	ldrb	w10, [x8, #31]
  4053bc:	tbnz	w10, #0, 4053c4 <__fxstatat@plt+0x2414>
  4053c0:	b	405464 <__fxstatat@plt+0x24b4>
  4053c4:	ldur	x0, [x29, #-48]
  4053c8:	bl	414a28 <__fxstatat@plt+0x11a78>
  4053cc:	stur	x0, [x29, #-144]
  4053d0:	stur	x1, [x29, #-136]
  4053d4:	ldur	q0, [x29, #-144]
  4053d8:	sub	x1, x29, #0x80
  4053dc:	stur	q0, [x29, #-128]
  4053e0:	ldur	x0, [x29, #-48]
  4053e4:	stur	x1, [x29, #-192]
  4053e8:	bl	414a70 <__fxstatat@plt+0x11ac0>
  4053ec:	stur	x0, [x29, #-160]
  4053f0:	stur	x1, [x29, #-152]
  4053f4:	ldur	q0, [x29, #-160]
  4053f8:	stur	q0, [x29, #-112]
  4053fc:	ldur	x0, [x29, #-56]
  405400:	ldur	x1, [x29, #-192]
  405404:	bl	416234 <__fxstatat@plt+0x13284>
  405408:	cbz	w0, 405464 <__fxstatat@plt+0x24b4>
  40540c:	bl	402ef0 <__errno_location@plt>
  405410:	ldr	w1, [x0]
  405414:	adrp	x0, 41d000 <__fxstatat@plt+0x1a050>
  405418:	add	x0, x0, #0xbe
  40541c:	stur	w1, [x29, #-196]
  405420:	bl	402f30 <gettext@plt>
  405424:	ldur	x1, [x29, #-56]
  405428:	mov	w8, #0x4                   	// #4
  40542c:	stur	x0, [x29, #-208]
  405430:	mov	w0, w8
  405434:	bl	41356c <__fxstatat@plt+0x105bc>
  405438:	mov	w8, wzr
  40543c:	stur	x0, [x29, #-216]
  405440:	mov	w0, w8
  405444:	ldur	w1, [x29, #-196]
  405448:	ldur	x2, [x29, #-208]
  40544c:	ldur	x3, [x29, #-216]
  405450:	bl	402850 <error@plt>
  405454:	mov	w8, wzr
  405458:	and	w8, w8, #0x1
  40545c:	sturb	w8, [x29, #-1]
  405460:	b	40560c <__fxstatat@plt+0x265c>
  405464:	ldur	x8, [x29, #-40]
  405468:	ldrb	w9, [x8, #29]
  40546c:	tbnz	w9, #0, 405474 <__fxstatat@plt+0x24c4>
  405470:	b	40550c <__fxstatat@plt+0x255c>
  405474:	ldur	x0, [x29, #-56]
  405478:	ldur	x8, [x29, #-48]
  40547c:	ldr	w1, [x8, #24]
  405480:	ldur	x8, [x29, #-48]
  405484:	ldr	w2, [x8, #28]
  405488:	bl	402ca0 <lchown@plt>
  40548c:	cbz	w0, 40550c <__fxstatat@plt+0x255c>
  405490:	ldur	x0, [x29, #-40]
  405494:	bl	408940 <__fxstatat@plt+0x5990>
  405498:	tbnz	w0, #0, 4054f4 <__fxstatat@plt+0x2544>
  40549c:	bl	402ef0 <__errno_location@plt>
  4054a0:	ldr	w1, [x0]
  4054a4:	adrp	x0, 41d000 <__fxstatat@plt+0x1a050>
  4054a8:	add	x0, x0, #0xde
  4054ac:	stur	w1, [x29, #-220]
  4054b0:	bl	402f30 <gettext@plt>
  4054b4:	ldur	x1, [x29, #-56]
  4054b8:	mov	w8, #0x4                   	// #4
  4054bc:	stur	x0, [x29, #-232]
  4054c0:	mov	w0, w8
  4054c4:	bl	41356c <__fxstatat@plt+0x105bc>
  4054c8:	mov	w8, wzr
  4054cc:	stur	x0, [x29, #-240]
  4054d0:	mov	w0, w8
  4054d4:	ldur	w1, [x29, #-220]
  4054d8:	ldur	x2, [x29, #-232]
  4054dc:	ldur	x3, [x29, #-240]
  4054e0:	bl	402850 <error@plt>
  4054e4:	mov	w8, wzr
  4054e8:	and	w8, w8, #0x1
  4054ec:	sturb	w8, [x29, #-1]
  4054f0:	b	40560c <__fxstatat@plt+0x265c>
  4054f4:	ldur	x0, [x29, #-56]
  4054f8:	ldur	x8, [x29, #-48]
  4054fc:	ldr	w2, [x8, #28]
  405500:	mov	w1, #0xffffffff            	// #-1
  405504:	bl	402ca0 <lchown@plt>
  405508:	stur	w0, [x29, #-164]
  40550c:	ldur	x8, [x29, #-40]
  405510:	ldrb	w9, [x8, #30]
  405514:	tbnz	w9, #0, 40551c <__fxstatat@plt+0x256c>
  405518:	b	405554 <__fxstatat@plt+0x25a4>
  40551c:	ldur	x0, [x29, #-64]
  405520:	ldur	x2, [x29, #-56]
  405524:	ldur	x8, [x29, #-48]
  405528:	ldr	w4, [x8, #16]
  40552c:	mov	w9, #0xffffffff            	// #-1
  405530:	mov	w1, w9
  405534:	mov	w3, w9
  405538:	bl	40d620 <__fxstatat@plt+0xa670>
  40553c:	cbz	w0, 405550 <__fxstatat@plt+0x25a0>
  405540:	mov	w8, wzr
  405544:	and	w8, w8, #0x1
  405548:	sturb	w8, [x29, #-1]
  40554c:	b	40560c <__fxstatat@plt+0x265c>
  405550:	b	4055d8 <__fxstatat@plt+0x2628>
  405554:	ldur	x8, [x29, #-48]
  405558:	ldrb	w9, [x8, #128]
  40555c:	tbnz	w9, #0, 405564 <__fxstatat@plt+0x25b4>
  405560:	b	4055d8 <__fxstatat@plt+0x2628>
  405564:	ldur	x0, [x29, #-56]
  405568:	ldur	x8, [x29, #-48]
  40556c:	ldr	w1, [x8, #16]
  405570:	bl	402a30 <chmod@plt>
  405574:	cbz	w0, 4055d8 <__fxstatat@plt+0x2628>
  405578:	bl	402ef0 <__errno_location@plt>
  40557c:	ldr	w1, [x0]
  405580:	adrp	x0, 41d000 <__fxstatat@plt+0x1a050>
  405584:	add	x0, x0, #0x102
  405588:	stur	w1, [x29, #-244]
  40558c:	bl	402f30 <gettext@plt>
  405590:	ldur	x1, [x29, #-56]
  405594:	mov	w8, #0x4                   	// #4
  405598:	stur	x0, [x29, #-256]
  40559c:	mov	w0, w8
  4055a0:	bl	41356c <__fxstatat@plt+0x105bc>
  4055a4:	mov	w8, wzr
  4055a8:	sub	x9, x29, #0x8
  4055ac:	stur	x0, [x9, #-256]
  4055b0:	mov	w0, w8
  4055b4:	ldur	w1, [x29, #-244]
  4055b8:	ldur	x2, [x29, #-256]
  4055bc:	sub	x8, x29, #0x8
  4055c0:	ldur	x3, [x8, #-256]
  4055c4:	bl	402850 <error@plt>
  4055c8:	mov	w8, wzr
  4055cc:	and	w8, w8, #0x1
  4055d0:	sturb	w8, [x29, #-1]
  4055d4:	b	40560c <__fxstatat@plt+0x265c>
  4055d8:	ldur	x8, [x29, #-56]
  4055dc:	ldur	x9, [x29, #-48]
  4055e0:	ldr	x9, [x9, #136]
  4055e4:	add	x8, x8, x9
  4055e8:	mov	w10, #0x2f                  	// #47
  4055ec:	strb	w10, [x8]
  4055f0:	ldur	x8, [x29, #-48]
  4055f4:	ldr	x8, [x8, #144]
  4055f8:	stur	x8, [x29, #-48]
  4055fc:	b	405394 <__fxstatat@plt+0x23e4>
  405600:	mov	w8, #0x1                   	// #1
  405604:	and	w8, w8, #0x1
  405608:	sturb	w8, [x29, #-1]
  40560c:	ldurb	w8, [x29, #-1]
  405610:	and	w0, w8, #0x1
  405614:	mov	sp, x29
  405618:	ldr	x28, [sp, #16]
  40561c:	ldp	x29, x30, [sp], #32
  405620:	ret
  405624:	sub	sp, sp, #0xa0
  405628:	stp	x29, x30, [sp, #144]
  40562c:	add	x29, sp, #0x90
  405630:	stur	x0, [x29, #-16]
  405634:	stur	x1, [x29, #-24]
  405638:	stur	w2, [x29, #-28]
  40563c:	and	w8, w3, #0x1
  405640:	sturb	w8, [x29, #-29]
  405644:	stur	x4, [x29, #-40]
  405648:	ldur	x9, [x29, #-40]
  40564c:	ldrb	w8, [x9, #37]
  405650:	tbnz	w8, #0, 405658 <__fxstatat@plt+0x26a8>
  405654:	b	405810 <__fxstatat@plt+0x2860>
  405658:	ldur	x8, [x29, #-40]
  40565c:	ldrb	w9, [x8, #35]
  405660:	mov	w10, #0x1                   	// #1
  405664:	stur	w10, [x29, #-60]
  405668:	tbnz	w9, #0, 405670 <__fxstatat@plt+0x26c0>
  40566c:	b	40567c <__fxstatat@plt+0x26cc>
  405670:	ldur	x8, [x29, #-40]
  405674:	ldrb	w9, [x8, #38]
  405678:	stur	w9, [x29, #-60]
  40567c:	ldur	w8, [x29, #-60]
  405680:	and	w8, w8, #0x1
  405684:	sturb	w8, [x29, #-41]
  405688:	ldurb	w8, [x29, #-41]
  40568c:	mov	w9, #0x0                   	// #0
  405690:	stur	w9, [x29, #-64]
  405694:	tbnz	w8, #0, 4056a8 <__fxstatat@plt+0x26f8>
  405698:	ldur	x8, [x29, #-40]
  40569c:	ldrb	w9, [x8, #41]
  4056a0:	eor	w9, w9, #0x1
  4056a4:	stur	w9, [x29, #-64]
  4056a8:	ldur	w8, [x29, #-64]
  4056ac:	and	w8, w8, #0x1
  4056b0:	sturb	w8, [x29, #-42]
  4056b4:	ldur	x0, [x29, #-16]
  4056b8:	sub	x1, x29, #0x38
  4056bc:	bl	414714 <__fxstatat@plt+0x11764>
  4056c0:	mov	w8, wzr
  4056c4:	cmp	w8, w0
  4056c8:	cset	w8, gt
  4056cc:	tbnz	w8, #0, 405780 <__fxstatat@plt+0x27d0>
  4056d0:	ldur	x0, [x29, #-56]
  4056d4:	bl	414654 <__fxstatat@plt+0x116a4>
  4056d8:	cmp	w0, #0x0
  4056dc:	cset	w8, ge  // ge = tcont
  4056e0:	tbnz	w8, #0, 405774 <__fxstatat@plt+0x27c4>
  4056e4:	ldurb	w8, [x29, #-41]
  4056e8:	tbnz	w8, #0, 405708 <__fxstatat@plt+0x2758>
  4056ec:	ldurb	w8, [x29, #-42]
  4056f0:	tbnz	w8, #0, 4056f8 <__fxstatat@plt+0x2748>
  4056f4:	b	40574c <__fxstatat@plt+0x279c>
  4056f8:	bl	402ef0 <__errno_location@plt>
  4056fc:	ldr	w0, [x0]
  405700:	bl	4058bc <__fxstatat@plt+0x290c>
  405704:	tbnz	w0, #0, 40574c <__fxstatat@plt+0x279c>
  405708:	bl	402ef0 <__errno_location@plt>
  40570c:	ldr	w1, [x0]
  405710:	adrp	x0, 41c000 <__fxstatat@plt+0x19050>
  405714:	add	x0, x0, #0xac7
  405718:	stur	w1, [x29, #-68]
  40571c:	bl	402f30 <gettext@plt>
  405720:	ldur	x8, [x29, #-56]
  405724:	str	x0, [sp, #64]
  405728:	mov	x0, x8
  40572c:	bl	41394c <__fxstatat@plt+0x1099c>
  405730:	mov	w9, wzr
  405734:	str	x0, [sp, #56]
  405738:	mov	w0, w9
  40573c:	ldur	w1, [x29, #-68]
  405740:	ldr	x2, [sp, #64]
  405744:	ldr	x3, [sp, #56]
  405748:	bl	402850 <error@plt>
  40574c:	ldur	x8, [x29, #-40]
  405750:	ldrb	w9, [x8, #38]
  405754:	tbnz	w9, #0, 40575c <__fxstatat@plt+0x27ac>
  405758:	b	405774 <__fxstatat@plt+0x27c4>
  40575c:	ldur	x0, [x29, #-56]
  405760:	bl	414608 <__fxstatat@plt+0x11658>
  405764:	mov	w8, wzr
  405768:	and	w8, w8, #0x1
  40576c:	sturb	w8, [x29, #-1]
  405770:	b	4058a8 <__fxstatat@plt+0x28f8>
  405774:	ldur	x0, [x29, #-56]
  405778:	bl	414608 <__fxstatat@plt+0x11658>
  40577c:	b	40580c <__fxstatat@plt+0x285c>
  405780:	ldurb	w8, [x29, #-41]
  405784:	tbnz	w8, #0, 4057a4 <__fxstatat@plt+0x27f4>
  405788:	ldurb	w8, [x29, #-42]
  40578c:	tbnz	w8, #0, 405794 <__fxstatat@plt+0x27e4>
  405790:	b	4057ec <__fxstatat@plt+0x283c>
  405794:	bl	402ef0 <__errno_location@plt>
  405798:	ldr	w0, [x0]
  40579c:	bl	4058bc <__fxstatat@plt+0x290c>
  4057a0:	tbnz	w0, #0, 4057ec <__fxstatat@plt+0x283c>
  4057a4:	bl	402ef0 <__errno_location@plt>
  4057a8:	ldr	w1, [x0]
  4057ac:	adrp	x0, 41d000 <__fxstatat@plt+0x1a050>
  4057b0:	add	x0, x0, #0x128
  4057b4:	str	w1, [sp, #52]
  4057b8:	bl	402f30 <gettext@plt>
  4057bc:	ldur	x1, [x29, #-16]
  4057c0:	mov	w8, #0x4                   	// #4
  4057c4:	str	x0, [sp, #40]
  4057c8:	mov	w0, w8
  4057cc:	bl	41356c <__fxstatat@plt+0x105bc>
  4057d0:	mov	w8, wzr
  4057d4:	str	x0, [sp, #32]
  4057d8:	mov	w0, w8
  4057dc:	ldr	w1, [sp, #52]
  4057e0:	ldr	x2, [sp, #40]
  4057e4:	ldr	x3, [sp, #32]
  4057e8:	bl	402850 <error@plt>
  4057ec:	ldur	x8, [x29, #-40]
  4057f0:	ldrb	w9, [x8, #38]
  4057f4:	tbnz	w9, #0, 4057fc <__fxstatat@plt+0x284c>
  4057f8:	b	40580c <__fxstatat@plt+0x285c>
  4057fc:	mov	w8, wzr
  405800:	and	w8, w8, #0x1
  405804:	sturb	w8, [x29, #-1]
  405808:	b	4058a8 <__fxstatat@plt+0x28f8>
  40580c:	b	40589c <__fxstatat@plt+0x28ec>
  405810:	ldur	x8, [x29, #-40]
  405814:	ldrb	w9, [x8, #33]
  405818:	tbnz	w9, #0, 405820 <__fxstatat@plt+0x2870>
  40581c:	b	40589c <__fxstatat@plt+0x28ec>
  405820:	ldurb	w8, [x29, #-29]
  405824:	tbnz	w8, #0, 40582c <__fxstatat@plt+0x287c>
  405828:	b	40589c <__fxstatat@plt+0x28ec>
  40582c:	ldur	x0, [x29, #-24]
  405830:	ldur	w1, [x29, #-28]
  405834:	bl	4058f8 <__fxstatat@plt+0x2948>
  405838:	cmp	w0, #0x0
  40583c:	cset	w8, ge  // ge = tcont
  405840:	tbnz	w8, #0, 40589c <__fxstatat@plt+0x28ec>
  405844:	bl	402ef0 <__errno_location@plt>
  405848:	ldr	w0, [x0]
  40584c:	bl	405938 <__fxstatat@plt+0x2988>
  405850:	tbnz	w0, #0, 40589c <__fxstatat@plt+0x28ec>
  405854:	bl	402ef0 <__errno_location@plt>
  405858:	ldr	w1, [x0]
  40585c:	adrp	x0, 41d000 <__fxstatat@plt+0x1a050>
  405860:	add	x0, x0, #0x14d
  405864:	str	w1, [sp, #28]
  405868:	bl	402f30 <gettext@plt>
  40586c:	ldur	x1, [x29, #-24]
  405870:	mov	w8, #0x4                   	// #4
  405874:	str	x0, [sp, #16]
  405878:	mov	w0, w8
  40587c:	bl	41356c <__fxstatat@plt+0x105bc>
  405880:	mov	w8, wzr
  405884:	str	x0, [sp, #8]
  405888:	mov	w0, w8
  40588c:	ldr	w1, [sp, #28]
  405890:	ldr	x2, [sp, #16]
  405894:	ldr	x3, [sp, #8]
  405898:	bl	402850 <error@plt>
  40589c:	mov	w8, #0x1                   	// #1
  4058a0:	and	w8, w8, #0x1
  4058a4:	sturb	w8, [x29, #-1]
  4058a8:	ldurb	w8, [x29, #-1]
  4058ac:	and	w0, w8, #0x1
  4058b0:	ldp	x29, x30, [sp, #144]
  4058b4:	add	sp, sp, #0xa0
  4058b8:	ret
  4058bc:	sub	sp, sp, #0x10
  4058c0:	str	w0, [sp, #12]
  4058c4:	ldr	w8, [sp, #12]
  4058c8:	mov	w9, #0x1                   	// #1
  4058cc:	cmp	w8, #0x5f
  4058d0:	str	w9, [sp, #8]
  4058d4:	b.eq	4058e8 <__fxstatat@plt+0x2938>  // b.none
  4058d8:	ldr	w8, [sp, #12]
  4058dc:	cmp	w8, #0x3d
  4058e0:	cset	w8, eq  // eq = none
  4058e4:	str	w8, [sp, #8]
  4058e8:	ldr	w8, [sp, #8]
  4058ec:	and	w0, w8, #0x1
  4058f0:	add	sp, sp, #0x10
  4058f4:	ret
  4058f8:	sub	sp, sp, #0x30
  4058fc:	stp	x29, x30, [sp, #32]
  405900:	add	x29, sp, #0x20
  405904:	mov	w8, #0x5f                  	// #95
  405908:	mov	w9, #0xffffffff            	// #-1
  40590c:	stur	x0, [x29, #-8]
  405910:	stur	w1, [x29, #-12]
  405914:	str	w8, [sp, #16]
  405918:	str	w9, [sp, #12]
  40591c:	bl	402ef0 <__errno_location@plt>
  405920:	ldr	w8, [sp, #16]
  405924:	str	w8, [x0]
  405928:	ldr	w0, [sp, #12]
  40592c:	ldp	x29, x30, [sp, #32]
  405930:	add	sp, sp, #0x30
  405934:	ret
  405938:	sub	sp, sp, #0x10
  40593c:	str	w0, [sp, #12]
  405940:	ldr	w8, [sp, #12]
  405944:	mov	w9, #0x1                   	// #1
  405948:	cmp	w8, #0x5f
  40594c:	str	w9, [sp, #8]
  405950:	b.eq	405964 <__fxstatat@plt+0x29b4>  // b.none
  405954:	ldr	w8, [sp, #12]
  405958:	cmp	w8, #0x3d
  40595c:	cset	w8, eq  // eq = none
  405960:	str	w8, [sp, #8]
  405964:	ldr	w8, [sp, #8]
  405968:	and	w0, w8, #0x1
  40596c:	add	sp, sp, #0x10
  405970:	ret
  405974:	sub	sp, sp, #0x60
  405978:	stp	x29, x30, [sp, #80]
  40597c:	add	x29, sp, #0x50
  405980:	stur	x0, [x29, #-16]
  405984:	mov	w8, #0x1                   	// #1
  405988:	and	w8, w1, w8
  40598c:	sturb	w8, [x29, #-17]
  405990:	and	w8, w2, #0x1
  405994:	sturb	w8, [x29, #-18]
  405998:	stur	x3, [x29, #-32]
  40599c:	ldur	x9, [x29, #-32]
  4059a0:	ldrb	w8, [x9, #35]
  4059a4:	mov	w10, #0x1                   	// #1
  4059a8:	str	w10, [sp, #40]
  4059ac:	tbnz	w8, #0, 4059b4 <__fxstatat@plt+0x2a04>
  4059b0:	b	4059c0 <__fxstatat@plt+0x2a10>
  4059b4:	ldur	x8, [x29, #-32]
  4059b8:	ldrb	w9, [x8, #38]
  4059bc:	str	w9, [sp, #40]
  4059c0:	ldr	w8, [sp, #40]
  4059c4:	and	w8, w8, #0x1
  4059c8:	sturb	w8, [x29, #-33]
  4059cc:	ldurb	w8, [x29, #-33]
  4059d0:	mov	w9, #0x0                   	// #0
  4059d4:	str	w9, [sp, #36]
  4059d8:	tbnz	w8, #0, 4059ec <__fxstatat@plt+0x2a3c>
  4059dc:	ldur	x8, [x29, #-32]
  4059e0:	ldrb	w9, [x8, #41]
  4059e4:	eor	w9, w9, #0x1
  4059e8:	str	w9, [sp, #36]
  4059ec:	ldr	w8, [sp, #36]
  4059f0:	mov	w9, #0x1                   	// #1
  4059f4:	and	w8, w8, w9
  4059f8:	sturb	w8, [x29, #-34]
  4059fc:	ldur	x0, [x29, #-16]
  405a00:	ldurb	w8, [x29, #-18]
  405a04:	ldurb	w9, [x29, #-17]
  405a08:	and	w1, w8, #0x1
  405a0c:	and	w2, w9, #0x1
  405a10:	bl	405abc <__fxstatat@plt+0x2b0c>
  405a14:	tbnz	w0, #0, 405a9c <__fxstatat@plt+0x2aec>
  405a18:	ldurb	w8, [x29, #-33]
  405a1c:	tbnz	w8, #0, 405a3c <__fxstatat@plt+0x2a8c>
  405a20:	ldurb	w8, [x29, #-34]
  405a24:	tbnz	w8, #0, 405a2c <__fxstatat@plt+0x2a7c>
  405a28:	b	405a8c <__fxstatat@plt+0x2adc>
  405a2c:	bl	402ef0 <__errno_location@plt>
  405a30:	ldr	w0, [x0]
  405a34:	bl	4058bc <__fxstatat@plt+0x290c>
  405a38:	tbnz	w0, #0, 405a8c <__fxstatat@plt+0x2adc>
  405a3c:	bl	402ef0 <__errno_location@plt>
  405a40:	ldr	w1, [x0]
  405a44:	adrp	x0, 41d000 <__fxstatat@plt+0x1a050>
  405a48:	add	x0, x0, #0x180
  405a4c:	str	w1, [sp, #32]
  405a50:	bl	402f30 <gettext@plt>
  405a54:	ldur	x2, [x29, #-16]
  405a58:	mov	w8, wzr
  405a5c:	str	x0, [sp, #24]
  405a60:	mov	w0, w8
  405a64:	mov	w1, #0x4                   	// #4
  405a68:	str	w8, [sp, #20]
  405a6c:	bl	41347c <__fxstatat@plt+0x104cc>
  405a70:	ldr	w8, [sp, #20]
  405a74:	str	x0, [sp, #8]
  405a78:	mov	w0, w8
  405a7c:	ldr	w1, [sp, #32]
  405a80:	ldr	x2, [sp, #24]
  405a84:	ldr	x3, [sp, #8]
  405a88:	bl	402850 <error@plt>
  405a8c:	mov	w8, wzr
  405a90:	and	w8, w8, #0x1
  405a94:	sturb	w8, [x29, #-1]
  405a98:	b	405aa8 <__fxstatat@plt+0x2af8>
  405a9c:	mov	w8, #0x1                   	// #1
  405aa0:	and	w8, w8, #0x1
  405aa4:	sturb	w8, [x29, #-1]
  405aa8:	ldurb	w8, [x29, #-1]
  405aac:	and	w0, w8, #0x1
  405ab0:	ldp	x29, x30, [sp, #80]
  405ab4:	add	sp, sp, #0x60
  405ab8:	ret
  405abc:	sub	sp, sp, #0x20
  405ac0:	stp	x29, x30, [sp, #16]
  405ac4:	add	x29, sp, #0x10
  405ac8:	mov	w8, #0x5f                  	// #95
  405acc:	str	x0, [sp, #8]
  405ad0:	mov	w9, #0x1                   	// #1
  405ad4:	and	w10, w1, w9
  405ad8:	strb	w10, [sp, #7]
  405adc:	and	w9, w2, w9
  405ae0:	strb	w9, [sp, #6]
  405ae4:	str	w8, [sp]
  405ae8:	bl	402ef0 <__errno_location@plt>
  405aec:	ldr	w8, [sp]
  405af0:	str	w8, [x0]
  405af4:	mov	w9, wzr
  405af8:	and	w0, w9, #0x1
  405afc:	ldp	x29, x30, [sp, #16]
  405b00:	add	sp, sp, #0x20
  405b04:	ret
  405b08:	sub	sp, sp, #0x20
  405b0c:	stp	x29, x30, [sp, #16]
  405b10:	add	x29, sp, #0x10
  405b14:	mov	x8, #0x3d                  	// #61
  405b18:	mov	x9, xzr
  405b1c:	adrp	x2, 411000 <__fxstatat@plt+0xe050>
  405b20:	add	x2, x2, #0x390
  405b24:	adrp	x3, 411000 <__fxstatat@plt+0xe050>
  405b28:	add	x3, x3, #0x420
  405b2c:	adrp	x4, 411000 <__fxstatat@plt+0xe050>
  405b30:	add	x4, x4, #0x578
  405b34:	str	x0, [sp, #8]
  405b38:	mov	x0, x8
  405b3c:	mov	x1, x9
  405b40:	bl	4100f0 <__fxstatat@plt+0xd140>
  405b44:	ldr	x8, [sp, #8]
  405b48:	str	x0, [x8, #64]
  405b4c:	ldp	x29, x30, [sp, #16]
  405b50:	add	sp, sp, #0x20
  405b54:	ret
  405b58:	sub	sp, sp, #0x20
  405b5c:	stp	x29, x30, [sp, #16]
  405b60:	add	x29, sp, #0x10
  405b64:	mov	x8, #0x3d                  	// #61
  405b68:	mov	x9, xzr
  405b6c:	adrp	x2, 411000 <__fxstatat@plt+0xe050>
  405b70:	add	x2, x2, #0x3ec
  405b74:	adrp	x3, 411000 <__fxstatat@plt+0xe050>
  405b78:	add	x3, x3, #0x420
  405b7c:	adrp	x4, 411000 <__fxstatat@plt+0xe050>
  405b80:	add	x4, x4, #0x578
  405b84:	str	x0, [sp, #8]
  405b88:	mov	x0, x8
  405b8c:	mov	x1, x9
  405b90:	bl	4100f0 <__fxstatat@plt+0xd140>
  405b94:	ldr	x8, [sp, #8]
  405b98:	str	x0, [x8, #72]
  405b9c:	ldp	x29, x30, [sp, #16]
  405ba0:	add	sp, sp, #0x20
  405ba4:	ret
  405ba8:	sub	sp, sp, #0x60
  405bac:	stp	x29, x30, [sp, #80]
  405bb0:	add	x29, sp, #0x50
  405bb4:	stur	x0, [x29, #-8]
  405bb8:	stur	x1, [x29, #-16]
  405bbc:	and	w8, w2, #0x1
  405bc0:	sturb	w8, [x29, #-17]
  405bc4:	stur	x3, [x29, #-32]
  405bc8:	str	x4, [sp, #40]
  405bcc:	str	x5, [sp, #32]
  405bd0:	ldur	x0, [x29, #-32]
  405bd4:	bl	405c84 <__fxstatat@plt+0x2cd4>
  405bd8:	tbnz	w0, #0, 405be0 <__fxstatat@plt+0x2c30>
  405bdc:	b	405be4 <__fxstatat@plt+0x2c34>
  405be0:	b	405c04 <__fxstatat@plt+0x2c54>
  405be4:	adrp	x0, 41d000 <__fxstatat@plt+0x1a050>
  405be8:	add	x0, x0, #0x1a9
  405bec:	adrp	x1, 41d000 <__fxstatat@plt+0x1a050>
  405bf0:	add	x1, x1, #0x1c1
  405bf4:	mov	w2, #0xb9f                 	// #2975
  405bf8:	adrp	x3, 41d000 <__fxstatat@plt+0x1a050>
  405bfc:	add	x3, x3, #0x1cc
  405c00:	bl	402ee0 <__assert_fail@plt>
  405c04:	ldur	x8, [x29, #-8]
  405c08:	adrp	x9, 42f000 <__fxstatat@plt+0x2c050>
  405c0c:	add	x9, x9, #0x518
  405c10:	str	x8, [x9]
  405c14:	ldur	x8, [x29, #-16]
  405c18:	adrp	x9, 42f000 <__fxstatat@plt+0x2c050>
  405c1c:	add	x9, x9, #0x520
  405c20:	str	x8, [x9]
  405c24:	add	x7, sp, #0x1f
  405c28:	mov	w10, #0x0                   	// #0
  405c2c:	strb	w10, [sp, #31]
  405c30:	ldur	x0, [x29, #-8]
  405c34:	ldur	x1, [x29, #-16]
  405c38:	ldurb	w10, [x29, #-17]
  405c3c:	ldur	x5, [x29, #-32]
  405c40:	ldr	x8, [sp, #40]
  405c44:	ldr	x9, [sp, #32]
  405c48:	mov	w11, #0x1                   	// #1
  405c4c:	and	w2, w10, #0x1
  405c50:	mov	x12, xzr
  405c54:	mov	x3, x12
  405c58:	mov	x4, x12
  405c5c:	and	w6, w11, #0x1
  405c60:	mov	x12, sp
  405c64:	str	x8, [x12]
  405c68:	mov	x8, sp
  405c6c:	str	x9, [x8, #8]
  405c70:	bl	405e18 <__fxstatat@plt+0x2e68>
  405c74:	and	w0, w0, #0x1
  405c78:	ldp	x29, x30, [sp, #80]
  405c7c:	add	sp, sp, #0x60
  405c80:	ret
  405c84:	sub	sp, sp, #0x30
  405c88:	stp	x29, x30, [sp, #32]
  405c8c:	add	x29, sp, #0x20
  405c90:	adrp	x8, 41d000 <__fxstatat@plt+0x1a050>
  405c94:	add	x8, x8, #0x1c1
  405c98:	adrp	x9, 41d000 <__fxstatat@plt+0x1a050>
  405c9c:	add	x9, x9, #0x232
  405ca0:	stur	x0, [x29, #-8]
  405ca4:	ldur	x10, [x29, #-8]
  405ca8:	str	x8, [sp, #16]
  405cac:	str	x9, [sp, #8]
  405cb0:	cbz	x10, 405cb8 <__fxstatat@plt+0x2d08>
  405cb4:	b	405cd0 <__fxstatat@plt+0x2d20>
  405cb8:	adrp	x0, 41d000 <__fxstatat@plt+0x1a050>
  405cbc:	add	x0, x0, #0x227
  405cc0:	ldr	x1, [sp, #16]
  405cc4:	mov	w2, #0xb86                 	// #2950
  405cc8:	ldr	x3, [sp, #8]
  405ccc:	bl	402ee0 <__assert_fail@plt>
  405cd0:	ldur	x8, [x29, #-8]
  405cd4:	ldr	w9, [x8]
  405cd8:	cmp	w9, #0x3
  405cdc:	b.hi	405ce4 <__fxstatat@plt+0x2d34>  // b.pmore
  405ce0:	b	405cfc <__fxstatat@plt+0x2d4c>
  405ce4:	adrp	x0, 41d000 <__fxstatat@plt+0x1a050>
  405ce8:	add	x0, x0, #0x261
  405cec:	ldr	x1, [sp, #16]
  405cf0:	mov	w2, #0xb87                 	// #2951
  405cf4:	ldr	x3, [sp, #8]
  405cf8:	bl	402ee0 <__assert_fail@plt>
  405cfc:	ldur	x8, [x29, #-8]
  405d00:	ldr	w9, [x8, #12]
  405d04:	cmp	w9, #0x1
  405d08:	b.eq	405d2c <__fxstatat@plt+0x2d7c>  // b.none
  405d0c:	ldur	x8, [x29, #-8]
  405d10:	ldr	w9, [x8, #12]
  405d14:	cmp	w9, #0x2
  405d18:	b.eq	405d2c <__fxstatat@plt+0x2d7c>  // b.none
  405d1c:	ldur	x8, [x29, #-8]
  405d20:	ldr	w9, [x8, #12]
  405d24:	cmp	w9, #0x3
  405d28:	b.ne	405d30 <__fxstatat@plt+0x2d80>  // b.any
  405d2c:	b	405d48 <__fxstatat@plt+0x2d98>
  405d30:	adrp	x0, 41d000 <__fxstatat@plt+0x1a050>
  405d34:	add	x0, x0, #0x285
  405d38:	ldr	x1, [sp, #16]
  405d3c:	mov	w2, #0xb88                 	// #2952
  405d40:	ldr	x3, [sp, #8]
  405d44:	bl	402ee0 <__assert_fail@plt>
  405d48:	ldur	x8, [x29, #-8]
  405d4c:	ldr	w9, [x8, #56]
  405d50:	cbz	w9, 405d74 <__fxstatat@plt+0x2dc4>
  405d54:	ldur	x8, [x29, #-8]
  405d58:	ldr	w9, [x8, #56]
  405d5c:	cmp	w9, #0x1
  405d60:	b.eq	405d74 <__fxstatat@plt+0x2dc4>  // b.none
  405d64:	ldur	x8, [x29, #-8]
  405d68:	ldr	w9, [x8, #56]
  405d6c:	cmp	w9, #0x2
  405d70:	b.ne	405d78 <__fxstatat@plt+0x2dc8>  // b.any
  405d74:	b	405d90 <__fxstatat@plt+0x2de0>
  405d78:	adrp	x0, 41d000 <__fxstatat@plt+0x1a050>
  405d7c:	add	x0, x0, #0x2a9
  405d80:	ldr	x1, [sp, #16]
  405d84:	mov	w2, #0xb89                 	// #2953
  405d88:	ldr	x3, [sp, #8]
  405d8c:	bl	402ee0 <__assert_fail@plt>
  405d90:	ldur	x8, [x29, #-8]
  405d94:	ldrb	w9, [x8, #23]
  405d98:	tbnz	w9, #0, 405da0 <__fxstatat@plt+0x2df0>
  405d9c:	b	405dac <__fxstatat@plt+0x2dfc>
  405da0:	ldur	x8, [x29, #-8]
  405da4:	ldrb	w9, [x8, #44]
  405da8:	tbnz	w9, #0, 405db0 <__fxstatat@plt+0x2e00>
  405dac:	b	405dc8 <__fxstatat@plt+0x2e18>
  405db0:	adrp	x0, 41d000 <__fxstatat@plt+0x1a050>
  405db4:	add	x0, x0, #0x2cf
  405db8:	ldr	x1, [sp, #16]
  405dbc:	mov	w2, #0xb8a                 	// #2954
  405dc0:	ldr	x3, [sp, #8]
  405dc4:	bl	402ee0 <__assert_fail@plt>
  405dc8:	ldur	x8, [x29, #-8]
  405dcc:	ldr	w9, [x8, #56]
  405dd0:	cmp	w9, #0x2
  405dd4:	b.ne	405de8 <__fxstatat@plt+0x2e38>  // b.any
  405dd8:	ldur	x8, [x29, #-8]
  405ddc:	ldr	w9, [x8, #12]
  405de0:	cmp	w9, #0x2
  405de4:	b.ne	405dec <__fxstatat@plt+0x2e3c>  // b.any
  405de8:	b	405e04 <__fxstatat@plt+0x2e54>
  405dec:	adrp	x0, 41d000 <__fxstatat@plt+0x1a050>
  405df0:	add	x0, x0, #0x2f5
  405df4:	ldr	x1, [sp, #16]
  405df8:	mov	w2, #0xb8d                 	// #2957
  405dfc:	ldr	x3, [sp, #8]
  405e00:	bl	402ee0 <__assert_fail@plt>
  405e04:	mov	w8, #0x1                   	// #1
  405e08:	and	w0, w8, #0x1
  405e0c:	ldp	x29, x30, [sp, #32]
  405e10:	add	sp, sp, #0x30
  405e14:	ret
  405e18:	stp	x29, x30, [sp, #-32]!
  405e1c:	stp	x28, x19, [sp, #16]
  405e20:	mov	x29, sp
  405e24:	sub	sp, sp, #0x8e0
  405e28:	mov	x19, sp
  405e2c:	add	x8, x19, #0x540
  405e30:	ldr	x9, [x29, #32]
  405e34:	ldr	x10, [x29, #40]
  405e38:	mov	w11, #0x0                   	// #0
  405e3c:	mov	x12, xzr
  405e40:	mov	w13, #0x1                   	// #1
  405e44:	adrp	x14, 41d000 <__fxstatat@plt+0x1a050>
  405e48:	add	x14, x14, #0x33e
  405e4c:	adrp	x15, 42f000 <__fxstatat@plt+0x2c050>
  405e50:	add	x15, x15, #0x518
  405e54:	str	x0, [x8, #912]
  405e58:	str	x1, [x8, #904]
  405e5c:	and	w16, w2, w13
  405e60:	sturb	w16, [x29, #-25]
  405e64:	str	x3, [x8, #888]
  405e68:	str	x4, [x8, #880]
  405e6c:	str	x5, [x8, #872]
  405e70:	and	w13, w6, w13
  405e74:	sturb	w13, [x29, #-57]
  405e78:	str	x7, [x8, #856]
  405e7c:	str	x9, [x8, #848]
  405e80:	str	x10, [x8, #840]
  405e84:	strb	w11, [x19, #1911]
  405e88:	str	x12, [x8, #552]
  405e8c:	str	x12, [x8, #544]
  405e90:	strb	w11, [x19, #1886]
  405e94:	strb	w11, [x19, #1885]
  405e98:	strb	w11, [x19, #1884]
  405e9c:	ldr	x9, [x8, #848]
  405ea0:	strb	w11, [x9]
  405ea4:	ldr	x9, [x8, #872]
  405ea8:	ldr	w11, [x9, #52]
  405eac:	str	w11, [x19, #1880]
  405eb0:	ldr	x9, [x8, #872]
  405eb4:	ldrb	w11, [x9, #24]
  405eb8:	str	x8, [x19, #1136]
  405ebc:	str	x14, [x19, #1128]
  405ec0:	str	x15, [x19, #1120]
  405ec4:	tbnz	w11, #0, 405ecc <__fxstatat@plt+0x2f1c>
  405ec8:	b	405f54 <__fxstatat@plt+0x2fa4>
  405ecc:	ldr	w8, [x19, #1880]
  405ed0:	cmp	w8, #0x0
  405ed4:	cset	w8, ge  // ge = tcont
  405ed8:	tbnz	w8, #0, 405f20 <__fxstatat@plt+0x2f70>
  405edc:	ldr	x8, [x19, #1136]
  405ee0:	ldr	x1, [x8, #912]
  405ee4:	ldr	x3, [x8, #904]
  405ee8:	mov	w9, #0xffffff9c            	// #-100
  405eec:	mov	w0, w9
  405ef0:	mov	w2, w9
  405ef4:	mov	w4, #0x1                   	// #1
  405ef8:	bl	413a64 <__fxstatat@plt+0x10ab4>
  405efc:	cbz	w0, 405f10 <__fxstatat@plt+0x2f60>
  405f00:	bl	402ef0 <__errno_location@plt>
  405f04:	ldr	w8, [x0]
  405f08:	str	w8, [x19, #1116]
  405f0c:	b	405f18 <__fxstatat@plt+0x2f68>
  405f10:	mov	w8, wzr
  405f14:	str	w8, [x19, #1116]
  405f18:	ldr	w8, [x19, #1116]
  405f1c:	str	w8, [x19, #1880]
  405f20:	ldr	w8, [x19, #1880]
  405f24:	cmp	w8, #0x0
  405f28:	cset	w8, eq  // eq = none
  405f2c:	and	w8, w8, #0x1
  405f30:	sturb	w8, [x29, #-25]
  405f34:	ldr	x9, [x19, #1136]
  405f38:	ldr	x10, [x9, #840]
  405f3c:	cbz	x10, 405f54 <__fxstatat@plt+0x2fa4>
  405f40:	ldurb	w8, [x29, #-25]
  405f44:	ldr	x9, [x19, #1136]
  405f48:	ldr	x10, [x9, #840]
  405f4c:	and	w8, w8, #0x1
  405f50:	strb	w8, [x10]
  405f54:	ldr	w8, [x19, #1880]
  405f58:	cbnz	w8, 405f70 <__fxstatat@plt+0x2fc0>
  405f5c:	ldr	x8, [x19, #1136]
  405f60:	ldr	x9, [x8, #872]
  405f64:	ldrb	w10, [x9, #49]
  405f68:	tbnz	w10, #0, 4060fc <__fxstatat@plt+0x314c>
  405f6c:	b	405f90 <__fxstatat@plt+0x2fe0>
  405f70:	ldr	w8, [x19, #1880]
  405f74:	cmp	w8, #0x11
  405f78:	b.ne	405f90 <__fxstatat@plt+0x2fe0>  // b.any
  405f7c:	ldr	x8, [x19, #1136]
  405f80:	ldr	x9, [x8, #872]
  405f84:	ldr	w10, [x9, #8]
  405f88:	cmp	w10, #0x2
  405f8c:	b.eq	4060fc <__fxstatat@plt+0x314c>  // b.none
  405f90:	ldr	w8, [x19, #1880]
  405f94:	cbnz	w8, 405fa8 <__fxstatat@plt+0x2ff8>
  405f98:	ldr	x8, [x19, #1136]
  405f9c:	ldr	x9, [x8, #904]
  405fa0:	str	x9, [x19, #1104]
  405fa4:	b	405fb4 <__fxstatat@plt+0x3004>
  405fa8:	ldr	x8, [x19, #1136]
  405fac:	ldr	x9, [x8, #912]
  405fb0:	str	x9, [x19, #1104]
  405fb4:	ldr	x8, [x19, #1104]
  405fb8:	ldr	x9, [x19, #1136]
  405fbc:	str	x8, [x9, #528]
  405fc0:	ldr	x8, [x9, #872]
  405fc4:	ldr	w10, [x8, #4]
  405fc8:	cmp	w10, #0x2
  405fcc:	b.ne	405fe8 <__fxstatat@plt+0x3038>  // b.any
  405fd0:	ldr	x8, [x19, #1136]
  405fd4:	ldr	x0, [x8, #528]
  405fd8:	sub	x1, x29, #0xd8
  405fdc:	bl	41ae98 <__fxstatat@plt+0x17ee8>
  405fe0:	str	w0, [x19, #1100]
  405fe4:	b	405ffc <__fxstatat@plt+0x304c>
  405fe8:	ldr	x8, [x19, #1136]
  405fec:	ldr	x0, [x8, #528]
  405ff0:	sub	x1, x29, #0xd8
  405ff4:	bl	41ae78 <__fxstatat@plt+0x17ec8>
  405ff8:	str	w0, [x19, #1100]
  405ffc:	ldr	w8, [x19, #1100]
  406000:	cbz	w8, 40605c <__fxstatat@plt+0x30ac>
  406004:	bl	402ef0 <__errno_location@plt>
  406008:	ldr	w1, [x0]
  40600c:	ldr	x0, [x19, #1128]
  406010:	str	w1, [x19, #1096]
  406014:	bl	402f30 <gettext@plt>
  406018:	ldr	x8, [x19, #1136]
  40601c:	ldr	x1, [x8, #528]
  406020:	mov	w9, #0x4                   	// #4
  406024:	str	x0, [x19, #1088]
  406028:	mov	w0, w9
  40602c:	bl	41356c <__fxstatat@plt+0x105bc>
  406030:	mov	w9, wzr
  406034:	str	x0, [x19, #1080]
  406038:	mov	w0, w9
  40603c:	ldr	w1, [x19, #1096]
  406040:	ldr	x2, [x19, #1088]
  406044:	ldr	x3, [x19, #1080]
  406048:	bl	402850 <error@plt>
  40604c:	mov	w9, wzr
  406050:	and	w9, w9, #0x1
  406054:	sturb	w9, [x29, #-1]
  406058:	b	4088bc <__fxstatat@plt+0x590c>
  40605c:	ldur	w8, [x29, #-200]
  406060:	str	w8, [x19, #1924]
  406064:	ldr	w8, [x19, #1924]
  406068:	and	w8, w8, #0xf000
  40606c:	cmp	w8, #0x4, lsl #12
  406070:	b.ne	4060fc <__fxstatat@plt+0x314c>  // b.any
  406074:	ldr	x8, [x19, #1136]
  406078:	ldr	x9, [x8, #872]
  40607c:	ldrb	w10, [x9, #42]
  406080:	tbnz	w10, #0, 4060fc <__fxstatat@plt+0x314c>
  406084:	ldr	x8, [x19, #1136]
  406088:	ldr	x9, [x8, #872]
  40608c:	ldrb	w10, [x9, #25]
  406090:	tbnz	w10, #0, 4060a8 <__fxstatat@plt+0x30f8>
  406094:	adrp	x0, 41d000 <__fxstatat@plt+0x1a050>
  406098:	add	x0, x0, #0x34d
  40609c:	bl	402f30 <gettext@plt>
  4060a0:	str	x0, [x19, #1072]
  4060a4:	b	4060b8 <__fxstatat@plt+0x3108>
  4060a8:	adrp	x0, 41d000 <__fxstatat@plt+0x1a050>
  4060ac:	add	x0, x0, #0x35f
  4060b0:	bl	402f30 <gettext@plt>
  4060b4:	str	x0, [x19, #1072]
  4060b8:	ldr	x8, [x19, #1072]
  4060bc:	ldr	x9, [x19, #1136]
  4060c0:	ldr	x1, [x9, #912]
  4060c4:	mov	w0, #0x4                   	// #4
  4060c8:	str	x8, [x19, #1064]
  4060cc:	bl	41356c <__fxstatat@plt+0x105bc>
  4060d0:	mov	w10, wzr
  4060d4:	str	x0, [x19, #1056]
  4060d8:	mov	w0, w10
  4060dc:	mov	w1, w10
  4060e0:	ldr	x2, [x19, #1064]
  4060e4:	ldr	x3, [x19, #1056]
  4060e8:	bl	402850 <error@plt>
  4060ec:	mov	w10, wzr
  4060f0:	and	w10, w10, #0x1
  4060f4:	sturb	w10, [x29, #-1]
  4060f8:	b	4088bc <__fxstatat@plt+0x590c>
  4060fc:	ldurb	w8, [x29, #-57]
  406100:	tbnz	w8, #0, 406108 <__fxstatat@plt+0x3158>
  406104:	b	4061c0 <__fxstatat@plt+0x3210>
  406108:	ldr	x8, [x19, #1136]
  40610c:	ldr	x9, [x8, #872]
  406110:	ldr	x9, [x9, #72]
  406114:	cbz	x9, 4061c0 <__fxstatat@plt+0x3210>
  406118:	ldr	w8, [x19, #1924]
  40611c:	and	w8, w8, #0xf000
  406120:	cmp	w8, #0x4, lsl #12
  406124:	b.eq	4061a8 <__fxstatat@plt+0x31f8>  // b.none
  406128:	ldr	x8, [x19, #1136]
  40612c:	ldr	x9, [x8, #872]
  406130:	ldr	w10, [x9]
  406134:	cbnz	w10, 4061a8 <__fxstatat@plt+0x31f8>
  406138:	ldr	x8, [x19, #1136]
  40613c:	ldr	x9, [x8, #872]
  406140:	ldr	x0, [x9, #72]
  406144:	ldr	x1, [x8, #912]
  406148:	sub	x2, x29, #0xd8
  40614c:	bl	40f2ec <__fxstatat@plt+0xc33c>
  406150:	tbnz	w0, #0, 406158 <__fxstatat@plt+0x31a8>
  406154:	b	4061a8 <__fxstatat@plt+0x31f8>
  406158:	adrp	x0, 41d000 <__fxstatat@plt+0x1a050>
  40615c:	add	x0, x0, #0x375
  406160:	bl	402f30 <gettext@plt>
  406164:	ldr	x8, [x19, #1136]
  406168:	ldr	x1, [x8, #912]
  40616c:	mov	w9, #0x4                   	// #4
  406170:	str	x0, [x19, #1048]
  406174:	mov	w0, w9
  406178:	bl	41356c <__fxstatat@plt+0x105bc>
  40617c:	mov	w9, wzr
  406180:	str	x0, [x19, #1040]
  406184:	mov	w0, w9
  406188:	mov	w1, w9
  40618c:	ldr	x2, [x19, #1048]
  406190:	ldr	x3, [x19, #1040]
  406194:	bl	402850 <error@plt>
  406198:	mov	w9, #0x1                   	// #1
  40619c:	and	w9, w9, #0x1
  4061a0:	sturb	w9, [x29, #-1]
  4061a4:	b	4088bc <__fxstatat@plt+0x590c>
  4061a8:	ldr	x8, [x19, #1136]
  4061ac:	ldr	x9, [x8, #872]
  4061b0:	ldr	x0, [x9, #72]
  4061b4:	ldr	x1, [x8, #912]
  4061b8:	sub	x2, x29, #0xd8
  4061bc:	bl	40f24c <__fxstatat@plt+0xc29c>
  4061c0:	ldr	x8, [x19, #1136]
  4061c4:	ldr	x0, [x8, #872]
  4061c8:	ldurb	w9, [x29, #-57]
  4061cc:	mov	w10, #0x1                   	// #1
  4061d0:	and	w1, w9, #0x1
  4061d4:	str	w10, [x19, #1036]
  4061d8:	bl	4089f4 <__fxstatat@plt+0x5a44>
  4061dc:	ldr	w9, [x19, #1036]
  4061e0:	and	w10, w0, w9
  4061e4:	strb	w10, [x19, #1871]
  4061e8:	ldurb	w10, [x29, #-25]
  4061ec:	tbnz	w10, #0, 406d40 <__fxstatat@plt+0x3d90>
  4061f0:	ldr	w8, [x19, #1880]
  4061f4:	cmp	w8, #0x11
  4061f8:	b.ne	406210 <__fxstatat@plt+0x3260>  // b.any
  4061fc:	ldr	x8, [x19, #1136]
  406200:	ldr	x9, [x8, #872]
  406204:	ldr	w10, [x9, #8]
  406208:	cmp	w10, #0x2
  40620c:	b.eq	4063cc <__fxstatat@plt+0x341c>  // b.none
  406210:	ldr	w8, [x19, #1924]
  406214:	and	w8, w8, #0xf000
  406218:	cmp	w8, #0x8, lsl #12
  40621c:	b.eq	40626c <__fxstatat@plt+0x32bc>  // b.none
  406220:	ldr	x8, [x19, #1136]
  406224:	ldr	x9, [x8, #872]
  406228:	ldrb	w10, [x9, #20]
  40622c:	mov	w11, #0x1                   	// #1
  406230:	str	w11, [x19, #1032]
  406234:	tbnz	w10, #0, 40623c <__fxstatat@plt+0x328c>
  406238:	b	4062dc <__fxstatat@plt+0x332c>
  40623c:	ldr	w8, [x19, #1924]
  406240:	and	w8, w8, #0xf000
  406244:	mov	w9, #0x1                   	// #1
  406248:	cmp	w8, #0x4, lsl #12
  40624c:	str	w9, [x19, #1032]
  406250:	b.eq	4062dc <__fxstatat@plt+0x332c>  // b.none
  406254:	ldr	w8, [x19, #1924]
  406258:	and	w8, w8, #0xf000
  40625c:	mov	w9, #0x1                   	// #1
  406260:	cmp	w8, #0xa, lsl #12
  406264:	str	w9, [x19, #1032]
  406268:	b.eq	4062dc <__fxstatat@plt+0x332c>  // b.none
  40626c:	ldr	x8, [x19, #1136]
  406270:	ldr	x9, [x8, #872]
  406274:	ldrb	w10, [x9, #24]
  406278:	mov	w11, #0x1                   	// #1
  40627c:	str	w11, [x19, #1032]
  406280:	tbnz	w10, #0, 4062dc <__fxstatat@plt+0x332c>
  406284:	ldr	x8, [x19, #1136]
  406288:	ldr	x9, [x8, #872]
  40628c:	ldrb	w10, [x9, #44]
  406290:	mov	w11, #0x1                   	// #1
  406294:	str	w11, [x19, #1032]
  406298:	tbnz	w10, #0, 4062dc <__fxstatat@plt+0x332c>
  40629c:	ldr	x8, [x19, #1136]
  4062a0:	ldr	x9, [x8, #872]
  4062a4:	ldrb	w10, [x9, #23]
  4062a8:	mov	w11, #0x1                   	// #1
  4062ac:	str	w11, [x19, #1032]
  4062b0:	tbnz	w10, #0, 4062dc <__fxstatat@plt+0x332c>
  4062b4:	ldr	x8, [x19, #1136]
  4062b8:	ldr	x9, [x8, #872]
  4062bc:	ldr	w10, [x9]
  4062c0:	mov	w11, #0x1                   	// #1
  4062c4:	str	w11, [x19, #1032]
  4062c8:	cbnz	w10, 4062dc <__fxstatat@plt+0x332c>
  4062cc:	ldr	x8, [x19, #1136]
  4062d0:	ldr	x9, [x8, #872]
  4062d4:	ldrb	w10, [x9, #21]
  4062d8:	str	w10, [x19, #1032]
  4062dc:	ldr	w8, [x19, #1032]
  4062e0:	and	w8, w8, #0x1
  4062e4:	strb	w8, [x19, #1870]
  4062e8:	ldrb	w8, [x19, #1870]
  4062ec:	mov	w9, #0x100                 	// #256
  4062f0:	mov	w10, wzr
  4062f4:	tst	w8, #0x1
  4062f8:	csel	w8, w9, w10, ne  // ne = any
  4062fc:	str	w8, [x19, #1864]
  406300:	ldr	x11, [x19, #1136]
  406304:	ldr	x1, [x11, #904]
  406308:	ldr	w3, [x19, #1864]
  40630c:	mov	w0, #0xffffff9c            	// #-100
  406310:	add	x2, x19, #0x788
  406314:	bl	41aea8 <__fxstatat@plt+0x17ef8>
  406318:	cbnz	w0, 406334 <__fxstatat@plt+0x3384>
  40631c:	ldrb	w8, [x19, #1870]
  406320:	and	w8, w8, #0x1
  406324:	strb	w8, [x19, #1884]
  406328:	mov	w8, #0x11                  	// #17
  40632c:	str	w8, [x19, #1880]
  406330:	b	4063cc <__fxstatat@plt+0x341c>
  406334:	bl	402ef0 <__errno_location@plt>
  406338:	ldr	w8, [x0]
  40633c:	cmp	w8, #0x28
  406340:	b.ne	40635c <__fxstatat@plt+0x33ac>  // b.any
  406344:	ldr	x8, [x19, #1136]
  406348:	ldr	x9, [x8, #872]
  40634c:	ldrb	w10, [x9, #22]
  406350:	tbnz	w10, #0, 406358 <__fxstatat@plt+0x33a8>
  406354:	b	40635c <__fxstatat@plt+0x33ac>
  406358:	b	4063cc <__fxstatat@plt+0x341c>
  40635c:	bl	402ef0 <__errno_location@plt>
  406360:	ldr	w8, [x0]
  406364:	cmp	w8, #0x2
  406368:	b.eq	4063c4 <__fxstatat@plt+0x3414>  // b.none
  40636c:	bl	402ef0 <__errno_location@plt>
  406370:	ldr	w1, [x0]
  406374:	ldr	x0, [x19, #1128]
  406378:	str	w1, [x19, #1028]
  40637c:	bl	402f30 <gettext@plt>
  406380:	ldr	x8, [x19, #1136]
  406384:	ldr	x1, [x8, #904]
  406388:	mov	w9, #0x4                   	// #4
  40638c:	str	x0, [x19, #1016]
  406390:	mov	w0, w9
  406394:	bl	41356c <__fxstatat@plt+0x105bc>
  406398:	mov	w9, wzr
  40639c:	str	x0, [x19, #1008]
  4063a0:	mov	w0, w9
  4063a4:	ldr	w1, [x19, #1028]
  4063a8:	ldr	x2, [x19, #1016]
  4063ac:	ldr	x3, [x19, #1008]
  4063b0:	bl	402850 <error@plt>
  4063b4:	mov	w9, wzr
  4063b8:	and	w9, w9, #0x1
  4063bc:	sturb	w9, [x29, #-1]
  4063c0:	b	4088bc <__fxstatat@plt+0x590c>
  4063c4:	mov	w8, #0x1                   	// #1
  4063c8:	sturb	w8, [x29, #-25]
  4063cc:	ldr	w8, [x19, #1880]
  4063d0:	cmp	w8, #0x11
  4063d4:	b.ne	406d40 <__fxstatat@plt+0x3d90>  // b.any
  4063d8:	mov	w8, #0x0                   	// #0
  4063dc:	strb	w8, [x19, #1863]
  4063e0:	ldr	x9, [x19, #1136]
  4063e4:	ldr	x10, [x9, #872]
  4063e8:	ldr	w8, [x10, #8]
  4063ec:	cmp	w8, #0x2
  4063f0:	b.eq	406498 <__fxstatat@plt+0x34e8>  // b.none
  4063f4:	ldr	x8, [x19, #1136]
  4063f8:	ldr	x0, [x8, #912]
  4063fc:	ldr	x2, [x8, #904]
  406400:	ldr	x4, [x8, #872]
  406404:	sub	x1, x29, #0xd8
  406408:	add	x3, x19, #0x788
  40640c:	add	x5, x19, #0x747
  406410:	bl	408a54 <__fxstatat@plt+0x5aa4>
  406414:	tbnz	w0, #0, 406498 <__fxstatat@plt+0x34e8>
  406418:	adrp	x0, 41d000 <__fxstatat@plt+0x1a050>
  40641c:	add	x0, x0, #0x3a6
  406420:	bl	402f30 <gettext@plt>
  406424:	ldr	x8, [x19, #1136]
  406428:	ldr	x2, [x8, #912]
  40642c:	mov	w9, wzr
  406430:	str	x0, [x19, #1000]
  406434:	mov	w0, w9
  406438:	mov	w10, #0x4                   	// #4
  40643c:	mov	w1, w10
  406440:	str	w9, [x19, #996]
  406444:	str	w10, [x19, #992]
  406448:	bl	41347c <__fxstatat@plt+0x104cc>
  40644c:	ldr	x8, [x19, #1136]
  406450:	ldr	x2, [x8, #904]
  406454:	mov	w9, #0x1                   	// #1
  406458:	str	x0, [x19, #984]
  40645c:	mov	w0, w9
  406460:	ldr	w1, [x19, #992]
  406464:	bl	41347c <__fxstatat@plt+0x104cc>
  406468:	ldr	w9, [x19, #996]
  40646c:	str	x0, [x19, #976]
  406470:	mov	w0, w9
  406474:	mov	w1, w9
  406478:	ldr	x2, [x19, #1000]
  40647c:	ldr	x3, [x19, #984]
  406480:	ldr	x4, [x19, #976]
  406484:	bl	402850 <error@plt>
  406488:	mov	w9, wzr
  40648c:	and	w9, w9, #0x1
  406490:	sturb	w9, [x29, #-1]
  406494:	b	4088bc <__fxstatat@plt+0x590c>
  406498:	ldr	x8, [x19, #1136]
  40649c:	ldr	x9, [x8, #872]
  4064a0:	ldrb	w10, [x9, #45]
  4064a4:	tbnz	w10, #0, 4064ac <__fxstatat@plt+0x34fc>
  4064a8:	b	4065e0 <__fxstatat@plt+0x3630>
  4064ac:	ldr	w8, [x19, #1924]
  4064b0:	and	w8, w8, #0xf000
  4064b4:	cmp	w8, #0x4, lsl #12
  4064b8:	b.eq	4065e0 <__fxstatat@plt+0x3630>  // b.none
  4064bc:	ldr	x8, [x19, #1136]
  4064c0:	ldr	x9, [x8, #872]
  4064c4:	ldrb	w10, [x9, #31]
  4064c8:	mov	w11, #0x0                   	// #0
  4064cc:	str	w11, [x19, #972]
  4064d0:	tbnz	w10, #0, 4064d8 <__fxstatat@plt+0x3528>
  4064d4:	b	406518 <__fxstatat@plt+0x3568>
  4064d8:	ldr	x8, [x19, #1136]
  4064dc:	ldr	x9, [x8, #872]
  4064e0:	ldrb	w10, [x9, #24]
  4064e4:	mov	w11, #0x0                   	// #0
  4064e8:	str	w11, [x19, #968]
  4064ec:	tbnz	w10, #0, 4064f4 <__fxstatat@plt+0x3544>
  4064f0:	b	40650c <__fxstatat@plt+0x355c>
  4064f4:	ldr	x8, [x19, #1136]
  4064f8:	ldr	x9, [x8, #584]
  4064fc:	ldr	x10, [x8, #712]
  406500:	cmp	x9, x10
  406504:	cset	w11, eq  // eq = none
  406508:	str	w11, [x19, #968]
  40650c:	ldr	w8, [x19, #968]
  406510:	eor	w8, w8, #0x1
  406514:	str	w8, [x19, #972]
  406518:	ldr	w8, [x19, #972]
  40651c:	mov	w9, #0x1                   	// #1
  406520:	mov	w10, wzr
  406524:	tst	w8, #0x1
  406528:	csel	w8, w9, w10, ne  // ne = any
  40652c:	str	w8, [x19, #1856]
  406530:	ldr	x11, [x19, #1136]
  406534:	ldr	x0, [x11, #904]
  406538:	ldr	w3, [x19, #1856]
  40653c:	add	x1, x19, #0x788
  406540:	sub	x2, x29, #0xd8
  406544:	str	w10, [x19, #964]
  406548:	bl	415054 <__fxstatat@plt+0x120a4>
  40654c:	ldr	w8, [x19, #964]
  406550:	cmp	w8, w0
  406554:	cset	w9, gt
  406558:	tbnz	w9, #0, 4065e0 <__fxstatat@plt+0x3630>
  40655c:	ldr	x8, [x19, #1136]
  406560:	ldr	x9, [x8, #840]
  406564:	cbz	x9, 406578 <__fxstatat@plt+0x35c8>
  406568:	ldr	x8, [x19, #1136]
  40656c:	ldr	x9, [x8, #840]
  406570:	mov	w10, #0x1                   	// #1
  406574:	strb	w10, [x9]
  406578:	ldr	x8, [x19, #1136]
  40657c:	ldr	x0, [x8, #904]
  406580:	ldr	x1, [x8, #720]
  406584:	ldr	x2, [x8, #712]
  406588:	bl	40c900 <__fxstatat@plt+0x9950>
  40658c:	ldr	x8, [x19, #1136]
  406590:	str	x0, [x8, #552]
  406594:	ldr	x9, [x8, #552]
  406598:	cbz	x9, 4065d0 <__fxstatat@plt+0x3620>
  40659c:	ldr	x8, [x19, #1136]
  4065a0:	ldr	x0, [x8, #552]
  4065a4:	ldr	x1, [x8, #904]
  4065a8:	ldr	x9, [x8, #872]
  4065ac:	ldrb	w10, [x9, #46]
  4065b0:	ldrb	w11, [x19, #1871]
  4065b4:	mov	w12, #0x1                   	// #1
  4065b8:	and	w2, w12, #0x1
  4065bc:	and	w3, w10, #0x1
  4065c0:	and	w4, w11, #0x1
  4065c4:	bl	409158 <__fxstatat@plt+0x61a8>
  4065c8:	tbnz	w0, #0, 4065d0 <__fxstatat@plt+0x3620>
  4065cc:	b	408794 <__fxstatat@plt+0x57e4>
  4065d0:	mov	w8, #0x1                   	// #1
  4065d4:	and	w8, w8, #0x1
  4065d8:	sturb	w8, [x29, #-1]
  4065dc:	b	4088bc <__fxstatat@plt+0x590c>
  4065e0:	ldr	x8, [x19, #1136]
  4065e4:	ldr	x9, [x8, #872]
  4065e8:	ldrb	w10, [x9, #24]
  4065ec:	tbnz	w10, #0, 4065f4 <__fxstatat@plt+0x3644>
  4065f0:	b	406640 <__fxstatat@plt+0x3690>
  4065f4:	ldr	x8, [x19, #1136]
  4065f8:	ldr	x0, [x8, #872]
  4065fc:	ldr	x1, [x8, #904]
  406600:	add	x2, x19, #0x788
  406604:	bl	4092cc <__fxstatat@plt+0x631c>
  406608:	tbnz	w0, #0, 406610 <__fxstatat@plt+0x3660>
  40660c:	b	40663c <__fxstatat@plt+0x368c>
  406610:	ldr	x8, [x19, #1136]
  406614:	ldr	x9, [x8, #840]
  406618:	cbz	x9, 40662c <__fxstatat@plt+0x367c>
  40661c:	ldr	x8, [x19, #1136]
  406620:	ldr	x9, [x8, #840]
  406624:	mov	w10, #0x1                   	// #1
  406628:	strb	w10, [x9]
  40662c:	mov	w8, #0x1                   	// #1
  406630:	and	w8, w8, #0x1
  406634:	sturb	w8, [x29, #-1]
  406638:	b	4088bc <__fxstatat@plt+0x590c>
  40663c:	b	4066a0 <__fxstatat@plt+0x36f0>
  406640:	ldr	w8, [x19, #1924]
  406644:	and	w8, w8, #0xf000
  406648:	cmp	w8, #0x4, lsl #12
  40664c:	b.eq	4066a0 <__fxstatat@plt+0x36f0>  // b.none
  406650:	ldr	x8, [x19, #1136]
  406654:	ldr	x9, [x8, #872]
  406658:	ldr	w10, [x9, #8]
  40665c:	cmp	w10, #0x2
  406660:	b.eq	406690 <__fxstatat@plt+0x36e0>  // b.none
  406664:	ldr	x8, [x19, #1136]
  406668:	ldr	x9, [x8, #872]
  40666c:	ldr	w10, [x9, #8]
  406670:	cmp	w10, #0x3
  406674:	b.ne	4066a0 <__fxstatat@plt+0x36f0>  // b.any
  406678:	ldr	x8, [x19, #1136]
  40667c:	ldr	x0, [x8, #872]
  406680:	ldr	x1, [x8, #904]
  406684:	add	x2, x19, #0x788
  406688:	bl	4093c0 <__fxstatat@plt+0x6410>
  40668c:	tbnz	w0, #0, 4066a0 <__fxstatat@plt+0x36f0>
  406690:	mov	w8, #0x1                   	// #1
  406694:	and	w8, w8, #0x1
  406698:	sturb	w8, [x29, #-1]
  40669c:	b	4088bc <__fxstatat@plt+0x590c>
  4066a0:	ldrb	w8, [x19, #1863]
  4066a4:	tbnz	w8, #0, 4066ac <__fxstatat@plt+0x36fc>
  4066a8:	b	4066bc <__fxstatat@plt+0x370c>
  4066ac:	mov	w8, #0x1                   	// #1
  4066b0:	and	w8, w8, #0x1
  4066b4:	sturb	w8, [x29, #-1]
  4066b8:	b	4088bc <__fxstatat@plt+0x590c>
  4066bc:	ldr	w8, [x19, #1944]
  4066c0:	and	w8, w8, #0xf000
  4066c4:	cmp	w8, #0x4, lsl #12
  4066c8:	b.eq	406844 <__fxstatat@plt+0x3894>  // b.none
  4066cc:	ldr	w8, [x19, #1924]
  4066d0:	and	w8, w8, #0xf000
  4066d4:	cmp	w8, #0x4, lsl #12
  4066d8:	b.ne	406784 <__fxstatat@plt+0x37d4>  // b.any
  4066dc:	ldr	x8, [x19, #1136]
  4066e0:	ldr	x9, [x8, #872]
  4066e4:	ldrb	w10, [x9, #24]
  4066e8:	tbnz	w10, #0, 4066f0 <__fxstatat@plt+0x3740>
  4066ec:	b	406704 <__fxstatat@plt+0x3754>
  4066f0:	ldr	x8, [x19, #1136]
  4066f4:	ldr	x9, [x8, #872]
  4066f8:	ldr	w10, [x9]
  4066fc:	cbz	w10, 406704 <__fxstatat@plt+0x3754>
  406700:	b	406784 <__fxstatat@plt+0x37d4>
  406704:	adrp	x0, 41d000 <__fxstatat@plt+0x1a050>
  406708:	add	x0, x0, #0x3c2
  40670c:	bl	402f30 <gettext@plt>
  406710:	ldr	x8, [x19, #1136]
  406714:	ldr	x2, [x8, #904]
  406718:	mov	w9, wzr
  40671c:	str	x0, [x19, #952]
  406720:	mov	w0, w9
  406724:	mov	w10, #0x4                   	// #4
  406728:	mov	w1, w10
  40672c:	str	w9, [x19, #948]
  406730:	str	w10, [x19, #944]
  406734:	bl	41347c <__fxstatat@plt+0x104cc>
  406738:	ldr	x8, [x19, #1136]
  40673c:	ldr	x2, [x8, #912]
  406740:	mov	w9, #0x1                   	// #1
  406744:	str	x0, [x19, #936]
  406748:	mov	w0, w9
  40674c:	ldr	w1, [x19, #944]
  406750:	bl	41347c <__fxstatat@plt+0x104cc>
  406754:	ldr	w9, [x19, #948]
  406758:	str	x0, [x19, #928]
  40675c:	mov	w0, w9
  406760:	mov	w1, w9
  406764:	ldr	x2, [x19, #952]
  406768:	ldr	x3, [x19, #936]
  40676c:	ldr	x4, [x19, #928]
  406770:	bl	402850 <error@plt>
  406774:	mov	w9, wzr
  406778:	and	w9, w9, #0x1
  40677c:	sturb	w9, [x29, #-1]
  406780:	b	4088bc <__fxstatat@plt+0x590c>
  406784:	ldurb	w8, [x29, #-57]
  406788:	tbnz	w8, #0, 406790 <__fxstatat@plt+0x37e0>
  40678c:	b	406844 <__fxstatat@plt+0x3894>
  406790:	ldr	x8, [x19, #1136]
  406794:	ldr	x9, [x8, #872]
  406798:	ldr	w10, [x9]
  40679c:	cmp	w10, #0x3
  4067a0:	b.eq	406844 <__fxstatat@plt+0x3894>  // b.none
  4067a4:	ldr	x8, [x19, #1136]
  4067a8:	ldr	x9, [x8, #872]
  4067ac:	ldr	x0, [x9, #64]
  4067b0:	ldr	x1, [x8, #904]
  4067b4:	add	x2, x19, #0x788
  4067b8:	bl	40f2ec <__fxstatat@plt+0xc33c>
  4067bc:	tbnz	w0, #0, 4067c4 <__fxstatat@plt+0x3814>
  4067c0:	b	406844 <__fxstatat@plt+0x3894>
  4067c4:	adrp	x0, 41d000 <__fxstatat@plt+0x1a050>
  4067c8:	add	x0, x0, #0x3f6
  4067cc:	bl	402f30 <gettext@plt>
  4067d0:	ldr	x8, [x19, #1136]
  4067d4:	ldr	x2, [x8, #904]
  4067d8:	mov	w9, wzr
  4067dc:	str	x0, [x19, #920]
  4067e0:	mov	w0, w9
  4067e4:	mov	w10, #0x4                   	// #4
  4067e8:	mov	w1, w10
  4067ec:	str	w9, [x19, #916]
  4067f0:	str	w10, [x19, #912]
  4067f4:	bl	41347c <__fxstatat@plt+0x104cc>
  4067f8:	ldr	x8, [x19, #1136]
  4067fc:	ldr	x2, [x8, #912]
  406800:	mov	w9, #0x1                   	// #1
  406804:	str	x0, [x19, #904]
  406808:	mov	w0, w9
  40680c:	ldr	w1, [x19, #912]
  406810:	bl	41347c <__fxstatat@plt+0x104cc>
  406814:	ldr	w9, [x19, #916]
  406818:	str	x0, [x19, #896]
  40681c:	mov	w0, w9
  406820:	mov	w1, w9
  406824:	ldr	x2, [x19, #920]
  406828:	ldr	x3, [x19, #904]
  40682c:	ldr	x4, [x19, #896]
  406830:	bl	402850 <error@plt>
  406834:	mov	w9, wzr
  406838:	and	w9, w9, #0x1
  40683c:	sturb	w9, [x29, #-1]
  406840:	b	4088bc <__fxstatat@plt+0x590c>
  406844:	ldr	w8, [x19, #1924]
  406848:	and	w8, w8, #0xf000
  40684c:	cmp	w8, #0x4, lsl #12
  406850:	b.eq	4068dc <__fxstatat@plt+0x392c>  // b.none
  406854:	ldr	w8, [x19, #1944]
  406858:	and	w8, w8, #0xf000
  40685c:	cmp	w8, #0x4, lsl #12
  406860:	b.ne	4068dc <__fxstatat@plt+0x392c>  // b.any
  406864:	ldr	x8, [x19, #1136]
  406868:	ldr	x9, [x8, #872]
  40686c:	ldrb	w10, [x9, #24]
  406870:	tbnz	w10, #0, 406878 <__fxstatat@plt+0x38c8>
  406874:	b	40688c <__fxstatat@plt+0x38dc>
  406878:	ldr	x8, [x19, #1136]
  40687c:	ldr	x9, [x8, #872]
  406880:	ldr	w10, [x9]
  406884:	cbz	w10, 40688c <__fxstatat@plt+0x38dc>
  406888:	b	4068dc <__fxstatat@plt+0x392c>
  40688c:	adrp	x0, 41d000 <__fxstatat@plt+0x1a050>
  406890:	add	x0, x0, #0x421
  406894:	bl	402f30 <gettext@plt>
  406898:	ldr	x8, [x19, #1136]
  40689c:	ldr	x1, [x8, #904]
  4068a0:	mov	w9, #0x4                   	// #4
  4068a4:	str	x0, [x19, #888]
  4068a8:	mov	w0, w9
  4068ac:	bl	41356c <__fxstatat@plt+0x105bc>
  4068b0:	mov	w9, wzr
  4068b4:	str	x0, [x19, #880]
  4068b8:	mov	w0, w9
  4068bc:	mov	w1, w9
  4068c0:	ldr	x2, [x19, #888]
  4068c4:	ldr	x3, [x19, #880]
  4068c8:	bl	402850 <error@plt>
  4068cc:	mov	w9, wzr
  4068d0:	and	w9, w9, #0x1
  4068d4:	sturb	w9, [x29, #-1]
  4068d8:	b	4088bc <__fxstatat@plt+0x590c>
  4068dc:	ldr	x8, [x19, #1136]
  4068e0:	ldr	x9, [x8, #872]
  4068e4:	ldrb	w10, [x9, #24]
  4068e8:	tbnz	w10, #0, 4068f0 <__fxstatat@plt+0x3940>
  4068ec:	b	4069a0 <__fxstatat@plt+0x39f0>
  4068f0:	ldur	w8, [x29, #-200]
  4068f4:	and	w8, w8, #0xf000
  4068f8:	cmp	w8, #0x4, lsl #12
  4068fc:	b.ne	4069a0 <__fxstatat@plt+0x39f0>  // b.any
  406900:	ldr	w8, [x19, #1944]
  406904:	and	w8, w8, #0xf000
  406908:	cmp	w8, #0x4, lsl #12
  40690c:	b.eq	4069a0 <__fxstatat@plt+0x39f0>  // b.none
  406910:	ldr	x8, [x19, #1136]
  406914:	ldr	x9, [x8, #872]
  406918:	ldr	w10, [x9]
  40691c:	cbnz	w10, 4069a0 <__fxstatat@plt+0x39f0>
  406920:	adrp	x0, 41d000 <__fxstatat@plt+0x1a050>
  406924:	add	x0, x0, #0x452
  406928:	bl	402f30 <gettext@plt>
  40692c:	ldr	x8, [x19, #1136]
  406930:	ldr	x2, [x8, #912]
  406934:	mov	w9, wzr
  406938:	str	x0, [x19, #872]
  40693c:	mov	w0, w9
  406940:	mov	w10, #0x3                   	// #3
  406944:	mov	w1, w10
  406948:	str	w9, [x19, #868]
  40694c:	str	w10, [x19, #864]
  406950:	bl	4136e8 <__fxstatat@plt+0x10738>
  406954:	ldr	x8, [x19, #1136]
  406958:	ldr	x2, [x8, #904]
  40695c:	ldr	w9, [x19, #868]
  406960:	str	x0, [x19, #856]
  406964:	mov	w0, w9
  406968:	ldr	w1, [x19, #864]
  40696c:	bl	4136e8 <__fxstatat@plt+0x10738>
  406970:	ldr	w9, [x19, #868]
  406974:	str	x0, [x19, #848]
  406978:	mov	w0, w9
  40697c:	mov	w1, w9
  406980:	ldr	x2, [x19, #872]
  406984:	ldr	x3, [x19, #856]
  406988:	ldr	x4, [x19, #848]
  40698c:	bl	402850 <error@plt>
  406990:	mov	w9, wzr
  406994:	and	w9, w9, #0x1
  406998:	sturb	w9, [x29, #-1]
  40699c:	b	4088bc <__fxstatat@plt+0x590c>
  4069a0:	ldr	x8, [x19, #1136]
  4069a4:	ldr	x9, [x8, #872]
  4069a8:	ldr	w10, [x9]
  4069ac:	cbz	w10, 406bf8 <__fxstatat@plt+0x3c48>
  4069b0:	ldr	x8, [x19, #1136]
  4069b4:	ldr	x0, [x8, #912]
  4069b8:	bl	40eef4 <__fxstatat@plt+0xbf44>
  4069bc:	ldr	x8, [x19, #1136]
  4069c0:	str	x0, [x8, #504]
  4069c4:	bl	409540 <__fxstatat@plt+0x6590>
  4069c8:	tbnz	w0, #0, 406bf8 <__fxstatat@plt+0x3c48>
  4069cc:	ldr	x8, [x19, #1136]
  4069d0:	ldr	x9, [x8, #872]
  4069d4:	ldrb	w10, [x9, #24]
  4069d8:	tbnz	w10, #0, 4069ec <__fxstatat@plt+0x3a3c>
  4069dc:	ldr	w8, [x19, #1944]
  4069e0:	and	w8, w8, #0xf000
  4069e4:	cmp	w8, #0x4, lsl #12
  4069e8:	b.eq	406bf8 <__fxstatat@plt+0x3c48>  // b.none
  4069ec:	ldr	x8, [x19, #1136]
  4069f0:	ldr	x9, [x8, #872]
  4069f4:	ldr	w10, [x9]
  4069f8:	cmp	w10, #0x3
  4069fc:	b.eq	406ad8 <__fxstatat@plt+0x3b28>  // b.none
  406a00:	ldr	x8, [x19, #1136]
  406a04:	ldr	x0, [x8, #504]
  406a08:	ldr	x2, [x8, #904]
  406a0c:	sub	x1, x29, #0xd8
  406a10:	bl	4095d4 <__fxstatat@plt+0x6624>
  406a14:	tbnz	w0, #0, 406a1c <__fxstatat@plt+0x3a6c>
  406a18:	b	406ad8 <__fxstatat@plt+0x3b28>
  406a1c:	ldr	x8, [x19, #1136]
  406a20:	ldr	x9, [x8, #872]
  406a24:	ldrb	w10, [x9, #24]
  406a28:	tbnz	w10, #0, 406a30 <__fxstatat@plt+0x3a80>
  406a2c:	b	406a44 <__fxstatat@plt+0x3a94>
  406a30:	adrp	x0, 41d000 <__fxstatat@plt+0x1a050>
  406a34:	add	x0, x0, #0x485
  406a38:	bl	402f30 <gettext@plt>
  406a3c:	str	x0, [x19, #840]
  406a40:	b	406a54 <__fxstatat@plt+0x3aa4>
  406a44:	adrp	x0, 41d000 <__fxstatat@plt+0x1a050>
  406a48:	add	x0, x0, #0x4b7
  406a4c:	bl	402f30 <gettext@plt>
  406a50:	str	x0, [x19, #840]
  406a54:	ldr	x8, [x19, #840]
  406a58:	ldr	x9, [x19, #1136]
  406a5c:	str	x8, [x9, #496]
  406a60:	ldr	x2, [x9, #496]
  406a64:	ldr	x8, [x9, #904]
  406a68:	mov	w10, wzr
  406a6c:	mov	w0, w10
  406a70:	mov	w11, #0x4                   	// #4
  406a74:	mov	w1, w11
  406a78:	str	x2, [x19, #832]
  406a7c:	mov	x2, x8
  406a80:	str	w10, [x19, #828]
  406a84:	str	w11, [x19, #824]
  406a88:	bl	41347c <__fxstatat@plt+0x104cc>
  406a8c:	ldr	x8, [x19, #1136]
  406a90:	ldr	x2, [x8, #912]
  406a94:	mov	w10, #0x1                   	// #1
  406a98:	str	x0, [x19, #816]
  406a9c:	mov	w0, w10
  406aa0:	ldr	w1, [x19, #824]
  406aa4:	bl	41347c <__fxstatat@plt+0x104cc>
  406aa8:	ldr	w10, [x19, #828]
  406aac:	str	x0, [x19, #808]
  406ab0:	mov	w0, w10
  406ab4:	mov	w1, w10
  406ab8:	ldr	x2, [x19, #832]
  406abc:	ldr	x3, [x19, #816]
  406ac0:	ldr	x4, [x19, #808]
  406ac4:	bl	402850 <error@plt>
  406ac8:	mov	w10, wzr
  406acc:	and	w10, w10, #0x1
  406ad0:	sturb	w10, [x29, #-1]
  406ad4:	b	4088bc <__fxstatat@plt+0x590c>
  406ad8:	ldr	x8, [x19, #1136]
  406adc:	ldr	x1, [x8, #904]
  406ae0:	ldr	x9, [x8, #872]
  406ae4:	ldr	w2, [x9]
  406ae8:	mov	w0, #0xffffff9c            	// #-100
  406aec:	bl	40e7e0 <__fxstatat@plt+0xb830>
  406af0:	ldr	x8, [x19, #1136]
  406af4:	str	x0, [x8, #488]
  406af8:	ldr	x9, [x8, #488]
  406afc:	cbz	x9, 406b80 <__fxstatat@plt+0x3bd0>
  406b00:	ldr	x8, [x19, #1136]
  406b04:	ldr	x9, [x8, #488]
  406b08:	str	x9, [x8, #480]
  406b0c:	ldr	x0, [x8, #480]
  406b10:	bl	402810 <strlen@plt>
  406b14:	mov	x8, #0x1                   	// #1
  406b18:	add	x9, x0, #0x1
  406b1c:	ldr	x10, [x19, #1136]
  406b20:	str	x9, [x10, #472]
  406b24:	ldr	x9, [x10, #472]
  406b28:	mul	x8, x9, x8
  406b2c:	add	x8, x8, #0xf
  406b30:	and	x8, x8, #0xfffffffffffffff0
  406b34:	mov	x9, sp
  406b38:	subs	x8, x9, x8
  406b3c:	mov	sp, x8
  406b40:	str	x8, [x10, #464]
  406b44:	ldr	x8, [x10, #464]
  406b48:	ldr	x1, [x10, #480]
  406b4c:	ldr	x2, [x10, #472]
  406b50:	mov	x0, x8
  406b54:	str	x8, [x19, #800]
  406b58:	bl	4027f0 <memcpy@plt>
  406b5c:	ldr	x8, [x19, #800]
  406b60:	ldr	x9, [x19, #1136]
  406b64:	str	x8, [x9, #456]
  406b68:	ldr	x10, [x9, #456]
  406b6c:	str	x10, [x9, #544]
  406b70:	ldr	x8, [x19, #1136]
  406b74:	ldr	x0, [x8, #488]
  406b78:	bl	402ce0 <free@plt>
  406b7c:	b	406bec <__fxstatat@plt+0x3c3c>
  406b80:	bl	402ef0 <__errno_location@plt>
  406b84:	ldr	w8, [x0]
  406b88:	cmp	w8, #0x2
  406b8c:	b.eq	406bec <__fxstatat@plt+0x3c3c>  // b.none
  406b90:	bl	402ef0 <__errno_location@plt>
  406b94:	ldr	w1, [x0]
  406b98:	adrp	x0, 41d000 <__fxstatat@plt+0x1a050>
  406b9c:	add	x0, x0, #0x4ea
  406ba0:	str	w1, [x19, #796]
  406ba4:	bl	402f30 <gettext@plt>
  406ba8:	ldr	x8, [x19, #1136]
  406bac:	ldr	x1, [x8, #904]
  406bb0:	mov	w9, #0x4                   	// #4
  406bb4:	str	x0, [x19, #784]
  406bb8:	mov	w0, w9
  406bbc:	bl	41356c <__fxstatat@plt+0x105bc>
  406bc0:	mov	w9, wzr
  406bc4:	str	x0, [x19, #776]
  406bc8:	mov	w0, w9
  406bcc:	ldr	w1, [x19, #796]
  406bd0:	ldr	x2, [x19, #784]
  406bd4:	ldr	x3, [x19, #776]
  406bd8:	bl	402850 <error@plt>
  406bdc:	mov	w9, wzr
  406be0:	and	w9, w9, #0x1
  406be4:	sturb	w9, [x29, #-1]
  406be8:	b	4088bc <__fxstatat@plt+0x590c>
  406bec:	mov	w8, #0x1                   	// #1
  406bf0:	sturb	w8, [x29, #-25]
  406bf4:	b	406d40 <__fxstatat@plt+0x3d90>
  406bf8:	ldr	w8, [x19, #1944]
  406bfc:	and	w8, w8, #0xf000
  406c00:	cmp	w8, #0x4, lsl #12
  406c04:	b.eq	406d40 <__fxstatat@plt+0x3d90>  // b.none
  406c08:	ldr	x8, [x19, #1136]
  406c0c:	ldr	x9, [x8, #872]
  406c10:	ldrb	w10, [x9, #24]
  406c14:	tbnz	w10, #0, 406d40 <__fxstatat@plt+0x3d90>
  406c18:	ldr	x8, [x19, #1136]
  406c1c:	ldr	x9, [x8, #872]
  406c20:	ldrb	w10, [x9, #21]
  406c24:	tbnz	w10, #0, 406c70 <__fxstatat@plt+0x3cc0>
  406c28:	ldr	x8, [x19, #1136]
  406c2c:	ldr	x9, [x8, #872]
  406c30:	ldrb	w10, [x9, #34]
  406c34:	tbnz	w10, #0, 406c3c <__fxstatat@plt+0x3c8c>
  406c38:	b	406c4c <__fxstatat@plt+0x3c9c>
  406c3c:	ldr	w8, [x19, #1948]
  406c40:	mov	w9, #0x1                   	// #1
  406c44:	cmp	w9, w8
  406c48:	b.cc	406c70 <__fxstatat@plt+0x3cc0>  // b.lo, b.ul, b.last
  406c4c:	ldr	x8, [x19, #1136]
  406c50:	ldr	x9, [x8, #872]
  406c54:	ldr	w10, [x9, #4]
  406c58:	cmp	w10, #0x2
  406c5c:	b.ne	406d40 <__fxstatat@plt+0x3d90>  // b.any
  406c60:	ldur	w8, [x29, #-200]
  406c64:	and	w8, w8, #0xf000
  406c68:	cmp	w8, #0x8, lsl #12
  406c6c:	b.eq	406d40 <__fxstatat@plt+0x3d90>  // b.none
  406c70:	ldr	x8, [x19, #1136]
  406c74:	ldr	x0, [x8, #904]
  406c78:	bl	402f20 <unlink@plt>
  406c7c:	cbz	w0, 406cec <__fxstatat@plt+0x3d3c>
  406c80:	bl	402ef0 <__errno_location@plt>
  406c84:	ldr	w8, [x0]
  406c88:	cmp	w8, #0x2
  406c8c:	b.eq	406cec <__fxstatat@plt+0x3d3c>  // b.none
  406c90:	bl	402ef0 <__errno_location@plt>
  406c94:	ldr	w1, [x0]
  406c98:	adrp	x0, 41d000 <__fxstatat@plt+0x1a050>
  406c9c:	add	x0, x0, #0x4fb
  406ca0:	str	w1, [x19, #772]
  406ca4:	bl	402f30 <gettext@plt>
  406ca8:	ldr	x8, [x19, #1136]
  406cac:	ldr	x1, [x8, #904]
  406cb0:	mov	w9, #0x4                   	// #4
  406cb4:	str	x0, [x19, #760]
  406cb8:	mov	w0, w9
  406cbc:	bl	41356c <__fxstatat@plt+0x105bc>
  406cc0:	mov	w9, wzr
  406cc4:	str	x0, [x19, #752]
  406cc8:	mov	w0, w9
  406ccc:	ldr	w1, [x19, #772]
  406cd0:	ldr	x2, [x19, #760]
  406cd4:	ldr	x3, [x19, #752]
  406cd8:	bl	402850 <error@plt>
  406cdc:	mov	w9, wzr
  406ce0:	and	w9, w9, #0x1
  406ce4:	sturb	w9, [x29, #-1]
  406ce8:	b	4088bc <__fxstatat@plt+0x590c>
  406cec:	mov	w8, #0x1                   	// #1
  406cf0:	sturb	w8, [x29, #-25]
  406cf4:	ldr	x9, [x19, #1136]
  406cf8:	ldr	x10, [x9, #872]
  406cfc:	ldrb	w8, [x10, #46]
  406d00:	tbnz	w8, #0, 406d08 <__fxstatat@plt+0x3d58>
  406d04:	b	406d40 <__fxstatat@plt+0x3d90>
  406d08:	adrp	x0, 41d000 <__fxstatat@plt+0x1a050>
  406d0c:	add	x0, x0, #0x50c
  406d10:	bl	402f30 <gettext@plt>
  406d14:	ldr	x8, [x19, #1136]
  406d18:	ldr	x1, [x8, #904]
  406d1c:	mov	w9, #0x4                   	// #4
  406d20:	str	x0, [x19, #744]
  406d24:	mov	w0, w9
  406d28:	bl	41356c <__fxstatat@plt+0x105bc>
  406d2c:	ldr	x1, [x19, #744]
  406d30:	str	x0, [x19, #736]
  406d34:	mov	x0, x1
  406d38:	ldr	x1, [x19, #736]
  406d3c:	bl	402ed0 <printf@plt>
  406d40:	ldurb	w8, [x29, #-57]
  406d44:	tbnz	w8, #0, 406d4c <__fxstatat@plt+0x3d9c>
  406d48:	b	406e90 <__fxstatat@plt+0x3ee0>
  406d4c:	ldr	x8, [x19, #1136]
  406d50:	ldr	x9, [x8, #872]
  406d54:	ldr	x9, [x9, #64]
  406d58:	cbz	x9, 406e90 <__fxstatat@plt+0x3ee0>
  406d5c:	ldr	x8, [x19, #1136]
  406d60:	ldr	x9, [x8, #872]
  406d64:	ldrb	w10, [x9, #24]
  406d68:	tbnz	w10, #0, 406e90 <__fxstatat@plt+0x3ee0>
  406d6c:	ldr	x8, [x19, #1136]
  406d70:	ldr	x9, [x8, #872]
  406d74:	ldr	w10, [x9]
  406d78:	cbnz	w10, 406e90 <__fxstatat@plt+0x3ee0>
  406d7c:	mov	w8, #0x1                   	// #1
  406d80:	strb	w8, [x19, #1799]
  406d84:	ldrb	w8, [x19, #1884]
  406d88:	tbnz	w8, #0, 406d90 <__fxstatat@plt+0x3de0>
  406d8c:	b	406da0 <__fxstatat@plt+0x3df0>
  406d90:	add	x8, x19, #0x788
  406d94:	ldr	x9, [x19, #1136]
  406d98:	str	x8, [x9, #312]
  406d9c:	b	406dcc <__fxstatat@plt+0x3e1c>
  406da0:	ldr	x8, [x19, #1136]
  406da4:	ldr	x0, [x8, #904]
  406da8:	add	x1, x19, #0x680
  406dac:	bl	41ae98 <__fxstatat@plt+0x17ee8>
  406db0:	cbnz	w0, 406dc4 <__fxstatat@plt+0x3e14>
  406db4:	add	x8, x19, #0x680
  406db8:	ldr	x9, [x19, #1136]
  406dbc:	str	x8, [x9, #312]
  406dc0:	b	406dcc <__fxstatat@plt+0x3e1c>
  406dc4:	mov	w8, #0x0                   	// #0
  406dc8:	strb	w8, [x19, #1799]
  406dcc:	ldrb	w8, [x19, #1799]
  406dd0:	tbnz	w8, #0, 406dd8 <__fxstatat@plt+0x3e28>
  406dd4:	b	406e90 <__fxstatat@plt+0x3ee0>
  406dd8:	ldr	x8, [x19, #1136]
  406ddc:	ldr	x9, [x8, #312]
  406de0:	ldr	w10, [x9, #16]
  406de4:	and	w10, w10, #0xf000
  406de8:	cmp	w10, #0xa, lsl #12
  406dec:	b.ne	406e90 <__fxstatat@plt+0x3ee0>  // b.any
  406df0:	ldr	x8, [x19, #1136]
  406df4:	ldr	x9, [x8, #872]
  406df8:	ldr	x0, [x9, #64]
  406dfc:	ldr	x1, [x8, #904]
  406e00:	ldr	x2, [x8, #312]
  406e04:	bl	40f2ec <__fxstatat@plt+0xc33c>
  406e08:	tbnz	w0, #0, 406e10 <__fxstatat@plt+0x3e60>
  406e0c:	b	406e90 <__fxstatat@plt+0x3ee0>
  406e10:	adrp	x0, 41d000 <__fxstatat@plt+0x1a050>
  406e14:	add	x0, x0, #0x518
  406e18:	bl	402f30 <gettext@plt>
  406e1c:	ldr	x8, [x19, #1136]
  406e20:	ldr	x2, [x8, #912]
  406e24:	mov	w9, wzr
  406e28:	str	x0, [x19, #728]
  406e2c:	mov	w0, w9
  406e30:	mov	w10, #0x4                   	// #4
  406e34:	mov	w1, w10
  406e38:	str	w9, [x19, #724]
  406e3c:	str	w10, [x19, #720]
  406e40:	bl	41347c <__fxstatat@plt+0x104cc>
  406e44:	ldr	x8, [x19, #1136]
  406e48:	ldr	x2, [x8, #904]
  406e4c:	mov	w9, #0x1                   	// #1
  406e50:	str	x0, [x19, #712]
  406e54:	mov	w0, w9
  406e58:	ldr	w1, [x19, #720]
  406e5c:	bl	41347c <__fxstatat@plt+0x104cc>
  406e60:	ldr	w9, [x19, #724]
  406e64:	str	x0, [x19, #704]
  406e68:	mov	w0, w9
  406e6c:	mov	w1, w9
  406e70:	ldr	x2, [x19, #728]
  406e74:	ldr	x3, [x19, #712]
  406e78:	ldr	x4, [x19, #704]
  406e7c:	bl	402850 <error@plt>
  406e80:	mov	w9, wzr
  406e84:	and	w9, w9, #0x1
  406e88:	sturb	w9, [x29, #-1]
  406e8c:	b	4088bc <__fxstatat@plt+0x590c>
  406e90:	ldr	x8, [x19, #1136]
  406e94:	ldr	x9, [x8, #872]
  406e98:	ldrb	w10, [x9, #46]
  406e9c:	tbnz	w10, #0, 406ea4 <__fxstatat@plt+0x3ef4>
  406ea0:	b	406ed8 <__fxstatat@plt+0x3f28>
  406ea4:	ldr	x8, [x19, #1136]
  406ea8:	ldr	x9, [x8, #872]
  406eac:	ldrb	w10, [x9, #24]
  406eb0:	tbnz	w10, #0, 406ed8 <__fxstatat@plt+0x3f28>
  406eb4:	ldr	w8, [x19, #1924]
  406eb8:	and	w8, w8, #0xf000
  406ebc:	cmp	w8, #0x4, lsl #12
  406ec0:	b.eq	406ed8 <__fxstatat@plt+0x3f28>  // b.none
  406ec4:	ldr	x8, [x19, #1136]
  406ec8:	ldr	x0, [x8, #912]
  406ecc:	ldr	x1, [x8, #904]
  406ed0:	ldr	x2, [x8, #544]
  406ed4:	bl	4097ac <__fxstatat@plt+0x67fc>
  406ed8:	ldr	w8, [x19, #1880]
  406edc:	cbnz	w8, 406ef0 <__fxstatat@plt+0x3f40>
  406ee0:	mov	x8, xzr
  406ee4:	ldr	x9, [x19, #1136]
  406ee8:	str	x8, [x9, #552]
  406eec:	b	40701c <__fxstatat@plt+0x406c>
  406ef0:	ldr	x8, [x19, #1136]
  406ef4:	ldr	x9, [x8, #872]
  406ef8:	ldrb	w10, [x9, #42]
  406efc:	tbnz	w10, #0, 406f04 <__fxstatat@plt+0x3f54>
  406f00:	b	406f5c <__fxstatat@plt+0x3fac>
  406f04:	ldr	w8, [x19, #1924]
  406f08:	and	w8, w8, #0xf000
  406f0c:	cmp	w8, #0x4, lsl #12
  406f10:	b.ne	406f5c <__fxstatat@plt+0x3fac>  // b.any
  406f14:	ldurb	w8, [x29, #-57]
  406f18:	tbnz	w8, #0, 406f20 <__fxstatat@plt+0x3f70>
  406f1c:	b	406f40 <__fxstatat@plt+0x3f90>
  406f20:	ldr	x8, [x19, #1136]
  406f24:	ldr	x0, [x8, #904]
  406f28:	ldr	x1, [x8, #720]
  406f2c:	ldr	x2, [x8, #712]
  406f30:	bl	40c900 <__fxstatat@plt+0x9950>
  406f34:	ldr	x8, [x19, #1136]
  406f38:	str	x0, [x8, #552]
  406f3c:	b	406f58 <__fxstatat@plt+0x3fa8>
  406f40:	ldr	x8, [x19, #1136]
  406f44:	ldr	x0, [x8, #720]
  406f48:	ldr	x1, [x8, #712]
  406f4c:	bl	40c88c <__fxstatat@plt+0x98dc>
  406f50:	ldr	x8, [x19, #1136]
  406f54:	str	x0, [x8, #552]
  406f58:	b	40701c <__fxstatat@plt+0x406c>
  406f5c:	ldr	x8, [x19, #1136]
  406f60:	ldr	x9, [x8, #872]
  406f64:	ldrb	w10, [x9, #24]
  406f68:	tbnz	w10, #0, 406f70 <__fxstatat@plt+0x3fc0>
  406f6c:	b	406f98 <__fxstatat@plt+0x3fe8>
  406f70:	ldur	w8, [x29, #-196]
  406f74:	cmp	w8, #0x1
  406f78:	b.ne	406f98 <__fxstatat@plt+0x3fe8>  // b.any
  406f7c:	ldr	x8, [x19, #1136]
  406f80:	ldr	x0, [x8, #720]
  406f84:	ldr	x1, [x8, #712]
  406f88:	bl	40c88c <__fxstatat@plt+0x98dc>
  406f8c:	ldr	x8, [x19, #1136]
  406f90:	str	x0, [x8, #552]
  406f94:	b	40701c <__fxstatat@plt+0x406c>
  406f98:	ldr	x8, [x19, #1136]
  406f9c:	ldr	x9, [x8, #872]
  406fa0:	ldrb	w10, [x9, #34]
  406fa4:	tbnz	w10, #0, 406fac <__fxstatat@plt+0x3ffc>
  406fa8:	b	40701c <__fxstatat@plt+0x406c>
  406fac:	ldr	x8, [x19, #1136]
  406fb0:	ldr	x9, [x8, #872]
  406fb4:	ldrb	w10, [x9, #23]
  406fb8:	tbnz	w10, #0, 40701c <__fxstatat@plt+0x406c>
  406fbc:	ldur	w8, [x29, #-196]
  406fc0:	mov	w9, #0x1                   	// #1
  406fc4:	cmp	w9, w8
  406fc8:	b.cc	407000 <__fxstatat@plt+0x4050>  // b.lo, b.ul, b.last
  406fcc:	ldurb	w8, [x29, #-57]
  406fd0:	tbnz	w8, #0, 406fd8 <__fxstatat@plt+0x4028>
  406fd4:	b	406fec <__fxstatat@plt+0x403c>
  406fd8:	ldr	x8, [x19, #1136]
  406fdc:	ldr	x9, [x8, #872]
  406fe0:	ldr	w10, [x9, #4]
  406fe4:	cmp	w10, #0x3
  406fe8:	b.eq	407000 <__fxstatat@plt+0x4050>  // b.none
  406fec:	ldr	x8, [x19, #1136]
  406ff0:	ldr	x9, [x8, #872]
  406ff4:	ldr	w10, [x9, #4]
  406ff8:	cmp	w10, #0x4
  406ffc:	b.ne	40701c <__fxstatat@plt+0x406c>  // b.any
  407000:	ldr	x8, [x19, #1136]
  407004:	ldr	x0, [x8, #904]
  407008:	ldr	x1, [x8, #720]
  40700c:	ldr	x2, [x8, #712]
  407010:	bl	40c900 <__fxstatat@plt+0x9950>
  407014:	ldr	x8, [x19, #1136]
  407018:	str	x0, [x8, #552]
  40701c:	ldr	x8, [x19, #1136]
  407020:	ldr	x9, [x8, #552]
  407024:	cbz	x9, 407264 <__fxstatat@plt+0x42b4>
  407028:	ldr	w8, [x19, #1924]
  40702c:	and	w8, w8, #0xf000
  407030:	cmp	w8, #0x4, lsl #12
  407034:	b.ne	407220 <__fxstatat@plt+0x4270>  // b.any
  407038:	ldr	x8, [x19, #1136]
  40703c:	ldr	x0, [x8, #912]
  407040:	ldr	x1, [x8, #552]
  407044:	bl	413f3c <__fxstatat@plt+0x10f8c>
  407048:	tbnz	w0, #0, 407050 <__fxstatat@plt+0x40a0>
  40704c:	b	4070d8 <__fxstatat@plt+0x4128>
  407050:	adrp	x0, 41d000 <__fxstatat@plt+0x1a050>
  407054:	add	x0, x0, #0x549
  407058:	bl	402f30 <gettext@plt>
  40705c:	ldr	x8, [x19, #1120]
  407060:	ldr	x2, [x8]
  407064:	mov	w9, wzr
  407068:	str	x0, [x19, #696]
  40706c:	mov	w0, w9
  407070:	mov	w10, #0x4                   	// #4
  407074:	mov	w1, w10
  407078:	str	w9, [x19, #692]
  40707c:	str	w10, [x19, #688]
  407080:	bl	41347c <__fxstatat@plt+0x104cc>
  407084:	adrp	x8, 42f000 <__fxstatat@plt+0x2c050>
  407088:	add	x8, x8, #0x520
  40708c:	ldr	x2, [x8]
  407090:	mov	w9, #0x1                   	// #1
  407094:	str	x0, [x19, #680]
  407098:	mov	w0, w9
  40709c:	ldr	w1, [x19, #688]
  4070a0:	bl	41347c <__fxstatat@plt+0x104cc>
  4070a4:	ldr	w9, [x19, #692]
  4070a8:	str	x0, [x19, #672]
  4070ac:	mov	w0, w9
  4070b0:	mov	w1, w9
  4070b4:	ldr	x2, [x19, #696]
  4070b8:	ldr	x3, [x19, #680]
  4070bc:	ldr	x4, [x19, #672]
  4070c0:	bl	402850 <error@plt>
  4070c4:	ldr	x8, [x19, #1136]
  4070c8:	ldr	x11, [x8, #848]
  4070cc:	mov	w9, #0x1                   	// #1
  4070d0:	strb	w9, [x11]
  4070d4:	b	408794 <__fxstatat@plt+0x57e4>
  4070d8:	ldr	x8, [x19, #1136]
  4070dc:	ldr	x0, [x8, #904]
  4070e0:	ldr	x1, [x8, #552]
  4070e4:	bl	413f3c <__fxstatat@plt+0x10f8c>
  4070e8:	tbnz	w0, #0, 4070f0 <__fxstatat@plt+0x4140>
  4070ec:	b	407170 <__fxstatat@plt+0x41c0>
  4070f0:	adrp	x0, 41d000 <__fxstatat@plt+0x1a050>
  4070f4:	add	x0, x0, #0x576
  4070f8:	bl	402f30 <gettext@plt>
  4070fc:	ldr	x8, [x19, #1120]
  407100:	ldr	x1, [x8]
  407104:	mov	w9, #0x4                   	// #4
  407108:	str	x0, [x19, #664]
  40710c:	mov	w0, w9
  407110:	bl	41356c <__fxstatat@plt+0x105bc>
  407114:	mov	w9, wzr
  407118:	str	x0, [x19, #656]
  40711c:	mov	w0, w9
  407120:	mov	w1, w9
  407124:	ldr	x2, [x19, #664]
  407128:	ldr	x3, [x19, #656]
  40712c:	bl	402850 <error@plt>
  407130:	ldr	x8, [x19, #1136]
  407134:	ldr	x10, [x8, #872]
  407138:	ldrb	w9, [x10, #24]
  40713c:	tbnz	w9, #0, 407144 <__fxstatat@plt+0x4194>
  407140:	b	407160 <__fxstatat@plt+0x41b0>
  407144:	ldr	x8, [x19, #1136]
  407148:	ldr	x9, [x8, #840]
  40714c:	cbz	x9, 407160 <__fxstatat@plt+0x41b0>
  407150:	ldr	x8, [x19, #1136]
  407154:	ldr	x9, [x8, #840]
  407158:	mov	w10, #0x1                   	// #1
  40715c:	strb	w10, [x9]
  407160:	mov	w8, #0x1                   	// #1
  407164:	and	w8, w8, #0x1
  407168:	sturb	w8, [x29, #-1]
  40716c:	b	4088bc <__fxstatat@plt+0x590c>
  407170:	ldr	x8, [x19, #1136]
  407174:	ldr	x9, [x8, #872]
  407178:	ldr	w10, [x9, #4]
  40717c:	cmp	w10, #0x4
  407180:	b.eq	4071a4 <__fxstatat@plt+0x41f4>  // b.none
  407184:	ldurb	w8, [x29, #-57]
  407188:	tbnz	w8, #0, 407190 <__fxstatat@plt+0x41e0>
  40718c:	b	4071a8 <__fxstatat@plt+0x41f8>
  407190:	ldr	x8, [x19, #1136]
  407194:	ldr	x9, [x8, #872]
  407198:	ldr	w10, [x9, #4]
  40719c:	cmp	w10, #0x3
  4071a0:	b.ne	4071a8 <__fxstatat@plt+0x41f8>  // b.any
  4071a4:	b	40721c <__fxstatat@plt+0x426c>
  4071a8:	adrp	x0, 41d000 <__fxstatat@plt+0x1a050>
  4071ac:	add	x0, x0, #0x5ac
  4071b0:	bl	402f30 <gettext@plt>
  4071b4:	ldr	x8, [x19, #1136]
  4071b8:	ldr	x2, [x8, #904]
  4071bc:	mov	w9, wzr
  4071c0:	str	x0, [x19, #648]
  4071c4:	mov	w0, w9
  4071c8:	mov	w10, #0x4                   	// #4
  4071cc:	mov	w1, w10
  4071d0:	str	w9, [x19, #644]
  4071d4:	str	w10, [x19, #640]
  4071d8:	bl	41347c <__fxstatat@plt+0x104cc>
  4071dc:	ldr	x8, [x19, #1136]
  4071e0:	ldr	x2, [x8, #552]
  4071e4:	mov	w9, #0x1                   	// #1
  4071e8:	str	x0, [x19, #632]
  4071ec:	mov	w0, w9
  4071f0:	ldr	w1, [x19, #640]
  4071f4:	bl	41347c <__fxstatat@plt+0x104cc>
  4071f8:	ldr	w9, [x19, #644]
  4071fc:	str	x0, [x19, #624]
  407200:	mov	w0, w9
  407204:	mov	w1, w9
  407208:	ldr	x2, [x19, #648]
  40720c:	ldr	x3, [x19, #632]
  407210:	ldr	x4, [x19, #624]
  407214:	bl	402850 <error@plt>
  407218:	b	408794 <__fxstatat@plt+0x57e4>
  40721c:	b	407264 <__fxstatat@plt+0x42b4>
  407220:	ldr	x8, [x19, #1136]
  407224:	ldr	x0, [x8, #552]
  407228:	ldr	x1, [x8, #904]
  40722c:	ldr	x9, [x8, #872]
  407230:	ldrb	w10, [x9, #46]
  407234:	ldrb	w11, [x19, #1871]
  407238:	mov	w12, #0x1                   	// #1
  40723c:	and	w2, w12, #0x1
  407240:	and	w3, w10, #0x1
  407244:	and	w4, w11, #0x1
  407248:	bl	409158 <__fxstatat@plt+0x61a8>
  40724c:	tbnz	w0, #0, 407254 <__fxstatat@plt+0x42a4>
  407250:	b	408794 <__fxstatat@plt+0x57e4>
  407254:	mov	w8, #0x1                   	// #1
  407258:	and	w8, w8, #0x1
  40725c:	sturb	w8, [x29, #-1]
  407260:	b	4088bc <__fxstatat@plt+0x590c>
  407264:	ldr	x8, [x19, #1136]
  407268:	ldr	x9, [x8, #872]
  40726c:	ldrb	w10, [x9, #24]
  407270:	tbnz	w10, #0, 407278 <__fxstatat@plt+0x42c8>
  407274:	b	407610 <__fxstatat@plt+0x4660>
  407278:	ldr	w8, [x19, #1880]
  40727c:	cmp	w8, #0x11
  407280:	b.ne	4072b8 <__fxstatat@plt+0x4308>  // b.any
  407284:	ldr	x8, [x19, #1136]
  407288:	ldr	x0, [x8, #912]
  40728c:	ldr	x1, [x8, #904]
  407290:	bl	402d90 <rename@plt>
  407294:	cbnz	w0, 4072a4 <__fxstatat@plt+0x42f4>
  407298:	mov	w8, wzr
  40729c:	str	w8, [x19, #620]
  4072a0:	b	4072b0 <__fxstatat@plt+0x4300>
  4072a4:	bl	402ef0 <__errno_location@plt>
  4072a8:	ldr	w8, [x0]
  4072ac:	str	w8, [x19, #620]
  4072b0:	ldr	w8, [x19, #620]
  4072b4:	str	w8, [x19, #1880]
  4072b8:	ldr	w8, [x19, #1880]
  4072bc:	cbnz	w8, 407390 <__fxstatat@plt+0x43e0>
  4072c0:	ldr	x8, [x19, #1136]
  4072c4:	ldr	x9, [x8, #872]
  4072c8:	ldrb	w10, [x9, #46]
  4072cc:	tbnz	w10, #0, 4072d4 <__fxstatat@plt+0x4324>
  4072d0:	b	4072fc <__fxstatat@plt+0x434c>
  4072d4:	adrp	x0, 41d000 <__fxstatat@plt+0x1a050>
  4072d8:	add	x0, x0, #0x5d9
  4072dc:	bl	402f30 <gettext@plt>
  4072e0:	bl	402ed0 <printf@plt>
  4072e4:	ldr	x8, [x19, #1136]
  4072e8:	ldr	x9, [x8, #912]
  4072ec:	ldr	x1, [x8, #904]
  4072f0:	ldr	x2, [x8, #544]
  4072f4:	mov	x0, x9
  4072f8:	bl	4097ac <__fxstatat@plt+0x67fc>
  4072fc:	ldr	x8, [x19, #1136]
  407300:	ldr	x9, [x8, #872]
  407304:	ldrb	w10, [x9, #33]
  407308:	tbnz	w10, #0, 407310 <__fxstatat@plt+0x4360>
  40730c:	b	407330 <__fxstatat@plt+0x4380>
  407310:	ldr	x8, [x19, #1136]
  407314:	ldr	x0, [x8, #904]
  407318:	ldr	x3, [x8, #872]
  40731c:	mov	w9, #0x1                   	// #1
  407320:	mov	w10, wzr
  407324:	and	w1, w10, #0x1
  407328:	and	w2, w9, #0x1
  40732c:	bl	405974 <__fxstatat@plt+0x29c4>
  407330:	ldr	x8, [x19, #1136]
  407334:	ldr	x9, [x8, #840]
  407338:	cbz	x9, 40734c <__fxstatat@plt+0x439c>
  40733c:	ldr	x8, [x19, #1136]
  407340:	ldr	x9, [x8, #840]
  407344:	mov	w10, #0x1                   	// #1
  407348:	strb	w10, [x9]
  40734c:	ldurb	w8, [x29, #-57]
  407350:	tbnz	w8, #0, 407358 <__fxstatat@plt+0x43a8>
  407354:	b	407380 <__fxstatat@plt+0x43d0>
  407358:	ldr	x8, [x19, #1136]
  40735c:	ldr	x9, [x8, #872]
  407360:	ldrb	w10, [x9, #49]
  407364:	tbnz	w10, #0, 407380 <__fxstatat@plt+0x43d0>
  407368:	ldr	x8, [x19, #1136]
  40736c:	ldr	x9, [x8, #872]
  407370:	ldr	x0, [x9, #64]
  407374:	ldr	x1, [x8, #904]
  407378:	sub	x2, x29, #0xd8
  40737c:	bl	40f24c <__fxstatat@plt+0xc29c>
  407380:	mov	w8, #0x1                   	// #1
  407384:	and	w8, w8, #0x1
  407388:	sturb	w8, [x29, #-1]
  40738c:	b	4088bc <__fxstatat@plt+0x590c>
  407390:	ldr	w8, [x19, #1880]
  407394:	cmp	w8, #0x16
  407398:	b.ne	407430 <__fxstatat@plt+0x4480>  // b.any
  40739c:	adrp	x0, 41d000 <__fxstatat@plt+0x1a050>
  4073a0:	add	x0, x0, #0x5e2
  4073a4:	bl	402f30 <gettext@plt>
  4073a8:	ldr	x8, [x19, #1120]
  4073ac:	ldr	x2, [x8]
  4073b0:	mov	w9, wzr
  4073b4:	str	x0, [x19, #608]
  4073b8:	mov	w0, w9
  4073bc:	mov	w10, #0x4                   	// #4
  4073c0:	mov	w1, w10
  4073c4:	str	w9, [x19, #604]
  4073c8:	str	w10, [x19, #600]
  4073cc:	bl	41347c <__fxstatat@plt+0x104cc>
  4073d0:	adrp	x8, 42f000 <__fxstatat@plt+0x2c050>
  4073d4:	add	x8, x8, #0x520
  4073d8:	ldr	x2, [x8]
  4073dc:	mov	w9, #0x1                   	// #1
  4073e0:	str	x0, [x19, #592]
  4073e4:	mov	w0, w9
  4073e8:	ldr	w1, [x19, #600]
  4073ec:	bl	41347c <__fxstatat@plt+0x104cc>
  4073f0:	ldr	w9, [x19, #604]
  4073f4:	str	x0, [x19, #584]
  4073f8:	mov	w0, w9
  4073fc:	mov	w1, w9
  407400:	ldr	x2, [x19, #608]
  407404:	ldr	x3, [x19, #592]
  407408:	ldr	x4, [x19, #584]
  40740c:	bl	402850 <error@plt>
  407410:	ldr	x8, [x19, #1136]
  407414:	ldr	x11, [x8, #848]
  407418:	mov	w9, #0x1                   	// #1
  40741c:	strb	w9, [x11]
  407420:	mov	w9, #0x1                   	// #1
  407424:	and	w9, w9, #0x1
  407428:	sturb	w9, [x29, #-1]
  40742c:	b	4088bc <__fxstatat@plt+0x590c>
  407430:	ldr	w8, [x19, #1880]
  407434:	cmp	w8, #0x12
  407438:	b.eq	4074d4 <__fxstatat@plt+0x4524>  // b.none
  40743c:	ldr	w1, [x19, #1880]
  407440:	adrp	x0, 41d000 <__fxstatat@plt+0x1a050>
  407444:	add	x0, x0, #0x611
  407448:	str	w1, [x19, #580]
  40744c:	bl	402f30 <gettext@plt>
  407450:	ldr	x8, [x19, #1136]
  407454:	ldr	x2, [x8, #912]
  407458:	mov	w9, wzr
  40745c:	str	x0, [x19, #568]
  407460:	mov	w0, w9
  407464:	mov	w10, #0x4                   	// #4
  407468:	mov	w1, w10
  40746c:	str	w9, [x19, #564]
  407470:	str	w10, [x19, #560]
  407474:	bl	41347c <__fxstatat@plt+0x104cc>
  407478:	ldr	x8, [x19, #1136]
  40747c:	ldr	x2, [x8, #904]
  407480:	mov	w9, #0x1                   	// #1
  407484:	str	x0, [x19, #552]
  407488:	mov	w0, w9
  40748c:	ldr	w1, [x19, #560]
  407490:	bl	41347c <__fxstatat@plt+0x104cc>
  407494:	ldr	w9, [x19, #564]
  407498:	str	x0, [x19, #544]
  40749c:	mov	w0, w9
  4074a0:	ldr	w1, [x19, #580]
  4074a4:	ldr	x2, [x19, #568]
  4074a8:	ldr	x3, [x19, #552]
  4074ac:	ldr	x4, [x19, #544]
  4074b0:	bl	402850 <error@plt>
  4074b4:	ldr	x8, [x19, #1136]
  4074b8:	ldr	x0, [x8, #720]
  4074bc:	ldr	x1, [x8, #712]
  4074c0:	bl	40c7f0 <__fxstatat@plt+0x9840>
  4074c4:	mov	w9, wzr
  4074c8:	and	w9, w9, #0x1
  4074cc:	sturb	w9, [x29, #-1]
  4074d0:	b	4088bc <__fxstatat@plt+0x590c>
  4074d4:	ldr	w8, [x19, #1924]
  4074d8:	and	w8, w8, #0xf000
  4074dc:	cmp	w8, #0x4, lsl #12
  4074e0:	b.ne	4074f8 <__fxstatat@plt+0x4548>  // b.any
  4074e4:	ldr	x8, [x19, #1136]
  4074e8:	ldr	x0, [x8, #904]
  4074ec:	bl	402c90 <rmdir@plt>
  4074f0:	str	w0, [x19, #540]
  4074f4:	b	407508 <__fxstatat@plt+0x4558>
  4074f8:	ldr	x8, [x19, #1136]
  4074fc:	ldr	x0, [x8, #904]
  407500:	bl	402f20 <unlink@plt>
  407504:	str	w0, [x19, #540]
  407508:	ldr	w8, [x19, #540]
  40750c:	cbz	w8, 4075bc <__fxstatat@plt+0x460c>
  407510:	bl	402ef0 <__errno_location@plt>
  407514:	ldr	w8, [x0]
  407518:	cmp	w8, #0x2
  40751c:	b.eq	4075bc <__fxstatat@plt+0x460c>  // b.none
  407520:	bl	402ef0 <__errno_location@plt>
  407524:	ldr	w1, [x0]
  407528:	adrp	x0, 41d000 <__fxstatat@plt+0x1a050>
  40752c:	add	x0, x0, #0x626
  407530:	str	w1, [x19, #536]
  407534:	bl	402f30 <gettext@plt>
  407538:	ldr	x8, [x19, #1136]
  40753c:	ldr	x2, [x8, #912]
  407540:	mov	w9, wzr
  407544:	str	x0, [x19, #528]
  407548:	mov	w0, w9
  40754c:	mov	w10, #0x4                   	// #4
  407550:	mov	w1, w10
  407554:	str	w9, [x19, #524]
  407558:	str	w10, [x19, #520]
  40755c:	bl	41347c <__fxstatat@plt+0x104cc>
  407560:	ldr	x8, [x19, #1136]
  407564:	ldr	x2, [x8, #904]
  407568:	mov	w9, #0x1                   	// #1
  40756c:	str	x0, [x19, #512]
  407570:	mov	w0, w9
  407574:	ldr	w1, [x19, #520]
  407578:	bl	41347c <__fxstatat@plt+0x104cc>
  40757c:	ldr	w9, [x19, #524]
  407580:	str	x0, [x19, #504]
  407584:	mov	w0, w9
  407588:	ldr	w1, [x19, #536]
  40758c:	ldr	x2, [x19, #528]
  407590:	ldr	x3, [x19, #512]
  407594:	ldr	x4, [x19, #504]
  407598:	bl	402850 <error@plt>
  40759c:	ldr	x8, [x19, #1136]
  4075a0:	ldr	x0, [x8, #720]
  4075a4:	ldr	x1, [x8, #712]
  4075a8:	bl	40c7f0 <__fxstatat@plt+0x9840>
  4075ac:	mov	w9, wzr
  4075b0:	and	w9, w9, #0x1
  4075b4:	sturb	w9, [x29, #-1]
  4075b8:	b	4088bc <__fxstatat@plt+0x590c>
  4075bc:	ldr	x8, [x19, #1136]
  4075c0:	ldr	x9, [x8, #872]
  4075c4:	ldrb	w10, [x9, #46]
  4075c8:	tbnz	w10, #0, 4075d0 <__fxstatat@plt+0x4620>
  4075cc:	b	407608 <__fxstatat@plt+0x4658>
  4075d0:	ldr	w8, [x19, #1924]
  4075d4:	and	w8, w8, #0xf000
  4075d8:	cmp	w8, #0x4, lsl #12
  4075dc:	b.eq	407608 <__fxstatat@plt+0x4658>  // b.none
  4075e0:	adrp	x0, 41d000 <__fxstatat@plt+0x1a050>
  4075e4:	add	x0, x0, #0x662
  4075e8:	bl	402f30 <gettext@plt>
  4075ec:	bl	402ed0 <printf@plt>
  4075f0:	ldr	x8, [x19, #1136]
  4075f4:	ldr	x9, [x8, #912]
  4075f8:	ldr	x1, [x8, #904]
  4075fc:	ldr	x2, [x8, #544]
  407600:	mov	x0, x9
  407604:	bl	4097ac <__fxstatat@plt+0x67fc>
  407608:	mov	w8, #0x1                   	// #1
  40760c:	sturb	w8, [x29, #-25]
  407610:	ldr	x8, [x19, #1136]
  407614:	ldr	x9, [x8, #872]
  407618:	ldrb	w10, [x9, #43]
  40761c:	tbnz	w10, #0, 407624 <__fxstatat@plt+0x4674>
  407620:	b	407638 <__fxstatat@plt+0x4688>
  407624:	ldr	x8, [x19, #1136]
  407628:	ldr	x9, [x8, #872]
  40762c:	ldr	w10, [x9, #16]
  407630:	str	w10, [x19, #500]
  407634:	b	407640 <__fxstatat@plt+0x4690>
  407638:	ldr	w8, [x19, #1924]
  40763c:	str	w8, [x19, #500]
  407640:	ldr	w8, [x19, #500]
  407644:	and	w8, w8, #0xfff
  407648:	str	w8, [x19, #1916]
  40764c:	ldr	w8, [x19, #1916]
  407650:	ldr	x9, [x19, #1136]
  407654:	ldr	x10, [x9, #872]
  407658:	ldrb	w11, [x10, #29]
  40765c:	str	w8, [x19, #496]
  407660:	tbnz	w11, #0, 407668 <__fxstatat@plt+0x46b8>
  407664:	b	407674 <__fxstatat@plt+0x46c4>
  407668:	mov	w8, #0x3f                  	// #63
  40766c:	str	w8, [x19, #492]
  407670:	b	407690 <__fxstatat@plt+0x46e0>
  407674:	ldr	w8, [x19, #1924]
  407678:	and	w8, w8, #0xf000
  40767c:	mov	w9, #0x12                  	// #18
  407680:	mov	w10, wzr
  407684:	cmp	w8, #0x4, lsl #12
  407688:	csel	w8, w9, w10, eq  // eq = none
  40768c:	str	w8, [x19, #492]
  407690:	ldr	w8, [x19, #492]
  407694:	ldr	w9, [x19, #496]
  407698:	and	w8, w9, w8
  40769c:	str	w8, [x19, #1912]
  4076a0:	mov	w8, #0x1                   	// #1
  4076a4:	strb	w8, [x19, #1887]
  4076a8:	ldr	x10, [x19, #1136]
  4076ac:	ldr	x0, [x10, #912]
  4076b0:	ldr	x1, [x10, #904]
  4076b4:	ldr	w2, [x19, #1924]
  4076b8:	ldurb	w8, [x29, #-25]
  4076bc:	ldr	x4, [x10, #872]
  4076c0:	and	w3, w8, #0x1
  4076c4:	bl	405624 <__fxstatat@plt+0x2674>
  4076c8:	tbnz	w0, #0, 4076dc <__fxstatat@plt+0x472c>
  4076cc:	mov	w8, wzr
  4076d0:	and	w8, w8, #0x1
  4076d4:	sturb	w8, [x29, #-1]
  4076d8:	b	4088bc <__fxstatat@plt+0x590c>
  4076dc:	ldr	w8, [x19, #1924]
  4076e0:	and	w8, w8, #0xf000
  4076e4:	cmp	w8, #0x4, lsl #12
  4076e8:	b.ne	407a88 <__fxstatat@plt+0x4ad8>  // b.any
  4076ec:	ldr	x8, [x19, #1136]
  4076f0:	ldr	x1, [x8, #880]
  4076f4:	sub	x0, x29, #0xd8
  4076f8:	bl	409874 <__fxstatat@plt+0x68c4>
  4076fc:	tbnz	w0, #0, 407704 <__fxstatat@plt+0x4754>
  407700:	b	407748 <__fxstatat@plt+0x4798>
  407704:	adrp	x0, 41d000 <__fxstatat@plt+0x1a050>
  407708:	add	x0, x0, #0x66a
  40770c:	bl	402f30 <gettext@plt>
  407710:	ldr	x8, [x19, #1136]
  407714:	ldr	x1, [x8, #912]
  407718:	mov	w9, #0x4                   	// #4
  40771c:	str	x0, [x19, #480]
  407720:	mov	w0, w9
  407724:	bl	41356c <__fxstatat@plt+0x105bc>
  407728:	mov	w9, wzr
  40772c:	str	x0, [x19, #472]
  407730:	mov	w0, w9
  407734:	mov	w1, w9
  407738:	ldr	x2, [x19, #480]
  40773c:	ldr	x3, [x19, #472]
  407740:	bl	402850 <error@plt>
  407744:	b	408794 <__fxstatat@plt+0x57e4>
  407748:	mov	x8, sp
  40774c:	subs	x8, x8, #0x20
  407750:	mov	sp, x8
  407754:	ldr	x9, [x19, #1136]
  407758:	str	x8, [x9, #304]
  40775c:	ldr	x8, [x9, #880]
  407760:	ldr	x10, [x9, #304]
  407764:	str	x8, [x10]
  407768:	ldr	x8, [x9, #720]
  40776c:	ldr	x10, [x9, #304]
  407770:	str	x8, [x10, #8]
  407774:	ldr	x8, [x9, #712]
  407778:	ldr	x10, [x9, #304]
  40777c:	str	x8, [x10, #16]
  407780:	ldurb	w11, [x29, #-25]
  407784:	tbnz	w11, #0, 407798 <__fxstatat@plt+0x47e8>
  407788:	ldr	w8, [x19, #1944]
  40778c:	and	w8, w8, #0xf000
  407790:	cmp	w8, #0x4, lsl #12
  407794:	b.eq	4079a0 <__fxstatat@plt+0x49f0>  // b.none
  407798:	ldr	x8, [x19, #1136]
  40779c:	ldr	x0, [x8, #904]
  4077a0:	ldr	w9, [x19, #1916]
  4077a4:	ldr	w10, [x19, #1912]
  4077a8:	bic	w1, w9, w10
  4077ac:	bl	402f50 <mkdir@plt>
  4077b0:	cbz	w0, 407804 <__fxstatat@plt+0x4854>
  4077b4:	bl	402ef0 <__errno_location@plt>
  4077b8:	ldr	w1, [x0]
  4077bc:	adrp	x0, 41d000 <__fxstatat@plt+0x1a050>
  4077c0:	add	x0, x0, #0x68e
  4077c4:	str	w1, [x19, #468]
  4077c8:	bl	402f30 <gettext@plt>
  4077cc:	ldr	x8, [x19, #1136]
  4077d0:	ldr	x1, [x8, #904]
  4077d4:	mov	w9, #0x4                   	// #4
  4077d8:	str	x0, [x19, #456]
  4077dc:	mov	w0, w9
  4077e0:	bl	41356c <__fxstatat@plt+0x105bc>
  4077e4:	mov	w9, wzr
  4077e8:	str	x0, [x19, #448]
  4077ec:	mov	w0, w9
  4077f0:	ldr	w1, [x19, #468]
  4077f4:	ldr	x2, [x19, #456]
  4077f8:	ldr	x3, [x19, #448]
  4077fc:	bl	402850 <error@plt>
  407800:	b	408794 <__fxstatat@plt+0x57e4>
  407804:	ldr	x8, [x19, #1136]
  407808:	ldr	x0, [x8, #904]
  40780c:	add	x1, x19, #0x788
  407810:	bl	41ae98 <__fxstatat@plt+0x17ee8>
  407814:	cbz	w0, 407864 <__fxstatat@plt+0x48b4>
  407818:	bl	402ef0 <__errno_location@plt>
  40781c:	ldr	w1, [x0]
  407820:	ldr	x0, [x19, #1128]
  407824:	str	w1, [x19, #444]
  407828:	bl	402f30 <gettext@plt>
  40782c:	ldr	x8, [x19, #1136]
  407830:	ldr	x1, [x8, #904]
  407834:	mov	w9, #0x4                   	// #4
  407838:	str	x0, [x19, #432]
  40783c:	mov	w0, w9
  407840:	bl	41356c <__fxstatat@plt+0x105bc>
  407844:	mov	w9, wzr
  407848:	str	x0, [x19, #424]
  40784c:	mov	w0, w9
  407850:	ldr	w1, [x19, #444]
  407854:	ldr	x2, [x19, #432]
  407858:	ldr	x3, [x19, #424]
  40785c:	bl	402850 <error@plt>
  407860:	b	408794 <__fxstatat@plt+0x57e4>
  407864:	ldr	w8, [x19, #1944]
  407868:	and	w8, w8, #0x1c0
  40786c:	cmp	w8, #0x1c0
  407870:	b.eq	4078ec <__fxstatat@plt+0x493c>  // b.none
  407874:	ldr	w8, [x19, #1944]
  407878:	str	w8, [x19, #1920]
  40787c:	mov	w8, #0x1                   	// #1
  407880:	strb	w8, [x19, #1911]
  407884:	ldr	x9, [x19, #1136]
  407888:	ldr	x0, [x9, #904]
  40788c:	ldr	w8, [x19, #1920]
  407890:	orr	w1, w8, #0x1c0
  407894:	bl	402a30 <chmod@plt>
  407898:	cbz	w0, 4078ec <__fxstatat@plt+0x493c>
  40789c:	bl	402ef0 <__errno_location@plt>
  4078a0:	ldr	w1, [x0]
  4078a4:	adrp	x0, 41d000 <__fxstatat@plt+0x1a050>
  4078a8:	add	x0, x0, #0x82
  4078ac:	str	w1, [x19, #420]
  4078b0:	bl	402f30 <gettext@plt>
  4078b4:	ldr	x8, [x19, #1136]
  4078b8:	ldr	x1, [x8, #904]
  4078bc:	mov	w9, #0x4                   	// #4
  4078c0:	str	x0, [x19, #408]
  4078c4:	mov	w0, w9
  4078c8:	bl	41356c <__fxstatat@plt+0x105bc>
  4078cc:	mov	w9, wzr
  4078d0:	str	x0, [x19, #400]
  4078d4:	mov	w0, w9
  4078d8:	ldr	w1, [x19, #420]
  4078dc:	ldr	x2, [x19, #408]
  4078e0:	ldr	x3, [x19, #400]
  4078e4:	bl	402850 <error@plt>
  4078e8:	b	408794 <__fxstatat@plt+0x57e4>
  4078ec:	ldr	x8, [x19, #1136]
  4078f0:	ldr	x9, [x8, #856]
  4078f4:	ldrb	w10, [x9]
  4078f8:	tbnz	w10, #0, 407920 <__fxstatat@plt+0x4970>
  4078fc:	ldr	x8, [x19, #1136]
  407900:	ldr	x0, [x8, #904]
  407904:	ldr	x1, [x8, #592]
  407908:	ldr	x2, [x8, #584]
  40790c:	bl	40c900 <__fxstatat@plt+0x9950>
  407910:	ldr	x8, [x19, #1136]
  407914:	ldr	x9, [x8, #856]
  407918:	mov	w10, #0x1                   	// #1
  40791c:	strb	w10, [x9]
  407920:	ldr	x8, [x19, #1136]
  407924:	ldr	x9, [x8, #872]
  407928:	ldrb	w10, [x9, #46]
  40792c:	tbnz	w10, #0, 407934 <__fxstatat@plt+0x4984>
  407930:	b	40799c <__fxstatat@plt+0x49ec>
  407934:	ldr	x8, [x19, #1136]
  407938:	ldr	x9, [x8, #872]
  40793c:	ldrb	w10, [x9, #24]
  407940:	tbnz	w10, #0, 407948 <__fxstatat@plt+0x4998>
  407944:	b	407984 <__fxstatat@plt+0x49d4>
  407948:	adrp	x0, 41d000 <__fxstatat@plt+0x1a050>
  40794c:	add	x0, x0, #0x6a9
  407950:	bl	402f30 <gettext@plt>
  407954:	ldr	x8, [x19, #1136]
  407958:	ldr	x1, [x8, #904]
  40795c:	mov	w9, #0x4                   	// #4
  407960:	str	x0, [x19, #392]
  407964:	mov	w0, w9
  407968:	bl	41356c <__fxstatat@plt+0x105bc>
  40796c:	ldr	x1, [x19, #392]
  407970:	str	x0, [x19, #384]
  407974:	mov	x0, x1
  407978:	ldr	x1, [x19, #384]
  40797c:	bl	402ed0 <printf@plt>
  407980:	b	40799c <__fxstatat@plt+0x49ec>
  407984:	ldr	x8, [x19, #1136]
  407988:	ldr	x0, [x8, #912]
  40798c:	ldr	x1, [x8, #904]
  407990:	mov	x9, xzr
  407994:	mov	x2, x9
  407998:	bl	4097ac <__fxstatat@plt+0x67fc>
  40799c:	b	407a08 <__fxstatat@plt+0x4a58>
  4079a0:	str	wzr, [x19, #1912]
  4079a4:	ldr	x8, [x19, #1136]
  4079a8:	ldr	x9, [x8, #872]
  4079ac:	ldrb	w10, [x9, #33]
  4079b0:	tbnz	w10, #0, 4079c8 <__fxstatat@plt+0x4a18>
  4079b4:	ldr	x8, [x19, #1136]
  4079b8:	ldr	x9, [x8, #872]
  4079bc:	ldrb	w10, [x9, #37]
  4079c0:	tbnz	w10, #0, 4079c8 <__fxstatat@plt+0x4a18>
  4079c4:	b	407a08 <__fxstatat@plt+0x4a58>
  4079c8:	ldr	x8, [x19, #1136]
  4079cc:	ldr	x0, [x8, #904]
  4079d0:	ldr	x9, [x8, #872]
  4079d4:	ldrb	w10, [x9, #37]
  4079d8:	ldr	x3, [x8, #872]
  4079dc:	and	w1, w10, #0x1
  4079e0:	mov	w10, wzr
  4079e4:	and	w2, w10, #0x1
  4079e8:	bl	405974 <__fxstatat@plt+0x29c4>
  4079ec:	tbnz	w0, #0, 407a08 <__fxstatat@plt+0x4a58>
  4079f0:	ldr	x8, [x19, #1136]
  4079f4:	ldr	x9, [x8, #872]
  4079f8:	ldrb	w10, [x9, #38]
  4079fc:	tbnz	w10, #0, 407a04 <__fxstatat@plt+0x4a54>
  407a00:	b	407a08 <__fxstatat@plt+0x4a58>
  407a04:	b	408794 <__fxstatat@plt+0x57e4>
  407a08:	ldr	x8, [x19, #1136]
  407a0c:	ldr	x9, [x8, #872]
  407a10:	ldrb	w10, [x9, #28]
  407a14:	tbnz	w10, #0, 407a1c <__fxstatat@plt+0x4a6c>
  407a18:	b	407a44 <__fxstatat@plt+0x4a94>
  407a1c:	ldr	x8, [x19, #1136]
  407a20:	ldr	x9, [x8, #888]
  407a24:	cbz	x9, 407a44 <__fxstatat@plt+0x4a94>
  407a28:	ldr	x8, [x19, #1136]
  407a2c:	ldr	x9, [x8, #888]
  407a30:	ldr	x9, [x9]
  407a34:	ldr	x10, [x8, #712]
  407a38:	cmp	x9, x10
  407a3c:	b.eq	407a44 <__fxstatat@plt+0x4a94>  // b.none
  407a40:	b	407a84 <__fxstatat@plt+0x4ad4>
  407a44:	ldr	x8, [x19, #1136]
  407a48:	ldr	x0, [x8, #912]
  407a4c:	ldr	x1, [x8, #904]
  407a50:	ldurb	w9, [x29, #-25]
  407a54:	ldr	x4, [x8, #304]
  407a58:	ldr	x5, [x8, #872]
  407a5c:	ldr	x6, [x8, #856]
  407a60:	ldr	x7, [x8, #848]
  407a64:	mov	w10, #0x1                   	// #1
  407a68:	and	w2, w9, #0x1
  407a6c:	sub	x3, x29, #0xd8
  407a70:	str	w10, [x19, #380]
  407a74:	bl	4098f4 <__fxstatat@plt+0x6944>
  407a78:	ldr	w9, [x19, #380]
  407a7c:	and	w10, w0, w9
  407a80:	strb	w10, [x19, #1887]
  407a84:	b	408178 <__fxstatat@plt+0x51c8>
  407a88:	ldr	x8, [x19, #1136]
  407a8c:	ldr	x9, [x8, #872]
  407a90:	ldrb	w10, [x9, #44]
  407a94:	tbnz	w10, #0, 407a9c <__fxstatat@plt+0x4aec>
  407a98:	b	407c84 <__fxstatat@plt+0x4cd4>
  407a9c:	mov	w8, #0x1                   	// #1
  407aa0:	strb	w8, [x19, #1885]
  407aa4:	ldr	x9, [x19, #1136]
  407aa8:	ldr	x10, [x9, #912]
  407aac:	ldrb	w8, [x10]
  407ab0:	cmp	w8, #0x2f
  407ab4:	b.eq	407bc8 <__fxstatat@plt+0x4c18>  // b.none
  407ab8:	ldr	x8, [x19, #1136]
  407abc:	ldr	x0, [x8, #904]
  407ac0:	bl	40ed30 <__fxstatat@plt+0xbd80>
  407ac4:	ldr	x8, [x19, #1136]
  407ac8:	str	x0, [x8, #40]
  407acc:	ldr	x1, [x8, #40]
  407ad0:	adrp	x0, 41d000 <__fxstatat@plt+0x1a050>
  407ad4:	add	x0, x0, #0x14
  407ad8:	bl	402c60 <strcmp@plt>
  407adc:	mov	w9, #0x1                   	// #1
  407ae0:	str	w9, [x19, #376]
  407ae4:	cbz	w0, 407b5c <__fxstatat@plt+0x4bac>
  407ae8:	adrp	x0, 41d000 <__fxstatat@plt+0x1a050>
  407aec:	add	x0, x0, #0x14
  407af0:	add	x1, x19, #0x5f0
  407af4:	bl	41ae78 <__fxstatat@plt+0x17ec8>
  407af8:	mov	w8, #0x1                   	// #1
  407afc:	str	w8, [x19, #376]
  407b00:	cbnz	w0, 407b5c <__fxstatat@plt+0x4bac>
  407b04:	ldr	x8, [x19, #1136]
  407b08:	ldr	x0, [x8, #40]
  407b0c:	add	x1, x19, #0x570
  407b10:	bl	41ae78 <__fxstatat@plt+0x17ec8>
  407b14:	mov	w9, #0x1                   	// #1
  407b18:	str	w9, [x19, #376]
  407b1c:	cbnz	w0, 407b5c <__fxstatat@plt+0x4bac>
  407b20:	ldr	x8, [x19, #1136]
  407b24:	ldr	x9, [x8, #184]
  407b28:	ldr	x10, [x8, #56]
  407b2c:	mov	w11, #0x0                   	// #0
  407b30:	cmp	x9, x10
  407b34:	str	w11, [x19, #372]
  407b38:	b.ne	407b54 <__fxstatat@plt+0x4ba4>  // b.any
  407b3c:	ldr	x8, [x19, #1136]
  407b40:	ldr	x9, [x8, #176]
  407b44:	ldr	x10, [x8, #48]
  407b48:	cmp	x9, x10
  407b4c:	cset	w11, eq  // eq = none
  407b50:	str	w11, [x19, #372]
  407b54:	ldr	w8, [x19, #372]
  407b58:	str	w8, [x19, #376]
  407b5c:	ldr	w8, [x19, #376]
  407b60:	and	w8, w8, #0x1
  407b64:	strb	w8, [x19, #1383]
  407b68:	ldr	x9, [x19, #1136]
  407b6c:	ldr	x0, [x9, #40]
  407b70:	bl	402ce0 <free@plt>
  407b74:	ldrb	w8, [x19, #1383]
  407b78:	tbnz	w8, #0, 407bc8 <__fxstatat@plt+0x4c18>
  407b7c:	adrp	x0, 41d000 <__fxstatat@plt+0x1a050>
  407b80:	add	x0, x0, #0x6bf
  407b84:	bl	402f30 <gettext@plt>
  407b88:	ldr	x8, [x19, #1136]
  407b8c:	ldr	x2, [x8, #904]
  407b90:	mov	w9, wzr
  407b94:	str	x0, [x19, #360]
  407b98:	mov	w0, w9
  407b9c:	mov	w1, #0x3                   	// #3
  407ba0:	str	w9, [x19, #356]
  407ba4:	bl	4136e8 <__fxstatat@plt+0x10738>
  407ba8:	ldr	w9, [x19, #356]
  407bac:	str	x0, [x19, #344]
  407bb0:	mov	w0, w9
  407bb4:	mov	w1, w9
  407bb8:	ldr	x2, [x19, #360]
  407bbc:	ldr	x3, [x19, #344]
  407bc0:	bl	402850 <error@plt>
  407bc4:	b	408794 <__fxstatat@plt+0x57e4>
  407bc8:	ldr	x8, [x19, #1136]
  407bcc:	ldr	x0, [x8, #912]
  407bd0:	ldr	x2, [x8, #904]
  407bd4:	ldr	x9, [x8, #872]
  407bd8:	ldrb	w10, [x9, #22]
  407bdc:	mov	w1, #0xffffff9c            	// #-100
  407be0:	and	w3, w10, #0x1
  407be4:	mov	w4, #0xffffffff            	// #-1
  407be8:	bl	40d454 <__fxstatat@plt+0xa4a4>
  407bec:	str	w0, [x19, #1376]
  407bf0:	ldr	w10, [x19, #1376]
  407bf4:	mov	w11, wzr
  407bf8:	cmp	w11, w10
  407bfc:	cset	w10, ge  // ge = tcont
  407c00:	tbnz	w10, #0, 407c80 <__fxstatat@plt+0x4cd0>
  407c04:	ldr	w1, [x19, #1376]
  407c08:	adrp	x0, 41d000 <__fxstatat@plt+0x1a050>
  407c0c:	add	x0, x0, #0x6fe
  407c10:	str	w1, [x19, #340]
  407c14:	bl	402f30 <gettext@plt>
  407c18:	ldr	x8, [x19, #1136]
  407c1c:	ldr	x2, [x8, #904]
  407c20:	mov	w9, wzr
  407c24:	str	x0, [x19, #328]
  407c28:	mov	w0, w9
  407c2c:	mov	w10, #0x4                   	// #4
  407c30:	mov	w1, w10
  407c34:	str	w9, [x19, #324]
  407c38:	str	w10, [x19, #320]
  407c3c:	bl	41347c <__fxstatat@plt+0x104cc>
  407c40:	ldr	x8, [x19, #1136]
  407c44:	ldr	x2, [x8, #912]
  407c48:	mov	w9, #0x1                   	// #1
  407c4c:	str	x0, [x19, #312]
  407c50:	mov	w0, w9
  407c54:	ldr	w1, [x19, #320]
  407c58:	bl	41347c <__fxstatat@plt+0x104cc>
  407c5c:	ldr	w9, [x19, #324]
  407c60:	str	x0, [x19, #304]
  407c64:	mov	w0, w9
  407c68:	ldr	w1, [x19, #340]
  407c6c:	ldr	x2, [x19, #328]
  407c70:	ldr	x3, [x19, #312]
  407c74:	ldr	x4, [x19, #304]
  407c78:	bl	402850 <error@plt>
  407c7c:	b	408794 <__fxstatat@plt+0x57e4>
  407c80:	b	408178 <__fxstatat@plt+0x51c8>
  407c84:	ldr	x8, [x19, #1136]
  407c88:	ldr	x9, [x8, #872]
  407c8c:	ldrb	w10, [x9, #23]
  407c90:	tbnz	w10, #0, 407c98 <__fxstatat@plt+0x4ce8>
  407c94:	b	407d0c <__fxstatat@plt+0x4d5c>
  407c98:	ldr	x8, [x19, #1136]
  407c9c:	ldr	x9, [x8, #872]
  407ca0:	ldrb	w10, [x9, #22]
  407ca4:	mov	w11, #0x1                   	// #1
  407ca8:	str	w11, [x19, #300]
  407cac:	tbnz	w10, #0, 407cc8 <__fxstatat@plt+0x4d18>
  407cb0:	ldr	x8, [x19, #1136]
  407cb4:	ldr	x9, [x8, #872]
  407cb8:	ldr	w10, [x9, #8]
  407cbc:	cmp	w10, #0x3
  407cc0:	cset	w10, eq  // eq = none
  407cc4:	str	w10, [x19, #300]
  407cc8:	ldr	w8, [x19, #300]
  407ccc:	mov	w9, #0x1                   	// #1
  407cd0:	and	w8, w8, w9
  407cd4:	strb	w8, [x19, #1375]
  407cd8:	ldr	x10, [x19, #1136]
  407cdc:	ldr	x0, [x10, #912]
  407ce0:	ldr	x1, [x10, #904]
  407ce4:	ldrb	w8, [x19, #1375]
  407ce8:	ldrb	w9, [x19, #1871]
  407cec:	and	w2, w8, #0x1
  407cf0:	mov	w8, wzr
  407cf4:	and	w3, w8, #0x1
  407cf8:	and	w4, w9, #0x1
  407cfc:	bl	409158 <__fxstatat@plt+0x61a8>
  407d00:	tbnz	w0, #0, 407d08 <__fxstatat@plt+0x4d58>
  407d04:	b	408794 <__fxstatat@plt+0x57e4>
  407d08:	b	408178 <__fxstatat@plt+0x51c8>
  407d0c:	ldr	w8, [x19, #1924]
  407d10:	and	w8, w8, #0xf000
  407d14:	cmp	w8, #0x8, lsl #12
  407d18:	b.eq	407d40 <__fxstatat@plt+0x4d90>  // b.none
  407d1c:	ldr	x8, [x19, #1136]
  407d20:	ldr	x9, [x8, #872]
  407d24:	ldrb	w10, [x9, #20]
  407d28:	tbnz	w10, #0, 407d30 <__fxstatat@plt+0x4d80>
  407d2c:	b	407d7c <__fxstatat@plt+0x4dcc>
  407d30:	ldr	w8, [x19, #1924]
  407d34:	and	w8, w8, #0xf000
  407d38:	cmp	w8, #0xa, lsl #12
  407d3c:	b.eq	407d7c <__fxstatat@plt+0x4dcc>  // b.none
  407d40:	mov	w8, #0x1                   	// #1
  407d44:	strb	w8, [x19, #1886]
  407d48:	ldr	x9, [x19, #1136]
  407d4c:	ldr	x0, [x9, #912]
  407d50:	ldr	x1, [x9, #904]
  407d54:	ldr	x2, [x9, #872]
  407d58:	ldr	w8, [x19, #1916]
  407d5c:	and	w3, w8, #0x1ff
  407d60:	ldr	w4, [x19, #1912]
  407d64:	sub	x5, x29, #0x19
  407d68:	sub	x6, x29, #0xd8
  407d6c:	bl	409b9c <__fxstatat@plt+0x6bec>
  407d70:	tbnz	w0, #0, 407d78 <__fxstatat@plt+0x4dc8>
  407d74:	b	408794 <__fxstatat@plt+0x57e4>
  407d78:	b	408178 <__fxstatat@plt+0x51c8>
  407d7c:	ldr	w8, [x19, #1924]
  407d80:	and	w8, w8, #0xf000
  407d84:	cmp	w8, #0x1, lsl #12
  407d88:	b.ne	407e24 <__fxstatat@plt+0x4e74>  // b.any
  407d8c:	ldr	x8, [x19, #1136]
  407d90:	ldr	x0, [x8, #904]
  407d94:	ldr	w9, [x19, #1924]
  407d98:	ldr	w10, [x19, #1912]
  407d9c:	bic	w1, w9, w10
  407da0:	mov	x11, xzr
  407da4:	mov	x2, x11
  407da8:	bl	417900 <__fxstatat@plt+0x14950>
  407dac:	cbz	w0, 407e20 <__fxstatat@plt+0x4e70>
  407db0:	ldr	x8, [x19, #1136]
  407db4:	ldr	x0, [x8, #904]
  407db8:	ldr	w9, [x19, #1924]
  407dbc:	and	w9, w9, #0xffffefff
  407dc0:	ldr	w10, [x19, #1912]
  407dc4:	bic	w1, w9, w10
  407dc8:	bl	402970 <mkfifo@plt>
  407dcc:	cbz	w0, 407e20 <__fxstatat@plt+0x4e70>
  407dd0:	bl	402ef0 <__errno_location@plt>
  407dd4:	ldr	w1, [x0]
  407dd8:	adrp	x0, 41d000 <__fxstatat@plt+0x1a050>
  407ddc:	add	x0, x0, #0x723
  407de0:	str	w1, [x19, #296]
  407de4:	bl	402f30 <gettext@plt>
  407de8:	ldr	x8, [x19, #1136]
  407dec:	ldr	x1, [x8, #904]
  407df0:	mov	w9, #0x4                   	// #4
  407df4:	str	x0, [x19, #288]
  407df8:	mov	w0, w9
  407dfc:	bl	41356c <__fxstatat@plt+0x105bc>
  407e00:	mov	w9, wzr
  407e04:	str	x0, [x19, #280]
  407e08:	mov	w0, w9
  407e0c:	ldr	w1, [x19, #296]
  407e10:	ldr	x2, [x19, #288]
  407e14:	ldr	x3, [x19, #280]
  407e18:	bl	402850 <error@plt>
  407e1c:	b	408794 <__fxstatat@plt+0x57e4>
  407e20:	b	408178 <__fxstatat@plt+0x51c8>
  407e24:	ldr	w8, [x19, #1924]
  407e28:	and	w8, w8, #0xf000
  407e2c:	cmp	w8, #0x6, lsl #12
  407e30:	b.eq	407e54 <__fxstatat@plt+0x4ea4>  // b.none
  407e34:	ldr	w8, [x19, #1924]
  407e38:	and	w8, w8, #0xf000
  407e3c:	cmp	w8, #0x2, lsl #12
  407e40:	b.eq	407e54 <__fxstatat@plt+0x4ea4>  // b.none
  407e44:	ldr	w8, [x19, #1924]
  407e48:	and	w8, w8, #0xf000
  407e4c:	cmp	w8, #0xc, lsl #12
  407e50:	b.ne	407ec8 <__fxstatat@plt+0x4f18>  // b.any
  407e54:	ldr	x8, [x19, #1136]
  407e58:	ldr	x0, [x8, #904]
  407e5c:	ldr	w9, [x19, #1924]
  407e60:	ldr	w10, [x19, #1912]
  407e64:	bic	w1, w9, w10
  407e68:	ldr	x2, [x8, #744]
  407e6c:	bl	417900 <__fxstatat@plt+0x14950>
  407e70:	cbz	w0, 407ec4 <__fxstatat@plt+0x4f14>
  407e74:	bl	402ef0 <__errno_location@plt>
  407e78:	ldr	w1, [x0]
  407e7c:	adrp	x0, 41d000 <__fxstatat@plt+0x1a050>
  407e80:	add	x0, x0, #0x739
  407e84:	str	w1, [x19, #276]
  407e88:	bl	402f30 <gettext@plt>
  407e8c:	ldr	x8, [x19, #1136]
  407e90:	ldr	x1, [x8, #904]
  407e94:	mov	w9, #0x4                   	// #4
  407e98:	str	x0, [x19, #264]
  407e9c:	mov	w0, w9
  407ea0:	bl	41356c <__fxstatat@plt+0x105bc>
  407ea4:	mov	w9, wzr
  407ea8:	str	x0, [x19, #256]
  407eac:	mov	w0, w9
  407eb0:	ldr	w1, [x19, #276]
  407eb4:	ldr	x2, [x19, #264]
  407eb8:	ldr	x3, [x19, #256]
  407ebc:	bl	402850 <error@plt>
  407ec0:	b	408794 <__fxstatat@plt+0x57e4>
  407ec4:	b	408178 <__fxstatat@plt+0x51c8>
  407ec8:	ldr	w8, [x19, #1924]
  407ecc:	and	w8, w8, #0xf000
  407ed0:	cmp	w8, #0xa, lsl #12
  407ed4:	b.ne	408134 <__fxstatat@plt+0x5184>  // b.any
  407ed8:	ldr	x8, [x19, #1136]
  407edc:	ldr	x0, [x8, #912]
  407ee0:	ldr	x1, [x8, #760]
  407ee4:	bl	40d7a8 <__fxstatat@plt+0xa7f8>
  407ee8:	ldr	x8, [x19, #1136]
  407eec:	str	x0, [x8, #16]
  407ef0:	mov	w9, #0x1                   	// #1
  407ef4:	strb	w9, [x19, #1885]
  407ef8:	ldr	x10, [x8, #16]
  407efc:	cbnz	x10, 407f50 <__fxstatat@plt+0x4fa0>
  407f00:	bl	402ef0 <__errno_location@plt>
  407f04:	ldr	w1, [x0]
  407f08:	adrp	x0, 41d000 <__fxstatat@plt+0x1a050>
  407f0c:	add	x0, x0, #0x757
  407f10:	str	w1, [x19, #252]
  407f14:	bl	402f30 <gettext@plt>
  407f18:	ldr	x8, [x19, #1136]
  407f1c:	ldr	x1, [x8, #912]
  407f20:	mov	w9, #0x4                   	// #4
  407f24:	str	x0, [x19, #240]
  407f28:	mov	w0, w9
  407f2c:	bl	41356c <__fxstatat@plt+0x105bc>
  407f30:	mov	w9, wzr
  407f34:	str	x0, [x19, #232]
  407f38:	mov	w0, w9
  407f3c:	ldr	w1, [x19, #252]
  407f40:	ldr	x2, [x19, #240]
  407f44:	ldr	x3, [x19, #232]
  407f48:	bl	402850 <error@plt>
  407f4c:	b	408794 <__fxstatat@plt+0x57e4>
  407f50:	ldr	x8, [x19, #1136]
  407f54:	ldr	x0, [x8, #16]
  407f58:	ldr	x2, [x8, #904]
  407f5c:	ldr	x9, [x8, #872]
  407f60:	ldrb	w10, [x9, #22]
  407f64:	mov	w1, #0xffffff9c            	// #-100
  407f68:	and	w3, w10, #0x1
  407f6c:	mov	w4, #0xffffffff            	// #-1
  407f70:	bl	40d454 <__fxstatat@plt+0xa4a4>
  407f74:	str	w0, [x19, #1356]
  407f78:	ldr	w10, [x19, #1356]
  407f7c:	mov	w11, wzr
  407f80:	cmp	w11, w10
  407f84:	cset	w10, ge  // ge = tcont
  407f88:	tbnz	w10, #0, 40801c <__fxstatat@plt+0x506c>
  407f8c:	ldr	x8, [x19, #1136]
  407f90:	ldr	x9, [x8, #872]
  407f94:	ldrb	w10, [x9, #45]
  407f98:	tbnz	w10, #0, 407fa0 <__fxstatat@plt+0x4ff0>
  407f9c:	b	40801c <__fxstatat@plt+0x506c>
  407fa0:	ldurb	w8, [x29, #-25]
  407fa4:	tbnz	w8, #0, 40801c <__fxstatat@plt+0x506c>
  407fa8:	ldr	w8, [x19, #1944]
  407fac:	and	w8, w8, #0xf000
  407fb0:	cmp	w8, #0xa, lsl #12
  407fb4:	b.ne	40801c <__fxstatat@plt+0x506c>  // b.any
  407fb8:	ldr	x8, [x19, #1136]
  407fbc:	ldr	x9, [x8, #632]
  407fc0:	ldr	x0, [x8, #16]
  407fc4:	str	x9, [x19, #224]
  407fc8:	bl	402810 <strlen@plt>
  407fcc:	ldr	x8, [x19, #224]
  407fd0:	cmp	x8, x0
  407fd4:	b.ne	40801c <__fxstatat@plt+0x506c>  // b.any
  407fd8:	ldr	x8, [x19, #1136]
  407fdc:	ldr	x0, [x8, #904]
  407fe0:	ldr	x1, [x8, #632]
  407fe4:	bl	40d7a8 <__fxstatat@plt+0xa7f8>
  407fe8:	ldr	x8, [x19, #1136]
  407fec:	str	x0, [x8]
  407ff0:	ldr	x9, [x8]
  407ff4:	cbz	x9, 40801c <__fxstatat@plt+0x506c>
  407ff8:	ldr	x8, [x19, #1136]
  407ffc:	ldr	x0, [x8]
  408000:	ldr	x1, [x8, #16]
  408004:	bl	402c60 <strcmp@plt>
  408008:	cbnz	w0, 408010 <__fxstatat@plt+0x5060>
  40800c:	str	wzr, [x19, #1356]
  408010:	ldr	x8, [x19, #1136]
  408014:	ldr	x0, [x8]
  408018:	bl	402ce0 <free@plt>
  40801c:	ldr	x8, [x19, #1136]
  408020:	ldr	x0, [x8, #16]
  408024:	bl	402ce0 <free@plt>
  408028:	ldr	w9, [x19, #1356]
  40802c:	mov	w10, wzr
  408030:	cmp	w10, w9
  408034:	cset	w9, ge  // ge = tcont
  408038:	tbnz	w9, #0, 408088 <__fxstatat@plt+0x50d8>
  40803c:	ldr	w1, [x19, #1356]
  408040:	adrp	x0, 41d000 <__fxstatat@plt+0x1a050>
  408044:	add	x0, x0, #0x774
  408048:	str	w1, [x19, #220]
  40804c:	bl	402f30 <gettext@plt>
  408050:	ldr	x8, [x19, #1136]
  408054:	ldr	x1, [x8, #904]
  408058:	mov	w9, #0x4                   	// #4
  40805c:	str	x0, [x19, #208]
  408060:	mov	w0, w9
  408064:	bl	41356c <__fxstatat@plt+0x105bc>
  408068:	mov	w9, wzr
  40806c:	str	x0, [x19, #200]
  408070:	mov	w0, w9
  408074:	ldr	w1, [x19, #220]
  408078:	ldr	x2, [x19, #208]
  40807c:	ldr	x3, [x19, #200]
  408080:	bl	402850 <error@plt>
  408084:	b	408794 <__fxstatat@plt+0x57e4>
  408088:	ldr	x8, [x19, #1136]
  40808c:	ldr	x9, [x8, #872]
  408090:	ldrb	w10, [x9, #37]
  408094:	tbnz	w10, #0, 40809c <__fxstatat@plt+0x50ec>
  408098:	b	4080a0 <__fxstatat@plt+0x50f0>
  40809c:	bl	40aca4 <__fxstatat@plt+0x7cf4>
  4080a0:	ldr	x8, [x19, #1136]
  4080a4:	ldr	x9, [x8, #872]
  4080a8:	ldrb	w10, [x9, #29]
  4080ac:	tbnz	w10, #0, 4080b4 <__fxstatat@plt+0x5104>
  4080b0:	b	408130 <__fxstatat@plt+0x5180>
  4080b4:	ldr	x8, [x19, #1136]
  4080b8:	ldr	x0, [x8, #904]
  4080bc:	ldur	w1, [x29, #-192]
  4080c0:	ldur	w2, [x29, #-188]
  4080c4:	bl	402ca0 <lchown@plt>
  4080c8:	cbz	w0, 408130 <__fxstatat@plt+0x5180>
  4080cc:	ldr	x8, [x19, #1136]
  4080d0:	ldr	x0, [x8, #872]
  4080d4:	bl	408940 <__fxstatat@plt+0x5990>
  4080d8:	tbnz	w0, #0, 408130 <__fxstatat@plt+0x5180>
  4080dc:	bl	402ef0 <__errno_location@plt>
  4080e0:	ldr	w1, [x0]
  4080e4:	adrp	x0, 41d000 <__fxstatat@plt+0x1a050>
  4080e8:	add	x0, x0, #0xde
  4080ec:	str	w1, [x19, #196]
  4080f0:	bl	402f30 <gettext@plt>
  4080f4:	ldr	x8, [x19, #1136]
  4080f8:	ldr	x3, [x8, #904]
  4080fc:	mov	w9, wzr
  408100:	str	x0, [x19, #184]
  408104:	mov	w0, w9
  408108:	ldr	w1, [x19, #196]
  40810c:	ldr	x2, [x19, #184]
  408110:	bl	402850 <error@plt>
  408114:	ldr	x8, [x19, #1136]
  408118:	ldr	x10, [x8, #872]
  40811c:	ldrb	w9, [x10, #36]
  408120:	tbnz	w9, #0, 408128 <__fxstatat@plt+0x5178>
  408124:	b	40812c <__fxstatat@plt+0x517c>
  408128:	b	408794 <__fxstatat@plt+0x57e4>
  40812c:	b	408130 <__fxstatat@plt+0x5180>
  408130:	b	408178 <__fxstatat@plt+0x51c8>
  408134:	adrp	x0, 41d000 <__fxstatat@plt+0x1a050>
  408138:	add	x0, x0, #0x793
  40813c:	bl	402f30 <gettext@plt>
  408140:	ldr	x8, [x19, #1136]
  408144:	ldr	x1, [x8, #912]
  408148:	mov	w9, #0x4                   	// #4
  40814c:	str	x0, [x19, #176]
  408150:	mov	w0, w9
  408154:	bl	41356c <__fxstatat@plt+0x105bc>
  408158:	mov	w9, wzr
  40815c:	str	x0, [x19, #168]
  408160:	mov	w0, w9
  408164:	mov	w1, w9
  408168:	ldr	x2, [x19, #176]
  40816c:	ldr	x3, [x19, #168]
  408170:	bl	402850 <error@plt>
  408174:	b	408794 <__fxstatat@plt+0x57e4>
  408178:	ldurb	w8, [x29, #-25]
  40817c:	tbnz	w8, #0, 408204 <__fxstatat@plt+0x5254>
  408180:	ldr	x8, [x19, #1136]
  408184:	ldr	x9, [x8, #872]
  408188:	ldrb	w10, [x9, #20]
  40818c:	tbnz	w10, #0, 408204 <__fxstatat@plt+0x5254>
  408190:	ldr	w8, [x19, #1924]
  408194:	and	w8, w8, #0xf000
  408198:	cmp	w8, #0x4, lsl #12
  40819c:	b.eq	408204 <__fxstatat@plt+0x5254>  // b.none
  4081a0:	ldr	x8, [x19, #1136]
  4081a4:	ldr	x9, [x8, #872]
  4081a8:	ldrb	w10, [x9, #33]
  4081ac:	tbnz	w10, #0, 4081c4 <__fxstatat@plt+0x5214>
  4081b0:	ldr	x8, [x19, #1136]
  4081b4:	ldr	x9, [x8, #872]
  4081b8:	ldrb	w10, [x9, #37]
  4081bc:	tbnz	w10, #0, 4081c4 <__fxstatat@plt+0x5214>
  4081c0:	b	408204 <__fxstatat@plt+0x5254>
  4081c4:	ldr	x8, [x19, #1136]
  4081c8:	ldr	x0, [x8, #904]
  4081cc:	ldr	x9, [x8, #872]
  4081d0:	ldrb	w10, [x9, #37]
  4081d4:	ldr	x3, [x8, #872]
  4081d8:	and	w1, w10, #0x1
  4081dc:	mov	w10, wzr
  4081e0:	and	w2, w10, #0x1
  4081e4:	bl	405974 <__fxstatat@plt+0x29c4>
  4081e8:	tbnz	w0, #0, 408204 <__fxstatat@plt+0x5254>
  4081ec:	ldr	x8, [x19, #1136]
  4081f0:	ldr	x9, [x8, #872]
  4081f4:	ldrb	w10, [x9, #38]
  4081f8:	tbnz	w10, #0, 408200 <__fxstatat@plt+0x5250>
  4081fc:	b	408204 <__fxstatat@plt+0x5254>
  408200:	b	408794 <__fxstatat@plt+0x57e4>
  408204:	ldurb	w8, [x29, #-57]
  408208:	tbnz	w8, #0, 408210 <__fxstatat@plt+0x5260>
  40820c:	b	40824c <__fxstatat@plt+0x529c>
  408210:	ldr	x8, [x19, #1136]
  408214:	ldr	x9, [x8, #872]
  408218:	ldr	x9, [x9, #64]
  40821c:	cbz	x9, 40824c <__fxstatat@plt+0x529c>
  408220:	ldr	x8, [x19, #1136]
  408224:	ldr	x0, [x8, #904]
  408228:	add	x1, x19, #0x4c0
  40822c:	bl	41ae98 <__fxstatat@plt+0x17ee8>
  408230:	cbnz	w0, 40824c <__fxstatat@plt+0x529c>
  408234:	ldr	x8, [x19, #1136]
  408238:	ldr	x9, [x8, #872]
  40823c:	ldr	x0, [x9, #64]
  408240:	ldr	x1, [x8, #904]
  408244:	add	x2, x19, #0x4c0
  408248:	bl	40f24c <__fxstatat@plt+0xc29c>
  40824c:	ldr	x8, [x19, #1136]
  408250:	ldr	x9, [x8, #872]
  408254:	ldrb	w10, [x9, #23]
  408258:	tbnz	w10, #0, 408260 <__fxstatat@plt+0x52b0>
  40825c:	b	408280 <__fxstatat@plt+0x52d0>
  408260:	ldr	w8, [x19, #1924]
  408264:	and	w8, w8, #0xf000
  408268:	cmp	w8, #0x4, lsl #12
  40826c:	b.eq	408280 <__fxstatat@plt+0x52d0>  // b.none
  408270:	ldrb	w8, [x19, #1887]
  408274:	and	w8, w8, #0x1
  408278:	sturb	w8, [x29, #-1]
  40827c:	b	4088bc <__fxstatat@plt+0x590c>
  408280:	ldrb	w8, [x19, #1886]
  408284:	tbnz	w8, #0, 40828c <__fxstatat@plt+0x52dc>
  408288:	b	40829c <__fxstatat@plt+0x52ec>
  40828c:	ldrb	w8, [x19, #1887]
  408290:	and	w8, w8, #0x1
  408294:	sturb	w8, [x29, #-1]
  408298:	b	4088bc <__fxstatat@plt+0x590c>
  40829c:	ldr	x8, [x19, #1136]
  4082a0:	ldr	x9, [x8, #872]
  4082a4:	ldrb	w10, [x9, #31]
  4082a8:	tbnz	w10, #0, 4082b0 <__fxstatat@plt+0x5300>
  4082ac:	b	408398 <__fxstatat@plt+0x53e8>
  4082b0:	sub	x8, x29, #0xd8
  4082b4:	mov	x0, x8
  4082b8:	str	x8, [x19, #160]
  4082bc:	bl	414a28 <__fxstatat@plt+0x11a78>
  4082c0:	str	x0, [x19, #1168]
  4082c4:	str	x1, [x19, #1176]
  4082c8:	ldr	q0, [x19, #1168]
  4082cc:	str	q0, [x19, #1184]
  4082d0:	ldr	x0, [x19, #160]
  4082d4:	bl	414a70 <__fxstatat@plt+0x11ac0>
  4082d8:	str	x0, [x19, #1152]
  4082dc:	str	x1, [x19, #1160]
  4082e0:	ldr	q0, [x19, #1152]
  4082e4:	str	q0, [x19, #1200]
  4082e8:	ldrb	w9, [x19, #1885]
  4082ec:	tbnz	w9, #0, 4082f4 <__fxstatat@plt+0x5344>
  4082f0:	b	40830c <__fxstatat@plt+0x535c>
  4082f4:	ldr	x8, [x19, #1136]
  4082f8:	ldr	x0, [x8, #904]
  4082fc:	add	x1, x19, #0x4a0
  408300:	bl	40acfc <__fxstatat@plt+0x7d4c>
  408304:	str	w0, [x19, #156]
  408308:	b	408320 <__fxstatat@plt+0x5370>
  40830c:	ldr	x8, [x19, #1136]
  408310:	ldr	x0, [x8, #904]
  408314:	add	x1, x19, #0x4a0
  408318:	bl	416234 <__fxstatat@plt+0x13284>
  40831c:	str	w0, [x19, #156]
  408320:	ldr	w8, [x19, #156]
  408324:	cbz	w8, 408398 <__fxstatat@plt+0x53e8>
  408328:	bl	402ef0 <__errno_location@plt>
  40832c:	ldr	w1, [x0]
  408330:	adrp	x0, 41d000 <__fxstatat@plt+0x1a050>
  408334:	add	x0, x0, #0x7ac
  408338:	str	w1, [x19, #152]
  40833c:	bl	402f30 <gettext@plt>
  408340:	ldr	x8, [x19, #1136]
  408344:	ldr	x1, [x8, #904]
  408348:	mov	w9, #0x4                   	// #4
  40834c:	str	x0, [x19, #144]
  408350:	mov	w0, w9
  408354:	bl	41356c <__fxstatat@plt+0x105bc>
  408358:	mov	w9, wzr
  40835c:	str	x0, [x19, #136]
  408360:	mov	w0, w9
  408364:	ldr	w1, [x19, #152]
  408368:	ldr	x2, [x19, #144]
  40836c:	ldr	x3, [x19, #136]
  408370:	bl	402850 <error@plt>
  408374:	ldr	x8, [x19, #1136]
  408378:	ldr	x10, [x8, #872]
  40837c:	ldrb	w9, [x10, #36]
  408380:	tbnz	w9, #0, 408388 <__fxstatat@plt+0x53d8>
  408384:	b	408398 <__fxstatat@plt+0x53e8>
  408388:	mov	w8, wzr
  40838c:	and	w8, w8, #0x1
  408390:	sturb	w8, [x29, #-1]
  408394:	b	4088bc <__fxstatat@plt+0x590c>
  408398:	ldrb	w8, [x19, #1885]
  40839c:	tbnz	w8, #0, 408444 <__fxstatat@plt+0x5494>
  4083a0:	ldr	x8, [x19, #1136]
  4083a4:	ldr	x9, [x8, #872]
  4083a8:	ldrb	w10, [x9, #29]
  4083ac:	tbnz	w10, #0, 4083b4 <__fxstatat@plt+0x5404>
  4083b0:	b	408444 <__fxstatat@plt+0x5494>
  4083b4:	ldurb	w8, [x29, #-25]
  4083b8:	tbnz	w8, #0, 4083dc <__fxstatat@plt+0x542c>
  4083bc:	ldur	w8, [x29, #-192]
  4083c0:	ldr	w9, [x19, #1952]
  4083c4:	cmp	w8, w9
  4083c8:	b.ne	4083dc <__fxstatat@plt+0x542c>  // b.any
  4083cc:	ldur	w8, [x29, #-188]
  4083d0:	ldr	w9, [x19, #1956]
  4083d4:	cmp	w8, w9
  4083d8:	b.eq	408444 <__fxstatat@plt+0x5494>  // b.none
  4083dc:	ldr	x8, [x19, #1136]
  4083e0:	ldr	x0, [x8, #872]
  4083e4:	ldr	x1, [x8, #904]
  4083e8:	ldurb	w9, [x29, #-25]
  4083ec:	mov	w10, #0xffffffff            	// #-1
  4083f0:	mov	w2, w10
  4083f4:	sub	x3, x29, #0xd8
  4083f8:	and	w4, w9, #0x1
  4083fc:	add	x5, x19, #0x788
  408400:	str	w10, [x19, #132]
  408404:	bl	40ad4c <__fxstatat@plt+0x7d9c>
  408408:	ldr	w9, [x19, #132]
  40840c:	cmp	w0, w9
  408410:	str	w0, [x19, #128]
  408414:	b.eq	408428 <__fxstatat@plt+0x5478>  // b.none
  408418:	b	40841c <__fxstatat@plt+0x546c>
  40841c:	ldr	w8, [x19, #128]
  408420:	cbz	w8, 408438 <__fxstatat@plt+0x5488>
  408424:	b	408444 <__fxstatat@plt+0x5494>
  408428:	mov	w8, wzr
  40842c:	and	w8, w8, #0x1
  408430:	sturb	w8, [x29, #-1]
  408434:	b	4088bc <__fxstatat@plt+0x590c>
  408438:	ldr	w8, [x19, #1924]
  40843c:	and	w8, w8, #0xfffff1ff
  408440:	str	w8, [x19, #1924]
  408444:	ldr	x8, [x19, #1136]
  408448:	ldr	x9, [x8, #872]
  40844c:	ldrb	w10, [x9, #39]
  408450:	tbnz	w10, #0, 408458 <__fxstatat@plt+0x54a8>
  408454:	b	4084a0 <__fxstatat@plt+0x54f0>
  408458:	ldr	x8, [x19, #1136]
  40845c:	ldr	x0, [x8, #912]
  408460:	ldr	x2, [x8, #904]
  408464:	ldr	x4, [x8, #872]
  408468:	mov	w9, #0xffffffff            	// #-1
  40846c:	mov	w1, w9
  408470:	mov	w3, w9
  408474:	bl	40b024 <__fxstatat@plt+0x8074>
  408478:	tbnz	w0, #0, 4084a0 <__fxstatat@plt+0x54f0>
  40847c:	ldr	x8, [x19, #1136]
  408480:	ldr	x9, [x8, #872]
  408484:	ldrb	w10, [x9, #40]
  408488:	tbnz	w10, #0, 408490 <__fxstatat@plt+0x54e0>
  40848c:	b	4084a0 <__fxstatat@plt+0x54f0>
  408490:	mov	w8, wzr
  408494:	and	w8, w8, #0x1
  408498:	sturb	w8, [x29, #-1]
  40849c:	b	4088bc <__fxstatat@plt+0x590c>
  4084a0:	ldrb	w8, [x19, #1885]
  4084a4:	tbnz	w8, #0, 4084ac <__fxstatat@plt+0x54fc>
  4084a8:	b	4084bc <__fxstatat@plt+0x550c>
  4084ac:	ldrb	w8, [x19, #1887]
  4084b0:	and	w8, w8, #0x1
  4084b4:	sturb	w8, [x29, #-1]
  4084b8:	b	4088bc <__fxstatat@plt+0x590c>
  4084bc:	ldr	x8, [x19, #1136]
  4084c0:	ldr	x0, [x8, #904]
  4084c4:	mov	w1, #0xffffffff            	// #-1
  4084c8:	sub	x2, x29, #0xd8
  4084cc:	bl	40b248 <__fxstatat@plt+0x8298>
  4084d0:	ldr	x8, [x19, #1136]
  4084d4:	ldr	x9, [x8, #872]
  4084d8:	ldrb	w10, [x9, #30]
  4084dc:	tbnz	w10, #0, 4084f4 <__fxstatat@plt+0x5544>
  4084e0:	ldr	x8, [x19, #1136]
  4084e4:	ldr	x9, [x8, #872]
  4084e8:	ldrb	w10, [x9, #24]
  4084ec:	tbnz	w10, #0, 4084f4 <__fxstatat@plt+0x5544>
  4084f0:	b	408540 <__fxstatat@plt+0x5590>
  4084f4:	ldr	x8, [x19, #1136]
  4084f8:	ldr	x0, [x8, #912]
  4084fc:	ldr	x2, [x8, #904]
  408500:	ldr	w4, [x19, #1924]
  408504:	mov	w9, #0xffffffff            	// #-1
  408508:	mov	w1, w9
  40850c:	mov	w3, w9
  408510:	bl	40d620 <__fxstatat@plt+0xa670>
  408514:	cbz	w0, 40853c <__fxstatat@plt+0x558c>
  408518:	ldr	x8, [x19, #1136]
  40851c:	ldr	x9, [x8, #872]
  408520:	ldrb	w10, [x9, #36]
  408524:	tbnz	w10, #0, 40852c <__fxstatat@plt+0x557c>
  408528:	b	40853c <__fxstatat@plt+0x558c>
  40852c:	mov	w8, wzr
  408530:	and	w8, w8, #0x1
  408534:	sturb	w8, [x29, #-1]
  408538:	b	4088bc <__fxstatat@plt+0x590c>
  40853c:	b	408784 <__fxstatat@plt+0x57d4>
  408540:	ldr	x8, [x19, #1136]
  408544:	ldr	x9, [x8, #872]
  408548:	ldrb	w10, [x9, #43]
  40854c:	tbnz	w10, #0, 408554 <__fxstatat@plt+0x55a4>
  408550:	b	408584 <__fxstatat@plt+0x55d4>
  408554:	ldr	x8, [x19, #1136]
  408558:	ldr	x0, [x8, #904]
  40855c:	ldr	x9, [x8, #872]
  408560:	ldr	w2, [x9, #16]
  408564:	mov	w1, #0xffffffff            	// #-1
  408568:	bl	40d720 <__fxstatat@plt+0xa770>
  40856c:	cbz	w0, 408580 <__fxstatat@plt+0x55d0>
  408570:	mov	w8, wzr
  408574:	and	w8, w8, #0x1
  408578:	sturb	w8, [x29, #-1]
  40857c:	b	4088bc <__fxstatat@plt+0x590c>
  408580:	b	408784 <__fxstatat@plt+0x57d4>
  408584:	ldr	x8, [x19, #1136]
  408588:	ldr	x9, [x8, #872]
  40858c:	ldrb	w10, [x9, #32]
  408590:	tbnz	w10, #0, 408598 <__fxstatat@plt+0x55e8>
  408594:	b	40862c <__fxstatat@plt+0x567c>
  408598:	ldurb	w8, [x29, #-25]
  40859c:	tbnz	w8, #0, 4085a4 <__fxstatat@plt+0x55f4>
  4085a0:	b	40862c <__fxstatat@plt+0x567c>
  4085a4:	ldr	w8, [x19, #1924]
  4085a8:	and	w8, w8, #0xf000
  4085ac:	mov	w9, #0x1                   	// #1
  4085b0:	cmp	w8, #0x4, lsl #12
  4085b4:	str	w9, [x19, #124]
  4085b8:	b.eq	4085d0 <__fxstatat@plt+0x5620>  // b.none
  4085bc:	ldr	w8, [x19, #1924]
  4085c0:	and	w8, w8, #0xf000
  4085c4:	cmp	w8, #0xc, lsl #12
  4085c8:	cset	w8, eq  // eq = none
  4085cc:	str	w8, [x19, #124]
  4085d0:	ldr	w8, [x19, #124]
  4085d4:	mov	w9, #0x1b6                 	// #438
  4085d8:	mov	w10, #0x1ff                 	// #511
  4085dc:	tst	w8, #0x1
  4085e0:	csel	w8, w10, w9, ne  // ne = any
  4085e4:	str	w8, [x19, #1148]
  4085e8:	ldr	x11, [x19, #1136]
  4085ec:	ldr	x0, [x11, #904]
  4085f0:	ldr	w8, [x19, #1148]
  4085f4:	str	x0, [x19, #112]
  4085f8:	str	w8, [x19, #108]
  4085fc:	bl	40899c <__fxstatat@plt+0x59ec>
  408600:	mov	w1, #0xffffffff            	// #-1
  408604:	ldr	w8, [x19, #108]
  408608:	bic	w2, w8, w0
  40860c:	ldr	x0, [x19, #112]
  408610:	bl	40d720 <__fxstatat@plt+0xa770>
  408614:	cbz	w0, 408628 <__fxstatat@plt+0x5678>
  408618:	mov	w8, wzr
  40861c:	and	w8, w8, #0x1
  408620:	sturb	w8, [x29, #-1]
  408624:	b	4088bc <__fxstatat@plt+0x590c>
  408628:	b	408784 <__fxstatat@plt+0x57d4>
  40862c:	ldr	w8, [x19, #1912]
  408630:	cbz	w8, 4086ec <__fxstatat@plt+0x573c>
  408634:	bl	40899c <__fxstatat@plt+0x59ec>
  408638:	ldr	w8, [x19, #1912]
  40863c:	bic	w8, w8, w0
  408640:	str	w8, [x19, #1912]
  408644:	ldr	w8, [x19, #1912]
  408648:	cbz	w8, 4086ec <__fxstatat@plt+0x573c>
  40864c:	ldrb	w8, [x19, #1911]
  408650:	tbnz	w8, #0, 4086ec <__fxstatat@plt+0x573c>
  408654:	ldurb	w8, [x29, #-25]
  408658:	tbnz	w8, #0, 408660 <__fxstatat@plt+0x56b0>
  40865c:	b	4086cc <__fxstatat@plt+0x571c>
  408660:	ldr	x8, [x19, #1136]
  408664:	ldr	x0, [x8, #904]
  408668:	add	x1, x19, #0x788
  40866c:	bl	41ae98 <__fxstatat@plt+0x17ee8>
  408670:	cbz	w0, 4086cc <__fxstatat@plt+0x571c>
  408674:	bl	402ef0 <__errno_location@plt>
  408678:	ldr	w1, [x0]
  40867c:	ldr	x0, [x19, #1128]
  408680:	str	w1, [x19, #104]
  408684:	bl	402f30 <gettext@plt>
  408688:	ldr	x8, [x19, #1136]
  40868c:	ldr	x1, [x8, #904]
  408690:	mov	w9, #0x4                   	// #4
  408694:	str	x0, [x19, #96]
  408698:	mov	w0, w9
  40869c:	bl	41356c <__fxstatat@plt+0x105bc>
  4086a0:	mov	w9, wzr
  4086a4:	str	x0, [x19, #88]
  4086a8:	mov	w0, w9
  4086ac:	ldr	w1, [x19, #104]
  4086b0:	ldr	x2, [x19, #96]
  4086b4:	ldr	x3, [x19, #88]
  4086b8:	bl	402850 <error@plt>
  4086bc:	mov	w9, wzr
  4086c0:	and	w9, w9, #0x1
  4086c4:	sturb	w9, [x29, #-1]
  4086c8:	b	4088bc <__fxstatat@plt+0x590c>
  4086cc:	ldr	w8, [x19, #1944]
  4086d0:	str	w8, [x19, #1920]
  4086d4:	ldr	w8, [x19, #1912]
  4086d8:	ldr	w9, [x19, #1920]
  4086dc:	bic	w8, w8, w9
  4086e0:	cbz	w8, 4086ec <__fxstatat@plt+0x573c>
  4086e4:	mov	w8, #0x1                   	// #1
  4086e8:	strb	w8, [x19, #1911]
  4086ec:	ldrb	w8, [x19, #1911]
  4086f0:	tbnz	w8, #0, 4086f8 <__fxstatat@plt+0x5748>
  4086f4:	b	408784 <__fxstatat@plt+0x57d4>
  4086f8:	ldr	x8, [x19, #1136]
  4086fc:	ldr	x0, [x8, #904]
  408700:	ldr	w9, [x19, #1920]
  408704:	ldr	w10, [x19, #1912]
  408708:	orr	w1, w9, w10
  40870c:	bl	402a30 <chmod@plt>
  408710:	cbz	w0, 408784 <__fxstatat@plt+0x57d4>
  408714:	bl	402ef0 <__errno_location@plt>
  408718:	ldr	w1, [x0]
  40871c:	adrp	x0, 41d000 <__fxstatat@plt+0x1a050>
  408720:	add	x0, x0, #0x7c4
  408724:	str	w1, [x19, #84]
  408728:	bl	402f30 <gettext@plt>
  40872c:	ldr	x8, [x19, #1136]
  408730:	ldr	x1, [x8, #904]
  408734:	mov	w9, #0x4                   	// #4
  408738:	str	x0, [x19, #72]
  40873c:	mov	w0, w9
  408740:	bl	41356c <__fxstatat@plt+0x105bc>
  408744:	mov	w9, wzr
  408748:	str	x0, [x19, #64]
  40874c:	mov	w0, w9
  408750:	ldr	w1, [x19, #84]
  408754:	ldr	x2, [x19, #72]
  408758:	ldr	x3, [x19, #64]
  40875c:	bl	402850 <error@plt>
  408760:	ldr	x8, [x19, #1136]
  408764:	ldr	x10, [x8, #872]
  408768:	ldrb	w9, [x10, #36]
  40876c:	tbnz	w9, #0, 408774 <__fxstatat@plt+0x57c4>
  408770:	b	408784 <__fxstatat@plt+0x57d4>
  408774:	mov	w8, wzr
  408778:	and	w8, w8, #0x1
  40877c:	sturb	w8, [x29, #-1]
  408780:	b	4088bc <__fxstatat@plt+0x590c>
  408784:	ldrb	w8, [x19, #1887]
  408788:	and	w8, w8, #0x1
  40878c:	sturb	w8, [x29, #-1]
  408790:	b	4088bc <__fxstatat@plt+0x590c>
  408794:	ldr	x8, [x19, #1136]
  408798:	ldr	x9, [x8, #872]
  40879c:	ldrb	w10, [x9, #37]
  4087a0:	tbnz	w10, #0, 4087a8 <__fxstatat@plt+0x57f8>
  4087a4:	b	4087ac <__fxstatat@plt+0x57fc>
  4087a8:	bl	40aca4 <__fxstatat@plt+0x7cf4>
  4087ac:	ldr	x8, [x19, #1136]
  4087b0:	ldr	x9, [x8, #552]
  4087b4:	cbnz	x9, 4087c8 <__fxstatat@plt+0x5818>
  4087b8:	ldr	x8, [x19, #1136]
  4087bc:	ldr	x0, [x8, #720]
  4087c0:	ldr	x1, [x8, #712]
  4087c4:	bl	40c7f0 <__fxstatat@plt+0x9840>
  4087c8:	ldr	x8, [x19, #1136]
  4087cc:	ldr	x9, [x8, #544]
  4087d0:	cbz	x9, 4088b0 <__fxstatat@plt+0x5900>
  4087d4:	ldr	x8, [x19, #1136]
  4087d8:	ldr	x0, [x8, #544]
  4087dc:	ldr	x1, [x8, #904]
  4087e0:	bl	402d90 <rename@plt>
  4087e4:	cbz	w0, 408838 <__fxstatat@plt+0x5888>
  4087e8:	bl	402ef0 <__errno_location@plt>
  4087ec:	ldr	w1, [x0]
  4087f0:	adrp	x0, 41d000 <__fxstatat@plt+0x1a050>
  4087f4:	add	x0, x0, #0x7e2
  4087f8:	str	w1, [x19, #60]
  4087fc:	bl	402f30 <gettext@plt>
  408800:	ldr	x8, [x19, #1136]
  408804:	ldr	x1, [x8, #904]
  408808:	mov	w9, #0x4                   	// #4
  40880c:	str	x0, [x19, #48]
  408810:	mov	w0, w9
  408814:	bl	41356c <__fxstatat@plt+0x105bc>
  408818:	mov	w9, wzr
  40881c:	str	x0, [x19, #40]
  408820:	mov	w0, w9
  408824:	ldr	w1, [x19, #60]
  408828:	ldr	x2, [x19, #48]
  40882c:	ldr	x3, [x19, #40]
  408830:	bl	402850 <error@plt>
  408834:	b	4088b0 <__fxstatat@plt+0x5900>
  408838:	ldr	x8, [x19, #1136]
  40883c:	ldr	x9, [x8, #872]
  408840:	ldrb	w10, [x9, #46]
  408844:	tbnz	w10, #0, 40884c <__fxstatat@plt+0x589c>
  408848:	b	4088b0 <__fxstatat@plt+0x5900>
  40884c:	adrp	x0, 41d000 <__fxstatat@plt+0x1a050>
  408850:	add	x0, x0, #0x7f6
  408854:	bl	402f30 <gettext@plt>
  408858:	ldr	x8, [x19, #1136]
  40885c:	ldr	x2, [x8, #544]
  408860:	mov	w9, wzr
  408864:	str	x0, [x19, #32]
  408868:	mov	w0, w9
  40886c:	mov	w9, #0x4                   	// #4
  408870:	mov	w1, w9
  408874:	str	w9, [x19, #28]
  408878:	bl	41347c <__fxstatat@plt+0x104cc>
  40887c:	ldr	x8, [x19, #1136]
  408880:	ldr	x2, [x8, #904]
  408884:	mov	w9, #0x1                   	// #1
  408888:	str	x0, [x19, #16]
  40888c:	mov	w0, w9
  408890:	ldr	w1, [x19, #28]
  408894:	bl	41347c <__fxstatat@plt+0x104cc>
  408898:	ldr	x2, [x19, #32]
  40889c:	str	x0, [x19, #8]
  4088a0:	mov	x0, x2
  4088a4:	ldr	x1, [x19, #16]
  4088a8:	ldr	x2, [x19, #8]
  4088ac:	bl	402ed0 <printf@plt>
  4088b0:	mov	w8, wzr
  4088b4:	and	w8, w8, #0x1
  4088b8:	sturb	w8, [x29, #-1]
  4088bc:	ldurb	w8, [x29, #-1]
  4088c0:	and	w0, w8, #0x1
  4088c4:	mov	sp, x29
  4088c8:	ldp	x28, x19, [sp, #16]
  4088cc:	ldp	x29, x30, [sp], #32
  4088d0:	ret
  4088d4:	sub	sp, sp, #0x20
  4088d8:	stp	x29, x30, [sp, #16]
  4088dc:	add	x29, sp, #0x10
  4088e0:	mov	x2, #0x50                  	// #80
  4088e4:	mov	w8, wzr
  4088e8:	mov	w9, #0xffffffff            	// #-1
  4088ec:	str	x0, [sp, #8]
  4088f0:	ldr	x0, [sp, #8]
  4088f4:	mov	w1, w8
  4088f8:	str	w9, [sp, #4]
  4088fc:	bl	402ab0 <memset@plt>
  408900:	bl	402880 <geteuid@plt>
  408904:	cmp	w0, #0x0
  408908:	cset	w8, eq  // eq = none
  40890c:	ldr	x10, [sp, #8]
  408910:	mov	w9, #0x1                   	// #1
  408914:	and	w9, w8, w9
  408918:	strb	w9, [x10, #27]
  40891c:	ldr	x10, [sp, #8]
  408920:	and	w8, w8, #0x1
  408924:	strb	w8, [x10, #26]
  408928:	ldr	x10, [sp, #8]
  40892c:	ldr	w8, [sp, #4]
  408930:	str	w8, [x10, #52]
  408934:	ldp	x29, x30, [sp, #16]
  408938:	add	sp, sp, #0x20
  40893c:	ret
  408940:	sub	sp, sp, #0x20
  408944:	stp	x29, x30, [sp, #16]
  408948:	add	x29, sp, #0x10
  40894c:	str	x0, [sp, #8]
  408950:	bl	402ef0 <__errno_location@plt>
  408954:	ldr	w8, [x0]
  408958:	cmp	w8, #0x1
  40895c:	b.eq	408978 <__fxstatat@plt+0x59c8>  // b.none
  408960:	bl	402ef0 <__errno_location@plt>
  408964:	ldr	w8, [x0]
  408968:	mov	w9, #0x0                   	// #0
  40896c:	cmp	w8, #0x16
  408970:	str	w9, [sp, #4]
  408974:	b.ne	408988 <__fxstatat@plt+0x59d8>  // b.any
  408978:	ldr	x8, [sp, #8]
  40897c:	ldrb	w9, [x8, #26]
  408980:	eor	w9, w9, #0x1
  408984:	str	w9, [sp, #4]
  408988:	ldr	w8, [sp, #4]
  40898c:	and	w0, w8, #0x1
  408990:	ldp	x29, x30, [sp, #16]
  408994:	add	sp, sp, #0x20
  408998:	ret
  40899c:	sub	sp, sp, #0x20
  4089a0:	stp	x29, x30, [sp, #16]
  4089a4:	add	x29, sp, #0x10
  4089a8:	adrp	x8, 42f000 <__fxstatat@plt+0x2c050>
  4089ac:	add	x8, x8, #0x400
  4089b0:	mov	w9, #0xffffffff            	// #-1
  4089b4:	ldr	w10, [x8]
  4089b8:	cmp	w10, w9
  4089bc:	str	x8, [sp, #8]
  4089c0:	b.ne	4089e0 <__fxstatat@plt+0x5a30>  // b.any
  4089c4:	mov	w8, wzr
  4089c8:	mov	w0, w8
  4089cc:	bl	402eb0 <umask@plt>
  4089d0:	ldr	x9, [sp, #8]
  4089d4:	str	w0, [x9]
  4089d8:	ldr	w0, [x9]
  4089dc:	bl	402eb0 <umask@plt>
  4089e0:	ldr	x8, [sp, #8]
  4089e4:	ldr	w0, [x8]
  4089e8:	ldp	x29, x30, [sp, #16]
  4089ec:	add	sp, sp, #0x20
  4089f0:	ret
  4089f4:	sub	sp, sp, #0x20
  4089f8:	str	x0, [sp, #24]
  4089fc:	and	w8, w1, #0x1
  408a00:	strb	w8, [sp, #23]
  408a04:	ldr	x9, [sp, #24]
  408a08:	ldr	w8, [x9, #4]
  408a0c:	mov	w10, #0x1                   	// #1
  408a10:	cmp	w8, #0x4
  408a14:	str	w10, [sp, #16]
  408a18:	b.eq	408a44 <__fxstatat@plt+0x5a94>  // b.none
  408a1c:	ldr	x8, [sp, #24]
  408a20:	ldr	w9, [x8, #4]
  408a24:	mov	w10, #0x0                   	// #0
  408a28:	cmp	w9, #0x3
  408a2c:	str	w10, [sp, #12]
  408a30:	b.ne	408a3c <__fxstatat@plt+0x5a8c>  // b.any
  408a34:	ldrb	w8, [sp, #23]
  408a38:	str	w8, [sp, #12]
  408a3c:	ldr	w8, [sp, #12]
  408a40:	str	w8, [sp, #16]
  408a44:	ldr	w8, [sp, #16]
  408a48:	and	w0, w8, #0x1
  408a4c:	add	sp, sp, #0x20
  408a50:	ret
  408a54:	sub	sp, sp, #0x1a0
  408a58:	stp	x29, x30, [sp, #384]
  408a5c:	str	x28, [sp, #400]
  408a60:	add	x29, sp, #0x180
  408a64:	add	x8, sp, #0xb8
  408a68:	str	x0, [x8, #184]
  408a6c:	str	x1, [x8, #176]
  408a70:	str	x2, [x8, #168]
  408a74:	str	x3, [x8, #160]
  408a78:	str	x4, [x8, #152]
  408a7c:	str	x5, [x8, #144]
  408a80:	ldr	x9, [x8, #176]
  408a84:	ldr	x9, [x9, #8]
  408a88:	ldr	x10, [x8, #160]
  408a8c:	ldr	x10, [x10, #8]
  408a90:	mov	w11, #0x0                   	// #0
  408a94:	cmp	x9, x10
  408a98:	str	x8, [sp, #24]
  408a9c:	str	w11, [sp, #20]
  408aa0:	b.ne	408ac4 <__fxstatat@plt+0x5b14>  // b.any
  408aa4:	ldr	x8, [sp, #24]
  408aa8:	ldr	x9, [x8, #176]
  408aac:	ldr	x9, [x9]
  408ab0:	ldr	x10, [x8, #160]
  408ab4:	ldr	x10, [x10]
  408ab8:	cmp	x9, x10
  408abc:	cset	w11, eq  // eq = none
  408ac0:	str	w11, [sp, #20]
  408ac4:	ldr	w8, [sp, #20]
  408ac8:	and	w8, w8, #0x1
  408acc:	strb	w8, [sp, #54]
  408ad0:	ldr	x9, [sp, #24]
  408ad4:	ldr	x10, [x9, #144]
  408ad8:	mov	w8, #0x0                   	// #0
  408adc:	strb	w8, [x10]
  408ae0:	ldrb	w8, [sp, #54]
  408ae4:	tbnz	w8, #0, 408aec <__fxstatat@plt+0x5b3c>
  408ae8:	b	408b20 <__fxstatat@plt+0x5b70>
  408aec:	ldr	x8, [sp, #24]
  408af0:	ldr	x9, [x8, #152]
  408af4:	ldrb	w10, [x9, #23]
  408af8:	tbnz	w10, #0, 408b00 <__fxstatat@plt+0x5b50>
  408afc:	b	408b20 <__fxstatat@plt+0x5b70>
  408b00:	ldr	x8, [sp, #24]
  408b04:	ldr	x9, [x8, #144]
  408b08:	mov	w10, #0x1                   	// #1
  408b0c:	strb	w10, [x9]
  408b10:	mov	w10, #0x1                   	// #1
  408b14:	and	w10, w10, #0x1
  408b18:	sturb	w10, [x29, #-1]
  408b1c:	b	409140 <__fxstatat@plt+0x6190>
  408b20:	ldr	x8, [sp, #24]
  408b24:	ldr	x9, [x8, #152]
  408b28:	ldr	w10, [x9, #4]
  408b2c:	cmp	w10, #0x2
  408b30:	b.ne	408c18 <__fxstatat@plt+0x5c68>  // b.any
  408b34:	ldrb	w8, [sp, #54]
  408b38:	and	w8, w8, #0x1
  408b3c:	strb	w8, [sp, #55]
  408b40:	ldr	x9, [sp, #24]
  408b44:	ldr	x10, [x9, #176]
  408b48:	ldr	w8, [x10, #16]
  408b4c:	and	w8, w8, #0xf000
  408b50:	cmp	w8, #0xa, lsl #12
  408b54:	b.ne	408c00 <__fxstatat@plt+0x5c50>  // b.any
  408b58:	ldr	x8, [sp, #24]
  408b5c:	ldr	x9, [x8, #160]
  408b60:	ldr	w10, [x9, #16]
  408b64:	and	w10, w10, #0xf000
  408b68:	cmp	w10, #0xa, lsl #12
  408b6c:	b.ne	408c00 <__fxstatat@plt+0x5c50>  // b.any
  408b70:	ldr	x8, [sp, #24]
  408b74:	ldr	x0, [x8, #184]
  408b78:	ldr	x1, [x8, #168]
  408b7c:	bl	413f3c <__fxstatat@plt+0x10f8c>
  408b80:	and	w9, w0, #0x1
  408b84:	strb	w9, [sp, #53]
  408b88:	ldrb	w9, [sp, #53]
  408b8c:	tbnz	w9, #0, 408be8 <__fxstatat@plt+0x5c38>
  408b90:	ldr	x8, [sp, #24]
  408b94:	ldr	x9, [x8, #152]
  408b98:	ldr	w10, [x9]
  408b9c:	cbz	w10, 408bb0 <__fxstatat@plt+0x5c00>
  408ba0:	mov	w8, #0x1                   	// #1
  408ba4:	and	w8, w8, #0x1
  408ba8:	sturb	w8, [x29, #-1]
  408bac:	b	409140 <__fxstatat@plt+0x6190>
  408bb0:	ldrb	w8, [sp, #55]
  408bb4:	tbnz	w8, #0, 408bbc <__fxstatat@plt+0x5c0c>
  408bb8:	b	408be8 <__fxstatat@plt+0x5c38>
  408bbc:	ldr	x8, [sp, #24]
  408bc0:	ldr	x9, [x8, #144]
  408bc4:	mov	w10, #0x1                   	// #1
  408bc8:	strb	w10, [x9]
  408bcc:	ldr	x9, [x8, #152]
  408bd0:	ldrb	w10, [x9, #24]
  408bd4:	mov	w11, #0x1                   	// #1
  408bd8:	eor	w10, w10, #0x1
  408bdc:	and	w10, w10, w11
  408be0:	sturb	w10, [x29, #-1]
  408be4:	b	409140 <__fxstatat@plt+0x6190>
  408be8:	ldrb	w8, [sp, #53]
  408bec:	mov	w9, #0x1                   	// #1
  408bf0:	eor	w8, w8, #0x1
  408bf4:	and	w8, w8, w9
  408bf8:	sturb	w8, [x29, #-1]
  408bfc:	b	409140 <__fxstatat@plt+0x6190>
  408c00:	ldr	x8, [sp, #24]
  408c04:	ldr	x9, [x8, #176]
  408c08:	str	x9, [x8, #136]
  408c0c:	ldr	x9, [x8, #160]
  408c10:	str	x9, [x8, #128]
  408c14:	b	408d1c <__fxstatat@plt+0x5d6c>
  408c18:	ldrb	w8, [sp, #54]
  408c1c:	tbnz	w8, #0, 408c30 <__fxstatat@plt+0x5c80>
  408c20:	mov	w8, #0x1                   	// #1
  408c24:	and	w8, w8, #0x1
  408c28:	sturb	w8, [x29, #-1]
  408c2c:	b	409140 <__fxstatat@plt+0x6190>
  408c30:	ldr	x8, [sp, #24]
  408c34:	ldr	x0, [x8, #168]
  408c38:	add	x1, sp, #0xb8
  408c3c:	bl	41ae98 <__fxstatat@plt+0x17ee8>
  408c40:	cbnz	w0, 408c58 <__fxstatat@plt+0x5ca8>
  408c44:	ldr	x8, [sp, #24]
  408c48:	ldr	x0, [x8, #184]
  408c4c:	add	x1, sp, #0x38
  408c50:	bl	41ae98 <__fxstatat@plt+0x17ee8>
  408c54:	cbz	w0, 408c68 <__fxstatat@plt+0x5cb8>
  408c58:	mov	w8, #0x1                   	// #1
  408c5c:	and	w8, w8, #0x1
  408c60:	sturb	w8, [x29, #-1]
  408c64:	b	409140 <__fxstatat@plt+0x6190>
  408c68:	add	x8, sp, #0x38
  408c6c:	ldr	x9, [sp, #24]
  408c70:	str	x8, [x9, #136]
  408c74:	add	x8, sp, #0xb8
  408c78:	str	x8, [x9, #128]
  408c7c:	ldr	x8, [x9, #136]
  408c80:	ldr	x8, [x8, #8]
  408c84:	ldr	x10, [x9, #128]
  408c88:	ldr	x10, [x10, #8]
  408c8c:	mov	w11, #0x0                   	// #0
  408c90:	cmp	x8, x10
  408c94:	str	w11, [sp, #16]
  408c98:	b.ne	408cbc <__fxstatat@plt+0x5d0c>  // b.any
  408c9c:	ldr	x8, [sp, #24]
  408ca0:	ldr	x9, [x8, #136]
  408ca4:	ldr	x9, [x9]
  408ca8:	ldr	x10, [x8, #128]
  408cac:	ldr	x10, [x10]
  408cb0:	cmp	x9, x10
  408cb4:	cset	w11, eq  // eq = none
  408cb8:	str	w11, [sp, #16]
  408cbc:	ldr	w8, [sp, #16]
  408cc0:	and	w8, w8, #0x1
  408cc4:	strb	w8, [sp, #55]
  408cc8:	ldr	x9, [sp, #24]
  408ccc:	ldr	x10, [x9, #136]
  408cd0:	ldr	w8, [x10, #16]
  408cd4:	and	w8, w8, #0xf000
  408cd8:	cmp	w8, #0xa, lsl #12
  408cdc:	b.ne	408d1c <__fxstatat@plt+0x5d6c>  // b.any
  408ce0:	ldr	x8, [sp, #24]
  408ce4:	ldr	x9, [x8, #128]
  408ce8:	ldr	w10, [x9, #16]
  408cec:	and	w10, w10, #0xf000
  408cf0:	cmp	w10, #0xa, lsl #12
  408cf4:	b.ne	408d1c <__fxstatat@plt+0x5d6c>  // b.any
  408cf8:	ldr	x8, [sp, #24]
  408cfc:	ldr	x9, [x8, #152]
  408d00:	ldrb	w10, [x9, #21]
  408d04:	tbnz	w10, #0, 408d0c <__fxstatat@plt+0x5d5c>
  408d08:	b	408d1c <__fxstatat@plt+0x5d6c>
  408d0c:	mov	w8, #0x1                   	// #1
  408d10:	and	w8, w8, #0x1
  408d14:	sturb	w8, [x29, #-1]
  408d18:	b	409140 <__fxstatat@plt+0x6190>
  408d1c:	ldr	x8, [sp, #24]
  408d20:	ldr	x9, [x8, #152]
  408d24:	ldr	w10, [x9]
  408d28:	cbz	w10, 408dcc <__fxstatat@plt+0x5e1c>
  408d2c:	ldrb	w8, [sp, #55]
  408d30:	tbnz	w8, #0, 408da8 <__fxstatat@plt+0x5df8>
  408d34:	ldr	x8, [sp, #24]
  408d38:	ldr	x9, [x8, #152]
  408d3c:	ldrb	w10, [x9, #24]
  408d40:	tbnz	w10, #0, 408d98 <__fxstatat@plt+0x5de8>
  408d44:	ldr	x8, [sp, #24]
  408d48:	ldr	x9, [x8, #152]
  408d4c:	ldr	w10, [x9, #4]
  408d50:	cmp	w10, #0x2
  408d54:	b.eq	408d98 <__fxstatat@plt+0x5de8>  // b.none
  408d58:	ldr	x8, [sp, #24]
  408d5c:	ldr	x9, [x8, #136]
  408d60:	ldr	w10, [x9, #16]
  408d64:	and	w10, w10, #0xf000
  408d68:	cmp	w10, #0xa, lsl #12
  408d6c:	b.ne	408d98 <__fxstatat@plt+0x5de8>  // b.any
  408d70:	ldr	x8, [sp, #24]
  408d74:	ldr	x9, [x8, #128]
  408d78:	ldr	w10, [x9, #16]
  408d7c:	and	w10, w10, #0xf000
  408d80:	cmp	w10, #0xa, lsl #12
  408d84:	b.eq	408d98 <__fxstatat@plt+0x5de8>  // b.none
  408d88:	mov	w8, wzr
  408d8c:	and	w8, w8, #0x1
  408d90:	sturb	w8, [x29, #-1]
  408d94:	b	409140 <__fxstatat@plt+0x6190>
  408d98:	mov	w8, #0x1                   	// #1
  408d9c:	and	w8, w8, #0x1
  408da0:	sturb	w8, [x29, #-1]
  408da4:	b	409140 <__fxstatat@plt+0x6190>
  408da8:	ldr	x8, [sp, #24]
  408dac:	ldr	x0, [x8, #184]
  408db0:	ldr	x1, [x8, #168]
  408db4:	bl	413f3c <__fxstatat@plt+0x10f8c>
  408db8:	mov	w9, #0x1                   	// #1
  408dbc:	eor	w10, w0, #0x1
  408dc0:	and	w9, w10, w9
  408dc4:	sturb	w9, [x29, #-1]
  408dc8:	b	409140 <__fxstatat@plt+0x6190>
  408dcc:	ldr	x8, [sp, #24]
  408dd0:	ldr	x9, [x8, #152]
  408dd4:	ldrb	w10, [x9, #24]
  408dd8:	tbnz	w10, #0, 408df0 <__fxstatat@plt+0x5e40>
  408ddc:	ldr	x8, [sp, #24]
  408de0:	ldr	x9, [x8, #152]
  408de4:	ldrb	w10, [x9, #21]
  408de8:	tbnz	w10, #0, 408df0 <__fxstatat@plt+0x5e40>
  408dec:	b	408e70 <__fxstatat@plt+0x5ec0>
  408df0:	ldr	x8, [sp, #24]
  408df4:	ldr	x9, [x8, #128]
  408df8:	ldr	w10, [x9, #16]
  408dfc:	and	w10, w10, #0xf000
  408e00:	cmp	w10, #0xa, lsl #12
  408e04:	b.ne	408e18 <__fxstatat@plt+0x5e68>  // b.any
  408e08:	mov	w8, #0x1                   	// #1
  408e0c:	and	w8, w8, #0x1
  408e10:	sturb	w8, [x29, #-1]
  408e14:	b	409140 <__fxstatat@plt+0x6190>
  408e18:	ldrb	w8, [sp, #55]
  408e1c:	tbnz	w8, #0, 408e24 <__fxstatat@plt+0x5e74>
  408e20:	b	408e70 <__fxstatat@plt+0x5ec0>
  408e24:	ldr	x8, [sp, #24]
  408e28:	ldr	x9, [x8, #128]
  408e2c:	ldr	w10, [x9, #20]
  408e30:	mov	w11, #0x1                   	// #1
  408e34:	cmp	w11, w10
  408e38:	b.cs	408e70 <__fxstatat@plt+0x5ec0>  // b.hs, b.nlast
  408e3c:	ldr	x8, [sp, #24]
  408e40:	ldr	x0, [x8, #184]
  408e44:	ldr	x1, [x8, #168]
  408e48:	bl	413f3c <__fxstatat@plt+0x10f8c>
  408e4c:	tbnz	w0, #0, 408e70 <__fxstatat@plt+0x5ec0>
  408e50:	ldr	x8, [sp, #24]
  408e54:	ldr	x9, [x8, #152]
  408e58:	ldrb	w10, [x9, #24]
  408e5c:	mov	w11, #0x1                   	// #1
  408e60:	eor	w10, w10, #0x1
  408e64:	and	w10, w10, w11
  408e68:	sturb	w10, [x29, #-1]
  408e6c:	b	409140 <__fxstatat@plt+0x6190>
  408e70:	ldr	x8, [sp, #24]
  408e74:	ldr	x9, [x8, #136]
  408e78:	ldr	w10, [x9, #16]
  408e7c:	and	w10, w10, #0xf000
  408e80:	cmp	w10, #0xa, lsl #12
  408e84:	b.eq	408f1c <__fxstatat@plt+0x5f6c>  // b.none
  408e88:	ldr	x8, [sp, #24]
  408e8c:	ldr	x9, [x8, #128]
  408e90:	ldr	w10, [x9, #16]
  408e94:	and	w10, w10, #0xf000
  408e98:	cmp	w10, #0xa, lsl #12
  408e9c:	b.eq	408f1c <__fxstatat@plt+0x5f6c>  // b.none
  408ea0:	ldr	x8, [sp, #24]
  408ea4:	ldr	x9, [x8, #136]
  408ea8:	ldr	x9, [x9, #8]
  408eac:	ldr	x10, [x8, #128]
  408eb0:	ldr	x10, [x10, #8]
  408eb4:	cmp	x9, x10
  408eb8:	b.ne	408ed8 <__fxstatat@plt+0x5f28>  // b.any
  408ebc:	ldr	x8, [sp, #24]
  408ec0:	ldr	x9, [x8, #136]
  408ec4:	ldr	x9, [x9]
  408ec8:	ldr	x10, [x8, #128]
  408ecc:	ldr	x10, [x10]
  408ed0:	cmp	x9, x10
  408ed4:	b.eq	408ee8 <__fxstatat@plt+0x5f38>  // b.none
  408ed8:	mov	w8, #0x1                   	// #1
  408edc:	and	w8, w8, #0x1
  408ee0:	sturb	w8, [x29, #-1]
  408ee4:	b	409140 <__fxstatat@plt+0x6190>
  408ee8:	ldr	x8, [sp, #24]
  408eec:	ldr	x9, [x8, #152]
  408ef0:	ldrb	w10, [x9, #23]
  408ef4:	tbnz	w10, #0, 408efc <__fxstatat@plt+0x5f4c>
  408ef8:	b	408f1c <__fxstatat@plt+0x5f6c>
  408efc:	ldr	x8, [sp, #24]
  408f00:	ldr	x9, [x8, #144]
  408f04:	mov	w10, #0x1                   	// #1
  408f08:	strb	w10, [x9]
  408f0c:	mov	w10, #0x1                   	// #1
  408f10:	and	w10, w10, #0x1
  408f14:	sturb	w10, [x29, #-1]
  408f18:	b	409140 <__fxstatat@plt+0x6190>
  408f1c:	ldr	x8, [sp, #24]
  408f20:	ldr	x9, [x8, #152]
  408f24:	ldrb	w10, [x9, #24]
  408f28:	tbnz	w10, #0, 408f30 <__fxstatat@plt+0x5f80>
  408f2c:	b	408fb8 <__fxstatat@plt+0x6008>
  408f30:	ldr	x8, [sp, #24]
  408f34:	ldr	x9, [x8, #176]
  408f38:	ldr	w10, [x9, #16]
  408f3c:	and	w10, w10, #0xf000
  408f40:	cmp	w10, #0xa, lsl #12
  408f44:	b.ne	408fb8 <__fxstatat@plt+0x6008>  // b.any
  408f48:	ldr	x8, [sp, #24]
  408f4c:	ldr	x9, [x8, #128]
  408f50:	ldr	w10, [x9, #20]
  408f54:	mov	w11, #0x1                   	// #1
  408f58:	cmp	w11, w10
  408f5c:	b.cs	408fb8 <__fxstatat@plt+0x6008>  // b.hs, b.nlast
  408f60:	ldr	x8, [sp, #24]
  408f64:	ldr	x0, [x8, #184]
  408f68:	bl	402c20 <canonicalize_file_name@plt>
  408f6c:	str	x0, [sp, #40]
  408f70:	ldr	x8, [sp, #40]
  408f74:	cbz	x8, 408fb8 <__fxstatat@plt+0x6008>
  408f78:	ldr	x0, [sp, #40]
  408f7c:	ldr	x8, [sp, #24]
  408f80:	ldr	x1, [x8, #168]
  408f84:	bl	413f3c <__fxstatat@plt+0x10f8c>
  408f88:	mov	w9, #0x1                   	// #1
  408f8c:	eor	w10, w0, #0x1
  408f90:	and	w10, w10, w9
  408f94:	strb	w10, [sp, #39]
  408f98:	ldr	x0, [sp, #40]
  408f9c:	str	w9, [sp, #12]
  408fa0:	bl	402ce0 <free@plt>
  408fa4:	ldrb	w9, [sp, #39]
  408fa8:	ldr	w10, [sp, #12]
  408fac:	and	w9, w9, w10
  408fb0:	sturb	w9, [x29, #-1]
  408fb4:	b	409140 <__fxstatat@plt+0x6190>
  408fb8:	ldr	x8, [sp, #24]
  408fbc:	ldr	x9, [x8, #152]
  408fc0:	ldrb	w10, [x9, #44]
  408fc4:	tbnz	w10, #0, 408fcc <__fxstatat@plt+0x601c>
  408fc8:	b	408ff4 <__fxstatat@plt+0x6044>
  408fcc:	ldr	x8, [sp, #24]
  408fd0:	ldr	x9, [x8, #128]
  408fd4:	ldr	w10, [x9, #16]
  408fd8:	and	w10, w10, #0xf000
  408fdc:	cmp	w10, #0xa, lsl #12
  408fe0:	b.ne	408ff4 <__fxstatat@plt+0x6044>  // b.any
  408fe4:	mov	w8, #0x1                   	// #1
  408fe8:	and	w8, w8, #0x1
  408fec:	sturb	w8, [x29, #-1]
  408ff0:	b	409140 <__fxstatat@plt+0x6190>
  408ff4:	ldr	x8, [sp, #24]
  408ff8:	ldr	x9, [x8, #152]
  408ffc:	ldr	w10, [x9, #4]
  409000:	cmp	w10, #0x2
  409004:	b.ne	409134 <__fxstatat@plt+0x6184>  // b.any
  409008:	ldr	x8, [sp, #24]
  40900c:	ldr	x9, [x8, #136]
  409010:	ldr	w10, [x9, #16]
  409014:	and	w10, w10, #0xf000
  409018:	cmp	w10, #0xa, lsl #12
  40901c:	b.eq	409038 <__fxstatat@plt+0x6088>  // b.none
  409020:	ldr	x8, [sp, #24]
  409024:	ldr	x1, [x8, #136]
  409028:	add	x0, sp, #0x38
  40902c:	mov	x2, #0x80                  	// #128
  409030:	bl	4027f0 <memcpy@plt>
  409034:	b	40905c <__fxstatat@plt+0x60ac>
  409038:	ldr	x8, [sp, #24]
  40903c:	ldr	x0, [x8, #184]
  409040:	add	x1, sp, #0x38
  409044:	bl	41ae78 <__fxstatat@plt+0x17ec8>
  409048:	cbz	w0, 40905c <__fxstatat@plt+0x60ac>
  40904c:	mov	w8, #0x1                   	// #1
  409050:	and	w8, w8, #0x1
  409054:	sturb	w8, [x29, #-1]
  409058:	b	409140 <__fxstatat@plt+0x6190>
  40905c:	ldr	x8, [sp, #24]
  409060:	ldr	x9, [x8, #128]
  409064:	ldr	w10, [x9, #16]
  409068:	and	w10, w10, #0xf000
  40906c:	cmp	w10, #0xa, lsl #12
  409070:	b.eq	40908c <__fxstatat@plt+0x60dc>  // b.none
  409074:	ldr	x8, [sp, #24]
  409078:	ldr	x1, [x8, #128]
  40907c:	add	x0, sp, #0xb8
  409080:	mov	x2, #0x80                  	// #128
  409084:	bl	4027f0 <memcpy@plt>
  409088:	b	4090b0 <__fxstatat@plt+0x6100>
  40908c:	ldr	x8, [sp, #24]
  409090:	ldr	x0, [x8, #168]
  409094:	add	x1, sp, #0xb8
  409098:	bl	41ae78 <__fxstatat@plt+0x17ec8>
  40909c:	cbz	w0, 4090b0 <__fxstatat@plt+0x6100>
  4090a0:	mov	w8, #0x1                   	// #1
  4090a4:	and	w8, w8, #0x1
  4090a8:	sturb	w8, [x29, #-1]
  4090ac:	b	409140 <__fxstatat@plt+0x6190>
  4090b0:	ldr	x8, [sp, #64]
  4090b4:	ldr	x9, [sp, #24]
  4090b8:	ldr	x10, [x9, #8]
  4090bc:	cmp	x8, x10
  4090c0:	b.ne	4090d8 <__fxstatat@plt+0x6128>  // b.any
  4090c4:	ldr	x8, [sp, #56]
  4090c8:	ldr	x9, [sp, #24]
  4090cc:	ldr	x10, [x9]
  4090d0:	cmp	x8, x10
  4090d4:	b.eq	4090e8 <__fxstatat@plt+0x6138>  // b.none
  4090d8:	mov	w8, #0x1                   	// #1
  4090dc:	and	w8, w8, #0x1
  4090e0:	sturb	w8, [x29, #-1]
  4090e4:	b	409140 <__fxstatat@plt+0x6190>
  4090e8:	ldr	x8, [sp, #24]
  4090ec:	ldr	x9, [x8, #152]
  4090f0:	ldrb	w10, [x9, #23]
  4090f4:	tbnz	w10, #0, 4090fc <__fxstatat@plt+0x614c>
  4090f8:	b	409134 <__fxstatat@plt+0x6184>
  4090fc:	ldr	x8, [sp, #24]
  409100:	ldr	x9, [x8, #128]
  409104:	ldr	w10, [x9, #16]
  409108:	and	w10, w10, #0xf000
  40910c:	cmp	w10, #0xa, lsl #12
  409110:	cset	w10, eq  // eq = none
  409114:	mov	w11, #0x1                   	// #1
  409118:	eor	w10, w10, #0x1
  40911c:	ldr	x9, [x8, #144]
  409120:	and	w10, w10, w11
  409124:	strb	w10, [x9]
  409128:	and	w10, w11, w11
  40912c:	sturb	w10, [x29, #-1]
  409130:	b	409140 <__fxstatat@plt+0x6190>
  409134:	mov	w8, wzr
  409138:	and	w8, w8, #0x1
  40913c:	sturb	w8, [x29, #-1]
  409140:	ldurb	w8, [x29, #-1]
  409144:	and	w0, w8, #0x1
  409148:	ldr	x28, [sp, #400]
  40914c:	ldp	x29, x30, [sp, #384]
  409150:	add	sp, sp, #0x1a0
  409154:	ret
  409158:	sub	sp, sp, #0x70
  40915c:	stp	x29, x30, [sp, #96]
  409160:	add	x29, sp, #0x60
  409164:	mov	w8, #0x400                 	// #1024
  409168:	mov	w9, wzr
  40916c:	mov	w10, #0xffffff9c            	// #-100
  409170:	mov	w6, #0xffffffff            	// #-1
  409174:	mov	w11, #0x1                   	// #1
  409178:	stur	x0, [x29, #-16]
  40917c:	stur	x1, [x29, #-24]
  409180:	and	w12, w2, w11
  409184:	sturb	w12, [x29, #-25]
  409188:	and	w12, w3, w11
  40918c:	sturb	w12, [x29, #-26]
  409190:	and	w11, w4, w11
  409194:	sturb	w11, [x29, #-27]
  409198:	ldur	x1, [x29, #-16]
  40919c:	ldur	x3, [x29, #-24]
  4091a0:	ldurb	w11, [x29, #-27]
  4091a4:	tst	w11, #0x1
  4091a8:	csel	w4, w8, w9, ne  // ne = any
  4091ac:	ldurb	w8, [x29, #-25]
  4091b0:	mov	w0, w10
  4091b4:	mov	w2, w10
  4091b8:	and	w5, w8, #0x1
  4091bc:	stur	w9, [x29, #-36]
  4091c0:	bl	40d190 <__fxstatat@plt+0xa1e0>
  4091c4:	stur	w0, [x29, #-32]
  4091c8:	ldur	w8, [x29, #-32]
  4091cc:	ldur	w9, [x29, #-36]
  4091d0:	cmp	w9, w8
  4091d4:	cset	w8, ge  // ge = tcont
  4091d8:	tbnz	w8, #0, 40925c <__fxstatat@plt+0x62ac>
  4091dc:	ldur	w1, [x29, #-32]
  4091e0:	adrp	x0, 41d000 <__fxstatat@plt+0x1a050>
  4091e4:	add	x0, x0, #0x80b
  4091e8:	stur	w1, [x29, #-40]
  4091ec:	bl	402f30 <gettext@plt>
  4091f0:	ldur	x2, [x29, #-24]
  4091f4:	mov	w8, wzr
  4091f8:	str	x0, [sp, #48]
  4091fc:	mov	w0, w8
  409200:	mov	w9, #0x4                   	// #4
  409204:	mov	w1, w9
  409208:	str	w8, [sp, #44]
  40920c:	str	w9, [sp, #40]
  409210:	bl	41347c <__fxstatat@plt+0x104cc>
  409214:	ldur	x2, [x29, #-16]
  409218:	mov	w8, #0x1                   	// #1
  40921c:	str	x0, [sp, #32]
  409220:	mov	w0, w8
  409224:	ldr	w1, [sp, #40]
  409228:	bl	41347c <__fxstatat@plt+0x104cc>
  40922c:	ldr	w8, [sp, #44]
  409230:	str	x0, [sp, #24]
  409234:	mov	w0, w8
  409238:	ldur	w1, [x29, #-40]
  40923c:	ldr	x2, [sp, #48]
  409240:	ldr	x3, [sp, #32]
  409244:	ldr	x4, [sp, #24]
  409248:	bl	402850 <error@plt>
  40924c:	mov	w8, wzr
  409250:	and	w8, w8, #0x1
  409254:	sturb	w8, [x29, #-1]
  409258:	b	4092b8 <__fxstatat@plt+0x6308>
  40925c:	ldur	w8, [x29, #-32]
  409260:	cmp	w8, #0x0
  409264:	cset	w8, ge  // ge = tcont
  409268:	tbnz	w8, #0, 4092ac <__fxstatat@plt+0x62fc>
  40926c:	ldurb	w8, [x29, #-26]
  409270:	tbnz	w8, #0, 409278 <__fxstatat@plt+0x62c8>
  409274:	b	4092ac <__fxstatat@plt+0x62fc>
  409278:	adrp	x0, 41d000 <__fxstatat@plt+0x1a050>
  40927c:	add	x0, x0, #0x50c
  409280:	bl	402f30 <gettext@plt>
  409284:	ldur	x1, [x29, #-24]
  409288:	mov	w8, #0x4                   	// #4
  40928c:	str	x0, [sp, #16]
  409290:	mov	w0, w8
  409294:	bl	41356c <__fxstatat@plt+0x105bc>
  409298:	ldr	x1, [sp, #16]
  40929c:	str	x0, [sp, #8]
  4092a0:	mov	x0, x1
  4092a4:	ldr	x1, [sp, #8]
  4092a8:	bl	402ed0 <printf@plt>
  4092ac:	mov	w8, #0x1                   	// #1
  4092b0:	and	w8, w8, #0x1
  4092b4:	sturb	w8, [x29, #-1]
  4092b8:	ldurb	w8, [x29, #-1]
  4092bc:	and	w0, w8, #0x1
  4092c0:	ldp	x29, x30, [sp, #96]
  4092c4:	add	sp, sp, #0x70
  4092c8:	ret
  4092cc:	sub	sp, sp, #0x30
  4092d0:	stp	x29, x30, [sp, #32]
  4092d4:	add	x29, sp, #0x20
  4092d8:	stur	x0, [x29, #-8]
  4092dc:	str	x1, [sp, #16]
  4092e0:	str	x2, [sp, #8]
  4092e4:	ldur	x8, [x29, #-8]
  4092e8:	ldrb	w9, [x8, #24]
  4092ec:	tbnz	w9, #0, 4092f4 <__fxstatat@plt+0x6344>
  4092f0:	b	4092f8 <__fxstatat@plt+0x6348>
  4092f4:	b	409318 <__fxstatat@plt+0x6368>
  4092f8:	adrp	x0, 41d000 <__fxstatat@plt+0x1a050>
  4092fc:	add	x0, x0, #0x82c
  409300:	adrp	x1, 41d000 <__fxstatat@plt+0x1a050>
  409304:	add	x1, x1, #0x1c1
  409308:	mov	w2, #0x6d2                 	// #1746
  40930c:	adrp	x3, 41d000 <__fxstatat@plt+0x1a050>
  409310:	add	x3, x3, #0x839
  409314:	bl	402ee0 <__assert_fail@plt>
  409318:	ldur	x8, [x29, #-8]
  40931c:	ldr	w9, [x8, #8]
  409320:	mov	w10, #0x1                   	// #1
  409324:	cmp	w9, #0x2
  409328:	str	w10, [sp, #4]
  40932c:	b.eq	4093ac <__fxstatat@plt+0x63fc>  // b.none
  409330:	ldur	x8, [x29, #-8]
  409334:	ldr	w9, [x8, #8]
  409338:	cmp	w9, #0x3
  40933c:	b.eq	40938c <__fxstatat@plt+0x63dc>  // b.none
  409340:	ldur	x8, [x29, #-8]
  409344:	ldr	w9, [x8, #8]
  409348:	mov	w10, #0x0                   	// #0
  40934c:	cmp	w9, #0x4
  409350:	str	w10, [sp]
  409354:	b.ne	4093a4 <__fxstatat@plt+0x63f4>  // b.any
  409358:	ldur	x8, [x29, #-8]
  40935c:	ldrb	w9, [x8, #47]
  409360:	mov	w10, #0x0                   	// #0
  409364:	str	w10, [sp]
  409368:	tbnz	w9, #0, 409370 <__fxstatat@plt+0x63c0>
  40936c:	b	4093a4 <__fxstatat@plt+0x63f4>
  409370:	ldr	x0, [sp, #16]
  409374:	ldr	x8, [sp, #8]
  409378:	ldr	w1, [x8, #16]
  40937c:	bl	40b260 <__fxstatat@plt+0x82b0>
  409380:	mov	w9, #0x0                   	// #0
  409384:	str	w9, [sp]
  409388:	tbnz	w0, #0, 4093a4 <__fxstatat@plt+0x63f4>
  40938c:	ldur	x0, [x29, #-8]
  409390:	ldr	x1, [sp, #16]
  409394:	ldr	x2, [sp, #8]
  409398:	bl	4093c0 <__fxstatat@plt+0x6410>
  40939c:	eor	w8, w0, #0x1
  4093a0:	str	w8, [sp]
  4093a4:	ldr	w8, [sp]
  4093a8:	str	w8, [sp, #4]
  4093ac:	ldr	w8, [sp, #4]
  4093b0:	and	w0, w8, #0x1
  4093b4:	ldp	x29, x30, [sp, #32]
  4093b8:	add	sp, sp, #0x30
  4093bc:	ret
  4093c0:	sub	sp, sp, #0x90
  4093c4:	stp	x29, x30, [sp, #128]
  4093c8:	add	x29, sp, #0x80
  4093cc:	stur	x0, [x29, #-8]
  4093d0:	stur	x1, [x29, #-16]
  4093d4:	stur	x2, [x29, #-24]
  4093d8:	ldur	x0, [x29, #-16]
  4093dc:	ldur	x8, [x29, #-24]
  4093e0:	ldr	w1, [x8, #16]
  4093e4:	bl	40b260 <__fxstatat@plt+0x82b0>
  4093e8:	tbnz	w0, #0, 4094cc <__fxstatat@plt+0x651c>
  4093ec:	ldur	x8, [x29, #-24]
  4093f0:	ldr	w0, [x8, #16]
  4093f4:	sub	x8, x29, #0x24
  4093f8:	mov	x1, x8
  4093fc:	stur	x8, [x29, #-48]
  409400:	bl	40f378 <__fxstatat@plt+0xc3c8>
  409404:	mov	w9, #0x0                   	// #0
  409408:	ldur	x8, [x29, #-48]
  40940c:	strb	w9, [x8, #10]
  409410:	adrp	x10, 42f000 <__fxstatat@plt+0x2c050>
  409414:	add	x10, x10, #0x488
  409418:	ldr	x0, [x10]
  40941c:	ldur	x10, [x29, #-8]
  409420:	ldrb	w9, [x10, #24]
  409424:	stur	x0, [x29, #-56]
  409428:	tbnz	w9, #0, 409448 <__fxstatat@plt+0x6498>
  40942c:	ldur	x8, [x29, #-8]
  409430:	ldrb	w9, [x8, #21]
  409434:	tbnz	w9, #0, 409448 <__fxstatat@plt+0x6498>
  409438:	ldur	x8, [x29, #-8]
  40943c:	ldrb	w9, [x8, #22]
  409440:	tbnz	w9, #0, 409448 <__fxstatat@plt+0x6498>
  409444:	b	40945c <__fxstatat@plt+0x64ac>
  409448:	adrp	x0, 41d000 <__fxstatat@plt+0x1a050>
  40944c:	add	x0, x0, #0x88a
  409450:	bl	402f30 <gettext@plt>
  409454:	str	x0, [sp, #64]
  409458:	b	40946c <__fxstatat@plt+0x64bc>
  40945c:	adrp	x0, 41d000 <__fxstatat@plt+0x1a050>
  409460:	add	x0, x0, #0x8b7
  409464:	bl	402f30 <gettext@plt>
  409468:	str	x0, [sp, #64]
  40946c:	ldr	x8, [sp, #64]
  409470:	adrp	x9, 42f000 <__fxstatat@plt+0x2c050>
  409474:	add	x9, x9, #0x958
  409478:	ldr	x2, [x9]
  40947c:	ldur	x1, [x29, #-16]
  409480:	mov	w0, #0x4                   	// #4
  409484:	str	x8, [sp, #56]
  409488:	str	x2, [sp, #48]
  40948c:	bl	41356c <__fxstatat@plt+0x105bc>
  409490:	ldur	x8, [x29, #-24]
  409494:	ldr	w10, [x8, #16]
  409498:	and	w10, w10, #0xfff
  40949c:	mov	w8, w10
  4094a0:	ubfx	x4, x8, #0, #32
  4094a4:	sub	x8, x29, #0x24
  4094a8:	add	x5, x8, #0x1
  4094ac:	ldur	x8, [x29, #-56]
  4094b0:	str	x0, [sp, #40]
  4094b4:	mov	x0, x8
  4094b8:	ldr	x1, [sp, #56]
  4094bc:	ldr	x2, [sp, #48]
  4094c0:	ldr	x3, [sp, #40]
  4094c4:	bl	402f70 <fprintf@plt>
  4094c8:	b	40952c <__fxstatat@plt+0x657c>
  4094cc:	adrp	x8, 42f000 <__fxstatat@plt+0x2c050>
  4094d0:	add	x8, x8, #0x488
  4094d4:	ldr	x0, [x8]
  4094d8:	adrp	x8, 41d000 <__fxstatat@plt+0x1a050>
  4094dc:	add	x8, x8, #0x8e8
  4094e0:	str	x0, [sp, #32]
  4094e4:	mov	x0, x8
  4094e8:	bl	402f30 <gettext@plt>
  4094ec:	adrp	x8, 42f000 <__fxstatat@plt+0x2c050>
  4094f0:	add	x8, x8, #0x958
  4094f4:	ldr	x2, [x8]
  4094f8:	ldur	x1, [x29, #-16]
  4094fc:	mov	w9, #0x4                   	// #4
  409500:	str	x0, [sp, #24]
  409504:	mov	w0, w9
  409508:	str	x2, [sp, #16]
  40950c:	bl	41356c <__fxstatat@plt+0x105bc>
  409510:	ldr	x8, [sp, #32]
  409514:	str	x0, [sp, #8]
  409518:	mov	x0, x8
  40951c:	ldr	x1, [sp, #24]
  409520:	ldr	x2, [sp, #16]
  409524:	ldr	x3, [sp, #8]
  409528:	bl	402f70 <fprintf@plt>
  40952c:	bl	4175a8 <__fxstatat@plt+0x145f8>
  409530:	and	w0, w0, #0x1
  409534:	ldp	x29, x30, [sp, #128]
  409538:	add	sp, sp, #0x90
  40953c:	ret
  409540:	sub	sp, sp, #0x20
  409544:	str	x0, [sp, #16]
  409548:	ldr	x8, [sp, #16]
  40954c:	ldrb	w9, [x8]
  409550:	cmp	w9, #0x2e
  409554:	b.ne	4095b8 <__fxstatat@plt+0x6608>  // b.any
  409558:	ldr	x8, [sp, #16]
  40955c:	ldr	x9, [sp, #16]
  409560:	ldrb	w10, [x9, #1]
  409564:	cmp	w10, #0x2e
  409568:	cset	w10, eq  // eq = none
  40956c:	and	w10, w10, #0x1
  409570:	add	w10, w10, #0x1
  409574:	mov	w0, w10
  409578:	sxtw	x9, w0
  40957c:	add	x8, x8, x9
  409580:	ldrb	w10, [x8]
  409584:	strb	w10, [sp, #15]
  409588:	ldrb	w10, [sp, #15]
  40958c:	mov	w11, #0x1                   	// #1
  409590:	str	w11, [sp, #8]
  409594:	cbz	w10, 4095a8 <__fxstatat@plt+0x65f8>
  409598:	ldrb	w8, [sp, #15]
  40959c:	cmp	w8, #0x2f
  4095a0:	cset	w8, eq  // eq = none
  4095a4:	str	w8, [sp, #8]
  4095a8:	ldr	w8, [sp, #8]
  4095ac:	and	w8, w8, #0x1
  4095b0:	strb	w8, [sp, #31]
  4095b4:	b	4095c4 <__fxstatat@plt+0x6614>
  4095b8:	mov	w8, wzr
  4095bc:	and	w8, w8, #0x1
  4095c0:	strb	w8, [sp, #31]
  4095c4:	ldrb	w8, [sp, #31]
  4095c8:	and	w0, w8, #0x1
  4095cc:	add	sp, sp, #0x20
  4095d0:	ret
  4095d4:	sub	sp, sp, #0x120
  4095d8:	stp	x29, x30, [sp, #256]
  4095dc:	str	x28, [sp, #272]
  4095e0:	add	x29, sp, #0x100
  4095e4:	sub	x8, x29, #0x50
  4095e8:	adrp	x9, 42f000 <__fxstatat@plt+0x2c050>
  4095ec:	add	x9, x9, #0x938
  4095f0:	str	x0, [x8, #64]
  4095f4:	str	x1, [x8, #56]
  4095f8:	str	x2, [x8, #48]
  4095fc:	ldr	x0, [x8, #64]
  409600:	str	x8, [sp, #32]
  409604:	str	x9, [sp, #24]
  409608:	bl	402810 <strlen@plt>
  40960c:	ldr	x8, [sp, #32]
  409610:	str	x0, [x8, #40]
  409614:	ldr	x0, [x8, #48]
  409618:	bl	40eef4 <__fxstatat@plt+0xbf44>
  40961c:	ldr	x8, [sp, #32]
  409620:	str	x0, [x8, #32]
  409624:	ldr	x0, [x8, #32]
  409628:	bl	402810 <strlen@plt>
  40962c:	ldr	x8, [sp, #32]
  409630:	str	x0, [x8, #24]
  409634:	ldr	x9, [sp, #24]
  409638:	ldr	x0, [x9]
  40963c:	bl	402810 <strlen@plt>
  409640:	ldr	x8, [sp, #32]
  409644:	str	x0, [x8, #16]
  409648:	ldr	x9, [x8, #40]
  40964c:	ldr	x10, [x8, #24]
  409650:	ldr	x11, [x8, #16]
  409654:	add	x10, x10, x11
  409658:	cmp	x9, x10
  40965c:	b.ne	409698 <__fxstatat@plt+0x66e8>  // b.any
  409660:	ldr	x8, [sp, #32]
  409664:	ldr	x0, [x8, #64]
  409668:	ldr	x1, [x8, #32]
  40966c:	ldr	x2, [x8, #24]
  409670:	bl	402c30 <memcmp@plt>
  409674:	cbnz	w0, 409698 <__fxstatat@plt+0x66e8>
  409678:	ldr	x8, [sp, #32]
  40967c:	ldr	x9, [x8, #64]
  409680:	ldr	x10, [x8, #24]
  409684:	add	x0, x9, x10
  409688:	ldr	x9, [sp, #24]
  40968c:	ldr	x1, [x9]
  409690:	bl	402c60 <strcmp@plt>
  409694:	cbz	w0, 4096a8 <__fxstatat@plt+0x66f8>
  409698:	mov	w8, wzr
  40969c:	and	w8, w8, #0x1
  4096a0:	sturb	w8, [x29, #-1]
  4096a4:	b	409794 <__fxstatat@plt+0x67e4>
  4096a8:	ldr	x8, [sp, #32]
  4096ac:	ldr	x0, [x8, #48]
  4096b0:	bl	402810 <strlen@plt>
  4096b4:	ldr	x8, [sp, #32]
  4096b8:	str	x0, [x8, #8]
  4096bc:	ldr	x9, [x8, #8]
  4096c0:	ldr	x10, [x8, #16]
  4096c4:	add	x9, x9, x10
  4096c8:	add	x0, x9, #0x1
  4096cc:	bl	416eb8 <__fxstatat@plt+0x13f08>
  4096d0:	ldr	x8, [sp, #32]
  4096d4:	str	x0, [x8]
  4096d8:	ldr	x9, [x8]
  4096dc:	ldr	x1, [x8, #48]
  4096e0:	ldr	x10, [x8, #8]
  4096e4:	mov	x0, x9
  4096e8:	mov	x2, x10
  4096ec:	str	x9, [sp, #16]
  4096f0:	str	x10, [sp, #8]
  4096f4:	bl	4027f0 <memcpy@plt>
  4096f8:	ldr	x8, [sp, #16]
  4096fc:	ldr	x9, [sp, #8]
  409700:	add	x0, x8, x9
  409704:	ldr	x10, [sp, #24]
  409708:	ldr	x1, [x10]
  40970c:	bl	402de0 <strcpy@plt>
  409710:	ldr	x8, [sp, #32]
  409714:	ldr	x9, [x8]
  409718:	mov	x0, x9
  40971c:	add	x1, sp, #0x30
  409720:	bl	41ae78 <__fxstatat@plt+0x17ec8>
  409724:	str	w0, [sp, #44]
  409728:	ldr	x8, [sp, #32]
  40972c:	ldr	x0, [x8]
  409730:	bl	402ce0 <free@plt>
  409734:	ldr	w11, [sp, #44]
  409738:	mov	w12, #0x0                   	// #0
  40973c:	str	w12, [sp, #4]
  409740:	cbnz	w11, 409788 <__fxstatat@plt+0x67d8>
  409744:	ldr	x8, [sp, #32]
  409748:	ldr	x9, [x8, #56]
  40974c:	ldr	x9, [x9, #8]
  409750:	ldr	x10, [sp, #56]
  409754:	mov	w11, #0x0                   	// #0
  409758:	cmp	x9, x10
  40975c:	str	w11, [sp]
  409760:	b.ne	409780 <__fxstatat@plt+0x67d0>  // b.any
  409764:	ldr	x8, [sp, #32]
  409768:	ldr	x9, [x8, #56]
  40976c:	ldr	x9, [x9]
  409770:	ldr	x10, [sp, #48]
  409774:	cmp	x9, x10
  409778:	cset	w11, eq  // eq = none
  40977c:	str	w11, [sp]
  409780:	ldr	w8, [sp]
  409784:	str	w8, [sp, #4]
  409788:	ldr	w8, [sp, #4]
  40978c:	and	w8, w8, #0x1
  409790:	sturb	w8, [x29, #-1]
  409794:	ldurb	w8, [x29, #-1]
  409798:	and	w0, w8, #0x1
  40979c:	ldr	x28, [sp, #272]
  4097a0:	ldp	x29, x30, [sp, #256]
  4097a4:	add	sp, sp, #0x120
  4097a8:	ret
  4097ac:	sub	sp, sp, #0x60
  4097b0:	stp	x29, x30, [sp, #80]
  4097b4:	add	x29, sp, #0x50
  4097b8:	mov	w8, wzr
  4097bc:	mov	w9, #0x4                   	// #4
  4097c0:	mov	w10, #0x1                   	// #1
  4097c4:	adrp	x11, 41d000 <__fxstatat@plt+0x1a050>
  4097c8:	add	x11, x11, #0x47c
  4097cc:	stur	x0, [x29, #-8]
  4097d0:	stur	x1, [x29, #-16]
  4097d4:	stur	x2, [x29, #-24]
  4097d8:	ldur	x2, [x29, #-8]
  4097dc:	mov	w0, w8
  4097e0:	mov	w1, w9
  4097e4:	stur	w9, [x29, #-28]
  4097e8:	stur	w10, [x29, #-32]
  4097ec:	str	x11, [sp, #40]
  4097f0:	bl	41347c <__fxstatat@plt+0x104cc>
  4097f4:	ldur	x2, [x29, #-16]
  4097f8:	ldur	w8, [x29, #-32]
  4097fc:	str	x0, [sp, #32]
  409800:	mov	w0, w8
  409804:	ldur	w1, [x29, #-28]
  409808:	bl	41347c <__fxstatat@plt+0x104cc>
  40980c:	ldr	x11, [sp, #40]
  409810:	str	x0, [sp, #24]
  409814:	mov	x0, x11
  409818:	ldr	x1, [sp, #32]
  40981c:	ldr	x2, [sp, #24]
  409820:	bl	402ed0 <printf@plt>
  409824:	ldur	x11, [x29, #-24]
  409828:	cbz	x11, 409860 <__fxstatat@plt+0x68b0>
  40982c:	adrp	x0, 41d000 <__fxstatat@plt+0x1a050>
  409830:	add	x0, x0, #0x8fb
  409834:	bl	402f30 <gettext@plt>
  409838:	ldur	x1, [x29, #-24]
  40983c:	mov	w8, #0x4                   	// #4
  409840:	str	x0, [sp, #16]
  409844:	mov	w0, w8
  409848:	bl	41356c <__fxstatat@plt+0x105bc>
  40984c:	ldr	x1, [sp, #16]
  409850:	str	x0, [sp, #8]
  409854:	mov	x0, x1
  409858:	ldr	x1, [sp, #8]
  40985c:	bl	402ed0 <printf@plt>
  409860:	mov	w0, #0xa                   	// #10
  409864:	bl	402af0 <putchar_unlocked@plt>
  409868:	ldp	x29, x30, [sp, #80]
  40986c:	add	sp, sp, #0x60
  409870:	ret
  409874:	sub	sp, sp, #0x20
  409878:	str	x0, [sp, #16]
  40987c:	str	x1, [sp, #8]
  409880:	ldr	x8, [sp, #8]
  409884:	cbz	x8, 4098d8 <__fxstatat@plt+0x6928>
  409888:	ldr	x8, [sp, #8]
  40988c:	ldr	x8, [x8, #8]
  409890:	ldr	x9, [sp, #16]
  409894:	ldr	x9, [x9, #8]
  409898:	cmp	x8, x9
  40989c:	b.ne	4098c8 <__fxstatat@plt+0x6918>  // b.any
  4098a0:	ldr	x8, [sp, #8]
  4098a4:	ldr	x8, [x8, #16]
  4098a8:	ldr	x9, [sp, #16]
  4098ac:	ldr	x9, [x9]
  4098b0:	cmp	x8, x9
  4098b4:	b.ne	4098c8 <__fxstatat@plt+0x6918>  // b.any
  4098b8:	mov	w8, #0x1                   	// #1
  4098bc:	and	w8, w8, #0x1
  4098c0:	strb	w8, [sp, #31]
  4098c4:	b	4098e4 <__fxstatat@plt+0x6934>
  4098c8:	ldr	x8, [sp, #8]
  4098cc:	ldr	x8, [x8]
  4098d0:	str	x8, [sp, #8]
  4098d4:	b	409880 <__fxstatat@plt+0x68d0>
  4098d8:	mov	w8, wzr
  4098dc:	and	w8, w8, #0x1
  4098e0:	strb	w8, [sp, #31]
  4098e4:	ldrb	w8, [sp, #31]
  4098e8:	and	w0, w8, #0x1
  4098ec:	add	sp, sp, #0x20
  4098f0:	ret
  4098f4:	sub	sp, sp, #0x140
  4098f8:	stp	x29, x30, [sp, #288]
  4098fc:	str	x28, [sp, #304]
  409900:	add	x29, sp, #0x120
  409904:	sub	x8, x29, #0x40
  409908:	mov	x9, #0x50                  	// #80
  40990c:	mov	w10, #0x1                   	// #1
  409910:	mov	w11, #0x2                   	// #2
  409914:	add	x12, sp, #0x78
  409918:	str	x0, [x8, #48]
  40991c:	str	x1, [x8, #40]
  409920:	and	w13, w2, #0x1
  409924:	sturb	w13, [x29, #-25]
  409928:	str	x3, [x8, #24]
  40992c:	str	x4, [x8, #16]
  409930:	str	x5, [x8, #8]
  409934:	str	x6, [x8]
  409938:	stur	x7, [x29, #-72]
  40993c:	ldr	x1, [x8, #8]
  409940:	mov	x0, x12
  409944:	mov	x2, x9
  409948:	str	x8, [sp, #80]
  40994c:	str	w10, [sp, #76]
  409950:	str	w11, [sp, #72]
  409954:	bl	4027f0 <memcpy@plt>
  409958:	ldr	w10, [sp, #76]
  40995c:	strb	w10, [sp, #119]
  409960:	ldr	x8, [sp, #80]
  409964:	ldr	x0, [x8, #48]
  409968:	ldr	w1, [sp, #72]
  40996c:	bl	41447c <__fxstatat@plt+0x114cc>
  409970:	stur	x0, [x29, #-80]
  409974:	ldur	x8, [x29, #-80]
  409978:	cbnz	x8, 4099d8 <__fxstatat@plt+0x6a28>
  40997c:	bl	402ef0 <__errno_location@plt>
  409980:	ldr	w1, [x0]
  409984:	adrp	x0, 41d000 <__fxstatat@plt+0x1a050>
  409988:	add	x0, x0, #0x909
  40998c:	str	w1, [sp, #68]
  409990:	bl	402f30 <gettext@plt>
  409994:	ldr	x8, [sp, #80]
  409998:	ldr	x1, [x8, #48]
  40999c:	mov	w9, #0x4                   	// #4
  4099a0:	str	x0, [sp, #56]
  4099a4:	mov	w0, w9
  4099a8:	bl	41356c <__fxstatat@plt+0x105bc>
  4099ac:	mov	w9, wzr
  4099b0:	str	x0, [sp, #48]
  4099b4:	mov	w0, w9
  4099b8:	ldr	w1, [sp, #68]
  4099bc:	ldr	x2, [sp, #56]
  4099c0:	ldr	x3, [sp, #48]
  4099c4:	bl	402850 <error@plt>
  4099c8:	mov	w9, wzr
  4099cc:	and	w9, w9, #0x1
  4099d0:	sturb	w9, [x29, #-1]
  4099d4:	b	409b84 <__fxstatat@plt+0x6bd4>
  4099d8:	ldr	x8, [sp, #80]
  4099dc:	ldr	x9, [x8, #8]
  4099e0:	ldr	w10, [x9, #4]
  4099e4:	cmp	w10, #0x3
  4099e8:	b.ne	4099f4 <__fxstatat@plt+0x6a44>  // b.any
  4099ec:	mov	w8, #0x2                   	// #2
  4099f0:	str	w8, [sp, #124]
  4099f4:	mov	w8, #0x0                   	// #0
  4099f8:	strb	w8, [sp, #118]
  4099fc:	ldur	x9, [x29, #-80]
  409a00:	stur	x9, [x29, #-88]
  409a04:	ldur	x8, [x29, #-88]
  409a08:	ldrb	w9, [x8]
  409a0c:	cbz	w9, 409b58 <__fxstatat@plt+0x6ba8>
  409a10:	ldr	x8, [sp, #80]
  409a14:	ldr	x0, [x8, #48]
  409a18:	ldur	x1, [x29, #-88]
  409a1c:	mov	x9, xzr
  409a20:	mov	x2, x9
  409a24:	str	x2, [sp, #40]
  409a28:	str	x9, [sp, #32]
  409a2c:	bl	40f6e0 <__fxstatat@plt+0xc730>
  409a30:	str	x0, [sp, #104]
  409a34:	ldr	x8, [sp, #80]
  409a38:	ldr	x0, [x8, #40]
  409a3c:	ldur	x1, [x29, #-88]
  409a40:	ldr	x2, [sp, #40]
  409a44:	bl	40f6e0 <__fxstatat@plt+0xc730>
  409a48:	str	x0, [sp, #96]
  409a4c:	ldr	x8, [sp, #80]
  409a50:	ldr	x9, [x8]
  409a54:	ldrb	w10, [x9]
  409a58:	mov	w11, #0x1                   	// #1
  409a5c:	and	w10, w10, w11
  409a60:	add	x7, sp, #0x5f
  409a64:	strb	w10, [sp, #95]
  409a68:	ldr	x0, [sp, #104]
  409a6c:	ldr	x1, [sp, #96]
  409a70:	ldurb	w10, [x29, #-25]
  409a74:	ldr	x3, [x8, #24]
  409a78:	ldr	x4, [x8, #16]
  409a7c:	and	w2, w10, #0x1
  409a80:	add	x5, sp, #0x78
  409a84:	mov	w10, wzr
  409a88:	and	w6, w10, #0x1
  409a8c:	mov	x9, sp
  409a90:	add	x12, sp, #0x75
  409a94:	str	x12, [x9]
  409a98:	mov	x9, sp
  409a9c:	ldr	x12, [sp, #32]
  409aa0:	str	x12, [x9, #8]
  409aa4:	str	w11, [sp, #28]
  409aa8:	bl	405e18 <__fxstatat@plt+0x2e68>
  409aac:	and	w10, w0, #0x1
  409ab0:	ldrb	w11, [sp, #119]
  409ab4:	and	w11, w11, #0x1
  409ab8:	tst	w11, w10
  409abc:	cset	w10, ne  // ne = any
  409ac0:	ldr	w11, [sp, #28]
  409ac4:	and	w10, w10, w11
  409ac8:	strb	w10, [sp, #119]
  409acc:	ldrb	w10, [sp, #117]
  409ad0:	and	w10, w10, #0x1
  409ad4:	ldur	x8, [x29, #-72]
  409ad8:	ldrb	w13, [x8]
  409adc:	and	w13, w13, #0x1
  409ae0:	orr	w10, w13, w10
  409ae4:	cmp	w10, #0x0
  409ae8:	cset	w10, ne  // ne = any
  409aec:	and	w10, w10, w11
  409af0:	strb	w10, [x8]
  409af4:	ldr	x0, [sp, #96]
  409af8:	bl	402ce0 <free@plt>
  409afc:	ldr	x0, [sp, #104]
  409b00:	bl	402ce0 <free@plt>
  409b04:	ldrb	w10, [sp, #117]
  409b08:	tbnz	w10, #0, 409b10 <__fxstatat@plt+0x6b60>
  409b0c:	b	409b14 <__fxstatat@plt+0x6b64>
  409b10:	b	409b58 <__fxstatat@plt+0x6ba8>
  409b14:	ldrb	w8, [sp, #95]
  409b18:	mov	w9, #0x1                   	// #1
  409b1c:	and	w8, w8, #0x1
  409b20:	ldrb	w10, [sp, #118]
  409b24:	and	w10, w10, #0x1
  409b28:	orr	w8, w10, w8
  409b2c:	cmp	w8, #0x0
  409b30:	cset	w8, ne  // ne = any
  409b34:	and	w8, w8, w9
  409b38:	strb	w8, [sp, #118]
  409b3c:	ldur	x0, [x29, #-88]
  409b40:	bl	402810 <strlen@plt>
  409b44:	add	x11, x0, #0x1
  409b48:	ldur	x12, [x29, #-88]
  409b4c:	add	x11, x12, x11
  409b50:	stur	x11, [x29, #-88]
  409b54:	b	409a04 <__fxstatat@plt+0x6a54>
  409b58:	ldur	x0, [x29, #-80]
  409b5c:	bl	402ce0 <free@plt>
  409b60:	ldrb	w8, [sp, #118]
  409b64:	ldr	x9, [sp, #80]
  409b68:	ldr	x10, [x9]
  409b6c:	mov	w11, #0x1                   	// #1
  409b70:	and	w8, w8, w11
  409b74:	strb	w8, [x10]
  409b78:	ldrb	w8, [sp, #119]
  409b7c:	and	w8, w8, #0x1
  409b80:	sturb	w8, [x29, #-1]
  409b84:	ldurb	w8, [x29, #-1]
  409b88:	and	w0, w8, #0x1
  409b8c:	ldr	x28, [sp, #304]
  409b90:	ldp	x29, x30, [sp, #288]
  409b94:	add	sp, sp, #0x140
  409b98:	ret
  409b9c:	stp	x29, x30, [sp, #-32]!
  409ba0:	str	x28, [sp, #16]
  409ba4:	mov	x29, sp
  409ba8:	sub	sp, sp, #0x580
  409bac:	add	x8, sp, #0x2d8
  409bb0:	mov	x9, xzr
  409bb4:	mov	w10, #0x1                   	// #1
  409bb8:	mov	w11, #0x8000                	// #32768
  409bbc:	mov	w12, wzr
  409bc0:	mov	w13, #0x1                   	// #1
  409bc4:	str	x0, [x8, #664]
  409bc8:	str	x1, [x8, #656]
  409bcc:	str	x2, [x8, #648]
  409bd0:	str	w3, [x8, #644]
  409bd4:	str	w4, [x8, #640]
  409bd8:	str	x5, [x8, #632]
  409bdc:	str	x6, [x8, #624]
  409be0:	str	x9, [x8, #608]
  409be4:	str	x9, [x8, #600]
  409be8:	ldr	x9, [x8, #624]
  409bec:	ldr	w14, [x9, #16]
  409bf0:	str	w14, [x8, #584]
  409bf4:	strb	w10, [sp, #1055]
  409bf8:	ldr	x9, [x8, #648]
  409bfc:	ldrb	w10, [x9, #35]
  409c00:	and	w10, w10, w13
  409c04:	strb	w10, [sp, #1054]
  409c08:	ldr	x0, [x8, #664]
  409c0c:	ldr	x9, [x8, #648]
  409c10:	ldr	w10, [x9, #4]
  409c14:	cmp	w10, #0x2
  409c18:	csel	w10, w11, w12, eq  // eq = none
  409c1c:	orr	w1, w12, w10
  409c20:	str	x8, [sp, #496]
  409c24:	bl	40f120 <__fxstatat@plt+0xc170>
  409c28:	ldr	x8, [sp, #496]
  409c2c:	str	w0, [x8, #588]
  409c30:	ldr	w10, [x8, #588]
  409c34:	cmp	w10, #0x0
  409c38:	cset	w10, ge  // ge = tcont
  409c3c:	tbnz	w10, #0, 409c9c <__fxstatat@plt+0x6cec>
  409c40:	bl	402ef0 <__errno_location@plt>
  409c44:	ldr	w1, [x0]
  409c48:	adrp	x0, 41d000 <__fxstatat@plt+0x1a050>
  409c4c:	add	x0, x0, #0x91a
  409c50:	str	w1, [sp, #492]
  409c54:	bl	402f30 <gettext@plt>
  409c58:	ldr	x8, [sp, #496]
  409c5c:	ldr	x1, [x8, #664]
  409c60:	mov	w9, #0x4                   	// #4
  409c64:	str	x0, [sp, #480]
  409c68:	mov	w0, w9
  409c6c:	bl	41356c <__fxstatat@plt+0x105bc>
  409c70:	mov	w9, wzr
  409c74:	str	x0, [sp, #472]
  409c78:	mov	w0, w9
  409c7c:	ldr	w1, [sp, #492]
  409c80:	ldr	x2, [sp, #480]
  409c84:	ldr	x3, [sp, #472]
  409c88:	bl	402850 <error@plt>
  409c8c:	mov	w9, wzr
  409c90:	and	w9, w9, #0x1
  409c94:	sturb	w9, [x29, #-1]
  409c98:	b	40ac8c <__fxstatat@plt+0x7cdc>
  409c9c:	ldr	x8, [sp, #496]
  409ca0:	ldr	w0, [x8, #588]
  409ca4:	add	x1, sp, #0x420
  409ca8:	bl	41ae88 <__fxstatat@plt+0x17ed8>
  409cac:	cbz	w0, 409d08 <__fxstatat@plt+0x6d58>
  409cb0:	bl	402ef0 <__errno_location@plt>
  409cb4:	ldr	w1, [x0]
  409cb8:	adrp	x0, 41d000 <__fxstatat@plt+0x1a050>
  409cbc:	add	x0, x0, #0x935
  409cc0:	str	w1, [sp, #468]
  409cc4:	bl	402f30 <gettext@plt>
  409cc8:	ldr	x8, [sp, #496]
  409ccc:	ldr	x1, [x8, #664]
  409cd0:	mov	w9, #0x4                   	// #4
  409cd4:	str	x0, [sp, #456]
  409cd8:	mov	w0, w9
  409cdc:	bl	41356c <__fxstatat@plt+0x105bc>
  409ce0:	mov	w9, wzr
  409ce4:	str	x0, [sp, #448]
  409ce8:	mov	w0, w9
  409cec:	ldr	w1, [sp, #468]
  409cf0:	ldr	x2, [sp, #456]
  409cf4:	ldr	x3, [sp, #448]
  409cf8:	bl	402850 <error@plt>
  409cfc:	mov	w9, #0x0                   	// #0
  409d00:	strb	w9, [sp, #1055]
  409d04:	b	40abfc <__fxstatat@plt+0x7c4c>
  409d08:	ldr	x8, [sp, #496]
  409d0c:	ldr	x9, [x8, #624]
  409d10:	ldr	x9, [x9, #8]
  409d14:	ldr	x10, [x8, #336]
  409d18:	cmp	x9, x10
  409d1c:	b.ne	409d38 <__fxstatat@plt+0x6d88>  // b.any
  409d20:	ldr	x8, [sp, #496]
  409d24:	ldr	x9, [x8, #624]
  409d28:	ldr	x9, [x9]
  409d2c:	ldr	x10, [x8, #328]
  409d30:	cmp	x9, x10
  409d34:	b.eq	409d84 <__fxstatat@plt+0x6dd4>  // b.none
  409d38:	adrp	x0, 41d000 <__fxstatat@plt+0x1a050>
  409d3c:	add	x0, x0, #0x945
  409d40:	bl	402f30 <gettext@plt>
  409d44:	ldr	x8, [sp, #496]
  409d48:	ldr	x1, [x8, #664]
  409d4c:	mov	w9, #0x4                   	// #4
  409d50:	str	x0, [sp, #440]
  409d54:	mov	w0, w9
  409d58:	bl	41356c <__fxstatat@plt+0x105bc>
  409d5c:	mov	w9, wzr
  409d60:	str	x0, [sp, #432]
  409d64:	mov	w0, w9
  409d68:	mov	w1, w9
  409d6c:	ldr	x2, [sp, #440]
  409d70:	ldr	x3, [sp, #432]
  409d74:	bl	402850 <error@plt>
  409d78:	mov	w9, #0x0                   	// #0
  409d7c:	strb	w9, [sp, #1055]
  409d80:	b	40abfc <__fxstatat@plt+0x7c4c>
  409d84:	ldr	x8, [sp, #496]
  409d88:	ldr	x9, [x8, #632]
  409d8c:	ldrb	w10, [x9]
  409d90:	tbnz	w10, #0, 409f90 <__fxstatat@plt+0x6fe0>
  409d94:	ldr	x8, [sp, #496]
  409d98:	ldr	x9, [x8, #648]
  409d9c:	ldrb	w10, [x9, #35]
  409da0:	mov	w11, #0x200                 	// #512
  409da4:	mov	w12, wzr
  409da8:	tst	w10, #0x1
  409dac:	csel	w10, w11, w12, ne  // ne = any
  409db0:	mov	w11, #0x1                   	// #1
  409db4:	orr	w10, w11, w10
  409db8:	str	w10, [x8, #320]
  409dbc:	ldr	x0, [x8, #656]
  409dc0:	ldr	w1, [x8, #320]
  409dc4:	bl	40f120 <__fxstatat@plt+0xc170>
  409dc8:	ldr	x8, [sp, #496]
  409dcc:	str	w0, [x8, #596]
  409dd0:	bl	402ef0 <__errno_location@plt>
  409dd4:	ldr	w10, [x0]
  409dd8:	ldr	x8, [sp, #496]
  409ddc:	str	w10, [x8, #592]
  409de0:	ldr	x9, [x8, #648]
  409de4:	ldrb	w10, [x9, #33]
  409de8:	tbnz	w10, #0, 409e00 <__fxstatat@plt+0x6e50>
  409dec:	ldr	x8, [sp, #496]
  409df0:	ldr	x9, [x8, #648]
  409df4:	ldrb	w10, [x9, #37]
  409df8:	tbnz	w10, #0, 409e00 <__fxstatat@plt+0x6e50>
  409dfc:	b	409e60 <__fxstatat@plt+0x6eb0>
  409e00:	ldr	x8, [sp, #496]
  409e04:	ldr	w9, [x8, #596]
  409e08:	mov	w10, wzr
  409e0c:	cmp	w10, w9
  409e10:	cset	w9, gt
  409e14:	tbnz	w9, #0, 409e60 <__fxstatat@plt+0x6eb0>
  409e18:	ldr	x8, [sp, #496]
  409e1c:	ldr	x0, [x8, #656]
  409e20:	ldr	x9, [x8, #648]
  409e24:	ldrb	w10, [x9, #37]
  409e28:	ldr	x3, [x8, #648]
  409e2c:	and	w1, w10, #0x1
  409e30:	mov	w10, wzr
  409e34:	and	w2, w10, #0x1
  409e38:	bl	405974 <__fxstatat@plt+0x29c4>
  409e3c:	tbnz	w0, #0, 409e60 <__fxstatat@plt+0x6eb0>
  409e40:	ldr	x8, [sp, #496]
  409e44:	ldr	x9, [x8, #648]
  409e48:	ldrb	w10, [x9, #38]
  409e4c:	tbnz	w10, #0, 409e54 <__fxstatat@plt+0x6ea4>
  409e50:	b	409e60 <__fxstatat@plt+0x6eb0>
  409e54:	mov	w8, #0x0                   	// #0
  409e58:	strb	w8, [sp, #1055]
  409e5c:	b	40ab90 <__fxstatat@plt+0x7be0>
  409e60:	ldr	x8, [sp, #496]
  409e64:	ldr	w9, [x8, #596]
  409e68:	cmp	w9, #0x0
  409e6c:	cset	w9, ge  // ge = tcont
  409e70:	tbnz	w9, #0, 409f90 <__fxstatat@plt+0x6fe0>
  409e74:	ldr	x8, [sp, #496]
  409e78:	ldr	x9, [x8, #648]
  409e7c:	ldrb	w10, [x9, #22]
  409e80:	tbnz	w10, #0, 409e88 <__fxstatat@plt+0x6ed8>
  409e84:	b	409f90 <__fxstatat@plt+0x6fe0>
  409e88:	ldr	x8, [sp, #496]
  409e8c:	ldr	x0, [x8, #656]
  409e90:	bl	402f20 <unlink@plt>
  409e94:	cbz	w0, 409ef0 <__fxstatat@plt+0x6f40>
  409e98:	bl	402ef0 <__errno_location@plt>
  409e9c:	ldr	w1, [x0]
  409ea0:	adrp	x0, 41d000 <__fxstatat@plt+0x1a050>
  409ea4:	add	x0, x0, #0x4fb
  409ea8:	str	w1, [sp, #428]
  409eac:	bl	402f30 <gettext@plt>
  409eb0:	ldr	x8, [sp, #496]
  409eb4:	ldr	x1, [x8, #656]
  409eb8:	mov	w9, #0x4                   	// #4
  409ebc:	str	x0, [sp, #416]
  409ec0:	mov	w0, w9
  409ec4:	bl	41356c <__fxstatat@plt+0x105bc>
  409ec8:	mov	w9, wzr
  409ecc:	str	x0, [sp, #408]
  409ed0:	mov	w0, w9
  409ed4:	ldr	w1, [sp, #428]
  409ed8:	ldr	x2, [sp, #416]
  409edc:	ldr	x3, [sp, #408]
  409ee0:	bl	402850 <error@plt>
  409ee4:	mov	w9, #0x0                   	// #0
  409ee8:	strb	w9, [sp, #1055]
  409eec:	b	40abfc <__fxstatat@plt+0x7c4c>
  409ef0:	ldr	x8, [sp, #496]
  409ef4:	ldr	x9, [x8, #648]
  409ef8:	ldrb	w10, [x9, #46]
  409efc:	tbnz	w10, #0, 409f04 <__fxstatat@plt+0x6f54>
  409f00:	b	409f3c <__fxstatat@plt+0x6f8c>
  409f04:	adrp	x0, 41d000 <__fxstatat@plt+0x1a050>
  409f08:	add	x0, x0, #0x50c
  409f0c:	bl	402f30 <gettext@plt>
  409f10:	ldr	x8, [sp, #496]
  409f14:	ldr	x1, [x8, #656]
  409f18:	mov	w9, #0x4                   	// #4
  409f1c:	str	x0, [sp, #400]
  409f20:	mov	w0, w9
  409f24:	bl	41356c <__fxstatat@plt+0x105bc>
  409f28:	ldr	x1, [sp, #400]
  409f2c:	str	x0, [sp, #392]
  409f30:	mov	x0, x1
  409f34:	ldr	x1, [sp, #392]
  409f38:	bl	402ed0 <printf@plt>
  409f3c:	ldr	x8, [sp, #496]
  409f40:	ldr	x9, [x8, #632]
  409f44:	mov	w10, #0x1                   	// #1
  409f48:	strb	w10, [x9]
  409f4c:	ldr	x9, [x8, #648]
  409f50:	ldrb	w10, [x9, #33]
  409f54:	tbnz	w10, #0, 409f5c <__fxstatat@plt+0x6fac>
  409f58:	b	409f90 <__fxstatat@plt+0x6fe0>
  409f5c:	ldr	x8, [sp, #496]
  409f60:	ldr	x0, [x8, #664]
  409f64:	ldr	x1, [x8, #656]
  409f68:	ldr	w2, [x8, #644]
  409f6c:	ldr	x9, [x8, #632]
  409f70:	ldrb	w10, [x9]
  409f74:	ldr	x4, [x8, #648]
  409f78:	and	w3, w10, #0x1
  409f7c:	bl	405624 <__fxstatat@plt+0x2674>
  409f80:	tbnz	w0, #0, 409f90 <__fxstatat@plt+0x6fe0>
  409f84:	mov	w8, #0x0                   	// #0
  409f88:	strb	w8, [sp, #1055]
  409f8c:	b	40abfc <__fxstatat@plt+0x7c4c>
  409f90:	ldr	x8, [sp, #496]
  409f94:	ldr	x9, [x8, #632]
  409f98:	ldrb	w10, [x9]
  409f9c:	tbnz	w10, #0, 409fa4 <__fxstatat@plt+0x6ff4>
  409fa0:	b	40a140 <__fxstatat@plt+0x7190>
  409fa4:	mov	w8, #0x41                  	// #65
  409fa8:	ldr	x9, [sp, #496]
  409fac:	str	w8, [x9, #316]
  409fb0:	ldr	x0, [x9, #656]
  409fb4:	ldr	w8, [x9, #316]
  409fb8:	orr	w1, w8, #0x80
  409fbc:	ldr	w8, [x9, #644]
  409fc0:	ldr	w10, [x9, #640]
  409fc4:	bic	w2, w8, w10
  409fc8:	bl	40f120 <__fxstatat@plt+0xc170>
  409fcc:	ldr	x9, [sp, #496]
  409fd0:	str	w0, [x9, #596]
  409fd4:	bl	402ef0 <__errno_location@plt>
  409fd8:	ldr	w8, [x0]
  409fdc:	ldr	x9, [sp, #496]
  409fe0:	str	w8, [x9, #592]
  409fe4:	ldr	w8, [x9, #596]
  409fe8:	cmp	w8, #0x0
  409fec:	cset	w8, ge  // ge = tcont
  409ff0:	tbnz	w8, #0, 40a0d4 <__fxstatat@plt+0x7124>
  409ff4:	ldr	x8, [sp, #496]
  409ff8:	ldr	w9, [x8, #592]
  409ffc:	cmp	w9, #0x11
  40a000:	b.ne	40a0d4 <__fxstatat@plt+0x7124>  // b.any
  40a004:	ldr	x8, [sp, #496]
  40a008:	ldr	x9, [x8, #648]
  40a00c:	ldrb	w10, [x9, #24]
  40a010:	tbnz	w10, #0, 40a0d4 <__fxstatat@plt+0x7124>
  40a014:	ldr	x8, [sp, #496]
  40a018:	ldr	x0, [x8, #656]
  40a01c:	add	x1, sp, #0x390
  40a020:	bl	41ae98 <__fxstatat@plt+0x17ee8>
  40a024:	cbnz	w0, 40a0d4 <__fxstatat@plt+0x7124>
  40a028:	ldr	x8, [sp, #496]
  40a02c:	ldr	w9, [x8, #200]
  40a030:	and	w9, w9, #0xf000
  40a034:	cmp	w9, #0xa, lsl #12
  40a038:	b.ne	40a0d4 <__fxstatat@plt+0x7124>  // b.any
  40a03c:	ldr	x8, [sp, #496]
  40a040:	ldr	x9, [x8, #648]
  40a044:	ldrb	w10, [x9, #48]
  40a048:	tbnz	w10, #0, 40a050 <__fxstatat@plt+0x70a0>
  40a04c:	b	40a088 <__fxstatat@plt+0x70d8>
  40a050:	ldr	x8, [sp, #496]
  40a054:	ldr	x0, [x8, #656]
  40a058:	ldr	w1, [x8, #316]
  40a05c:	ldr	w9, [x8, #644]
  40a060:	ldr	w10, [x8, #640]
  40a064:	bic	w2, w9, w10
  40a068:	bl	40f120 <__fxstatat@plt+0xc170>
  40a06c:	ldr	x8, [sp, #496]
  40a070:	str	w0, [x8, #596]
  40a074:	bl	402ef0 <__errno_location@plt>
  40a078:	ldr	w9, [x0]
  40a07c:	ldr	x8, [sp, #496]
  40a080:	str	w9, [x8, #592]
  40a084:	b	40a0d4 <__fxstatat@plt+0x7124>
  40a088:	adrp	x0, 41d000 <__fxstatat@plt+0x1a050>
  40a08c:	add	x0, x0, #0x97d
  40a090:	bl	402f30 <gettext@plt>
  40a094:	ldr	x8, [sp, #496]
  40a098:	ldr	x1, [x8, #656]
  40a09c:	mov	w9, #0x4                   	// #4
  40a0a0:	str	x0, [sp, #384]
  40a0a4:	mov	w0, w9
  40a0a8:	bl	41356c <__fxstatat@plt+0x105bc>
  40a0ac:	mov	w9, wzr
  40a0b0:	str	x0, [sp, #376]
  40a0b4:	mov	w0, w9
  40a0b8:	mov	w1, w9
  40a0bc:	ldr	x2, [sp, #384]
  40a0c0:	ldr	x3, [sp, #376]
  40a0c4:	bl	402850 <error@plt>
  40a0c8:	mov	w9, #0x0                   	// #0
  40a0cc:	strb	w9, [sp, #1055]
  40a0d0:	b	40abfc <__fxstatat@plt+0x7c4c>
  40a0d4:	ldr	x8, [sp, #496]
  40a0d8:	ldr	w9, [x8, #596]
  40a0dc:	cmp	w9, #0x0
  40a0e0:	cset	w9, ge  // ge = tcont
  40a0e4:	tbnz	w9, #0, 40a13c <__fxstatat@plt+0x718c>
  40a0e8:	ldr	x8, [sp, #496]
  40a0ec:	ldr	w9, [x8, #592]
  40a0f0:	cmp	w9, #0x15
  40a0f4:	b.ne	40a13c <__fxstatat@plt+0x718c>  // b.any
  40a0f8:	ldr	x8, [sp, #496]
  40a0fc:	ldr	x9, [x8, #656]
  40a100:	ldrb	w10, [x9]
  40a104:	cbz	w10, 40a13c <__fxstatat@plt+0x718c>
  40a108:	ldr	x8, [sp, #496]
  40a10c:	ldr	x9, [x8, #656]
  40a110:	ldr	x0, [x8, #656]
  40a114:	str	x9, [sp, #368]
  40a118:	bl	402810 <strlen@plt>
  40a11c:	subs	x8, x0, #0x1
  40a120:	ldr	x9, [sp, #368]
  40a124:	ldrb	w10, [x9, x8]
  40a128:	cmp	w10, #0x2f
  40a12c:	b.ne	40a13c <__fxstatat@plt+0x718c>  // b.any
  40a130:	mov	w8, #0x14                  	// #20
  40a134:	ldr	x9, [sp, #496]
  40a138:	str	w8, [x9, #592]
  40a13c:	b	40a148 <__fxstatat@plt+0x7198>
  40a140:	ldr	x8, [sp, #496]
  40a144:	str	wzr, [x8, #640]
  40a148:	ldr	x8, [sp, #496]
  40a14c:	ldr	w9, [x8, #596]
  40a150:	cmp	w9, #0x0
  40a154:	cset	w9, ge  // ge = tcont
  40a158:	tbnz	w9, #0, 40a1f8 <__fxstatat@plt+0x7248>
  40a15c:	ldr	x8, [sp, #496]
  40a160:	ldr	w9, [x8, #592]
  40a164:	cmp	w9, #0x2
  40a168:	b.ne	40a1a0 <__fxstatat@plt+0x71f0>  // b.any
  40a16c:	ldr	x8, [sp, #496]
  40a170:	ldr	x9, [x8, #632]
  40a174:	ldrb	w10, [x9]
  40a178:	tbnz	w10, #0, 40a1a0 <__fxstatat@plt+0x71f0>
  40a17c:	ldr	x8, [sp, #496]
  40a180:	ldr	x9, [x8, #648]
  40a184:	ldrb	w10, [x9, #24]
  40a188:	tbnz	w10, #0, 40a1a0 <__fxstatat@plt+0x71f0>
  40a18c:	ldr	x8, [sp, #496]
  40a190:	ldr	x9, [x8, #632]
  40a194:	mov	w10, #0x1                   	// #1
  40a198:	strb	w10, [x9]
  40a19c:	b	409fa4 <__fxstatat@plt+0x6ff4>
  40a1a0:	ldr	x8, [sp, #496]
  40a1a4:	ldr	w1, [x8, #592]
  40a1a8:	adrp	x0, 41d000 <__fxstatat@plt+0x1a050>
  40a1ac:	add	x0, x0, #0x9a5
  40a1b0:	str	w1, [sp, #364]
  40a1b4:	bl	402f30 <gettext@plt>
  40a1b8:	ldr	x8, [sp, #496]
  40a1bc:	ldr	x1, [x8, #656]
  40a1c0:	mov	w9, #0x4                   	// #4
  40a1c4:	str	x0, [sp, #352]
  40a1c8:	mov	w0, w9
  40a1cc:	bl	41356c <__fxstatat@plt+0x105bc>
  40a1d0:	mov	w9, wzr
  40a1d4:	str	x0, [sp, #344]
  40a1d8:	mov	w0, w9
  40a1dc:	ldr	w1, [sp, #364]
  40a1e0:	ldr	x2, [sp, #352]
  40a1e4:	ldr	x3, [sp, #344]
  40a1e8:	bl	402850 <error@plt>
  40a1ec:	mov	w9, #0x0                   	// #0
  40a1f0:	strb	w9, [sp, #1055]
  40a1f4:	b	40abfc <__fxstatat@plt+0x7c4c>
  40a1f8:	ldr	x8, [sp, #496]
  40a1fc:	ldr	w0, [x8, #596]
  40a200:	sub	x1, x29, #0xe0
  40a204:	bl	41ae88 <__fxstatat@plt+0x17ed8>
  40a208:	cbz	w0, 40a264 <__fxstatat@plt+0x72b4>
  40a20c:	bl	402ef0 <__errno_location@plt>
  40a210:	ldr	w1, [x0]
  40a214:	adrp	x0, 41d000 <__fxstatat@plt+0x1a050>
  40a218:	add	x0, x0, #0x935
  40a21c:	str	w1, [sp, #340]
  40a220:	bl	402f30 <gettext@plt>
  40a224:	ldr	x8, [sp, #496]
  40a228:	ldr	x1, [x8, #656]
  40a22c:	mov	w9, #0x4                   	// #4
  40a230:	str	x0, [sp, #328]
  40a234:	mov	w0, w9
  40a238:	bl	41356c <__fxstatat@plt+0x105bc>
  40a23c:	mov	w9, wzr
  40a240:	str	x0, [sp, #320]
  40a244:	mov	w0, w9
  40a248:	ldr	w1, [sp, #340]
  40a24c:	ldr	x2, [sp, #328]
  40a250:	ldr	x3, [sp, #320]
  40a254:	bl	402850 <error@plt>
  40a258:	mov	w9, #0x0                   	// #0
  40a25c:	strb	w9, [sp, #1055]
  40a260:	b	40ab90 <__fxstatat@plt+0x7be0>
  40a264:	ldrb	w8, [sp, #1054]
  40a268:	tbnz	w8, #0, 40a270 <__fxstatat@plt+0x72c0>
  40a26c:	b	40a354 <__fxstatat@plt+0x73a4>
  40a270:	ldr	x8, [sp, #496]
  40a274:	ldr	x9, [x8, #648]
  40a278:	ldr	w10, [x9, #56]
  40a27c:	cbz	w10, 40a354 <__fxstatat@plt+0x73a4>
  40a280:	ldr	x8, [sp, #496]
  40a284:	ldr	w0, [x8, #596]
  40a288:	ldr	w1, [x8, #588]
  40a28c:	bl	40b2c8 <__fxstatat@plt+0x8318>
  40a290:	cmp	w0, #0x0
  40a294:	cset	w9, eq  // eq = none
  40a298:	and	w9, w9, #0x1
  40a29c:	strb	w9, [sp, #911]
  40a2a0:	ldrb	w9, [sp, #911]
  40a2a4:	tbnz	w9, #0, 40a2bc <__fxstatat@plt+0x730c>
  40a2a8:	ldr	x8, [sp, #496]
  40a2ac:	ldr	x9, [x8, #648]
  40a2b0:	ldr	w10, [x9, #56]
  40a2b4:	cmp	w10, #0x2
  40a2b8:	b.ne	40a354 <__fxstatat@plt+0x73a4>  // b.any
  40a2bc:	ldrb	w8, [sp, #911]
  40a2c0:	tbnz	w8, #0, 40a34c <__fxstatat@plt+0x739c>
  40a2c4:	bl	402ef0 <__errno_location@plt>
  40a2c8:	ldr	w1, [x0]
  40a2cc:	adrp	x0, 41d000 <__fxstatat@plt+0x1a050>
  40a2d0:	add	x0, x0, #0x9c3
  40a2d4:	str	w1, [sp, #316]
  40a2d8:	bl	402f30 <gettext@plt>
  40a2dc:	ldr	x8, [sp, #496]
  40a2e0:	ldr	x2, [x8, #656]
  40a2e4:	mov	w9, wzr
  40a2e8:	str	x0, [sp, #304]
  40a2ec:	mov	w0, w9
  40a2f0:	mov	w10, #0x4                   	// #4
  40a2f4:	mov	w1, w10
  40a2f8:	str	w9, [sp, #300]
  40a2fc:	str	w10, [sp, #296]
  40a300:	bl	41347c <__fxstatat@plt+0x104cc>
  40a304:	ldr	x8, [sp, #496]
  40a308:	ldr	x2, [x8, #664]
  40a30c:	mov	w9, #0x1                   	// #1
  40a310:	str	x0, [sp, #288]
  40a314:	mov	w0, w9
  40a318:	ldr	w1, [sp, #296]
  40a31c:	bl	41347c <__fxstatat@plt+0x104cc>
  40a320:	ldr	w9, [sp, #300]
  40a324:	str	x0, [sp, #280]
  40a328:	mov	w0, w9
  40a32c:	ldr	w1, [sp, #316]
  40a330:	ldr	x2, [sp, #304]
  40a334:	ldr	x3, [sp, #288]
  40a338:	ldr	x4, [sp, #280]
  40a33c:	bl	402850 <error@plt>
  40a340:	mov	w9, #0x0                   	// #0
  40a344:	strb	w9, [sp, #1055]
  40a348:	b	40ab90 <__fxstatat@plt+0x7be0>
  40a34c:	mov	w8, #0x0                   	// #0
  40a350:	strb	w8, [sp, #1054]
  40a354:	ldrb	w8, [sp, #1054]
  40a358:	tbnz	w8, #0, 40a360 <__fxstatat@plt+0x73b0>
  40a35c:	b	40a794 <__fxstatat@plt+0x77e4>
  40a360:	bl	402b40 <getpagesize@plt>
  40a364:	mov	w1, w0
  40a368:	sxtw	x8, w1
  40a36c:	ldr	x9, [sp, #496]
  40a370:	str	x8, [x9, #168]
  40a374:	add	x8, sp, #0x2f8
  40a378:	mov	x0, x8
  40a37c:	sub	x1, x29, #0xe0
  40a380:	mov	x2, #0x80                  	// #128
  40a384:	str	x8, [sp, #272]
  40a388:	bl	4027f0 <memcpy@plt>
  40a38c:	ldr	x0, [sp, #272]
  40a390:	bl	40b300 <__fxstatat@plt+0x8350>
  40a394:	ldr	x8, [sp, #496]
  40a398:	str	x0, [x8, #160]
  40a39c:	ldr	w10, [x8, #512]
  40a3a0:	mov	w11, wzr
  40a3a4:	cmp	w11, w10
  40a3a8:	cset	w10, ge  // ge = tcont
  40a3ac:	tbnz	w10, #0, 40a3d4 <__fxstatat@plt+0x7424>
  40a3b0:	ldr	x8, [sp, #496]
  40a3b4:	ldrsw	x9, [x8, #512]
  40a3b8:	mov	x10, #0x2000000000000000    	// #2305843009213693952
  40a3bc:	cmp	x9, x10
  40a3c0:	b.hi	40a3d4 <__fxstatat@plt+0x7424>  // b.pmore
  40a3c4:	ldr	x8, [sp, #496]
  40a3c8:	ldr	w9, [x8, #512]
  40a3cc:	str	w9, [sp, #268]
  40a3d0:	b	40a3dc <__fxstatat@plt+0x742c>
  40a3d4:	mov	w8, #0x200                 	// #512
  40a3d8:	str	w8, [sp, #268]
  40a3dc:	ldr	w8, [sp, #268]
  40a3e0:	mov	w0, w8
  40a3e4:	sxtw	x9, w0
  40a3e8:	ldr	x10, [sp, #496]
  40a3ec:	str	x9, [x10, #24]
  40a3f0:	ldr	w0, [x10, #588]
  40a3f4:	mov	x9, xzr
  40a3f8:	mov	x1, x9
  40a3fc:	mov	x2, x9
  40a400:	mov	w3, #0x2                   	// #2
  40a404:	bl	40f09c <__fxstatat@plt+0xc0ec>
  40a408:	mov	w8, #0x0                   	// #0
  40a40c:	strb	w8, [sp, #751]
  40a410:	add	x0, sp, #0x420
  40a414:	bl	40b3c4 <__fxstatat@plt+0x8414>
  40a418:	and	w8, w0, #0x1
  40a41c:	strb	w8, [sp, #750]
  40a420:	ldr	x9, [sp, #496]
  40a424:	ldr	w8, [x9, #472]
  40a428:	and	w8, w8, #0xf000
  40a42c:	cmp	w8, #0x8, lsl #12
  40a430:	b.ne	40a478 <__fxstatat@plt+0x74c8>  // b.any
  40a434:	ldr	x8, [sp, #496]
  40a438:	ldr	x9, [x8, #648]
  40a43c:	ldr	w10, [x9, #12]
  40a440:	cmp	w10, #0x3
  40a444:	b.ne	40a450 <__fxstatat@plt+0x74a0>  // b.any
  40a448:	mov	w8, #0x1                   	// #1
  40a44c:	strb	w8, [sp, #751]
  40a450:	ldr	x8, [sp, #496]
  40a454:	ldr	x9, [x8, #648]
  40a458:	ldr	w10, [x9, #12]
  40a45c:	cmp	w10, #0x2
  40a460:	b.ne	40a478 <__fxstatat@plt+0x74c8>  // b.any
  40a464:	ldrb	w8, [sp, #750]
  40a468:	tbnz	w8, #0, 40a470 <__fxstatat@plt+0x74c0>
  40a46c:	b	40a478 <__fxstatat@plt+0x74c8>
  40a470:	mov	w8, #0x1                   	// #1
  40a474:	strb	w8, [sp, #751]
  40a478:	ldrb	w8, [sp, #751]
  40a47c:	tbnz	w8, #0, 40a560 <__fxstatat@plt+0x75b0>
  40a480:	ldr	x8, [sp, #496]
  40a484:	ldr	x9, [x8, #168]
  40a488:	mov	x10, #0x7fffffffffffffff    	// #9223372036854775807
  40a48c:	subs	x9, x10, x9
  40a490:	str	x9, [x8, #8]
  40a494:	add	x9, sp, #0x258
  40a498:	mov	x0, x9
  40a49c:	add	x1, sp, #0x420
  40a4a0:	mov	x2, #0x80                  	// #128
  40a4a4:	str	x9, [sp, #256]
  40a4a8:	bl	4027f0 <memcpy@plt>
  40a4ac:	ldr	x0, [sp, #256]
  40a4b0:	bl	40b300 <__fxstatat@plt+0x8350>
  40a4b4:	ldr	x8, [sp, #496]
  40a4b8:	ldr	x1, [x8, #160]
  40a4bc:	ldr	x2, [x8, #8]
  40a4c0:	bl	40e964 <__fxstatat@plt+0xb9b4>
  40a4c4:	ldr	x8, [sp, #496]
  40a4c8:	str	x0, [x8]
  40a4cc:	ldr	w11, [x8, #344]
  40a4d0:	and	w11, w11, #0xf000
  40a4d4:	cmp	w11, #0x8, lsl #12
  40a4d8:	b.ne	40a500 <__fxstatat@plt+0x7550>  // b.any
  40a4dc:	ldr	x8, [sp, #496]
  40a4e0:	ldr	x9, [x8, #376]
  40a4e4:	ldr	x10, [x8, #160]
  40a4e8:	cmp	x9, x10
  40a4ec:	b.cs	40a500 <__fxstatat@plt+0x7550>  // b.hs, b.nlast
  40a4f0:	ldr	x8, [sp, #496]
  40a4f4:	ldr	x9, [x8, #376]
  40a4f8:	add	x9, x9, #0x1
  40a4fc:	str	x9, [x8, #160]
  40a500:	ldr	x8, [sp, #496]
  40a504:	ldr	x9, [x8]
  40a508:	subs	x9, x9, #0x1
  40a50c:	ldr	x10, [x8, #160]
  40a510:	add	x9, x10, x9
  40a514:	str	x9, [x8, #160]
  40a518:	ldr	x9, [x8, #160]
  40a51c:	ldr	x10, [x8]
  40a520:	udiv	x11, x9, x10
  40a524:	mul	x10, x11, x10
  40a528:	subs	x9, x9, x10
  40a52c:	ldr	x10, [x8, #160]
  40a530:	subs	x9, x10, x9
  40a534:	str	x9, [x8, #160]
  40a538:	ldr	x9, [x8, #160]
  40a53c:	cbz	x9, 40a554 <__fxstatat@plt+0x75a4>
  40a540:	ldr	x8, [sp, #496]
  40a544:	ldr	x9, [x8, #8]
  40a548:	ldr	x10, [x8, #160]
  40a54c:	cmp	x9, x10
  40a550:	b.cs	40a560 <__fxstatat@plt+0x75b0>  // b.hs, b.nlast
  40a554:	ldr	x8, [sp, #496]
  40a558:	ldr	x9, [x8]
  40a55c:	str	x9, [x8, #160]
  40a560:	ldr	x8, [sp, #496]
  40a564:	ldr	x9, [x8, #160]
  40a568:	ldr	x10, [x8, #168]
  40a56c:	add	x0, x9, x10
  40a570:	bl	416eb8 <__fxstatat@plt+0x13f08>
  40a574:	ldr	x8, [sp, #496]
  40a578:	str	x0, [x8, #608]
  40a57c:	ldr	x0, [x8, #608]
  40a580:	ldr	x1, [x8, #168]
  40a584:	bl	40b41c <__fxstatat@plt+0x846c>
  40a588:	ldr	x8, [sp, #496]
  40a58c:	str	x0, [x8, #616]
  40a590:	ldrb	w11, [sp, #750]
  40a594:	tbnz	w11, #0, 40a59c <__fxstatat@plt+0x75ec>
  40a598:	b	40a65c <__fxstatat@plt+0x76ac>
  40a59c:	ldr	x8, [sp, #496]
  40a5a0:	ldr	w0, [x8, #588]
  40a5a4:	ldr	w1, [x8, #596]
  40a5a8:	ldr	x2, [x8, #616]
  40a5ac:	ldr	x3, [x8, #160]
  40a5b0:	ldr	x4, [x8, #24]
  40a5b4:	ldr	x5, [x8, #376]
  40a5b8:	ldrb	w9, [sp, #751]
  40a5bc:	str	w0, [sp, #252]
  40a5c0:	str	w1, [sp, #248]
  40a5c4:	str	x2, [sp, #240]
  40a5c8:	str	x3, [sp, #232]
  40a5cc:	str	x4, [sp, #224]
  40a5d0:	str	x5, [sp, #216]
  40a5d4:	tbnz	w9, #0, 40a5dc <__fxstatat@plt+0x762c>
  40a5d8:	b	40a5f0 <__fxstatat@plt+0x7640>
  40a5dc:	ldr	x8, [sp, #496]
  40a5e0:	ldr	x9, [x8, #648]
  40a5e4:	ldr	w10, [x9, #12]
  40a5e8:	str	w10, [sp, #212]
  40a5ec:	b	40a5f8 <__fxstatat@plt+0x7648>
  40a5f0:	mov	w8, #0x1                   	// #1
  40a5f4:	str	w8, [sp, #212]
  40a5f8:	ldr	w8, [sp, #212]
  40a5fc:	ldr	x9, [sp, #496]
  40a600:	ldr	x7, [x9, #664]
  40a604:	ldr	x10, [x9, #656]
  40a608:	ldr	w0, [sp, #252]
  40a60c:	ldr	w1, [sp, #248]
  40a610:	ldr	x2, [sp, #240]
  40a614:	ldr	x3, [sp, #232]
  40a618:	ldr	x4, [sp, #224]
  40a61c:	ldr	x5, [sp, #216]
  40a620:	mov	w6, w8
  40a624:	mov	x11, sp
  40a628:	str	x10, [x11]
  40a62c:	mov	x10, sp
  40a630:	add	x11, sp, #0x257
  40a634:	str	x11, [x10, #8]
  40a638:	bl	40b474 <__fxstatat@plt+0x84c4>
  40a63c:	tbnz	w0, #0, 40a644 <__fxstatat@plt+0x7694>
  40a640:	b	40a648 <__fxstatat@plt+0x7698>
  40a644:	b	40a794 <__fxstatat@plt+0x77e4>
  40a648:	ldrb	w8, [sp, #599]
  40a64c:	tbnz	w8, #0, 40a65c <__fxstatat@plt+0x76ac>
  40a650:	mov	w8, #0x0                   	// #0
  40a654:	strb	w8, [sp, #1055]
  40a658:	b	40ab90 <__fxstatat@plt+0x7be0>
  40a65c:	ldr	x8, [sp, #496]
  40a660:	ldr	w0, [x8, #588]
  40a664:	ldr	w1, [x8, #596]
  40a668:	ldr	x2, [x8, #616]
  40a66c:	ldr	x3, [x8, #160]
  40a670:	ldrb	w9, [sp, #751]
  40a674:	str	w0, [sp, #208]
  40a678:	str	w1, [sp, #204]
  40a67c:	str	x2, [sp, #192]
  40a680:	str	x3, [sp, #184]
  40a684:	tbnz	w9, #0, 40a68c <__fxstatat@plt+0x76dc>
  40a688:	b	40a69c <__fxstatat@plt+0x76ec>
  40a68c:	ldr	x8, [sp, #496]
  40a690:	ldr	x9, [x8, #24]
  40a694:	str	x9, [sp, #176]
  40a698:	b	40a6a4 <__fxstatat@plt+0x76f4>
  40a69c:	mov	x8, xzr
  40a6a0:	str	x8, [sp, #176]
  40a6a4:	ldr	x8, [sp, #176]
  40a6a8:	ldr	x9, [sp, #496]
  40a6ac:	ldr	x10, [x9, #648]
  40a6b0:	ldr	w11, [x10, #12]
  40a6b4:	cmp	w11, #0x3
  40a6b8:	cset	w11, eq  // eq = none
  40a6bc:	ldr	x6, [x9, #664]
  40a6c0:	ldr	x7, [x9, #656]
  40a6c4:	ldr	w0, [sp, #208]
  40a6c8:	ldr	w1, [sp, #204]
  40a6cc:	ldr	x2, [sp, #192]
  40a6d0:	ldr	x3, [sp, #184]
  40a6d4:	mov	x4, x8
  40a6d8:	and	w5, w11, #0x1
  40a6dc:	mov	x8, sp
  40a6e0:	mov	x10, #0xffffffffffffffff    	// #-1
  40a6e4:	str	x10, [x8]
  40a6e8:	mov	x8, sp
  40a6ec:	add	x10, sp, #0x248
  40a6f0:	str	x10, [x8, #8]
  40a6f4:	mov	x8, sp
  40a6f8:	add	x10, sp, #0x247
  40a6fc:	str	x10, [x8, #16]
  40a700:	bl	40bba0 <__fxstatat@plt+0x8bf0>
  40a704:	tbnz	w0, #0, 40a714 <__fxstatat@plt+0x7764>
  40a708:	mov	w8, #0x0                   	// #0
  40a70c:	strb	w8, [sp, #1055]
  40a710:	b	40ab90 <__fxstatat@plt+0x7be0>
  40a714:	ldrb	w8, [sp, #583]
  40a718:	tbnz	w8, #0, 40a720 <__fxstatat@plt+0x7770>
  40a71c:	b	40a794 <__fxstatat@plt+0x77e4>
  40a720:	ldr	x8, [sp, #496]
  40a724:	ldr	w0, [x8, #596]
  40a728:	ldr	x1, [sp, #584]
  40a72c:	bl	402e70 <ftruncate@plt>
  40a730:	cmp	w0, #0x0
  40a734:	cset	w9, ge  // ge = tcont
  40a738:	tbnz	w9, #0, 40a794 <__fxstatat@plt+0x77e4>
  40a73c:	bl	402ef0 <__errno_location@plt>
  40a740:	ldr	w1, [x0]
  40a744:	adrp	x0, 41d000 <__fxstatat@plt+0x1a050>
  40a748:	add	x0, x0, #0x9de
  40a74c:	str	w1, [sp, #172]
  40a750:	bl	402f30 <gettext@plt>
  40a754:	ldr	x8, [sp, #496]
  40a758:	ldr	x1, [x8, #656]
  40a75c:	mov	w9, #0x4                   	// #4
  40a760:	str	x0, [sp, #160]
  40a764:	mov	w0, w9
  40a768:	bl	41356c <__fxstatat@plt+0x105bc>
  40a76c:	mov	w9, wzr
  40a770:	str	x0, [sp, #152]
  40a774:	mov	w0, w9
  40a778:	ldr	w1, [sp, #172]
  40a77c:	ldr	x2, [sp, #160]
  40a780:	ldr	x3, [sp, #152]
  40a784:	bl	402850 <error@plt>
  40a788:	mov	w9, #0x0                   	// #0
  40a78c:	strb	w9, [sp, #1055]
  40a790:	b	40ab90 <__fxstatat@plt+0x7be0>
  40a794:	ldr	x8, [sp, #496]
  40a798:	ldr	x9, [x8, #648]
  40a79c:	ldrb	w10, [x9, #31]
  40a7a0:	tbnz	w10, #0, 40a7a8 <__fxstatat@plt+0x77f8>
  40a7a4:	b	40a86c <__fxstatat@plt+0x78bc>
  40a7a8:	ldr	x8, [sp, #496]
  40a7ac:	ldr	x0, [x8, #624]
  40a7b0:	bl	414a28 <__fxstatat@plt+0x11a78>
  40a7b4:	str	x0, [sp, #528]
  40a7b8:	str	x1, [sp, #536]
  40a7bc:	ldr	q0, [sp, #528]
  40a7c0:	add	x2, sp, #0x220
  40a7c4:	str	q0, [sp, #544]
  40a7c8:	ldr	x8, [sp, #496]
  40a7cc:	ldr	x0, [x8, #624]
  40a7d0:	str	x2, [sp, #144]
  40a7d4:	bl	414a70 <__fxstatat@plt+0x11ac0>
  40a7d8:	str	x0, [sp, #512]
  40a7dc:	str	x1, [sp, #520]
  40a7e0:	ldr	q0, [sp, #512]
  40a7e4:	str	q0, [sp, #560]
  40a7e8:	ldr	x8, [sp, #496]
  40a7ec:	ldr	w0, [x8, #596]
  40a7f0:	ldr	x1, [x8, #656]
  40a7f4:	ldr	x2, [sp, #144]
  40a7f8:	bl	4159c8 <__fxstatat@plt+0x12a18>
  40a7fc:	cbz	w0, 40a86c <__fxstatat@plt+0x78bc>
  40a800:	bl	402ef0 <__errno_location@plt>
  40a804:	ldr	w1, [x0]
  40a808:	adrp	x0, 41d000 <__fxstatat@plt+0x1a050>
  40a80c:	add	x0, x0, #0x7ac
  40a810:	str	w1, [sp, #140]
  40a814:	bl	402f30 <gettext@plt>
  40a818:	ldr	x8, [sp, #496]
  40a81c:	ldr	x1, [x8, #656]
  40a820:	mov	w9, #0x4                   	// #4
  40a824:	str	x0, [sp, #128]
  40a828:	mov	w0, w9
  40a82c:	bl	41356c <__fxstatat@plt+0x105bc>
  40a830:	mov	w9, wzr
  40a834:	str	x0, [sp, #120]
  40a838:	mov	w0, w9
  40a83c:	ldr	w1, [sp, #140]
  40a840:	ldr	x2, [sp, #128]
  40a844:	ldr	x3, [sp, #120]
  40a848:	bl	402850 <error@plt>
  40a84c:	ldr	x8, [sp, #496]
  40a850:	ldr	x10, [x8, #648]
  40a854:	ldrb	w9, [x10, #36]
  40a858:	tbnz	w9, #0, 40a860 <__fxstatat@plt+0x78b0>
  40a85c:	b	40a86c <__fxstatat@plt+0x78bc>
  40a860:	mov	w8, #0x0                   	// #0
  40a864:	strb	w8, [sp, #1055]
  40a868:	b	40ab90 <__fxstatat@plt+0x7be0>
  40a86c:	ldr	x8, [sp, #496]
  40a870:	ldr	x9, [x8, #648]
  40a874:	ldrb	w10, [x9, #29]
  40a878:	tbnz	w10, #0, 40a880 <__fxstatat@plt+0x78d0>
  40a87c:	b	40a914 <__fxstatat@plt+0x7964>
  40a880:	ldr	x8, [sp, #496]
  40a884:	ldr	x9, [x8, #624]
  40a888:	ldr	w10, [x9, #24]
  40a88c:	ldr	w11, [x8, #480]
  40a890:	cmp	w10, w11
  40a894:	b.ne	40a8b0 <__fxstatat@plt+0x7900>  // b.any
  40a898:	ldr	x8, [sp, #496]
  40a89c:	ldr	x9, [x8, #624]
  40a8a0:	ldr	w10, [x9, #28]
  40a8a4:	ldr	w11, [x8, #484]
  40a8a8:	cmp	w10, w11
  40a8ac:	b.eq	40a914 <__fxstatat@plt+0x7964>  // b.none
  40a8b0:	ldr	x8, [sp, #496]
  40a8b4:	ldr	x0, [x8, #648]
  40a8b8:	ldr	x1, [x8, #656]
  40a8bc:	ldr	w2, [x8, #596]
  40a8c0:	ldr	x3, [x8, #624]
  40a8c4:	ldr	x9, [x8, #632]
  40a8c8:	ldrb	w10, [x9]
  40a8cc:	and	w4, w10, #0x1
  40a8d0:	sub	x5, x29, #0xe0
  40a8d4:	bl	40ad4c <__fxstatat@plt+0x7d9c>
  40a8d8:	mov	w10, #0xffffffff            	// #-1
  40a8dc:	cmp	w0, w10
  40a8e0:	str	w0, [sp, #116]
  40a8e4:	b.eq	40a8f8 <__fxstatat@plt+0x7948>  // b.none
  40a8e8:	b	40a8ec <__fxstatat@plt+0x793c>
  40a8ec:	ldr	w8, [sp, #116]
  40a8f0:	cbz	w8, 40a904 <__fxstatat@plt+0x7954>
  40a8f4:	b	40a914 <__fxstatat@plt+0x7964>
  40a8f8:	mov	w8, #0x0                   	// #0
  40a8fc:	strb	w8, [sp, #1055]
  40a900:	b	40ab90 <__fxstatat@plt+0x7be0>
  40a904:	ldr	x8, [sp, #496]
  40a908:	ldr	w9, [x8, #584]
  40a90c:	and	w9, w9, #0xfffff1ff
  40a910:	str	w9, [x8, #584]
  40a914:	ldr	x8, [sp, #496]
  40a918:	ldr	x9, [x8, #648]
  40a91c:	ldrb	w10, [x9, #39]
  40a920:	tbnz	w10, #0, 40a928 <__fxstatat@plt+0x7978>
  40a924:	b	40a9d0 <__fxstatat@plt+0x7a20>
  40a928:	mov	w8, #0x0                   	// #0
  40a92c:	strb	w8, [sp, #511]
  40a930:	ldr	x9, [sp, #496]
  40a934:	ldr	w8, [x9, #472]
  40a938:	and	w8, w8, #0x80
  40a93c:	cbnz	w8, 40a96c <__fxstatat@plt+0x79bc>
  40a940:	bl	402880 <geteuid@plt>
  40a944:	cbz	w0, 40a96c <__fxstatat@plt+0x79bc>
  40a948:	ldr	x8, [sp, #496]
  40a94c:	ldr	w0, [x8, #596]
  40a950:	ldr	x1, [x8, #656]
  40a954:	mov	w2, #0x180                 	// #384
  40a958:	bl	40c054 <__fxstatat@plt+0x90a4>
  40a95c:	cmp	w0, #0x0
  40a960:	cset	w9, eq  // eq = none
  40a964:	and	w9, w9, #0x1
  40a968:	strb	w9, [sp, #511]
  40a96c:	ldr	x8, [sp, #496]
  40a970:	ldr	x0, [x8, #664]
  40a974:	ldr	w1, [x8, #588]
  40a978:	ldr	x2, [x8, #656]
  40a97c:	ldr	w3, [x8, #596]
  40a980:	ldr	x4, [x8, #648]
  40a984:	bl	40b024 <__fxstatat@plt+0x8074>
  40a988:	tbnz	w0, #0, 40a9a8 <__fxstatat@plt+0x79f8>
  40a98c:	ldr	x8, [sp, #496]
  40a990:	ldr	x9, [x8, #648]
  40a994:	ldrb	w10, [x9, #40]
  40a998:	tbnz	w10, #0, 40a9a0 <__fxstatat@plt+0x79f0>
  40a99c:	b	40a9a8 <__fxstatat@plt+0x79f8>
  40a9a0:	mov	w8, #0x0                   	// #0
  40a9a4:	strb	w8, [sp, #1055]
  40a9a8:	ldrb	w8, [sp, #511]
  40a9ac:	tbnz	w8, #0, 40a9b4 <__fxstatat@plt+0x7a04>
  40a9b0:	b	40a9d0 <__fxstatat@plt+0x7a20>
  40a9b4:	ldr	x8, [sp, #496]
  40a9b8:	ldr	w0, [x8, #596]
  40a9bc:	ldr	x1, [x8, #656]
  40a9c0:	ldr	w9, [x8, #644]
  40a9c4:	ldr	w10, [x8, #640]
  40a9c8:	bic	w2, w9, w10
  40a9cc:	bl	40c054 <__fxstatat@plt+0x90a4>
  40a9d0:	ldr	x8, [sp, #496]
  40a9d4:	ldr	x0, [x8, #656]
  40a9d8:	ldr	w1, [x8, #596]
  40a9dc:	ldr	x2, [x8, #624]
  40a9e0:	bl	40b248 <__fxstatat@plt+0x8298>
  40a9e4:	ldr	x8, [sp, #496]
  40a9e8:	ldr	x9, [x8, #648]
  40a9ec:	ldrb	w10, [x9, #30]
  40a9f0:	tbnz	w10, #0, 40aa08 <__fxstatat@plt+0x7a58>
  40a9f4:	ldr	x8, [sp, #496]
  40a9f8:	ldr	x9, [x8, #648]
  40a9fc:	ldrb	w10, [x9, #24]
  40aa00:	tbnz	w10, #0, 40aa08 <__fxstatat@plt+0x7a58>
  40aa04:	b	40aa48 <__fxstatat@plt+0x7a98>
  40aa08:	ldr	x8, [sp, #496]
  40aa0c:	ldr	x0, [x8, #664]
  40aa10:	ldr	w1, [x8, #588]
  40aa14:	ldr	x2, [x8, #656]
  40aa18:	ldr	w3, [x8, #596]
  40aa1c:	ldr	w4, [x8, #584]
  40aa20:	bl	40d620 <__fxstatat@plt+0xa670>
  40aa24:	cbz	w0, 40aa44 <__fxstatat@plt+0x7a94>
  40aa28:	ldr	x8, [sp, #496]
  40aa2c:	ldr	x9, [x8, #648]
  40aa30:	ldrb	w10, [x9, #36]
  40aa34:	tbnz	w10, #0, 40aa3c <__fxstatat@plt+0x7a8c>
  40aa38:	b	40aa44 <__fxstatat@plt+0x7a94>
  40aa3c:	mov	w8, #0x0                   	// #0
  40aa40:	strb	w8, [sp, #1055]
  40aa44:	b	40ab90 <__fxstatat@plt+0x7be0>
  40aa48:	ldr	x8, [sp, #496]
  40aa4c:	ldr	x9, [x8, #648]
  40aa50:	ldrb	w10, [x9, #43]
  40aa54:	tbnz	w10, #0, 40aa5c <__fxstatat@plt+0x7aac>
  40aa58:	b	40aa84 <__fxstatat@plt+0x7ad4>
  40aa5c:	ldr	x8, [sp, #496]
  40aa60:	ldr	x0, [x8, #656]
  40aa64:	ldr	w1, [x8, #596]
  40aa68:	ldr	x9, [x8, #648]
  40aa6c:	ldr	w2, [x9, #16]
  40aa70:	bl	40d720 <__fxstatat@plt+0xa770>
  40aa74:	cbz	w0, 40aa80 <__fxstatat@plt+0x7ad0>
  40aa78:	mov	w8, #0x0                   	// #0
  40aa7c:	strb	w8, [sp, #1055]
  40aa80:	b	40ab90 <__fxstatat@plt+0x7be0>
  40aa84:	ldr	x8, [sp, #496]
  40aa88:	ldr	x9, [x8, #648]
  40aa8c:	ldrb	w10, [x9, #32]
  40aa90:	tbnz	w10, #0, 40aa98 <__fxstatat@plt+0x7ae8>
  40aa94:	b	40aae8 <__fxstatat@plt+0x7b38>
  40aa98:	ldr	x8, [sp, #496]
  40aa9c:	ldr	x9, [x8, #632]
  40aaa0:	ldrb	w10, [x9]
  40aaa4:	tbnz	w10, #0, 40aaac <__fxstatat@plt+0x7afc>
  40aaa8:	b	40aae8 <__fxstatat@plt+0x7b38>
  40aaac:	ldr	x8, [sp, #496]
  40aab0:	ldr	x0, [x8, #656]
  40aab4:	ldr	w1, [x8, #596]
  40aab8:	str	x0, [sp, #104]
  40aabc:	str	w1, [sp, #100]
  40aac0:	bl	40899c <__fxstatat@plt+0x59ec>
  40aac4:	mov	w9, #0x1b6                 	// #438
  40aac8:	bic	w2, w9, w0
  40aacc:	ldr	x0, [sp, #104]
  40aad0:	ldr	w1, [sp, #100]
  40aad4:	bl	40d720 <__fxstatat@plt+0xa770>
  40aad8:	cbz	w0, 40aae4 <__fxstatat@plt+0x7b34>
  40aadc:	mov	w8, #0x0                   	// #0
  40aae0:	strb	w8, [sp, #1055]
  40aae4:	b	40ab90 <__fxstatat@plt+0x7be0>
  40aae8:	ldr	x8, [sp, #496]
  40aaec:	ldr	w9, [x8, #640]
  40aaf0:	cbz	w9, 40ab90 <__fxstatat@plt+0x7be0>
  40aaf4:	bl	40899c <__fxstatat@plt+0x59ec>
  40aaf8:	ldr	x8, [sp, #496]
  40aafc:	ldr	w9, [x8, #640]
  40ab00:	bic	w9, w9, w0
  40ab04:	str	w9, [x8, #640]
  40ab08:	ldr	w9, [x8, #640]
  40ab0c:	cbz	w9, 40ab90 <__fxstatat@plt+0x7be0>
  40ab10:	ldr	x8, [sp, #496]
  40ab14:	ldr	w0, [x8, #596]
  40ab18:	ldr	x1, [x8, #656]
  40ab1c:	ldr	w2, [x8, #644]
  40ab20:	bl	40c054 <__fxstatat@plt+0x90a4>
  40ab24:	cbz	w0, 40ab90 <__fxstatat@plt+0x7be0>
  40ab28:	bl	402ef0 <__errno_location@plt>
  40ab2c:	ldr	w1, [x0]
  40ab30:	adrp	x0, 41d000 <__fxstatat@plt+0x1a050>
  40ab34:	add	x0, x0, #0x7c4
  40ab38:	str	w1, [sp, #96]
  40ab3c:	bl	402f30 <gettext@plt>
  40ab40:	ldr	x8, [sp, #496]
  40ab44:	ldr	x1, [x8, #656]
  40ab48:	mov	w9, #0x4                   	// #4
  40ab4c:	str	x0, [sp, #88]
  40ab50:	mov	w0, w9
  40ab54:	bl	41356c <__fxstatat@plt+0x105bc>
  40ab58:	mov	w9, wzr
  40ab5c:	str	x0, [sp, #80]
  40ab60:	mov	w0, w9
  40ab64:	ldr	w1, [sp, #96]
  40ab68:	ldr	x2, [sp, #88]
  40ab6c:	ldr	x3, [sp, #80]
  40ab70:	bl	402850 <error@plt>
  40ab74:	ldr	x8, [sp, #496]
  40ab78:	ldr	x10, [x8, #648]
  40ab7c:	ldrb	w9, [x10, #36]
  40ab80:	tbnz	w9, #0, 40ab88 <__fxstatat@plt+0x7bd8>
  40ab84:	b	40ab90 <__fxstatat@plt+0x7be0>
  40ab88:	mov	w8, #0x0                   	// #0
  40ab8c:	strb	w8, [sp, #1055]
  40ab90:	ldr	x8, [sp, #496]
  40ab94:	ldr	w0, [x8, #596]
  40ab98:	bl	402b80 <close@plt>
  40ab9c:	cmp	w0, #0x0
  40aba0:	cset	w9, ge  // ge = tcont
  40aba4:	tbnz	w9, #0, 40abfc <__fxstatat@plt+0x7c4c>
  40aba8:	bl	402ef0 <__errno_location@plt>
  40abac:	ldr	w1, [x0]
  40abb0:	adrp	x0, 41d000 <__fxstatat@plt+0x1a050>
  40abb4:	add	x0, x0, #0x9f2
  40abb8:	str	w1, [sp, #76]
  40abbc:	bl	402f30 <gettext@plt>
  40abc0:	ldr	x8, [sp, #496]
  40abc4:	ldr	x1, [x8, #656]
  40abc8:	mov	w9, #0x4                   	// #4
  40abcc:	str	x0, [sp, #64]
  40abd0:	mov	w0, w9
  40abd4:	bl	41356c <__fxstatat@plt+0x105bc>
  40abd8:	mov	w9, wzr
  40abdc:	str	x0, [sp, #56]
  40abe0:	mov	w0, w9
  40abe4:	ldr	w1, [sp, #76]
  40abe8:	ldr	x2, [sp, #64]
  40abec:	ldr	x3, [sp, #56]
  40abf0:	bl	402850 <error@plt>
  40abf4:	mov	w9, #0x0                   	// #0
  40abf8:	strb	w9, [sp, #1055]
  40abfc:	ldr	x8, [sp, #496]
  40ac00:	ldr	w0, [x8, #588]
  40ac04:	bl	402b80 <close@plt>
  40ac08:	cmp	w0, #0x0
  40ac0c:	cset	w9, ge  // ge = tcont
  40ac10:	tbnz	w9, #0, 40ac68 <__fxstatat@plt+0x7cb8>
  40ac14:	bl	402ef0 <__errno_location@plt>
  40ac18:	ldr	w1, [x0]
  40ac1c:	adrp	x0, 41d000 <__fxstatat@plt+0x1a050>
  40ac20:	add	x0, x0, #0x9f2
  40ac24:	str	w1, [sp, #52]
  40ac28:	bl	402f30 <gettext@plt>
  40ac2c:	ldr	x8, [sp, #496]
  40ac30:	ldr	x1, [x8, #664]
  40ac34:	mov	w9, #0x4                   	// #4
  40ac38:	str	x0, [sp, #40]
  40ac3c:	mov	w0, w9
  40ac40:	bl	41356c <__fxstatat@plt+0x105bc>
  40ac44:	mov	w9, wzr
  40ac48:	str	x0, [sp, #32]
  40ac4c:	mov	w0, w9
  40ac50:	ldr	w1, [sp, #52]
  40ac54:	ldr	x2, [sp, #40]
  40ac58:	ldr	x3, [sp, #32]
  40ac5c:	bl	402850 <error@plt>
  40ac60:	mov	w9, #0x0                   	// #0
  40ac64:	strb	w9, [sp, #1055]
  40ac68:	ldr	x8, [sp, #496]
  40ac6c:	ldr	x0, [x8, #608]
  40ac70:	bl	402ce0 <free@plt>
  40ac74:	ldr	x8, [sp, #496]
  40ac78:	ldr	x0, [x8, #600]
  40ac7c:	bl	402ce0 <free@plt>
  40ac80:	ldrb	w9, [sp, #1055]
  40ac84:	and	w9, w9, #0x1
  40ac88:	sturb	w9, [x29, #-1]
  40ac8c:	ldurb	w8, [x29, #-1]
  40ac90:	and	w0, w8, #0x1
  40ac94:	add	sp, sp, #0x580
  40ac98:	ldr	x28, [sp, #16]
  40ac9c:	ldp	x29, x30, [sp], #32
  40aca0:	ret
  40aca4:	sub	sp, sp, #0x20
  40aca8:	stp	x29, x30, [sp, #16]
  40acac:	add	x29, sp, #0x10
  40acb0:	mov	x8, xzr
  40acb4:	mov	x0, x8
  40acb8:	bl	414654 <__fxstatat@plt+0x116a4>
  40acbc:	cbz	w0, 40acf0 <__fxstatat@plt+0x7d40>
  40acc0:	bl	402ef0 <__errno_location@plt>
  40acc4:	ldr	w1, [x0]
  40acc8:	adrp	x0, 41d000 <__fxstatat@plt+0x1a050>
  40accc:	add	x0, x0, #0xa91
  40acd0:	stur	w1, [x29, #-4]
  40acd4:	bl	402f30 <gettext@plt>
  40acd8:	mov	w8, #0x1                   	// #1
  40acdc:	str	x0, [sp]
  40ace0:	mov	w0, w8
  40ace4:	ldur	w1, [x29, #-4]
  40ace8:	ldr	x2, [sp]
  40acec:	bl	402850 <error@plt>
  40acf0:	ldp	x29, x30, [sp, #16]
  40acf4:	add	sp, sp, #0x20
  40acf8:	ret
  40acfc:	sub	sp, sp, #0x30
  40ad00:	stp	x29, x30, [sp, #32]
  40ad04:	add	x29, sp, #0x20
  40ad08:	stur	x0, [x29, #-8]
  40ad0c:	str	x1, [sp, #16]
  40ad10:	ldur	x0, [x29, #-8]
  40ad14:	ldr	x1, [sp, #16]
  40ad18:	bl	416268 <__fxstatat@plt+0x132b8>
  40ad1c:	str	w0, [sp, #12]
  40ad20:	ldr	w8, [sp, #12]
  40ad24:	cbz	w8, 40ad3c <__fxstatat@plt+0x7d8c>
  40ad28:	bl	402ef0 <__errno_location@plt>
  40ad2c:	ldr	w8, [x0]
  40ad30:	cmp	w8, #0x26
  40ad34:	b.ne	40ad3c <__fxstatat@plt+0x7d8c>  // b.any
  40ad38:	str	wzr, [sp, #12]
  40ad3c:	ldr	w0, [sp, #12]
  40ad40:	ldp	x29, x30, [sp, #32]
  40ad44:	add	sp, sp, #0x30
  40ad48:	ret
  40ad4c:	sub	sp, sp, #0xb0
  40ad50:	stp	x29, x30, [sp, #160]
  40ad54:	add	x29, sp, #0xa0
  40ad58:	mov	w8, #0x1                   	// #1
  40ad5c:	stur	x0, [x29, #-16]
  40ad60:	stur	x1, [x29, #-24]
  40ad64:	stur	w2, [x29, #-28]
  40ad68:	stur	x3, [x29, #-40]
  40ad6c:	and	w8, w4, w8
  40ad70:	sturb	w8, [x29, #-41]
  40ad74:	stur	x5, [x29, #-56]
  40ad78:	ldur	x9, [x29, #-40]
  40ad7c:	ldr	w8, [x9, #24]
  40ad80:	stur	w8, [x29, #-60]
  40ad84:	ldur	x9, [x29, #-40]
  40ad88:	ldr	w8, [x9, #28]
  40ad8c:	stur	w8, [x29, #-64]
  40ad90:	ldurb	w8, [x29, #-41]
  40ad94:	tbnz	w8, #0, 40aea4 <__fxstatat@plt+0x7ef4>
  40ad98:	ldur	x8, [x29, #-16]
  40ad9c:	ldrb	w9, [x8, #30]
  40ada0:	tbnz	w9, #0, 40adc0 <__fxstatat@plt+0x7e10>
  40ada4:	ldur	x8, [x29, #-16]
  40ada8:	ldrb	w9, [x8, #24]
  40adac:	tbnz	w9, #0, 40adc0 <__fxstatat@plt+0x7e10>
  40adb0:	ldur	x8, [x29, #-16]
  40adb4:	ldrb	w9, [x8, #43]
  40adb8:	tbnz	w9, #0, 40adc0 <__fxstatat@plt+0x7e10>
  40adbc:	b	40aea4 <__fxstatat@plt+0x7ef4>
  40adc0:	ldur	x8, [x29, #-56]
  40adc4:	ldr	w9, [x8, #16]
  40adc8:	stur	w9, [x29, #-68]
  40adcc:	ldur	x8, [x29, #-16]
  40add0:	ldrb	w9, [x8, #30]
  40add4:	tbnz	w9, #0, 40ade8 <__fxstatat@plt+0x7e38>
  40add8:	ldur	x8, [x29, #-16]
  40addc:	ldrb	w9, [x8, #24]
  40ade0:	tbnz	w9, #0, 40ade8 <__fxstatat@plt+0x7e38>
  40ade4:	b	40adf8 <__fxstatat@plt+0x7e48>
  40ade8:	ldur	x8, [x29, #-40]
  40adec:	ldr	w9, [x8, #16]
  40adf0:	str	w9, [sp, #64]
  40adf4:	b	40ae04 <__fxstatat@plt+0x7e54>
  40adf8:	ldur	x8, [x29, #-16]
  40adfc:	ldr	w9, [x8, #16]
  40ae00:	str	w9, [sp, #64]
  40ae04:	ldr	w8, [sp, #64]
  40ae08:	stur	w8, [x29, #-72]
  40ae0c:	ldur	w8, [x29, #-68]
  40ae10:	ldur	w9, [x29, #-72]
  40ae14:	and	w8, w8, w9
  40ae18:	and	w8, w8, #0x1c0
  40ae1c:	stur	w8, [x29, #-76]
  40ae20:	ldur	x0, [x29, #-24]
  40ae24:	ldur	w1, [x29, #-28]
  40ae28:	ldur	w2, [x29, #-76]
  40ae2c:	bl	411808 <__fxstatat@plt+0xe858>
  40ae30:	cbz	w0, 40aea4 <__fxstatat@plt+0x7ef4>
  40ae34:	ldur	x0, [x29, #-16]
  40ae38:	bl	40c530 <__fxstatat@plt+0x9580>
  40ae3c:	tbnz	w0, #0, 40ae88 <__fxstatat@plt+0x7ed8>
  40ae40:	bl	402ef0 <__errno_location@plt>
  40ae44:	ldr	w1, [x0]
  40ae48:	adrp	x0, 41d000 <__fxstatat@plt+0x1a050>
  40ae4c:	add	x0, x0, #0xac5
  40ae50:	str	w1, [sp, #60]
  40ae54:	bl	402f30 <gettext@plt>
  40ae58:	ldur	x1, [x29, #-24]
  40ae5c:	mov	w8, #0x4                   	// #4
  40ae60:	str	x0, [sp, #48]
  40ae64:	mov	w0, w8
  40ae68:	bl	41356c <__fxstatat@plt+0x105bc>
  40ae6c:	mov	w8, wzr
  40ae70:	str	x0, [sp, #40]
  40ae74:	mov	w0, w8
  40ae78:	ldr	w1, [sp, #60]
  40ae7c:	ldr	x2, [sp, #48]
  40ae80:	ldr	x3, [sp, #40]
  40ae84:	bl	402850 <error@plt>
  40ae88:	ldur	x8, [x29, #-16]
  40ae8c:	ldrb	w9, [x8, #36]
  40ae90:	and	w9, w9, #0x1
  40ae94:	mov	w10, wzr
  40ae98:	subs	w9, w10, w9
  40ae9c:	stur	w9, [x29, #-4]
  40aea0:	b	40b014 <__fxstatat@plt+0x8064>
  40aea4:	ldur	w8, [x29, #-28]
  40aea8:	mov	w9, #0xffffffff            	// #-1
  40aeac:	cmp	w8, w9
  40aeb0:	b.eq	40af2c <__fxstatat@plt+0x7f7c>  // b.none
  40aeb4:	ldur	w0, [x29, #-28]
  40aeb8:	ldur	w1, [x29, #-60]
  40aebc:	ldur	w2, [x29, #-64]
  40aec0:	bl	402f40 <fchown@plt>
  40aec4:	cbnz	w0, 40aed4 <__fxstatat@plt+0x7f24>
  40aec8:	mov	w8, #0x1                   	// #1
  40aecc:	stur	w8, [x29, #-4]
  40aed0:	b	40b014 <__fxstatat@plt+0x8064>
  40aed4:	bl	402ef0 <__errno_location@plt>
  40aed8:	ldr	w8, [x0]
  40aedc:	cmp	w8, #0x1
  40aee0:	b.eq	40aef4 <__fxstatat@plt+0x7f44>  // b.none
  40aee4:	bl	402ef0 <__errno_location@plt>
  40aee8:	ldr	w8, [x0]
  40aeec:	cmp	w8, #0x16
  40aef0:	b.ne	40af28 <__fxstatat@plt+0x7f78>  // b.any
  40aef4:	bl	402ef0 <__errno_location@plt>
  40aef8:	ldr	w8, [x0]
  40aefc:	str	w8, [sp, #80]
  40af00:	ldur	w0, [x29, #-28]
  40af04:	ldur	w2, [x29, #-64]
  40af08:	mov	w1, #0xffffffff            	// #-1
  40af0c:	bl	402f40 <fchown@plt>
  40af10:	str	w0, [sp, #76]
  40af14:	ldr	w8, [sp, #80]
  40af18:	str	w8, [sp, #36]
  40af1c:	bl	402ef0 <__errno_location@plt>
  40af20:	ldr	w8, [sp, #36]
  40af24:	str	w8, [x0]
  40af28:	b	40afa0 <__fxstatat@plt+0x7ff0>
  40af2c:	ldur	x0, [x29, #-24]
  40af30:	ldur	w1, [x29, #-60]
  40af34:	ldur	w2, [x29, #-64]
  40af38:	bl	402ca0 <lchown@plt>
  40af3c:	cbnz	w0, 40af4c <__fxstatat@plt+0x7f9c>
  40af40:	mov	w8, #0x1                   	// #1
  40af44:	stur	w8, [x29, #-4]
  40af48:	b	40b014 <__fxstatat@plt+0x8064>
  40af4c:	bl	402ef0 <__errno_location@plt>
  40af50:	ldr	w8, [x0]
  40af54:	cmp	w8, #0x1
  40af58:	b.eq	40af6c <__fxstatat@plt+0x7fbc>  // b.none
  40af5c:	bl	402ef0 <__errno_location@plt>
  40af60:	ldr	w8, [x0]
  40af64:	cmp	w8, #0x16
  40af68:	b.ne	40afa0 <__fxstatat@plt+0x7ff0>  // b.any
  40af6c:	bl	402ef0 <__errno_location@plt>
  40af70:	ldr	w8, [x0]
  40af74:	str	w8, [sp, #72]
  40af78:	ldur	x0, [x29, #-24]
  40af7c:	ldur	w2, [x29, #-64]
  40af80:	mov	w1, #0xffffffff            	// #-1
  40af84:	bl	402ca0 <lchown@plt>
  40af88:	str	w0, [sp, #68]
  40af8c:	ldr	w8, [sp, #72]
  40af90:	str	w8, [sp, #32]
  40af94:	bl	402ef0 <__errno_location@plt>
  40af98:	ldr	w8, [sp, #32]
  40af9c:	str	w8, [x0]
  40afa0:	ldur	x0, [x29, #-16]
  40afa4:	bl	408940 <__fxstatat@plt+0x5990>
  40afa8:	tbnz	w0, #0, 40b010 <__fxstatat@plt+0x8060>
  40afac:	bl	402ef0 <__errno_location@plt>
  40afb0:	ldr	w1, [x0]
  40afb4:	adrp	x0, 41d000 <__fxstatat@plt+0x1a050>
  40afb8:	add	x0, x0, #0xde
  40afbc:	str	w1, [sp, #28]
  40afc0:	bl	402f30 <gettext@plt>
  40afc4:	ldur	x1, [x29, #-24]
  40afc8:	mov	w8, #0x4                   	// #4
  40afcc:	str	x0, [sp, #16]
  40afd0:	mov	w0, w8
  40afd4:	bl	41356c <__fxstatat@plt+0x105bc>
  40afd8:	mov	w8, wzr
  40afdc:	str	x0, [sp, #8]
  40afe0:	mov	w0, w8
  40afe4:	ldr	w1, [sp, #28]
  40afe8:	ldr	x2, [sp, #16]
  40afec:	ldr	x3, [sp, #8]
  40aff0:	bl	402850 <error@plt>
  40aff4:	ldur	x9, [x29, #-16]
  40aff8:	ldrb	w8, [x9, #36]
  40affc:	tbnz	w8, #0, 40b004 <__fxstatat@plt+0x8054>
  40b000:	b	40b010 <__fxstatat@plt+0x8060>
  40b004:	mov	w8, #0xffffffff            	// #-1
  40b008:	stur	w8, [x29, #-4]
  40b00c:	b	40b014 <__fxstatat@plt+0x8064>
  40b010:	stur	wzr, [x29, #-4]
  40b014:	ldur	w0, [x29, #-4]
  40b018:	ldp	x29, x30, [sp, #160]
  40b01c:	add	sp, sp, #0xb0
  40b020:	ret
  40b024:	sub	sp, sp, #0xc0
  40b028:	stp	x29, x30, [sp, #176]
  40b02c:	add	x29, sp, #0xb0
  40b030:	stur	x0, [x29, #-8]
  40b034:	stur	w1, [x29, #-12]
  40b038:	stur	x2, [x29, #-24]
  40b03c:	stur	w3, [x29, #-28]
  40b040:	stur	x4, [x29, #-40]
  40b044:	ldur	x8, [x29, #-40]
  40b048:	ldrb	w9, [x8, #35]
  40b04c:	mov	w10, #0x1                   	// #1
  40b050:	stur	w10, [x29, #-76]
  40b054:	tbnz	w9, #0, 40b05c <__fxstatat@plt+0x80ac>
  40b058:	b	40b068 <__fxstatat@plt+0x80b8>
  40b05c:	ldur	x8, [x29, #-40]
  40b060:	ldrb	w9, [x8, #40]
  40b064:	stur	w9, [x29, #-76]
  40b068:	ldur	w8, [x29, #-76]
  40b06c:	and	w8, w8, #0x1
  40b070:	sturb	w8, [x29, #-45]
  40b074:	ldurb	w8, [x29, #-45]
  40b078:	mov	w9, #0x0                   	// #0
  40b07c:	stur	w9, [x29, #-80]
  40b080:	tbnz	w8, #0, 40b094 <__fxstatat@plt+0x80e4>
  40b084:	ldur	x8, [x29, #-40]
  40b088:	ldrb	w9, [x8, #41]
  40b08c:	eor	w9, w9, #0x1
  40b090:	stur	w9, [x29, #-80]
  40b094:	ldur	w8, [x29, #-80]
  40b098:	and	w8, w8, #0x1
  40b09c:	sturb	w8, [x29, #-46]
  40b0a0:	ldur	x9, [x29, #-40]
  40b0a4:	ldrb	w8, [x9, #37]
  40b0a8:	mov	w10, #0x1                   	// #1
  40b0ac:	stur	w10, [x29, #-84]
  40b0b0:	tbnz	w8, #0, 40b0c0 <__fxstatat@plt+0x8110>
  40b0b4:	ldur	x8, [x29, #-40]
  40b0b8:	ldrb	w9, [x8, #33]
  40b0bc:	stur	w9, [x29, #-84]
  40b0c0:	ldur	w8, [x29, #-84]
  40b0c4:	and	w8, w8, #0x1
  40b0c8:	sturb	w8, [x29, #-47]
  40b0cc:	ldurb	w8, [x29, #-45]
  40b0d0:	adrp	x9, 40c000 <__fxstatat@plt+0x9050>
  40b0d4:	add	x9, x9, #0x65c
  40b0d8:	adrp	x10, 40c000 <__fxstatat@plt+0x9050>
  40b0dc:	add	x10, x10, #0x58c
  40b0e0:	tst	w8, #0x1
  40b0e4:	csel	x9, x10, x9, ne  // ne = any
  40b0e8:	sub	x10, x29, #0x48
  40b0ec:	stur	x9, [x29, #-72]
  40b0f0:	adrp	x9, 40c000 <__fxstatat@plt+0x9050>
  40b0f4:	add	x9, x9, #0x748
  40b0f8:	str	x9, [x10, #8]
  40b0fc:	adrp	x9, 40c000 <__fxstatat@plt+0x9050>
  40b100:	add	x9, x9, #0x778
  40b104:	str	x9, [x10, #16]
  40b108:	ldur	w8, [x29, #-12]
  40b10c:	mov	w11, wzr
  40b110:	cmp	w11, w8
  40b114:	cset	w8, gt
  40b118:	tbnz	w8, #0, 40b1bc <__fxstatat@plt+0x820c>
  40b11c:	ldur	w8, [x29, #-28]
  40b120:	mov	w9, wzr
  40b124:	cmp	w9, w8
  40b128:	cset	w8, gt
  40b12c:	tbnz	w8, #0, 40b1bc <__fxstatat@plt+0x820c>
  40b130:	ldur	x0, [x29, #-8]
  40b134:	ldur	w1, [x29, #-12]
  40b138:	ldur	x2, [x29, #-24]
  40b13c:	ldur	w3, [x29, #-28]
  40b140:	ldurb	w8, [x29, #-47]
  40b144:	mov	x9, xzr
  40b148:	adrp	x10, 40c000 <__fxstatat@plt+0x9050>
  40b14c:	add	x10, x10, #0x78c
  40b150:	tst	w8, #0x1
  40b154:	csel	x4, x10, x9, ne  // ne = any
  40b158:	ldurb	w8, [x29, #-45]
  40b15c:	str	x0, [sp, #80]
  40b160:	str	w1, [sp, #76]
  40b164:	str	x2, [sp, #64]
  40b168:	str	w3, [sp, #60]
  40b16c:	str	x4, [sp, #48]
  40b170:	tbnz	w8, #0, 40b180 <__fxstatat@plt+0x81d0>
  40b174:	ldurb	w8, [x29, #-46]
  40b178:	tbnz	w8, #0, 40b180 <__fxstatat@plt+0x81d0>
  40b17c:	b	40b18c <__fxstatat@plt+0x81dc>
  40b180:	sub	x8, x29, #0x48
  40b184:	str	x8, [sp, #40]
  40b188:	b	40b194 <__fxstatat@plt+0x81e4>
  40b18c:	mov	x8, xzr
  40b190:	str	x8, [sp, #40]
  40b194:	ldr	x8, [sp, #40]
  40b198:	ldr	x0, [sp, #80]
  40b19c:	ldr	w1, [sp, #76]
  40b1a0:	ldr	x2, [sp, #64]
  40b1a4:	ldr	w3, [sp, #60]
  40b1a8:	ldr	x4, [sp, #48]
  40b1ac:	mov	x5, x8
  40b1b0:	bl	402d20 <attr_copy_fd@plt>
  40b1b4:	stur	w0, [x29, #-44]
  40b1b8:	b	40b22c <__fxstatat@plt+0x827c>
  40b1bc:	ldur	x0, [x29, #-8]
  40b1c0:	ldur	x1, [x29, #-24]
  40b1c4:	ldurb	w8, [x29, #-47]
  40b1c8:	mov	x9, xzr
  40b1cc:	adrp	x10, 40c000 <__fxstatat@plt+0x9050>
  40b1d0:	add	x10, x10, #0x78c
  40b1d4:	tst	w8, #0x1
  40b1d8:	csel	x2, x10, x9, ne  // ne = any
  40b1dc:	ldurb	w8, [x29, #-45]
  40b1e0:	str	x0, [sp, #32]
  40b1e4:	str	x1, [sp, #24]
  40b1e8:	str	x2, [sp, #16]
  40b1ec:	tbnz	w8, #0, 40b1fc <__fxstatat@plt+0x824c>
  40b1f0:	ldurb	w8, [x29, #-46]
  40b1f4:	tbnz	w8, #0, 40b1fc <__fxstatat@plt+0x824c>
  40b1f8:	b	40b208 <__fxstatat@plt+0x8258>
  40b1fc:	sub	x8, x29, #0x48
  40b200:	str	x8, [sp, #8]
  40b204:	b	40b210 <__fxstatat@plt+0x8260>
  40b208:	mov	x8, xzr
  40b20c:	str	x8, [sp, #8]
  40b210:	ldr	x8, [sp, #8]
  40b214:	ldr	x0, [sp, #32]
  40b218:	ldr	x1, [sp, #24]
  40b21c:	ldr	x2, [sp, #16]
  40b220:	mov	x3, x8
  40b224:	bl	402db0 <attr_copy_file@plt>
  40b228:	stur	w0, [x29, #-44]
  40b22c:	ldur	w8, [x29, #-44]
  40b230:	cmp	w8, #0x0
  40b234:	cset	w8, eq  // eq = none
  40b238:	and	w0, w8, #0x1
  40b23c:	ldp	x29, x30, [sp, #176]
  40b240:	add	sp, sp, #0xc0
  40b244:	ret
  40b248:	sub	sp, sp, #0x20
  40b24c:	str	x0, [sp, #24]
  40b250:	str	w1, [sp, #20]
  40b254:	str	x2, [sp, #8]
  40b258:	add	sp, sp, #0x20
  40b25c:	ret
  40b260:	sub	sp, sp, #0x20
  40b264:	stp	x29, x30, [sp, #16]
  40b268:	add	x29, sp, #0x10
  40b26c:	str	x0, [sp, #8]
  40b270:	str	w1, [sp, #4]
  40b274:	ldr	w8, [sp, #4]
  40b278:	and	w8, w8, #0xf000
  40b27c:	mov	w9, #0x1                   	// #1
  40b280:	cmp	w8, #0xa, lsl #12
  40b284:	str	w9, [sp]
  40b288:	b.eq	40b2b4 <__fxstatat@plt+0x8304>  // b.none
  40b28c:	bl	416df0 <__fxstatat@plt+0x13e40>
  40b290:	mov	w8, #0x1                   	// #1
  40b294:	str	w8, [sp]
  40b298:	tbnz	w0, #0, 40b2b4 <__fxstatat@plt+0x8304>
  40b29c:	ldr	x0, [sp, #8]
  40b2a0:	mov	w1, #0x2                   	// #2
  40b2a4:	bl	402950 <euidaccess@plt>
  40b2a8:	cmp	w0, #0x0
  40b2ac:	cset	w8, eq  // eq = none
  40b2b0:	str	w8, [sp]
  40b2b4:	ldr	w8, [sp]
  40b2b8:	and	w0, w8, #0x1
  40b2bc:	ldp	x29, x30, [sp, #16]
  40b2c0:	add	sp, sp, #0x20
  40b2c4:	ret
  40b2c8:	sub	sp, sp, #0x20
  40b2cc:	stp	x29, x30, [sp, #16]
  40b2d0:	add	x29, sp, #0x10
  40b2d4:	mov	x8, #0x9409                	// #37897
  40b2d8:	movk	x8, #0x4004, lsl #16
  40b2dc:	stur	w0, [x29, #-4]
  40b2e0:	str	w1, [sp, #8]
  40b2e4:	ldur	w0, [x29, #-4]
  40b2e8:	ldr	w2, [sp, #8]
  40b2ec:	mov	x1, x8
  40b2f0:	bl	402f80 <ioctl@plt>
  40b2f4:	ldp	x29, x30, [sp, #16]
  40b2f8:	add	sp, sp, #0x20
  40b2fc:	ret
  40b300:	sub	sp, sp, #0x20
  40b304:	mov	w8, wzr
  40b308:	ldr	w9, [x0, #56]
  40b30c:	cmp	w8, w9
  40b310:	cset	w8, ge  // ge = tcont
  40b314:	str	x0, [sp, #24]
  40b318:	tbnz	w8, #0, 40b340 <__fxstatat@plt+0x8390>
  40b31c:	ldr	x8, [sp, #24]
  40b320:	ldrsw	x9, [x8, #56]
  40b324:	mov	x10, #0x2000000000000000    	// #2305843009213693952
  40b328:	cmp	x9, x10
  40b32c:	b.hi	40b340 <__fxstatat@plt+0x8390>  // b.pmore
  40b330:	ldr	x8, [sp, #24]
  40b334:	ldr	w9, [x8, #56]
  40b338:	str	w9, [sp, #20]
  40b33c:	b	40b348 <__fxstatat@plt+0x8398>
  40b340:	mov	w8, #0x200                 	// #512
  40b344:	str	w8, [sp, #20]
  40b348:	ldr	w8, [sp, #20]
  40b34c:	mov	w9, #0x20000               	// #131072
  40b350:	cmp	w9, w8
  40b354:	b.le	40b364 <__fxstatat@plt+0x83b4>
  40b358:	mov	w8, #0x20000               	// #131072
  40b35c:	str	w8, [sp, #16]
  40b360:	b	40b3b0 <__fxstatat@plt+0x8400>
  40b364:	ldr	x8, [sp, #24]
  40b368:	ldr	w9, [x8, #56]
  40b36c:	mov	w10, wzr
  40b370:	cmp	w10, w9
  40b374:	cset	w9, ge  // ge = tcont
  40b378:	tbnz	w9, #0, 40b3a0 <__fxstatat@plt+0x83f0>
  40b37c:	ldr	x8, [sp, #24]
  40b380:	ldrsw	x9, [x8, #56]
  40b384:	mov	x10, #0x2000000000000000    	// #2305843009213693952
  40b388:	cmp	x9, x10
  40b38c:	b.hi	40b3a0 <__fxstatat@plt+0x83f0>  // b.pmore
  40b390:	ldr	x8, [sp, #24]
  40b394:	ldr	w9, [x8, #56]
  40b398:	str	w9, [sp, #12]
  40b39c:	b	40b3a8 <__fxstatat@plt+0x83f8>
  40b3a0:	mov	w8, #0x200                 	// #512
  40b3a4:	str	w8, [sp, #12]
  40b3a8:	ldr	w8, [sp, #12]
  40b3ac:	str	w8, [sp, #16]
  40b3b0:	ldr	w8, [sp, #16]
  40b3b4:	mov	w0, w8
  40b3b8:	sxtw	x0, w0
  40b3bc:	add	sp, sp, #0x20
  40b3c0:	ret
  40b3c4:	sub	sp, sp, #0x10
  40b3c8:	str	x0, [sp, #8]
  40b3cc:	ldr	x8, [sp, #8]
  40b3d0:	ldr	w9, [x8, #16]
  40b3d4:	and	w9, w9, #0xf000
  40b3d8:	mov	w10, #0x0                   	// #0
  40b3dc:	cmp	w9, #0x8, lsl #12
  40b3e0:	str	w10, [sp, #4]
  40b3e4:	b.ne	40b40c <__fxstatat@plt+0x845c>  // b.any
  40b3e8:	ldr	x8, [sp, #8]
  40b3ec:	ldr	x8, [x8, #64]
  40b3f0:	ldr	x9, [sp, #8]
  40b3f4:	ldr	x9, [x9, #48]
  40b3f8:	mov	x10, #0x200                 	// #512
  40b3fc:	sdiv	x9, x9, x10
  40b400:	cmp	x8, x9
  40b404:	cset	w11, lt  // lt = tstop
  40b408:	str	w11, [sp, #4]
  40b40c:	ldr	w8, [sp, #4]
  40b410:	and	w0, w8, #0x1
  40b414:	add	sp, sp, #0x10
  40b418:	ret
  40b41c:	sub	sp, sp, #0x20
  40b420:	mov	x8, xzr
  40b424:	str	x0, [sp, #24]
  40b428:	str	x1, [sp, #16]
  40b42c:	ldr	x9, [sp, #24]
  40b430:	str	x9, [sp, #8]
  40b434:	ldr	x9, [sp, #8]
  40b438:	ldr	x10, [sp, #16]
  40b43c:	add	x9, x9, x10
  40b440:	mov	x10, #0xffffffffffffffff    	// #-1
  40b444:	add	x9, x9, x10
  40b448:	str	x9, [sp]
  40b44c:	ldr	x9, [sp]
  40b450:	ldr	x10, [sp]
  40b454:	ldr	x11, [sp, #16]
  40b458:	udiv	x12, x10, x11
  40b45c:	mul	x11, x12, x11
  40b460:	subs	x10, x10, x11
  40b464:	subs	x8, x8, x10
  40b468:	add	x0, x9, x8
  40b46c:	add	sp, sp, #0x20
  40b470:	ret
  40b474:	sub	sp, sp, #0x1d0
  40b478:	stp	x29, x30, [sp, #432]
  40b47c:	str	x28, [sp, #448]
  40b480:	add	x29, sp, #0x1b0
  40b484:	sub	x8, x29, #0x48
  40b488:	ldr	x9, [x29, #32]
  40b48c:	ldr	x10, [x29, #40]
  40b490:	mov	w11, #0x0                   	// #0
  40b494:	mov	w12, #0x1                   	// #1
  40b498:	sub	x13, x29, #0x80
  40b49c:	str	w0, [x8, #64]
  40b4a0:	str	w1, [x8, #60]
  40b4a4:	str	x2, [x8, #48]
  40b4a8:	str	x3, [x8, #40]
  40b4ac:	str	x4, [x8, #32]
  40b4b0:	str	x5, [x8, #24]
  40b4b4:	str	w6, [x8, #20]
  40b4b8:	str	x7, [x8, #8]
  40b4bc:	str	x9, [x8]
  40b4c0:	stur	x10, [x29, #-80]
  40b4c4:	stur	xzr, [x29, #-136]
  40b4c8:	stur	xzr, [x29, #-144]
  40b4cc:	stur	xzr, [x29, #-152]
  40b4d0:	ldr	w0, [x8, #64]
  40b4d4:	mov	x1, x13
  40b4d8:	str	x8, [sp, #216]
  40b4dc:	str	w11, [sp, #212]
  40b4e0:	str	w12, [sp, #208]
  40b4e4:	bl	40caf0 <__fxstatat@plt+0x9b40>
  40b4e8:	ldur	x8, [x29, #-80]
  40b4ec:	ldr	w11, [sp, #212]
  40b4f0:	strb	w11, [x8]
  40b4f4:	ldr	w12, [sp, #208]
  40b4f8:	sturb	w12, [x29, #-153]
  40b4fc:	sub	x0, x29, #0x80
  40b500:	bl	40cb84 <__fxstatat@plt+0x9bd4>
  40b504:	and	w8, w0, #0x1
  40b508:	sturb	w8, [x29, #-154]
  40b50c:	ldurb	w8, [x29, #-154]
  40b510:	tbnz	w8, #0, 40b5b8 <__fxstatat@plt+0x8608>
  40b514:	sub	x8, x29, #0x80
  40b518:	ldrb	w9, [x8, #33]
  40b51c:	tbnz	w9, #0, 40b524 <__fxstatat@plt+0x8574>
  40b520:	b	40b528 <__fxstatat@plt+0x8578>
  40b524:	b	40ba14 <__fxstatat@plt+0x8a64>
  40b528:	sub	x8, x29, #0x80
  40b52c:	ldrb	w9, [x8, #32]
  40b530:	tbnz	w9, #0, 40b538 <__fxstatat@plt+0x8588>
  40b534:	b	40b554 <__fxstatat@plt+0x85a4>
  40b538:	ldur	x8, [x29, #-80]
  40b53c:	mov	w9, #0x1                   	// #1
  40b540:	strb	w9, [x8]
  40b544:	mov	w9, wzr
  40b548:	and	w9, w9, #0x1
  40b54c:	sturb	w9, [x29, #-1]
  40b550:	b	40bb88 <__fxstatat@plt+0x8bd8>
  40b554:	bl	402ef0 <__errno_location@plt>
  40b558:	ldr	w1, [x0]
  40b55c:	adrp	x0, 41d000 <__fxstatat@plt+0x1a050>
  40b560:	add	x0, x0, #0xa05
  40b564:	str	w1, [sp, #204]
  40b568:	bl	402f30 <gettext@plt>
  40b56c:	ldr	x8, [sp, #216]
  40b570:	ldr	x2, [x8, #8]
  40b574:	mov	w9, wzr
  40b578:	str	x0, [sp, #192]
  40b57c:	mov	w0, w9
  40b580:	mov	w1, #0x3                   	// #3
  40b584:	str	w9, [sp, #188]
  40b588:	bl	4136e8 <__fxstatat@plt+0x10738>
  40b58c:	ldr	w9, [sp, #188]
  40b590:	str	x0, [sp, #176]
  40b594:	mov	w0, w9
  40b598:	ldr	w1, [sp, #204]
  40b59c:	ldr	x2, [sp, #192]
  40b5a0:	ldr	x3, [sp, #176]
  40b5a4:	bl	402850 <error@plt>
  40b5a8:	mov	w9, wzr
  40b5ac:	and	w9, w9, #0x1
  40b5b0:	sturb	w9, [x29, #-1]
  40b5b4:	b	40bb88 <__fxstatat@plt+0x8bd8>
  40b5b8:	mov	w8, #0x0                   	// #0
  40b5bc:	sturb	w8, [x29, #-155]
  40b5c0:	stur	wzr, [x29, #-160]
  40b5c4:	ldur	w8, [x29, #-160]
  40b5c8:	mov	w9, w8
  40b5cc:	ldur	x10, [x29, #-104]
  40b5d0:	mov	w8, #0x1                   	// #1
  40b5d4:	cmp	x9, x10
  40b5d8:	str	w8, [sp, #172]
  40b5dc:	b.cc	40b5e8 <__fxstatat@plt+0x8638>  // b.lo, b.ul, b.last
  40b5e0:	ldurb	w8, [x29, #-155]
  40b5e4:	str	w8, [sp, #172]
  40b5e8:	ldr	w8, [sp, #172]
  40b5ec:	tbnz	w8, #0, 40b5f4 <__fxstatat@plt+0x8644>
  40b5f0:	b	40b9fc <__fxstatat@plt+0x8a4c>
  40b5f4:	ldur	w8, [x29, #-160]
  40b5f8:	mov	w9, w8
  40b5fc:	ldur	x10, [x29, #-104]
  40b600:	cmp	x9, x10
  40b604:	b.cs	40b648 <__fxstatat@plt+0x8698>  // b.hs, b.nlast
  40b608:	sub	x8, x29, #0x80
  40b60c:	ldr	x9, [x8, #40]
  40b610:	ldur	w10, [x29, #-160]
  40b614:	mov	w11, w10
  40b618:	mov	x12, #0x18                  	// #24
  40b61c:	mul	x11, x12, x11
  40b620:	ldr	x9, [x9, x11]
  40b624:	stur	x9, [x29, #-168]
  40b628:	ldr	x8, [x8, #40]
  40b62c:	ldur	w10, [x29, #-160]
  40b630:	mov	w9, w10
  40b634:	mul	x9, x12, x9
  40b638:	add	x8, x8, x9
  40b63c:	ldr	x8, [x8, #8]
  40b640:	stur	x8, [x29, #-176]
  40b644:	b	40b684 <__fxstatat@plt+0x86d4>
  40b648:	ldur	w8, [x29, #-160]
  40b64c:	subs	w8, w8, #0x1
  40b650:	stur	w8, [x29, #-160]
  40b654:	ldur	x9, [x29, #-136]
  40b658:	sub	x10, x29, #0x80
  40b65c:	ldr	x10, [x10, #40]
  40b660:	ldur	w8, [x29, #-160]
  40b664:	mov	w11, w8
  40b668:	mov	x12, #0x18                  	// #24
  40b66c:	mul	x11, x12, x11
  40b670:	add	x10, x10, x11
  40b674:	ldr	x10, [x10, #8]
  40b678:	add	x9, x9, x10
  40b67c:	stur	x9, [x29, #-168]
  40b680:	stur	xzr, [x29, #-176]
  40b684:	ldr	x8, [sp, #216]
  40b688:	ldr	x9, [x8, #24]
  40b68c:	ldur	x10, [x29, #-168]
  40b690:	ldur	x11, [x29, #-176]
  40b694:	add	x10, x10, x11
  40b698:	cmp	x9, x10
  40b69c:	b.ge	40b6d4 <__fxstatat@plt+0x8724>  // b.tcont
  40b6a0:	ldr	x8, [sp, #216]
  40b6a4:	ldr	x9, [x8, #24]
  40b6a8:	ldur	x10, [x29, #-168]
  40b6ac:	cmp	x9, x10
  40b6b0:	b.ge	40b6c0 <__fxstatat@plt+0x8710>  // b.tcont
  40b6b4:	ldr	x8, [sp, #216]
  40b6b8:	ldr	x9, [x8, #24]
  40b6bc:	stur	x9, [x29, #-168]
  40b6c0:	ldr	x8, [sp, #216]
  40b6c4:	ldr	x9, [x8, #24]
  40b6c8:	ldur	x10, [x29, #-168]
  40b6cc:	subs	x9, x9, x10
  40b6d0:	stur	x9, [x29, #-176]
  40b6d4:	ldur	x8, [x29, #-168]
  40b6d8:	ldur	x9, [x29, #-136]
  40b6dc:	subs	x8, x8, x9
  40b6e0:	ldur	x9, [x29, #-144]
  40b6e4:	subs	x8, x8, x9
  40b6e8:	stur	x8, [x29, #-184]
  40b6ec:	mov	w10, #0x0                   	// #0
  40b6f0:	sturb	w10, [x29, #-153]
  40b6f4:	ldur	x8, [x29, #-184]
  40b6f8:	cbz	x8, 40b8e8 <__fxstatat@plt+0x8938>
  40b6fc:	ldr	x8, [sp, #216]
  40b700:	ldr	w0, [x8, #64]
  40b704:	ldur	x1, [x29, #-168]
  40b708:	mov	w9, wzr
  40b70c:	mov	w2, w9
  40b710:	bl	402960 <lseek@plt>
  40b714:	cmp	x0, #0x0
  40b718:	cset	w9, ge  // ge = tcont
  40b71c:	tbnz	w9, #0, 40b784 <__fxstatat@plt+0x87d4>
  40b720:	bl	402ef0 <__errno_location@plt>
  40b724:	ldr	w1, [x0]
  40b728:	adrp	x0, 41d000 <__fxstatat@plt+0x1a050>
  40b72c:	add	x0, x0, #0xa24
  40b730:	str	w1, [sp, #168]
  40b734:	bl	402f30 <gettext@plt>
  40b738:	ldr	x8, [sp, #216]
  40b73c:	ldr	x1, [x8, #8]
  40b740:	mov	w9, #0x4                   	// #4
  40b744:	str	x0, [sp, #160]
  40b748:	mov	w0, w9
  40b74c:	bl	41356c <__fxstatat@plt+0x105bc>
  40b750:	mov	w9, wzr
  40b754:	str	x0, [sp, #152]
  40b758:	mov	w0, w9
  40b75c:	ldr	w1, [sp, #168]
  40b760:	ldr	x2, [sp, #160]
  40b764:	ldr	x3, [sp, #152]
  40b768:	bl	402850 <error@plt>
  40b76c:	sub	x0, x29, #0x80
  40b770:	bl	40c0b4 <__fxstatat@plt+0x9104>
  40b774:	mov	w8, wzr
  40b778:	and	w8, w8, #0x1
  40b77c:	sturb	w8, [x29, #-1]
  40b780:	b	40bb88 <__fxstatat@plt+0x8bd8>
  40b784:	ldurb	w8, [x29, #-155]
  40b788:	tbnz	w8, #0, 40b790 <__fxstatat@plt+0x87e0>
  40b78c:	b	40b7a0 <__fxstatat@plt+0x87f0>
  40b790:	ldr	x8, [sp, #216]
  40b794:	ldr	w9, [x8, #20]
  40b798:	cmp	w9, #0x3
  40b79c:	b.eq	40b7b8 <__fxstatat@plt+0x8808>  // b.none
  40b7a0:	ldurb	w8, [x29, #-155]
  40b7a4:	tbnz	w8, #0, 40b7f0 <__fxstatat@plt+0x8840>
  40b7a8:	ldr	x8, [sp, #216]
  40b7ac:	ldr	w9, [x8, #20]
  40b7b0:	cmp	w9, #0x1
  40b7b4:	b.eq	40b7f0 <__fxstatat@plt+0x8840>  // b.none
  40b7b8:	ldr	x8, [sp, #216]
  40b7bc:	ldr	w0, [x8, #60]
  40b7c0:	ldr	x1, [x8]
  40b7c4:	ldr	w9, [x8, #20]
  40b7c8:	cmp	w9, #0x3
  40b7cc:	cset	w9, eq  // eq = none
  40b7d0:	ldur	x3, [x29, #-184]
  40b7d4:	and	w2, w9, #0x1
  40b7d8:	bl	40c0f8 <__fxstatat@plt+0x9148>
  40b7dc:	tbnz	w0, #0, 40b7e4 <__fxstatat@plt+0x8834>
  40b7e0:	b	40b76c <__fxstatat@plt+0x87bc>
  40b7e4:	mov	w8, #0x1                   	// #1
  40b7e8:	sturb	w8, [x29, #-153]
  40b7ec:	b	40b8e8 <__fxstatat@plt+0x8938>
  40b7f0:	ldur	x8, [x29, #-184]
  40b7f4:	stur	x8, [x29, #-192]
  40b7f8:	ldurb	w9, [x29, #-155]
  40b7fc:	tbnz	w9, #0, 40b804 <__fxstatat@plt+0x8854>
  40b800:	b	40b848 <__fxstatat@plt+0x8898>
  40b804:	ldr	x8, [sp, #216]
  40b808:	ldr	x9, [x8, #24]
  40b80c:	ldur	x10, [x29, #-152]
  40b810:	subs	x9, x9, x10
  40b814:	ldur	x10, [x29, #-184]
  40b818:	cmp	x9, x10
  40b81c:	b.ge	40b838 <__fxstatat@plt+0x8888>  // b.tcont
  40b820:	ldr	x8, [sp, #216]
  40b824:	ldr	x9, [x8, #24]
  40b828:	ldur	x10, [x29, #-152]
  40b82c:	subs	x9, x9, x10
  40b830:	str	x9, [sp, #144]
  40b834:	b	40b840 <__fxstatat@plt+0x8890>
  40b838:	ldur	x8, [x29, #-184]
  40b83c:	str	x8, [sp, #144]
  40b840:	ldr	x8, [sp, #144]
  40b844:	stur	x8, [x29, #-192]
  40b848:	ldr	x8, [sp, #216]
  40b84c:	ldr	w0, [x8, #60]
  40b850:	ldur	x1, [x29, #-192]
  40b854:	bl	40c240 <__fxstatat@plt+0x9290>
  40b858:	tbnz	w0, #0, 40b8b4 <__fxstatat@plt+0x8904>
  40b85c:	bl	402ef0 <__errno_location@plt>
  40b860:	ldr	w1, [x0]
  40b864:	adrp	x0, 41d000 <__fxstatat@plt+0x1a050>
  40b868:	add	x0, x0, #0xa34
  40b86c:	str	w1, [sp, #140]
  40b870:	bl	402f30 <gettext@plt>
  40b874:	ldr	x8, [sp, #216]
  40b878:	ldr	x2, [x8]
  40b87c:	mov	w9, wzr
  40b880:	str	x0, [sp, #128]
  40b884:	mov	w0, w9
  40b888:	mov	w1, #0x3                   	// #3
  40b88c:	str	w9, [sp, #124]
  40b890:	bl	4136e8 <__fxstatat@plt+0x10738>
  40b894:	ldr	w9, [sp, #124]
  40b898:	str	x0, [sp, #112]
  40b89c:	mov	w0, w9
  40b8a0:	ldr	w1, [sp, #140]
  40b8a4:	ldr	x2, [sp, #128]
  40b8a8:	ldr	x3, [sp, #112]
  40b8ac:	bl	402850 <error@plt>
  40b8b0:	b	40b76c <__fxstatat@plt+0x87bc>
  40b8b4:	ldr	x8, [sp, #216]
  40b8b8:	ldr	x9, [x8, #24]
  40b8bc:	ldur	x10, [x29, #-168]
  40b8c0:	cmp	x9, x10
  40b8c4:	b.ge	40b8d8 <__fxstatat@plt+0x8928>  // b.tcont
  40b8c8:	ldr	x8, [sp, #216]
  40b8cc:	ldr	x9, [x8, #24]
  40b8d0:	str	x9, [sp, #104]
  40b8d4:	b	40b8e0 <__fxstatat@plt+0x8930>
  40b8d8:	ldur	x8, [x29, #-168]
  40b8dc:	str	x8, [sp, #104]
  40b8e0:	ldr	x8, [sp, #104]
  40b8e4:	stur	x8, [x29, #-152]
  40b8e8:	ldur	x8, [x29, #-168]
  40b8ec:	stur	x8, [x29, #-136]
  40b8f0:	mov	w9, #0x0                   	// #0
  40b8f4:	sturb	w9, [x29, #-155]
  40b8f8:	ldur	x8, [x29, #-176]
  40b8fc:	stur	x8, [x29, #-144]
  40b900:	ldr	x8, [sp, #216]
  40b904:	ldr	w0, [x8, #64]
  40b908:	ldr	w1, [x8, #60]
  40b90c:	ldr	x2, [x8, #48]
  40b910:	ldr	x3, [x8, #40]
  40b914:	ldr	w9, [x8, #20]
  40b918:	cmp	w9, #0x3
  40b91c:	str	w0, [sp, #100]
  40b920:	str	w1, [sp, #96]
  40b924:	str	x2, [sp, #88]
  40b928:	str	x3, [sp, #80]
  40b92c:	b.ne	40b940 <__fxstatat@plt+0x8990>  // b.any
  40b930:	ldr	x8, [sp, #216]
  40b934:	ldr	x9, [x8, #32]
  40b938:	str	x9, [sp, #72]
  40b93c:	b	40b948 <__fxstatat@plt+0x8998>
  40b940:	mov	x8, xzr
  40b944:	str	x8, [sp, #72]
  40b948:	ldr	x8, [sp, #72]
  40b94c:	ldr	x9, [sp, #216]
  40b950:	ldr	x6, [x9, #8]
  40b954:	ldr	x7, [x9]
  40b958:	ldur	x10, [x29, #-176]
  40b95c:	ldr	w0, [sp, #100]
  40b960:	ldr	w1, [sp, #96]
  40b964:	ldr	x2, [sp, #88]
  40b968:	ldr	x3, [sp, #80]
  40b96c:	mov	x4, x8
  40b970:	mov	w11, #0x1                   	// #1
  40b974:	and	w5, w11, #0x1
  40b978:	mov	x8, sp
  40b97c:	str	x10, [x8]
  40b980:	mov	x8, sp
  40b984:	sub	x10, x29, #0xc8
  40b988:	str	x10, [x8, #8]
  40b98c:	mov	x8, sp
  40b990:	sub	x10, x29, #0xc9
  40b994:	str	x10, [x8, #16]
  40b998:	bl	40bba0 <__fxstatat@plt+0x8bf0>
  40b99c:	tbnz	w0, #0, 40b9a4 <__fxstatat@plt+0x89f4>
  40b9a0:	b	40b76c <__fxstatat@plt+0x87bc>
  40b9a4:	ldur	x8, [x29, #-168]
  40b9a8:	ldur	x9, [x29, #-200]
  40b9ac:	add	x8, x8, x9
  40b9b0:	stur	x8, [x29, #-152]
  40b9b4:	ldur	x8, [x29, #-200]
  40b9b8:	cbz	x8, 40b9c8 <__fxstatat@plt+0x8a18>
  40b9bc:	ldurb	w8, [x29, #-201]
  40b9c0:	and	w8, w8, #0x1
  40b9c4:	sturb	w8, [x29, #-153]
  40b9c8:	ldur	x8, [x29, #-152]
  40b9cc:	ldr	x9, [sp, #216]
  40b9d0:	ldr	x10, [x9, #24]
  40b9d4:	cmp	x8, x10
  40b9d8:	b.ne	40b9ec <__fxstatat@plt+0x8a3c>  // b.any
  40b9dc:	sub	x8, x29, #0x80
  40b9e0:	mov	w9, #0x1                   	// #1
  40b9e4:	strb	w9, [x8, #33]
  40b9e8:	b	40b9fc <__fxstatat@plt+0x8a4c>
  40b9ec:	ldur	w8, [x29, #-160]
  40b9f0:	add	w8, w8, #0x1
  40b9f4:	stur	w8, [x29, #-160]
  40b9f8:	b	40b5c4 <__fxstatat@plt+0x8614>
  40b9fc:	sub	x0, x29, #0x80
  40ba00:	bl	40c0b4 <__fxstatat@plt+0x9104>
  40ba04:	sub	x8, x29, #0x80
  40ba08:	ldrb	w9, [x8, #33]
  40ba0c:	eor	w9, w9, #0x1
  40ba10:	tbnz	w9, #0, 40b4fc <__fxstatat@plt+0x854c>
  40ba14:	ldur	x8, [x29, #-152]
  40ba18:	ldr	x9, [sp, #216]
  40ba1c:	ldr	x10, [x9, #24]
  40ba20:	cmp	x8, x10
  40ba24:	b.lt	40ba34 <__fxstatat@plt+0x8a84>  // b.tstop
  40ba28:	ldurb	w8, [x29, #-153]
  40ba2c:	tbnz	w8, #0, 40ba34 <__fxstatat@plt+0x8a84>
  40ba30:	b	40bad4 <__fxstatat@plt+0x8b24>
  40ba34:	ldr	x8, [sp, #216]
  40ba38:	ldr	w9, [x8, #20]
  40ba3c:	cmp	w9, #0x1
  40ba40:	b.eq	40ba5c <__fxstatat@plt+0x8aac>  // b.none
  40ba44:	ldr	x8, [sp, #216]
  40ba48:	ldr	w0, [x8, #60]
  40ba4c:	ldr	x1, [x8, #24]
  40ba50:	bl	402e70 <ftruncate@plt>
  40ba54:	cbnz	w0, 40ba78 <__fxstatat@plt+0x8ac8>
  40ba58:	b	40bad4 <__fxstatat@plt+0x8b24>
  40ba5c:	ldr	x8, [sp, #216]
  40ba60:	ldr	w0, [x8, #60]
  40ba64:	ldr	x9, [x8, #24]
  40ba68:	ldur	x10, [x29, #-152]
  40ba6c:	subs	x1, x9, x10
  40ba70:	bl	40c240 <__fxstatat@plt+0x9290>
  40ba74:	tbnz	w0, #0, 40bad4 <__fxstatat@plt+0x8b24>
  40ba78:	bl	402ef0 <__errno_location@plt>
  40ba7c:	ldr	w1, [x0]
  40ba80:	adrp	x0, 41d000 <__fxstatat@plt+0x1a050>
  40ba84:	add	x0, x0, #0x9de
  40ba88:	str	w1, [sp, #68]
  40ba8c:	bl	402f30 <gettext@plt>
  40ba90:	ldr	x8, [sp, #216]
  40ba94:	ldr	x1, [x8]
  40ba98:	mov	w9, #0x4                   	// #4
  40ba9c:	str	x0, [sp, #56]
  40baa0:	mov	w0, w9
  40baa4:	bl	41356c <__fxstatat@plt+0x105bc>
  40baa8:	mov	w9, wzr
  40baac:	str	x0, [sp, #48]
  40bab0:	mov	w0, w9
  40bab4:	ldr	w1, [sp, #68]
  40bab8:	ldr	x2, [sp, #56]
  40babc:	ldr	x3, [sp, #48]
  40bac0:	bl	402850 <error@plt>
  40bac4:	mov	w9, wzr
  40bac8:	and	w9, w9, #0x1
  40bacc:	sturb	w9, [x29, #-1]
  40bad0:	b	40bb88 <__fxstatat@plt+0x8bd8>
  40bad4:	ldr	x8, [sp, #216]
  40bad8:	ldr	w9, [x8, #20]
  40badc:	cmp	w9, #0x3
  40bae0:	b.ne	40bb7c <__fxstatat@plt+0x8bcc>  // b.any
  40bae4:	ldur	x8, [x29, #-152]
  40bae8:	ldr	x9, [sp, #216]
  40baec:	ldr	x10, [x9, #24]
  40baf0:	cmp	x8, x10
  40baf4:	b.ge	40bb7c <__fxstatat@plt+0x8bcc>  // b.tcont
  40baf8:	ldr	x8, [sp, #216]
  40bafc:	ldr	w0, [x8, #60]
  40bb00:	ldur	x1, [x29, #-152]
  40bb04:	ldr	x9, [x8, #24]
  40bb08:	ldur	x10, [x29, #-152]
  40bb0c:	subs	x2, x9, x10
  40bb10:	bl	40c350 <__fxstatat@plt+0x93a0>
  40bb14:	cmp	w0, #0x0
  40bb18:	cset	w11, ge  // ge = tcont
  40bb1c:	tbnz	w11, #0, 40bb7c <__fxstatat@plt+0x8bcc>
  40bb20:	bl	402ef0 <__errno_location@plt>
  40bb24:	ldr	w1, [x0]
  40bb28:	adrp	x0, 41d000 <__fxstatat@plt+0x1a050>
  40bb2c:	add	x0, x0, #0xa45
  40bb30:	str	w1, [sp, #44]
  40bb34:	bl	402f30 <gettext@plt>
  40bb38:	ldr	x8, [sp, #216]
  40bb3c:	ldr	x1, [x8]
  40bb40:	mov	w9, #0x4                   	// #4
  40bb44:	str	x0, [sp, #32]
  40bb48:	mov	w0, w9
  40bb4c:	bl	41356c <__fxstatat@plt+0x105bc>
  40bb50:	mov	w9, wzr
  40bb54:	str	x0, [sp, #24]
  40bb58:	mov	w0, w9
  40bb5c:	ldr	w1, [sp, #44]
  40bb60:	ldr	x2, [sp, #32]
  40bb64:	ldr	x3, [sp, #24]
  40bb68:	bl	402850 <error@plt>
  40bb6c:	mov	w9, wzr
  40bb70:	and	w9, w9, #0x1
  40bb74:	sturb	w9, [x29, #-1]
  40bb78:	b	40bb88 <__fxstatat@plt+0x8bd8>
  40bb7c:	mov	w8, #0x1                   	// #1
  40bb80:	and	w8, w8, #0x1
  40bb84:	sturb	w8, [x29, #-1]
  40bb88:	ldurb	w8, [x29, #-1]
  40bb8c:	and	w0, w8, #0x1
  40bb90:	ldr	x28, [sp, #448]
  40bb94:	ldp	x29, x30, [sp, #432]
  40bb98:	add	sp, sp, #0x1d0
  40bb9c:	ret
  40bba0:	sub	sp, sp, #0x130
  40bba4:	stp	x29, x30, [sp, #272]
  40bba8:	str	x28, [sp, #288]
  40bbac:	add	x29, sp, #0x110
  40bbb0:	sub	x8, x29, #0x8
  40bbb4:	ldr	x9, [x29, #32]
  40bbb8:	ldr	x10, [x29, #40]
  40bbbc:	ldr	x11, [x29, #48]
  40bbc0:	mov	w12, #0x0                   	// #0
  40bbc4:	str	w0, [x8]
  40bbc8:	stur	w1, [x29, #-12]
  40bbcc:	stur	x2, [x29, #-24]
  40bbd0:	stur	x3, [x29, #-32]
  40bbd4:	stur	x4, [x29, #-40]
  40bbd8:	and	w13, w5, #0x1
  40bbdc:	sturb	w13, [x29, #-41]
  40bbe0:	stur	x6, [x29, #-56]
  40bbe4:	stur	x7, [x29, #-64]
  40bbe8:	stur	x9, [x29, #-72]
  40bbec:	stur	x10, [x29, #-80]
  40bbf0:	stur	x11, [x29, #-88]
  40bbf4:	ldur	x9, [x29, #-88]
  40bbf8:	strb	w12, [x9]
  40bbfc:	ldur	x9, [x29, #-80]
  40bc00:	str	xzr, [x9]
  40bc04:	sturb	w12, [x29, #-89]
  40bc08:	stur	xzr, [x29, #-104]
  40bc0c:	str	x8, [sp, #120]
  40bc10:	ldur	x8, [x29, #-72]
  40bc14:	cbz	x8, 40bff8 <__fxstatat@plt+0x9048>
  40bc18:	ldr	x8, [sp, #120]
  40bc1c:	ldr	w0, [x8]
  40bc20:	ldur	x1, [x29, #-24]
  40bc24:	ldur	x9, [x29, #-72]
  40bc28:	ldur	x10, [x29, #-32]
  40bc2c:	cmp	x9, x10
  40bc30:	str	w0, [sp, #116]
  40bc34:	str	x1, [sp, #104]
  40bc38:	b.cs	40bc48 <__fxstatat@plt+0x8c98>  // b.hs, b.nlast
  40bc3c:	ldur	x8, [x29, #-72]
  40bc40:	str	x8, [sp, #96]
  40bc44:	b	40bc50 <__fxstatat@plt+0x8ca0>
  40bc48:	ldur	x8, [x29, #-32]
  40bc4c:	str	x8, [sp, #96]
  40bc50:	ldr	x8, [sp, #96]
  40bc54:	ldr	w0, [sp, #116]
  40bc58:	ldr	x1, [sp, #104]
  40bc5c:	mov	x2, x8
  40bc60:	bl	402e10 <read@plt>
  40bc64:	stur	x0, [x29, #-112]
  40bc68:	ldur	x8, [x29, #-112]
  40bc6c:	cmp	x8, #0x0
  40bc70:	cset	w9, ge  // ge = tcont
  40bc74:	tbnz	w9, #0, 40bce4 <__fxstatat@plt+0x8d34>
  40bc78:	bl	402ef0 <__errno_location@plt>
  40bc7c:	ldr	w8, [x0]
  40bc80:	cmp	w8, #0x4
  40bc84:	b.ne	40bc8c <__fxstatat@plt+0x8cdc>  // b.any
  40bc88:	b	40bc10 <__fxstatat@plt+0x8c60>
  40bc8c:	bl	402ef0 <__errno_location@plt>
  40bc90:	ldr	w1, [x0]
  40bc94:	adrp	x0, 41d000 <__fxstatat@plt+0x1a050>
  40bc98:	add	x0, x0, #0xa5b
  40bc9c:	str	w1, [sp, #92]
  40bca0:	bl	402f30 <gettext@plt>
  40bca4:	ldur	x1, [x29, #-56]
  40bca8:	mov	w8, #0x4                   	// #4
  40bcac:	str	x0, [sp, #80]
  40bcb0:	mov	w0, w8
  40bcb4:	bl	41356c <__fxstatat@plt+0x105bc>
  40bcb8:	mov	w8, wzr
  40bcbc:	str	x0, [sp, #72]
  40bcc0:	mov	w0, w8
  40bcc4:	ldr	w1, [sp, #92]
  40bcc8:	ldr	x2, [sp, #80]
  40bccc:	ldr	x3, [sp, #72]
  40bcd0:	bl	402850 <error@plt>
  40bcd4:	mov	w8, wzr
  40bcd8:	and	w8, w8, #0x1
  40bcdc:	sturb	w8, [x29, #-1]
  40bce0:	b	40c03c <__fxstatat@plt+0x908c>
  40bce4:	ldur	x8, [x29, #-112]
  40bce8:	cbnz	x8, 40bcf0 <__fxstatat@plt+0x8d40>
  40bcec:	b	40bff8 <__fxstatat@plt+0x9048>
  40bcf0:	ldur	x8, [x29, #-112]
  40bcf4:	ldur	x9, [x29, #-72]
  40bcf8:	subs	x8, x9, x8
  40bcfc:	stur	x8, [x29, #-72]
  40bd00:	ldur	x8, [x29, #-112]
  40bd04:	ldur	x9, [x29, #-80]
  40bd08:	ldr	x10, [x9]
  40bd0c:	add	x8, x10, x8
  40bd10:	str	x8, [x9]
  40bd14:	ldur	x8, [x29, #-40]
  40bd18:	cbz	x8, 40bd28 <__fxstatat@plt+0x8d78>
  40bd1c:	ldur	x8, [x29, #-40]
  40bd20:	str	x8, [sp, #64]
  40bd24:	b	40bd30 <__fxstatat@plt+0x8d80>
  40bd28:	ldur	x8, [x29, #-32]
  40bd2c:	str	x8, [sp, #64]
  40bd30:	ldr	x8, [sp, #64]
  40bd34:	stur	x8, [x29, #-120]
  40bd38:	ldur	x8, [x29, #-24]
  40bd3c:	stur	x8, [x29, #-128]
  40bd40:	ldur	x8, [x29, #-24]
  40bd44:	str	x8, [sp, #136]
  40bd48:	ldur	x8, [x29, #-112]
  40bd4c:	cbz	x8, 40bfe4 <__fxstatat@plt+0x9034>
  40bd50:	ldurb	w8, [x29, #-89]
  40bd54:	and	w8, w8, #0x1
  40bd58:	strb	w8, [sp, #135]
  40bd5c:	ldur	x9, [x29, #-120]
  40bd60:	ldur	x10, [x29, #-112]
  40bd64:	cmp	x9, x10
  40bd68:	b.cs	40bd78 <__fxstatat@plt+0x8dc8>  // b.hs, b.nlast
  40bd6c:	ldur	x8, [x29, #-120]
  40bd70:	str	x8, [sp, #56]
  40bd74:	b	40bd80 <__fxstatat@plt+0x8dd0>
  40bd78:	ldur	x8, [x29, #-112]
  40bd7c:	str	x8, [sp, #56]
  40bd80:	ldr	x8, [sp, #56]
  40bd84:	stur	x8, [x29, #-120]
  40bd88:	ldur	x8, [x29, #-40]
  40bd8c:	cbz	x8, 40bdac <__fxstatat@plt+0x8dfc>
  40bd90:	ldur	x8, [x29, #-120]
  40bd94:	cbz	x8, 40bdac <__fxstatat@plt+0x8dfc>
  40bd98:	ldur	x0, [x29, #-128]
  40bd9c:	ldur	x1, [x29, #-120]
  40bda0:	bl	40c400 <__fxstatat@plt+0x9450>
  40bda4:	and	w8, w0, #0x1
  40bda8:	sturb	w8, [x29, #-89]
  40bdac:	ldurb	w8, [x29, #-89]
  40bdb0:	and	w8, w8, #0x1
  40bdb4:	ldrb	w9, [sp, #135]
  40bdb8:	and	w9, w9, #0x1
  40bdbc:	mov	w10, #0x0                   	// #0
  40bdc0:	cmp	w8, w9
  40bdc4:	str	w10, [sp, #52]
  40bdc8:	b.eq	40bddc <__fxstatat@plt+0x8e2c>  // b.none
  40bdcc:	ldur	x8, [x29, #-104]
  40bdd0:	cmp	x8, #0x0
  40bdd4:	cset	w9, ne  // ne = any
  40bdd8:	str	w9, [sp, #52]
  40bddc:	ldr	w8, [sp, #52]
  40bde0:	and	w8, w8, #0x1
  40bde4:	strb	w8, [sp, #134]
  40bde8:	ldur	x9, [x29, #-112]
  40bdec:	ldur	x10, [x29, #-120]
  40bdf0:	cmp	x9, x10
  40bdf4:	b.ne	40be0c <__fxstatat@plt+0x8e5c>  // b.any
  40bdf8:	ldurb	w8, [x29, #-89]
  40bdfc:	mov	w9, #0x1                   	// #1
  40be00:	str	w9, [sp, #48]
  40be04:	tbnz	w8, #0, 40be0c <__fxstatat@plt+0x8e5c>
  40be08:	b	40be20 <__fxstatat@plt+0x8e70>
  40be0c:	ldur	x8, [x29, #-120]
  40be10:	cmp	x8, #0x0
  40be14:	cset	w9, ne  // ne = any
  40be18:	eor	w9, w9, #0x1
  40be1c:	str	w9, [sp, #48]
  40be20:	ldr	w8, [sp, #48]
  40be24:	and	w8, w8, #0x1
  40be28:	strb	w8, [sp, #133]
  40be2c:	ldrb	w8, [sp, #134]
  40be30:	tbnz	w8, #0, 40be40 <__fxstatat@plt+0x8e90>
  40be34:	ldrb	w8, [sp, #133]
  40be38:	tbnz	w8, #0, 40be40 <__fxstatat@plt+0x8e90>
  40be3c:	b	40bf48 <__fxstatat@plt+0x8f98>
  40be40:	ldrb	w8, [sp, #134]
  40be44:	tbnz	w8, #0, 40be58 <__fxstatat@plt+0x8ea8>
  40be48:	ldur	x8, [x29, #-120]
  40be4c:	ldur	x9, [x29, #-104]
  40be50:	add	x8, x9, x8
  40be54:	stur	x8, [x29, #-104]
  40be58:	ldrb	w8, [sp, #135]
  40be5c:	tbnz	w8, #0, 40bed8 <__fxstatat@plt+0x8f28>
  40be60:	ldur	w0, [x29, #-12]
  40be64:	ldr	x1, [sp, #136]
  40be68:	ldur	x2, [x29, #-104]
  40be6c:	bl	40f8e8 <__fxstatat@plt+0xc938>
  40be70:	ldur	x8, [x29, #-104]
  40be74:	cmp	x0, x8
  40be78:	b.eq	40bed4 <__fxstatat@plt+0x8f24>  // b.none
  40be7c:	bl	402ef0 <__errno_location@plt>
  40be80:	ldr	w1, [x0]
  40be84:	adrp	x0, 41d000 <__fxstatat@plt+0x1a050>
  40be88:	add	x0, x0, #0xa6c
  40be8c:	str	w1, [sp, #44]
  40be90:	bl	402f30 <gettext@plt>
  40be94:	ldur	x1, [x29, #-64]
  40be98:	mov	w8, #0x4                   	// #4
  40be9c:	str	x0, [sp, #32]
  40bea0:	mov	w0, w8
  40bea4:	bl	41356c <__fxstatat@plt+0x105bc>
  40bea8:	mov	w8, wzr
  40beac:	str	x0, [sp, #24]
  40beb0:	mov	w0, w8
  40beb4:	ldr	w1, [sp, #44]
  40beb8:	ldr	x2, [sp, #32]
  40bebc:	ldr	x3, [sp, #24]
  40bec0:	bl	402850 <error@plt>
  40bec4:	mov	w8, wzr
  40bec8:	and	w8, w8, #0x1
  40becc:	sturb	w8, [x29, #-1]
  40bed0:	b	40c03c <__fxstatat@plt+0x908c>
  40bed4:	b	40bf04 <__fxstatat@plt+0x8f54>
  40bed8:	ldur	w0, [x29, #-12]
  40bedc:	ldur	x1, [x29, #-64]
  40bee0:	ldurb	w8, [x29, #-41]
  40bee4:	ldur	x3, [x29, #-104]
  40bee8:	and	w2, w8, #0x1
  40beec:	bl	40c0f8 <__fxstatat@plt+0x9148>
  40bef0:	tbnz	w0, #0, 40bf04 <__fxstatat@plt+0x8f54>
  40bef4:	mov	w8, wzr
  40bef8:	and	w8, w8, #0x1
  40befc:	sturb	w8, [x29, #-1]
  40bf00:	b	40c03c <__fxstatat@plt+0x908c>
  40bf04:	ldur	x8, [x29, #-128]
  40bf08:	str	x8, [sp, #136]
  40bf0c:	ldur	x8, [x29, #-120]
  40bf10:	stur	x8, [x29, #-104]
  40bf14:	ldrb	w9, [sp, #133]
  40bf18:	tbnz	w9, #0, 40bf20 <__fxstatat@plt+0x8f70>
  40bf1c:	b	40bf44 <__fxstatat@plt+0x8f94>
  40bf20:	ldur	x8, [x29, #-120]
  40bf24:	cbnz	x8, 40bf2c <__fxstatat@plt+0x8f7c>
  40bf28:	stur	xzr, [x29, #-112]
  40bf2c:	ldrb	w8, [sp, #134]
  40bf30:	tbnz	w8, #0, 40bf38 <__fxstatat@plt+0x8f88>
  40bf34:	b	40bf40 <__fxstatat@plt+0x8f90>
  40bf38:	stur	xzr, [x29, #-120]
  40bf3c:	b	40bf44 <__fxstatat@plt+0x8f94>
  40bf40:	stur	xzr, [x29, #-104]
  40bf44:	b	40bfc0 <__fxstatat@plt+0x9010>
  40bf48:	ldur	x8, [x29, #-104]
  40bf4c:	ldur	x9, [x29, #-120]
  40bf50:	mov	x10, #0x7fffffffffffffff    	// #9223372036854775807
  40bf54:	subs	x9, x10, x9
  40bf58:	cmp	x8, x9
  40bf5c:	b.hi	40bf74 <__fxstatat@plt+0x8fc4>  // b.pmore
  40bf60:	ldur	x8, [x29, #-120]
  40bf64:	ldur	x9, [x29, #-104]
  40bf68:	add	x8, x9, x8
  40bf6c:	stur	x8, [x29, #-104]
  40bf70:	b	40bfc0 <__fxstatat@plt+0x9010>
  40bf74:	adrp	x0, 41d000 <__fxstatat@plt+0x1a050>
  40bf78:	add	x0, x0, #0xa7d
  40bf7c:	bl	402f30 <gettext@plt>
  40bf80:	ldur	x1, [x29, #-56]
  40bf84:	mov	w8, #0x4                   	// #4
  40bf88:	str	x0, [sp, #16]
  40bf8c:	mov	w0, w8
  40bf90:	bl	41356c <__fxstatat@plt+0x105bc>
  40bf94:	mov	w8, wzr
  40bf98:	str	x0, [sp, #8]
  40bf9c:	mov	w0, w8
  40bfa0:	mov	w1, w8
  40bfa4:	ldr	x2, [sp, #16]
  40bfa8:	ldr	x3, [sp, #8]
  40bfac:	bl	402850 <error@plt>
  40bfb0:	mov	w8, wzr
  40bfb4:	and	w8, w8, #0x1
  40bfb8:	sturb	w8, [x29, #-1]
  40bfbc:	b	40c03c <__fxstatat@plt+0x908c>
  40bfc0:	ldur	x8, [x29, #-120]
  40bfc4:	ldur	x9, [x29, #-112]
  40bfc8:	subs	x8, x9, x8
  40bfcc:	stur	x8, [x29, #-112]
  40bfd0:	ldur	x8, [x29, #-120]
  40bfd4:	ldur	x9, [x29, #-128]
  40bfd8:	add	x8, x9, x8
  40bfdc:	stur	x8, [x29, #-128]
  40bfe0:	b	40bd48 <__fxstatat@plt+0x8d98>
  40bfe4:	ldurb	w8, [x29, #-89]
  40bfe8:	ldur	x9, [x29, #-88]
  40bfec:	and	w8, w8, #0x1
  40bff0:	strb	w8, [x9]
  40bff4:	b	40bc10 <__fxstatat@plt+0x8c60>
  40bff8:	ldurb	w8, [x29, #-89]
  40bffc:	tbnz	w8, #0, 40c004 <__fxstatat@plt+0x9054>
  40c000:	b	40c030 <__fxstatat@plt+0x9080>
  40c004:	ldur	w0, [x29, #-12]
  40c008:	ldur	x1, [x29, #-64]
  40c00c:	ldurb	w8, [x29, #-41]
  40c010:	ldur	x3, [x29, #-104]
  40c014:	and	w2, w8, #0x1
  40c018:	bl	40c0f8 <__fxstatat@plt+0x9148>
  40c01c:	tbnz	w0, #0, 40c030 <__fxstatat@plt+0x9080>
  40c020:	mov	w8, wzr
  40c024:	and	w8, w8, #0x1
  40c028:	sturb	w8, [x29, #-1]
  40c02c:	b	40c03c <__fxstatat@plt+0x908c>
  40c030:	mov	w8, #0x1                   	// #1
  40c034:	and	w8, w8, #0x1
  40c038:	sturb	w8, [x29, #-1]
  40c03c:	ldurb	w8, [x29, #-1]
  40c040:	and	w0, w8, #0x1
  40c044:	ldr	x28, [sp, #288]
  40c048:	ldp	x29, x30, [sp, #272]
  40c04c:	add	sp, sp, #0x130
  40c050:	ret
  40c054:	sub	sp, sp, #0x30
  40c058:	stp	x29, x30, [sp, #32]
  40c05c:	add	x29, sp, #0x20
  40c060:	mov	w8, wzr
  40c064:	stur	w0, [x29, #-8]
  40c068:	str	x1, [sp, #16]
  40c06c:	str	w2, [sp, #12]
  40c070:	ldur	w9, [x29, #-8]
  40c074:	cmp	w8, w9
  40c078:	cset	w8, gt
  40c07c:	tbnz	w8, #0, 40c094 <__fxstatat@plt+0x90e4>
  40c080:	ldur	w0, [x29, #-8]
  40c084:	ldr	w1, [sp, #12]
  40c088:	bl	402ae0 <fchmod@plt>
  40c08c:	stur	w0, [x29, #-4]
  40c090:	b	40c0a4 <__fxstatat@plt+0x90f4>
  40c094:	ldr	x0, [sp, #16]
  40c098:	ldr	w1, [sp, #12]
  40c09c:	bl	402a30 <chmod@plt>
  40c0a0:	stur	w0, [x29, #-4]
  40c0a4:	ldur	w0, [x29, #-4]
  40c0a8:	ldp	x29, x30, [sp, #32]
  40c0ac:	add	sp, sp, #0x30
  40c0b0:	ret
  40c0b4:	sub	sp, sp, #0x20
  40c0b8:	stp	x29, x30, [sp, #16]
  40c0bc:	add	x29, sp, #0x10
  40c0c0:	mov	x8, xzr
  40c0c4:	str	x0, [sp, #8]
  40c0c8:	ldr	x9, [sp, #8]
  40c0cc:	ldr	x0, [x9, #40]
  40c0d0:	str	x8, [sp]
  40c0d4:	bl	402ce0 <free@plt>
  40c0d8:	ldr	x8, [sp, #8]
  40c0dc:	ldr	x9, [sp]
  40c0e0:	str	x9, [x8, #40]
  40c0e4:	ldr	x8, [sp, #8]
  40c0e8:	str	xzr, [x8, #24]
  40c0ec:	ldp	x29, x30, [sp, #16]
  40c0f0:	add	sp, sp, #0x20
  40c0f4:	ret
  40c0f8:	sub	sp, sp, #0x70
  40c0fc:	stp	x29, x30, [sp, #96]
  40c100:	add	x29, sp, #0x60
  40c104:	mov	w8, #0x1                   	// #1
  40c108:	stur	w0, [x29, #-8]
  40c10c:	stur	x1, [x29, #-16]
  40c110:	and	w9, w2, w8
  40c114:	sturb	w9, [x29, #-17]
  40c118:	stur	x3, [x29, #-32]
  40c11c:	ldur	w0, [x29, #-8]
  40c120:	ldur	x1, [x29, #-32]
  40c124:	mov	w2, w8
  40c128:	bl	402960 <lseek@plt>
  40c12c:	stur	x0, [x29, #-40]
  40c130:	ldur	x10, [x29, #-40]
  40c134:	cmp	x10, #0x0
  40c138:	cset	w8, ge  // ge = tcont
  40c13c:	tbnz	w8, #0, 40c198 <__fxstatat@plt+0x91e8>
  40c140:	bl	402ef0 <__errno_location@plt>
  40c144:	ldr	w1, [x0]
  40c148:	adrp	x0, 41d000 <__fxstatat@plt+0x1a050>
  40c14c:	add	x0, x0, #0xa24
  40c150:	stur	w1, [x29, #-44]
  40c154:	bl	402f30 <gettext@plt>
  40c158:	ldur	x1, [x29, #-16]
  40c15c:	mov	w8, #0x4                   	// #4
  40c160:	str	x0, [sp, #40]
  40c164:	mov	w0, w8
  40c168:	bl	41356c <__fxstatat@plt+0x105bc>
  40c16c:	mov	w8, wzr
  40c170:	str	x0, [sp, #32]
  40c174:	mov	w0, w8
  40c178:	ldur	w1, [x29, #-44]
  40c17c:	ldr	x2, [sp, #40]
  40c180:	ldr	x3, [sp, #32]
  40c184:	bl	402850 <error@plt>
  40c188:	mov	w8, wzr
  40c18c:	and	w8, w8, #0x1
  40c190:	sturb	w8, [x29, #-1]
  40c194:	b	40c22c <__fxstatat@plt+0x927c>
  40c198:	ldurb	w8, [x29, #-17]
  40c19c:	tbnz	w8, #0, 40c1a4 <__fxstatat@plt+0x91f4>
  40c1a0:	b	40c220 <__fxstatat@plt+0x9270>
  40c1a4:	ldur	w0, [x29, #-8]
  40c1a8:	ldur	x8, [x29, #-40]
  40c1ac:	ldur	x9, [x29, #-32]
  40c1b0:	subs	x1, x8, x9
  40c1b4:	ldur	x2, [x29, #-32]
  40c1b8:	bl	40c350 <__fxstatat@plt+0x93a0>
  40c1bc:	cmp	w0, #0x0
  40c1c0:	cset	w10, ge  // ge = tcont
  40c1c4:	tbnz	w10, #0, 40c220 <__fxstatat@plt+0x9270>
  40c1c8:	bl	402ef0 <__errno_location@plt>
  40c1cc:	ldr	w1, [x0]
  40c1d0:	adrp	x0, 41d000 <__fxstatat@plt+0x1a050>
  40c1d4:	add	x0, x0, #0xa45
  40c1d8:	str	w1, [sp, #28]
  40c1dc:	bl	402f30 <gettext@plt>
  40c1e0:	ldur	x1, [x29, #-16]
  40c1e4:	mov	w8, #0x4                   	// #4
  40c1e8:	str	x0, [sp, #16]
  40c1ec:	mov	w0, w8
  40c1f0:	bl	41356c <__fxstatat@plt+0x105bc>
  40c1f4:	mov	w8, wzr
  40c1f8:	str	x0, [sp, #8]
  40c1fc:	mov	w0, w8
  40c200:	ldr	w1, [sp, #28]
  40c204:	ldr	x2, [sp, #16]
  40c208:	ldr	x3, [sp, #8]
  40c20c:	bl	402850 <error@plt>
  40c210:	mov	w8, wzr
  40c214:	and	w8, w8, #0x1
  40c218:	sturb	w8, [x29, #-1]
  40c21c:	b	40c22c <__fxstatat@plt+0x927c>
  40c220:	mov	w8, #0x1                   	// #1
  40c224:	and	w8, w8, #0x1
  40c228:	sturb	w8, [x29, #-1]
  40c22c:	ldurb	w8, [x29, #-1]
  40c230:	and	w0, w8, #0x1
  40c234:	ldp	x29, x30, [sp, #96]
  40c238:	add	sp, sp, #0x70
  40c23c:	ret
  40c240:	sub	sp, sp, #0x40
  40c244:	stp	x29, x30, [sp, #48]
  40c248:	add	x29, sp, #0x30
  40c24c:	adrp	x8, 42f000 <__fxstatat@plt+0x2c050>
  40c250:	add	x8, x8, #0x528
  40c254:	adrp	x9, 42f000 <__fxstatat@plt+0x2c050>
  40c258:	add	x9, x9, #0x408
  40c25c:	stur	w0, [x29, #-8]
  40c260:	stur	x1, [x29, #-16]
  40c264:	ldr	x10, [x8]
  40c268:	str	x8, [sp, #16]
  40c26c:	str	x9, [sp, #8]
  40c270:	cbnz	x10, 40c2b0 <__fxstatat@plt+0x9300>
  40c274:	ldr	x8, [sp, #8]
  40c278:	ldr	x0, [x8]
  40c27c:	mov	x1, #0x1                   	// #1
  40c280:	bl	402b00 <calloc@plt>
  40c284:	ldr	x8, [sp, #16]
  40c288:	str	x0, [x8]
  40c28c:	ldr	x9, [x8]
  40c290:	cbnz	x9, 40c2b0 <__fxstatat@plt+0x9300>
  40c294:	adrp	x8, 42f000 <__fxstatat@plt+0x2c050>
  40c298:	add	x8, x8, #0x530
  40c29c:	ldr	x9, [sp, #16]
  40c2a0:	str	x8, [x9]
  40c2a4:	mov	x8, #0x400                 	// #1024
  40c2a8:	ldr	x10, [sp, #8]
  40c2ac:	str	x8, [x10]
  40c2b0:	ldur	x8, [x29, #-16]
  40c2b4:	cbz	x8, 40c330 <__fxstatat@plt+0x9380>
  40c2b8:	ldr	x8, [sp, #8]
  40c2bc:	ldr	x9, [x8]
  40c2c0:	ldur	x10, [x29, #-16]
  40c2c4:	cmp	x9, x10
  40c2c8:	b.cs	40c2dc <__fxstatat@plt+0x932c>  // b.hs, b.nlast
  40c2cc:	ldr	x8, [sp, #8]
  40c2d0:	ldr	x9, [x8]
  40c2d4:	str	x9, [sp]
  40c2d8:	b	40c2e4 <__fxstatat@plt+0x9334>
  40c2dc:	ldur	x8, [x29, #-16]
  40c2e0:	str	x8, [sp]
  40c2e4:	ldr	x8, [sp]
  40c2e8:	str	x8, [sp, #24]
  40c2ec:	ldur	w0, [x29, #-8]
  40c2f0:	ldr	x8, [sp, #16]
  40c2f4:	ldr	x1, [x8]
  40c2f8:	ldr	x2, [sp, #24]
  40c2fc:	bl	40f8e8 <__fxstatat@plt+0xc938>
  40c300:	ldr	x8, [sp, #24]
  40c304:	cmp	x0, x8
  40c308:	b.eq	40c31c <__fxstatat@plt+0x936c>  // b.none
  40c30c:	mov	w8, wzr
  40c310:	and	w8, w8, #0x1
  40c314:	sturb	w8, [x29, #-1]
  40c318:	b	40c33c <__fxstatat@plt+0x938c>
  40c31c:	ldr	x8, [sp, #24]
  40c320:	ldur	x9, [x29, #-16]
  40c324:	subs	x8, x9, x8
  40c328:	stur	x8, [x29, #-16]
  40c32c:	b	40c2b0 <__fxstatat@plt+0x9300>
  40c330:	mov	w8, #0x1                   	// #1
  40c334:	and	w8, w8, #0x1
  40c338:	sturb	w8, [x29, #-1]
  40c33c:	ldurb	w8, [x29, #-1]
  40c340:	and	w0, w8, #0x1
  40c344:	ldp	x29, x30, [sp, #48]
  40c348:	add	sp, sp, #0x40
  40c34c:	ret
  40c350:	sub	sp, sp, #0x30
  40c354:	stp	x29, x30, [sp, #32]
  40c358:	add	x29, sp, #0x20
  40c35c:	mov	w8, #0x3                   	// #3
  40c360:	stur	w0, [x29, #-4]
  40c364:	str	x1, [sp, #16]
  40c368:	str	x2, [sp, #8]
  40c36c:	str	wzr, [sp, #4]
  40c370:	ldur	w0, [x29, #-4]
  40c374:	ldr	x2, [sp, #16]
  40c378:	ldr	x3, [sp, #8]
  40c37c:	mov	w1, w8
  40c380:	bl	402e90 <fallocate@plt>
  40c384:	str	w0, [sp, #4]
  40c388:	ldr	w8, [sp, #4]
  40c38c:	cmp	w8, #0x0
  40c390:	cset	w8, ge  // ge = tcont
  40c394:	tbnz	w8, #0, 40c3bc <__fxstatat@plt+0x940c>
  40c398:	bl	402ef0 <__errno_location@plt>
  40c39c:	ldr	w0, [x0]
  40c3a0:	bl	40c3cc <__fxstatat@plt+0x941c>
  40c3a4:	tbnz	w0, #0, 40c3b8 <__fxstatat@plt+0x9408>
  40c3a8:	bl	402ef0 <__errno_location@plt>
  40c3ac:	ldr	w8, [x0]
  40c3b0:	cmp	w8, #0x26
  40c3b4:	b.ne	40c3bc <__fxstatat@plt+0x940c>  // b.any
  40c3b8:	str	wzr, [sp, #4]
  40c3bc:	ldr	w0, [sp, #4]
  40c3c0:	ldp	x29, x30, [sp, #32]
  40c3c4:	add	sp, sp, #0x30
  40c3c8:	ret
  40c3cc:	sub	sp, sp, #0x10
  40c3d0:	str	w0, [sp, #12]
  40c3d4:	ldr	w8, [sp, #12]
  40c3d8:	mov	w9, #0x1                   	// #1
  40c3dc:	cmp	w8, #0x5f
  40c3e0:	str	w9, [sp, #8]
  40c3e4:	b.eq	40c3f0 <__fxstatat@plt+0x9440>  // b.none
  40c3e8:	mov	w8, #0x0                   	// #0
  40c3ec:	str	w8, [sp, #8]
  40c3f0:	ldr	w8, [sp, #8]
  40c3f4:	and	w0, w8, #0x1
  40c3f8:	add	sp, sp, #0x10
  40c3fc:	ret
  40c400:	sub	sp, sp, #0x40
  40c404:	stp	x29, x30, [sp, #48]
  40c408:	add	x29, sp, #0x30
  40c40c:	stur	x0, [x29, #-16]
  40c410:	str	x1, [sp, #24]
  40c414:	ldur	x8, [x29, #-16]
  40c418:	str	x8, [sp, #16]
  40c41c:	ldr	x8, [sp, #24]
  40c420:	cbnz	x8, 40c434 <__fxstatat@plt+0x9484>
  40c424:	mov	w8, #0x1                   	// #1
  40c428:	and	w8, w8, #0x1
  40c42c:	sturb	w8, [x29, #-1]
  40c430:	b	40c51c <__fxstatat@plt+0x956c>
  40c434:	ldr	x8, [sp, #24]
  40c438:	mov	x9, xzr
  40c43c:	and	x8, x8, x9
  40c440:	cbz	x8, 40c494 <__fxstatat@plt+0x94e4>
  40c444:	ldr	x8, [sp, #16]
  40c448:	ldrb	w9, [x8]
  40c44c:	cbz	w9, 40c460 <__fxstatat@plt+0x94b0>
  40c450:	mov	w8, wzr
  40c454:	and	w8, w8, #0x1
  40c458:	sturb	w8, [x29, #-1]
  40c45c:	b	40c51c <__fxstatat@plt+0x956c>
  40c460:	ldr	x8, [sp, #16]
  40c464:	add	x8, x8, #0x1
  40c468:	str	x8, [sp, #16]
  40c46c:	ldr	x8, [sp, #24]
  40c470:	subs	x8, x8, #0x1
  40c474:	str	x8, [sp, #24]
  40c478:	ldr	x8, [sp, #24]
  40c47c:	cbnz	x8, 40c490 <__fxstatat@plt+0x94e0>
  40c480:	mov	w8, #0x1                   	// #1
  40c484:	and	w8, w8, #0x1
  40c488:	sturb	w8, [x29, #-1]
  40c48c:	b	40c51c <__fxstatat@plt+0x956c>
  40c490:	b	40c434 <__fxstatat@plt+0x9484>
  40c494:	ldr	x8, [sp, #16]
  40c498:	ldrb	w9, [x8]
  40c49c:	strb	w9, [sp, #15]
  40c4a0:	ldrb	w9, [sp, #15]
  40c4a4:	cbz	w9, 40c4b8 <__fxstatat@plt+0x9508>
  40c4a8:	mov	w8, wzr
  40c4ac:	and	w8, w8, #0x1
  40c4b0:	sturb	w8, [x29, #-1]
  40c4b4:	b	40c51c <__fxstatat@plt+0x956c>
  40c4b8:	ldr	x8, [sp, #16]
  40c4bc:	add	x8, x8, #0x1
  40c4c0:	str	x8, [sp, #16]
  40c4c4:	ldr	x8, [sp, #24]
  40c4c8:	subs	x8, x8, #0x1
  40c4cc:	str	x8, [sp, #24]
  40c4d0:	ldr	x8, [sp, #24]
  40c4d4:	cbnz	x8, 40c4e8 <__fxstatat@plt+0x9538>
  40c4d8:	mov	w8, #0x1                   	// #1
  40c4dc:	and	w8, w8, #0x1
  40c4e0:	sturb	w8, [x29, #-1]
  40c4e4:	b	40c51c <__fxstatat@plt+0x956c>
  40c4e8:	ldr	x8, [sp, #24]
  40c4ec:	and	x8, x8, #0xf
  40c4f0:	cbnz	x8, 40c4f8 <__fxstatat@plt+0x9548>
  40c4f4:	b	40c4fc <__fxstatat@plt+0x954c>
  40c4f8:	b	40c494 <__fxstatat@plt+0x94e4>
  40c4fc:	ldur	x0, [x29, #-16]
  40c500:	ldr	x1, [sp, #16]
  40c504:	ldr	x2, [sp, #24]
  40c508:	bl	402c30 <memcmp@plt>
  40c50c:	cmp	w0, #0x0
  40c510:	cset	w8, eq  // eq = none
  40c514:	and	w8, w8, #0x1
  40c518:	sturb	w8, [x29, #-1]
  40c51c:	ldurb	w8, [x29, #-1]
  40c520:	and	w0, w8, #0x1
  40c524:	ldp	x29, x30, [sp, #48]
  40c528:	add	sp, sp, #0x40
  40c52c:	ret
  40c530:	sub	sp, sp, #0x20
  40c534:	stp	x29, x30, [sp, #16]
  40c538:	add	x29, sp, #0x10
  40c53c:	str	x0, [sp, #8]
  40c540:	bl	402ef0 <__errno_location@plt>
  40c544:	ldr	w8, [x0]
  40c548:	cmp	w8, #0x1
  40c54c:	b.eq	40c568 <__fxstatat@plt+0x95b8>  // b.none
  40c550:	bl	402ef0 <__errno_location@plt>
  40c554:	ldr	w8, [x0]
  40c558:	mov	w9, #0x0                   	// #0
  40c55c:	cmp	w8, #0x16
  40c560:	str	w9, [sp, #4]
  40c564:	b.ne	40c578 <__fxstatat@plt+0x95c8>  // b.any
  40c568:	ldr	x8, [sp, #8]
  40c56c:	ldrb	w9, [x8, #27]
  40c570:	eor	w9, w9, #0x1
  40c574:	str	w9, [sp, #4]
  40c578:	ldr	w8, [sp, #4]
  40c57c:	and	w0, w8, #0x1
  40c580:	ldp	x29, x30, [sp, #16]
  40c584:	add	sp, sp, #0x20
  40c588:	ret
  40c58c:	sub	sp, sp, #0x140
  40c590:	stp	x29, x30, [sp, #288]
  40c594:	str	x28, [sp, #304]
  40c598:	add	x29, sp, #0x120
  40c59c:	sub	x8, x29, #0x38
  40c5a0:	str	q7, [sp, #128]
  40c5a4:	str	q6, [sp, #112]
  40c5a8:	str	q5, [sp, #96]
  40c5ac:	str	q4, [sp, #80]
  40c5b0:	str	q3, [sp, #64]
  40c5b4:	str	q2, [sp, #48]
  40c5b8:	str	q1, [sp, #32]
  40c5bc:	str	q0, [sp, #16]
  40c5c0:	str	x7, [sp, #184]
  40c5c4:	str	x6, [sp, #176]
  40c5c8:	str	x5, [sp, #168]
  40c5cc:	str	x4, [sp, #160]
  40c5d0:	str	x3, [sp, #152]
  40c5d4:	str	x2, [sp, #144]
  40c5d8:	stur	x0, [x29, #-8]
  40c5dc:	stur	x1, [x29, #-16]
  40c5e0:	str	x8, [sp, #8]
  40c5e4:	bl	402ef0 <__errno_location@plt>
  40c5e8:	ldr	w9, [x0]
  40c5ec:	stur	w9, [x29, #-20]
  40c5f0:	mov	w9, #0xffffff80            	// #-128
  40c5f4:	stur	w9, [x29, #-28]
  40c5f8:	mov	w9, #0xffffffd0            	// #-48
  40c5fc:	stur	w9, [x29, #-32]
  40c600:	add	x8, sp, #0x10
  40c604:	add	x8, x8, #0x80
  40c608:	stur	x8, [x29, #-40]
  40c60c:	add	x8, sp, #0x90
  40c610:	add	x8, x8, #0x30
  40c614:	stur	x8, [x29, #-48]
  40c618:	add	x8, x29, #0x20
  40c61c:	stur	x8, [x29, #-56]
  40c620:	ldur	w1, [x29, #-20]
  40c624:	ldur	x2, [x29, #-16]
  40c628:	ldr	x8, [sp, #8]
  40c62c:	ldr	q0, [x8]
  40c630:	ldr	q1, [x8, #16]
  40c634:	stur	q1, [x29, #-80]
  40c638:	stur	q0, [x29, #-96]
  40c63c:	mov	w9, wzr
  40c640:	sub	x3, x29, #0x60
  40c644:	mov	w0, w9
  40c648:	bl	416510 <__fxstatat@plt+0x13560>
  40c64c:	ldr	x28, [sp, #304]
  40c650:	ldp	x29, x30, [sp, #288]
  40c654:	add	sp, sp, #0x140
  40c658:	ret
  40c65c:	sub	sp, sp, #0x140
  40c660:	stp	x29, x30, [sp, #288]
  40c664:	str	x28, [sp, #304]
  40c668:	add	x29, sp, #0x120
  40c66c:	sub	x8, x29, #0x38
  40c670:	str	q7, [sp, #128]
  40c674:	str	q6, [sp, #112]
  40c678:	str	q5, [sp, #96]
  40c67c:	str	q4, [sp, #80]
  40c680:	str	q3, [sp, #64]
  40c684:	str	q2, [sp, #48]
  40c688:	str	q1, [sp, #32]
  40c68c:	str	q0, [sp, #16]
  40c690:	str	x7, [sp, #184]
  40c694:	str	x6, [sp, #176]
  40c698:	str	x5, [sp, #168]
  40c69c:	str	x4, [sp, #160]
  40c6a0:	str	x3, [sp, #152]
  40c6a4:	str	x2, [sp, #144]
  40c6a8:	stur	x0, [x29, #-8]
  40c6ac:	stur	x1, [x29, #-16]
  40c6b0:	str	x8, [sp, #8]
  40c6b4:	bl	402ef0 <__errno_location@plt>
  40c6b8:	ldr	w0, [x0]
  40c6bc:	bl	4058bc <__fxstatat@plt+0x290c>
  40c6c0:	tbnz	w0, #0, 40c738 <__fxstatat@plt+0x9788>
  40c6c4:	b	40c6c8 <__fxstatat@plt+0x9718>
  40c6c8:	bl	402ef0 <__errno_location@plt>
  40c6cc:	ldr	w8, [x0]
  40c6d0:	stur	w8, [x29, #-20]
  40c6d4:	mov	w8, #0xffffff80            	// #-128
  40c6d8:	stur	w8, [x29, #-28]
  40c6dc:	mov	w8, #0xffffffd0            	// #-48
  40c6e0:	stur	w8, [x29, #-32]
  40c6e4:	add	x9, sp, #0x10
  40c6e8:	add	x9, x9, #0x80
  40c6ec:	stur	x9, [x29, #-40]
  40c6f0:	add	x9, sp, #0x90
  40c6f4:	add	x9, x9, #0x30
  40c6f8:	stur	x9, [x29, #-48]
  40c6fc:	add	x9, x29, #0x20
  40c700:	stur	x9, [x29, #-56]
  40c704:	ldur	w1, [x29, #-20]
  40c708:	ldur	x2, [x29, #-16]
  40c70c:	ldr	x9, [sp, #8]
  40c710:	ldr	q0, [x9]
  40c714:	ldr	q1, [x9, #16]
  40c718:	stur	q1, [x29, #-80]
  40c71c:	stur	q0, [x29, #-96]
  40c720:	mov	w3, wzr
  40c724:	sub	x10, x29, #0x60
  40c728:	mov	w0, w3
  40c72c:	mov	x3, x10
  40c730:	bl	416510 <__fxstatat@plt+0x13560>
  40c734:	b	40c738 <__fxstatat@plt+0x9788>
  40c738:	ldr	x28, [sp, #304]
  40c73c:	ldp	x29, x30, [sp, #288]
  40c740:	add	sp, sp, #0x140
  40c744:	ret
  40c748:	sub	sp, sp, #0x20
  40c74c:	stp	x29, x30, [sp, #16]
  40c750:	add	x29, sp, #0x10
  40c754:	mov	w8, #0x4                   	// #4
  40c758:	str	x0, [sp, #8]
  40c75c:	str	x1, [sp]
  40c760:	ldr	x1, [sp]
  40c764:	mov	w0, w8
  40c768:	bl	41356c <__fxstatat@plt+0x105bc>
  40c76c:	ldp	x29, x30, [sp, #16]
  40c770:	add	sp, sp, #0x20
  40c774:	ret
  40c778:	sub	sp, sp, #0x10
  40c77c:	str	x0, [sp, #8]
  40c780:	str	x1, [sp]
  40c784:	add	sp, sp, #0x10
  40c788:	ret
  40c78c:	sub	sp, sp, #0x30
  40c790:	stp	x29, x30, [sp, #32]
  40c794:	add	x29, sp, #0x20
  40c798:	adrp	x8, 41d000 <__fxstatat@plt+0x1a050>
  40c79c:	add	x8, x8, #0xae1
  40c7a0:	mov	x2, #0x10                  	// #16
  40c7a4:	stur	x0, [x29, #-8]
  40c7a8:	str	x1, [sp, #16]
  40c7ac:	ldur	x0, [x29, #-8]
  40c7b0:	mov	x1, x8
  40c7b4:	bl	402a70 <strncmp@plt>
  40c7b8:	mov	w9, #0x0                   	// #0
  40c7bc:	str	w9, [sp, #12]
  40c7c0:	cbz	w0, 40c7dc <__fxstatat@plt+0x982c>
  40c7c4:	ldur	x0, [x29, #-8]
  40c7c8:	ldr	x1, [sp, #16]
  40c7cc:	bl	402dd0 <attr_copy_check_permissions@plt>
  40c7d0:	cmp	w0, #0x0
  40c7d4:	cset	w8, ne  // ne = any
  40c7d8:	str	w8, [sp, #12]
  40c7dc:	ldr	w8, [sp, #12]
  40c7e0:	and	w0, w8, #0x1
  40c7e4:	ldp	x29, x30, [sp, #32]
  40c7e8:	add	sp, sp, #0x30
  40c7ec:	ret
  40c7f0:	sub	sp, sp, #0x40
  40c7f4:	stp	x29, x30, [sp, #48]
  40c7f8:	add	x29, sp, #0x30
  40c7fc:	mov	x8, xzr
  40c800:	adrp	x9, 42f000 <__fxstatat@plt+0x2c050>
  40c804:	add	x9, x9, #0x930
  40c808:	add	x10, sp, #0x8
  40c80c:	stur	x0, [x29, #-8]
  40c810:	stur	x1, [x29, #-16]
  40c814:	ldur	x11, [x29, #-8]
  40c818:	str	x11, [sp, #8]
  40c81c:	ldur	x11, [x29, #-16]
  40c820:	str	x11, [sp, #16]
  40c824:	str	x8, [x10, #16]
  40c828:	ldr	x0, [x9]
  40c82c:	mov	x1, x10
  40c830:	bl	411040 <__fxstatat@plt+0xe090>
  40c834:	str	x0, [sp]
  40c838:	ldr	x8, [sp]
  40c83c:	cbz	x8, 40c848 <__fxstatat@plt+0x9898>
  40c840:	ldr	x0, [sp]
  40c844:	bl	40c854 <__fxstatat@plt+0x98a4>
  40c848:	ldp	x29, x30, [sp, #48]
  40c84c:	add	sp, sp, #0x40
  40c850:	ret
  40c854:	sub	sp, sp, #0x20
  40c858:	stp	x29, x30, [sp, #16]
  40c85c:	add	x29, sp, #0x10
  40c860:	str	x0, [sp, #8]
  40c864:	ldr	x8, [sp, #8]
  40c868:	str	x8, [sp]
  40c86c:	ldr	x8, [sp]
  40c870:	ldr	x0, [x8, #16]
  40c874:	bl	402ce0 <free@plt>
  40c878:	ldr	x0, [sp, #8]
  40c87c:	bl	402ce0 <free@plt>
  40c880:	ldp	x29, x30, [sp, #16]
  40c884:	add	sp, sp, #0x20
  40c888:	ret
  40c88c:	sub	sp, sp, #0x50
  40c890:	stp	x29, x30, [sp, #64]
  40c894:	add	x29, sp, #0x40
  40c898:	adrp	x8, 42f000 <__fxstatat@plt+0x2c050>
  40c89c:	add	x8, x8, #0x930
  40c8a0:	add	x9, sp, #0x18
  40c8a4:	stur	x0, [x29, #-8]
  40c8a8:	stur	x1, [x29, #-16]
  40c8ac:	ldur	x10, [x29, #-8]
  40c8b0:	str	x10, [sp, #24]
  40c8b4:	ldur	x10, [x29, #-16]
  40c8b8:	str	x10, [sp, #32]
  40c8bc:	ldr	x0, [x8]
  40c8c0:	mov	x1, x9
  40c8c4:	bl	40fc60 <__fxstatat@plt+0xccb0>
  40c8c8:	str	x0, [sp, #16]
  40c8cc:	ldr	x8, [sp, #16]
  40c8d0:	cbz	x8, 40c8e4 <__fxstatat@plt+0x9934>
  40c8d4:	ldr	x8, [sp, #16]
  40c8d8:	ldr	x8, [x8, #16]
  40c8dc:	str	x8, [sp, #8]
  40c8e0:	b	40c8ec <__fxstatat@plt+0x993c>
  40c8e4:	mov	x8, xzr
  40c8e8:	str	x8, [sp, #8]
  40c8ec:	ldr	x8, [sp, #8]
  40c8f0:	mov	x0, x8
  40c8f4:	ldp	x29, x30, [sp, #64]
  40c8f8:	add	sp, sp, #0x50
  40c8fc:	ret
  40c900:	sub	sp, sp, #0x50
  40c904:	stp	x29, x30, [sp, #64]
  40c908:	add	x29, sp, #0x40
  40c90c:	mov	x8, #0x18                  	// #24
  40c910:	adrp	x9, 42f000 <__fxstatat@plt+0x2c050>
  40c914:	add	x9, x9, #0x930
  40c918:	stur	x0, [x29, #-16]
  40c91c:	stur	x1, [x29, #-24]
  40c920:	str	x2, [sp, #32]
  40c924:	mov	x0, x8
  40c928:	str	x9, [sp, #8]
  40c92c:	bl	416eb8 <__fxstatat@plt+0x13f08>
  40c930:	str	x0, [sp, #24]
  40c934:	ldur	x0, [x29, #-16]
  40c938:	bl	4171cc <__fxstatat@plt+0x1421c>
  40c93c:	ldr	x8, [sp, #24]
  40c940:	str	x0, [x8, #16]
  40c944:	ldur	x8, [x29, #-24]
  40c948:	ldr	x9, [sp, #24]
  40c94c:	str	x8, [x9]
  40c950:	ldr	x8, [sp, #32]
  40c954:	ldr	x9, [sp, #24]
  40c958:	str	x8, [x9, #8]
  40c95c:	ldr	x8, [sp, #8]
  40c960:	ldr	x0, [x8]
  40c964:	ldr	x1, [sp, #24]
  40c968:	bl	410fbc <__fxstatat@plt+0xe00c>
  40c96c:	str	x0, [sp, #16]
  40c970:	ldr	x8, [sp, #16]
  40c974:	cbnz	x8, 40c97c <__fxstatat@plt+0x99cc>
  40c978:	bl	417208 <__fxstatat@plt+0x14258>
  40c97c:	ldr	x8, [sp, #16]
  40c980:	ldr	x9, [sp, #24]
  40c984:	cmp	x8, x9
  40c988:	b.eq	40c9a4 <__fxstatat@plt+0x99f4>  // b.none
  40c98c:	ldr	x0, [sp, #24]
  40c990:	bl	40c854 <__fxstatat@plt+0x98a4>
  40c994:	ldr	x8, [sp, #16]
  40c998:	ldr	x8, [x8, #16]
  40c99c:	stur	x8, [x29, #-8]
  40c9a0:	b	40c9ac <__fxstatat@plt+0x99fc>
  40c9a4:	mov	x8, xzr
  40c9a8:	stur	x8, [x29, #-8]
  40c9ac:	ldur	x0, [x29, #-8]
  40c9b0:	ldp	x29, x30, [sp, #64]
  40c9b4:	add	sp, sp, #0x50
  40c9b8:	ret
  40c9bc:	sub	sp, sp, #0x20
  40c9c0:	stp	x29, x30, [sp, #16]
  40c9c4:	add	x29, sp, #0x10
  40c9c8:	mov	x0, #0x67                  	// #103
  40c9cc:	mov	x8, xzr
  40c9d0:	adrp	x2, 40c000 <__fxstatat@plt+0x9050>
  40c9d4:	add	x2, x2, #0xa1c
  40c9d8:	adrp	x3, 40c000 <__fxstatat@plt+0x9050>
  40c9dc:	add	x3, x3, #0xa50
  40c9e0:	adrp	x4, 40c000 <__fxstatat@plt+0x9050>
  40c9e4:	add	x4, x4, #0x854
  40c9e8:	adrp	x9, 42f000 <__fxstatat@plt+0x2c050>
  40c9ec:	add	x9, x9, #0x930
  40c9f0:	mov	x1, x8
  40c9f4:	str	x9, [sp, #8]
  40c9f8:	bl	4100f0 <__fxstatat@plt+0xd140>
  40c9fc:	ldr	x8, [sp, #8]
  40ca00:	str	x0, [x8]
  40ca04:	ldr	x9, [x8]
  40ca08:	cbnz	x9, 40ca10 <__fxstatat@plt+0x9a60>
  40ca0c:	bl	417208 <__fxstatat@plt+0x14258>
  40ca10:	ldp	x29, x30, [sp, #16]
  40ca14:	add	sp, sp, #0x20
  40ca18:	ret
  40ca1c:	sub	sp, sp, #0x20
  40ca20:	str	x0, [sp, #24]
  40ca24:	str	x1, [sp, #16]
  40ca28:	ldr	x8, [sp, #24]
  40ca2c:	str	x8, [sp, #8]
  40ca30:	ldr	x8, [sp, #8]
  40ca34:	ldr	x8, [x8]
  40ca38:	ldr	x9, [sp, #16]
  40ca3c:	udiv	x10, x8, x9
  40ca40:	mul	x9, x10, x9
  40ca44:	subs	x0, x8, x9
  40ca48:	add	sp, sp, #0x20
  40ca4c:	ret
  40ca50:	sub	sp, sp, #0x30
  40ca54:	str	x0, [sp, #40]
  40ca58:	str	x1, [sp, #32]
  40ca5c:	ldr	x8, [sp, #40]
  40ca60:	str	x8, [sp, #24]
  40ca64:	ldr	x8, [sp, #32]
  40ca68:	str	x8, [sp, #16]
  40ca6c:	ldr	x8, [sp, #24]
  40ca70:	ldr	x8, [x8]
  40ca74:	ldr	x9, [sp, #16]
  40ca78:	ldr	x9, [x9]
  40ca7c:	mov	w10, #0x0                   	// #0
  40ca80:	cmp	x8, x9
  40ca84:	str	w10, [sp, #12]
  40ca88:	b.ne	40caa8 <__fxstatat@plt+0x9af8>  // b.any
  40ca8c:	ldr	x8, [sp, #24]
  40ca90:	ldr	x8, [x8, #8]
  40ca94:	ldr	x9, [sp, #16]
  40ca98:	ldr	x9, [x9, #8]
  40ca9c:	cmp	x8, x9
  40caa0:	cset	w10, eq  // eq = none
  40caa4:	str	w10, [sp, #12]
  40caa8:	ldr	w8, [sp, #12]
  40caac:	mov	w9, wzr
  40cab0:	mov	w10, #0x1                   	// #1
  40cab4:	tst	w8, #0x1
  40cab8:	csel	w8, w10, w9, ne  // ne = any
  40cabc:	cmp	w8, #0x0
  40cac0:	cset	w8, ne  // ne = any
  40cac4:	and	w0, w8, #0x1
  40cac8:	add	sp, sp, #0x30
  40cacc:	ret
  40cad0:	stp	x29, x30, [sp, #-16]!
  40cad4:	mov	x29, sp
  40cad8:	adrp	x8, 42f000 <__fxstatat@plt+0x2c050>
  40cadc:	add	x8, x8, #0x930
  40cae0:	ldr	x0, [x8]
  40cae4:	bl	4105f8 <__fxstatat@plt+0xd648>
  40cae8:	ldp	x29, x30, [sp], #16
  40caec:	ret
  40caf0:	sub	sp, sp, #0x30
  40caf4:	stp	x29, x30, [sp, #32]
  40caf8:	add	x29, sp, #0x20
  40cafc:	mov	x8, xzr
  40cb00:	mov	w9, #0x0                   	// #0
  40cb04:	mov	w10, #0x1                   	// #1
  40cb08:	mov	w11, wzr
  40cb0c:	stur	w0, [x29, #-4]
  40cb10:	str	x1, [sp, #16]
  40cb14:	ldur	w12, [x29, #-4]
  40cb18:	ldr	x13, [sp, #16]
  40cb1c:	str	w12, [x13]
  40cb20:	ldr	x13, [sp, #16]
  40cb24:	str	xzr, [x13, #24]
  40cb28:	ldr	x13, [sp, #16]
  40cb2c:	str	x8, [x13, #40]
  40cb30:	ldr	x8, [sp, #16]
  40cb34:	str	xzr, [x8, #8]
  40cb38:	ldr	x8, [sp, #16]
  40cb3c:	strb	w9, [x8, #32]
  40cb40:	ldr	x8, [sp, #16]
  40cb44:	strb	w9, [x8, #33]
  40cb48:	str	w10, [sp, #12]
  40cb4c:	str	w11, [sp, #8]
  40cb50:	bl	40cb78 <__fxstatat@plt+0x9bc8>
  40cb54:	tst	w0, #0x1
  40cb58:	ldr	w9, [sp, #12]
  40cb5c:	ldr	w10, [sp, #8]
  40cb60:	csel	w11, w9, w10, ne  // ne = any
  40cb64:	ldr	x8, [sp, #16]
  40cb68:	str	w11, [x8, #16]
  40cb6c:	ldp	x29, x30, [sp, #32]
  40cb70:	add	sp, sp, #0x30
  40cb74:	ret
  40cb78:	mov	w8, #0x1                   	// #1
  40cb7c:	and	w0, w8, #0x1
  40cb80:	ret
  40cb84:	stp	x29, x30, [sp, #-32]!
  40cb88:	str	x28, [sp, #16]
  40cb8c:	mov	x29, sp
  40cb90:	sub	sp, sp, #0x1, lsl #12
  40cb94:	sub	sp, sp, #0x60
  40cb98:	sub	x8, x29, #0x1
  40cb9c:	stur	x0, [x29, #-16]
  40cba0:	stur	wzr, [x29, #-20]
  40cba4:	ldur	x9, [x29, #-16]
  40cba8:	ldr	x9, [x9, #40]
  40cbac:	stur	x9, [x29, #-32]
  40cbb0:	str	x8, [sp, #8]
  40cbb4:	add	x8, sp, #0x40
  40cbb8:	str	x8, [sp, #56]
  40cbbc:	ldr	x9, [sp, #56]
  40cbc0:	add	x9, x9, #0x20
  40cbc4:	str	x9, [sp, #48]
  40cbc8:	mov	x0, x8
  40cbcc:	mov	w10, wzr
  40cbd0:	mov	w1, w10
  40cbd4:	mov	x2, #0x1000                	// #4096
  40cbd8:	bl	402ab0 <memset@plt>
  40cbdc:	ldur	x8, [x29, #-16]
  40cbe0:	ldr	x8, [x8, #8]
  40cbe4:	ldr	x9, [sp, #56]
  40cbe8:	str	x8, [x9]
  40cbec:	ldur	x8, [x29, #-16]
  40cbf0:	ldr	w10, [x8, #16]
  40cbf4:	ldr	x8, [sp, #56]
  40cbf8:	str	w10, [x8, #16]
  40cbfc:	ldr	x8, [sp, #56]
  40cc00:	mov	w10, #0x48                  	// #72
  40cc04:	str	w10, [x8, #24]
  40cc08:	ldur	x8, [x29, #-16]
  40cc0c:	ldr	x8, [x8, #8]
  40cc10:	mov	x9, #0xffffffffffffffff    	// #-1
  40cc14:	subs	x8, x9, x8
  40cc18:	ldr	x9, [sp, #56]
  40cc1c:	str	x8, [x9, #8]
  40cc20:	ldur	x8, [x29, #-16]
  40cc24:	ldr	w0, [x8]
  40cc28:	ldr	x2, [sp, #56]
  40cc2c:	mov	x1, #0x660b                	// #26123
  40cc30:	movk	x1, #0xc020, lsl #16
  40cc34:	bl	402f80 <ioctl@plt>
  40cc38:	cmp	w0, #0x0
  40cc3c:	cset	w10, ge  // ge = tcont
  40cc40:	tbnz	w10, #0, 40cc70 <__fxstatat@plt+0x9cc0>
  40cc44:	ldur	x8, [x29, #-16]
  40cc48:	ldr	x8, [x8, #8]
  40cc4c:	cbnz	x8, 40cc5c <__fxstatat@plt+0x9cac>
  40cc50:	ldur	x8, [x29, #-16]
  40cc54:	mov	w9, #0x1                   	// #1
  40cc58:	strb	w9, [x8, #32]
  40cc5c:	mov	w8, wzr
  40cc60:	and	w8, w8, #0x1
  40cc64:	ldr	x9, [sp, #8]
  40cc68:	strb	w8, [x9]
  40cc6c:	b	40d170 <__fxstatat@plt+0xa1c0>
  40cc70:	ldr	x8, [sp, #56]
  40cc74:	ldr	w9, [x8, #20]
  40cc78:	cbnz	w9, 40cca8 <__fxstatat@plt+0x9cf8>
  40cc7c:	ldur	x8, [x29, #-16]
  40cc80:	mov	w9, #0x1                   	// #1
  40cc84:	strb	w9, [x8, #33]
  40cc88:	ldur	x8, [x29, #-16]
  40cc8c:	ldr	x8, [x8, #8]
  40cc90:	cmp	x8, #0x0
  40cc94:	cset	w9, ne  // ne = any
  40cc98:	and	w9, w9, #0x1
  40cc9c:	ldr	x8, [sp, #8]
  40cca0:	strb	w9, [x8]
  40cca4:	b	40d170 <__fxstatat@plt+0xa1c0>
  40cca8:	ldur	x8, [x29, #-16]
  40ccac:	ldr	x8, [x8, #24]
  40ccb0:	ldr	x9, [sp, #56]
  40ccb4:	ldr	w10, [x9, #20]
  40ccb8:	mov	w9, w10
  40ccbc:	mov	x11, #0xffffffffffffffff    	// #-1
  40ccc0:	subs	x9, x11, x9
  40ccc4:	cmp	x8, x9
  40ccc8:	b.hi	40ccd0 <__fxstatat@plt+0x9d20>  // b.pmore
  40cccc:	b	40ccf0 <__fxstatat@plt+0x9d40>
  40ccd0:	adrp	x0, 41d000 <__fxstatat@plt+0x1a050>
  40ccd4:	add	x0, x0, #0xaf2
  40ccd8:	adrp	x1, 41d000 <__fxstatat@plt+0x1a050>
  40ccdc:	add	x1, x1, #0xb29
  40cce0:	mov	w2, #0x7e                  	// #126
  40cce4:	adrp	x3, 41d000 <__fxstatat@plt+0x1a050>
  40cce8:	add	x3, x3, #0xb3b
  40ccec:	bl	402ee0 <__assert_fail@plt>
  40ccf0:	ldr	x8, [sp, #56]
  40ccf4:	ldr	w9, [x8, #20]
  40ccf8:	mov	w8, w9
  40ccfc:	ldur	x10, [x29, #-16]
  40cd00:	mov	x11, #0x18                  	// #24
  40cd04:	ldr	x12, [x10, #24]
  40cd08:	add	x8, x12, x8
  40cd0c:	str	x8, [x10, #24]
  40cd10:	ldur	x8, [x29, #-32]
  40cd14:	ldur	x10, [x29, #-16]
  40cd18:	ldr	x10, [x10, #40]
  40cd1c:	subs	x8, x8, x10
  40cd20:	mov	x10, #0x18                  	// #24
  40cd24:	sdiv	x8, x8, x10
  40cd28:	str	x8, [sp, #40]
  40cd2c:	ldur	x8, [x29, #-16]
  40cd30:	ldr	x0, [x8, #40]
  40cd34:	ldur	x8, [x29, #-16]
  40cd38:	ldr	x1, [x8, #24]
  40cd3c:	mov	x2, x10
  40cd40:	str	x11, [sp]
  40cd44:	bl	416ef8 <__fxstatat@plt+0x13f48>
  40cd48:	ldur	x8, [x29, #-16]
  40cd4c:	str	x0, [x8, #40]
  40cd50:	ldur	x8, [x29, #-16]
  40cd54:	ldr	x8, [x8, #40]
  40cd58:	ldr	x10, [sp, #40]
  40cd5c:	ldr	x11, [sp]
  40cd60:	mul	x10, x11, x10
  40cd64:	add	x8, x8, x10
  40cd68:	stur	x8, [x29, #-32]
  40cd6c:	str	wzr, [sp, #36]
  40cd70:	str	wzr, [sp, #36]
  40cd74:	ldr	w8, [sp, #36]
  40cd78:	ldr	x9, [sp, #56]
  40cd7c:	ldr	w10, [x9, #20]
  40cd80:	cmp	w8, w10
  40cd84:	b.cs	40d0a4 <__fxstatat@plt+0xa0f4>  // b.hs, b.nlast
  40cd88:	ldr	x8, [sp, #48]
  40cd8c:	ldr	w9, [sp, #36]
  40cd90:	mov	w10, w9
  40cd94:	mov	x11, #0x38                  	// #56
  40cd98:	mul	x10, x11, x10
  40cd9c:	ldr	x8, [x8, x10]
  40cda0:	ldr	x10, [sp, #48]
  40cda4:	ldr	w9, [sp, #36]
  40cda8:	mov	w12, w9
  40cdac:	mul	x11, x11, x12
  40cdb0:	add	x10, x10, x11
  40cdb4:	ldr	x10, [x10, #16]
  40cdb8:	mov	x11, #0x7fffffffffffffff    	// #9223372036854775807
  40cdbc:	subs	x10, x11, x10
  40cdc0:	cmp	x8, x10
  40cdc4:	b.hi	40cdcc <__fxstatat@plt+0x9e1c>  // b.pmore
  40cdc8:	b	40cdec <__fxstatat@plt+0x9e3c>
  40cdcc:	adrp	x0, 41d000 <__fxstatat@plt+0x1a050>
  40cdd0:	add	x0, x0, #0xb68
  40cdd4:	adrp	x1, 41d000 <__fxstatat@plt+0x1a050>
  40cdd8:	add	x1, x1, #0xb29
  40cddc:	mov	w2, #0x8d                  	// #141
  40cde0:	adrp	x3, 41d000 <__fxstatat@plt+0x1a050>
  40cde4:	add	x3, x3, #0xb3b
  40cde8:	bl	402ee0 <__assert_fail@plt>
  40cdec:	ldur	w8, [x29, #-20]
  40cdf0:	cbz	w8, 40cea8 <__fxstatat@plt+0x9ef8>
  40cdf4:	ldur	x8, [x29, #-32]
  40cdf8:	ldr	w9, [x8, #16]
  40cdfc:	ldr	x8, [sp, #48]
  40ce00:	ldr	w10, [sp, #36]
  40ce04:	mov	w11, w10
  40ce08:	mov	x12, #0x38                  	// #56
  40ce0c:	mul	x11, x12, x11
  40ce10:	add	x8, x8, x11
  40ce14:	ldr	w10, [x8, #40]
  40ce18:	and	w10, w10, #0xfffffffe
  40ce1c:	cmp	w9, w10
  40ce20:	b.ne	40cea8 <__fxstatat@plt+0x9ef8>  // b.any
  40ce24:	ldur	x8, [x29, #-32]
  40ce28:	ldr	x8, [x8]
  40ce2c:	ldur	x9, [x29, #-32]
  40ce30:	ldr	x9, [x9, #8]
  40ce34:	add	x8, x8, x9
  40ce38:	ldr	x9, [sp, #48]
  40ce3c:	ldr	w10, [sp, #36]
  40ce40:	mov	w11, w10
  40ce44:	mov	x12, #0x38                  	// #56
  40ce48:	mul	x11, x12, x11
  40ce4c:	ldr	x9, [x9, x11]
  40ce50:	cmp	x8, x9
  40ce54:	b.ne	40cea8 <__fxstatat@plt+0x9ef8>  // b.any
  40ce58:	ldr	x8, [sp, #48]
  40ce5c:	ldr	w9, [sp, #36]
  40ce60:	mov	w10, w9
  40ce64:	mov	x11, #0x38                  	// #56
  40ce68:	mul	x10, x11, x10
  40ce6c:	add	x8, x8, x10
  40ce70:	ldr	x8, [x8, #16]
  40ce74:	ldur	x10, [x29, #-32]
  40ce78:	ldr	x12, [x10, #8]
  40ce7c:	add	x8, x12, x8
  40ce80:	str	x8, [x10, #8]
  40ce84:	ldr	x8, [sp, #48]
  40ce88:	ldr	w9, [sp, #36]
  40ce8c:	mov	w10, w9
  40ce90:	mul	x10, x11, x10
  40ce94:	add	x8, x8, x10
  40ce98:	ldr	w9, [x8, #40]
  40ce9c:	ldur	x8, [x29, #-32]
  40cea0:	str	w9, [x8, #16]
  40cea4:	b	40d094 <__fxstatat@plt+0xa0e4>
  40cea8:	ldur	w8, [x29, #-20]
  40ceac:	cbnz	w8, 40ced8 <__fxstatat@plt+0x9f28>
  40ceb0:	ldur	x8, [x29, #-16]
  40ceb4:	ldr	x8, [x8, #8]
  40ceb8:	ldr	x9, [sp, #48]
  40cebc:	ldr	w10, [sp, #36]
  40cec0:	mov	w11, w10
  40cec4:	mov	x12, #0x38                  	// #56
  40cec8:	mul	x11, x12, x11
  40cecc:	ldr	x9, [x9, x11]
  40ced0:	cmp	x8, x9
  40ced4:	b.hi	40cf14 <__fxstatat@plt+0x9f64>  // b.pmore
  40ced8:	ldur	w8, [x29, #-20]
  40cedc:	cbz	w8, 40d008 <__fxstatat@plt+0xa058>
  40cee0:	ldur	x8, [x29, #-32]
  40cee4:	ldr	x8, [x8]
  40cee8:	ldur	x9, [x29, #-32]
  40ceec:	ldr	x9, [x9, #8]
  40cef0:	add	x8, x8, x9
  40cef4:	ldr	x9, [sp, #48]
  40cef8:	ldr	w10, [sp, #36]
  40cefc:	mov	w11, w10
  40cf00:	mov	x12, #0x38                  	// #56
  40cf04:	mul	x11, x12, x11
  40cf08:	ldr	x9, [x9, x11]
  40cf0c:	cmp	x8, x9
  40cf10:	b.ls	40d008 <__fxstatat@plt+0xa058>  // b.plast
  40cf14:	ldur	w8, [x29, #-20]
  40cf18:	cbnz	w8, 40cf2c <__fxstatat@plt+0x9f7c>
  40cf1c:	ldur	x8, [x29, #-16]
  40cf20:	ldr	x8, [x8, #8]
  40cf24:	str	x8, [sp, #24]
  40cf28:	b	40cf44 <__fxstatat@plt+0x9f94>
  40cf2c:	ldur	x8, [x29, #-32]
  40cf30:	ldr	x8, [x8]
  40cf34:	ldur	x9, [x29, #-32]
  40cf38:	ldr	x9, [x9, #8]
  40cf3c:	add	x8, x8, x9
  40cf40:	str	x8, [sp, #24]
  40cf44:	ldr	x8, [sp, #24]
  40cf48:	ldr	x9, [sp, #48]
  40cf4c:	ldr	w10, [sp, #36]
  40cf50:	mov	w11, w10
  40cf54:	mov	x12, #0x38                  	// #56
  40cf58:	mul	x11, x12, x11
  40cf5c:	ldr	x9, [x9, x11]
  40cf60:	subs	x8, x8, x9
  40cf64:	str	x8, [sp, #16]
  40cf68:	ldr	x8, [sp, #16]
  40cf6c:	ldr	x9, [sp, #48]
  40cf70:	ldr	w10, [sp, #36]
  40cf74:	mov	w11, w10
  40cf78:	mul	x11, x12, x11
  40cf7c:	add	x9, x9, x11
  40cf80:	ldr	x9, [x9, #16]
  40cf84:	cmp	x8, x9
  40cf88:	b.cs	40cfb8 <__fxstatat@plt+0xa008>  // b.hs, b.nlast
  40cf8c:	ldur	x8, [x29, #-16]
  40cf90:	ldr	x8, [x8, #8]
  40cf94:	cbnz	x8, 40cfa4 <__fxstatat@plt+0x9ff4>
  40cf98:	ldur	x8, [x29, #-16]
  40cf9c:	mov	w9, #0x1                   	// #1
  40cfa0:	strb	w9, [x8, #32]
  40cfa4:	mov	w8, wzr
  40cfa8:	and	w8, w8, #0x1
  40cfac:	ldr	x9, [sp, #8]
  40cfb0:	strb	w8, [x9]
  40cfb4:	b	40d170 <__fxstatat@plt+0xa1c0>
  40cfb8:	ldr	x8, [sp, #24]
  40cfbc:	ldr	x9, [sp, #48]
  40cfc0:	ldr	w10, [sp, #36]
  40cfc4:	mov	w11, w10
  40cfc8:	mov	x12, #0x38                  	// #56
  40cfcc:	mul	x11, x12, x11
  40cfd0:	str	x8, [x9, x11]
  40cfd4:	ldr	x8, [sp, #16]
  40cfd8:	ldr	x9, [sp, #48]
  40cfdc:	ldr	w10, [sp, #36]
  40cfe0:	mov	w11, w10
  40cfe4:	mul	x11, x12, x11
  40cfe8:	add	x9, x9, x11
  40cfec:	ldr	x11, [x9, #16]
  40cff0:	subs	x8, x11, x8
  40cff4:	str	x8, [x9, #16]
  40cff8:	ldr	w10, [sp, #36]
  40cffc:	subs	w10, w10, #0x1
  40d000:	str	w10, [sp, #36]
  40d004:	b	40d094 <__fxstatat@plt+0xa0e4>
  40d008:	ldur	x8, [x29, #-16]
  40d00c:	ldr	x8, [x8, #40]
  40d010:	ldur	w9, [x29, #-20]
  40d014:	mov	w10, w9
  40d018:	mov	x11, #0x18                  	// #24
  40d01c:	mul	x10, x11, x10
  40d020:	add	x8, x8, x10
  40d024:	stur	x8, [x29, #-32]
  40d028:	ldr	x8, [sp, #48]
  40d02c:	ldr	w9, [sp, #36]
  40d030:	mov	w10, w9
  40d034:	mov	x11, #0x38                  	// #56
  40d038:	mul	x10, x11, x10
  40d03c:	ldr	x8, [x8, x10]
  40d040:	ldur	x10, [x29, #-32]
  40d044:	str	x8, [x10]
  40d048:	ldr	x8, [sp, #48]
  40d04c:	ldr	w9, [sp, #36]
  40d050:	mov	w10, w9
  40d054:	mul	x10, x11, x10
  40d058:	add	x8, x8, x10
  40d05c:	ldr	x8, [x8, #16]
  40d060:	ldur	x10, [x29, #-32]
  40d064:	str	x8, [x10, #8]
  40d068:	ldr	x8, [sp, #48]
  40d06c:	ldr	w9, [sp, #36]
  40d070:	mov	w10, w9
  40d074:	mul	x10, x11, x10
  40d078:	add	x8, x8, x10
  40d07c:	ldr	w9, [x8, #40]
  40d080:	ldur	x8, [x29, #-32]
  40d084:	str	w9, [x8, #16]
  40d088:	ldur	w9, [x29, #-20]
  40d08c:	add	w9, w9, #0x1
  40d090:	stur	w9, [x29, #-20]
  40d094:	ldr	w8, [sp, #36]
  40d098:	add	w8, w8, #0x1
  40d09c:	str	w8, [sp, #36]
  40d0a0:	b	40cd74 <__fxstatat@plt+0x9dc4>
  40d0a4:	ldur	x8, [x29, #-32]
  40d0a8:	ldr	w9, [x8, #16]
  40d0ac:	and	w9, w9, #0x1
  40d0b0:	cbz	w9, 40d0c0 <__fxstatat@plt+0xa110>
  40d0b4:	ldur	x8, [x29, #-16]
  40d0b8:	mov	w9, #0x1                   	// #1
  40d0bc:	strb	w9, [x8, #33]
  40d0c0:	ldur	w8, [x29, #-20]
  40d0c4:	cmp	w8, #0x48
  40d0c8:	b.ls	40d10c <__fxstatat@plt+0xa15c>  // b.plast
  40d0cc:	ldur	x8, [x29, #-16]
  40d0d0:	ldrb	w9, [x8, #33]
  40d0d4:	tbnz	w9, #0, 40d10c <__fxstatat@plt+0xa15c>
  40d0d8:	ldur	x8, [x29, #-16]
  40d0dc:	ldr	x8, [x8, #40]
  40d0e0:	ldur	w9, [x29, #-20]
  40d0e4:	subs	w9, w9, #0x1
  40d0e8:	stur	w9, [x29, #-20]
  40d0ec:	mov	w10, w9
  40d0f0:	ubfx	x10, x10, #0, #32
  40d0f4:	mov	x11, #0x18                  	// #24
  40d0f8:	mul	x10, x11, x10
  40d0fc:	add	x8, x8, x10
  40d100:	mov	x10, #0xffffffffffffffe8    	// #-24
  40d104:	add	x8, x8, x10
  40d108:	stur	x8, [x29, #-32]
  40d10c:	ldur	w8, [x29, #-20]
  40d110:	mov	w9, w8
  40d114:	ldur	x10, [x29, #-16]
  40d118:	str	x9, [x10, #24]
  40d11c:	ldur	x9, [x29, #-16]
  40d120:	ldrb	w8, [x9, #33]
  40d124:	tbnz	w8, #0, 40d12c <__fxstatat@plt+0xa17c>
  40d128:	b	40d130 <__fxstatat@plt+0xa180>
  40d12c:	b	40d160 <__fxstatat@plt+0xa1b0>
  40d130:	ldur	x8, [x29, #-32]
  40d134:	ldr	x8, [x8]
  40d138:	ldur	x9, [x29, #-32]
  40d13c:	ldr	x9, [x9, #8]
  40d140:	add	x8, x8, x9
  40d144:	ldur	x9, [x29, #-16]
  40d148:	str	x8, [x9, #8]
  40d14c:	ldur	w8, [x29, #-20]
  40d150:	cmp	w8, #0x48
  40d154:	b.cc	40d15c <__fxstatat@plt+0xa1ac>  // b.lo, b.ul, b.last
  40d158:	b	40d160 <__fxstatat@plt+0xa1b0>
  40d15c:	b	40cbb4 <__fxstatat@plt+0x9c04>
  40d160:	mov	w8, #0x1                   	// #1
  40d164:	and	w8, w8, #0x1
  40d168:	ldr	x9, [sp, #8]
  40d16c:	strb	w8, [x9]
  40d170:	ldr	x8, [sp, #8]
  40d174:	ldrb	w9, [x8]
  40d178:	and	w0, w9, #0x1
  40d17c:	add	sp, sp, #0x1, lsl #12
  40d180:	add	sp, sp, #0x60
  40d184:	ldr	x28, [sp, #16]
  40d188:	ldp	x29, x30, [sp], #32
  40d18c:	ret
  40d190:	sub	sp, sp, #0x190
  40d194:	stp	x29, x30, [sp, #368]
  40d198:	str	x28, [sp, #384]
  40d19c:	add	x29, sp, #0x170
  40d1a0:	sub	x8, x29, #0x20
  40d1a4:	stur	w0, [x29, #-8]
  40d1a8:	str	x1, [x8, #16]
  40d1ac:	stur	w2, [x29, #-20]
  40d1b0:	str	x3, [x8]
  40d1b4:	stur	w4, [x29, #-36]
  40d1b8:	and	w9, w5, #0x1
  40d1bc:	sturb	w9, [x29, #-37]
  40d1c0:	stur	w6, [x29, #-44]
  40d1c4:	ldur	w9, [x29, #-44]
  40d1c8:	cmp	w9, #0x0
  40d1cc:	cset	w9, ge  // ge = tcont
  40d1d0:	str	x8, [sp, #16]
  40d1d4:	tbnz	w9, #0, 40d218 <__fxstatat@plt+0xa268>
  40d1d8:	ldur	w0, [x29, #-8]
  40d1dc:	ldr	x8, [sp, #16]
  40d1e0:	ldr	x1, [x8, #16]
  40d1e4:	ldur	w2, [x29, #-20]
  40d1e8:	ldr	x3, [x8]
  40d1ec:	ldur	w4, [x29, #-36]
  40d1f0:	bl	4028a0 <linkat@plt>
  40d1f4:	cbnz	w0, 40d204 <__fxstatat@plt+0xa254>
  40d1f8:	mov	w8, wzr
  40d1fc:	str	w8, [sp, #12]
  40d200:	b	40d210 <__fxstatat@plt+0xa260>
  40d204:	bl	402ef0 <__errno_location@plt>
  40d208:	ldr	w8, [x0]
  40d20c:	str	w8, [sp, #12]
  40d210:	ldr	w8, [sp, #12]
  40d214:	stur	w8, [x29, #-44]
  40d218:	ldurb	w8, [x29, #-37]
  40d21c:	tbnz	w8, #0, 40d224 <__fxstatat@plt+0xa274>
  40d220:	b	40d230 <__fxstatat@plt+0xa280>
  40d224:	ldur	w8, [x29, #-44]
  40d228:	cmp	w8, #0x11
  40d22c:	b.eq	40d23c <__fxstatat@plt+0xa28c>  // b.none
  40d230:	ldur	w8, [x29, #-44]
  40d234:	stur	w8, [x29, #-4]
  40d238:	b	40d334 <__fxstatat@plt+0xa384>
  40d23c:	ldr	x8, [sp, #16]
  40d240:	ldr	x0, [x8]
  40d244:	add	x1, sp, #0x44
  40d248:	bl	40d348 <__fxstatat@plt+0xa398>
  40d24c:	str	x0, [sp, #56]
  40d250:	ldr	x8, [sp, #56]
  40d254:	cbnz	x8, 40d268 <__fxstatat@plt+0xa2b8>
  40d258:	bl	402ef0 <__errno_location@plt>
  40d25c:	ldr	w8, [x0]
  40d260:	stur	w8, [x29, #-4]
  40d264:	b	40d334 <__fxstatat@plt+0xa384>
  40d268:	ldur	w8, [x29, #-8]
  40d26c:	add	x9, sp, #0x20
  40d270:	str	w8, [sp, #32]
  40d274:	ldr	x10, [sp, #16]
  40d278:	ldr	x11, [x10, #16]
  40d27c:	str	x11, [x9, #8]
  40d280:	ldur	w8, [x29, #-20]
  40d284:	str	w8, [sp, #48]
  40d288:	ldur	w8, [x29, #-36]
  40d28c:	str	w8, [sp, #52]
  40d290:	ldr	x0, [sp, #56]
  40d294:	mov	w8, wzr
  40d298:	mov	w1, w8
  40d29c:	mov	x2, x9
  40d2a0:	adrp	x3, 40d000 <__fxstatat@plt+0xa050>
  40d2a4:	add	x3, x3, #0x404
  40d2a8:	mov	x4, #0x6                   	// #6
  40d2ac:	bl	414b44 <__fxstatat@plt+0x11b94>
  40d2b0:	cbz	w0, 40d2c4 <__fxstatat@plt+0xa314>
  40d2b4:	bl	402ef0 <__errno_location@plt>
  40d2b8:	ldr	w8, [x0]
  40d2bc:	str	w8, [sp, #28]
  40d2c0:	b	40d314 <__fxstatat@plt+0xa364>
  40d2c4:	ldur	w0, [x29, #-20]
  40d2c8:	ldr	x1, [sp, #56]
  40d2cc:	ldur	w2, [x29, #-20]
  40d2d0:	ldr	x8, [sp, #16]
  40d2d4:	ldr	x3, [x8]
  40d2d8:	bl	402d30 <renameat@plt>
  40d2dc:	cbnz	w0, 40d2ec <__fxstatat@plt+0xa33c>
  40d2e0:	mov	w8, #0xffffffff            	// #-1
  40d2e4:	str	w8, [sp, #8]
  40d2e8:	b	40d2f8 <__fxstatat@plt+0xa348>
  40d2ec:	bl	402ef0 <__errno_location@plt>
  40d2f0:	ldr	w8, [x0]
  40d2f4:	str	w8, [sp, #8]
  40d2f8:	ldr	w8, [sp, #8]
  40d2fc:	str	w8, [sp, #28]
  40d300:	ldur	w0, [x29, #-20]
  40d304:	ldr	x1, [sp, #56]
  40d308:	mov	w8, wzr
  40d30c:	mov	w2, w8
  40d310:	bl	402900 <unlinkat@plt>
  40d314:	ldr	x8, [sp, #56]
  40d318:	add	x9, sp, #0x44
  40d31c:	cmp	x8, x9
  40d320:	b.eq	40d32c <__fxstatat@plt+0xa37c>  // b.none
  40d324:	ldr	x0, [sp, #56]
  40d328:	bl	402ce0 <free@plt>
  40d32c:	ldr	w8, [sp, #28]
  40d330:	stur	w8, [x29, #-4]
  40d334:	ldur	w0, [x29, #-4]
  40d338:	ldr	x28, [sp, #384]
  40d33c:	ldp	x29, x30, [sp, #368]
  40d340:	add	sp, sp, #0x190
  40d344:	ret
  40d348:	sub	sp, sp, #0x50
  40d34c:	stp	x29, x30, [sp, #64]
  40d350:	add	x29, sp, #0x40
  40d354:	stur	x0, [x29, #-16]
  40d358:	stur	x1, [x29, #-24]
  40d35c:	ldur	x0, [x29, #-16]
  40d360:	bl	40eef4 <__fxstatat@plt+0xbf44>
  40d364:	ldur	x8, [x29, #-16]
  40d368:	subs	x8, x0, x8
  40d36c:	str	x8, [sp, #32]
  40d370:	ldr	x8, [sp, #32]
  40d374:	add	x8, x8, #0x9
  40d378:	str	x8, [sp, #24]
  40d37c:	ldr	x8, [sp, #24]
  40d380:	cmp	x8, #0x100
  40d384:	b.hi	40d394 <__fxstatat@plt+0xa3e4>  // b.pmore
  40d388:	ldur	x8, [x29, #-24]
  40d38c:	str	x8, [sp, #16]
  40d390:	b	40d3b4 <__fxstatat@plt+0xa404>
  40d394:	ldr	x0, [sp, #24]
  40d398:	bl	402a10 <malloc@plt>
  40d39c:	str	x0, [sp, #16]
  40d3a0:	ldr	x8, [sp, #16]
  40d3a4:	cbnz	x8, 40d3b4 <__fxstatat@plt+0xa404>
  40d3a8:	ldr	x8, [sp, #16]
  40d3ac:	stur	x8, [x29, #-8]
  40d3b0:	b	40d3f4 <__fxstatat@plt+0xa444>
  40d3b4:	ldr	x8, [sp, #16]
  40d3b8:	ldur	x1, [x29, #-16]
  40d3bc:	ldr	x9, [sp, #32]
  40d3c0:	mov	x0, x8
  40d3c4:	mov	x2, x9
  40d3c8:	str	x8, [sp, #8]
  40d3cc:	str	x9, [sp]
  40d3d0:	bl	4027f0 <memcpy@plt>
  40d3d4:	ldr	x8, [sp, #8]
  40d3d8:	ldr	x9, [sp]
  40d3dc:	add	x0, x8, x9
  40d3e0:	adrp	x1, 41d000 <__fxstatat@plt+0x1a050>
  40d3e4:	add	x1, x1, #0xba8
  40d3e8:	bl	402de0 <strcpy@plt>
  40d3ec:	ldr	x8, [sp, #16]
  40d3f0:	stur	x8, [x29, #-8]
  40d3f4:	ldur	x0, [x29, #-8]
  40d3f8:	ldp	x29, x30, [sp, #64]
  40d3fc:	add	sp, sp, #0x50
  40d400:	ret
  40d404:	sub	sp, sp, #0x30
  40d408:	stp	x29, x30, [sp, #32]
  40d40c:	add	x29, sp, #0x20
  40d410:	stur	x0, [x29, #-8]
  40d414:	str	x1, [sp, #16]
  40d418:	ldr	x8, [sp, #16]
  40d41c:	str	x8, [sp, #8]
  40d420:	ldr	x8, [sp, #8]
  40d424:	ldr	w0, [x8]
  40d428:	ldr	x8, [sp, #8]
  40d42c:	ldr	x1, [x8, #8]
  40d430:	ldr	x8, [sp, #8]
  40d434:	ldr	w2, [x8, #16]
  40d438:	ldur	x3, [x29, #-8]
  40d43c:	ldr	x8, [sp, #8]
  40d440:	ldr	w4, [x8, #20]
  40d444:	bl	4028a0 <linkat@plt>
  40d448:	ldp	x29, x30, [sp, #32]
  40d44c:	add	sp, sp, #0x30
  40d450:	ret
  40d454:	sub	sp, sp, #0x180
  40d458:	stp	x29, x30, [sp, #352]
  40d45c:	str	x28, [sp, #368]
  40d460:	add	x29, sp, #0x160
  40d464:	sub	x8, x29, #0x20
  40d468:	str	x0, [x8, #16]
  40d46c:	stur	w1, [x29, #-20]
  40d470:	str	x2, [x8]
  40d474:	and	w9, w3, #0x1
  40d478:	sturb	w9, [x29, #-33]
  40d47c:	stur	w4, [x29, #-40]
  40d480:	ldur	w9, [x29, #-40]
  40d484:	cmp	w9, #0x0
  40d488:	cset	w9, ge  // ge = tcont
  40d48c:	str	x8, [sp, #16]
  40d490:	tbnz	w9, #0, 40d4cc <__fxstatat@plt+0xa51c>
  40d494:	ldr	x8, [sp, #16]
  40d498:	ldr	x0, [x8, #16]
  40d49c:	ldur	w1, [x29, #-20]
  40d4a0:	ldr	x2, [x8]
  40d4a4:	bl	402e80 <symlinkat@plt>
  40d4a8:	cbnz	w0, 40d4b8 <__fxstatat@plt+0xa508>
  40d4ac:	mov	w8, wzr
  40d4b0:	str	w8, [sp, #12]
  40d4b4:	b	40d4c4 <__fxstatat@plt+0xa514>
  40d4b8:	bl	402ef0 <__errno_location@plt>
  40d4bc:	ldr	w8, [x0]
  40d4c0:	str	w8, [sp, #12]
  40d4c4:	ldr	w8, [sp, #12]
  40d4c8:	stur	w8, [x29, #-40]
  40d4cc:	ldurb	w8, [x29, #-33]
  40d4d0:	tbnz	w8, #0, 40d4d8 <__fxstatat@plt+0xa528>
  40d4d4:	b	40d4e4 <__fxstatat@plt+0xa534>
  40d4d8:	ldur	w8, [x29, #-40]
  40d4dc:	cmp	w8, #0x11
  40d4e0:	b.eq	40d4f0 <__fxstatat@plt+0xa540>  // b.none
  40d4e4:	ldur	w8, [x29, #-40]
  40d4e8:	stur	w8, [x29, #-4]
  40d4ec:	b	40d5cc <__fxstatat@plt+0xa61c>
  40d4f0:	ldr	x8, [sp, #16]
  40d4f4:	ldr	x0, [x8]
  40d4f8:	add	x1, sp, #0x38
  40d4fc:	bl	40d348 <__fxstatat@plt+0xa398>
  40d500:	str	x0, [sp, #48]
  40d504:	ldr	x8, [sp, #48]
  40d508:	cbnz	x8, 40d51c <__fxstatat@plt+0xa56c>
  40d50c:	bl	402ef0 <__errno_location@plt>
  40d510:	ldr	w8, [x0]
  40d514:	stur	w8, [x29, #-4]
  40d518:	b	40d5cc <__fxstatat@plt+0xa61c>
  40d51c:	ldr	x8, [sp, #16]
  40d520:	ldr	x9, [x8, #16]
  40d524:	add	x2, sp, #0x20
  40d528:	str	x9, [sp, #32]
  40d52c:	ldur	w10, [x29, #-20]
  40d530:	str	w10, [sp, #40]
  40d534:	ldr	x0, [sp, #48]
  40d538:	mov	w10, wzr
  40d53c:	mov	w1, w10
  40d540:	adrp	x3, 40d000 <__fxstatat@plt+0xa050>
  40d544:	add	x3, x3, #0x5e0
  40d548:	mov	x4, #0x6                   	// #6
  40d54c:	bl	414b44 <__fxstatat@plt+0x11b94>
  40d550:	cbz	w0, 40d564 <__fxstatat@plt+0xa5b4>
  40d554:	bl	402ef0 <__errno_location@plt>
  40d558:	ldr	w8, [x0]
  40d55c:	str	w8, [sp, #28]
  40d560:	b	40d5ac <__fxstatat@plt+0xa5fc>
  40d564:	ldur	w0, [x29, #-20]
  40d568:	ldr	x1, [sp, #48]
  40d56c:	ldur	w2, [x29, #-20]
  40d570:	ldr	x8, [sp, #16]
  40d574:	ldr	x3, [x8]
  40d578:	bl	402d30 <renameat@plt>
  40d57c:	cbz	w0, 40d5a4 <__fxstatat@plt+0xa5f4>
  40d580:	bl	402ef0 <__errno_location@plt>
  40d584:	ldr	w8, [x0]
  40d588:	str	w8, [sp, #28]
  40d58c:	ldur	w0, [x29, #-20]
  40d590:	ldr	x1, [sp, #48]
  40d594:	mov	w8, wzr
  40d598:	mov	w2, w8
  40d59c:	bl	402900 <unlinkat@plt>
  40d5a0:	b	40d5ac <__fxstatat@plt+0xa5fc>
  40d5a4:	mov	w8, #0xffffffff            	// #-1
  40d5a8:	str	w8, [sp, #28]
  40d5ac:	ldr	x8, [sp, #48]
  40d5b0:	add	x9, sp, #0x38
  40d5b4:	cmp	x8, x9
  40d5b8:	b.eq	40d5c4 <__fxstatat@plt+0xa614>  // b.none
  40d5bc:	ldr	x0, [sp, #48]
  40d5c0:	bl	402ce0 <free@plt>
  40d5c4:	ldr	w8, [sp, #28]
  40d5c8:	stur	w8, [x29, #-4]
  40d5cc:	ldur	w0, [x29, #-4]
  40d5d0:	ldr	x28, [sp, #368]
  40d5d4:	ldp	x29, x30, [sp, #352]
  40d5d8:	add	sp, sp, #0x180
  40d5dc:	ret
  40d5e0:	sub	sp, sp, #0x30
  40d5e4:	stp	x29, x30, [sp, #32]
  40d5e8:	add	x29, sp, #0x20
  40d5ec:	stur	x0, [x29, #-8]
  40d5f0:	str	x1, [sp, #16]
  40d5f4:	ldr	x8, [sp, #16]
  40d5f8:	str	x8, [sp, #8]
  40d5fc:	ldr	x8, [sp, #8]
  40d600:	ldr	x0, [x8]
  40d604:	ldr	x8, [sp, #8]
  40d608:	ldr	w1, [x8, #8]
  40d60c:	ldur	x2, [x29, #-8]
  40d610:	bl	402e80 <symlinkat@plt>
  40d614:	ldp	x29, x30, [sp, #32]
  40d618:	add	sp, sp, #0x30
  40d61c:	ret
  40d620:	sub	sp, sp, #0x60
  40d624:	stp	x29, x30, [sp, #80]
  40d628:	add	x29, sp, #0x50
  40d62c:	mov	w8, #0xfffffffe            	// #-2
  40d630:	stur	x0, [x29, #-8]
  40d634:	stur	w1, [x29, #-12]
  40d638:	stur	x2, [x29, #-24]
  40d63c:	stur	w3, [x29, #-28]
  40d640:	stur	w4, [x29, #-32]
  40d644:	ldur	x0, [x29, #-8]
  40d648:	ldur	w1, [x29, #-12]
  40d64c:	ldur	x2, [x29, #-24]
  40d650:	ldur	w3, [x29, #-28]
  40d654:	ldur	w4, [x29, #-32]
  40d658:	str	w8, [sp, #40]
  40d65c:	bl	41177c <__fxstatat@plt+0xe7cc>
  40d660:	stur	w0, [x29, #-36]
  40d664:	ldur	w8, [x29, #-36]
  40d668:	ldr	w9, [sp, #40]
  40d66c:	cmp	w8, w9
  40d670:	str	w8, [sp, #36]
  40d674:	b.eq	40d690 <__fxstatat@plt+0xa6e0>  // b.none
  40d678:	b	40d67c <__fxstatat@plt+0xa6cc>
  40d67c:	mov	w8, #0xffffffff            	// #-1
  40d680:	ldr	w9, [sp, #36]
  40d684:	cmp	w9, w8
  40d688:	b.eq	40d6c8 <__fxstatat@plt+0xa718>  // b.none
  40d68c:	b	40d710 <__fxstatat@plt+0xa760>
  40d690:	bl	402ef0 <__errno_location@plt>
  40d694:	ldr	w1, [x0]
  40d698:	ldur	x0, [x29, #-8]
  40d69c:	str	w1, [sp, #32]
  40d6a0:	bl	41394c <__fxstatat@plt+0x1099c>
  40d6a4:	mov	w8, wzr
  40d6a8:	str	x0, [sp, #24]
  40d6ac:	mov	w0, w8
  40d6b0:	ldr	w1, [sp, #32]
  40d6b4:	adrp	x2, 41d000 <__fxstatat@plt+0x1a050>
  40d6b8:	add	x2, x2, #0x60e
  40d6bc:	ldr	x3, [sp, #24]
  40d6c0:	bl	402850 <error@plt>
  40d6c4:	b	40d710 <__fxstatat@plt+0xa760>
  40d6c8:	bl	402ef0 <__errno_location@plt>
  40d6cc:	ldr	w1, [x0]
  40d6d0:	adrp	x0, 41d000 <__fxstatat@plt+0x1a050>
  40d6d4:	add	x0, x0, #0x7c4
  40d6d8:	str	w1, [sp, #20]
  40d6dc:	bl	402f30 <gettext@plt>
  40d6e0:	ldur	x8, [x29, #-24]
  40d6e4:	str	x0, [sp, #8]
  40d6e8:	mov	x0, x8
  40d6ec:	bl	41394c <__fxstatat@plt+0x1099c>
  40d6f0:	mov	w9, wzr
  40d6f4:	str	x0, [sp]
  40d6f8:	mov	w0, w9
  40d6fc:	ldr	w1, [sp, #20]
  40d700:	ldr	x2, [sp, #8]
  40d704:	ldr	x3, [sp]
  40d708:	bl	402850 <error@plt>
  40d70c:	b	40d710 <__fxstatat@plt+0xa760>
  40d710:	ldur	w0, [x29, #-36]
  40d714:	ldp	x29, x30, [sp, #80]
  40d718:	add	sp, sp, #0x60
  40d71c:	ret
  40d720:	sub	sp, sp, #0x40
  40d724:	stp	x29, x30, [sp, #48]
  40d728:	add	x29, sp, #0x30
  40d72c:	stur	x0, [x29, #-8]
  40d730:	stur	w1, [x29, #-12]
  40d734:	stur	w2, [x29, #-16]
  40d738:	ldur	x0, [x29, #-8]
  40d73c:	ldur	w1, [x29, #-12]
  40d740:	ldur	w2, [x29, #-16]
  40d744:	bl	411808 <__fxstatat@plt+0xe858>
  40d748:	stur	w0, [x29, #-20]
  40d74c:	ldur	w8, [x29, #-20]
  40d750:	cbz	w8, 40d798 <__fxstatat@plt+0xa7e8>
  40d754:	bl	402ef0 <__errno_location@plt>
  40d758:	ldr	w1, [x0]
  40d75c:	adrp	x0, 41d000 <__fxstatat@plt+0x1a050>
  40d760:	add	x0, x0, #0x82
  40d764:	str	w1, [sp, #24]
  40d768:	bl	402f30 <gettext@plt>
  40d76c:	ldur	x8, [x29, #-8]
  40d770:	str	x0, [sp, #16]
  40d774:	mov	x0, x8
  40d778:	bl	41394c <__fxstatat@plt+0x1099c>
  40d77c:	mov	w9, wzr
  40d780:	str	x0, [sp, #8]
  40d784:	mov	w0, w9
  40d788:	ldr	w1, [sp, #24]
  40d78c:	ldr	x2, [sp, #16]
  40d790:	ldr	x3, [sp, #8]
  40d794:	bl	402850 <error@plt>
  40d798:	ldur	w0, [x29, #-20]
  40d79c:	ldp	x29, x30, [sp, #48]
  40d7a0:	add	sp, sp, #0x40
  40d7a4:	ret
  40d7a8:	sub	sp, sp, #0x80
  40d7ac:	stp	x29, x30, [sp, #112]
  40d7b0:	add	x29, sp, #0x70
  40d7b4:	mov	x8, #0x400                 	// #1024
  40d7b8:	mov	x9, #0x2000                	// #8192
  40d7bc:	stur	x0, [x29, #-16]
  40d7c0:	stur	x1, [x29, #-24]
  40d7c4:	stur	x8, [x29, #-32]
  40d7c8:	stur	x9, [x29, #-40]
  40d7cc:	ldur	x8, [x29, #-32]
  40d7d0:	ldur	x9, [x29, #-40]
  40d7d4:	cmp	x8, x9
  40d7d8:	b.cs	40d7ec <__fxstatat@plt+0xa83c>  // b.hs, b.nlast
  40d7dc:	ldur	x8, [x29, #-32]
  40d7e0:	add	x8, x8, #0x1
  40d7e4:	str	x8, [sp, #16]
  40d7e8:	b	40d7f4 <__fxstatat@plt+0xa844>
  40d7ec:	ldur	x8, [x29, #-40]
  40d7f0:	str	x8, [sp, #16]
  40d7f4:	ldr	x8, [sp, #16]
  40d7f8:	stur	x8, [x29, #-48]
  40d7fc:	ldur	x8, [x29, #-24]
  40d800:	ldur	x9, [x29, #-48]
  40d804:	cmp	x8, x9
  40d808:	b.cs	40d81c <__fxstatat@plt+0xa86c>  // b.hs, b.nlast
  40d80c:	ldur	x8, [x29, #-24]
  40d810:	add	x8, x8, #0x1
  40d814:	str	x8, [sp, #8]
  40d818:	b	40d824 <__fxstatat@plt+0xa874>
  40d81c:	ldur	x8, [x29, #-48]
  40d820:	str	x8, [sp, #8]
  40d824:	ldr	x8, [sp, #8]
  40d828:	str	x8, [sp, #56]
  40d82c:	ldr	x0, [sp, #56]
  40d830:	bl	402a10 <malloc@plt>
  40d834:	str	x0, [sp, #32]
  40d838:	ldr	x8, [sp, #32]
  40d83c:	cbnz	x8, 40d84c <__fxstatat@plt+0xa89c>
  40d840:	mov	x8, xzr
  40d844:	stur	x8, [x29, #-8]
  40d848:	b	40d950 <__fxstatat@plt+0xa9a0>
  40d84c:	ldur	x0, [x29, #-16]
  40d850:	ldr	x1, [sp, #32]
  40d854:	ldr	x2, [sp, #56]
  40d858:	bl	4028b0 <readlink@plt>
  40d85c:	str	x0, [sp, #48]
  40d860:	ldr	x8, [sp, #48]
  40d864:	str	x8, [sp, #40]
  40d868:	ldr	x8, [sp, #48]
  40d86c:	cmp	x8, #0x0
  40d870:	cset	w9, ge  // ge = tcont
  40d874:	tbnz	w9, #0, 40d8bc <__fxstatat@plt+0xa90c>
  40d878:	bl	402ef0 <__errno_location@plt>
  40d87c:	ldr	w8, [x0]
  40d880:	cmp	w8, #0x22
  40d884:	b.eq	40d8bc <__fxstatat@plt+0xa90c>  // b.none
  40d888:	bl	402ef0 <__errno_location@plt>
  40d88c:	ldr	w8, [x0]
  40d890:	str	w8, [sp, #28]
  40d894:	ldr	x0, [sp, #32]
  40d898:	bl	402ce0 <free@plt>
  40d89c:	ldr	w8, [sp, #28]
  40d8a0:	str	w8, [sp, #4]
  40d8a4:	bl	402ef0 <__errno_location@plt>
  40d8a8:	ldr	w8, [sp, #4]
  40d8ac:	str	w8, [x0]
  40d8b0:	mov	x9, xzr
  40d8b4:	stur	x9, [x29, #-8]
  40d8b8:	b	40d950 <__fxstatat@plt+0xa9a0>
  40d8bc:	ldr	x8, [sp, #40]
  40d8c0:	ldr	x9, [sp, #56]
  40d8c4:	cmp	x8, x9
  40d8c8:	b.cs	40d8ec <__fxstatat@plt+0xa93c>  // b.hs, b.nlast
  40d8cc:	ldr	x8, [sp, #32]
  40d8d0:	ldr	x9, [sp, #40]
  40d8d4:	add	x8, x8, x9
  40d8d8:	mov	w10, #0x0                   	// #0
  40d8dc:	strb	w10, [x8]
  40d8e0:	ldr	x8, [sp, #32]
  40d8e4:	stur	x8, [x29, #-8]
  40d8e8:	b	40d950 <__fxstatat@plt+0xa9a0>
  40d8ec:	ldr	x0, [sp, #32]
  40d8f0:	bl	402ce0 <free@plt>
  40d8f4:	ldr	x8, [sp, #56]
  40d8f8:	mov	x9, #0x3fffffffffffffff    	// #4611686018427387903
  40d8fc:	cmp	x8, x9
  40d900:	b.hi	40d918 <__fxstatat@plt+0xa968>  // b.pmore
  40d904:	ldr	x8, [sp, #56]
  40d908:	mov	x9, #0x2                   	// #2
  40d90c:	mul	x8, x8, x9
  40d910:	str	x8, [sp, #56]
  40d914:	b	40d94c <__fxstatat@plt+0xa99c>
  40d918:	ldr	x8, [sp, #56]
  40d91c:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  40d920:	cmp	x8, x9
  40d924:	b.cs	40d934 <__fxstatat@plt+0xa984>  // b.hs, b.nlast
  40d928:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  40d92c:	str	x8, [sp, #56]
  40d930:	b	40d94c <__fxstatat@plt+0xa99c>
  40d934:	bl	402ef0 <__errno_location@plt>
  40d938:	mov	w8, #0xc                   	// #12
  40d93c:	str	w8, [x0]
  40d940:	mov	x9, xzr
  40d944:	stur	x9, [x29, #-8]
  40d948:	b	40d950 <__fxstatat@plt+0xa9a0>
  40d94c:	b	40d82c <__fxstatat@plt+0xa87c>
  40d950:	ldur	x0, [x29, #-8]
  40d954:	ldp	x29, x30, [sp, #112]
  40d958:	add	sp, sp, #0x80
  40d95c:	ret
  40d960:	stp	x29, x30, [sp, #-16]!
  40d964:	mov	x29, sp
  40d968:	mov	w0, #0x1                   	// #1
  40d96c:	bl	4030cc <__fxstatat@plt+0x11c>
  40d970:	ldp	x29, x30, [sp], #16
  40d974:	ret
  40d978:	sub	sp, sp, #0x60
  40d97c:	stp	x29, x30, [sp, #80]
  40d980:	add	x29, sp, #0x50
  40d984:	mov	x8, #0xffffffffffffffff    	// #-1
  40d988:	mov	w9, #0x0                   	// #0
  40d98c:	stur	x0, [x29, #-16]
  40d990:	stur	x1, [x29, #-24]
  40d994:	stur	x2, [x29, #-32]
  40d998:	str	x3, [sp, #40]
  40d99c:	str	x8, [sp, #16]
  40d9a0:	strb	w9, [sp, #15]
  40d9a4:	ldur	x0, [x29, #-16]
  40d9a8:	bl	402810 <strlen@plt>
  40d9ac:	str	x0, [sp, #24]
  40d9b0:	str	xzr, [sp, #32]
  40d9b4:	ldur	x8, [x29, #-24]
  40d9b8:	ldr	x9, [sp, #32]
  40d9bc:	mov	x10, #0x8                   	// #8
  40d9c0:	mul	x9, x10, x9
  40d9c4:	add	x8, x8, x9
  40d9c8:	ldr	x8, [x8]
  40d9cc:	cbz	x8, 40da9c <__fxstatat@plt+0xaaec>
  40d9d0:	ldur	x8, [x29, #-24]
  40d9d4:	ldr	x9, [sp, #32]
  40d9d8:	mov	x10, #0x8                   	// #8
  40d9dc:	mul	x9, x10, x9
  40d9e0:	add	x8, x8, x9
  40d9e4:	ldr	x0, [x8]
  40d9e8:	ldur	x1, [x29, #-16]
  40d9ec:	ldr	x2, [sp, #24]
  40d9f0:	bl	402a70 <strncmp@plt>
  40d9f4:	cbnz	w0, 40da8c <__fxstatat@plt+0xaadc>
  40d9f8:	ldur	x8, [x29, #-24]
  40d9fc:	ldr	x9, [sp, #32]
  40da00:	mov	x10, #0x8                   	// #8
  40da04:	mul	x9, x10, x9
  40da08:	add	x8, x8, x9
  40da0c:	ldr	x0, [x8]
  40da10:	bl	402810 <strlen@plt>
  40da14:	ldr	x8, [sp, #24]
  40da18:	cmp	x0, x8
  40da1c:	b.ne	40da2c <__fxstatat@plt+0xaa7c>  // b.any
  40da20:	ldr	x8, [sp, #32]
  40da24:	stur	x8, [x29, #-8]
  40da28:	b	40dabc <__fxstatat@plt+0xab0c>
  40da2c:	ldr	x8, [sp, #16]
  40da30:	mov	x9, #0xffffffffffffffff    	// #-1
  40da34:	cmp	x8, x9
  40da38:	b.ne	40da48 <__fxstatat@plt+0xaa98>  // b.any
  40da3c:	ldr	x8, [sp, #32]
  40da40:	str	x8, [sp, #16]
  40da44:	b	40da8c <__fxstatat@plt+0xaadc>
  40da48:	ldur	x8, [x29, #-32]
  40da4c:	cbz	x8, 40da84 <__fxstatat@plt+0xaad4>
  40da50:	ldur	x8, [x29, #-32]
  40da54:	ldr	x9, [sp, #40]
  40da58:	ldr	x10, [sp, #16]
  40da5c:	mul	x9, x9, x10
  40da60:	add	x0, x8, x9
  40da64:	ldur	x8, [x29, #-32]
  40da68:	ldr	x9, [sp, #40]
  40da6c:	ldr	x10, [sp, #32]
  40da70:	mul	x9, x9, x10
  40da74:	add	x1, x8, x9
  40da78:	ldr	x2, [sp, #40]
  40da7c:	bl	402c30 <memcmp@plt>
  40da80:	cbz	w0, 40da8c <__fxstatat@plt+0xaadc>
  40da84:	mov	w8, #0x1                   	// #1
  40da88:	strb	w8, [sp, #15]
  40da8c:	ldr	x8, [sp, #32]
  40da90:	add	x8, x8, #0x1
  40da94:	str	x8, [sp, #32]
  40da98:	b	40d9b4 <__fxstatat@plt+0xaa04>
  40da9c:	ldrb	w8, [sp, #15]
  40daa0:	tbnz	w8, #0, 40daa8 <__fxstatat@plt+0xaaf8>
  40daa4:	b	40dab4 <__fxstatat@plt+0xab04>
  40daa8:	mov	x8, #0xfffffffffffffffe    	// #-2
  40daac:	stur	x8, [x29, #-8]
  40dab0:	b	40dabc <__fxstatat@plt+0xab0c>
  40dab4:	ldr	x8, [sp, #16]
  40dab8:	stur	x8, [x29, #-8]
  40dabc:	ldur	x0, [x29, #-8]
  40dac0:	ldp	x29, x30, [sp, #80]
  40dac4:	add	sp, sp, #0x60
  40dac8:	ret
  40dacc:	sub	sp, sp, #0x60
  40dad0:	stp	x29, x30, [sp, #80]
  40dad4:	add	x29, sp, #0x50
  40dad8:	mov	x8, #0xffffffffffffffff    	// #-1
  40dadc:	stur	x0, [x29, #-8]
  40dae0:	stur	x1, [x29, #-16]
  40dae4:	stur	x2, [x29, #-24]
  40dae8:	ldur	x9, [x29, #-24]
  40daec:	cmp	x9, x8
  40daf0:	b.ne	40db08 <__fxstatat@plt+0xab58>  // b.any
  40daf4:	adrp	x0, 41d000 <__fxstatat@plt+0x1a050>
  40daf8:	add	x0, x0, #0xbb6
  40dafc:	bl	402f30 <gettext@plt>
  40db00:	str	x0, [sp, #40]
  40db04:	b	40db18 <__fxstatat@plt+0xab68>
  40db08:	adrp	x0, 41d000 <__fxstatat@plt+0x1a050>
  40db0c:	add	x0, x0, #0xbd1
  40db10:	bl	402f30 <gettext@plt>
  40db14:	str	x0, [sp, #40]
  40db18:	ldr	x8, [sp, #40]
  40db1c:	stur	x8, [x29, #-32]
  40db20:	ldur	x2, [x29, #-32]
  40db24:	ldur	x8, [x29, #-16]
  40db28:	mov	w9, wzr
  40db2c:	mov	w0, w9
  40db30:	mov	w1, #0x8                   	// #8
  40db34:	str	x2, [sp, #32]
  40db38:	mov	x2, x8
  40db3c:	str	w9, [sp, #28]
  40db40:	bl	41347c <__fxstatat@plt+0x104cc>
  40db44:	ldur	x1, [x29, #-8]
  40db48:	mov	w9, #0x1                   	// #1
  40db4c:	str	x0, [sp, #16]
  40db50:	mov	w0, w9
  40db54:	bl	41391c <__fxstatat@plt+0x1096c>
  40db58:	ldr	w9, [sp, #28]
  40db5c:	str	x0, [sp, #8]
  40db60:	mov	w0, w9
  40db64:	mov	w1, w9
  40db68:	ldr	x2, [sp, #32]
  40db6c:	ldr	x3, [sp, #16]
  40db70:	ldr	x4, [sp, #8]
  40db74:	bl	402850 <error@plt>
  40db78:	ldp	x29, x30, [sp, #80]
  40db7c:	add	sp, sp, #0x60
  40db80:	ret
  40db84:	sub	sp, sp, #0x60
  40db88:	stp	x29, x30, [sp, #80]
  40db8c:	add	x29, sp, #0x50
  40db90:	mov	x8, xzr
  40db94:	adrp	x9, 41d000 <__fxstatat@plt+0x1a050>
  40db98:	add	x9, x9, #0xbee
  40db9c:	adrp	x10, 42f000 <__fxstatat@plt+0x2c050>
  40dba0:	add	x10, x10, #0x488
  40dba4:	stur	x0, [x29, #-8]
  40dba8:	stur	x1, [x29, #-16]
  40dbac:	stur	x2, [x29, #-24]
  40dbb0:	str	x8, [sp, #40]
  40dbb4:	mov	x0, x9
  40dbb8:	str	x10, [sp, #32]
  40dbbc:	bl	402f30 <gettext@plt>
  40dbc0:	ldr	x8, [sp, #32]
  40dbc4:	ldr	x1, [x8]
  40dbc8:	bl	402e50 <fputs_unlocked@plt>
  40dbcc:	stur	xzr, [x29, #-32]
  40dbd0:	ldur	x8, [x29, #-8]
  40dbd4:	ldur	x9, [x29, #-32]
  40dbd8:	mov	x10, #0x8                   	// #8
  40dbdc:	mul	x9, x10, x9
  40dbe0:	add	x8, x8, x9
  40dbe4:	ldr	x8, [x8]
  40dbe8:	cbz	x8, 40dcd4 <__fxstatat@plt+0xad24>
  40dbec:	ldur	x8, [x29, #-32]
  40dbf0:	cbz	x8, 40dc18 <__fxstatat@plt+0xac68>
  40dbf4:	ldr	x0, [sp, #40]
  40dbf8:	ldur	x8, [x29, #-16]
  40dbfc:	ldur	x9, [x29, #-24]
  40dc00:	ldur	x10, [x29, #-32]
  40dc04:	mul	x9, x9, x10
  40dc08:	add	x1, x8, x9
  40dc0c:	ldur	x2, [x29, #-24]
  40dc10:	bl	402c30 <memcmp@plt>
  40dc14:	cbz	w0, 40dc7c <__fxstatat@plt+0xaccc>
  40dc18:	ldr	x8, [sp, #32]
  40dc1c:	ldr	x0, [x8]
  40dc20:	ldur	x9, [x29, #-8]
  40dc24:	ldur	x10, [x29, #-32]
  40dc28:	mov	x11, #0x8                   	// #8
  40dc2c:	mul	x10, x11, x10
  40dc30:	add	x9, x9, x10
  40dc34:	ldr	x9, [x9]
  40dc38:	str	x0, [sp, #24]
  40dc3c:	mov	x0, x9
  40dc40:	bl	41394c <__fxstatat@plt+0x1099c>
  40dc44:	ldr	x8, [sp, #24]
  40dc48:	str	x0, [sp, #16]
  40dc4c:	mov	x0, x8
  40dc50:	adrp	x1, 41d000 <__fxstatat@plt+0x1a050>
  40dc54:	add	x1, x1, #0xc03
  40dc58:	ldr	x2, [sp, #16]
  40dc5c:	bl	402f70 <fprintf@plt>
  40dc60:	ldur	x8, [x29, #-16]
  40dc64:	ldur	x9, [x29, #-24]
  40dc68:	ldur	x10, [x29, #-32]
  40dc6c:	mul	x9, x9, x10
  40dc70:	add	x8, x8, x9
  40dc74:	str	x8, [sp, #40]
  40dc78:	b	40dcc4 <__fxstatat@plt+0xad14>
  40dc7c:	ldr	x8, [sp, #32]
  40dc80:	ldr	x0, [x8]
  40dc84:	ldur	x9, [x29, #-8]
  40dc88:	ldur	x10, [x29, #-32]
  40dc8c:	mov	x11, #0x8                   	// #8
  40dc90:	mul	x10, x11, x10
  40dc94:	add	x9, x9, x10
  40dc98:	ldr	x9, [x9]
  40dc9c:	str	x0, [sp, #8]
  40dca0:	mov	x0, x9
  40dca4:	bl	41394c <__fxstatat@plt+0x1099c>
  40dca8:	ldr	x8, [sp, #8]
  40dcac:	str	x0, [sp]
  40dcb0:	mov	x0, x8
  40dcb4:	adrp	x1, 41d000 <__fxstatat@plt+0x1a050>
  40dcb8:	add	x1, x1, #0x60c
  40dcbc:	ldr	x2, [sp]
  40dcc0:	bl	402f70 <fprintf@plt>
  40dcc4:	ldur	x8, [x29, #-32]
  40dcc8:	add	x8, x8, #0x1
  40dccc:	stur	x8, [x29, #-32]
  40dcd0:	b	40dbd0 <__fxstatat@plt+0xac20>
  40dcd4:	ldr	x8, [sp, #32]
  40dcd8:	ldr	x1, [x8]
  40dcdc:	mov	w0, #0xa                   	// #10
  40dce0:	bl	4029b0 <putc_unlocked@plt>
  40dce4:	ldp	x29, x30, [sp, #80]
  40dce8:	add	sp, sp, #0x60
  40dcec:	ret
  40dcf0:	sub	sp, sp, #0x50
  40dcf4:	stp	x29, x30, [sp, #64]
  40dcf8:	add	x29, sp, #0x40
  40dcfc:	stur	x0, [x29, #-16]
  40dd00:	stur	x1, [x29, #-24]
  40dd04:	str	x2, [sp, #32]
  40dd08:	str	x3, [sp, #24]
  40dd0c:	str	x4, [sp, #16]
  40dd10:	str	x5, [sp, #8]
  40dd14:	ldur	x0, [x29, #-24]
  40dd18:	ldr	x1, [sp, #32]
  40dd1c:	ldr	x2, [sp, #24]
  40dd20:	ldr	x3, [sp, #16]
  40dd24:	bl	40d978 <__fxstatat@plt+0xa9c8>
  40dd28:	str	x0, [sp]
  40dd2c:	ldr	x8, [sp]
  40dd30:	cmp	x8, #0x0
  40dd34:	cset	w9, lt  // lt = tstop
  40dd38:	tbnz	w9, #0, 40dd48 <__fxstatat@plt+0xad98>
  40dd3c:	ldr	x8, [sp]
  40dd40:	stur	x8, [x29, #-8]
  40dd44:	b	40dd78 <__fxstatat@plt+0xadc8>
  40dd48:	ldur	x0, [x29, #-16]
  40dd4c:	ldur	x1, [x29, #-24]
  40dd50:	ldr	x2, [sp]
  40dd54:	bl	40dacc <__fxstatat@plt+0xab1c>
  40dd58:	ldr	x0, [sp, #32]
  40dd5c:	ldr	x1, [sp, #24]
  40dd60:	ldr	x2, [sp, #16]
  40dd64:	bl	40db84 <__fxstatat@plt+0xabd4>
  40dd68:	ldr	x8, [sp, #8]
  40dd6c:	blr	x8
  40dd70:	mov	x8, #0xffffffffffffffff    	// #-1
  40dd74:	stur	x8, [x29, #-8]
  40dd78:	ldur	x0, [x29, #-8]
  40dd7c:	ldp	x29, x30, [sp, #64]
  40dd80:	add	sp, sp, #0x50
  40dd84:	ret
  40dd88:	sub	sp, sp, #0x40
  40dd8c:	stp	x29, x30, [sp, #48]
  40dd90:	add	x29, sp, #0x30
  40dd94:	stur	x0, [x29, #-16]
  40dd98:	str	x1, [sp, #24]
  40dd9c:	str	x2, [sp, #16]
  40dda0:	str	x3, [sp, #8]
  40dda4:	str	xzr, [sp]
  40dda8:	ldr	x8, [sp, #24]
  40ddac:	ldr	x9, [sp]
  40ddb0:	mov	x10, #0x8                   	// #8
  40ddb4:	mul	x9, x10, x9
  40ddb8:	add	x8, x8, x9
  40ddbc:	ldr	x8, [x8]
  40ddc0:	cbz	x8, 40de18 <__fxstatat@plt+0xae68>
  40ddc4:	ldur	x0, [x29, #-16]
  40ddc8:	ldr	x8, [sp, #16]
  40ddcc:	ldr	x9, [sp, #8]
  40ddd0:	ldr	x10, [sp]
  40ddd4:	mul	x9, x9, x10
  40ddd8:	add	x1, x8, x9
  40dddc:	ldr	x2, [sp, #8]
  40dde0:	bl	402c30 <memcmp@plt>
  40dde4:	cbnz	w0, 40de08 <__fxstatat@plt+0xae58>
  40dde8:	ldr	x8, [sp, #24]
  40ddec:	ldr	x9, [sp]
  40ddf0:	mov	x10, #0x8                   	// #8
  40ddf4:	mul	x9, x10, x9
  40ddf8:	add	x8, x8, x9
  40ddfc:	ldr	x8, [x8]
  40de00:	stur	x8, [x29, #-8]
  40de04:	b	40de20 <__fxstatat@plt+0xae70>
  40de08:	ldr	x8, [sp]
  40de0c:	add	x8, x8, #0x1
  40de10:	str	x8, [sp]
  40de14:	b	40dda8 <__fxstatat@plt+0xadf8>
  40de18:	mov	x8, xzr
  40de1c:	stur	x8, [x29, #-8]
  40de20:	ldur	x0, [x29, #-8]
  40de24:	ldp	x29, x30, [sp, #48]
  40de28:	add	sp, sp, #0x40
  40de2c:	ret
  40de30:	sub	sp, sp, #0x30
  40de34:	stp	x29, x30, [sp, #32]
  40de38:	add	x29, sp, #0x20
  40de3c:	stur	x0, [x29, #-8]
  40de40:	ldur	x8, [x29, #-8]
  40de44:	cbnz	x8, 40de58 <__fxstatat@plt+0xaea8>
  40de48:	adrp	x0, 41d000 <__fxstatat@plt+0x1a050>
  40de4c:	add	x0, x0, #0xc1c
  40de50:	bl	402f00 <getenv@plt>
  40de54:	stur	x0, [x29, #-8]
  40de58:	ldur	x8, [x29, #-8]
  40de5c:	cbz	x8, 40de94 <__fxstatat@plt+0xaee4>
  40de60:	ldur	x8, [x29, #-8]
  40de64:	ldrb	w9, [x8]
  40de68:	cbz	w9, 40de94 <__fxstatat@plt+0xaee4>
  40de6c:	ldur	x8, [x29, #-8]
  40de70:	ldur	x0, [x29, #-8]
  40de74:	str	x8, [sp, #16]
  40de78:	bl	40eef4 <__fxstatat@plt+0xbf44>
  40de7c:	ldr	x8, [sp, #16]
  40de80:	cmp	x8, x0
  40de84:	b.ne	40de94 <__fxstatat@plt+0xaee4>  // b.any
  40de88:	ldur	x8, [x29, #-8]
  40de8c:	str	x8, [sp, #8]
  40de90:	b	40dea0 <__fxstatat@plt+0xaef0>
  40de94:	adrp	x8, 41d000 <__fxstatat@plt+0x1a050>
  40de98:	add	x8, x8, #0xc34
  40de9c:	str	x8, [sp, #8]
  40dea0:	ldr	x8, [sp, #8]
  40dea4:	adrp	x9, 42f000 <__fxstatat@plt+0x2c050>
  40dea8:	add	x9, x9, #0x938
  40deac:	str	x8, [x9]
  40deb0:	ldp	x29, x30, [sp, #32]
  40deb4:	add	sp, sp, #0x30
  40deb8:	ret
  40debc:	sub	sp, sp, #0xa0
  40dec0:	stp	x29, x30, [sp, #144]
  40dec4:	add	x29, sp, #0x90
  40dec8:	adrp	x8, 42f000 <__fxstatat@plt+0x2c050>
  40decc:	add	x8, x8, #0x938
  40ded0:	mov	w9, #0x1                   	// #1
  40ded4:	stur	w0, [x29, #-12]
  40ded8:	stur	x1, [x29, #-24]
  40dedc:	stur	w2, [x29, #-28]
  40dee0:	and	w9, w3, w9
  40dee4:	sturb	w9, [x29, #-29]
  40dee8:	ldur	x0, [x29, #-24]
  40deec:	str	x8, [sp, #24]
  40def0:	bl	40eef4 <__fxstatat@plt+0xbf44>
  40def4:	ldur	x8, [x29, #-24]
  40def8:	subs	x8, x0, x8
  40defc:	stur	x8, [x29, #-40]
  40df00:	ldur	x8, [x29, #-40]
  40df04:	ldur	x10, [x29, #-24]
  40df08:	ldur	x11, [x29, #-40]
  40df0c:	add	x0, x10, x11
  40df10:	str	x8, [sp, #16]
  40df14:	bl	402810 <strlen@plt>
  40df18:	ldr	x8, [sp, #16]
  40df1c:	add	x10, x8, x0
  40df20:	stur	x10, [x29, #-48]
  40df24:	ldr	x10, [sp, #24]
  40df28:	ldr	x11, [x10]
  40df2c:	cbnz	x11, 40df3c <__fxstatat@plt+0xaf8c>
  40df30:	mov	x8, xzr
  40df34:	mov	x0, x8
  40df38:	bl	40de30 <__fxstatat@plt+0xae80>
  40df3c:	ldr	x8, [sp, #24]
  40df40:	ldr	x0, [x8]
  40df44:	bl	402810 <strlen@plt>
  40df48:	add	x8, x0, #0x1
  40df4c:	stur	x8, [x29, #-56]
  40df50:	ldur	x8, [x29, #-56]
  40df54:	stur	x8, [x29, #-64]
  40df58:	ldur	x8, [x29, #-64]
  40df5c:	cmp	x8, #0x9
  40df60:	b.cs	40df6c <__fxstatat@plt+0xafbc>  // b.hs, b.nlast
  40df64:	mov	x8, #0x9                   	// #9
  40df68:	stur	x8, [x29, #-64]
  40df6c:	ldur	x8, [x29, #-48]
  40df70:	ldur	x9, [x29, #-64]
  40df74:	add	x8, x8, x9
  40df78:	add	x8, x8, #0x1
  40df7c:	str	x8, [sp, #72]
  40df80:	ldr	x0, [sp, #72]
  40df84:	bl	402a10 <malloc@plt>
  40df88:	str	x0, [sp, #64]
  40df8c:	ldr	x8, [sp, #64]
  40df90:	cbnz	x8, 40dfa0 <__fxstatat@plt+0xaff0>
  40df94:	ldr	x8, [sp, #64]
  40df98:	stur	x8, [x29, #-8]
  40df9c:	b	40e188 <__fxstatat@plt+0xb1d8>
  40dfa0:	mov	x8, xzr
  40dfa4:	str	x8, [sp, #56]
  40dfa8:	mov	w9, #0xffffffff            	// #-1
  40dfac:	str	w9, [sp, #52]
  40dfb0:	str	xzr, [sp, #40]
  40dfb4:	ldr	x0, [sp, #64]
  40dfb8:	ldur	x1, [x29, #-24]
  40dfbc:	ldur	x8, [x29, #-48]
  40dfc0:	add	x2, x8, #0x1
  40dfc4:	bl	4027f0 <memcpy@plt>
  40dfc8:	ldur	w9, [x29, #-28]
  40dfcc:	cmp	w9, #0x1
  40dfd0:	b.ne	40dff4 <__fxstatat@plt+0xb044>  // b.any
  40dfd4:	ldr	x8, [sp, #64]
  40dfd8:	ldur	x9, [x29, #-48]
  40dfdc:	add	x0, x8, x9
  40dfe0:	ldr	x8, [sp, #24]
  40dfe4:	ldr	x1, [x8]
  40dfe8:	ldur	x2, [x29, #-56]
  40dfec:	bl	4027f0 <memcpy@plt>
  40dff0:	b	40e0b4 <__fxstatat@plt+0xb104>
  40dff4:	ldur	w0, [x29, #-12]
  40dff8:	ldr	x2, [sp, #72]
  40dffc:	ldur	x3, [x29, #-48]
  40e000:	ldur	x4, [x29, #-40]
  40e004:	add	x1, sp, #0x40
  40e008:	add	x5, sp, #0x38
  40e00c:	add	x6, sp, #0x34
  40e010:	bl	40e198 <__fxstatat@plt+0xb1e8>
  40e014:	subs	w8, w0, #0x0
  40e018:	mov	w9, w8
  40e01c:	ubfx	x9, x9, #0, #32
  40e020:	cmp	x9, #0x3
  40e024:	str	x9, [sp, #8]
  40e028:	b.hi	40e0b4 <__fxstatat@plt+0xb104>  // b.pmore
  40e02c:	adrp	x8, 41d000 <__fxstatat@plt+0x1a050>
  40e030:	add	x8, x8, #0xc0c
  40e034:	ldr	x11, [sp, #8]
  40e038:	ldrsw	x10, [x8, x11, lsl #2]
  40e03c:	add	x9, x8, x10
  40e040:	br	x9
  40e044:	b	40e0b4 <__fxstatat@plt+0xb104>
  40e048:	ldur	w8, [x29, #-28]
  40e04c:	cmp	w8, #0x2
  40e050:	b.ne	40e078 <__fxstatat@plt+0xb0c8>  // b.any
  40e054:	mov	w8, #0x1                   	// #1
  40e058:	stur	w8, [x29, #-28]
  40e05c:	ldr	x9, [sp, #64]
  40e060:	ldur	x10, [x29, #-48]
  40e064:	add	x0, x9, x10
  40e068:	ldr	x9, [sp, #24]
  40e06c:	ldr	x1, [x9]
  40e070:	ldur	x2, [x29, #-56]
  40e074:	bl	4027f0 <memcpy@plt>
  40e078:	ldr	x0, [sp, #64]
  40e07c:	ldur	x1, [x29, #-48]
  40e080:	ldr	w3, [sp, #52]
  40e084:	mov	w2, #0x7e                  	// #126
  40e088:	add	x4, sp, #0x28
  40e08c:	bl	40e5e4 <__fxstatat@plt+0xb634>
  40e090:	b	40e0b4 <__fxstatat@plt+0xb104>
  40e094:	ldr	x0, [sp, #64]
  40e098:	bl	402ce0 <free@plt>
  40e09c:	bl	402ef0 <__errno_location@plt>
  40e0a0:	mov	w8, #0xc                   	// #12
  40e0a4:	str	w8, [x0]
  40e0a8:	mov	x9, xzr
  40e0ac:	stur	x9, [x29, #-8]
  40e0b0:	b	40e188 <__fxstatat@plt+0xb1d8>
  40e0b4:	ldurb	w8, [x29, #-29]
  40e0b8:	tbnz	w8, #0, 40e0c0 <__fxstatat@plt+0xb110>
  40e0bc:	b	40e170 <__fxstatat@plt+0xb1c0>
  40e0c0:	ldr	w8, [sp, #52]
  40e0c4:	cmp	w8, #0x0
  40e0c8:	cset	w8, ge  // ge = tcont
  40e0cc:	tbnz	w8, #0, 40e0dc <__fxstatat@plt+0xb12c>
  40e0d0:	mov	w8, #0xffffff9c            	// #-100
  40e0d4:	str	w8, [sp, #52]
  40e0d8:	stur	xzr, [x29, #-40]
  40e0dc:	ldur	w8, [x29, #-28]
  40e0e0:	mov	w9, #0x1                   	// #1
  40e0e4:	mov	w10, wzr
  40e0e8:	cmp	w8, #0x1
  40e0ec:	csel	w8, w10, w9, eq  // eq = none
  40e0f0:	str	w8, [sp, #36]
  40e0f4:	ldur	x1, [x29, #-24]
  40e0f8:	ldr	w2, [sp, #52]
  40e0fc:	ldr	x11, [sp, #64]
  40e100:	ldur	x12, [x29, #-40]
  40e104:	add	x3, x11, x12
  40e108:	ldr	w4, [sp, #36]
  40e10c:	mov	w0, #0xffffff9c            	// #-100
  40e110:	bl	413a64 <__fxstatat@plt+0x10ab4>
  40e114:	cbnz	w0, 40e11c <__fxstatat@plt+0xb16c>
  40e118:	b	40e170 <__fxstatat@plt+0xb1c0>
  40e11c:	bl	402ef0 <__errno_location@plt>
  40e120:	ldr	w8, [x0]
  40e124:	str	w8, [sp, #32]
  40e128:	ldr	w8, [sp, #32]
  40e12c:	cmp	w8, #0x11
  40e130:	b.eq	40e16c <__fxstatat@plt+0xb1bc>  // b.none
  40e134:	ldr	x8, [sp, #56]
  40e138:	cbz	x8, 40e144 <__fxstatat@plt+0xb194>
  40e13c:	ldr	x0, [sp, #56]
  40e140:	bl	402b70 <closedir@plt>
  40e144:	ldr	x0, [sp, #64]
  40e148:	bl	402ce0 <free@plt>
  40e14c:	ldr	w8, [sp, #32]
  40e150:	str	w8, [sp, #4]
  40e154:	bl	402ef0 <__errno_location@plt>
  40e158:	ldr	w8, [sp, #4]
  40e15c:	str	w8, [x0]
  40e160:	mov	x9, xzr
  40e164:	stur	x9, [x29, #-8]
  40e168:	b	40e188 <__fxstatat@plt+0xb1d8>
  40e16c:	b	40dfb4 <__fxstatat@plt+0xb004>
  40e170:	ldr	x8, [sp, #56]
  40e174:	cbz	x8, 40e180 <__fxstatat@plt+0xb1d0>
  40e178:	ldr	x0, [sp, #56]
  40e17c:	bl	402b70 <closedir@plt>
  40e180:	ldr	x8, [sp, #64]
  40e184:	stur	x8, [x29, #-8]
  40e188:	ldur	x0, [x29, #-8]
  40e18c:	ldp	x29, x30, [sp, #144]
  40e190:	add	sp, sp, #0xa0
  40e194:	ret
  40e198:	sub	sp, sp, #0xc0
  40e19c:	stp	x29, x30, [sp, #176]
  40e1a0:	add	x29, sp, #0xb0
  40e1a4:	mov	w8, #0x2                   	// #2
  40e1a8:	mov	x9, #0x1                   	// #1
  40e1ac:	stur	w0, [x29, #-8]
  40e1b0:	stur	x1, [x29, #-16]
  40e1b4:	stur	x2, [x29, #-24]
  40e1b8:	stur	x3, [x29, #-32]
  40e1bc:	stur	x4, [x29, #-40]
  40e1c0:	stur	x5, [x29, #-48]
  40e1c4:	stur	x6, [x29, #-56]
  40e1c8:	stur	w8, [x29, #-60]
  40e1cc:	ldur	x10, [x29, #-48]
  40e1d0:	ldr	x10, [x10]
  40e1d4:	stur	x10, [x29, #-72]
  40e1d8:	ldur	x10, [x29, #-16]
  40e1dc:	ldr	x10, [x10]
  40e1e0:	str	x10, [sp, #88]
  40e1e4:	str	x9, [sp, #80]
  40e1e8:	ldr	x9, [sp, #88]
  40e1ec:	ldur	x10, [x29, #-40]
  40e1f0:	add	x9, x9, x10
  40e1f4:	str	x9, [sp, #72]
  40e1f8:	ldr	x0, [sp, #72]
  40e1fc:	bl	40ef94 <__fxstatat@plt+0xbfe4>
  40e200:	str	x0, [sp, #64]
  40e204:	ldur	x9, [x29, #-72]
  40e208:	cbz	x9, 40e218 <__fxstatat@plt+0xb268>
  40e20c:	ldur	x0, [x29, #-72]
  40e210:	bl	402c80 <rewinddir@plt>
  40e214:	b	40e2b8 <__fxstatat@plt+0xb308>
  40e218:	ldr	x8, [sp, #72]
  40e21c:	ldrh	w9, [x8]
  40e220:	strh	w9, [sp, #62]
  40e224:	ldr	x0, [sp, #72]
  40e228:	adrp	x1, 41d000 <__fxstatat@plt+0x1a050>
  40e22c:	add	x1, x1, #0x14
  40e230:	bl	402de0 <strcpy@plt>
  40e234:	ldur	w9, [x29, #-8]
  40e238:	ldr	x1, [sp, #88]
  40e23c:	ldur	x3, [x29, #-56]
  40e240:	mov	w0, w9
  40e244:	mov	w9, wzr
  40e248:	mov	w2, w9
  40e24c:	bl	4115b0 <__fxstatat@plt+0xe600>
  40e250:	stur	x0, [x29, #-72]
  40e254:	ldur	x8, [x29, #-72]
  40e258:	cbnz	x8, 40e274 <__fxstatat@plt+0xb2c4>
  40e25c:	bl	402ef0 <__errno_location@plt>
  40e260:	ldr	w8, [x0]
  40e264:	cmp	w8, #0xc
  40e268:	b.ne	40e274 <__fxstatat@plt+0xb2c4>  // b.any
  40e26c:	mov	w8, #0x3                   	// #3
  40e270:	stur	w8, [x29, #-60]
  40e274:	ldr	x8, [sp, #72]
  40e278:	ldrh	w9, [sp, #62]
  40e27c:	strh	w9, [x8]
  40e280:	ldr	x8, [sp, #72]
  40e284:	ldr	x10, [sp, #64]
  40e288:	add	x0, x8, x10
  40e28c:	adrp	x1, 41d000 <__fxstatat@plt+0x1a050>
  40e290:	add	x1, x1, #0xc31
  40e294:	bl	402de0 <strcpy@plt>
  40e298:	ldur	x8, [x29, #-72]
  40e29c:	cbnz	x8, 40e2ac <__fxstatat@plt+0xb2fc>
  40e2a0:	ldur	w8, [x29, #-60]
  40e2a4:	stur	w8, [x29, #-4]
  40e2a8:	b	40e5d4 <__fxstatat@plt+0xb624>
  40e2ac:	ldur	x8, [x29, #-72]
  40e2b0:	ldur	x9, [x29, #-48]
  40e2b4:	str	x8, [x9]
  40e2b8:	ldur	x0, [x29, #-72]
  40e2bc:	bl	402b10 <readdir@plt>
  40e2c0:	stur	x0, [x29, #-80]
  40e2c4:	cbz	x0, 40e5c0 <__fxstatat@plt+0xb610>
  40e2c8:	ldur	x8, [x29, #-80]
  40e2cc:	add	x0, x8, #0x13
  40e2d0:	bl	402810 <strlen@plt>
  40e2d4:	ldr	x8, [sp, #64]
  40e2d8:	add	x8, x8, #0x4
  40e2dc:	cmp	x0, x8
  40e2e0:	b.cs	40e2e8 <__fxstatat@plt+0xb338>  // b.hs, b.nlast
  40e2e4:	b	40e2b8 <__fxstatat@plt+0xb308>
  40e2e8:	ldr	x8, [sp, #88]
  40e2ec:	ldur	x9, [x29, #-40]
  40e2f0:	add	x0, x8, x9
  40e2f4:	ldur	x8, [x29, #-80]
  40e2f8:	add	x1, x8, #0x13
  40e2fc:	ldr	x8, [sp, #64]
  40e300:	add	x2, x8, #0x2
  40e304:	bl	402c30 <memcmp@plt>
  40e308:	cbz	w0, 40e310 <__fxstatat@plt+0xb360>
  40e30c:	b	40e2b8 <__fxstatat@plt+0xb308>
  40e310:	ldur	x8, [x29, #-80]
  40e314:	add	x8, x8, #0x13
  40e318:	ldr	x9, [sp, #64]
  40e31c:	add	x8, x8, x9
  40e320:	add	x8, x8, #0x2
  40e324:	str	x8, [sp, #48]
  40e328:	ldr	x8, [sp, #48]
  40e32c:	ldrb	w10, [x8]
  40e330:	mov	w11, #0x31                  	// #49
  40e334:	cmp	w11, w10
  40e338:	b.gt	40e34c <__fxstatat@plt+0xb39c>
  40e33c:	ldr	x8, [sp, #48]
  40e340:	ldrb	w9, [x8]
  40e344:	cmp	w9, #0x39
  40e348:	b.le	40e350 <__fxstatat@plt+0xb3a0>
  40e34c:	b	40e2b8 <__fxstatat@plt+0xb308>
  40e350:	ldr	x8, [sp, #48]
  40e354:	ldrb	w9, [x8]
  40e358:	cmp	w9, #0x39
  40e35c:	cset	w9, eq  // eq = none
  40e360:	and	w9, w9, #0x1
  40e364:	strb	w9, [sp, #39]
  40e368:	mov	x8, #0x1                   	// #1
  40e36c:	str	x8, [sp, #24]
  40e370:	ldr	x8, [sp, #48]
  40e374:	ldr	x9, [sp, #24]
  40e378:	ldrb	w10, [x8, x9]
  40e37c:	subs	w10, w10, #0x30
  40e380:	cmp	w10, #0x9
  40e384:	b.hi	40e3cc <__fxstatat@plt+0xb41c>  // b.pmore
  40e388:	ldr	x8, [sp, #48]
  40e38c:	ldr	x9, [sp, #24]
  40e390:	ldrb	w10, [x8, x9]
  40e394:	cmp	w10, #0x39
  40e398:	cset	w10, eq  // eq = none
  40e39c:	mov	w11, #0x1                   	// #1
  40e3a0:	and	w10, w10, #0x1
  40e3a4:	ldrb	w12, [sp, #39]
  40e3a8:	and	w12, w12, #0x1
  40e3ac:	tst	w12, w10
  40e3b0:	cset	w10, ne  // ne = any
  40e3b4:	and	w10, w10, w11
  40e3b8:	strb	w10, [sp, #39]
  40e3bc:	ldr	x8, [sp, #24]
  40e3c0:	add	x8, x8, #0x1
  40e3c4:	str	x8, [sp, #24]
  40e3c8:	b	40e370 <__fxstatat@plt+0xb3c0>
  40e3cc:	ldr	x8, [sp, #48]
  40e3d0:	ldr	x9, [sp, #24]
  40e3d4:	ldrb	w10, [x8, x9]
  40e3d8:	cmp	w10, #0x7e
  40e3dc:	b.ne	40e440 <__fxstatat@plt+0xb490>  // b.any
  40e3e0:	ldr	x8, [sp, #48]
  40e3e4:	ldr	x9, [sp, #24]
  40e3e8:	add	x9, x9, #0x1
  40e3ec:	add	x8, x8, x9
  40e3f0:	ldrb	w10, [x8]
  40e3f4:	cbnz	w10, 40e440 <__fxstatat@plt+0xb490>
  40e3f8:	ldr	x8, [sp, #80]
  40e3fc:	ldr	x9, [sp, #24]
  40e400:	cmp	x8, x9
  40e404:	b.cc	40e444 <__fxstatat@plt+0xb494>  // b.lo, b.ul, b.last
  40e408:	ldr	x8, [sp, #80]
  40e40c:	ldr	x9, [sp, #24]
  40e410:	cmp	x8, x9
  40e414:	b.ne	40e440 <__fxstatat@plt+0xb490>  // b.any
  40e418:	ldr	x8, [sp, #88]
  40e41c:	ldur	x9, [x29, #-32]
  40e420:	add	x8, x8, x9
  40e424:	add	x0, x8, #0x2
  40e428:	ldr	x1, [sp, #48]
  40e42c:	ldr	x2, [sp, #24]
  40e430:	bl	402c30 <memcmp@plt>
  40e434:	cmp	w0, #0x0
  40e438:	cset	w10, le
  40e43c:	tbnz	w10, #0, 40e444 <__fxstatat@plt+0xb494>
  40e440:	b	40e2b8 <__fxstatat@plt+0xb308>
  40e444:	ldrb	w8, [sp, #39]
  40e448:	mov	w0, w8
  40e44c:	and	x9, x0, #0x1
  40e450:	ldr	x10, [sp, #24]
  40e454:	add	x9, x9, x10
  40e458:	str	x9, [sp, #80]
  40e45c:	ldrb	w8, [sp, #39]
  40e460:	mov	w11, #0x1                   	// #1
  40e464:	mov	w12, wzr
  40e468:	tst	w8, #0x1
  40e46c:	csel	w8, w11, w12, ne  // ne = any
  40e470:	stur	w8, [x29, #-60]
  40e474:	ldur	x9, [x29, #-32]
  40e478:	add	x9, x9, #0x2
  40e47c:	ldr	x10, [sp, #80]
  40e480:	add	x9, x9, x10
  40e484:	add	x9, x9, #0x2
  40e488:	str	x9, [sp, #16]
  40e48c:	ldur	x9, [x29, #-24]
  40e490:	ldr	x10, [sp, #16]
  40e494:	cmp	x9, x10
  40e498:	b.cs	40e4fc <__fxstatat@plt+0xb54c>  // b.hs, b.nlast
  40e49c:	ldr	x8, [sp, #16]
  40e4a0:	mov	x9, #0x3fffffffffffffff    	// #4611686018427387903
  40e4a4:	cmp	x9, x8
  40e4a8:	b.cc	40e4bc <__fxstatat@plt+0xb50c>  // b.lo, b.ul, b.last
  40e4ac:	ldr	x8, [sp, #16]
  40e4b0:	mov	x9, #0x2                   	// #2
  40e4b4:	mul	x8, x8, x9
  40e4b8:	str	x8, [sp, #16]
  40e4bc:	ldr	x0, [sp, #88]
  40e4c0:	ldr	x1, [sp, #16]
  40e4c4:	bl	402b20 <realloc@plt>
  40e4c8:	str	x0, [sp, #8]
  40e4cc:	ldr	x8, [sp, #8]
  40e4d0:	cbnz	x8, 40e4ec <__fxstatat@plt+0xb53c>
  40e4d4:	ldr	x8, [sp, #88]
  40e4d8:	ldur	x9, [x29, #-16]
  40e4dc:	str	x8, [x9]
  40e4e0:	mov	w10, #0x3                   	// #3
  40e4e4:	stur	w10, [x29, #-4]
  40e4e8:	b	40e5d4 <__fxstatat@plt+0xb624>
  40e4ec:	ldr	x8, [sp, #8]
  40e4f0:	str	x8, [sp, #88]
  40e4f4:	ldr	x8, [sp, #16]
  40e4f8:	stur	x8, [x29, #-24]
  40e4fc:	ldr	x8, [sp, #88]
  40e500:	ldur	x9, [x29, #-32]
  40e504:	add	x8, x8, x9
  40e508:	str	x8, [sp, #40]
  40e50c:	ldr	x8, [sp, #40]
  40e510:	add	x9, x8, #0x1
  40e514:	str	x9, [sp, #40]
  40e518:	mov	w10, #0x2e                  	// #46
  40e51c:	strb	w10, [x8]
  40e520:	ldr	x8, [sp, #40]
  40e524:	add	x9, x8, #0x1
  40e528:	str	x9, [sp, #40]
  40e52c:	mov	w10, #0x7e                  	// #126
  40e530:	strb	w10, [x8]
  40e534:	ldr	x8, [sp, #40]
  40e538:	mov	w10, #0x30                  	// #48
  40e53c:	strb	w10, [x8]
  40e540:	ldrb	w10, [sp, #39]
  40e544:	and	w10, w10, #0x1
  40e548:	ldr	x8, [sp, #40]
  40e54c:	mov	w0, w10
  40e550:	sxtw	x9, w0
  40e554:	add	x8, x8, x9
  40e558:	str	x8, [sp, #40]
  40e55c:	ldr	x0, [sp, #40]
  40e560:	ldr	x1, [sp, #48]
  40e564:	ldr	x8, [sp, #24]
  40e568:	add	x2, x8, #0x2
  40e56c:	bl	4027f0 <memcpy@plt>
  40e570:	ldr	x8, [sp, #24]
  40e574:	ldr	x9, [sp, #40]
  40e578:	add	x8, x9, x8
  40e57c:	str	x8, [sp, #40]
  40e580:	ldr	x8, [sp, #40]
  40e584:	mov	x9, #0xffffffffffffffff    	// #-1
  40e588:	add	x9, x8, x9
  40e58c:	str	x9, [sp, #40]
  40e590:	ldurb	w10, [x8, #-1]
  40e594:	cmp	w10, #0x39
  40e598:	b.ne	40e5ac <__fxstatat@plt+0xb5fc>  // b.any
  40e59c:	ldr	x8, [sp, #40]
  40e5a0:	mov	w9, #0x30                  	// #48
  40e5a4:	strb	w9, [x8]
  40e5a8:	b	40e580 <__fxstatat@plt+0xb5d0>
  40e5ac:	ldr	x8, [sp, #40]
  40e5b0:	ldrb	w9, [x8]
  40e5b4:	add	w9, w9, #0x1
  40e5b8:	strb	w9, [x8]
  40e5bc:	b	40e2b8 <__fxstatat@plt+0xb308>
  40e5c0:	ldr	x8, [sp, #88]
  40e5c4:	ldur	x9, [x29, #-16]
  40e5c8:	str	x8, [x9]
  40e5cc:	ldur	w10, [x29, #-60]
  40e5d0:	stur	w10, [x29, #-4]
  40e5d4:	ldur	w0, [x29, #-4]
  40e5d8:	ldp	x29, x30, [sp, #176]
  40e5dc:	add	sp, sp, #0xc0
  40e5e0:	ret
  40e5e4:	sub	sp, sp, #0x70
  40e5e8:	stp	x29, x30, [sp, #96]
  40e5ec:	add	x29, sp, #0x60
  40e5f0:	mov	x8, #0xff                  	// #255
  40e5f4:	mov	x9, #0xe                   	// #14
  40e5f8:	stur	x0, [x29, #-8]
  40e5fc:	stur	x1, [x29, #-16]
  40e600:	sturb	w2, [x29, #-17]
  40e604:	stur	w3, [x29, #-24]
  40e608:	stur	x4, [x29, #-32]
  40e60c:	ldur	x0, [x29, #-8]
  40e610:	str	x8, [sp, #16]
  40e614:	str	x9, [sp, #8]
  40e618:	bl	40eef4 <__fxstatat@plt+0xbf44>
  40e61c:	stur	x0, [x29, #-40]
  40e620:	ldur	x0, [x29, #-40]
  40e624:	bl	40ef94 <__fxstatat@plt+0xbfe4>
  40e628:	str	x0, [sp, #48]
  40e62c:	ldr	x8, [sp, #16]
  40e630:	str	x8, [sp, #40]
  40e634:	ldr	x9, [sp, #48]
  40e638:	ldr	x10, [sp, #8]
  40e63c:	cmp	x10, x9
  40e640:	b.cs	40e764 <__fxstatat@plt+0xb7b4>  // b.hs, b.nlast
  40e644:	ldur	x8, [x29, #-32]
  40e648:	ldr	x8, [x8]
  40e64c:	cbnz	x8, 40e758 <__fxstatat@plt+0xb7a8>
  40e650:	ldur	w8, [x29, #-24]
  40e654:	cmp	w8, #0x0
  40e658:	cset	w8, ge  // ge = tcont
  40e65c:	tbnz	w8, #0, 40e6c8 <__fxstatat@plt+0xb718>
  40e660:	ldur	x8, [x29, #-40]
  40e664:	ldrh	w9, [x8]
  40e668:	strh	w9, [sp, #30]
  40e66c:	ldur	x0, [x29, #-40]
  40e670:	adrp	x1, 41d000 <__fxstatat@plt+0x1a050>
  40e674:	add	x1, x1, #0x14
  40e678:	bl	402de0 <strcpy@plt>
  40e67c:	bl	402ef0 <__errno_location@plt>
  40e680:	str	wzr, [x0]
  40e684:	ldur	x0, [x29, #-8]
  40e688:	mov	w1, #0x3                   	// #3
  40e68c:	bl	402940 <pathconf@plt>
  40e690:	str	x0, [sp, #32]
  40e694:	bl	402ef0 <__errno_location@plt>
  40e698:	ldr	w9, [x0]
  40e69c:	cmp	w9, #0x0
  40e6a0:	cset	w9, ne  // ne = any
  40e6a4:	eor	w9, w9, #0x1
  40e6a8:	and	w9, w9, #0x1
  40e6ac:	ldr	x8, [sp, #32]
  40e6b0:	subs	x8, x8, w9, sxtw
  40e6b4:	str	x8, [sp, #32]
  40e6b8:	ldur	x8, [x29, #-40]
  40e6bc:	ldrh	w9, [sp, #30]
  40e6c0:	strh	w9, [x8]
  40e6c4:	b	40e704 <__fxstatat@plt+0xb754>
  40e6c8:	bl	402ef0 <__errno_location@plt>
  40e6cc:	str	wzr, [x0]
  40e6d0:	ldur	w0, [x29, #-24]
  40e6d4:	mov	w1, #0x3                   	// #3
  40e6d8:	bl	402c00 <fpathconf@plt>
  40e6dc:	str	x0, [sp, #32]
  40e6e0:	bl	402ef0 <__errno_location@plt>
  40e6e4:	ldr	w8, [x0]
  40e6e8:	cmp	w8, #0x0
  40e6ec:	cset	w8, ne  // ne = any
  40e6f0:	eor	w8, w8, #0x1
  40e6f4:	and	w8, w8, #0x1
  40e6f8:	ldr	x9, [sp, #32]
  40e6fc:	subs	x9, x9, w8, sxtw
  40e700:	str	x9, [sp, #32]
  40e704:	ldr	x8, [sp, #32]
  40e708:	mov	x9, xzr
  40e70c:	cmp	x9, x8
  40e710:	cset	w10, gt
  40e714:	tbnz	w10, #0, 40e734 <__fxstatat@plt+0xb784>
  40e718:	ldr	x8, [sp, #32]
  40e71c:	mov	x9, #0xffffffffffffffff    	// #-1
  40e720:	cmp	x8, x9
  40e724:	b.hi	40e734 <__fxstatat@plt+0xb784>  // b.pmore
  40e728:	ldr	x8, [sp, #32]
  40e72c:	str	x8, [sp]
  40e730:	b	40e74c <__fxstatat@plt+0xb79c>
  40e734:	ldr	x8, [sp, #32]
  40e738:	mov	x9, #0xffffffffffffffff    	// #-1
  40e73c:	mov	x10, #0xe                   	// #14
  40e740:	cmp	x8, x9
  40e744:	csel	x8, x10, x9, lt  // lt = tstop
  40e748:	str	x8, [sp]
  40e74c:	ldr	x8, [sp]
  40e750:	ldur	x9, [x29, #-32]
  40e754:	str	x8, [x9]
  40e758:	ldur	x8, [x29, #-32]
  40e75c:	ldr	x8, [x8]
  40e760:	str	x8, [sp, #40]
  40e764:	ldr	x8, [sp, #40]
  40e768:	ldr	x9, [sp, #48]
  40e76c:	cmp	x8, x9
  40e770:	b.cs	40e7d4 <__fxstatat@plt+0xb824>  // b.hs, b.nlast
  40e774:	ldur	x8, [x29, #-8]
  40e778:	ldur	x9, [x29, #-16]
  40e77c:	add	x8, x8, x9
  40e780:	ldur	x9, [x29, #-40]
  40e784:	subs	x8, x8, x9
  40e788:	str	x8, [sp, #48]
  40e78c:	ldr	x8, [sp, #40]
  40e790:	ldr	x9, [sp, #48]
  40e794:	cmp	x8, x9
  40e798:	b.hi	40e7a8 <__fxstatat@plt+0xb7f8>  // b.pmore
  40e79c:	ldr	x8, [sp, #40]
  40e7a0:	subs	x8, x8, #0x1
  40e7a4:	str	x8, [sp, #48]
  40e7a8:	ldurb	w8, [x29, #-17]
  40e7ac:	ldur	x9, [x29, #-40]
  40e7b0:	ldr	x10, [sp, #48]
  40e7b4:	add	x9, x9, x10
  40e7b8:	strb	w8, [x9]
  40e7bc:	ldur	x9, [x29, #-40]
  40e7c0:	ldr	x10, [sp, #48]
  40e7c4:	add	x10, x10, #0x1
  40e7c8:	add	x9, x9, x10
  40e7cc:	mov	w8, #0x0                   	// #0
  40e7d0:	strb	w8, [x9]
  40e7d4:	ldp	x29, x30, [sp, #96]
  40e7d8:	add	sp, sp, #0x70
  40e7dc:	ret
  40e7e0:	sub	sp, sp, #0x30
  40e7e4:	stp	x29, x30, [sp, #32]
  40e7e8:	add	x29, sp, #0x20
  40e7ec:	stur	w0, [x29, #-4]
  40e7f0:	str	x1, [sp, #16]
  40e7f4:	str	w2, [sp, #12]
  40e7f8:	ldur	w0, [x29, #-4]
  40e7fc:	ldr	x1, [sp, #16]
  40e800:	ldr	w2, [sp, #12]
  40e804:	mov	w8, #0x1                   	// #1
  40e808:	and	w3, w8, #0x1
  40e80c:	bl	40debc <__fxstatat@plt+0xaf0c>
  40e810:	ldp	x29, x30, [sp, #32]
  40e814:	add	sp, sp, #0x30
  40e818:	ret
  40e81c:	sub	sp, sp, #0x30
  40e820:	stp	x29, x30, [sp, #32]
  40e824:	add	x29, sp, #0x20
  40e828:	stur	w0, [x29, #-4]
  40e82c:	str	x1, [sp, #16]
  40e830:	str	w2, [sp, #12]
  40e834:	ldur	w0, [x29, #-4]
  40e838:	ldr	x1, [sp, #16]
  40e83c:	ldr	w2, [sp, #12]
  40e840:	mov	w8, wzr
  40e844:	and	w3, w8, #0x1
  40e848:	bl	40debc <__fxstatat@plt+0xaf0c>
  40e84c:	str	x0, [sp]
  40e850:	ldr	x9, [sp]
  40e854:	cbnz	x9, 40e85c <__fxstatat@plt+0xb8ac>
  40e858:	bl	417208 <__fxstatat@plt+0x14258>
  40e85c:	ldr	x0, [sp]
  40e860:	ldp	x29, x30, [sp, #32]
  40e864:	add	sp, sp, #0x30
  40e868:	ret
  40e86c:	sub	sp, sp, #0x30
  40e870:	stp	x29, x30, [sp, #32]
  40e874:	add	x29, sp, #0x20
  40e878:	str	x0, [sp, #16]
  40e87c:	str	x1, [sp, #8]
  40e880:	ldr	x8, [sp, #8]
  40e884:	cbz	x8, 40e894 <__fxstatat@plt+0xb8e4>
  40e888:	ldr	x8, [sp, #8]
  40e88c:	ldrb	w9, [x8]
  40e890:	cbnz	w9, 40e8a0 <__fxstatat@plt+0xb8f0>
  40e894:	mov	w8, #0x2                   	// #2
  40e898:	stur	w8, [x29, #-4]
  40e89c:	b	40e8e0 <__fxstatat@plt+0xb930>
  40e8a0:	ldr	x0, [sp, #16]
  40e8a4:	ldr	x1, [sp, #8]
  40e8a8:	adrp	x8, 42f000 <__fxstatat@plt+0x2c050>
  40e8ac:	add	x8, x8, #0x418
  40e8b0:	ldr	x5, [x8]
  40e8b4:	adrp	x2, 41d000 <__fxstatat@plt+0x1a050>
  40e8b8:	add	x2, x2, #0xc58
  40e8bc:	adrp	x8, 41d000 <__fxstatat@plt+0x1a050>
  40e8c0:	add	x8, x8, #0xc38
  40e8c4:	mov	x3, x8
  40e8c8:	mov	x4, #0x4                   	// #4
  40e8cc:	str	x8, [sp]
  40e8d0:	bl	40dcf0 <__fxstatat@plt+0xad40>
  40e8d4:	ldr	x8, [sp]
  40e8d8:	ldr	w9, [x8, x0, lsl #2]
  40e8dc:	stur	w9, [x29, #-4]
  40e8e0:	ldur	w0, [x29, #-4]
  40e8e4:	ldp	x29, x30, [sp, #32]
  40e8e8:	add	sp, sp, #0x30
  40e8ec:	ret
  40e8f0:	sub	sp, sp, #0x30
  40e8f4:	stp	x29, x30, [sp, #32]
  40e8f8:	add	x29, sp, #0x20
  40e8fc:	str	x0, [sp, #16]
  40e900:	str	x1, [sp, #8]
  40e904:	ldr	x8, [sp, #8]
  40e908:	cbz	x8, 40e92c <__fxstatat@plt+0xb97c>
  40e90c:	ldr	x8, [sp, #8]
  40e910:	ldrb	w9, [x8]
  40e914:	cbz	w9, 40e92c <__fxstatat@plt+0xb97c>
  40e918:	ldr	x0, [sp, #16]
  40e91c:	ldr	x1, [sp, #8]
  40e920:	bl	40e86c <__fxstatat@plt+0xb8bc>
  40e924:	stur	w0, [x29, #-4]
  40e928:	b	40e954 <__fxstatat@plt+0xb9a4>
  40e92c:	adrp	x0, 41d000 <__fxstatat@plt+0x1a050>
  40e930:	add	x0, x0, #0xca1
  40e934:	bl	402f00 <getenv@plt>
  40e938:	adrp	x8, 41d000 <__fxstatat@plt+0x1a050>
  40e93c:	add	x8, x8, #0xca0
  40e940:	str	x0, [sp]
  40e944:	mov	x0, x8
  40e948:	ldr	x1, [sp]
  40e94c:	bl	40e86c <__fxstatat@plt+0xb8bc>
  40e950:	stur	w0, [x29, #-4]
  40e954:	ldur	w0, [x29, #-4]
  40e958:	ldp	x29, x30, [sp, #32]
  40e95c:	add	sp, sp, #0x30
  40e960:	ret
  40e964:	sub	sp, sp, #0x60
  40e968:	str	x0, [sp, #80]
  40e96c:	str	x1, [sp, #72]
  40e970:	str	x2, [sp, #64]
  40e974:	ldr	x8, [sp, #80]
  40e978:	cbnz	x8, 40e9a4 <__fxstatat@plt+0xb9f4>
  40e97c:	ldr	x8, [sp, #72]
  40e980:	cbz	x8, 40e990 <__fxstatat@plt+0xb9e0>
  40e984:	ldr	x8, [sp, #72]
  40e988:	str	x8, [sp, #8]
  40e98c:	b	40e998 <__fxstatat@plt+0xb9e8>
  40e990:	mov	x8, #0x2000                	// #8192
  40e994:	str	x8, [sp, #8]
  40e998:	ldr	x8, [sp, #8]
  40e99c:	str	x8, [sp, #56]
  40e9a0:	b	40ea48 <__fxstatat@plt+0xba98>
  40e9a4:	ldr	x8, [sp, #72]
  40e9a8:	cbz	x8, 40ea40 <__fxstatat@plt+0xba90>
  40e9ac:	ldr	x8, [sp, #80]
  40e9b0:	str	x8, [sp, #40]
  40e9b4:	ldr	x8, [sp, #72]
  40e9b8:	str	x8, [sp, #32]
  40e9bc:	ldr	x8, [sp, #40]
  40e9c0:	ldr	x9, [sp, #32]
  40e9c4:	udiv	x10, x8, x9
  40e9c8:	mul	x9, x10, x9
  40e9cc:	subs	x8, x8, x9
  40e9d0:	str	x8, [sp, #16]
  40e9d4:	cbz	x8, 40e9ec <__fxstatat@plt+0xba3c>
  40e9d8:	ldr	x8, [sp, #32]
  40e9dc:	str	x8, [sp, #40]
  40e9e0:	ldr	x8, [sp, #16]
  40e9e4:	str	x8, [sp, #32]
  40e9e8:	b	40e9bc <__fxstatat@plt+0xba0c>
  40e9ec:	ldr	x8, [sp, #80]
  40e9f0:	ldr	x9, [sp, #32]
  40e9f4:	udiv	x8, x8, x9
  40e9f8:	str	x8, [sp, #24]
  40e9fc:	ldr	x8, [sp, #24]
  40ea00:	ldr	x9, [sp, #72]
  40ea04:	mul	x8, x8, x9
  40ea08:	str	x8, [sp, #48]
  40ea0c:	ldr	x8, [sp, #48]
  40ea10:	ldr	x9, [sp, #64]
  40ea14:	cmp	x8, x9
  40ea18:	b.hi	40ea40 <__fxstatat@plt+0xba90>  // b.pmore
  40ea1c:	ldr	x8, [sp, #48]
  40ea20:	ldr	x9, [sp, #72]
  40ea24:	udiv	x8, x8, x9
  40ea28:	ldr	x9, [sp, #24]
  40ea2c:	cmp	x8, x9
  40ea30:	b.ne	40ea40 <__fxstatat@plt+0xba90>  // b.any
  40ea34:	ldr	x8, [sp, #48]
  40ea38:	str	x8, [sp, #88]
  40ea3c:	b	40ea74 <__fxstatat@plt+0xbac4>
  40ea40:	ldr	x8, [sp, #80]
  40ea44:	str	x8, [sp, #56]
  40ea48:	ldr	x8, [sp, #56]
  40ea4c:	ldr	x9, [sp, #64]
  40ea50:	cmp	x8, x9
  40ea54:	b.hi	40ea64 <__fxstatat@plt+0xbab4>  // b.pmore
  40ea58:	ldr	x8, [sp, #56]
  40ea5c:	str	x8, [sp]
  40ea60:	b	40ea6c <__fxstatat@plt+0xbabc>
  40ea64:	ldr	x8, [sp, #64]
  40ea68:	str	x8, [sp]
  40ea6c:	ldr	x8, [sp]
  40ea70:	str	x8, [sp, #88]
  40ea74:	ldr	x0, [sp, #88]
  40ea78:	add	sp, sp, #0x60
  40ea7c:	ret
  40ea80:	sub	sp, sp, #0x10
  40ea84:	adrp	x8, 42f000 <__fxstatat@plt+0x2c050>
  40ea88:	add	x8, x8, #0x940
  40ea8c:	str	x0, [sp, #8]
  40ea90:	ldr	x9, [sp, #8]
  40ea94:	str	x9, [x8]
  40ea98:	add	sp, sp, #0x10
  40ea9c:	ret
  40eaa0:	sub	sp, sp, #0x40
  40eaa4:	stp	x29, x30, [sp, #48]
  40eaa8:	add	x29, sp, #0x30
  40eaac:	mov	w8, #0x0                   	// #0
  40eab0:	adrp	x9, 42f000 <__fxstatat@plt+0x2c050>
  40eab4:	add	x9, x9, #0x4a8
  40eab8:	sturb	w8, [x29, #-1]
  40eabc:	ldr	x0, [x9]
  40eac0:	str	x9, [sp, #24]
  40eac4:	bl	4176f8 <__fxstatat@plt+0x14748>
  40eac8:	cmp	x0, #0x0
  40eacc:	cset	w8, ls  // ls = plast
  40ead0:	tbnz	w8, #0, 40eb08 <__fxstatat@plt+0xbb58>
  40ead4:	ldr	x8, [sp, #24]
  40ead8:	ldr	x0, [x8]
  40eadc:	mov	x9, xzr
  40eae0:	mov	x1, x9
  40eae4:	mov	w2, #0x1                   	// #1
  40eae8:	bl	417788 <__fxstatat@plt+0x147d8>
  40eaec:	cbnz	w0, 40eb08 <__fxstatat@plt+0xbb58>
  40eaf0:	ldr	x8, [sp, #24]
  40eaf4:	ldr	x0, [x8]
  40eaf8:	bl	417660 <__fxstatat@plt+0x146b0>
  40eafc:	cbz	w0, 40eb08 <__fxstatat@plt+0xbb58>
  40eb00:	mov	w8, #0x1                   	// #1
  40eb04:	sturb	w8, [x29, #-1]
  40eb08:	ldr	x8, [sp, #24]
  40eb0c:	ldr	x0, [x8]
  40eb10:	bl	418264 <__fxstatat@plt+0x152b4>
  40eb14:	cbz	w0, 40eb20 <__fxstatat@plt+0xbb70>
  40eb18:	mov	w8, #0x1                   	// #1
  40eb1c:	sturb	w8, [x29, #-1]
  40eb20:	ldurb	w8, [x29, #-1]
  40eb24:	tbnz	w8, #0, 40eb2c <__fxstatat@plt+0xbb7c>
  40eb28:	b	40ebb0 <__fxstatat@plt+0xbc00>
  40eb2c:	adrp	x0, 41d000 <__fxstatat@plt+0x1a050>
  40eb30:	add	x0, x0, #0xcd7
  40eb34:	bl	402f30 <gettext@plt>
  40eb38:	stur	x0, [x29, #-16]
  40eb3c:	adrp	x8, 42f000 <__fxstatat@plt+0x2c050>
  40eb40:	add	x8, x8, #0x940
  40eb44:	ldr	x8, [x8]
  40eb48:	cbz	x8, 40eb90 <__fxstatat@plt+0xbbe0>
  40eb4c:	bl	402ef0 <__errno_location@plt>
  40eb50:	ldr	w1, [x0]
  40eb54:	adrp	x8, 42f000 <__fxstatat@plt+0x2c050>
  40eb58:	add	x8, x8, #0x940
  40eb5c:	ldr	x0, [x8]
  40eb60:	str	w1, [sp, #20]
  40eb64:	bl	413690 <__fxstatat@plt+0x106e0>
  40eb68:	ldur	x4, [x29, #-16]
  40eb6c:	mov	w9, wzr
  40eb70:	str	x0, [sp, #8]
  40eb74:	mov	w0, w9
  40eb78:	ldr	w1, [sp, #20]
  40eb7c:	adrp	x2, 41d000 <__fxstatat@plt+0x1a050>
  40eb80:	add	x2, x2, #0xcea
  40eb84:	ldr	x3, [sp, #8]
  40eb88:	bl	402850 <error@plt>
  40eb8c:	b	40ebb0 <__fxstatat@plt+0xbc00>
  40eb90:	bl	402ef0 <__errno_location@plt>
  40eb94:	ldr	w1, [x0]
  40eb98:	ldur	x3, [x29, #-16]
  40eb9c:	mov	w8, wzr
  40eba0:	mov	w0, w8
  40eba4:	adrp	x2, 41d000 <__fxstatat@plt+0x1a050>
  40eba8:	add	x2, x2, #0x60e
  40ebac:	bl	402850 <error@plt>
  40ebb0:	bl	40ec28 <__fxstatat@plt+0xbc78>
  40ebb4:	ldurb	w8, [x29, #-1]
  40ebb8:	tbnz	w8, #0, 40ebc0 <__fxstatat@plt+0xbc10>
  40ebbc:	b	40ebd0 <__fxstatat@plt+0xbc20>
  40ebc0:	adrp	x8, 42f000 <__fxstatat@plt+0x2c050>
  40ebc4:	add	x8, x8, #0x420
  40ebc8:	ldr	w0, [x8]
  40ebcc:	bl	402800 <_exit@plt>
  40ebd0:	ldp	x29, x30, [sp, #48]
  40ebd4:	add	sp, sp, #0x40
  40ebd8:	ret
  40ebdc:	sub	sp, sp, #0x10
  40ebe0:	adrp	x8, 42f000 <__fxstatat@plt+0x2c050>
  40ebe4:	add	x8, x8, #0x948
  40ebe8:	str	x0, [sp, #8]
  40ebec:	ldr	x9, [sp, #8]
  40ebf0:	str	x9, [x8]
  40ebf4:	add	sp, sp, #0x10
  40ebf8:	ret
  40ebfc:	sub	sp, sp, #0x10
  40ec00:	adrp	x8, 42f000 <__fxstatat@plt+0x2c050>
  40ec04:	add	x8, x8, #0x950
  40ec08:	mov	w9, #0x1                   	// #1
  40ec0c:	and	w9, w0, w9
  40ec10:	strb	w9, [sp, #15]
  40ec14:	ldrb	w9, [sp, #15]
  40ec18:	and	w9, w9, #0x1
  40ec1c:	strb	w9, [x8]
  40ec20:	add	sp, sp, #0x10
  40ec24:	ret
  40ec28:	sub	sp, sp, #0x30
  40ec2c:	stp	x29, x30, [sp, #32]
  40ec30:	add	x29, sp, #0x20
  40ec34:	adrp	x8, 42f000 <__fxstatat@plt+0x2c050>
  40ec38:	add	x8, x8, #0x4a0
  40ec3c:	ldr	x0, [x8]
  40ec40:	bl	418264 <__fxstatat@plt+0x152b4>
  40ec44:	cbz	w0, 40ed00 <__fxstatat@plt+0xbd50>
  40ec48:	adrp	x8, 42f000 <__fxstatat@plt+0x2c050>
  40ec4c:	add	x8, x8, #0x950
  40ec50:	ldrb	w9, [x8]
  40ec54:	tbnz	w9, #0, 40ec5c <__fxstatat@plt+0xbcac>
  40ec58:	b	40ec6c <__fxstatat@plt+0xbcbc>
  40ec5c:	bl	402ef0 <__errno_location@plt>
  40ec60:	ldr	w8, [x0]
  40ec64:	cmp	w8, #0x20
  40ec68:	b.eq	40ed00 <__fxstatat@plt+0xbd50>  // b.none
  40ec6c:	adrp	x0, 41d000 <__fxstatat@plt+0x1a050>
  40ec70:	add	x0, x0, #0xcf1
  40ec74:	bl	402f30 <gettext@plt>
  40ec78:	stur	x0, [x29, #-8]
  40ec7c:	adrp	x8, 42f000 <__fxstatat@plt+0x2c050>
  40ec80:	add	x8, x8, #0x948
  40ec84:	ldr	x8, [x8]
  40ec88:	cbz	x8, 40ecd0 <__fxstatat@plt+0xbd20>
  40ec8c:	bl	402ef0 <__errno_location@plt>
  40ec90:	ldr	w1, [x0]
  40ec94:	adrp	x8, 42f000 <__fxstatat@plt+0x2c050>
  40ec98:	add	x8, x8, #0x948
  40ec9c:	ldr	x0, [x8]
  40eca0:	stur	w1, [x29, #-12]
  40eca4:	bl	413690 <__fxstatat@plt+0x106e0>
  40eca8:	ldur	x4, [x29, #-8]
  40ecac:	mov	w9, wzr
  40ecb0:	str	x0, [sp, #8]
  40ecb4:	mov	w0, w9
  40ecb8:	ldur	w1, [x29, #-12]
  40ecbc:	adrp	x2, 41d000 <__fxstatat@plt+0x1a050>
  40ecc0:	add	x2, x2, #0xcea
  40ecc4:	ldr	x3, [sp, #8]
  40ecc8:	bl	402850 <error@plt>
  40eccc:	b	40ecf0 <__fxstatat@plt+0xbd40>
  40ecd0:	bl	402ef0 <__errno_location@plt>
  40ecd4:	ldr	w1, [x0]
  40ecd8:	ldur	x3, [x29, #-8]
  40ecdc:	mov	w8, wzr
  40ece0:	mov	w0, w8
  40ece4:	adrp	x2, 41d000 <__fxstatat@plt+0x1a050>
  40ece8:	add	x2, x2, #0x60e
  40ecec:	bl	402850 <error@plt>
  40ecf0:	adrp	x8, 42f000 <__fxstatat@plt+0x2c050>
  40ecf4:	add	x8, x8, #0x420
  40ecf8:	ldr	w0, [x8]
  40ecfc:	bl	402800 <_exit@plt>
  40ed00:	adrp	x8, 42f000 <__fxstatat@plt+0x2c050>
  40ed04:	add	x8, x8, #0x488
  40ed08:	ldr	x0, [x8]
  40ed0c:	bl	418264 <__fxstatat@plt+0x152b4>
  40ed10:	cbz	w0, 40ed24 <__fxstatat@plt+0xbd74>
  40ed14:	adrp	x8, 42f000 <__fxstatat@plt+0x2c050>
  40ed18:	add	x8, x8, #0x420
  40ed1c:	ldr	w0, [x8]
  40ed20:	bl	402800 <_exit@plt>
  40ed24:	ldp	x29, x30, [sp, #32]
  40ed28:	add	sp, sp, #0x30
  40ed2c:	ret
  40ed30:	sub	sp, sp, #0x20
  40ed34:	stp	x29, x30, [sp, #16]
  40ed38:	add	x29, sp, #0x10
  40ed3c:	str	x0, [sp, #8]
  40ed40:	ldr	x0, [sp, #8]
  40ed44:	bl	40ee1c <__fxstatat@plt+0xbe6c>
  40ed48:	str	x0, [sp]
  40ed4c:	ldr	x8, [sp]
  40ed50:	cbnz	x8, 40ed58 <__fxstatat@plt+0xbda8>
  40ed54:	bl	417208 <__fxstatat@plt+0x14258>
  40ed58:	ldr	x0, [sp]
  40ed5c:	ldp	x29, x30, [sp, #16]
  40ed60:	add	sp, sp, #0x20
  40ed64:	ret
  40ed68:	sub	sp, sp, #0x30
  40ed6c:	stp	x29, x30, [sp, #32]
  40ed70:	add	x29, sp, #0x20
  40ed74:	stur	x0, [x29, #-8]
  40ed78:	str	xzr, [sp, #16]
  40ed7c:	ldr	x8, [sp, #16]
  40ed80:	cbz	x8, 40ed90 <__fxstatat@plt+0xbde0>
  40ed84:	mov	w8, wzr
  40ed88:	str	w8, [sp, #4]
  40ed8c:	b	40edac <__fxstatat@plt+0xbdfc>
  40ed90:	ldur	x8, [x29, #-8]
  40ed94:	ldrb	w9, [x8]
  40ed98:	mov	w10, wzr
  40ed9c:	mov	w11, #0x1                   	// #1
  40eda0:	cmp	w9, #0x2f
  40eda4:	csel	w9, w11, w10, eq  // eq = none
  40eda8:	str	w9, [sp, #4]
  40edac:	ldr	w8, [sp, #4]
  40edb0:	ldr	x9, [sp, #16]
  40edb4:	add	x9, x9, w8, sxtw
  40edb8:	str	x9, [sp, #16]
  40edbc:	ldur	x0, [x29, #-8]
  40edc0:	bl	40eef4 <__fxstatat@plt+0xbf44>
  40edc4:	ldur	x9, [x29, #-8]
  40edc8:	subs	x9, x0, x9
  40edcc:	str	x9, [sp, #8]
  40edd0:	ldr	x8, [sp, #16]
  40edd4:	ldr	x9, [sp, #8]
  40edd8:	cmp	x8, x9
  40eddc:	b.cs	40ee0c <__fxstatat@plt+0xbe5c>  // b.hs, b.nlast
  40ede0:	ldur	x8, [x29, #-8]
  40ede4:	ldr	x9, [sp, #8]
  40ede8:	subs	x9, x9, #0x1
  40edec:	ldrb	w10, [x8, x9]
  40edf0:	cmp	w10, #0x2f
  40edf4:	b.eq	40edfc <__fxstatat@plt+0xbe4c>  // b.none
  40edf8:	b	40ee0c <__fxstatat@plt+0xbe5c>
  40edfc:	ldr	x8, [sp, #8]
  40ee00:	subs	x8, x8, #0x1
  40ee04:	str	x8, [sp, #8]
  40ee08:	b	40edd0 <__fxstatat@plt+0xbe20>
  40ee0c:	ldr	x0, [sp, #8]
  40ee10:	ldp	x29, x30, [sp, #32]
  40ee14:	add	sp, sp, #0x30
  40ee18:	ret
  40ee1c:	sub	sp, sp, #0x40
  40ee20:	stp	x29, x30, [sp, #48]
  40ee24:	add	x29, sp, #0x30
  40ee28:	stur	x0, [x29, #-16]
  40ee2c:	ldur	x0, [x29, #-16]
  40ee30:	bl	40ed68 <__fxstatat@plt+0xbdb8>
  40ee34:	str	x0, [sp, #24]
  40ee38:	ldr	x8, [sp, #24]
  40ee3c:	mov	w9, #0x1                   	// #1
  40ee40:	str	w9, [sp, #4]
  40ee44:	cbz	x8, 40ee50 <__fxstatat@plt+0xbea0>
  40ee48:	mov	w8, #0x0                   	// #0
  40ee4c:	str	w8, [sp, #4]
  40ee50:	ldr	w8, [sp, #4]
  40ee54:	and	w8, w8, #0x1
  40ee58:	strb	w8, [sp, #23]
  40ee5c:	ldr	x9, [sp, #24]
  40ee60:	ldrb	w8, [sp, #23]
  40ee64:	mov	w0, w8
  40ee68:	and	x10, x0, #0x1
  40ee6c:	add	x9, x9, x10
  40ee70:	add	x0, x9, #0x1
  40ee74:	bl	402a10 <malloc@plt>
  40ee78:	str	x0, [sp, #8]
  40ee7c:	ldr	x9, [sp, #8]
  40ee80:	cbnz	x9, 40ee90 <__fxstatat@plt+0xbee0>
  40ee84:	mov	x8, xzr
  40ee88:	stur	x8, [x29, #-8]
  40ee8c:	b	40eee4 <__fxstatat@plt+0xbf34>
  40ee90:	ldr	x0, [sp, #8]
  40ee94:	ldur	x1, [x29, #-16]
  40ee98:	ldr	x2, [sp, #24]
  40ee9c:	bl	4027f0 <memcpy@plt>
  40eea0:	ldrb	w8, [sp, #23]
  40eea4:	tbnz	w8, #0, 40eeac <__fxstatat@plt+0xbefc>
  40eea8:	b	40eec8 <__fxstatat@plt+0xbf18>
  40eeac:	ldr	x8, [sp, #8]
  40eeb0:	ldr	x9, [sp, #24]
  40eeb4:	add	x10, x9, #0x1
  40eeb8:	str	x10, [sp, #24]
  40eebc:	add	x8, x8, x9
  40eec0:	mov	w11, #0x2e                  	// #46
  40eec4:	strb	w11, [x8]
  40eec8:	ldr	x8, [sp, #8]
  40eecc:	ldr	x9, [sp, #24]
  40eed0:	add	x8, x8, x9
  40eed4:	mov	w10, #0x0                   	// #0
  40eed8:	strb	w10, [x8]
  40eedc:	ldr	x8, [sp, #8]
  40eee0:	stur	x8, [x29, #-8]
  40eee4:	ldur	x0, [x29, #-8]
  40eee8:	ldp	x29, x30, [sp, #48]
  40eeec:	add	sp, sp, #0x40
  40eef0:	ret
  40eef4:	sub	sp, sp, #0x20
  40eef8:	mov	w8, #0x0                   	// #0
  40eefc:	str	x0, [sp, #24]
  40ef00:	ldr	x9, [sp, #24]
  40ef04:	str	x9, [sp, #16]
  40ef08:	strb	w8, [sp, #7]
  40ef0c:	ldr	x8, [sp, #16]
  40ef10:	ldrb	w9, [x8]
  40ef14:	cmp	w9, #0x2f
  40ef18:	b.ne	40ef2c <__fxstatat@plt+0xbf7c>  // b.any
  40ef1c:	ldr	x8, [sp, #16]
  40ef20:	add	x8, x8, #0x1
  40ef24:	str	x8, [sp, #16]
  40ef28:	b	40ef0c <__fxstatat@plt+0xbf5c>
  40ef2c:	ldr	x8, [sp, #16]
  40ef30:	str	x8, [sp, #8]
  40ef34:	ldr	x8, [sp, #8]
  40ef38:	ldrb	w9, [x8]
  40ef3c:	cbz	w9, 40ef88 <__fxstatat@plt+0xbfd8>
  40ef40:	ldr	x8, [sp, #8]
  40ef44:	ldrb	w9, [x8]
  40ef48:	cmp	w9, #0x2f
  40ef4c:	b.ne	40ef5c <__fxstatat@plt+0xbfac>  // b.any
  40ef50:	mov	w8, #0x1                   	// #1
  40ef54:	strb	w8, [sp, #7]
  40ef58:	b	40ef78 <__fxstatat@plt+0xbfc8>
  40ef5c:	ldrb	w8, [sp, #7]
  40ef60:	tbnz	w8, #0, 40ef68 <__fxstatat@plt+0xbfb8>
  40ef64:	b	40ef78 <__fxstatat@plt+0xbfc8>
  40ef68:	ldr	x8, [sp, #8]
  40ef6c:	str	x8, [sp, #16]
  40ef70:	mov	w9, #0x0                   	// #0
  40ef74:	strb	w9, [sp, #7]
  40ef78:	ldr	x8, [sp, #8]
  40ef7c:	add	x8, x8, #0x1
  40ef80:	str	x8, [sp, #8]
  40ef84:	b	40ef34 <__fxstatat@plt+0xbf84>
  40ef88:	ldr	x0, [sp, #16]
  40ef8c:	add	sp, sp, #0x20
  40ef90:	ret
  40ef94:	sub	sp, sp, #0x30
  40ef98:	stp	x29, x30, [sp, #32]
  40ef9c:	add	x29, sp, #0x20
  40efa0:	stur	x0, [x29, #-8]
  40efa4:	str	xzr, [sp, #8]
  40efa8:	ldur	x0, [x29, #-8]
  40efac:	bl	402810 <strlen@plt>
  40efb0:	str	x0, [sp, #16]
  40efb4:	ldr	x8, [sp, #16]
  40efb8:	mov	x9, #0x1                   	// #1
  40efbc:	mov	w10, #0x0                   	// #0
  40efc0:	cmp	x9, x8
  40efc4:	str	w10, [sp, #4]
  40efc8:	b.cs	40efe8 <__fxstatat@plt+0xc038>  // b.hs, b.nlast
  40efcc:	ldur	x8, [x29, #-8]
  40efd0:	ldr	x9, [sp, #16]
  40efd4:	subs	x9, x9, #0x1
  40efd8:	ldrb	w10, [x8, x9]
  40efdc:	cmp	w10, #0x2f
  40efe0:	cset	w10, eq  // eq = none
  40efe4:	str	w10, [sp, #4]
  40efe8:	ldr	w8, [sp, #4]
  40efec:	tbnz	w8, #0, 40eff4 <__fxstatat@plt+0xc044>
  40eff0:	b	40f004 <__fxstatat@plt+0xc054>
  40eff4:	ldr	x8, [sp, #16]
  40eff8:	subs	x8, x8, #0x1
  40effc:	str	x8, [sp, #16]
  40f000:	b	40efb4 <__fxstatat@plt+0xc004>
  40f004:	ldr	x0, [sp, #16]
  40f008:	ldp	x29, x30, [sp, #32]
  40f00c:	add	sp, sp, #0x30
  40f010:	ret
  40f014:	sub	sp, sp, #0x40
  40f018:	stp	x29, x30, [sp, #48]
  40f01c:	add	x29, sp, #0x30
  40f020:	stur	x0, [x29, #-8]
  40f024:	ldur	x0, [x29, #-8]
  40f028:	bl	40eef4 <__fxstatat@plt+0xbf44>
  40f02c:	stur	x0, [x29, #-16]
  40f030:	ldur	x8, [x29, #-16]
  40f034:	ldrb	w9, [x8]
  40f038:	cbnz	w9, 40f044 <__fxstatat@plt+0xc094>
  40f03c:	ldur	x8, [x29, #-8]
  40f040:	stur	x8, [x29, #-16]
  40f044:	ldur	x8, [x29, #-16]
  40f048:	ldur	x0, [x29, #-16]
  40f04c:	str	x8, [sp, #8]
  40f050:	bl	40ef94 <__fxstatat@plt+0xbfe4>
  40f054:	ldr	x8, [sp, #8]
  40f058:	add	x9, x8, x0
  40f05c:	str	x9, [sp, #24]
  40f060:	ldr	x9, [sp, #24]
  40f064:	ldrb	w10, [x9]
  40f068:	cmp	w10, #0x0
  40f06c:	cset	w10, ne  // ne = any
  40f070:	mov	w11, #0x1                   	// #1
  40f074:	and	w10, w10, w11
  40f078:	strb	w10, [sp, #23]
  40f07c:	ldr	x9, [sp, #24]
  40f080:	mov	w10, #0x0                   	// #0
  40f084:	strb	w10, [x9]
  40f088:	ldrb	w10, [sp, #23]
  40f08c:	and	w0, w10, #0x1
  40f090:	ldp	x29, x30, [sp, #48]
  40f094:	add	sp, sp, #0x40
  40f098:	ret
  40f09c:	sub	sp, sp, #0x30
  40f0a0:	stp	x29, x30, [sp, #32]
  40f0a4:	add	x29, sp, #0x20
  40f0a8:	stur	w0, [x29, #-4]
  40f0ac:	str	x1, [sp, #16]
  40f0b0:	str	x2, [sp, #8]
  40f0b4:	str	w3, [sp, #4]
  40f0b8:	ldur	w0, [x29, #-4]
  40f0bc:	ldr	x1, [sp, #16]
  40f0c0:	ldr	x2, [sp, #8]
  40f0c4:	ldr	w3, [sp, #4]
  40f0c8:	bl	402be0 <posix_fadvise@plt>
  40f0cc:	str	w0, [sp]
  40f0d0:	ldp	x29, x30, [sp, #32]
  40f0d4:	add	sp, sp, #0x30
  40f0d8:	ret
  40f0dc:	sub	sp, sp, #0x20
  40f0e0:	stp	x29, x30, [sp, #16]
  40f0e4:	add	x29, sp, #0x10
  40f0e8:	str	x0, [sp, #8]
  40f0ec:	str	w1, [sp, #4]
  40f0f0:	ldr	x8, [sp, #8]
  40f0f4:	cbz	x8, 40f114 <__fxstatat@plt+0xc164>
  40f0f8:	ldr	x0, [sp, #8]
  40f0fc:	bl	4029a0 <fileno@plt>
  40f100:	ldr	w3, [sp, #4]
  40f104:	mov	x8, xzr
  40f108:	mov	x1, x8
  40f10c:	mov	x2, x8
  40f110:	bl	40f09c <__fxstatat@plt+0xc0ec>
  40f114:	ldp	x29, x30, [sp, #16]
  40f118:	add	sp, sp, #0x20
  40f11c:	ret
  40f120:	sub	sp, sp, #0x120
  40f124:	stp	x29, x30, [sp, #256]
  40f128:	str	x28, [sp, #272]
  40f12c:	add	x29, sp, #0x100
  40f130:	str	q7, [sp, #144]
  40f134:	str	q6, [sp, #128]
  40f138:	str	q5, [sp, #112]
  40f13c:	str	q4, [sp, #96]
  40f140:	str	q3, [sp, #80]
  40f144:	str	q2, [sp, #64]
  40f148:	str	q1, [sp, #48]
  40f14c:	str	q0, [sp, #32]
  40f150:	stur	x7, [x29, #-56]
  40f154:	stur	x6, [x29, #-64]
  40f158:	stur	x5, [x29, #-72]
  40f15c:	stur	x4, [x29, #-80]
  40f160:	stur	x3, [x29, #-88]
  40f164:	stur	x2, [x29, #-96]
  40f168:	stur	x0, [x29, #-8]
  40f16c:	stur	w1, [x29, #-12]
  40f170:	mov	w8, wzr
  40f174:	stur	w8, [x29, #-16]
  40f178:	ldurb	w8, [x29, #-12]
  40f17c:	tbz	w8, #6, 40f228 <__fxstatat@plt+0xc278>
  40f180:	b	40f184 <__fxstatat@plt+0xc1d4>
  40f184:	mov	w8, #0xffffff80            	// #-128
  40f188:	stur	w8, [x29, #-20]
  40f18c:	mov	w8, #0xffffffd0            	// #-48
  40f190:	stur	w8, [x29, #-24]
  40f194:	add	x9, x29, #0x20
  40f198:	stur	x9, [x29, #-48]
  40f19c:	add	x9, sp, #0x20
  40f1a0:	add	x9, x9, #0x80
  40f1a4:	stur	x9, [x29, #-32]
  40f1a8:	sub	x9, x29, #0x60
  40f1ac:	add	x9, x9, #0x30
  40f1b0:	stur	x9, [x29, #-40]
  40f1b4:	sub	x9, x29, #0x30
  40f1b8:	add	x9, x9, #0x18
  40f1bc:	ldur	w8, [x29, #-24]
  40f1c0:	mov	w10, w8
  40f1c4:	str	x9, [sp, #24]
  40f1c8:	str	w10, [sp, #20]
  40f1cc:	tbz	w8, #31, 40f204 <__fxstatat@plt+0xc254>
  40f1d0:	b	40f1d4 <__fxstatat@plt+0xc224>
  40f1d4:	ldr	w8, [sp, #20]
  40f1d8:	add	w9, w8, #0x8
  40f1dc:	ldr	x10, [sp, #24]
  40f1e0:	str	w9, [x10]
  40f1e4:	subs	w9, w9, #0x0
  40f1e8:	b.gt	40f204 <__fxstatat@plt+0xc254>
  40f1ec:	b	40f1f0 <__fxstatat@plt+0xc240>
  40f1f0:	ldur	x8, [x29, #-40]
  40f1f4:	ldr	w9, [sp, #20]
  40f1f8:	add	x8, x8, w9, sxtw
  40f1fc:	str	x8, [sp, #8]
  40f200:	b	40f218 <__fxstatat@plt+0xc268>
  40f204:	ldur	x8, [x29, #-48]
  40f208:	add	x9, x8, #0x8
  40f20c:	stur	x9, [x29, #-48]
  40f210:	str	x8, [sp, #8]
  40f214:	b	40f218 <__fxstatat@plt+0xc268>
  40f218:	ldr	x8, [sp, #8]
  40f21c:	ldr	w9, [x8]
  40f220:	stur	w9, [x29, #-16]
  40f224:	b	40f228 <__fxstatat@plt+0xc278>
  40f228:	ldur	x0, [x29, #-8]
  40f22c:	ldur	w1, [x29, #-12]
  40f230:	ldur	w2, [x29, #-16]
  40f234:	bl	402a40 <open@plt>
  40f238:	bl	414fd8 <__fxstatat@plt+0x12028>
  40f23c:	ldr	x28, [sp, #272]
  40f240:	ldp	x29, x30, [sp, #256]
  40f244:	add	sp, sp, #0x120
  40f248:	ret
  40f24c:	sub	sp, sp, #0x40
  40f250:	stp	x29, x30, [sp, #48]
  40f254:	add	x29, sp, #0x30
  40f258:	stur	x0, [x29, #-8]
  40f25c:	stur	x1, [x29, #-16]
  40f260:	str	x2, [sp, #24]
  40f264:	ldur	x8, [x29, #-8]
  40f268:	cbnz	x8, 40f270 <__fxstatat@plt+0xc2c0>
  40f26c:	b	40f2e0 <__fxstatat@plt+0xc330>
  40f270:	mov	x0, #0x18                  	// #24
  40f274:	bl	416eb8 <__fxstatat@plt+0x13f08>
  40f278:	str	x0, [sp, #16]
  40f27c:	ldur	x0, [x29, #-16]
  40f280:	bl	4171cc <__fxstatat@plt+0x1421c>
  40f284:	ldr	x8, [sp, #16]
  40f288:	str	x0, [x8]
  40f28c:	ldr	x8, [sp, #24]
  40f290:	ldr	x8, [x8, #8]
  40f294:	ldr	x9, [sp, #16]
  40f298:	str	x8, [x9, #8]
  40f29c:	ldr	x8, [sp, #24]
  40f2a0:	ldr	x8, [x8]
  40f2a4:	ldr	x9, [sp, #16]
  40f2a8:	str	x8, [x9, #16]
  40f2ac:	ldur	x0, [x29, #-8]
  40f2b0:	ldr	x1, [sp, #16]
  40f2b4:	bl	410fbc <__fxstatat@plt+0xe00c>
  40f2b8:	str	x0, [sp, #8]
  40f2bc:	ldr	x8, [sp, #8]
  40f2c0:	cbnz	x8, 40f2c8 <__fxstatat@plt+0xc318>
  40f2c4:	bl	417208 <__fxstatat@plt+0x14258>
  40f2c8:	ldr	x8, [sp, #8]
  40f2cc:	ldr	x9, [sp, #16]
  40f2d0:	cmp	x8, x9
  40f2d4:	b.eq	40f2e0 <__fxstatat@plt+0xc330>  // b.none
  40f2d8:	ldr	x0, [sp, #16]
  40f2dc:	bl	411578 <__fxstatat@plt+0xe5c8>
  40f2e0:	ldp	x29, x30, [sp, #48]
  40f2e4:	add	sp, sp, #0x40
  40f2e8:	ret
  40f2ec:	sub	sp, sp, #0x50
  40f2f0:	stp	x29, x30, [sp, #64]
  40f2f4:	add	x29, sp, #0x40
  40f2f8:	stur	x0, [x29, #-16]
  40f2fc:	stur	x1, [x29, #-24]
  40f300:	str	x2, [sp, #32]
  40f304:	ldur	x8, [x29, #-16]
  40f308:	cbnz	x8, 40f31c <__fxstatat@plt+0xc36c>
  40f30c:	mov	w8, wzr
  40f310:	and	w8, w8, #0x1
  40f314:	sturb	w8, [x29, #-1]
  40f318:	b	40f364 <__fxstatat@plt+0xc3b4>
  40f31c:	ldur	x8, [x29, #-24]
  40f320:	add	x1, sp, #0x8
  40f324:	str	x8, [sp, #8]
  40f328:	ldr	x8, [sp, #32]
  40f32c:	ldr	x8, [x8, #8]
  40f330:	str	x8, [sp, #16]
  40f334:	ldr	x8, [sp, #32]
  40f338:	ldr	x8, [x8]
  40f33c:	str	x8, [sp, #24]
  40f340:	ldur	x0, [x29, #-16]
  40f344:	bl	40fc60 <__fxstatat@plt+0xccb0>
  40f348:	cmp	x0, #0x0
  40f34c:	cset	w9, ne  // ne = any
  40f350:	mov	w10, #0x1                   	// #1
  40f354:	eor	w9, w9, #0x1
  40f358:	eor	w9, w9, w10
  40f35c:	and	w9, w9, w10
  40f360:	sturb	w9, [x29, #-1]
  40f364:	ldurb	w8, [x29, #-1]
  40f368:	and	w0, w8, #0x1
  40f36c:	ldp	x29, x30, [sp, #64]
  40f370:	add	sp, sp, #0x50
  40f374:	ret
  40f378:	sub	sp, sp, #0x40
  40f37c:	stp	x29, x30, [sp, #48]
  40f380:	add	x29, sp, #0x30
  40f384:	mov	w8, #0x72                  	// #114
  40f388:	mov	w9, #0x2d                  	// #45
  40f38c:	mov	w10, #0x77                  	// #119
  40f390:	stur	w0, [x29, #-4]
  40f394:	stur	x1, [x29, #-16]
  40f398:	ldur	w0, [x29, #-4]
  40f39c:	stur	w8, [x29, #-20]
  40f3a0:	str	w9, [sp, #24]
  40f3a4:	str	w10, [sp, #20]
  40f3a8:	bl	40f558 <__fxstatat@plt+0xc5a8>
  40f3ac:	ldur	x11, [x29, #-16]
  40f3b0:	strb	w0, [x11]
  40f3b4:	ldur	w8, [x29, #-4]
  40f3b8:	tst	w8, #0x100
  40f3bc:	ldur	w8, [x29, #-20]
  40f3c0:	ldr	w9, [sp, #24]
  40f3c4:	csel	w10, w8, w9, ne  // ne = any
  40f3c8:	ldur	x11, [x29, #-16]
  40f3cc:	strb	w10, [x11, #1]
  40f3d0:	ldur	w10, [x29, #-4]
  40f3d4:	tst	w10, #0x80
  40f3d8:	ldr	w10, [sp, #20]
  40f3dc:	csel	w12, w10, w9, ne  // ne = any
  40f3e0:	ldur	x11, [x29, #-16]
  40f3e4:	strb	w12, [x11, #2]
  40f3e8:	ldur	w12, [x29, #-4]
  40f3ec:	and	w12, w12, #0x800
  40f3f0:	cbz	w12, 40f410 <__fxstatat@plt+0xc460>
  40f3f4:	ldur	w8, [x29, #-4]
  40f3f8:	mov	w9, #0x53                  	// #83
  40f3fc:	mov	w10, #0x73                  	// #115
  40f400:	tst	w8, #0x40
  40f404:	csel	w8, w10, w9, ne  // ne = any
  40f408:	str	w8, [sp, #16]
  40f40c:	b	40f428 <__fxstatat@plt+0xc478>
  40f410:	ldur	w8, [x29, #-4]
  40f414:	mov	w9, #0x78                  	// #120
  40f418:	mov	w10, #0x2d                  	// #45
  40f41c:	tst	w8, #0x40
  40f420:	csel	w8, w9, w10, ne  // ne = any
  40f424:	str	w8, [sp, #16]
  40f428:	ldr	w8, [sp, #16]
  40f42c:	ldur	x9, [x29, #-16]
  40f430:	strb	w8, [x9, #3]
  40f434:	ldur	w8, [x29, #-4]
  40f438:	mov	w10, #0x2d                  	// #45
  40f43c:	mov	w11, #0x72                  	// #114
  40f440:	tst	w8, #0x20
  40f444:	csel	w8, w11, w10, ne  // ne = any
  40f448:	ldur	x9, [x29, #-16]
  40f44c:	strb	w8, [x9, #4]
  40f450:	ldur	w8, [x29, #-4]
  40f454:	mov	w11, #0x77                  	// #119
  40f458:	tst	w8, #0x10
  40f45c:	csel	w8, w11, w10, ne  // ne = any
  40f460:	ldur	x9, [x29, #-16]
  40f464:	strb	w8, [x9, #5]
  40f468:	ldur	w8, [x29, #-4]
  40f46c:	and	w8, w8, #0x400
  40f470:	cbz	w8, 40f490 <__fxstatat@plt+0xc4e0>
  40f474:	ldur	w8, [x29, #-4]
  40f478:	mov	w9, #0x53                  	// #83
  40f47c:	mov	w10, #0x73                  	// #115
  40f480:	tst	w8, #0x8
  40f484:	csel	w8, w10, w9, ne  // ne = any
  40f488:	str	w8, [sp, #12]
  40f48c:	b	40f4a8 <__fxstatat@plt+0xc4f8>
  40f490:	ldur	w8, [x29, #-4]
  40f494:	mov	w9, #0x78                  	// #120
  40f498:	mov	w10, #0x2d                  	// #45
  40f49c:	tst	w8, #0x8
  40f4a0:	csel	w8, w9, w10, ne  // ne = any
  40f4a4:	str	w8, [sp, #12]
  40f4a8:	ldr	w8, [sp, #12]
  40f4ac:	ldur	x9, [x29, #-16]
  40f4b0:	strb	w8, [x9, #6]
  40f4b4:	ldur	w8, [x29, #-4]
  40f4b8:	mov	w10, #0x2d                  	// #45
  40f4bc:	mov	w11, #0x72                  	// #114
  40f4c0:	tst	w8, #0x4
  40f4c4:	csel	w8, w11, w10, ne  // ne = any
  40f4c8:	ldur	x9, [x29, #-16]
  40f4cc:	strb	w8, [x9, #7]
  40f4d0:	ldur	w8, [x29, #-4]
  40f4d4:	mov	w11, #0x77                  	// #119
  40f4d8:	tst	w8, #0x2
  40f4dc:	csel	w8, w11, w10, ne  // ne = any
  40f4e0:	ldur	x9, [x29, #-16]
  40f4e4:	strb	w8, [x9, #8]
  40f4e8:	ldur	w8, [x29, #-4]
  40f4ec:	and	w8, w8, #0x200
  40f4f0:	cbz	w8, 40f510 <__fxstatat@plt+0xc560>
  40f4f4:	ldur	w8, [x29, #-4]
  40f4f8:	mov	w9, #0x54                  	// #84
  40f4fc:	mov	w10, #0x74                  	// #116
  40f500:	tst	w8, #0x1
  40f504:	csel	w8, w10, w9, ne  // ne = any
  40f508:	str	w8, [sp, #8]
  40f50c:	b	40f528 <__fxstatat@plt+0xc578>
  40f510:	ldur	w8, [x29, #-4]
  40f514:	mov	w9, #0x78                  	// #120
  40f518:	mov	w10, #0x2d                  	// #45
  40f51c:	tst	w8, #0x1
  40f520:	csel	w8, w9, w10, ne  // ne = any
  40f524:	str	w8, [sp, #8]
  40f528:	ldr	w8, [sp, #8]
  40f52c:	ldur	x9, [x29, #-16]
  40f530:	strb	w8, [x9, #9]
  40f534:	ldur	x9, [x29, #-16]
  40f538:	mov	w8, #0x20                  	// #32
  40f53c:	strb	w8, [x9, #10]
  40f540:	ldur	x9, [x29, #-16]
  40f544:	mov	w8, #0x0                   	// #0
  40f548:	strb	w8, [x9, #11]
  40f54c:	ldp	x29, x30, [sp, #48]
  40f550:	add	sp, sp, #0x40
  40f554:	ret
  40f558:	sub	sp, sp, #0x10
  40f55c:	str	w0, [sp, #8]
  40f560:	ldr	w8, [sp, #8]
  40f564:	and	w8, w8, #0xf000
  40f568:	cmp	w8, #0x8, lsl #12
  40f56c:	b.ne	40f57c <__fxstatat@plt+0xc5cc>  // b.any
  40f570:	mov	w8, #0x2d                  	// #45
  40f574:	strb	w8, [sp, #15]
  40f578:	b	40f62c <__fxstatat@plt+0xc67c>
  40f57c:	ldr	w8, [sp, #8]
  40f580:	and	w8, w8, #0xf000
  40f584:	cmp	w8, #0x4, lsl #12
  40f588:	b.ne	40f598 <__fxstatat@plt+0xc5e8>  // b.any
  40f58c:	mov	w8, #0x64                  	// #100
  40f590:	strb	w8, [sp, #15]
  40f594:	b	40f62c <__fxstatat@plt+0xc67c>
  40f598:	ldr	w8, [sp, #8]
  40f59c:	and	w8, w8, #0xf000
  40f5a0:	cmp	w8, #0x6, lsl #12
  40f5a4:	b.ne	40f5b4 <__fxstatat@plt+0xc604>  // b.any
  40f5a8:	mov	w8, #0x62                  	// #98
  40f5ac:	strb	w8, [sp, #15]
  40f5b0:	b	40f62c <__fxstatat@plt+0xc67c>
  40f5b4:	ldr	w8, [sp, #8]
  40f5b8:	and	w8, w8, #0xf000
  40f5bc:	cmp	w8, #0x2, lsl #12
  40f5c0:	b.ne	40f5d0 <__fxstatat@plt+0xc620>  // b.any
  40f5c4:	mov	w8, #0x63                  	// #99
  40f5c8:	strb	w8, [sp, #15]
  40f5cc:	b	40f62c <__fxstatat@plt+0xc67c>
  40f5d0:	ldr	w8, [sp, #8]
  40f5d4:	and	w8, w8, #0xf000
  40f5d8:	cmp	w8, #0xa, lsl #12
  40f5dc:	b.ne	40f5ec <__fxstatat@plt+0xc63c>  // b.any
  40f5e0:	mov	w8, #0x6c                  	// #108
  40f5e4:	strb	w8, [sp, #15]
  40f5e8:	b	40f62c <__fxstatat@plt+0xc67c>
  40f5ec:	ldr	w8, [sp, #8]
  40f5f0:	and	w8, w8, #0xf000
  40f5f4:	cmp	w8, #0x1, lsl #12
  40f5f8:	b.ne	40f608 <__fxstatat@plt+0xc658>  // b.any
  40f5fc:	mov	w8, #0x70                  	// #112
  40f600:	strb	w8, [sp, #15]
  40f604:	b	40f62c <__fxstatat@plt+0xc67c>
  40f608:	ldr	w8, [sp, #8]
  40f60c:	and	w8, w8, #0xf000
  40f610:	cmp	w8, #0xc, lsl #12
  40f614:	b.ne	40f624 <__fxstatat@plt+0xc674>  // b.any
  40f618:	mov	w8, #0x73                  	// #115
  40f61c:	strb	w8, [sp, #15]
  40f620:	b	40f62c <__fxstatat@plt+0xc67c>
  40f624:	mov	w8, #0x3f                  	// #63
  40f628:	strb	w8, [sp, #15]
  40f62c:	ldrb	w0, [sp, #15]
  40f630:	add	sp, sp, #0x10
  40f634:	ret
  40f638:	sub	sp, sp, #0x20
  40f63c:	stp	x29, x30, [sp, #16]
  40f640:	add	x29, sp, #0x10
  40f644:	str	x0, [sp, #8]
  40f648:	str	x1, [sp]
  40f64c:	ldr	x8, [sp, #8]
  40f650:	ldr	w0, [x8, #16]
  40f654:	ldr	x1, [sp]
  40f658:	bl	40f378 <__fxstatat@plt+0xc3c8>
  40f65c:	ldr	x8, [sp, #8]
  40f660:	ldr	w9, [x8, #16]
  40f664:	ldr	x8, [sp, #8]
  40f668:	ldr	w10, [x8, #16]
  40f66c:	subs	w9, w9, w10
  40f670:	cbz	w9, 40f684 <__fxstatat@plt+0xc6d4>
  40f674:	ldr	x8, [sp]
  40f678:	mov	w9, #0x46                  	// #70
  40f67c:	strb	w9, [x8]
  40f680:	b	40f6d4 <__fxstatat@plt+0xc724>
  40f684:	ldr	x8, [sp, #8]
  40f688:	ldr	w9, [x8, #16]
  40f68c:	ldr	x8, [sp, #8]
  40f690:	ldr	w10, [x8, #16]
  40f694:	subs	w9, w9, w10
  40f698:	cbz	w9, 40f6ac <__fxstatat@plt+0xc6fc>
  40f69c:	ldr	x8, [sp]
  40f6a0:	mov	w9, #0x51                  	// #81
  40f6a4:	strb	w9, [x8]
  40f6a8:	b	40f6d4 <__fxstatat@plt+0xc724>
  40f6ac:	ldr	x8, [sp, #8]
  40f6b0:	ldr	w9, [x8, #16]
  40f6b4:	ldr	x8, [sp, #8]
  40f6b8:	ldr	w10, [x8, #16]
  40f6bc:	subs	w9, w9, w10
  40f6c0:	cbz	w9, 40f6d4 <__fxstatat@plt+0xc724>
  40f6c4:	ldr	x8, [sp]
  40f6c8:	mov	w9, #0x53                  	// #83
  40f6cc:	strb	w9, [x8]
  40f6d0:	b	40f6d4 <__fxstatat@plt+0xc724>
  40f6d4:	ldp	x29, x30, [sp, #16]
  40f6d8:	add	sp, sp, #0x20
  40f6dc:	ret
  40f6e0:	sub	sp, sp, #0x30
  40f6e4:	stp	x29, x30, [sp, #32]
  40f6e8:	add	x29, sp, #0x20
  40f6ec:	stur	x0, [x29, #-8]
  40f6f0:	str	x1, [sp, #16]
  40f6f4:	str	x2, [sp, #8]
  40f6f8:	ldur	x0, [x29, #-8]
  40f6fc:	ldr	x1, [sp, #16]
  40f700:	ldr	x2, [sp, #8]
  40f704:	bl	40f728 <__fxstatat@plt+0xc778>
  40f708:	str	x0, [sp]
  40f70c:	ldr	x8, [sp]
  40f710:	cbnz	x8, 40f718 <__fxstatat@plt+0xc768>
  40f714:	bl	417208 <__fxstatat@plt+0x14258>
  40f718:	ldr	x0, [sp]
  40f71c:	ldp	x29, x30, [sp, #32]
  40f720:	add	sp, sp, #0x30
  40f724:	ret
  40f728:	sub	sp, sp, #0x90
  40f72c:	stp	x29, x30, [sp, #128]
  40f730:	add	x29, sp, #0x80
  40f734:	mov	w8, #0x0                   	// #0
  40f738:	stur	x0, [x29, #-16]
  40f73c:	stur	x1, [x29, #-24]
  40f740:	stur	x2, [x29, #-32]
  40f744:	ldur	x0, [x29, #-16]
  40f748:	str	w8, [sp, #36]
  40f74c:	bl	40eef4 <__fxstatat@plt+0xbf44>
  40f750:	stur	x0, [x29, #-40]
  40f754:	ldur	x0, [x29, #-40]
  40f758:	bl	40ef94 <__fxstatat@plt+0xbfe4>
  40f75c:	stur	x0, [x29, #-48]
  40f760:	ldur	x9, [x29, #-40]
  40f764:	ldur	x10, [x29, #-16]
  40f768:	subs	x9, x9, x10
  40f76c:	ldur	x10, [x29, #-48]
  40f770:	add	x9, x9, x10
  40f774:	stur	x9, [x29, #-56]
  40f778:	ldur	x0, [x29, #-24]
  40f77c:	bl	402810 <strlen@plt>
  40f780:	str	x0, [sp, #64]
  40f784:	ldr	w8, [sp, #36]
  40f788:	strb	w8, [sp, #63]
  40f78c:	ldur	x9, [x29, #-48]
  40f790:	cbz	x9, 40f7c8 <__fxstatat@plt+0xc818>
  40f794:	ldur	x8, [x29, #-16]
  40f798:	ldur	x9, [x29, #-56]
  40f79c:	subs	x9, x9, #0x1
  40f7a0:	ldrb	w10, [x8, x9]
  40f7a4:	cmp	w10, #0x2f
  40f7a8:	b.eq	40f7c4 <__fxstatat@plt+0xc814>  // b.none
  40f7ac:	ldur	x8, [x29, #-24]
  40f7b0:	ldrb	w9, [x8]
  40f7b4:	cmp	w9, #0x2f
  40f7b8:	b.eq	40f7c4 <__fxstatat@plt+0xc814>  // b.none
  40f7bc:	mov	w8, #0x2f                  	// #47
  40f7c0:	strb	w8, [sp, #63]
  40f7c4:	b	40f7e0 <__fxstatat@plt+0xc830>
  40f7c8:	ldur	x8, [x29, #-24]
  40f7cc:	ldrb	w9, [x8]
  40f7d0:	cmp	w9, #0x2f
  40f7d4:	b.ne	40f7e0 <__fxstatat@plt+0xc830>  // b.any
  40f7d8:	mov	w8, #0x2e                  	// #46
  40f7dc:	strb	w8, [sp, #63]
  40f7e0:	ldur	x8, [x29, #-56]
  40f7e4:	ldrb	w9, [sp, #63]
  40f7e8:	cmp	w9, #0x0
  40f7ec:	cset	w9, ne  // ne = any
  40f7f0:	and	w9, w9, #0x1
  40f7f4:	add	x8, x8, w9, sxtw
  40f7f8:	ldr	x10, [sp, #64]
  40f7fc:	add	x8, x8, x10
  40f800:	add	x0, x8, #0x1
  40f804:	bl	402a10 <malloc@plt>
  40f808:	str	x0, [sp, #48]
  40f80c:	ldr	x8, [sp, #48]
  40f810:	cbnz	x8, 40f820 <__fxstatat@plt+0xc870>
  40f814:	mov	x8, xzr
  40f818:	stur	x8, [x29, #-8]
  40f81c:	b	40f8d8 <__fxstatat@plt+0xc928>
  40f820:	ldr	x8, [sp, #48]
  40f824:	ldur	x1, [x29, #-16]
  40f828:	ldur	x9, [x29, #-56]
  40f82c:	mov	x0, x8
  40f830:	mov	x2, x9
  40f834:	str	x8, [sp, #24]
  40f838:	str	x9, [sp, #16]
  40f83c:	bl	4027f0 <memcpy@plt>
  40f840:	ldr	x8, [sp, #24]
  40f844:	ldr	x9, [sp, #16]
  40f848:	add	x10, x8, x9
  40f84c:	str	x10, [sp, #40]
  40f850:	ldrb	w11, [sp, #63]
  40f854:	ldr	x10, [sp, #40]
  40f858:	strb	w11, [x10]
  40f85c:	ldrb	w11, [sp, #63]
  40f860:	cmp	w11, #0x0
  40f864:	cset	w11, ne  // ne = any
  40f868:	and	w11, w11, #0x1
  40f86c:	ldr	x10, [sp, #40]
  40f870:	mov	w0, w11
  40f874:	sxtw	x12, w0
  40f878:	add	x10, x10, x12
  40f87c:	str	x10, [sp, #40]
  40f880:	ldur	x10, [x29, #-32]
  40f884:	cbz	x10, 40f894 <__fxstatat@plt+0xc8e4>
  40f888:	ldr	x8, [sp, #40]
  40f88c:	ldur	x9, [x29, #-32]
  40f890:	str	x8, [x9]
  40f894:	ldr	x8, [sp, #40]
  40f898:	ldur	x1, [x29, #-24]
  40f89c:	ldr	x9, [sp, #64]
  40f8a0:	mov	x0, x8
  40f8a4:	mov	x2, x9
  40f8a8:	str	x8, [sp, #8]
  40f8ac:	str	x9, [sp]
  40f8b0:	bl	4027f0 <memcpy@plt>
  40f8b4:	ldr	x8, [sp, #8]
  40f8b8:	ldr	x9, [sp]
  40f8bc:	add	x10, x8, x9
  40f8c0:	str	x10, [sp, #40]
  40f8c4:	ldr	x10, [sp, #40]
  40f8c8:	mov	w11, #0x0                   	// #0
  40f8cc:	strb	w11, [x10]
  40f8d0:	ldr	x10, [sp, #48]
  40f8d4:	stur	x10, [x29, #-8]
  40f8d8:	ldur	x0, [x29, #-8]
  40f8dc:	ldp	x29, x30, [sp, #128]
  40f8e0:	add	sp, sp, #0x90
  40f8e4:	ret
  40f8e8:	sub	sp, sp, #0x40
  40f8ec:	stp	x29, x30, [sp, #48]
  40f8f0:	add	x29, sp, #0x30
  40f8f4:	stur	w0, [x29, #-4]
  40f8f8:	stur	x1, [x29, #-16]
  40f8fc:	str	x2, [sp, #24]
  40f900:	str	xzr, [sp, #16]
  40f904:	ldur	x8, [x29, #-16]
  40f908:	str	x8, [sp, #8]
  40f90c:	ldr	x8, [sp, #24]
  40f910:	cmp	x8, #0x0
  40f914:	cset	w9, ls  // ls = plast
  40f918:	tbnz	w9, #0, 40f990 <__fxstatat@plt+0xc9e0>
  40f91c:	ldur	w0, [x29, #-4]
  40f920:	ldr	x1, [sp, #8]
  40f924:	ldr	x2, [sp, #24]
  40f928:	bl	413e90 <__fxstatat@plt+0x10ee0>
  40f92c:	str	x0, [sp]
  40f930:	ldr	x8, [sp]
  40f934:	mov	x9, #0xffffffffffffffff    	// #-1
  40f938:	cmp	x8, x9
  40f93c:	b.ne	40f944 <__fxstatat@plt+0xc994>  // b.any
  40f940:	b	40f990 <__fxstatat@plt+0xc9e0>
  40f944:	ldr	x8, [sp]
  40f948:	cbnz	x8, 40f95c <__fxstatat@plt+0xc9ac>
  40f94c:	bl	402ef0 <__errno_location@plt>
  40f950:	mov	w8, #0x1c                  	// #28
  40f954:	str	w8, [x0]
  40f958:	b	40f990 <__fxstatat@plt+0xc9e0>
  40f95c:	ldr	x8, [sp]
  40f960:	ldr	x9, [sp, #16]
  40f964:	add	x8, x9, x8
  40f968:	str	x8, [sp, #16]
  40f96c:	ldr	x8, [sp]
  40f970:	ldr	x9, [sp, #8]
  40f974:	add	x8, x9, x8
  40f978:	str	x8, [sp, #8]
  40f97c:	ldr	x8, [sp]
  40f980:	ldr	x9, [sp, #24]
  40f984:	subs	x8, x9, x8
  40f988:	str	x8, [sp, #24]
  40f98c:	b	40f90c <__fxstatat@plt+0xc95c>
  40f990:	ldr	x0, [sp, #16]
  40f994:	ldp	x29, x30, [sp, #48]
  40f998:	add	sp, sp, #0x40
  40f99c:	ret
  40f9a0:	sub	sp, sp, #0x10
  40f9a4:	str	x0, [sp, #8]
  40f9a8:	ldr	x8, [sp, #8]
  40f9ac:	ldr	x0, [x8, #16]
  40f9b0:	add	sp, sp, #0x10
  40f9b4:	ret
  40f9b8:	sub	sp, sp, #0x10
  40f9bc:	str	x0, [sp, #8]
  40f9c0:	ldr	x8, [sp, #8]
  40f9c4:	ldr	x0, [x8, #24]
  40f9c8:	add	sp, sp, #0x10
  40f9cc:	ret
  40f9d0:	sub	sp, sp, #0x10
  40f9d4:	str	x0, [sp, #8]
  40f9d8:	ldr	x8, [sp, #8]
  40f9dc:	ldr	x0, [x8, #32]
  40f9e0:	add	sp, sp, #0x10
  40f9e4:	ret
  40f9e8:	sub	sp, sp, #0x30
  40f9ec:	str	x0, [sp, #40]
  40f9f0:	str	xzr, [sp, #24]
  40f9f4:	ldr	x8, [sp, #40]
  40f9f8:	ldr	x8, [x8]
  40f9fc:	str	x8, [sp, #32]
  40fa00:	ldr	x8, [sp, #32]
  40fa04:	ldr	x9, [sp, #40]
  40fa08:	ldr	x9, [x9, #8]
  40fa0c:	cmp	x8, x9
  40fa10:	b.cs	40fa7c <__fxstatat@plt+0xcacc>  // b.hs, b.nlast
  40fa14:	ldr	x8, [sp, #32]
  40fa18:	ldr	x8, [x8]
  40fa1c:	cbz	x8, 40fa6c <__fxstatat@plt+0xcabc>
  40fa20:	ldr	x8, [sp, #32]
  40fa24:	str	x8, [sp, #16]
  40fa28:	mov	x8, #0x1                   	// #1
  40fa2c:	str	x8, [sp, #8]
  40fa30:	ldr	x8, [sp, #16]
  40fa34:	ldr	x8, [x8, #8]
  40fa38:	str	x8, [sp, #16]
  40fa3c:	ldr	x8, [sp, #16]
  40fa40:	cbz	x8, 40fa54 <__fxstatat@plt+0xcaa4>
  40fa44:	ldr	x8, [sp, #8]
  40fa48:	add	x8, x8, #0x1
  40fa4c:	str	x8, [sp, #8]
  40fa50:	b	40fa30 <__fxstatat@plt+0xca80>
  40fa54:	ldr	x8, [sp, #8]
  40fa58:	ldr	x9, [sp, #24]
  40fa5c:	cmp	x8, x9
  40fa60:	b.ls	40fa6c <__fxstatat@plt+0xcabc>  // b.plast
  40fa64:	ldr	x8, [sp, #8]
  40fa68:	str	x8, [sp, #24]
  40fa6c:	ldr	x8, [sp, #32]
  40fa70:	add	x8, x8, #0x10
  40fa74:	str	x8, [sp, #32]
  40fa78:	b	40fa00 <__fxstatat@plt+0xca50>
  40fa7c:	ldr	x0, [sp, #24]
  40fa80:	add	sp, sp, #0x30
  40fa84:	ret
  40fa88:	sub	sp, sp, #0x30
  40fa8c:	str	x0, [sp, #32]
  40fa90:	str	xzr, [sp, #16]
  40fa94:	str	xzr, [sp, #8]
  40fa98:	ldr	x8, [sp, #32]
  40fa9c:	ldr	x8, [x8]
  40faa0:	str	x8, [sp, #24]
  40faa4:	ldr	x8, [sp, #24]
  40faa8:	ldr	x9, [sp, #32]
  40faac:	ldr	x9, [x9, #8]
  40fab0:	cmp	x8, x9
  40fab4:	b.cs	40fb18 <__fxstatat@plt+0xcb68>  // b.hs, b.nlast
  40fab8:	ldr	x8, [sp, #24]
  40fabc:	ldr	x8, [x8]
  40fac0:	cbz	x8, 40fb08 <__fxstatat@plt+0xcb58>
  40fac4:	ldr	x8, [sp, #24]
  40fac8:	str	x8, [sp]
  40facc:	ldr	x8, [sp, #16]
  40fad0:	add	x8, x8, #0x1
  40fad4:	str	x8, [sp, #16]
  40fad8:	ldr	x8, [sp, #8]
  40fadc:	add	x8, x8, #0x1
  40fae0:	str	x8, [sp, #8]
  40fae4:	ldr	x8, [sp]
  40fae8:	ldr	x8, [x8, #8]
  40faec:	str	x8, [sp]
  40faf0:	ldr	x8, [sp]
  40faf4:	cbz	x8, 40fb08 <__fxstatat@plt+0xcb58>
  40faf8:	ldr	x8, [sp, #8]
  40fafc:	add	x8, x8, #0x1
  40fb00:	str	x8, [sp, #8]
  40fb04:	b	40fae4 <__fxstatat@plt+0xcb34>
  40fb08:	ldr	x8, [sp, #24]
  40fb0c:	add	x8, x8, #0x10
  40fb10:	str	x8, [sp, #24]
  40fb14:	b	40faa4 <__fxstatat@plt+0xcaf4>
  40fb18:	ldr	x8, [sp, #16]
  40fb1c:	ldr	x9, [sp, #32]
  40fb20:	ldr	x9, [x9, #24]
  40fb24:	cmp	x8, x9
  40fb28:	b.ne	40fb50 <__fxstatat@plt+0xcba0>  // b.any
  40fb2c:	ldr	x8, [sp, #8]
  40fb30:	ldr	x9, [sp, #32]
  40fb34:	ldr	x9, [x9, #32]
  40fb38:	cmp	x8, x9
  40fb3c:	b.ne	40fb50 <__fxstatat@plt+0xcba0>  // b.any
  40fb40:	mov	w8, #0x1                   	// #1
  40fb44:	and	w8, w8, #0x1
  40fb48:	strb	w8, [sp, #47]
  40fb4c:	b	40fb5c <__fxstatat@plt+0xcbac>
  40fb50:	mov	w8, wzr
  40fb54:	and	w8, w8, #0x1
  40fb58:	strb	w8, [sp, #47]
  40fb5c:	ldrb	w8, [sp, #47]
  40fb60:	and	w0, w8, #0x1
  40fb64:	add	sp, sp, #0x30
  40fb68:	ret
  40fb6c:	sub	sp, sp, #0x70
  40fb70:	stp	x29, x30, [sp, #96]
  40fb74:	add	x29, sp, #0x60
  40fb78:	adrp	x8, 41d000 <__fxstatat@plt+0x1a050>
  40fb7c:	add	x8, x8, #0xcfd
  40fb80:	adrp	x9, 41d000 <__fxstatat@plt+0x1a050>
  40fb84:	add	x9, x9, #0xd15
  40fb88:	mov	x10, #0x4059000000000000    	// #4636737291354636288
  40fb8c:	fmov	d0, x10
  40fb90:	adrp	x10, 41d000 <__fxstatat@plt+0x1a050>
  40fb94:	add	x10, x10, #0xd2d
  40fb98:	adrp	x11, 41d000 <__fxstatat@plt+0x1a050>
  40fb9c:	add	x11, x11, #0xd4e
  40fba0:	stur	x0, [x29, #-8]
  40fba4:	stur	x1, [x29, #-16]
  40fba8:	ldur	x0, [x29, #-8]
  40fbac:	str	x8, [sp, #40]
  40fbb0:	str	x9, [sp, #32]
  40fbb4:	str	d0, [sp, #24]
  40fbb8:	str	x10, [sp, #16]
  40fbbc:	str	x11, [sp, #8]
  40fbc0:	bl	40f9d0 <__fxstatat@plt+0xca20>
  40fbc4:	stur	x0, [x29, #-24]
  40fbc8:	ldur	x0, [x29, #-8]
  40fbcc:	bl	40f9a0 <__fxstatat@plt+0xc9f0>
  40fbd0:	stur	x0, [x29, #-32]
  40fbd4:	ldur	x0, [x29, #-8]
  40fbd8:	bl	40f9b8 <__fxstatat@plt+0xca08>
  40fbdc:	stur	x0, [x29, #-40]
  40fbe0:	ldur	x0, [x29, #-8]
  40fbe4:	bl	40f9e8 <__fxstatat@plt+0xca38>
  40fbe8:	str	x0, [sp, #48]
  40fbec:	ldur	x0, [x29, #-16]
  40fbf0:	ldur	x2, [x29, #-24]
  40fbf4:	ldr	x1, [sp, #40]
  40fbf8:	bl	402f70 <fprintf@plt>
  40fbfc:	ldur	x8, [x29, #-16]
  40fc00:	ldur	x2, [x29, #-32]
  40fc04:	mov	x0, x8
  40fc08:	ldr	x1, [sp, #32]
  40fc0c:	bl	402f70 <fprintf@plt>
  40fc10:	ldur	x8, [x29, #-16]
  40fc14:	ldur	x2, [x29, #-40]
  40fc18:	ldur	x9, [x29, #-40]
  40fc1c:	ucvtf	d0, x9
  40fc20:	ldr	d1, [sp, #24]
  40fc24:	fmul	d0, d1, d0
  40fc28:	ldur	x9, [x29, #-32]
  40fc2c:	ucvtf	d2, x9
  40fc30:	fdiv	d0, d0, d2
  40fc34:	mov	x0, x8
  40fc38:	ldr	x1, [sp, #16]
  40fc3c:	bl	402f70 <fprintf@plt>
  40fc40:	ldur	x8, [x29, #-16]
  40fc44:	ldr	x2, [sp, #48]
  40fc48:	mov	x0, x8
  40fc4c:	ldr	x1, [sp, #8]
  40fc50:	bl	402f70 <fprintf@plt>
  40fc54:	ldp	x29, x30, [sp, #96]
  40fc58:	add	sp, sp, #0x70
  40fc5c:	ret
  40fc60:	sub	sp, sp, #0x40
  40fc64:	stp	x29, x30, [sp, #48]
  40fc68:	add	x29, sp, #0x30
  40fc6c:	stur	x0, [x29, #-16]
  40fc70:	str	x1, [sp, #24]
  40fc74:	ldur	x0, [x29, #-16]
  40fc78:	ldr	x1, [sp, #24]
  40fc7c:	bl	40fd18 <__fxstatat@plt+0xcd68>
  40fc80:	str	x0, [sp, #16]
  40fc84:	ldr	x8, [sp, #16]
  40fc88:	ldr	x8, [x8]
  40fc8c:	cbnz	x8, 40fc9c <__fxstatat@plt+0xccec>
  40fc90:	mov	x8, xzr
  40fc94:	stur	x8, [x29, #-8]
  40fc98:	b	40fd08 <__fxstatat@plt+0xcd58>
  40fc9c:	ldr	x8, [sp, #16]
  40fca0:	str	x8, [sp, #8]
  40fca4:	ldr	x8, [sp, #8]
  40fca8:	cbz	x8, 40fd00 <__fxstatat@plt+0xcd50>
  40fcac:	ldr	x8, [sp, #24]
  40fcb0:	ldr	x9, [sp, #8]
  40fcb4:	ldr	x9, [x9]
  40fcb8:	cmp	x8, x9
  40fcbc:	b.eq	40fce0 <__fxstatat@plt+0xcd30>  // b.none
  40fcc0:	ldur	x8, [x29, #-16]
  40fcc4:	ldr	x8, [x8, #56]
  40fcc8:	ldr	x0, [sp, #24]
  40fccc:	ldr	x9, [sp, #8]
  40fcd0:	ldr	x1, [x9]
  40fcd4:	blr	x8
  40fcd8:	tbnz	w0, #0, 40fce0 <__fxstatat@plt+0xcd30>
  40fcdc:	b	40fcf0 <__fxstatat@plt+0xcd40>
  40fce0:	ldr	x8, [sp, #8]
  40fce4:	ldr	x8, [x8]
  40fce8:	stur	x8, [x29, #-8]
  40fcec:	b	40fd08 <__fxstatat@plt+0xcd58>
  40fcf0:	ldr	x8, [sp, #8]
  40fcf4:	ldr	x8, [x8, #8]
  40fcf8:	str	x8, [sp, #8]
  40fcfc:	b	40fca4 <__fxstatat@plt+0xccf4>
  40fd00:	mov	x8, xzr
  40fd04:	stur	x8, [x29, #-8]
  40fd08:	ldur	x0, [x29, #-8]
  40fd0c:	ldp	x29, x30, [sp, #48]
  40fd10:	add	sp, sp, #0x40
  40fd14:	ret
  40fd18:	sub	sp, sp, #0x30
  40fd1c:	stp	x29, x30, [sp, #32]
  40fd20:	add	x29, sp, #0x20
  40fd24:	stur	x0, [x29, #-8]
  40fd28:	str	x1, [sp, #16]
  40fd2c:	ldur	x8, [x29, #-8]
  40fd30:	ldr	x8, [x8, #48]
  40fd34:	ldr	x0, [sp, #16]
  40fd38:	ldur	x9, [x29, #-8]
  40fd3c:	ldr	x1, [x9, #16]
  40fd40:	blr	x8
  40fd44:	str	x0, [sp, #8]
  40fd48:	ldr	x8, [sp, #8]
  40fd4c:	ldur	x9, [x29, #-8]
  40fd50:	ldr	x9, [x9, #16]
  40fd54:	cmp	x8, x9
  40fd58:	b.cc	40fd60 <__fxstatat@plt+0xcdb0>  // b.lo, b.ul, b.last
  40fd5c:	bl	402bd0 <abort@plt>
  40fd60:	ldur	x8, [x29, #-8]
  40fd64:	ldr	x8, [x8]
  40fd68:	ldr	x9, [sp, #8]
  40fd6c:	mov	x10, #0x10                  	// #16
  40fd70:	mul	x9, x10, x9
  40fd74:	add	x0, x8, x9
  40fd78:	ldp	x29, x30, [sp, #32]
  40fd7c:	add	sp, sp, #0x30
  40fd80:	ret
  40fd84:	sub	sp, sp, #0x30
  40fd88:	stp	x29, x30, [sp, #32]
  40fd8c:	add	x29, sp, #0x20
  40fd90:	str	x0, [sp, #16]
  40fd94:	ldr	x8, [sp, #16]
  40fd98:	ldr	x8, [x8, #32]
  40fd9c:	cbnz	x8, 40fdac <__fxstatat@plt+0xcdfc>
  40fda0:	mov	x8, xzr
  40fda4:	stur	x8, [x29, #-8]
  40fda8:	b	40fdfc <__fxstatat@plt+0xce4c>
  40fdac:	ldr	x8, [sp, #16]
  40fdb0:	ldr	x8, [x8]
  40fdb4:	str	x8, [sp, #8]
  40fdb8:	ldr	x8, [sp, #8]
  40fdbc:	ldr	x9, [sp, #16]
  40fdc0:	ldr	x9, [x9, #8]
  40fdc4:	cmp	x8, x9
  40fdc8:	b.cc	40fdd0 <__fxstatat@plt+0xce20>  // b.lo, b.ul, b.last
  40fdcc:	bl	402bd0 <abort@plt>
  40fdd0:	ldr	x8, [sp, #8]
  40fdd4:	ldr	x8, [x8]
  40fdd8:	cbz	x8, 40fdec <__fxstatat@plt+0xce3c>
  40fddc:	ldr	x8, [sp, #8]
  40fde0:	ldr	x8, [x8]
  40fde4:	stur	x8, [x29, #-8]
  40fde8:	b	40fdfc <__fxstatat@plt+0xce4c>
  40fdec:	ldr	x8, [sp, #8]
  40fdf0:	add	x8, x8, #0x10
  40fdf4:	str	x8, [sp, #8]
  40fdf8:	b	40fdb8 <__fxstatat@plt+0xce08>
  40fdfc:	ldur	x0, [x29, #-8]
  40fe00:	ldp	x29, x30, [sp, #32]
  40fe04:	add	sp, sp, #0x30
  40fe08:	ret
  40fe0c:	sub	sp, sp, #0x40
  40fe10:	stp	x29, x30, [sp, #48]
  40fe14:	add	x29, sp, #0x30
  40fe18:	stur	x0, [x29, #-16]
  40fe1c:	str	x1, [sp, #24]
  40fe20:	ldur	x0, [x29, #-16]
  40fe24:	ldr	x1, [sp, #24]
  40fe28:	bl	40fd18 <__fxstatat@plt+0xcd68>
  40fe2c:	str	x0, [sp, #16]
  40fe30:	ldr	x8, [sp, #16]
  40fe34:	str	x8, [sp, #8]
  40fe38:	ldr	x8, [sp, #8]
  40fe3c:	ldr	x8, [x8]
  40fe40:	ldr	x9, [sp, #24]
  40fe44:	cmp	x8, x9
  40fe48:	b.ne	40fe6c <__fxstatat@plt+0xcebc>  // b.any
  40fe4c:	ldr	x8, [sp, #8]
  40fe50:	ldr	x8, [x8, #8]
  40fe54:	cbz	x8, 40fe6c <__fxstatat@plt+0xcebc>
  40fe58:	ldr	x8, [sp, #8]
  40fe5c:	ldr	x8, [x8, #8]
  40fe60:	ldr	x8, [x8]
  40fe64:	stur	x8, [x29, #-8]
  40fe68:	b	40fec4 <__fxstatat@plt+0xcf14>
  40fe6c:	ldr	x8, [sp, #8]
  40fe70:	ldr	x8, [x8, #8]
  40fe74:	str	x8, [sp, #8]
  40fe78:	ldr	x8, [sp, #8]
  40fe7c:	cbnz	x8, 40fe38 <__fxstatat@plt+0xce88>
  40fe80:	ldr	x8, [sp, #16]
  40fe84:	add	x8, x8, #0x10
  40fe88:	str	x8, [sp, #16]
  40fe8c:	ldur	x9, [x29, #-16]
  40fe90:	ldr	x9, [x9, #8]
  40fe94:	cmp	x8, x9
  40fe98:	b.cs	40febc <__fxstatat@plt+0xcf0c>  // b.hs, b.nlast
  40fe9c:	ldr	x8, [sp, #16]
  40fea0:	ldr	x8, [x8]
  40fea4:	cbz	x8, 40feb8 <__fxstatat@plt+0xcf08>
  40fea8:	ldr	x8, [sp, #16]
  40feac:	ldr	x8, [x8]
  40feb0:	stur	x8, [x29, #-8]
  40feb4:	b	40fec4 <__fxstatat@plt+0xcf14>
  40feb8:	b	40fe80 <__fxstatat@plt+0xced0>
  40febc:	mov	x8, xzr
  40fec0:	stur	x8, [x29, #-8]
  40fec4:	ldur	x0, [x29, #-8]
  40fec8:	ldp	x29, x30, [sp, #48]
  40fecc:	add	sp, sp, #0x40
  40fed0:	ret
  40fed4:	sub	sp, sp, #0x40
  40fed8:	str	x0, [sp, #48]
  40fedc:	str	x1, [sp, #40]
  40fee0:	str	x2, [sp, #32]
  40fee4:	str	xzr, [sp, #24]
  40fee8:	ldr	x8, [sp, #48]
  40feec:	ldr	x8, [x8]
  40fef0:	str	x8, [sp, #16]
  40fef4:	ldr	x8, [sp, #16]
  40fef8:	ldr	x9, [sp, #48]
  40fefc:	ldr	x9, [x9, #8]
  40ff00:	cmp	x8, x9
  40ff04:	b.cs	40ff88 <__fxstatat@plt+0xcfd8>  // b.hs, b.nlast
  40ff08:	ldr	x8, [sp, #16]
  40ff0c:	ldr	x8, [x8]
  40ff10:	cbz	x8, 40ff78 <__fxstatat@plt+0xcfc8>
  40ff14:	ldr	x8, [sp, #16]
  40ff18:	str	x8, [sp, #8]
  40ff1c:	ldr	x8, [sp, #8]
  40ff20:	cbz	x8, 40ff78 <__fxstatat@plt+0xcfc8>
  40ff24:	ldr	x8, [sp, #24]
  40ff28:	ldr	x9, [sp, #32]
  40ff2c:	cmp	x8, x9
  40ff30:	b.cc	40ff40 <__fxstatat@plt+0xcf90>  // b.lo, b.ul, b.last
  40ff34:	ldr	x8, [sp, #24]
  40ff38:	str	x8, [sp, #56]
  40ff3c:	b	40ff90 <__fxstatat@plt+0xcfe0>
  40ff40:	ldr	x8, [sp, #8]
  40ff44:	ldr	x8, [x8]
  40ff48:	ldr	x9, [sp, #40]
  40ff4c:	ldr	x10, [sp, #24]
  40ff50:	add	x11, x10, #0x1
  40ff54:	str	x11, [sp, #24]
  40ff58:	mov	x11, #0x8                   	// #8
  40ff5c:	mul	x10, x11, x10
  40ff60:	add	x9, x9, x10
  40ff64:	str	x8, [x9]
  40ff68:	ldr	x8, [sp, #8]
  40ff6c:	ldr	x8, [x8, #8]
  40ff70:	str	x8, [sp, #8]
  40ff74:	b	40ff1c <__fxstatat@plt+0xcf6c>
  40ff78:	ldr	x8, [sp, #16]
  40ff7c:	add	x8, x8, #0x10
  40ff80:	str	x8, [sp, #16]
  40ff84:	b	40fef4 <__fxstatat@plt+0xcf44>
  40ff88:	ldr	x8, [sp, #24]
  40ff8c:	str	x8, [sp, #56]
  40ff90:	ldr	x0, [sp, #56]
  40ff94:	add	sp, sp, #0x40
  40ff98:	ret
  40ff9c:	sub	sp, sp, #0x50
  40ffa0:	stp	x29, x30, [sp, #64]
  40ffa4:	add	x29, sp, #0x40
  40ffa8:	stur	x0, [x29, #-16]
  40ffac:	stur	x1, [x29, #-24]
  40ffb0:	str	x2, [sp, #32]
  40ffb4:	str	xzr, [sp, #24]
  40ffb8:	ldur	x8, [x29, #-16]
  40ffbc:	ldr	x8, [x8]
  40ffc0:	str	x8, [sp, #16]
  40ffc4:	ldr	x8, [sp, #16]
  40ffc8:	ldur	x9, [x29, #-16]
  40ffcc:	ldr	x9, [x9, #8]
  40ffd0:	cmp	x8, x9
  40ffd4:	b.cs	410044 <__fxstatat@plt+0xd094>  // b.hs, b.nlast
  40ffd8:	ldr	x8, [sp, #16]
  40ffdc:	ldr	x8, [x8]
  40ffe0:	cbz	x8, 410034 <__fxstatat@plt+0xd084>
  40ffe4:	ldr	x8, [sp, #16]
  40ffe8:	str	x8, [sp, #8]
  40ffec:	ldr	x8, [sp, #8]
  40fff0:	cbz	x8, 410034 <__fxstatat@plt+0xd084>
  40fff4:	ldur	x8, [x29, #-24]
  40fff8:	ldr	x9, [sp, #8]
  40fffc:	ldr	x0, [x9]
  410000:	ldr	x1, [sp, #32]
  410004:	blr	x8
  410008:	tbnz	w0, #0, 410018 <__fxstatat@plt+0xd068>
  41000c:	ldr	x8, [sp, #24]
  410010:	stur	x8, [x29, #-8]
  410014:	b	41004c <__fxstatat@plt+0xd09c>
  410018:	ldr	x8, [sp, #24]
  41001c:	add	x8, x8, #0x1
  410020:	str	x8, [sp, #24]
  410024:	ldr	x8, [sp, #8]
  410028:	ldr	x8, [x8, #8]
  41002c:	str	x8, [sp, #8]
  410030:	b	40ffec <__fxstatat@plt+0xd03c>
  410034:	ldr	x8, [sp, #16]
  410038:	add	x8, x8, #0x10
  41003c:	str	x8, [sp, #16]
  410040:	b	40ffc4 <__fxstatat@plt+0xd014>
  410044:	ldr	x8, [sp, #24]
  410048:	stur	x8, [x29, #-8]
  41004c:	ldur	x0, [x29, #-8]
  410050:	ldp	x29, x30, [sp, #64]
  410054:	add	sp, sp, #0x50
  410058:	ret
  41005c:	sub	sp, sp, #0x20
  410060:	str	x0, [sp, #24]
  410064:	str	x1, [sp, #16]
  410068:	str	xzr, [sp, #8]
  41006c:	ldr	x8, [sp, #24]
  410070:	ldrb	w9, [x8]
  410074:	strb	w9, [sp, #7]
  410078:	cbz	w9, 4100b8 <__fxstatat@plt+0xd108>
  41007c:	ldr	x8, [sp, #8]
  410080:	mov	x9, #0x1f                  	// #31
  410084:	mul	x8, x8, x9
  410088:	ldrb	w10, [sp, #7]
  41008c:	mov	w9, w10
  410090:	add	x8, x8, x9
  410094:	ldr	x9, [sp, #16]
  410098:	udiv	x11, x8, x9
  41009c:	mul	x9, x11, x9
  4100a0:	subs	x8, x8, x9
  4100a4:	str	x8, [sp, #8]
  4100a8:	ldr	x8, [sp, #24]
  4100ac:	add	x8, x8, #0x1
  4100b0:	str	x8, [sp, #24]
  4100b4:	b	41006c <__fxstatat@plt+0xd0bc>
  4100b8:	ldr	x0, [sp, #8]
  4100bc:	add	sp, sp, #0x20
  4100c0:	ret
  4100c4:	sub	sp, sp, #0x10
  4100c8:	adrp	x8, 41d000 <__fxstatat@plt+0x1a050>
  4100cc:	add	x8, x8, #0xd68
  4100d0:	str	x0, [sp, #8]
  4100d4:	ldr	x9, [sp, #8]
  4100d8:	ldr	q0, [x8]
  4100dc:	str	q0, [x9]
  4100e0:	ldr	w10, [x8, #16]
  4100e4:	str	w10, [x9, #16]
  4100e8:	add	sp, sp, #0x10
  4100ec:	ret
  4100f0:	sub	sp, sp, #0x50
  4100f4:	stp	x29, x30, [sp, #64]
  4100f8:	add	x29, sp, #0x40
  4100fc:	stur	x0, [x29, #-16]
  410100:	stur	x1, [x29, #-24]
  410104:	str	x2, [sp, #32]
  410108:	str	x3, [sp, #24]
  41010c:	str	x4, [sp, #16]
  410110:	ldr	x8, [sp, #32]
  410114:	cbnz	x8, 410124 <__fxstatat@plt+0xd174>
  410118:	adrp	x8, 410000 <__fxstatat@plt+0xd050>
  41011c:	add	x8, x8, #0x264
  410120:	str	x8, [sp, #32]
  410124:	ldr	x8, [sp, #24]
  410128:	cbnz	x8, 410138 <__fxstatat@plt+0xd188>
  41012c:	adrp	x8, 410000 <__fxstatat@plt+0xd050>
  410130:	add	x8, x8, #0x2ac
  410134:	str	x8, [sp, #24]
  410138:	mov	x0, #0x50                  	// #80
  41013c:	bl	402a10 <malloc@plt>
  410140:	str	x0, [sp, #8]
  410144:	ldr	x8, [sp, #8]
  410148:	cbnz	x8, 410158 <__fxstatat@plt+0xd1a8>
  41014c:	mov	x8, xzr
  410150:	stur	x8, [x29, #-8]
  410154:	b	410254 <__fxstatat@plt+0xd2a4>
  410158:	ldur	x8, [x29, #-24]
  41015c:	cbnz	x8, 41016c <__fxstatat@plt+0xd1bc>
  410160:	adrp	x8, 41d000 <__fxstatat@plt+0x1a050>
  410164:	add	x8, x8, #0xd68
  410168:	stur	x8, [x29, #-24]
  41016c:	ldur	x8, [x29, #-24]
  410170:	ldr	x9, [sp, #8]
  410174:	str	x8, [x9, #40]
  410178:	ldr	x0, [sp, #8]
  41017c:	bl	4102d4 <__fxstatat@plt+0xd324>
  410180:	tbnz	w0, #0, 410188 <__fxstatat@plt+0xd1d8>
  410184:	b	410244 <__fxstatat@plt+0xd294>
  410188:	ldur	x0, [x29, #-16]
  41018c:	ldur	x1, [x29, #-24]
  410190:	bl	410444 <__fxstatat@plt+0xd494>
  410194:	ldr	x8, [sp, #8]
  410198:	str	x0, [x8, #16]
  41019c:	ldr	x8, [sp, #8]
  4101a0:	ldr	x8, [x8, #16]
  4101a4:	cbnz	x8, 4101ac <__fxstatat@plt+0xd1fc>
  4101a8:	b	410244 <__fxstatat@plt+0xd294>
  4101ac:	ldr	x8, [sp, #8]
  4101b0:	ldr	x0, [x8, #16]
  4101b4:	mov	x1, #0x10                  	// #16
  4101b8:	bl	402b00 <calloc@plt>
  4101bc:	ldr	x8, [sp, #8]
  4101c0:	str	x0, [x8]
  4101c4:	ldr	x8, [sp, #8]
  4101c8:	ldr	x8, [x8]
  4101cc:	cbnz	x8, 4101d4 <__fxstatat@plt+0xd224>
  4101d0:	b	410244 <__fxstatat@plt+0xd294>
  4101d4:	ldr	x8, [sp, #8]
  4101d8:	ldr	x8, [x8]
  4101dc:	ldr	x9, [sp, #8]
  4101e0:	mov	x10, #0x10                  	// #16
  4101e4:	ldr	x9, [x9, #16]
  4101e8:	mul	x9, x10, x9
  4101ec:	add	x8, x8, x9
  4101f0:	ldr	x9, [sp, #8]
  4101f4:	str	x8, [x9, #8]
  4101f8:	ldr	x8, [sp, #8]
  4101fc:	mov	x9, xzr
  410200:	str	xzr, [x8, #24]
  410204:	ldr	x8, [sp, #8]
  410208:	str	xzr, [x8, #32]
  41020c:	ldr	x8, [sp, #32]
  410210:	ldr	x10, [sp, #8]
  410214:	str	x8, [x10, #48]
  410218:	ldr	x8, [sp, #24]
  41021c:	ldr	x10, [sp, #8]
  410220:	str	x8, [x10, #56]
  410224:	ldr	x8, [sp, #16]
  410228:	ldr	x10, [sp, #8]
  41022c:	str	x8, [x10, #64]
  410230:	ldr	x8, [sp, #8]
  410234:	str	x9, [x8, #72]
  410238:	ldr	x8, [sp, #8]
  41023c:	stur	x8, [x29, #-8]
  410240:	b	410254 <__fxstatat@plt+0xd2a4>
  410244:	ldr	x0, [sp, #8]
  410248:	bl	402ce0 <free@plt>
  41024c:	mov	x8, xzr
  410250:	stur	x8, [x29, #-8]
  410254:	ldur	x0, [x29, #-8]
  410258:	ldp	x29, x30, [sp, #64]
  41025c:	add	sp, sp, #0x50
  410260:	ret
  410264:	sub	sp, sp, #0x30
  410268:	stp	x29, x30, [sp, #32]
  41026c:	add	x29, sp, #0x20
  410270:	mov	w8, #0x3                   	// #3
  410274:	stur	x0, [x29, #-8]
  410278:	str	x1, [sp, #16]
  41027c:	ldur	x0, [x29, #-8]
  410280:	mov	w1, w8
  410284:	bl	418078 <__fxstatat@plt+0x150c8>
  410288:	str	x0, [sp, #8]
  41028c:	ldr	x9, [sp, #8]
  410290:	ldr	x10, [sp, #16]
  410294:	udiv	x11, x9, x10
  410298:	mul	x10, x11, x10
  41029c:	subs	x0, x9, x10
  4102a0:	ldp	x29, x30, [sp, #32]
  4102a4:	add	sp, sp, #0x30
  4102a8:	ret
  4102ac:	sub	sp, sp, #0x10
  4102b0:	str	x0, [sp, #8]
  4102b4:	str	x1, [sp]
  4102b8:	ldr	x8, [sp, #8]
  4102bc:	ldr	x9, [sp]
  4102c0:	cmp	x8, x9
  4102c4:	cset	w10, eq  // eq = none
  4102c8:	and	w0, w10, #0x1
  4102cc:	add	sp, sp, #0x10
  4102d0:	ret
  4102d4:	sub	sp, sp, #0x20
  4102d8:	adrp	x8, 41d000 <__fxstatat@plt+0x1a050>
  4102dc:	add	x8, x8, #0xd68
  4102e0:	str	x0, [sp, #16]
  4102e4:	ldr	x9, [sp, #16]
  4102e8:	ldr	x9, [x9, #40]
  4102ec:	str	x9, [sp, #8]
  4102f0:	ldr	x9, [sp, #8]
  4102f4:	cmp	x9, x8
  4102f8:	b.ne	41030c <__fxstatat@plt+0xd35c>  // b.any
  4102fc:	mov	w8, #0x1                   	// #1
  410300:	and	w8, w8, #0x1
  410304:	strb	w8, [sp, #31]
  410308:	b	410434 <__fxstatat@plt+0xd484>
  41030c:	mov	w8, #0xcccd                	// #52429
  410310:	movk	w8, #0x3dcc, lsl #16
  410314:	fmov	s0, w8
  410318:	str	s0, [sp, #4]
  41031c:	ldr	s0, [sp, #4]
  410320:	ldr	x9, [sp, #8]
  410324:	ldr	s1, [x9, #8]
  410328:	fcmp	s0, s1
  41032c:	cset	w8, mi  // mi = first
  410330:	tbnz	w8, #0, 410338 <__fxstatat@plt+0xd388>
  410334:	b	410418 <__fxstatat@plt+0xd468>
  410338:	ldr	x8, [sp, #8]
  41033c:	ldr	s0, [x8, #8]
  410340:	ldr	s1, [sp, #4]
  410344:	fmov	s2, #1.000000000000000000e+00
  410348:	fsub	s1, s2, s1
  41034c:	fcmp	s0, s1
  410350:	cset	w9, mi  // mi = first
  410354:	tbnz	w9, #0, 41035c <__fxstatat@plt+0xd3ac>
  410358:	b	410418 <__fxstatat@plt+0xd468>
  41035c:	ldr	s0, [sp, #4]
  410360:	fmov	s1, #1.000000000000000000e+00
  410364:	fadd	s0, s1, s0
  410368:	ldr	x8, [sp, #8]
  41036c:	ldr	s1, [x8, #12]
  410370:	fcmp	s0, s1
  410374:	cset	w9, mi  // mi = first
  410378:	tbnz	w9, #0, 410380 <__fxstatat@plt+0xd3d0>
  41037c:	b	410418 <__fxstatat@plt+0xd468>
  410380:	ldr	x8, [sp, #8]
  410384:	ldr	s0, [x8]
  410388:	fmov	s1, wzr
  41038c:	fcmp	s1, s0
  410390:	cset	w9, ls  // ls = plast
  410394:	tbnz	w9, #0, 41039c <__fxstatat@plt+0xd3ec>
  410398:	b	410418 <__fxstatat@plt+0xd468>
  41039c:	ldr	x8, [sp, #8]
  4103a0:	ldr	s0, [x8]
  4103a4:	ldr	s1, [sp, #4]
  4103a8:	fadd	s0, s0, s1
  4103ac:	ldr	x8, [sp, #8]
  4103b0:	ldr	s1, [x8, #4]
  4103b4:	fcmp	s0, s1
  4103b8:	cset	w9, mi  // mi = first
  4103bc:	tbnz	w9, #0, 4103c4 <__fxstatat@plt+0xd414>
  4103c0:	b	410418 <__fxstatat@plt+0xd468>
  4103c4:	ldr	x8, [sp, #8]
  4103c8:	ldr	s0, [x8, #4]
  4103cc:	fmov	s1, #1.000000000000000000e+00
  4103d0:	fcmp	s0, s1
  4103d4:	cset	w9, ls  // ls = plast
  4103d8:	tbnz	w9, #0, 4103e0 <__fxstatat@plt+0xd430>
  4103dc:	b	410418 <__fxstatat@plt+0xd468>
  4103e0:	ldr	x8, [sp, #8]
  4103e4:	ldr	s0, [x8]
  4103e8:	ldr	s1, [sp, #4]
  4103ec:	fadd	s0, s0, s1
  4103f0:	ldr	x8, [sp, #8]
  4103f4:	ldr	s1, [x8, #8]
  4103f8:	fcmp	s0, s1
  4103fc:	cset	w9, mi  // mi = first
  410400:	tbnz	w9, #0, 410408 <__fxstatat@plt+0xd458>
  410404:	b	410418 <__fxstatat@plt+0xd468>
  410408:	mov	w8, #0x1                   	// #1
  41040c:	and	w8, w8, #0x1
  410410:	strb	w8, [sp, #31]
  410414:	b	410434 <__fxstatat@plt+0xd484>
  410418:	ldr	x8, [sp, #16]
  41041c:	adrp	x9, 41d000 <__fxstatat@plt+0x1a050>
  410420:	add	x9, x9, #0xd68
  410424:	str	x9, [x8, #40]
  410428:	mov	w10, wzr
  41042c:	and	w10, w10, #0x1
  410430:	strb	w10, [sp, #31]
  410434:	ldrb	w8, [sp, #31]
  410438:	and	w0, w8, #0x1
  41043c:	add	sp, sp, #0x20
  410440:	ret
  410444:	sub	sp, sp, #0x30
  410448:	stp	x29, x30, [sp, #32]
  41044c:	add	x29, sp, #0x20
  410450:	str	x0, [sp, #16]
  410454:	str	x1, [sp, #8]
  410458:	ldr	x8, [sp, #8]
  41045c:	ldrb	w9, [x8, #16]
  410460:	tbnz	w9, #0, 4104ac <__fxstatat@plt+0xd4fc>
  410464:	ldr	x8, [sp, #16]
  410468:	ucvtf	s0, x8
  41046c:	ldr	x8, [sp, #8]
  410470:	ldr	s1, [x8, #8]
  410474:	fdiv	s0, s0, s1
  410478:	str	s0, [sp, #4]
  41047c:	ldr	s0, [sp, #4]
  410480:	mov	w9, #0x5f800000            	// #1602224128
  410484:	fmov	s1, w9
  410488:	fcmp	s1, s0
  41048c:	cset	w9, ls  // ls = plast
  410490:	tbnz	w9, #0, 410498 <__fxstatat@plt+0xd4e8>
  410494:	b	4104a0 <__fxstatat@plt+0xd4f0>
  410498:	stur	xzr, [x29, #-8]
  41049c:	b	4104d8 <__fxstatat@plt+0xd528>
  4104a0:	ldr	s0, [sp, #4]
  4104a4:	fcvtzu	x8, s0
  4104a8:	str	x8, [sp, #16]
  4104ac:	ldr	x0, [sp, #16]
  4104b0:	bl	411200 <__fxstatat@plt+0xe250>
  4104b4:	str	x0, [sp, #16]
  4104b8:	ldr	x8, [sp, #16]
  4104bc:	mov	x9, #0xfffffffffffffff     	// #1152921504606846975
  4104c0:	cmp	x9, x8
  4104c4:	b.cs	4104d0 <__fxstatat@plt+0xd520>  // b.hs, b.nlast
  4104c8:	stur	xzr, [x29, #-8]
  4104cc:	b	4104d8 <__fxstatat@plt+0xd528>
  4104d0:	ldr	x8, [sp, #16]
  4104d4:	stur	x8, [x29, #-8]
  4104d8:	ldur	x0, [x29, #-8]
  4104dc:	ldp	x29, x30, [sp, #32]
  4104e0:	add	sp, sp, #0x30
  4104e4:	ret
  4104e8:	sub	sp, sp, #0x30
  4104ec:	stp	x29, x30, [sp, #32]
  4104f0:	add	x29, sp, #0x20
  4104f4:	stur	x0, [x29, #-8]
  4104f8:	ldur	x8, [x29, #-8]
  4104fc:	ldr	x8, [x8]
  410500:	str	x8, [sp, #16]
  410504:	ldr	x8, [sp, #16]
  410508:	ldur	x9, [x29, #-8]
  41050c:	ldr	x9, [x9, #8]
  410510:	cmp	x8, x9
  410514:	b.cs	4105dc <__fxstatat@plt+0xd62c>  // b.hs, b.nlast
  410518:	ldr	x8, [sp, #16]
  41051c:	ldr	x8, [x8]
  410520:	cbz	x8, 4105cc <__fxstatat@plt+0xd61c>
  410524:	ldr	x8, [sp, #16]
  410528:	ldr	x8, [x8, #8]
  41052c:	str	x8, [sp, #8]
  410530:	ldr	x8, [sp, #8]
  410534:	cbz	x8, 410598 <__fxstatat@plt+0xd5e8>
  410538:	ldur	x8, [x29, #-8]
  41053c:	ldr	x8, [x8, #64]
  410540:	cbz	x8, 410558 <__fxstatat@plt+0xd5a8>
  410544:	ldur	x8, [x29, #-8]
  410548:	ldr	x8, [x8, #64]
  41054c:	ldr	x9, [sp, #8]
  410550:	ldr	x0, [x9]
  410554:	blr	x8
  410558:	ldr	x8, [sp, #8]
  41055c:	mov	x9, xzr
  410560:	str	x9, [x8]
  410564:	ldr	x8, [sp, #8]
  410568:	ldr	x8, [x8, #8]
  41056c:	str	x8, [sp]
  410570:	ldur	x8, [x29, #-8]
  410574:	ldr	x8, [x8, #72]
  410578:	ldr	x9, [sp, #8]
  41057c:	str	x8, [x9, #8]
  410580:	ldr	x8, [sp, #8]
  410584:	ldur	x9, [x29, #-8]
  410588:	str	x8, [x9, #72]
  41058c:	ldr	x8, [sp]
  410590:	str	x8, [sp, #8]
  410594:	b	410530 <__fxstatat@plt+0xd580>
  410598:	ldur	x8, [x29, #-8]
  41059c:	ldr	x8, [x8, #64]
  4105a0:	cbz	x8, 4105b8 <__fxstatat@plt+0xd608>
  4105a4:	ldur	x8, [x29, #-8]
  4105a8:	ldr	x8, [x8, #64]
  4105ac:	ldr	x9, [sp, #16]
  4105b0:	ldr	x0, [x9]
  4105b4:	blr	x8
  4105b8:	ldr	x8, [sp, #16]
  4105bc:	mov	x9, xzr
  4105c0:	str	x9, [x8]
  4105c4:	ldr	x8, [sp, #16]
  4105c8:	str	x9, [x8, #8]
  4105cc:	ldr	x8, [sp, #16]
  4105d0:	add	x8, x8, #0x10
  4105d4:	str	x8, [sp, #16]
  4105d8:	b	410504 <__fxstatat@plt+0xd554>
  4105dc:	ldur	x8, [x29, #-8]
  4105e0:	str	xzr, [x8, #24]
  4105e4:	ldur	x8, [x29, #-8]
  4105e8:	str	xzr, [x8, #32]
  4105ec:	ldp	x29, x30, [sp, #32]
  4105f0:	add	sp, sp, #0x30
  4105f4:	ret
  4105f8:	sub	sp, sp, #0x30
  4105fc:	stp	x29, x30, [sp, #32]
  410600:	add	x29, sp, #0x20
  410604:	stur	x0, [x29, #-8]
  410608:	ldur	x8, [x29, #-8]
  41060c:	ldr	x8, [x8, #64]
  410610:	cbz	x8, 410690 <__fxstatat@plt+0xd6e0>
  410614:	ldur	x8, [x29, #-8]
  410618:	ldr	x8, [x8, #32]
  41061c:	cbz	x8, 410690 <__fxstatat@plt+0xd6e0>
  410620:	ldur	x8, [x29, #-8]
  410624:	ldr	x8, [x8]
  410628:	str	x8, [sp, #16]
  41062c:	ldr	x8, [sp, #16]
  410630:	ldur	x9, [x29, #-8]
  410634:	ldr	x9, [x9, #8]
  410638:	cmp	x8, x9
  41063c:	b.cs	410690 <__fxstatat@plt+0xd6e0>  // b.hs, b.nlast
  410640:	ldr	x8, [sp, #16]
  410644:	ldr	x8, [x8]
  410648:	cbz	x8, 410680 <__fxstatat@plt+0xd6d0>
  41064c:	ldr	x8, [sp, #16]
  410650:	str	x8, [sp, #8]
  410654:	ldr	x8, [sp, #8]
  410658:	cbz	x8, 410680 <__fxstatat@plt+0xd6d0>
  41065c:	ldur	x8, [x29, #-8]
  410660:	ldr	x8, [x8, #64]
  410664:	ldr	x9, [sp, #8]
  410668:	ldr	x0, [x9]
  41066c:	blr	x8
  410670:	ldr	x8, [sp, #8]
  410674:	ldr	x8, [x8, #8]
  410678:	str	x8, [sp, #8]
  41067c:	b	410654 <__fxstatat@plt+0xd6a4>
  410680:	ldr	x8, [sp, #16]
  410684:	add	x8, x8, #0x10
  410688:	str	x8, [sp, #16]
  41068c:	b	41062c <__fxstatat@plt+0xd67c>
  410690:	ldur	x8, [x29, #-8]
  410694:	ldr	x8, [x8]
  410698:	str	x8, [sp, #16]
  41069c:	ldr	x8, [sp, #16]
  4106a0:	ldur	x9, [x29, #-8]
  4106a4:	ldr	x9, [x9, #8]
  4106a8:	cmp	x8, x9
  4106ac:	b.cs	4106f4 <__fxstatat@plt+0xd744>  // b.hs, b.nlast
  4106b0:	ldr	x8, [sp, #16]
  4106b4:	ldr	x8, [x8, #8]
  4106b8:	str	x8, [sp, #8]
  4106bc:	ldr	x8, [sp, #8]
  4106c0:	cbz	x8, 4106e4 <__fxstatat@plt+0xd734>
  4106c4:	ldr	x8, [sp, #8]
  4106c8:	ldr	x8, [x8, #8]
  4106cc:	str	x8, [sp]
  4106d0:	ldr	x0, [sp, #8]
  4106d4:	bl	402ce0 <free@plt>
  4106d8:	ldr	x8, [sp]
  4106dc:	str	x8, [sp, #8]
  4106e0:	b	4106bc <__fxstatat@plt+0xd70c>
  4106e4:	ldr	x8, [sp, #16]
  4106e8:	add	x8, x8, #0x10
  4106ec:	str	x8, [sp, #16]
  4106f0:	b	41069c <__fxstatat@plt+0xd6ec>
  4106f4:	ldur	x8, [x29, #-8]
  4106f8:	ldr	x8, [x8, #72]
  4106fc:	str	x8, [sp, #8]
  410700:	ldr	x8, [sp, #8]
  410704:	cbz	x8, 410728 <__fxstatat@plt+0xd778>
  410708:	ldr	x8, [sp, #8]
  41070c:	ldr	x8, [x8, #8]
  410710:	str	x8, [sp]
  410714:	ldr	x0, [sp, #8]
  410718:	bl	402ce0 <free@plt>
  41071c:	ldr	x8, [sp]
  410720:	str	x8, [sp, #8]
  410724:	b	410700 <__fxstatat@plt+0xd750>
  410728:	ldur	x8, [x29, #-8]
  41072c:	ldr	x0, [x8]
  410730:	bl	402ce0 <free@plt>
  410734:	ldur	x0, [x29, #-8]
  410738:	bl	402ce0 <free@plt>
  41073c:	ldp	x29, x30, [sp, #32]
  410740:	add	sp, sp, #0x30
  410744:	ret
  410748:	sub	sp, sp, #0x90
  41074c:	stp	x29, x30, [sp, #128]
  410750:	add	x29, sp, #0x80
  410754:	stur	x0, [x29, #-16]
  410758:	stur	x1, [x29, #-24]
  41075c:	ldur	x0, [x29, #-24]
  410760:	ldur	x8, [x29, #-16]
  410764:	ldr	x1, [x8, #40]
  410768:	bl	410444 <__fxstatat@plt+0xd494>
  41076c:	str	x0, [sp, #8]
  410770:	ldr	x8, [sp, #8]
  410774:	cbnz	x8, 410788 <__fxstatat@plt+0xd7d8>
  410778:	mov	w8, wzr
  41077c:	and	w8, w8, #0x1
  410780:	sturb	w8, [x29, #-1]
  410784:	b	410958 <__fxstatat@plt+0xd9a8>
  410788:	ldr	x8, [sp, #8]
  41078c:	ldur	x9, [x29, #-16]
  410790:	ldr	x9, [x9, #16]
  410794:	cmp	x8, x9
  410798:	b.ne	4107ac <__fxstatat@plt+0xd7fc>  // b.any
  41079c:	mov	w8, #0x1                   	// #1
  4107a0:	and	w8, w8, #0x1
  4107a4:	sturb	w8, [x29, #-1]
  4107a8:	b	410958 <__fxstatat@plt+0xd9a8>
  4107ac:	add	x8, sp, #0x18
  4107b0:	str	x8, [sp, #16]
  4107b4:	ldr	x0, [sp, #8]
  4107b8:	mov	x1, #0x10                  	// #16
  4107bc:	bl	402b00 <calloc@plt>
  4107c0:	ldr	x8, [sp, #16]
  4107c4:	str	x0, [x8]
  4107c8:	ldr	x8, [sp, #16]
  4107cc:	ldr	x8, [x8]
  4107d0:	cbnz	x8, 4107e4 <__fxstatat@plt+0xd834>
  4107d4:	mov	w8, wzr
  4107d8:	and	w8, w8, #0x1
  4107dc:	sturb	w8, [x29, #-1]
  4107e0:	b	410958 <__fxstatat@plt+0xd9a8>
  4107e4:	ldr	x8, [sp, #8]
  4107e8:	ldr	x9, [sp, #16]
  4107ec:	mov	x10, #0x10                  	// #16
  4107f0:	str	x8, [x9, #16]
  4107f4:	ldr	x8, [sp, #16]
  4107f8:	ldr	x8, [x8]
  4107fc:	ldr	x9, [sp, #8]
  410800:	mul	x9, x10, x9
  410804:	add	x8, x8, x9
  410808:	ldr	x9, [sp, #16]
  41080c:	str	x8, [x9, #8]
  410810:	ldr	x8, [sp, #16]
  410814:	str	xzr, [x8, #24]
  410818:	ldr	x8, [sp, #16]
  41081c:	str	xzr, [x8, #32]
  410820:	ldur	x8, [x29, #-16]
  410824:	ldr	x8, [x8, #40]
  410828:	ldr	x9, [sp, #16]
  41082c:	str	x8, [x9, #40]
  410830:	ldur	x8, [x29, #-16]
  410834:	ldr	x8, [x8, #48]
  410838:	ldr	x9, [sp, #16]
  41083c:	str	x8, [x9, #48]
  410840:	ldur	x8, [x29, #-16]
  410844:	ldr	x8, [x8, #56]
  410848:	ldr	x9, [sp, #16]
  41084c:	str	x8, [x9, #56]
  410850:	ldur	x8, [x29, #-16]
  410854:	ldr	x8, [x8, #64]
  410858:	ldr	x9, [sp, #16]
  41085c:	str	x8, [x9, #64]
  410860:	ldur	x8, [x29, #-16]
  410864:	ldr	x8, [x8, #72]
  410868:	ldr	x9, [sp, #16]
  41086c:	str	x8, [x9, #72]
  410870:	ldr	x0, [sp, #16]
  410874:	ldur	x1, [x29, #-16]
  410878:	mov	w11, wzr
  41087c:	and	w2, w11, #0x1
  410880:	bl	41096c <__fxstatat@plt+0xd9bc>
  410884:	tbnz	w0, #0, 41088c <__fxstatat@plt+0xd8dc>
  410888:	b	4108f8 <__fxstatat@plt+0xd948>
  41088c:	ldur	x8, [x29, #-16]
  410890:	ldr	x0, [x8]
  410894:	bl	402ce0 <free@plt>
  410898:	ldr	x8, [sp, #16]
  41089c:	ldr	x8, [x8]
  4108a0:	ldur	x9, [x29, #-16]
  4108a4:	str	x8, [x9]
  4108a8:	ldr	x8, [sp, #16]
  4108ac:	ldr	x8, [x8, #8]
  4108b0:	ldur	x9, [x29, #-16]
  4108b4:	str	x8, [x9, #8]
  4108b8:	ldr	x8, [sp, #16]
  4108bc:	ldr	x8, [x8, #16]
  4108c0:	ldur	x9, [x29, #-16]
  4108c4:	str	x8, [x9, #16]
  4108c8:	ldr	x8, [sp, #16]
  4108cc:	ldr	x8, [x8, #24]
  4108d0:	ldur	x9, [x29, #-16]
  4108d4:	str	x8, [x9, #24]
  4108d8:	ldr	x8, [sp, #16]
  4108dc:	ldr	x8, [x8, #72]
  4108e0:	ldur	x9, [x29, #-16]
  4108e4:	str	x8, [x9, #72]
  4108e8:	mov	w10, #0x1                   	// #1
  4108ec:	and	w10, w10, #0x1
  4108f0:	sturb	w10, [x29, #-1]
  4108f4:	b	410958 <__fxstatat@plt+0xd9a8>
  4108f8:	ldr	x8, [sp, #16]
  4108fc:	ldr	x8, [x8, #72]
  410900:	ldur	x9, [x29, #-16]
  410904:	str	x8, [x9, #72]
  410908:	ldur	x0, [x29, #-16]
  41090c:	ldr	x1, [sp, #16]
  410910:	mov	w10, #0x1                   	// #1
  410914:	and	w2, w10, #0x1
  410918:	bl	41096c <__fxstatat@plt+0xd9bc>
  41091c:	tbnz	w0, #0, 410924 <__fxstatat@plt+0xd974>
  410920:	b	41093c <__fxstatat@plt+0xd98c>
  410924:	ldur	x0, [x29, #-16]
  410928:	ldr	x1, [sp, #16]
  41092c:	mov	w8, wzr
  410930:	and	w2, w8, #0x1
  410934:	bl	41096c <__fxstatat@plt+0xd9bc>
  410938:	tbnz	w0, #0, 410940 <__fxstatat@plt+0xd990>
  41093c:	bl	402bd0 <abort@plt>
  410940:	ldr	x8, [sp, #16]
  410944:	ldr	x0, [x8]
  410948:	bl	402ce0 <free@plt>
  41094c:	mov	w9, wzr
  410950:	and	w9, w9, #0x1
  410954:	sturb	w9, [x29, #-1]
  410958:	ldurb	w8, [x29, #-1]
  41095c:	and	w0, w8, #0x1
  410960:	ldp	x29, x30, [sp, #128]
  410964:	add	sp, sp, #0x90
  410968:	ret
  41096c:	sub	sp, sp, #0x60
  410970:	stp	x29, x30, [sp, #80]
  410974:	add	x29, sp, #0x50
  410978:	stur	x0, [x29, #-16]
  41097c:	stur	x1, [x29, #-24]
  410980:	and	w8, w2, #0x1
  410984:	sturb	w8, [x29, #-25]
  410988:	ldur	x9, [x29, #-24]
  41098c:	ldr	x9, [x9]
  410990:	str	x9, [sp, #40]
  410994:	ldr	x8, [sp, #40]
  410998:	ldur	x9, [x29, #-24]
  41099c:	ldr	x9, [x9, #8]
  4109a0:	cmp	x8, x9
  4109a4:	b.cs	410b2c <__fxstatat@plt+0xdb7c>  // b.hs, b.nlast
  4109a8:	ldr	x8, [sp, #40]
  4109ac:	ldr	x8, [x8]
  4109b0:	cbz	x8, 410b1c <__fxstatat@plt+0xdb6c>
  4109b4:	ldr	x8, [sp, #40]
  4109b8:	ldr	x8, [x8, #8]
  4109bc:	str	x8, [sp, #32]
  4109c0:	ldr	x8, [sp, #32]
  4109c4:	cbz	x8, 410a50 <__fxstatat@plt+0xdaa0>
  4109c8:	ldr	x8, [sp, #32]
  4109cc:	ldr	x8, [x8]
  4109d0:	str	x8, [sp, #16]
  4109d4:	ldur	x0, [x29, #-16]
  4109d8:	ldr	x1, [sp, #16]
  4109dc:	bl	40fd18 <__fxstatat@plt+0xcd68>
  4109e0:	str	x0, [sp, #8]
  4109e4:	ldr	x8, [sp, #32]
  4109e8:	ldr	x8, [x8, #8]
  4109ec:	str	x8, [sp, #24]
  4109f0:	ldr	x8, [sp, #8]
  4109f4:	ldr	x8, [x8]
  4109f8:	cbz	x8, 410a1c <__fxstatat@plt+0xda6c>
  4109fc:	ldr	x8, [sp, #8]
  410a00:	ldr	x8, [x8, #8]
  410a04:	ldr	x9, [sp, #32]
  410a08:	str	x8, [x9, #8]
  410a0c:	ldr	x8, [sp, #32]
  410a10:	ldr	x9, [sp, #8]
  410a14:	str	x8, [x9, #8]
  410a18:	b	410a44 <__fxstatat@plt+0xda94>
  410a1c:	ldr	x8, [sp, #16]
  410a20:	ldr	x9, [sp, #8]
  410a24:	str	x8, [x9]
  410a28:	ldur	x8, [x29, #-16]
  410a2c:	ldr	x9, [x8, #24]
  410a30:	add	x9, x9, #0x1
  410a34:	str	x9, [x8, #24]
  410a38:	ldur	x0, [x29, #-16]
  410a3c:	ldr	x1, [sp, #32]
  410a40:	bl	411354 <__fxstatat@plt+0xe3a4>
  410a44:	ldr	x8, [sp, #24]
  410a48:	str	x8, [sp, #32]
  410a4c:	b	4109c0 <__fxstatat@plt+0xda10>
  410a50:	ldr	x8, [sp, #40]
  410a54:	ldr	x8, [x8]
  410a58:	str	x8, [sp, #16]
  410a5c:	ldr	x8, [sp, #40]
  410a60:	mov	x9, xzr
  410a64:	str	x9, [x8, #8]
  410a68:	ldurb	w10, [x29, #-25]
  410a6c:	tbnz	w10, #0, 410a74 <__fxstatat@plt+0xdac4>
  410a70:	b	410a78 <__fxstatat@plt+0xdac8>
  410a74:	b	410b1c <__fxstatat@plt+0xdb6c>
  410a78:	ldur	x0, [x29, #-16]
  410a7c:	ldr	x1, [sp, #16]
  410a80:	bl	40fd18 <__fxstatat@plt+0xcd68>
  410a84:	str	x0, [sp, #8]
  410a88:	ldr	x8, [sp, #8]
  410a8c:	ldr	x8, [x8]
  410a90:	cbz	x8, 410ae4 <__fxstatat@plt+0xdb34>
  410a94:	ldur	x0, [x29, #-16]
  410a98:	bl	410f64 <__fxstatat@plt+0xdfb4>
  410a9c:	str	x0, [sp]
  410aa0:	ldr	x8, [sp]
  410aa4:	cbnz	x8, 410ab8 <__fxstatat@plt+0xdb08>
  410aa8:	mov	w8, wzr
  410aac:	and	w8, w8, #0x1
  410ab0:	sturb	w8, [x29, #-1]
  410ab4:	b	410b38 <__fxstatat@plt+0xdb88>
  410ab8:	ldr	x8, [sp, #16]
  410abc:	ldr	x9, [sp]
  410ac0:	str	x8, [x9]
  410ac4:	ldr	x8, [sp, #8]
  410ac8:	ldr	x8, [x8, #8]
  410acc:	ldr	x9, [sp]
  410ad0:	str	x8, [x9, #8]
  410ad4:	ldr	x8, [sp]
  410ad8:	ldr	x9, [sp, #8]
  410adc:	str	x8, [x9, #8]
  410ae0:	b	410b00 <__fxstatat@plt+0xdb50>
  410ae4:	ldr	x8, [sp, #16]
  410ae8:	ldr	x9, [sp, #8]
  410aec:	str	x8, [x9]
  410af0:	ldur	x8, [x29, #-16]
  410af4:	ldr	x9, [x8, #24]
  410af8:	add	x9, x9, #0x1
  410afc:	str	x9, [x8, #24]
  410b00:	ldr	x8, [sp, #40]
  410b04:	mov	x9, xzr
  410b08:	str	x9, [x8]
  410b0c:	ldur	x8, [x29, #-24]
  410b10:	ldr	x9, [x8, #24]
  410b14:	subs	x9, x9, #0x1
  410b18:	str	x9, [x8, #24]
  410b1c:	ldr	x8, [sp, #40]
  410b20:	add	x8, x8, #0x10
  410b24:	str	x8, [sp, #40]
  410b28:	b	410994 <__fxstatat@plt+0xd9e4>
  410b2c:	mov	w8, #0x1                   	// #1
  410b30:	and	w8, w8, #0x1
  410b34:	sturb	w8, [x29, #-1]
  410b38:	ldurb	w8, [x29, #-1]
  410b3c:	and	w0, w8, #0x1
  410b40:	ldp	x29, x30, [sp, #80]
  410b44:	add	sp, sp, #0x60
  410b48:	ret
  410b4c:	sub	sp, sp, #0x60
  410b50:	stp	x29, x30, [sp, #80]
  410b54:	add	x29, sp, #0x50
  410b58:	stur	x0, [x29, #-16]
  410b5c:	stur	x1, [x29, #-24]
  410b60:	stur	x2, [x29, #-32]
  410b64:	ldur	x8, [x29, #-24]
  410b68:	cbnz	x8, 410b70 <__fxstatat@plt+0xdbc0>
  410b6c:	bl	402bd0 <abort@plt>
  410b70:	ldur	x0, [x29, #-16]
  410b74:	ldur	x1, [x29, #-24]
  410b78:	add	x2, sp, #0x20
  410b7c:	mov	w8, wzr
  410b80:	and	w3, w8, #0x1
  410b84:	bl	410dac <__fxstatat@plt+0xddfc>
  410b88:	str	x0, [sp, #40]
  410b8c:	cbz	x0, 410bac <__fxstatat@plt+0xdbfc>
  410b90:	ldur	x8, [x29, #-32]
  410b94:	cbz	x8, 410ba4 <__fxstatat@plt+0xdbf4>
  410b98:	ldr	x8, [sp, #40]
  410b9c:	ldur	x9, [x29, #-32]
  410ba0:	str	x8, [x9]
  410ba4:	stur	wzr, [x29, #-4]
  410ba8:	b	410d9c <__fxstatat@plt+0xddec>
  410bac:	ldur	x8, [x29, #-16]
  410bb0:	ldr	x8, [x8, #24]
  410bb4:	ucvtf	s0, x8
  410bb8:	ldur	x8, [x29, #-16]
  410bbc:	ldr	x8, [x8, #40]
  410bc0:	ldr	s1, [x8, #8]
  410bc4:	ldur	x8, [x29, #-16]
  410bc8:	ldr	x8, [x8, #16]
  410bcc:	ucvtf	s2, x8
  410bd0:	fmul	s1, s1, s2
  410bd4:	fcmp	s0, s1
  410bd8:	cset	w9, gt
  410bdc:	tbnz	w9, #0, 410be4 <__fxstatat@plt+0xdc34>
  410be0:	b	410cf8 <__fxstatat@plt+0xdd48>
  410be4:	ldur	x0, [x29, #-16]
  410be8:	bl	4102d4 <__fxstatat@plt+0xd324>
  410bec:	ldur	x8, [x29, #-16]
  410bf0:	ldr	x8, [x8, #24]
  410bf4:	ucvtf	s0, x8
  410bf8:	ldur	x8, [x29, #-16]
  410bfc:	ldr	x8, [x8, #40]
  410c00:	ldr	s1, [x8, #8]
  410c04:	ldur	x8, [x29, #-16]
  410c08:	ldr	x8, [x8, #16]
  410c0c:	ucvtf	s2, x8
  410c10:	fmul	s1, s1, s2
  410c14:	fcmp	s0, s1
  410c18:	cset	w9, gt
  410c1c:	tbnz	w9, #0, 410c24 <__fxstatat@plt+0xdc74>
  410c20:	b	410cf8 <__fxstatat@plt+0xdd48>
  410c24:	ldur	x8, [x29, #-16]
  410c28:	ldr	x8, [x8, #40]
  410c2c:	str	x8, [sp, #24]
  410c30:	ldr	x8, [sp, #24]
  410c34:	ldrb	w9, [x8, #16]
  410c38:	tbnz	w9, #0, 410c40 <__fxstatat@plt+0xdc90>
  410c3c:	b	410c60 <__fxstatat@plt+0xdcb0>
  410c40:	ldur	x8, [x29, #-16]
  410c44:	ldr	x8, [x8, #16]
  410c48:	ucvtf	s0, x8
  410c4c:	ldr	x8, [sp, #24]
  410c50:	ldr	s1, [x8, #12]
  410c54:	fmul	s0, s0, s1
  410c58:	str	s0, [sp, #4]
  410c5c:	b	410c88 <__fxstatat@plt+0xdcd8>
  410c60:	ldur	x8, [x29, #-16]
  410c64:	ldr	x8, [x8, #16]
  410c68:	ucvtf	s0, x8
  410c6c:	ldr	x8, [sp, #24]
  410c70:	ldr	s1, [x8, #12]
  410c74:	fmul	s0, s0, s1
  410c78:	ldr	x8, [sp, #24]
  410c7c:	ldr	s1, [x8, #8]
  410c80:	fmul	s0, s0, s1
  410c84:	str	s0, [sp, #4]
  410c88:	ldr	s0, [sp, #4]
  410c8c:	str	s0, [sp, #20]
  410c90:	ldr	s0, [sp, #20]
  410c94:	mov	w8, #0x5f800000            	// #1602224128
  410c98:	fmov	s1, w8
  410c9c:	fcmp	s1, s0
  410ca0:	cset	w8, ls  // ls = plast
  410ca4:	tbnz	w8, #0, 410cac <__fxstatat@plt+0xdcfc>
  410ca8:	b	410cb8 <__fxstatat@plt+0xdd08>
  410cac:	mov	w8, #0xffffffff            	// #-1
  410cb0:	stur	w8, [x29, #-4]
  410cb4:	b	410d9c <__fxstatat@plt+0xddec>
  410cb8:	ldur	x0, [x29, #-16]
  410cbc:	ldr	s0, [sp, #20]
  410cc0:	fcvtzu	x1, s0
  410cc4:	bl	410748 <__fxstatat@plt+0xd798>
  410cc8:	tbnz	w0, #0, 410cd8 <__fxstatat@plt+0xdd28>
  410ccc:	mov	w8, #0xffffffff            	// #-1
  410cd0:	stur	w8, [x29, #-4]
  410cd4:	b	410d9c <__fxstatat@plt+0xddec>
  410cd8:	ldur	x0, [x29, #-16]
  410cdc:	ldur	x1, [x29, #-24]
  410ce0:	add	x2, sp, #0x20
  410ce4:	mov	w8, wzr
  410ce8:	and	w3, w8, #0x1
  410cec:	bl	410dac <__fxstatat@plt+0xddfc>
  410cf0:	cbz	x0, 410cf8 <__fxstatat@plt+0xdd48>
  410cf4:	bl	402bd0 <abort@plt>
  410cf8:	ldr	x8, [sp, #32]
  410cfc:	ldr	x8, [x8]
  410d00:	cbz	x8, 410d68 <__fxstatat@plt+0xddb8>
  410d04:	ldur	x0, [x29, #-16]
  410d08:	bl	410f64 <__fxstatat@plt+0xdfb4>
  410d0c:	str	x0, [sp, #8]
  410d10:	ldr	x8, [sp, #8]
  410d14:	cbnz	x8, 410d24 <__fxstatat@plt+0xdd74>
  410d18:	mov	w8, #0xffffffff            	// #-1
  410d1c:	stur	w8, [x29, #-4]
  410d20:	b	410d9c <__fxstatat@plt+0xddec>
  410d24:	ldur	x8, [x29, #-24]
  410d28:	ldr	x9, [sp, #8]
  410d2c:	str	x8, [x9]
  410d30:	ldr	x8, [sp, #32]
  410d34:	ldr	x8, [x8, #8]
  410d38:	ldr	x9, [sp, #8]
  410d3c:	str	x8, [x9, #8]
  410d40:	ldr	x8, [sp, #8]
  410d44:	ldr	x9, [sp, #32]
  410d48:	str	x8, [x9, #8]
  410d4c:	ldur	x8, [x29, #-16]
  410d50:	ldr	x9, [x8, #32]
  410d54:	add	x9, x9, #0x1
  410d58:	str	x9, [x8, #32]
  410d5c:	mov	w10, #0x1                   	// #1
  410d60:	stur	w10, [x29, #-4]
  410d64:	b	410d9c <__fxstatat@plt+0xddec>
  410d68:	ldur	x8, [x29, #-24]
  410d6c:	ldr	x9, [sp, #32]
  410d70:	str	x8, [x9]
  410d74:	ldur	x8, [x29, #-16]
  410d78:	ldr	x9, [x8, #32]
  410d7c:	add	x9, x9, #0x1
  410d80:	str	x9, [x8, #32]
  410d84:	ldur	x8, [x29, #-16]
  410d88:	ldr	x9, [x8, #24]
  410d8c:	add	x9, x9, #0x1
  410d90:	str	x9, [x8, #24]
  410d94:	mov	w10, #0x1                   	// #1
  410d98:	stur	w10, [x29, #-4]
  410d9c:	ldur	w0, [x29, #-4]
  410da0:	ldp	x29, x30, [sp, #80]
  410da4:	add	sp, sp, #0x60
  410da8:	ret
  410dac:	sub	sp, sp, #0x70
  410db0:	stp	x29, x30, [sp, #96]
  410db4:	add	x29, sp, #0x60
  410db8:	stur	x0, [x29, #-16]
  410dbc:	stur	x1, [x29, #-24]
  410dc0:	stur	x2, [x29, #-32]
  410dc4:	and	w8, w3, #0x1
  410dc8:	sturb	w8, [x29, #-33]
  410dcc:	ldur	x0, [x29, #-16]
  410dd0:	ldur	x1, [x29, #-24]
  410dd4:	bl	40fd18 <__fxstatat@plt+0xcd68>
  410dd8:	str	x0, [sp, #48]
  410ddc:	ldr	x9, [sp, #48]
  410de0:	ldur	x10, [x29, #-32]
  410de4:	str	x9, [x10]
  410de8:	ldr	x9, [sp, #48]
  410dec:	ldr	x9, [x9]
  410df0:	cbnz	x9, 410e00 <__fxstatat@plt+0xde50>
  410df4:	mov	x8, xzr
  410df8:	stur	x8, [x29, #-8]
  410dfc:	b	410f54 <__fxstatat@plt+0xdfa4>
  410e00:	ldur	x8, [x29, #-24]
  410e04:	ldr	x9, [sp, #48]
  410e08:	ldr	x9, [x9]
  410e0c:	cmp	x8, x9
  410e10:	b.eq	410e34 <__fxstatat@plt+0xde84>  // b.none
  410e14:	ldur	x8, [x29, #-16]
  410e18:	ldr	x8, [x8, #56]
  410e1c:	ldur	x0, [x29, #-24]
  410e20:	ldr	x9, [sp, #48]
  410e24:	ldr	x1, [x9]
  410e28:	blr	x8
  410e2c:	tbnz	w0, #0, 410e34 <__fxstatat@plt+0xde84>
  410e30:	b	410e9c <__fxstatat@plt+0xdeec>
  410e34:	ldr	x8, [sp, #48]
  410e38:	ldr	x8, [x8]
  410e3c:	str	x8, [sp, #32]
  410e40:	ldurb	w9, [x29, #-33]
  410e44:	tbnz	w9, #0, 410e4c <__fxstatat@plt+0xde9c>
  410e48:	b	410e90 <__fxstatat@plt+0xdee0>
  410e4c:	ldr	x8, [sp, #48]
  410e50:	ldr	x8, [x8, #8]
  410e54:	cbz	x8, 410e84 <__fxstatat@plt+0xded4>
  410e58:	ldr	x8, [sp, #48]
  410e5c:	ldr	x8, [x8, #8]
  410e60:	str	x8, [sp, #24]
  410e64:	ldr	x8, [sp, #48]
  410e68:	ldr	x9, [sp, #24]
  410e6c:	ldr	q0, [x9]
  410e70:	str	q0, [x8]
  410e74:	ldur	x0, [x29, #-16]
  410e78:	ldr	x1, [sp, #24]
  410e7c:	bl	411354 <__fxstatat@plt+0xe3a4>
  410e80:	b	410e90 <__fxstatat@plt+0xdee0>
  410e84:	ldr	x8, [sp, #48]
  410e88:	mov	x9, xzr
  410e8c:	str	x9, [x8]
  410e90:	ldr	x8, [sp, #32]
  410e94:	stur	x8, [x29, #-8]
  410e98:	b	410f54 <__fxstatat@plt+0xdfa4>
  410e9c:	ldr	x8, [sp, #48]
  410ea0:	str	x8, [sp, #40]
  410ea4:	ldr	x8, [sp, #40]
  410ea8:	ldr	x8, [x8, #8]
  410eac:	cbz	x8, 410f4c <__fxstatat@plt+0xdf9c>
  410eb0:	ldur	x8, [x29, #-24]
  410eb4:	ldr	x9, [sp, #40]
  410eb8:	ldr	x9, [x9, #8]
  410ebc:	ldr	x9, [x9]
  410ec0:	cmp	x8, x9
  410ec4:	b.eq	410eec <__fxstatat@plt+0xdf3c>  // b.none
  410ec8:	ldur	x8, [x29, #-16]
  410ecc:	ldr	x8, [x8, #56]
  410ed0:	ldur	x0, [x29, #-24]
  410ed4:	ldr	x9, [sp, #40]
  410ed8:	ldr	x9, [x9, #8]
  410edc:	ldr	x1, [x9]
  410ee0:	blr	x8
  410ee4:	tbnz	w0, #0, 410eec <__fxstatat@plt+0xdf3c>
  410ee8:	b	410f3c <__fxstatat@plt+0xdf8c>
  410eec:	ldr	x8, [sp, #40]
  410ef0:	ldr	x8, [x8, #8]
  410ef4:	ldr	x8, [x8]
  410ef8:	str	x8, [sp, #16]
  410efc:	ldurb	w9, [x29, #-33]
  410f00:	tbnz	w9, #0, 410f08 <__fxstatat@plt+0xdf58>
  410f04:	b	410f30 <__fxstatat@plt+0xdf80>
  410f08:	ldr	x8, [sp, #40]
  410f0c:	ldr	x8, [x8, #8]
  410f10:	str	x8, [sp, #8]
  410f14:	ldr	x8, [sp, #8]
  410f18:	ldr	x8, [x8, #8]
  410f1c:	ldr	x9, [sp, #40]
  410f20:	str	x8, [x9, #8]
  410f24:	ldur	x0, [x29, #-16]
  410f28:	ldr	x1, [sp, #8]
  410f2c:	bl	411354 <__fxstatat@plt+0xe3a4>
  410f30:	ldr	x8, [sp, #16]
  410f34:	stur	x8, [x29, #-8]
  410f38:	b	410f54 <__fxstatat@plt+0xdfa4>
  410f3c:	ldr	x8, [sp, #40]
  410f40:	ldr	x8, [x8, #8]
  410f44:	str	x8, [sp, #40]
  410f48:	b	410ea4 <__fxstatat@plt+0xdef4>
  410f4c:	mov	x8, xzr
  410f50:	stur	x8, [x29, #-8]
  410f54:	ldur	x0, [x29, #-8]
  410f58:	ldp	x29, x30, [sp, #96]
  410f5c:	add	sp, sp, #0x70
  410f60:	ret
  410f64:	sub	sp, sp, #0x20
  410f68:	stp	x29, x30, [sp, #16]
  410f6c:	add	x29, sp, #0x10
  410f70:	str	x0, [sp, #8]
  410f74:	ldr	x8, [sp, #8]
  410f78:	ldr	x8, [x8, #72]
  410f7c:	cbz	x8, 410fa0 <__fxstatat@plt+0xdff0>
  410f80:	ldr	x8, [sp, #8]
  410f84:	ldr	x8, [x8, #72]
  410f88:	str	x8, [sp]
  410f8c:	ldr	x8, [sp]
  410f90:	ldr	x8, [x8, #8]
  410f94:	ldr	x9, [sp, #8]
  410f98:	str	x8, [x9, #72]
  410f9c:	b	410fac <__fxstatat@plt+0xdffc>
  410fa0:	mov	x0, #0x10                  	// #16
  410fa4:	bl	402a10 <malloc@plt>
  410fa8:	str	x0, [sp]
  410fac:	ldr	x0, [sp]
  410fb0:	ldp	x29, x30, [sp, #16]
  410fb4:	add	sp, sp, #0x20
  410fb8:	ret
  410fbc:	sub	sp, sp, #0x40
  410fc0:	stp	x29, x30, [sp, #48]
  410fc4:	add	x29, sp, #0x30
  410fc8:	mov	w8, #0xffffffff            	// #-1
  410fcc:	add	x2, sp, #0x18
  410fd0:	stur	x0, [x29, #-8]
  410fd4:	stur	x1, [x29, #-16]
  410fd8:	ldur	x0, [x29, #-8]
  410fdc:	ldur	x1, [x29, #-16]
  410fe0:	str	w8, [sp, #16]
  410fe4:	bl	410b4c <__fxstatat@plt+0xdb9c>
  410fe8:	str	w0, [sp, #20]
  410fec:	ldr	w8, [sp, #20]
  410ff0:	ldr	w9, [sp, #16]
  410ff4:	cmp	w8, w9
  410ff8:	b.ne	411008 <__fxstatat@plt+0xe058>  // b.any
  410ffc:	mov	x8, xzr
  411000:	str	x8, [sp, #8]
  411004:	b	41102c <__fxstatat@plt+0xe07c>
  411008:	ldr	w8, [sp, #20]
  41100c:	cbnz	w8, 41101c <__fxstatat@plt+0xe06c>
  411010:	ldr	x8, [sp, #24]
  411014:	str	x8, [sp]
  411018:	b	411024 <__fxstatat@plt+0xe074>
  41101c:	ldur	x8, [x29, #-16]
  411020:	str	x8, [sp]
  411024:	ldr	x8, [sp]
  411028:	str	x8, [sp, #8]
  41102c:	ldr	x8, [sp, #8]
  411030:	mov	x0, x8
  411034:	ldp	x29, x30, [sp, #48]
  411038:	add	sp, sp, #0x40
  41103c:	ret
  411040:	sub	sp, sp, #0x60
  411044:	stp	x29, x30, [sp, #80]
  411048:	add	x29, sp, #0x50
  41104c:	add	x2, sp, #0x28
  411050:	stur	x0, [x29, #-16]
  411054:	stur	x1, [x29, #-24]
  411058:	ldur	x0, [x29, #-16]
  41105c:	ldur	x1, [x29, #-24]
  411060:	mov	w8, #0x1                   	// #1
  411064:	and	w3, w8, #0x1
  411068:	bl	410dac <__fxstatat@plt+0xddfc>
  41106c:	stur	x0, [x29, #-32]
  411070:	ldur	x9, [x29, #-32]
  411074:	cbnz	x9, 411084 <__fxstatat@plt+0xe0d4>
  411078:	mov	x8, xzr
  41107c:	stur	x8, [x29, #-8]
  411080:	b	4111f0 <__fxstatat@plt+0xe240>
  411084:	ldur	x8, [x29, #-16]
  411088:	ldr	x9, [x8, #32]
  41108c:	subs	x9, x9, #0x1
  411090:	str	x9, [x8, #32]
  411094:	ldr	x8, [sp, #40]
  411098:	ldr	x8, [x8]
  41109c:	cbnz	x8, 4111e8 <__fxstatat@plt+0xe238>
  4110a0:	ldur	x8, [x29, #-16]
  4110a4:	ldr	x9, [x8, #24]
  4110a8:	subs	x9, x9, #0x1
  4110ac:	str	x9, [x8, #24]
  4110b0:	ldur	x8, [x29, #-16]
  4110b4:	ldr	x8, [x8, #24]
  4110b8:	ucvtf	s0, x8
  4110bc:	ldur	x8, [x29, #-16]
  4110c0:	ldr	x8, [x8, #40]
  4110c4:	ldr	s1, [x8]
  4110c8:	ldur	x8, [x29, #-16]
  4110cc:	ldr	x8, [x8, #16]
  4110d0:	ucvtf	s2, x8
  4110d4:	fmul	s1, s1, s2
  4110d8:	fcmp	s0, s1
  4110dc:	cset	w10, mi  // mi = first
  4110e0:	tbnz	w10, #0, 4110e8 <__fxstatat@plt+0xe138>
  4110e4:	b	4111e8 <__fxstatat@plt+0xe238>
  4110e8:	ldur	x0, [x29, #-16]
  4110ec:	bl	4102d4 <__fxstatat@plt+0xd324>
  4110f0:	ldur	x8, [x29, #-16]
  4110f4:	ldr	x8, [x8, #24]
  4110f8:	ucvtf	s0, x8
  4110fc:	ldur	x8, [x29, #-16]
  411100:	ldr	x8, [x8, #40]
  411104:	ldr	s1, [x8]
  411108:	ldur	x8, [x29, #-16]
  41110c:	ldr	x8, [x8, #16]
  411110:	ucvtf	s2, x8
  411114:	fmul	s1, s1, s2
  411118:	fcmp	s0, s1
  41111c:	cset	w9, mi  // mi = first
  411120:	tbnz	w9, #0, 411128 <__fxstatat@plt+0xe178>
  411124:	b	4111e8 <__fxstatat@plt+0xe238>
  411128:	ldur	x8, [x29, #-16]
  41112c:	ldr	x8, [x8, #40]
  411130:	str	x8, [sp, #32]
  411134:	ldr	x8, [sp, #32]
  411138:	ldrb	w9, [x8, #16]
  41113c:	tbnz	w9, #0, 411144 <__fxstatat@plt+0xe194>
  411140:	b	411164 <__fxstatat@plt+0xe1b4>
  411144:	ldur	x8, [x29, #-16]
  411148:	ldr	x8, [x8, #16]
  41114c:	ucvtf	s0, x8
  411150:	ldr	x8, [sp, #32]
  411154:	ldr	s1, [x8, #4]
  411158:	fmul	s0, s0, s1
  41115c:	str	s0, [sp, #4]
  411160:	b	41118c <__fxstatat@plt+0xe1dc>
  411164:	ldur	x8, [x29, #-16]
  411168:	ldr	x8, [x8, #16]
  41116c:	ucvtf	s0, x8
  411170:	ldr	x8, [sp, #32]
  411174:	ldr	s1, [x8, #4]
  411178:	fmul	s0, s0, s1
  41117c:	ldr	x8, [sp, #32]
  411180:	ldr	s1, [x8, #8]
  411184:	fmul	s0, s0, s1
  411188:	str	s0, [sp, #4]
  41118c:	ldr	s0, [sp, #4]
  411190:	fcvtzu	x8, s0
  411194:	str	x8, [sp, #24]
  411198:	ldur	x0, [x29, #-16]
  41119c:	ldr	x1, [sp, #24]
  4111a0:	bl	410748 <__fxstatat@plt+0xd798>
  4111a4:	tbnz	w0, #0, 4111e8 <__fxstatat@plt+0xe238>
  4111a8:	ldur	x8, [x29, #-16]
  4111ac:	ldr	x8, [x8, #72]
  4111b0:	str	x8, [sp, #16]
  4111b4:	ldr	x8, [sp, #16]
  4111b8:	cbz	x8, 4111dc <__fxstatat@plt+0xe22c>
  4111bc:	ldr	x8, [sp, #16]
  4111c0:	ldr	x8, [x8, #8]
  4111c4:	str	x8, [sp, #8]
  4111c8:	ldr	x0, [sp, #16]
  4111cc:	bl	402ce0 <free@plt>
  4111d0:	ldr	x8, [sp, #8]
  4111d4:	str	x8, [sp, #16]
  4111d8:	b	4111b4 <__fxstatat@plt+0xe204>
  4111dc:	ldur	x8, [x29, #-16]
  4111e0:	mov	x9, xzr
  4111e4:	str	x9, [x8, #72]
  4111e8:	ldur	x8, [x29, #-32]
  4111ec:	stur	x8, [x29, #-8]
  4111f0:	ldur	x0, [x29, #-8]
  4111f4:	ldp	x29, x30, [sp, #80]
  4111f8:	add	sp, sp, #0x60
  4111fc:	ret
  411200:	sub	sp, sp, #0x20
  411204:	stp	x29, x30, [sp, #16]
  411208:	add	x29, sp, #0x10
  41120c:	str	x0, [sp, #8]
  411210:	ldr	x8, [sp, #8]
  411214:	cmp	x8, #0xa
  411218:	b.cs	411224 <__fxstatat@plt+0xe274>  // b.hs, b.nlast
  41121c:	mov	x8, #0xa                   	// #10
  411220:	str	x8, [sp, #8]
  411224:	ldr	x8, [sp, #8]
  411228:	orr	x8, x8, #0x1
  41122c:	str	x8, [sp, #8]
  411230:	ldr	x8, [sp, #8]
  411234:	mov	x9, #0xffffffffffffffff    	// #-1
  411238:	mov	w10, #0x0                   	// #0
  41123c:	cmp	x9, x8
  411240:	str	w10, [sp, #4]
  411244:	b.eq	411258 <__fxstatat@plt+0xe2a8>  // b.none
  411248:	ldr	x0, [sp, #8]
  41124c:	bl	411284 <__fxstatat@plt+0xe2d4>
  411250:	eor	w8, w0, #0x1
  411254:	str	w8, [sp, #4]
  411258:	ldr	w8, [sp, #4]
  41125c:	tbnz	w8, #0, 411264 <__fxstatat@plt+0xe2b4>
  411260:	b	411274 <__fxstatat@plt+0xe2c4>
  411264:	ldr	x8, [sp, #8]
  411268:	add	x8, x8, #0x2
  41126c:	str	x8, [sp, #8]
  411270:	b	411230 <__fxstatat@plt+0xe280>
  411274:	ldr	x0, [sp, #8]
  411278:	ldp	x29, x30, [sp, #16]
  41127c:	add	sp, sp, #0x20
  411280:	ret
  411284:	sub	sp, sp, #0x20
  411288:	mov	x8, #0x3                   	// #3
  41128c:	str	x0, [sp, #24]
  411290:	str	x8, [sp, #16]
  411294:	ldr	x8, [sp, #16]
  411298:	ldr	x9, [sp, #16]
  41129c:	mul	x8, x8, x9
  4112a0:	str	x8, [sp, #8]
  4112a4:	ldr	x8, [sp, #8]
  4112a8:	ldr	x9, [sp, #24]
  4112ac:	mov	w10, #0x0                   	// #0
  4112b0:	cmp	x8, x9
  4112b4:	str	w10, [sp, #4]
  4112b8:	b.cs	4112dc <__fxstatat@plt+0xe32c>  // b.hs, b.nlast
  4112bc:	ldr	x8, [sp, #24]
  4112c0:	ldr	x9, [sp, #16]
  4112c4:	udiv	x10, x8, x9
  4112c8:	mul	x9, x10, x9
  4112cc:	subs	x8, x8, x9
  4112d0:	cmp	x8, #0x0
  4112d4:	cset	w11, ne  // ne = any
  4112d8:	str	w11, [sp, #4]
  4112dc:	ldr	w8, [sp, #4]
  4112e0:	tbnz	w8, #0, 4112e8 <__fxstatat@plt+0xe338>
  4112e4:	b	41131c <__fxstatat@plt+0xe36c>
  4112e8:	ldr	x8, [sp, #16]
  4112ec:	add	x8, x8, #0x1
  4112f0:	str	x8, [sp, #16]
  4112f4:	ldr	x8, [sp, #16]
  4112f8:	mov	x9, #0x4                   	// #4
  4112fc:	mul	x8, x9, x8
  411300:	ldr	x9, [sp, #8]
  411304:	add	x8, x9, x8
  411308:	str	x8, [sp, #8]
  41130c:	ldr	x8, [sp, #16]
  411310:	add	x8, x8, #0x1
  411314:	str	x8, [sp, #16]
  411318:	b	4112a4 <__fxstatat@plt+0xe2f4>
  41131c:	ldr	x8, [sp, #24]
  411320:	ldr	x9, [sp, #16]
  411324:	udiv	x10, x8, x9
  411328:	mul	x9, x10, x9
  41132c:	subs	x8, x8, x9
  411330:	mov	w11, wzr
  411334:	mov	w12, #0x1                   	// #1
  411338:	cmp	x8, #0x0
  41133c:	csel	w11, w12, w11, ne  // ne = any
  411340:	cmp	w11, #0x0
  411344:	cset	w11, ne  // ne = any
  411348:	and	w0, w11, #0x1
  41134c:	add	sp, sp, #0x20
  411350:	ret
  411354:	sub	sp, sp, #0x10
  411358:	mov	x8, xzr
  41135c:	str	x0, [sp, #8]
  411360:	str	x1, [sp]
  411364:	ldr	x9, [sp]
  411368:	str	x8, [x9]
  41136c:	ldr	x8, [sp, #8]
  411370:	ldr	x8, [x8, #72]
  411374:	ldr	x9, [sp]
  411378:	str	x8, [x9, #8]
  41137c:	ldr	x8, [sp]
  411380:	ldr	x9, [sp, #8]
  411384:	str	x8, [x9, #72]
  411388:	add	sp, sp, #0x10
  41138c:	ret
  411390:	sub	sp, sp, #0x30
  411394:	stp	x29, x30, [sp, #32]
  411398:	add	x29, sp, #0x20
  41139c:	stur	x0, [x29, #-8]
  4113a0:	str	x1, [sp, #16]
  4113a4:	ldur	x8, [x29, #-8]
  4113a8:	str	x8, [sp, #8]
  4113ac:	ldr	x8, [sp, #8]
  4113b0:	ldr	x0, [x8]
  4113b4:	ldr	x1, [sp, #16]
  4113b8:	bl	4184d8 <__fxstatat@plt+0x15528>
  4113bc:	str	x0, [sp]
  4113c0:	ldr	x8, [sp]
  4113c4:	ldr	x9, [sp, #8]
  4113c8:	ldr	x9, [x9, #8]
  4113cc:	eor	x8, x8, x9
  4113d0:	ldr	x9, [sp, #16]
  4113d4:	udiv	x10, x8, x9
  4113d8:	mul	x9, x10, x9
  4113dc:	subs	x0, x8, x9
  4113e0:	ldp	x29, x30, [sp, #32]
  4113e4:	add	sp, sp, #0x30
  4113e8:	ret
  4113ec:	sub	sp, sp, #0x20
  4113f0:	str	x0, [sp, #24]
  4113f4:	str	x1, [sp, #16]
  4113f8:	ldr	x8, [sp, #24]
  4113fc:	str	x8, [sp, #8]
  411400:	ldr	x8, [sp, #8]
  411404:	ldr	x8, [x8, #8]
  411408:	ldr	x9, [sp, #16]
  41140c:	udiv	x10, x8, x9
  411410:	mul	x9, x10, x9
  411414:	subs	x0, x8, x9
  411418:	add	sp, sp, #0x20
  41141c:	ret
  411420:	sub	sp, sp, #0x40
  411424:	stp	x29, x30, [sp, #48]
  411428:	add	x29, sp, #0x30
  41142c:	stur	x0, [x29, #-8]
  411430:	stur	x1, [x29, #-16]
  411434:	ldur	x8, [x29, #-8]
  411438:	str	x8, [sp, #24]
  41143c:	ldur	x8, [x29, #-16]
  411440:	str	x8, [sp, #16]
  411444:	ldr	x8, [sp, #24]
  411448:	ldr	x8, [x8, #8]
  41144c:	ldr	x9, [sp, #16]
  411450:	ldr	x9, [x9, #8]
  411454:	mov	w10, #0x0                   	// #0
  411458:	cmp	x8, x9
  41145c:	str	w10, [sp, #12]
  411460:	b.ne	41149c <__fxstatat@plt+0xe4ec>  // b.any
  411464:	ldr	x8, [sp, #24]
  411468:	ldr	x8, [x8, #16]
  41146c:	ldr	x9, [sp, #16]
  411470:	ldr	x9, [x9, #16]
  411474:	mov	w10, #0x0                   	// #0
  411478:	cmp	x8, x9
  41147c:	str	w10, [sp, #12]
  411480:	b.ne	41149c <__fxstatat@plt+0xe4ec>  // b.any
  411484:	ldr	x8, [sp, #24]
  411488:	ldr	x0, [x8]
  41148c:	ldr	x8, [sp, #16]
  411490:	ldr	x1, [x8]
  411494:	bl	413f3c <__fxstatat@plt+0x10f8c>
  411498:	str	w0, [sp, #12]
  41149c:	ldr	w8, [sp, #12]
  4114a0:	mov	w9, wzr
  4114a4:	mov	w10, #0x1                   	// #1
  4114a8:	tst	w8, #0x1
  4114ac:	csel	w8, w10, w9, ne  // ne = any
  4114b0:	cmp	w8, #0x0
  4114b4:	cset	w8, ne  // ne = any
  4114b8:	and	w0, w8, #0x1
  4114bc:	ldp	x29, x30, [sp, #48]
  4114c0:	add	sp, sp, #0x40
  4114c4:	ret
  4114c8:	sub	sp, sp, #0x40
  4114cc:	stp	x29, x30, [sp, #48]
  4114d0:	add	x29, sp, #0x30
  4114d4:	stur	x0, [x29, #-8]
  4114d8:	stur	x1, [x29, #-16]
  4114dc:	ldur	x8, [x29, #-8]
  4114e0:	str	x8, [sp, #24]
  4114e4:	ldur	x8, [x29, #-16]
  4114e8:	str	x8, [sp, #16]
  4114ec:	ldr	x8, [sp, #24]
  4114f0:	ldr	x8, [x8, #8]
  4114f4:	ldr	x9, [sp, #16]
  4114f8:	ldr	x9, [x9, #8]
  4114fc:	mov	w10, #0x0                   	// #0
  411500:	cmp	x8, x9
  411504:	str	w10, [sp, #12]
  411508:	b.ne	41154c <__fxstatat@plt+0xe59c>  // b.any
  41150c:	ldr	x8, [sp, #24]
  411510:	ldr	x8, [x8, #16]
  411514:	ldr	x9, [sp, #16]
  411518:	ldr	x9, [x9, #16]
  41151c:	mov	w10, #0x0                   	// #0
  411520:	cmp	x8, x9
  411524:	str	w10, [sp, #12]
  411528:	b.ne	41154c <__fxstatat@plt+0xe59c>  // b.any
  41152c:	ldr	x8, [sp, #24]
  411530:	ldr	x0, [x8]
  411534:	ldr	x8, [sp, #16]
  411538:	ldr	x1, [x8]
  41153c:	bl	402c60 <strcmp@plt>
  411540:	cmp	w0, #0x0
  411544:	cset	w9, eq  // eq = none
  411548:	str	w9, [sp, #12]
  41154c:	ldr	w8, [sp, #12]
  411550:	mov	w9, #0x1                   	// #1
  411554:	mov	w10, wzr
  411558:	tst	w8, #0x1
  41155c:	csel	w8, w9, w10, ne  // ne = any
  411560:	cmp	w8, #0x0
  411564:	cset	w8, ne  // ne = any
  411568:	and	w0, w8, #0x1
  41156c:	ldp	x29, x30, [sp, #48]
  411570:	add	sp, sp, #0x40
  411574:	ret
  411578:	sub	sp, sp, #0x20
  41157c:	stp	x29, x30, [sp, #16]
  411580:	add	x29, sp, #0x10
  411584:	str	x0, [sp, #8]
  411588:	ldr	x8, [sp, #8]
  41158c:	str	x8, [sp]
  411590:	ldr	x8, [sp]
  411594:	ldr	x0, [x8]
  411598:	bl	402ce0 <free@plt>
  41159c:	ldr	x0, [sp]
  4115a0:	bl	402ce0 <free@plt>
  4115a4:	ldp	x29, x30, [sp, #16]
  4115a8:	add	sp, sp, #0x20
  4115ac:	ret
  4115b0:	sub	sp, sp, #0x50
  4115b4:	stp	x29, x30, [sp, #64]
  4115b8:	add	x29, sp, #0x40
  4115bc:	mov	w8, #0x4900                	// #18688
  4115c0:	movk	w8, #0x8, lsl #16
  4115c4:	stur	w0, [x29, #-12]
  4115c8:	stur	x1, [x29, #-24]
  4115cc:	stur	w2, [x29, #-28]
  4115d0:	str	x3, [sp, #24]
  4115d4:	ldur	w9, [x29, #-28]
  4115d8:	orr	w8, w8, w9
  4115dc:	str	w8, [sp, #20]
  4115e0:	ldur	w0, [x29, #-12]
  4115e4:	ldur	x1, [x29, #-24]
  4115e8:	ldr	w2, [sp, #20]
  4115ec:	bl	4185a0 <__fxstatat@plt+0x155f0>
  4115f0:	str	w0, [sp, #16]
  4115f4:	ldr	w8, [sp, #16]
  4115f8:	cmp	w8, #0x0
  4115fc:	cset	w8, ge  // ge = tcont
  411600:	tbnz	w8, #0, 411610 <__fxstatat@plt+0xe660>
  411604:	mov	x8, xzr
  411608:	stur	x8, [x29, #-8]
  41160c:	b	411664 <__fxstatat@plt+0xe6b4>
  411610:	ldr	w0, [sp, #16]
  411614:	bl	402bb0 <fdopendir@plt>
  411618:	str	x0, [sp, #8]
  41161c:	ldr	x8, [sp, #8]
  411620:	cbz	x8, 411634 <__fxstatat@plt+0xe684>
  411624:	ldr	w8, [sp, #16]
  411628:	ldr	x9, [sp, #24]
  41162c:	str	w8, [x9]
  411630:	b	41165c <__fxstatat@plt+0xe6ac>
  411634:	bl	402ef0 <__errno_location@plt>
  411638:	ldr	w8, [x0]
  41163c:	str	w8, [sp, #4]
  411640:	ldr	w0, [sp, #16]
  411644:	bl	402b80 <close@plt>
  411648:	ldr	w8, [sp, #4]
  41164c:	str	w8, [sp]
  411650:	bl	402ef0 <__errno_location@plt>
  411654:	ldr	w8, [sp]
  411658:	str	w8, [x0]
  41165c:	ldr	x8, [sp, #8]
  411660:	stur	x8, [x29, #-8]
  411664:	ldur	x0, [x29, #-8]
  411668:	ldp	x29, x30, [sp, #64]
  41166c:	add	sp, sp, #0x50
  411670:	ret
  411674:	sub	sp, sp, #0x30
  411678:	stp	x29, x30, [sp, #32]
  41167c:	add	x29, sp, #0x20
  411680:	stur	x0, [x29, #-8]
  411684:	ldur	x8, [x29, #-8]
  411688:	cbnz	x8, 4116a8 <__fxstatat@plt+0xe6f8>
  41168c:	adrp	x8, 42f000 <__fxstatat@plt+0x2c050>
  411690:	add	x8, x8, #0x488
  411694:	ldr	x1, [x8]
  411698:	adrp	x0, 41d000 <__fxstatat@plt+0x1a050>
  41169c:	add	x0, x0, #0xd7c
  4116a0:	bl	402820 <fputs@plt>
  4116a4:	bl	402bd0 <abort@plt>
  4116a8:	ldur	x0, [x29, #-8]
  4116ac:	mov	w1, #0x2f                  	// #47
  4116b0:	bl	402b90 <strrchr@plt>
  4116b4:	str	x0, [sp, #16]
  4116b8:	ldr	x8, [sp, #16]
  4116bc:	cbz	x8, 4116d0 <__fxstatat@plt+0xe720>
  4116c0:	ldr	x8, [sp, #16]
  4116c4:	add	x8, x8, #0x1
  4116c8:	str	x8, [sp]
  4116cc:	b	4116d8 <__fxstatat@plt+0xe728>
  4116d0:	ldur	x8, [x29, #-8]
  4116d4:	str	x8, [sp]
  4116d8:	ldr	x8, [sp]
  4116dc:	str	x8, [sp, #8]
  4116e0:	ldr	x8, [sp, #8]
  4116e4:	ldur	x9, [x29, #-8]
  4116e8:	subs	x8, x8, x9
  4116ec:	cmp	x8, #0x7
  4116f0:	b.lt	411750 <__fxstatat@plt+0xe7a0>  // b.tstop
  4116f4:	ldr	x8, [sp, #8]
  4116f8:	mov	x9, #0xfffffffffffffff9    	// #-7
  4116fc:	add	x0, x8, x9
  411700:	adrp	x1, 41d000 <__fxstatat@plt+0x1a050>
  411704:	add	x1, x1, #0xdb4
  411708:	mov	x2, #0x7                   	// #7
  41170c:	bl	402a70 <strncmp@plt>
  411710:	cbnz	w0, 411750 <__fxstatat@plt+0xe7a0>
  411714:	ldr	x8, [sp, #8]
  411718:	stur	x8, [x29, #-8]
  41171c:	ldr	x0, [sp, #8]
  411720:	adrp	x1, 41d000 <__fxstatat@plt+0x1a050>
  411724:	add	x1, x1, #0xdbc
  411728:	mov	x2, #0x3                   	// #3
  41172c:	bl	402a70 <strncmp@plt>
  411730:	cbnz	w0, 411750 <__fxstatat@plt+0xe7a0>
  411734:	ldr	x8, [sp, #8]
  411738:	add	x8, x8, #0x3
  41173c:	stur	x8, [x29, #-8]
  411740:	ldur	x8, [x29, #-8]
  411744:	adrp	x9, 42f000 <__fxstatat@plt+0x2c050>
  411748:	add	x9, x9, #0x4b0
  41174c:	str	x8, [x9]
  411750:	ldur	x8, [x29, #-8]
  411754:	adrp	x9, 42f000 <__fxstatat@plt+0x2c050>
  411758:	add	x9, x9, #0x958
  41175c:	str	x8, [x9]
  411760:	ldur	x8, [x29, #-8]
  411764:	adrp	x9, 42f000 <__fxstatat@plt+0x2c050>
  411768:	add	x9, x9, #0x480
  41176c:	str	x8, [x9]
  411770:	ldp	x29, x30, [sp, #32]
  411774:	add	sp, sp, #0x30
  411778:	ret
  41177c:	sub	sp, sp, #0x70
  411780:	stp	x29, x30, [sp, #96]
  411784:	add	x29, sp, #0x60
  411788:	add	x8, sp, #0x18
  41178c:	stur	x0, [x29, #-16]
  411790:	stur	w1, [x29, #-20]
  411794:	stur	x2, [x29, #-32]
  411798:	stur	w3, [x29, #-36]
  41179c:	stur	w4, [x29, #-40]
  4117a0:	ldur	x0, [x29, #-16]
  4117a4:	ldur	w1, [x29, #-20]
  4117a8:	ldur	w2, [x29, #-40]
  4117ac:	mov	x3, x8
  4117b0:	bl	417aa4 <__fxstatat@plt+0x14af4>
  4117b4:	str	w0, [sp, #20]
  4117b8:	ldr	w9, [sp, #20]
  4117bc:	cbz	w9, 4117cc <__fxstatat@plt+0xe81c>
  4117c0:	mov	w8, #0xfffffffe            	// #-2
  4117c4:	stur	w8, [x29, #-4]
  4117c8:	b	4117f8 <__fxstatat@plt+0xe848>
  4117cc:	ldur	x1, [x29, #-32]
  4117d0:	ldur	w2, [x29, #-36]
  4117d4:	add	x8, sp, #0x18
  4117d8:	mov	x0, x8
  4117dc:	str	x8, [sp, #8]
  4117e0:	bl	417c00 <__fxstatat@plt+0x14c50>
  4117e4:	str	w0, [sp, #20]
  4117e8:	ldr	x0, [sp, #8]
  4117ec:	bl	417a58 <__fxstatat@plt+0x14aa8>
  4117f0:	ldr	w9, [sp, #20]
  4117f4:	stur	w9, [x29, #-4]
  4117f8:	ldur	w0, [x29, #-4]
  4117fc:	ldp	x29, x30, [sp, #96]
  411800:	add	sp, sp, #0x70
  411804:	ret
  411808:	sub	sp, sp, #0x50
  41180c:	stp	x29, x30, [sp, #64]
  411810:	add	x29, sp, #0x40
  411814:	mov	x8, #0x20                  	// #32
  411818:	add	x9, sp, #0x10
  41181c:	stur	x0, [x29, #-8]
  411820:	stur	w1, [x29, #-12]
  411824:	stur	w2, [x29, #-16]
  411828:	mov	x0, x9
  41182c:	mov	w10, wzr
  411830:	mov	w1, w10
  411834:	mov	x2, x8
  411838:	str	x9, [sp]
  41183c:	bl	402ab0 <memset@plt>
  411840:	ldur	w10, [x29, #-16]
  411844:	str	w10, [sp, #16]
  411848:	ldur	x1, [x29, #-8]
  41184c:	ldur	w2, [x29, #-12]
  411850:	ldr	x0, [sp]
  411854:	bl	417c00 <__fxstatat@plt+0x14c50>
  411858:	str	w0, [sp, #12]
  41185c:	ldr	x0, [sp]
  411860:	bl	417a58 <__fxstatat@plt+0x14aa8>
  411864:	ldr	w0, [sp, #12]
  411868:	ldp	x29, x30, [sp, #64]
  41186c:	add	sp, sp, #0x50
  411870:	ret
  411874:	sub	sp, sp, #0x40
  411878:	stp	x29, x30, [sp, #48]
  41187c:	add	x29, sp, #0x30
  411880:	stur	x0, [x29, #-8]
  411884:	bl	402ef0 <__errno_location@plt>
  411888:	ldr	w8, [x0]
  41188c:	stur	w8, [x29, #-12]
  411890:	ldur	x9, [x29, #-8]
  411894:	cbz	x9, 4118a4 <__fxstatat@plt+0xe8f4>
  411898:	ldur	x8, [x29, #-8]
  41189c:	str	x8, [sp, #16]
  4118a0:	b	4118b0 <__fxstatat@plt+0xe900>
  4118a4:	adrp	x8, 42f000 <__fxstatat@plt+0x2c050>
  4118a8:	add	x8, x8, #0x960
  4118ac:	str	x8, [sp, #16]
  4118b0:	ldr	x8, [sp, #16]
  4118b4:	mov	x0, x8
  4118b8:	mov	x1, #0x38                  	// #56
  4118bc:	bl	417190 <__fxstatat@plt+0x141e0>
  4118c0:	str	x0, [sp, #24]
  4118c4:	ldur	w9, [x29, #-12]
  4118c8:	str	w9, [sp, #12]
  4118cc:	bl	402ef0 <__errno_location@plt>
  4118d0:	ldr	w9, [sp, #12]
  4118d4:	str	w9, [x0]
  4118d8:	ldr	x0, [sp, #24]
  4118dc:	ldp	x29, x30, [sp, #48]
  4118e0:	add	sp, sp, #0x40
  4118e4:	ret
  4118e8:	sub	sp, sp, #0x10
  4118ec:	str	x0, [sp, #8]
  4118f0:	ldr	x8, [sp, #8]
  4118f4:	cbz	x8, 411904 <__fxstatat@plt+0xe954>
  4118f8:	ldr	x8, [sp, #8]
  4118fc:	str	x8, [sp]
  411900:	b	411910 <__fxstatat@plt+0xe960>
  411904:	adrp	x8, 42f000 <__fxstatat@plt+0x2c050>
  411908:	add	x8, x8, #0x960
  41190c:	str	x8, [sp]
  411910:	ldr	x8, [sp]
  411914:	ldr	w0, [x8]
  411918:	add	sp, sp, #0x10
  41191c:	ret
  411920:	sub	sp, sp, #0x20
  411924:	str	x0, [sp, #24]
  411928:	str	w1, [sp, #20]
  41192c:	ldr	w8, [sp, #20]
  411930:	ldr	x9, [sp, #24]
  411934:	str	w8, [sp, #16]
  411938:	cbz	x9, 411948 <__fxstatat@plt+0xe998>
  41193c:	ldr	x8, [sp, #24]
  411940:	str	x8, [sp, #8]
  411944:	b	411954 <__fxstatat@plt+0xe9a4>
  411948:	adrp	x8, 42f000 <__fxstatat@plt+0x2c050>
  41194c:	add	x8, x8, #0x960
  411950:	str	x8, [sp, #8]
  411954:	ldr	x8, [sp, #8]
  411958:	ldr	w9, [sp, #16]
  41195c:	str	w9, [x8]
  411960:	add	sp, sp, #0x20
  411964:	ret
  411968:	sub	sp, sp, #0x30
  41196c:	str	x0, [sp, #40]
  411970:	strb	w1, [sp, #39]
  411974:	str	w2, [sp, #32]
  411978:	ldrb	w8, [sp, #39]
  41197c:	strb	w8, [sp, #31]
  411980:	ldr	x9, [sp, #40]
  411984:	cbz	x9, 411994 <__fxstatat@plt+0xe9e4>
  411988:	ldr	x8, [sp, #40]
  41198c:	str	x8, [sp]
  411990:	b	4119a0 <__fxstatat@plt+0xe9f0>
  411994:	adrp	x8, 42f000 <__fxstatat@plt+0x2c050>
  411998:	add	x8, x8, #0x960
  41199c:	str	x8, [sp]
  4119a0:	ldr	x8, [sp]
  4119a4:	add	x8, x8, #0x8
  4119a8:	ldrb	w9, [sp, #31]
  4119ac:	mov	w10, w9
  4119b0:	mov	x11, #0x20                  	// #32
  4119b4:	udiv	x10, x10, x11
  4119b8:	mov	x12, #0x4                   	// #4
  4119bc:	mul	x10, x12, x10
  4119c0:	add	x8, x8, x10
  4119c4:	str	x8, [sp, #16]
  4119c8:	ldrb	w9, [sp, #31]
  4119cc:	mov	w8, w9
  4119d0:	udiv	x10, x8, x11
  4119d4:	mul	x10, x10, x11
  4119d8:	subs	x8, x8, x10
  4119dc:	str	w8, [sp, #12]
  4119e0:	ldr	x10, [sp, #16]
  4119e4:	ldr	w8, [x10]
  4119e8:	ldr	w9, [sp, #12]
  4119ec:	lsr	w8, w8, w9
  4119f0:	and	w8, w8, #0x1
  4119f4:	str	w8, [sp, #8]
  4119f8:	ldr	w8, [sp, #32]
  4119fc:	and	w8, w8, #0x1
  411a00:	ldr	w9, [sp, #8]
  411a04:	eor	w8, w8, w9
  411a08:	ldr	w9, [sp, #12]
  411a0c:	lsl	w8, w8, w9
  411a10:	ldr	x10, [sp, #16]
  411a14:	ldr	w9, [x10]
  411a18:	eor	w8, w9, w8
  411a1c:	str	w8, [x10]
  411a20:	ldr	w0, [sp, #8]
  411a24:	add	sp, sp, #0x30
  411a28:	ret
  411a2c:	sub	sp, sp, #0x10
  411a30:	str	x0, [sp, #8]
  411a34:	str	w1, [sp, #4]
  411a38:	ldr	x8, [sp, #8]
  411a3c:	cbnz	x8, 411a4c <__fxstatat@plt+0xea9c>
  411a40:	adrp	x8, 42f000 <__fxstatat@plt+0x2c050>
  411a44:	add	x8, x8, #0x960
  411a48:	str	x8, [sp, #8]
  411a4c:	ldr	x8, [sp, #8]
  411a50:	ldr	w9, [x8, #4]
  411a54:	str	w9, [sp]
  411a58:	ldr	w9, [sp, #4]
  411a5c:	ldr	x8, [sp, #8]
  411a60:	str	w9, [x8, #4]
  411a64:	ldr	w0, [sp]
  411a68:	add	sp, sp, #0x10
  411a6c:	ret
  411a70:	sub	sp, sp, #0x30
  411a74:	stp	x29, x30, [sp, #32]
  411a78:	add	x29, sp, #0x20
  411a7c:	stur	x0, [x29, #-8]
  411a80:	str	x1, [sp, #16]
  411a84:	str	x2, [sp, #8]
  411a88:	ldur	x8, [x29, #-8]
  411a8c:	cbnz	x8, 411a9c <__fxstatat@plt+0xeaec>
  411a90:	adrp	x8, 42f000 <__fxstatat@plt+0x2c050>
  411a94:	add	x8, x8, #0x960
  411a98:	stur	x8, [x29, #-8]
  411a9c:	ldur	x8, [x29, #-8]
  411aa0:	mov	w9, #0xa                   	// #10
  411aa4:	str	w9, [x8]
  411aa8:	ldr	x8, [sp, #16]
  411aac:	cbz	x8, 411ab8 <__fxstatat@plt+0xeb08>
  411ab0:	ldr	x8, [sp, #8]
  411ab4:	cbnz	x8, 411abc <__fxstatat@plt+0xeb0c>
  411ab8:	bl	402bd0 <abort@plt>
  411abc:	ldr	x8, [sp, #16]
  411ac0:	ldur	x9, [x29, #-8]
  411ac4:	str	x8, [x9, #40]
  411ac8:	ldr	x8, [sp, #8]
  411acc:	ldur	x9, [x29, #-8]
  411ad0:	str	x8, [x9, #48]
  411ad4:	ldp	x29, x30, [sp, #32]
  411ad8:	add	sp, sp, #0x30
  411adc:	ret
  411ae0:	sub	sp, sp, #0x70
  411ae4:	stp	x29, x30, [sp, #96]
  411ae8:	add	x29, sp, #0x60
  411aec:	stur	x0, [x29, #-8]
  411af0:	stur	x1, [x29, #-16]
  411af4:	stur	x2, [x29, #-24]
  411af8:	stur	x3, [x29, #-32]
  411afc:	stur	x4, [x29, #-40]
  411b00:	ldur	x8, [x29, #-40]
  411b04:	cbz	x8, 411b14 <__fxstatat@plt+0xeb64>
  411b08:	ldur	x8, [x29, #-40]
  411b0c:	str	x8, [sp, #24]
  411b10:	b	411b20 <__fxstatat@plt+0xeb70>
  411b14:	adrp	x8, 42f000 <__fxstatat@plt+0x2c050>
  411b18:	add	x8, x8, #0x960
  411b1c:	str	x8, [sp, #24]
  411b20:	ldr	x8, [sp, #24]
  411b24:	str	x8, [sp, #48]
  411b28:	bl	402ef0 <__errno_location@plt>
  411b2c:	ldr	w9, [x0]
  411b30:	str	w9, [sp, #44]
  411b34:	ldur	x0, [x29, #-8]
  411b38:	ldur	x1, [x29, #-16]
  411b3c:	ldur	x2, [x29, #-24]
  411b40:	ldur	x3, [x29, #-32]
  411b44:	ldr	x8, [sp, #48]
  411b48:	ldr	w4, [x8]
  411b4c:	ldr	x8, [sp, #48]
  411b50:	ldr	w5, [x8, #4]
  411b54:	ldr	x8, [sp, #48]
  411b58:	add	x6, x8, #0x8
  411b5c:	ldr	x8, [sp, #48]
  411b60:	ldr	x7, [x8, #40]
  411b64:	ldr	x8, [sp, #48]
  411b68:	ldr	x8, [x8, #48]
  411b6c:	mov	x10, sp
  411b70:	str	x8, [x10]
  411b74:	bl	411ba0 <__fxstatat@plt+0xebf0>
  411b78:	str	x0, [sp, #32]
  411b7c:	ldr	w9, [sp, #44]
  411b80:	str	w9, [sp, #20]
  411b84:	bl	402ef0 <__errno_location@plt>
  411b88:	ldr	w9, [sp, #20]
  411b8c:	str	w9, [x0]
  411b90:	ldr	x0, [sp, #32]
  411b94:	ldp	x29, x30, [sp, #96]
  411b98:	add	sp, sp, #0x70
  411b9c:	ret
  411ba0:	sub	sp, sp, #0x130
  411ba4:	stp	x29, x30, [sp, #272]
  411ba8:	str	x28, [sp, #288]
  411bac:	add	x29, sp, #0x110
  411bb0:	ldr	x8, [x29, #32]
  411bb4:	mov	x9, xzr
  411bb8:	mov	w10, #0x0                   	// #0
  411bbc:	mov	w11, #0x1                   	// #1
  411bc0:	mov	w12, #0x1                   	// #1
  411bc4:	stur	x0, [x29, #-16]
  411bc8:	stur	x1, [x29, #-24]
  411bcc:	stur	x2, [x29, #-32]
  411bd0:	stur	x3, [x29, #-40]
  411bd4:	stur	w4, [x29, #-44]
  411bd8:	stur	w5, [x29, #-48]
  411bdc:	stur	x6, [x29, #-56]
  411be0:	stur	x7, [x29, #-64]
  411be4:	stur	x8, [x29, #-72]
  411be8:	stur	xzr, [x29, #-88]
  411bec:	stur	xzr, [x29, #-96]
  411bf0:	stur	x9, [x29, #-104]
  411bf4:	stur	xzr, [x29, #-112]
  411bf8:	sturb	w10, [x29, #-113]
  411bfc:	str	w10, [sp, #84]
  411c00:	str	w11, [sp, #80]
  411c04:	str	w12, [sp, #76]
  411c08:	bl	402d00 <__ctype_get_mb_cur_max@plt>
  411c0c:	cmp	x0, #0x1
  411c10:	cset	w10, eq  // eq = none
  411c14:	ldr	w11, [sp, #76]
  411c18:	and	w10, w10, w11
  411c1c:	sturb	w10, [x29, #-114]
  411c20:	ldur	w10, [x29, #-48]
  411c24:	tst	w10, #0x2
  411c28:	cset	w10, ne  // ne = any
  411c2c:	and	w10, w10, w11
  411c30:	sturb	w10, [x29, #-115]
  411c34:	ldr	w10, [sp, #84]
  411c38:	sturb	w10, [x29, #-116]
  411c3c:	sturb	w10, [x29, #-117]
  411c40:	ldr	w12, [sp, #80]
  411c44:	sturb	w12, [x29, #-118]
  411c48:	ldur	w8, [x29, #-44]
  411c4c:	subs	w8, w8, #0x0
  411c50:	mov	w9, w8
  411c54:	ubfx	x9, x9, #0, #32
  411c58:	cmp	x9, #0xa
  411c5c:	str	x9, [sp, #64]
  411c60:	b.hi	411e30 <__fxstatat@plt+0xee80>  // b.pmore
  411c64:	adrp	x8, 41d000 <__fxstatat@plt+0x1a050>
  411c68:	add	x8, x8, #0xdc0
  411c6c:	ldr	x11, [sp, #64]
  411c70:	ldrsw	x10, [x8, x11, lsl #2]
  411c74:	add	x9, x8, x10
  411c78:	br	x9
  411c7c:	mov	w8, #0x5                   	// #5
  411c80:	stur	w8, [x29, #-44]
  411c84:	mov	w8, #0x1                   	// #1
  411c88:	sturb	w8, [x29, #-115]
  411c8c:	ldurb	w8, [x29, #-115]
  411c90:	tbnz	w8, #0, 411cc4 <__fxstatat@plt+0xed14>
  411c94:	ldur	x8, [x29, #-88]
  411c98:	ldur	x9, [x29, #-24]
  411c9c:	cmp	x8, x9
  411ca0:	b.cs	411cb8 <__fxstatat@plt+0xed08>  // b.hs, b.nlast
  411ca4:	ldur	x8, [x29, #-16]
  411ca8:	ldur	x9, [x29, #-88]
  411cac:	add	x8, x8, x9
  411cb0:	mov	w10, #0x22                  	// #34
  411cb4:	strb	w10, [x8]
  411cb8:	ldur	x8, [x29, #-88]
  411cbc:	add	x8, x8, #0x1
  411cc0:	stur	x8, [x29, #-88]
  411cc4:	mov	w8, #0x1                   	// #1
  411cc8:	sturb	w8, [x29, #-113]
  411ccc:	adrp	x9, 41e000 <__fxstatat@plt+0x1b050>
  411cd0:	add	x9, x9, #0x150
  411cd4:	stur	x9, [x29, #-104]
  411cd8:	mov	x9, #0x1                   	// #1
  411cdc:	stur	x9, [x29, #-112]
  411ce0:	b	411e34 <__fxstatat@plt+0xee84>
  411ce4:	mov	w8, #0x1                   	// #1
  411ce8:	sturb	w8, [x29, #-113]
  411cec:	mov	w8, #0x0                   	// #0
  411cf0:	sturb	w8, [x29, #-115]
  411cf4:	b	411e34 <__fxstatat@plt+0xee84>
  411cf8:	ldur	w8, [x29, #-44]
  411cfc:	cmp	w8, #0xa
  411d00:	b.eq	411d2c <__fxstatat@plt+0xed7c>  // b.none
  411d04:	ldur	w1, [x29, #-44]
  411d08:	adrp	x0, 41e000 <__fxstatat@plt+0x1b050>
  411d0c:	add	x0, x0, #0xb4
  411d10:	bl	413978 <__fxstatat@plt+0x109c8>
  411d14:	stur	x0, [x29, #-64]
  411d18:	ldur	w1, [x29, #-44]
  411d1c:	adrp	x0, 41e000 <__fxstatat@plt+0x1b050>
  411d20:	add	x0, x0, #0xb6
  411d24:	bl	413978 <__fxstatat@plt+0x109c8>
  411d28:	stur	x0, [x29, #-72]
  411d2c:	ldurb	w8, [x29, #-115]
  411d30:	tbnz	w8, #0, 411d8c <__fxstatat@plt+0xeddc>
  411d34:	ldur	x8, [x29, #-64]
  411d38:	stur	x8, [x29, #-104]
  411d3c:	ldur	x8, [x29, #-104]
  411d40:	ldrb	w9, [x8]
  411d44:	cbz	w9, 411d8c <__fxstatat@plt+0xeddc>
  411d48:	ldur	x8, [x29, #-88]
  411d4c:	ldur	x9, [x29, #-24]
  411d50:	cmp	x8, x9
  411d54:	b.cs	411d70 <__fxstatat@plt+0xedc0>  // b.hs, b.nlast
  411d58:	ldur	x8, [x29, #-104]
  411d5c:	ldrb	w9, [x8]
  411d60:	ldur	x8, [x29, #-16]
  411d64:	ldur	x10, [x29, #-88]
  411d68:	add	x8, x8, x10
  411d6c:	strb	w9, [x8]
  411d70:	ldur	x8, [x29, #-88]
  411d74:	add	x8, x8, #0x1
  411d78:	stur	x8, [x29, #-88]
  411d7c:	ldur	x8, [x29, #-104]
  411d80:	add	x8, x8, #0x1
  411d84:	stur	x8, [x29, #-104]
  411d88:	b	411d3c <__fxstatat@plt+0xed8c>
  411d8c:	mov	w8, #0x1                   	// #1
  411d90:	sturb	w8, [x29, #-113]
  411d94:	ldur	x9, [x29, #-72]
  411d98:	stur	x9, [x29, #-104]
  411d9c:	ldur	x0, [x29, #-104]
  411da0:	bl	402810 <strlen@plt>
  411da4:	stur	x0, [x29, #-112]
  411da8:	b	411e34 <__fxstatat@plt+0xee84>
  411dac:	mov	w8, #0x1                   	// #1
  411db0:	sturb	w8, [x29, #-113]
  411db4:	mov	w8, #0x1                   	// #1
  411db8:	sturb	w8, [x29, #-115]
  411dbc:	ldurb	w8, [x29, #-115]
  411dc0:	tbnz	w8, #0, 411dcc <__fxstatat@plt+0xee1c>
  411dc4:	mov	w8, #0x1                   	// #1
  411dc8:	sturb	w8, [x29, #-113]
  411dcc:	mov	w8, #0x2                   	// #2
  411dd0:	stur	w8, [x29, #-44]
  411dd4:	ldurb	w8, [x29, #-115]
  411dd8:	tbnz	w8, #0, 411e0c <__fxstatat@plt+0xee5c>
  411ddc:	ldur	x8, [x29, #-88]
  411de0:	ldur	x9, [x29, #-24]
  411de4:	cmp	x8, x9
  411de8:	b.cs	411e00 <__fxstatat@plt+0xee50>  // b.hs, b.nlast
  411dec:	ldur	x8, [x29, #-16]
  411df0:	ldur	x9, [x29, #-88]
  411df4:	add	x8, x8, x9
  411df8:	mov	w10, #0x27                  	// #39
  411dfc:	strb	w10, [x8]
  411e00:	ldur	x8, [x29, #-88]
  411e04:	add	x8, x8, #0x1
  411e08:	stur	x8, [x29, #-88]
  411e0c:	adrp	x8, 41e000 <__fxstatat@plt+0x1b050>
  411e10:	add	x8, x8, #0xb6
  411e14:	stur	x8, [x29, #-104]
  411e18:	mov	x8, #0x1                   	// #1
  411e1c:	stur	x8, [x29, #-112]
  411e20:	b	411e34 <__fxstatat@plt+0xee84>
  411e24:	mov	w8, #0x0                   	// #0
  411e28:	sturb	w8, [x29, #-115]
  411e2c:	b	411e34 <__fxstatat@plt+0xee84>
  411e30:	bl	402bd0 <abort@plt>
  411e34:	stur	xzr, [x29, #-80]
  411e38:	ldur	x8, [x29, #-40]
  411e3c:	mov	x9, #0xffffffffffffffff    	// #-1
  411e40:	cmp	x8, x9
  411e44:	b.ne	411e68 <__fxstatat@plt+0xeeb8>  // b.any
  411e48:	ldur	x8, [x29, #-32]
  411e4c:	ldur	x9, [x29, #-80]
  411e50:	ldrb	w10, [x8, x9]
  411e54:	cmp	w10, #0x0
  411e58:	cset	w10, eq  // eq = none
  411e5c:	and	w10, w10, #0x1
  411e60:	str	w10, [sp, #60]
  411e64:	b	411e80 <__fxstatat@plt+0xeed0>
  411e68:	ldur	x8, [x29, #-80]
  411e6c:	ldur	x9, [x29, #-40]
  411e70:	cmp	x8, x9
  411e74:	cset	w10, eq  // eq = none
  411e78:	and	w10, w10, #0x1
  411e7c:	str	w10, [sp, #60]
  411e80:	ldr	w8, [sp, #60]
  411e84:	cmp	w8, #0x0
  411e88:	cset	w8, ne  // ne = any
  411e8c:	eor	w8, w8, #0x1
  411e90:	tbnz	w8, #0, 411e98 <__fxstatat@plt+0xeee8>
  411e94:	b	412ccc <__fxstatat@plt+0xfd1c>
  411e98:	mov	w8, #0x0                   	// #0
  411e9c:	sturb	w8, [x29, #-121]
  411ea0:	sturb	w8, [x29, #-122]
  411ea4:	sturb	w8, [x29, #-123]
  411ea8:	ldurb	w8, [x29, #-113]
  411eac:	tbnz	w8, #0, 411eb4 <__fxstatat@plt+0xef04>
  411eb0:	b	411f58 <__fxstatat@plt+0xefa8>
  411eb4:	ldur	w8, [x29, #-44]
  411eb8:	cmp	w8, #0x2
  411ebc:	b.eq	411f58 <__fxstatat@plt+0xefa8>  // b.none
  411ec0:	ldur	x8, [x29, #-112]
  411ec4:	cbz	x8, 411f58 <__fxstatat@plt+0xefa8>
  411ec8:	ldur	x8, [x29, #-80]
  411ecc:	ldur	x9, [x29, #-112]
  411ed0:	add	x8, x8, x9
  411ed4:	ldur	x9, [x29, #-40]
  411ed8:	mov	x10, #0xffffffffffffffff    	// #-1
  411edc:	cmp	x9, x10
  411ee0:	str	x8, [sp, #48]
  411ee4:	b.ne	411f0c <__fxstatat@plt+0xef5c>  // b.any
  411ee8:	ldur	x8, [x29, #-112]
  411eec:	mov	x9, #0x1                   	// #1
  411ef0:	cmp	x9, x8
  411ef4:	b.cs	411f0c <__fxstatat@plt+0xef5c>  // b.hs, b.nlast
  411ef8:	ldur	x0, [x29, #-32]
  411efc:	bl	402810 <strlen@plt>
  411f00:	stur	x0, [x29, #-40]
  411f04:	str	x0, [sp, #40]
  411f08:	b	411f14 <__fxstatat@plt+0xef64>
  411f0c:	ldur	x8, [x29, #-40]
  411f10:	str	x8, [sp, #40]
  411f14:	ldr	x8, [sp, #40]
  411f18:	ldr	x9, [sp, #48]
  411f1c:	cmp	x9, x8
  411f20:	b.hi	411f58 <__fxstatat@plt+0xefa8>  // b.pmore
  411f24:	ldur	x8, [x29, #-32]
  411f28:	ldur	x9, [x29, #-80]
  411f2c:	add	x0, x8, x9
  411f30:	ldur	x1, [x29, #-104]
  411f34:	ldur	x2, [x29, #-112]
  411f38:	bl	402c30 <memcmp@plt>
  411f3c:	cbnz	w0, 411f58 <__fxstatat@plt+0xefa8>
  411f40:	ldurb	w8, [x29, #-115]
  411f44:	tbnz	w8, #0, 411f4c <__fxstatat@plt+0xef9c>
  411f48:	b	411f50 <__fxstatat@plt+0xefa0>
  411f4c:	b	412e04 <__fxstatat@plt+0xfe54>
  411f50:	mov	w8, #0x1                   	// #1
  411f54:	sturb	w8, [x29, #-121]
  411f58:	ldur	x8, [x29, #-32]
  411f5c:	ldur	x9, [x29, #-80]
  411f60:	add	x8, x8, x9
  411f64:	ldrb	w10, [x8]
  411f68:	sturb	w10, [x29, #-119]
  411f6c:	ldurb	w10, [x29, #-119]
  411f70:	subs	w10, w10, #0x0
  411f74:	mov	w8, w10
  411f78:	ubfx	x8, x8, #0, #32
  411f7c:	cmp	x8, #0x7e
  411f80:	str	x8, [sp, #32]
  411f84:	b.hi	41257c <__fxstatat@plt+0xf5cc>  // b.pmore
  411f88:	adrp	x8, 41d000 <__fxstatat@plt+0x1a050>
  411f8c:	add	x8, x8, #0xdec
  411f90:	ldr	x11, [sp, #32]
  411f94:	ldrsw	x10, [x8, x11, lsl #2]
  411f98:	add	x9, x8, x10
  411f9c:	br	x9
  411fa0:	ldurb	w8, [x29, #-113]
  411fa4:	tbnz	w8, #0, 411fac <__fxstatat@plt+0xeffc>
  411fa8:	b	412160 <__fxstatat@plt+0xf1b0>
  411fac:	ldurb	w8, [x29, #-115]
  411fb0:	tbnz	w8, #0, 411fb8 <__fxstatat@plt+0xf008>
  411fb4:	b	411fbc <__fxstatat@plt+0xf00c>
  411fb8:	b	412e04 <__fxstatat@plt+0xfe54>
  411fbc:	mov	w8, #0x1                   	// #1
  411fc0:	sturb	w8, [x29, #-122]
  411fc4:	ldur	w8, [x29, #-44]
  411fc8:	cmp	w8, #0x2
  411fcc:	b.ne	412070 <__fxstatat@plt+0xf0c0>  // b.any
  411fd0:	ldurb	w8, [x29, #-116]
  411fd4:	tbnz	w8, #0, 412070 <__fxstatat@plt+0xf0c0>
  411fd8:	ldur	x8, [x29, #-88]
  411fdc:	ldur	x9, [x29, #-24]
  411fe0:	cmp	x8, x9
  411fe4:	b.cs	411ffc <__fxstatat@plt+0xf04c>  // b.hs, b.nlast
  411fe8:	ldur	x8, [x29, #-16]
  411fec:	ldur	x9, [x29, #-88]
  411ff0:	add	x8, x8, x9
  411ff4:	mov	w10, #0x27                  	// #39
  411ff8:	strb	w10, [x8]
  411ffc:	ldur	x8, [x29, #-88]
  412000:	add	x8, x8, #0x1
  412004:	stur	x8, [x29, #-88]
  412008:	ldur	x8, [x29, #-88]
  41200c:	ldur	x9, [x29, #-24]
  412010:	cmp	x8, x9
  412014:	b.cs	41202c <__fxstatat@plt+0xf07c>  // b.hs, b.nlast
  412018:	ldur	x8, [x29, #-16]
  41201c:	ldur	x9, [x29, #-88]
  412020:	add	x8, x8, x9
  412024:	mov	w10, #0x24                  	// #36
  412028:	strb	w10, [x8]
  41202c:	ldur	x8, [x29, #-88]
  412030:	add	x8, x8, #0x1
  412034:	stur	x8, [x29, #-88]
  412038:	ldur	x8, [x29, #-88]
  41203c:	ldur	x9, [x29, #-24]
  412040:	cmp	x8, x9
  412044:	b.cs	41205c <__fxstatat@plt+0xf0ac>  // b.hs, b.nlast
  412048:	ldur	x8, [x29, #-16]
  41204c:	ldur	x9, [x29, #-88]
  412050:	add	x8, x8, x9
  412054:	mov	w10, #0x27                  	// #39
  412058:	strb	w10, [x8]
  41205c:	ldur	x8, [x29, #-88]
  412060:	add	x8, x8, #0x1
  412064:	stur	x8, [x29, #-88]
  412068:	mov	w8, #0x1                   	// #1
  41206c:	sturb	w8, [x29, #-116]
  412070:	ldur	x8, [x29, #-88]
  412074:	ldur	x9, [x29, #-24]
  412078:	cmp	x8, x9
  41207c:	b.cs	412094 <__fxstatat@plt+0xf0e4>  // b.hs, b.nlast
  412080:	ldur	x8, [x29, #-16]
  412084:	ldur	x9, [x29, #-88]
  412088:	add	x8, x8, x9
  41208c:	mov	w10, #0x5c                  	// #92
  412090:	strb	w10, [x8]
  412094:	ldur	x8, [x29, #-88]
  412098:	add	x8, x8, #0x1
  41209c:	stur	x8, [x29, #-88]
  4120a0:	ldur	w8, [x29, #-44]
  4120a4:	cmp	w8, #0x2
  4120a8:	b.eq	412154 <__fxstatat@plt+0xf1a4>  // b.none
  4120ac:	ldur	x8, [x29, #-80]
  4120b0:	add	x8, x8, #0x1
  4120b4:	ldur	x9, [x29, #-40]
  4120b8:	cmp	x8, x9
  4120bc:	b.cs	412154 <__fxstatat@plt+0xf1a4>  // b.hs, b.nlast
  4120c0:	ldur	x8, [x29, #-32]
  4120c4:	ldur	x9, [x29, #-80]
  4120c8:	add	x9, x9, #0x1
  4120cc:	ldrb	w10, [x8, x9]
  4120d0:	mov	w11, #0x30                  	// #48
  4120d4:	cmp	w11, w10
  4120d8:	b.gt	412154 <__fxstatat@plt+0xf1a4>
  4120dc:	ldur	x8, [x29, #-32]
  4120e0:	ldur	x9, [x29, #-80]
  4120e4:	add	x9, x9, #0x1
  4120e8:	ldrb	w10, [x8, x9]
  4120ec:	cmp	w10, #0x39
  4120f0:	b.gt	412154 <__fxstatat@plt+0xf1a4>
  4120f4:	ldur	x8, [x29, #-88]
  4120f8:	ldur	x9, [x29, #-24]
  4120fc:	cmp	x8, x9
  412100:	b.cs	412118 <__fxstatat@plt+0xf168>  // b.hs, b.nlast
  412104:	ldur	x8, [x29, #-16]
  412108:	ldur	x9, [x29, #-88]
  41210c:	add	x8, x8, x9
  412110:	mov	w10, #0x30                  	// #48
  412114:	strb	w10, [x8]
  412118:	ldur	x8, [x29, #-88]
  41211c:	add	x8, x8, #0x1
  412120:	stur	x8, [x29, #-88]
  412124:	ldur	x8, [x29, #-88]
  412128:	ldur	x9, [x29, #-24]
  41212c:	cmp	x8, x9
  412130:	b.cs	412148 <__fxstatat@plt+0xf198>  // b.hs, b.nlast
  412134:	ldur	x8, [x29, #-16]
  412138:	ldur	x9, [x29, #-88]
  41213c:	add	x8, x8, x9
  412140:	mov	w10, #0x30                  	// #48
  412144:	strb	w10, [x8]
  412148:	ldur	x8, [x29, #-88]
  41214c:	add	x8, x8, #0x1
  412150:	stur	x8, [x29, #-88]
  412154:	mov	w8, #0x30                  	// #48
  412158:	sturb	w8, [x29, #-119]
  41215c:	b	412170 <__fxstatat@plt+0xf1c0>
  412160:	ldur	w8, [x29, #-48]
  412164:	and	w8, w8, #0x1
  412168:	cbz	w8, 412170 <__fxstatat@plt+0xf1c0>
  41216c:	b	412cbc <__fxstatat@plt+0xfd0c>
  412170:	b	412a9c <__fxstatat@plt+0xfaec>
  412174:	ldur	w8, [x29, #-44]
  412178:	cmp	w8, #0x2
  41217c:	str	w8, [sp, #28]
  412180:	b.eq	412198 <__fxstatat@plt+0xf1e8>  // b.none
  412184:	b	412188 <__fxstatat@plt+0xf1d8>
  412188:	ldr	w8, [sp, #28]
  41218c:	cmp	w8, #0x5
  412190:	b.eq	4121ac <__fxstatat@plt+0xf1fc>  // b.none
  412194:	b	412350 <__fxstatat@plt+0xf3a0>
  412198:	ldurb	w8, [x29, #-115]
  41219c:	tbnz	w8, #0, 4121a4 <__fxstatat@plt+0xf1f4>
  4121a0:	b	4121a8 <__fxstatat@plt+0xf1f8>
  4121a4:	b	412e04 <__fxstatat@plt+0xfe54>
  4121a8:	b	412350 <__fxstatat@plt+0xf3a0>
  4121ac:	ldur	w8, [x29, #-48]
  4121b0:	and	w8, w8, #0x4
  4121b4:	cbz	w8, 41234c <__fxstatat@plt+0xf39c>
  4121b8:	ldur	x8, [x29, #-80]
  4121bc:	add	x8, x8, #0x2
  4121c0:	ldur	x9, [x29, #-40]
  4121c4:	cmp	x8, x9
  4121c8:	b.cs	41234c <__fxstatat@plt+0xf39c>  // b.hs, b.nlast
  4121cc:	ldur	x8, [x29, #-32]
  4121d0:	ldur	x9, [x29, #-80]
  4121d4:	add	x9, x9, #0x1
  4121d8:	ldrb	w10, [x8, x9]
  4121dc:	cmp	w10, #0x3f
  4121e0:	b.ne	41234c <__fxstatat@plt+0xf39c>  // b.any
  4121e4:	ldur	x8, [x29, #-32]
  4121e8:	ldur	x9, [x29, #-80]
  4121ec:	add	x9, x9, #0x2
  4121f0:	ldrb	w10, [x8, x9]
  4121f4:	cmp	w10, #0x21
  4121f8:	str	w10, [sp, #24]
  4121fc:	b.eq	412254 <__fxstatat@plt+0xf2a4>  // b.none
  412200:	b	412204 <__fxstatat@plt+0xf254>
  412204:	ldr	w8, [sp, #24]
  412208:	subs	w9, w8, #0x27
  41220c:	cmp	w9, #0x2
  412210:	b.ls	412254 <__fxstatat@plt+0xf2a4>  // b.plast
  412214:	b	412218 <__fxstatat@plt+0xf268>
  412218:	ldr	w8, [sp, #24]
  41221c:	cmp	w8, #0x2d
  412220:	b.eq	412254 <__fxstatat@plt+0xf2a4>  // b.none
  412224:	b	412228 <__fxstatat@plt+0xf278>
  412228:	ldr	w8, [sp, #24]
  41222c:	cmp	w8, #0x2f
  412230:	b.eq	412254 <__fxstatat@plt+0xf2a4>  // b.none
  412234:	b	412238 <__fxstatat@plt+0xf288>
  412238:	ldr	w8, [sp, #24]
  41223c:	subs	w9, w8, #0x3c
  412240:	cmp	w9, #0x2
  412244:	cset	w9, ls  // ls = plast
  412248:	eor	w9, w9, #0x1
  41224c:	tbnz	w9, #0, 41234c <__fxstatat@plt+0xf39c>
  412250:	b	412254 <__fxstatat@plt+0xf2a4>
  412254:	ldurb	w8, [x29, #-115]
  412258:	tbnz	w8, #0, 412260 <__fxstatat@plt+0xf2b0>
  41225c:	b	412264 <__fxstatat@plt+0xf2b4>
  412260:	b	412e04 <__fxstatat@plt+0xfe54>
  412264:	ldur	x8, [x29, #-32]
  412268:	ldur	x9, [x29, #-80]
  41226c:	add	x9, x9, #0x2
  412270:	add	x8, x8, x9
  412274:	ldrb	w10, [x8]
  412278:	sturb	w10, [x29, #-119]
  41227c:	ldur	x8, [x29, #-80]
  412280:	add	x8, x8, #0x2
  412284:	stur	x8, [x29, #-80]
  412288:	ldur	x8, [x29, #-88]
  41228c:	ldur	x9, [x29, #-24]
  412290:	cmp	x8, x9
  412294:	b.cs	4122ac <__fxstatat@plt+0xf2fc>  // b.hs, b.nlast
  412298:	ldur	x8, [x29, #-16]
  41229c:	ldur	x9, [x29, #-88]
  4122a0:	add	x8, x8, x9
  4122a4:	mov	w10, #0x3f                  	// #63
  4122a8:	strb	w10, [x8]
  4122ac:	ldur	x8, [x29, #-88]
  4122b0:	add	x8, x8, #0x1
  4122b4:	stur	x8, [x29, #-88]
  4122b8:	ldur	x8, [x29, #-88]
  4122bc:	ldur	x9, [x29, #-24]
  4122c0:	cmp	x8, x9
  4122c4:	b.cs	4122dc <__fxstatat@plt+0xf32c>  // b.hs, b.nlast
  4122c8:	ldur	x8, [x29, #-16]
  4122cc:	ldur	x9, [x29, #-88]
  4122d0:	add	x8, x8, x9
  4122d4:	mov	w10, #0x22                  	// #34
  4122d8:	strb	w10, [x8]
  4122dc:	ldur	x8, [x29, #-88]
  4122e0:	add	x8, x8, #0x1
  4122e4:	stur	x8, [x29, #-88]
  4122e8:	ldur	x8, [x29, #-88]
  4122ec:	ldur	x9, [x29, #-24]
  4122f0:	cmp	x8, x9
  4122f4:	b.cs	41230c <__fxstatat@plt+0xf35c>  // b.hs, b.nlast
  4122f8:	ldur	x8, [x29, #-16]
  4122fc:	ldur	x9, [x29, #-88]
  412300:	add	x8, x8, x9
  412304:	mov	w10, #0x22                  	// #34
  412308:	strb	w10, [x8]
  41230c:	ldur	x8, [x29, #-88]
  412310:	add	x8, x8, #0x1
  412314:	stur	x8, [x29, #-88]
  412318:	ldur	x8, [x29, #-88]
  41231c:	ldur	x9, [x29, #-24]
  412320:	cmp	x8, x9
  412324:	b.cs	41233c <__fxstatat@plt+0xf38c>  // b.hs, b.nlast
  412328:	ldur	x8, [x29, #-16]
  41232c:	ldur	x9, [x29, #-88]
  412330:	add	x8, x8, x9
  412334:	mov	w10, #0x3f                  	// #63
  412338:	strb	w10, [x8]
  41233c:	ldur	x8, [x29, #-88]
  412340:	add	x8, x8, #0x1
  412344:	stur	x8, [x29, #-88]
  412348:	b	41234c <__fxstatat@plt+0xf39c>
  41234c:	b	412350 <__fxstatat@plt+0xf3a0>
  412350:	b	412a9c <__fxstatat@plt+0xfaec>
  412354:	mov	w8, #0x61                  	// #97
  412358:	sturb	w8, [x29, #-120]
  41235c:	b	412410 <__fxstatat@plt+0xf460>
  412360:	mov	w8, #0x62                  	// #98
  412364:	sturb	w8, [x29, #-120]
  412368:	b	412410 <__fxstatat@plt+0xf460>
  41236c:	mov	w8, #0x66                  	// #102
  412370:	sturb	w8, [x29, #-120]
  412374:	b	412410 <__fxstatat@plt+0xf460>
  412378:	mov	w8, #0x6e                  	// #110
  41237c:	sturb	w8, [x29, #-120]
  412380:	b	4123f4 <__fxstatat@plt+0xf444>
  412384:	mov	w8, #0x72                  	// #114
  412388:	sturb	w8, [x29, #-120]
  41238c:	b	4123f4 <__fxstatat@plt+0xf444>
  412390:	mov	w8, #0x74                  	// #116
  412394:	sturb	w8, [x29, #-120]
  412398:	b	4123f4 <__fxstatat@plt+0xf444>
  41239c:	mov	w8, #0x76                  	// #118
  4123a0:	sturb	w8, [x29, #-120]
  4123a4:	b	412410 <__fxstatat@plt+0xf460>
  4123a8:	ldurb	w8, [x29, #-119]
  4123ac:	sturb	w8, [x29, #-120]
  4123b0:	ldur	w8, [x29, #-44]
  4123b4:	cmp	w8, #0x2
  4123b8:	b.ne	4123d0 <__fxstatat@plt+0xf420>  // b.any
  4123bc:	ldurb	w8, [x29, #-115]
  4123c0:	tbnz	w8, #0, 4123c8 <__fxstatat@plt+0xf418>
  4123c4:	b	4123cc <__fxstatat@plt+0xf41c>
  4123c8:	b	412e04 <__fxstatat@plt+0xfe54>
  4123cc:	b	412c00 <__fxstatat@plt+0xfc50>
  4123d0:	ldurb	w8, [x29, #-113]
  4123d4:	tbnz	w8, #0, 4123dc <__fxstatat@plt+0xf42c>
  4123d8:	b	4123f4 <__fxstatat@plt+0xf444>
  4123dc:	ldurb	w8, [x29, #-115]
  4123e0:	tbnz	w8, #0, 4123e8 <__fxstatat@plt+0xf438>
  4123e4:	b	4123f4 <__fxstatat@plt+0xf444>
  4123e8:	ldur	x8, [x29, #-112]
  4123ec:	cbz	x8, 4123f4 <__fxstatat@plt+0xf444>
  4123f0:	b	412c00 <__fxstatat@plt+0xfc50>
  4123f4:	ldur	w8, [x29, #-44]
  4123f8:	cmp	w8, #0x2
  4123fc:	b.ne	412410 <__fxstatat@plt+0xf460>  // b.any
  412400:	ldurb	w8, [x29, #-115]
  412404:	tbnz	w8, #0, 41240c <__fxstatat@plt+0xf45c>
  412408:	b	412410 <__fxstatat@plt+0xf460>
  41240c:	b	412e04 <__fxstatat@plt+0xfe54>
  412410:	ldurb	w8, [x29, #-113]
  412414:	tbnz	w8, #0, 41241c <__fxstatat@plt+0xf46c>
  412418:	b	412428 <__fxstatat@plt+0xf478>
  41241c:	ldurb	w8, [x29, #-120]
  412420:	sturb	w8, [x29, #-119]
  412424:	b	412b0c <__fxstatat@plt+0xfb5c>
  412428:	b	412a9c <__fxstatat@plt+0xfaec>
  41242c:	ldur	x8, [x29, #-40]
  412430:	mov	x9, #0xffffffffffffffff    	// #-1
  412434:	cmp	x8, x9
  412438:	b.ne	41244c <__fxstatat@plt+0xf49c>  // b.any
  41243c:	ldur	x8, [x29, #-32]
  412440:	ldrb	w9, [x8, #1]
  412444:	cbz	w9, 41245c <__fxstatat@plt+0xf4ac>
  412448:	b	412458 <__fxstatat@plt+0xf4a8>
  41244c:	ldur	x8, [x29, #-40]
  412450:	cmp	x8, #0x1
  412454:	b.eq	41245c <__fxstatat@plt+0xf4ac>  // b.none
  412458:	b	412a9c <__fxstatat@plt+0xfaec>
  41245c:	ldur	x8, [x29, #-80]
  412460:	cbz	x8, 412468 <__fxstatat@plt+0xf4b8>
  412464:	b	412a9c <__fxstatat@plt+0xfaec>
  412468:	mov	w8, #0x1                   	// #1
  41246c:	sturb	w8, [x29, #-123]
  412470:	ldur	w8, [x29, #-44]
  412474:	cmp	w8, #0x2
  412478:	b.ne	41248c <__fxstatat@plt+0xf4dc>  // b.any
  41247c:	ldurb	w8, [x29, #-115]
  412480:	tbnz	w8, #0, 412488 <__fxstatat@plt+0xf4d8>
  412484:	b	41248c <__fxstatat@plt+0xf4dc>
  412488:	b	412e04 <__fxstatat@plt+0xfe54>
  41248c:	b	412a9c <__fxstatat@plt+0xfaec>
  412490:	mov	w8, #0x1                   	// #1
  412494:	sturb	w8, [x29, #-117]
  412498:	sturb	w8, [x29, #-123]
  41249c:	ldur	w8, [x29, #-44]
  4124a0:	cmp	w8, #0x2
  4124a4:	b.ne	41256c <__fxstatat@plt+0xf5bc>  // b.any
  4124a8:	ldurb	w8, [x29, #-115]
  4124ac:	tbnz	w8, #0, 4124b4 <__fxstatat@plt+0xf504>
  4124b0:	b	4124b8 <__fxstatat@plt+0xf508>
  4124b4:	b	412e04 <__fxstatat@plt+0xfe54>
  4124b8:	ldur	x8, [x29, #-24]
  4124bc:	cbz	x8, 4124d4 <__fxstatat@plt+0xf524>
  4124c0:	ldur	x8, [x29, #-96]
  4124c4:	cbnz	x8, 4124d4 <__fxstatat@plt+0xf524>
  4124c8:	ldur	x8, [x29, #-24]
  4124cc:	stur	x8, [x29, #-96]
  4124d0:	stur	xzr, [x29, #-24]
  4124d4:	ldur	x8, [x29, #-88]
  4124d8:	ldur	x9, [x29, #-24]
  4124dc:	cmp	x8, x9
  4124e0:	b.cs	4124f8 <__fxstatat@plt+0xf548>  // b.hs, b.nlast
  4124e4:	ldur	x8, [x29, #-16]
  4124e8:	ldur	x9, [x29, #-88]
  4124ec:	add	x8, x8, x9
  4124f0:	mov	w10, #0x27                  	// #39
  4124f4:	strb	w10, [x8]
  4124f8:	ldur	x8, [x29, #-88]
  4124fc:	add	x8, x8, #0x1
  412500:	stur	x8, [x29, #-88]
  412504:	ldur	x8, [x29, #-88]
  412508:	ldur	x9, [x29, #-24]
  41250c:	cmp	x8, x9
  412510:	b.cs	412528 <__fxstatat@plt+0xf578>  // b.hs, b.nlast
  412514:	ldur	x8, [x29, #-16]
  412518:	ldur	x9, [x29, #-88]
  41251c:	add	x8, x8, x9
  412520:	mov	w10, #0x5c                  	// #92
  412524:	strb	w10, [x8]
  412528:	ldur	x8, [x29, #-88]
  41252c:	add	x8, x8, #0x1
  412530:	stur	x8, [x29, #-88]
  412534:	ldur	x8, [x29, #-88]
  412538:	ldur	x9, [x29, #-24]
  41253c:	cmp	x8, x9
  412540:	b.cs	412558 <__fxstatat@plt+0xf5a8>  // b.hs, b.nlast
  412544:	ldur	x8, [x29, #-16]
  412548:	ldur	x9, [x29, #-88]
  41254c:	add	x8, x8, x9
  412550:	mov	w10, #0x27                  	// #39
  412554:	strb	w10, [x8]
  412558:	ldur	x8, [x29, #-88]
  41255c:	add	x8, x8, #0x1
  412560:	stur	x8, [x29, #-88]
  412564:	mov	w8, #0x0                   	// #0
  412568:	sturb	w8, [x29, #-116]
  41256c:	b	412a9c <__fxstatat@plt+0xfaec>
  412570:	mov	w8, #0x1                   	// #1
  412574:	sturb	w8, [x29, #-123]
  412578:	b	412a9c <__fxstatat@plt+0xfaec>
  41257c:	ldurb	w8, [x29, #-114]
  412580:	tbnz	w8, #0, 412588 <__fxstatat@plt+0xf5d8>
  412584:	b	4125b4 <__fxstatat@plt+0xf604>
  412588:	mov	x8, #0x1                   	// #1
  41258c:	str	x8, [sp, #136]
  412590:	bl	402c70 <__ctype_b_loc@plt>
  412594:	ldr	x8, [x0]
  412598:	ldurb	w9, [x29, #-119]
  41259c:	ldrh	w9, [x8, w9, sxtw #1]
  4125a0:	tst	w9, #0x4000
  4125a4:	cset	w9, ne  // ne = any
  4125a8:	and	w9, w9, #0x1
  4125ac:	strb	w9, [sp, #135]
  4125b0:	b	4127a0 <__fxstatat@plt+0xf7f0>
  4125b4:	str	xzr, [sp, #120]
  4125b8:	str	xzr, [sp, #136]
  4125bc:	mov	w8, #0x1                   	// #1
  4125c0:	strb	w8, [sp, #135]
  4125c4:	ldur	x9, [x29, #-40]
  4125c8:	mov	x10, #0xffffffffffffffff    	// #-1
  4125cc:	cmp	x9, x10
  4125d0:	b.ne	4125e0 <__fxstatat@plt+0xf630>  // b.any
  4125d4:	ldur	x0, [x29, #-32]
  4125d8:	bl	402810 <strlen@plt>
  4125dc:	stur	x0, [x29, #-40]
  4125e0:	ldur	x8, [x29, #-32]
  4125e4:	ldur	x9, [x29, #-80]
  4125e8:	ldr	x10, [sp, #136]
  4125ec:	add	x9, x9, x10
  4125f0:	add	x1, x8, x9
  4125f4:	ldur	x8, [x29, #-40]
  4125f8:	ldur	x9, [x29, #-80]
  4125fc:	ldr	x10, [sp, #136]
  412600:	add	x9, x9, x10
  412604:	subs	x2, x8, x9
  412608:	add	x0, sp, #0x74
  41260c:	add	x3, sp, #0x78
  412610:	bl	417858 <__fxstatat@plt+0x148a8>
  412614:	str	x0, [sp, #104]
  412618:	ldr	x8, [sp, #104]
  41261c:	cbnz	x8, 412624 <__fxstatat@plt+0xf674>
  412620:	b	4127a0 <__fxstatat@plt+0xf7f0>
  412624:	ldr	x8, [sp, #104]
  412628:	mov	x9, #0xffffffffffffffff    	// #-1
  41262c:	cmp	x8, x9
  412630:	b.ne	412640 <__fxstatat@plt+0xf690>  // b.any
  412634:	mov	w8, #0x0                   	// #0
  412638:	strb	w8, [sp, #135]
  41263c:	b	4127a0 <__fxstatat@plt+0xf7f0>
  412640:	ldr	x8, [sp, #104]
  412644:	mov	x9, #0xfffffffffffffffe    	// #-2
  412648:	cmp	x8, x9
  41264c:	b.ne	4126b8 <__fxstatat@plt+0xf708>  // b.any
  412650:	mov	w8, #0x0                   	// #0
  412654:	strb	w8, [sp, #135]
  412658:	ldur	x8, [x29, #-80]
  41265c:	ldr	x9, [sp, #136]
  412660:	add	x8, x8, x9
  412664:	ldur	x9, [x29, #-40]
  412668:	mov	w10, #0x0                   	// #0
  41266c:	cmp	x8, x9
  412670:	str	w10, [sp, #20]
  412674:	b.cs	412698 <__fxstatat@plt+0xf6e8>  // b.hs, b.nlast
  412678:	ldur	x8, [x29, #-32]
  41267c:	ldur	x9, [x29, #-80]
  412680:	ldr	x10, [sp, #136]
  412684:	add	x9, x9, x10
  412688:	ldrb	w11, [x8, x9]
  41268c:	cmp	w11, #0x0
  412690:	cset	w11, ne  // ne = any
  412694:	str	w11, [sp, #20]
  412698:	ldr	w8, [sp, #20]
  41269c:	tbnz	w8, #0, 4126a4 <__fxstatat@plt+0xf6f4>
  4126a0:	b	4126b4 <__fxstatat@plt+0xf704>
  4126a4:	ldr	x8, [sp, #136]
  4126a8:	add	x8, x8, #0x1
  4126ac:	str	x8, [sp, #136]
  4126b0:	b	412658 <__fxstatat@plt+0xf6a8>
  4126b4:	b	4127a0 <__fxstatat@plt+0xf7f0>
  4126b8:	ldurb	w8, [x29, #-115]
  4126bc:	tbnz	w8, #0, 4126c4 <__fxstatat@plt+0xf714>
  4126c0:	b	412764 <__fxstatat@plt+0xf7b4>
  4126c4:	ldur	w8, [x29, #-44]
  4126c8:	cmp	w8, #0x2
  4126cc:	b.ne	412764 <__fxstatat@plt+0xf7b4>  // b.any
  4126d0:	mov	x8, #0x1                   	// #1
  4126d4:	str	x8, [sp, #96]
  4126d8:	ldr	x8, [sp, #96]
  4126dc:	ldr	x9, [sp, #104]
  4126e0:	cmp	x8, x9
  4126e4:	b.cs	412764 <__fxstatat@plt+0xf7b4>  // b.hs, b.nlast
  4126e8:	ldur	x8, [x29, #-32]
  4126ec:	ldur	x9, [x29, #-80]
  4126f0:	ldr	x10, [sp, #136]
  4126f4:	add	x9, x9, x10
  4126f8:	ldr	x10, [sp, #96]
  4126fc:	add	x9, x9, x10
  412700:	ldrb	w11, [x8, x9]
  412704:	subs	w12, w11, #0x5b
  412708:	cmp	w12, #0x1
  41270c:	str	w11, [sp, #16]
  412710:	b.ls	412750 <__fxstatat@plt+0xf7a0>  // b.plast
  412714:	b	412718 <__fxstatat@plt+0xf768>
  412718:	ldr	w8, [sp, #16]
  41271c:	cmp	w8, #0x5e
  412720:	b.eq	412750 <__fxstatat@plt+0xf7a0>  // b.none
  412724:	b	412728 <__fxstatat@plt+0xf778>
  412728:	ldr	w8, [sp, #16]
  41272c:	cmp	w8, #0x60
  412730:	b.eq	412750 <__fxstatat@plt+0xf7a0>  // b.none
  412734:	b	412738 <__fxstatat@plt+0xf788>
  412738:	ldr	w8, [sp, #16]
  41273c:	cmp	w8, #0x7c
  412740:	cset	w9, eq  // eq = none
  412744:	eor	w9, w9, #0x1
  412748:	tbnz	w9, #0, 412754 <__fxstatat@plt+0xf7a4>
  41274c:	b	412750 <__fxstatat@plt+0xf7a0>
  412750:	b	412e04 <__fxstatat@plt+0xfe54>
  412754:	ldr	x8, [sp, #96]
  412758:	add	x8, x8, #0x1
  41275c:	str	x8, [sp, #96]
  412760:	b	4126d8 <__fxstatat@plt+0xf728>
  412764:	ldr	w0, [sp, #116]
  412768:	bl	402ea0 <iswprint@plt>
  41276c:	cbnz	w0, 412778 <__fxstatat@plt+0xf7c8>
  412770:	mov	w8, #0x0                   	// #0
  412774:	strb	w8, [sp, #135]
  412778:	ldr	x8, [sp, #104]
  41277c:	ldr	x9, [sp, #136]
  412780:	add	x8, x9, x8
  412784:	str	x8, [sp, #136]
  412788:	add	x0, sp, #0x78
  41278c:	bl	402bf0 <mbsinit@plt>
  412790:	cmp	w0, #0x0
  412794:	cset	w8, ne  // ne = any
  412798:	eor	w8, w8, #0x1
  41279c:	tbnz	w8, #0, 4125e0 <__fxstatat@plt+0xf630>
  4127a0:	ldrb	w8, [sp, #135]
  4127a4:	and	w8, w8, #0x1
  4127a8:	sturb	w8, [x29, #-123]
  4127ac:	ldr	x9, [sp, #136]
  4127b0:	mov	x10, #0x1                   	// #1
  4127b4:	cmp	x10, x9
  4127b8:	b.cc	4127d0 <__fxstatat@plt+0xf820>  // b.lo, b.ul, b.last
  4127bc:	ldurb	w8, [x29, #-113]
  4127c0:	tbnz	w8, #0, 4127c8 <__fxstatat@plt+0xf818>
  4127c4:	b	412a9c <__fxstatat@plt+0xfaec>
  4127c8:	ldrb	w8, [sp, #135]
  4127cc:	tbnz	w8, #0, 412a9c <__fxstatat@plt+0xfaec>
  4127d0:	ldur	x8, [x29, #-80]
  4127d4:	ldr	x9, [sp, #136]
  4127d8:	add	x8, x8, x9
  4127dc:	str	x8, [sp, #88]
  4127e0:	ldurb	w8, [x29, #-113]
  4127e4:	tbnz	w8, #0, 4127ec <__fxstatat@plt+0xf83c>
  4127e8:	b	412970 <__fxstatat@plt+0xf9c0>
  4127ec:	ldrb	w8, [sp, #135]
  4127f0:	tbnz	w8, #0, 412970 <__fxstatat@plt+0xf9c0>
  4127f4:	ldurb	w8, [x29, #-115]
  4127f8:	tbnz	w8, #0, 412800 <__fxstatat@plt+0xf850>
  4127fc:	b	412804 <__fxstatat@plt+0xf854>
  412800:	b	412e04 <__fxstatat@plt+0xfe54>
  412804:	mov	w8, #0x1                   	// #1
  412808:	sturb	w8, [x29, #-122]
  41280c:	ldur	w8, [x29, #-44]
  412810:	cmp	w8, #0x2
  412814:	b.ne	4128b8 <__fxstatat@plt+0xf908>  // b.any
  412818:	ldurb	w8, [x29, #-116]
  41281c:	tbnz	w8, #0, 4128b8 <__fxstatat@plt+0xf908>
  412820:	ldur	x8, [x29, #-88]
  412824:	ldur	x9, [x29, #-24]
  412828:	cmp	x8, x9
  41282c:	b.cs	412844 <__fxstatat@plt+0xf894>  // b.hs, b.nlast
  412830:	ldur	x8, [x29, #-16]
  412834:	ldur	x9, [x29, #-88]
  412838:	add	x8, x8, x9
  41283c:	mov	w10, #0x27                  	// #39
  412840:	strb	w10, [x8]
  412844:	ldur	x8, [x29, #-88]
  412848:	add	x8, x8, #0x1
  41284c:	stur	x8, [x29, #-88]
  412850:	ldur	x8, [x29, #-88]
  412854:	ldur	x9, [x29, #-24]
  412858:	cmp	x8, x9
  41285c:	b.cs	412874 <__fxstatat@plt+0xf8c4>  // b.hs, b.nlast
  412860:	ldur	x8, [x29, #-16]
  412864:	ldur	x9, [x29, #-88]
  412868:	add	x8, x8, x9
  41286c:	mov	w10, #0x24                  	// #36
  412870:	strb	w10, [x8]
  412874:	ldur	x8, [x29, #-88]
  412878:	add	x8, x8, #0x1
  41287c:	stur	x8, [x29, #-88]
  412880:	ldur	x8, [x29, #-88]
  412884:	ldur	x9, [x29, #-24]
  412888:	cmp	x8, x9
  41288c:	b.cs	4128a4 <__fxstatat@plt+0xf8f4>  // b.hs, b.nlast
  412890:	ldur	x8, [x29, #-16]
  412894:	ldur	x9, [x29, #-88]
  412898:	add	x8, x8, x9
  41289c:	mov	w10, #0x27                  	// #39
  4128a0:	strb	w10, [x8]
  4128a4:	ldur	x8, [x29, #-88]
  4128a8:	add	x8, x8, #0x1
  4128ac:	stur	x8, [x29, #-88]
  4128b0:	mov	w8, #0x1                   	// #1
  4128b4:	sturb	w8, [x29, #-116]
  4128b8:	ldur	x8, [x29, #-88]
  4128bc:	ldur	x9, [x29, #-24]
  4128c0:	cmp	x8, x9
  4128c4:	b.cs	4128dc <__fxstatat@plt+0xf92c>  // b.hs, b.nlast
  4128c8:	ldur	x8, [x29, #-16]
  4128cc:	ldur	x9, [x29, #-88]
  4128d0:	add	x8, x8, x9
  4128d4:	mov	w10, #0x5c                  	// #92
  4128d8:	strb	w10, [x8]
  4128dc:	ldur	x8, [x29, #-88]
  4128e0:	add	x8, x8, #0x1
  4128e4:	stur	x8, [x29, #-88]
  4128e8:	ldur	x8, [x29, #-88]
  4128ec:	ldur	x9, [x29, #-24]
  4128f0:	cmp	x8, x9
  4128f4:	b.cs	412914 <__fxstatat@plt+0xf964>  // b.hs, b.nlast
  4128f8:	ldurb	w8, [x29, #-119]
  4128fc:	asr	w8, w8, #6
  412900:	add	w8, w8, #0x30
  412904:	ldur	x9, [x29, #-16]
  412908:	ldur	x10, [x29, #-88]
  41290c:	add	x9, x9, x10
  412910:	strb	w8, [x9]
  412914:	ldur	x8, [x29, #-88]
  412918:	add	x8, x8, #0x1
  41291c:	stur	x8, [x29, #-88]
  412920:	ldur	x8, [x29, #-88]
  412924:	ldur	x9, [x29, #-24]
  412928:	cmp	x8, x9
  41292c:	b.cs	412950 <__fxstatat@plt+0xf9a0>  // b.hs, b.nlast
  412930:	ldurb	w8, [x29, #-119]
  412934:	asr	w8, w8, #3
  412938:	and	w8, w8, #0x7
  41293c:	add	w8, w8, #0x30
  412940:	ldur	x9, [x29, #-16]
  412944:	ldur	x10, [x29, #-88]
  412948:	add	x9, x9, x10
  41294c:	strb	w8, [x9]
  412950:	ldur	x8, [x29, #-88]
  412954:	add	x8, x8, #0x1
  412958:	stur	x8, [x29, #-88]
  41295c:	ldurb	w8, [x29, #-119]
  412960:	and	w8, w8, #0x7
  412964:	add	w8, w8, #0x30
  412968:	sturb	w8, [x29, #-119]
  41296c:	b	4129b4 <__fxstatat@plt+0xfa04>
  412970:	ldurb	w8, [x29, #-121]
  412974:	tbnz	w8, #0, 41297c <__fxstatat@plt+0xf9cc>
  412978:	b	4129b4 <__fxstatat@plt+0xfa04>
  41297c:	ldur	x8, [x29, #-88]
  412980:	ldur	x9, [x29, #-24]
  412984:	cmp	x8, x9
  412988:	b.cs	4129a0 <__fxstatat@plt+0xf9f0>  // b.hs, b.nlast
  41298c:	ldur	x8, [x29, #-16]
  412990:	ldur	x9, [x29, #-88]
  412994:	add	x8, x8, x9
  412998:	mov	w10, #0x5c                  	// #92
  41299c:	strb	w10, [x8]
  4129a0:	ldur	x8, [x29, #-88]
  4129a4:	add	x8, x8, #0x1
  4129a8:	stur	x8, [x29, #-88]
  4129ac:	mov	w8, #0x0                   	// #0
  4129b0:	sturb	w8, [x29, #-121]
  4129b4:	ldr	x8, [sp, #88]
  4129b8:	ldur	x9, [x29, #-80]
  4129bc:	add	x9, x9, #0x1
  4129c0:	cmp	x8, x9
  4129c4:	b.hi	4129cc <__fxstatat@plt+0xfa1c>  // b.pmore
  4129c8:	b	412a98 <__fxstatat@plt+0xfae8>
  4129cc:	ldurb	w8, [x29, #-116]
  4129d0:	tbnz	w8, #0, 4129d8 <__fxstatat@plt+0xfa28>
  4129d4:	b	412a48 <__fxstatat@plt+0xfa98>
  4129d8:	ldurb	w8, [x29, #-122]
  4129dc:	tbnz	w8, #0, 412a48 <__fxstatat@plt+0xfa98>
  4129e0:	ldur	x8, [x29, #-88]
  4129e4:	ldur	x9, [x29, #-24]
  4129e8:	cmp	x8, x9
  4129ec:	b.cs	412a04 <__fxstatat@plt+0xfa54>  // b.hs, b.nlast
  4129f0:	ldur	x8, [x29, #-16]
  4129f4:	ldur	x9, [x29, #-88]
  4129f8:	add	x8, x8, x9
  4129fc:	mov	w10, #0x27                  	// #39
  412a00:	strb	w10, [x8]
  412a04:	ldur	x8, [x29, #-88]
  412a08:	add	x8, x8, #0x1
  412a0c:	stur	x8, [x29, #-88]
  412a10:	ldur	x8, [x29, #-88]
  412a14:	ldur	x9, [x29, #-24]
  412a18:	cmp	x8, x9
  412a1c:	b.cs	412a34 <__fxstatat@plt+0xfa84>  // b.hs, b.nlast
  412a20:	ldur	x8, [x29, #-16]
  412a24:	ldur	x9, [x29, #-88]
  412a28:	add	x8, x8, x9
  412a2c:	mov	w10, #0x27                  	// #39
  412a30:	strb	w10, [x8]
  412a34:	ldur	x8, [x29, #-88]
  412a38:	add	x8, x8, #0x1
  412a3c:	stur	x8, [x29, #-88]
  412a40:	mov	w8, #0x0                   	// #0
  412a44:	sturb	w8, [x29, #-116]
  412a48:	ldur	x8, [x29, #-88]
  412a4c:	ldur	x9, [x29, #-24]
  412a50:	cmp	x8, x9
  412a54:	b.cs	412a6c <__fxstatat@plt+0xfabc>  // b.hs, b.nlast
  412a58:	ldurb	w8, [x29, #-119]
  412a5c:	ldur	x9, [x29, #-16]
  412a60:	ldur	x10, [x29, #-88]
  412a64:	add	x9, x9, x10
  412a68:	strb	w8, [x9]
  412a6c:	ldur	x8, [x29, #-88]
  412a70:	add	x8, x8, #0x1
  412a74:	stur	x8, [x29, #-88]
  412a78:	ldur	x8, [x29, #-32]
  412a7c:	ldur	x9, [x29, #-80]
  412a80:	add	x9, x9, #0x1
  412a84:	stur	x9, [x29, #-80]
  412a88:	add	x8, x8, x9
  412a8c:	ldrb	w10, [x8]
  412a90:	sturb	w10, [x29, #-119]
  412a94:	b	4127e0 <__fxstatat@plt+0xf830>
  412a98:	b	412c00 <__fxstatat@plt+0xfc50>
  412a9c:	ldurb	w8, [x29, #-113]
  412aa0:	tbnz	w8, #0, 412aa8 <__fxstatat@plt+0xfaf8>
  412aa4:	b	412ab4 <__fxstatat@plt+0xfb04>
  412aa8:	ldur	w8, [x29, #-44]
  412aac:	cmp	w8, #0x2
  412ab0:	b.ne	412ac0 <__fxstatat@plt+0xfb10>  // b.any
  412ab4:	ldurb	w8, [x29, #-115]
  412ab8:	tbnz	w8, #0, 412ac0 <__fxstatat@plt+0xfb10>
  412abc:	b	412b00 <__fxstatat@plt+0xfb50>
  412ac0:	ldur	x8, [x29, #-56]
  412ac4:	cbz	x8, 412b00 <__fxstatat@plt+0xfb50>
  412ac8:	ldur	x8, [x29, #-56]
  412acc:	ldurb	w9, [x29, #-119]
  412ad0:	mov	w10, w9
  412ad4:	mov	x11, #0x20                  	// #32
  412ad8:	udiv	x10, x10, x11
  412adc:	ldr	w9, [x8, x10, lsl #2]
  412ae0:	ldurb	w12, [x29, #-119]
  412ae4:	mov	w8, w12
  412ae8:	udiv	x10, x8, x11
  412aec:	mul	x10, x10, x11
  412af0:	subs	x8, x8, x10
  412af4:	lsr	w8, w9, w8
  412af8:	and	w8, w8, #0x1
  412afc:	cbnz	w8, 412b0c <__fxstatat@plt+0xfb5c>
  412b00:	ldurb	w8, [x29, #-121]
  412b04:	tbnz	w8, #0, 412b0c <__fxstatat@plt+0xfb5c>
  412b08:	b	412c00 <__fxstatat@plt+0xfc50>
  412b0c:	ldurb	w8, [x29, #-115]
  412b10:	tbnz	w8, #0, 412b18 <__fxstatat@plt+0xfb68>
  412b14:	b	412b1c <__fxstatat@plt+0xfb6c>
  412b18:	b	412e04 <__fxstatat@plt+0xfe54>
  412b1c:	mov	w8, #0x1                   	// #1
  412b20:	sturb	w8, [x29, #-122]
  412b24:	ldur	w8, [x29, #-44]
  412b28:	cmp	w8, #0x2
  412b2c:	b.ne	412bd0 <__fxstatat@plt+0xfc20>  // b.any
  412b30:	ldurb	w8, [x29, #-116]
  412b34:	tbnz	w8, #0, 412bd0 <__fxstatat@plt+0xfc20>
  412b38:	ldur	x8, [x29, #-88]
  412b3c:	ldur	x9, [x29, #-24]
  412b40:	cmp	x8, x9
  412b44:	b.cs	412b5c <__fxstatat@plt+0xfbac>  // b.hs, b.nlast
  412b48:	ldur	x8, [x29, #-16]
  412b4c:	ldur	x9, [x29, #-88]
  412b50:	add	x8, x8, x9
  412b54:	mov	w10, #0x27                  	// #39
  412b58:	strb	w10, [x8]
  412b5c:	ldur	x8, [x29, #-88]
  412b60:	add	x8, x8, #0x1
  412b64:	stur	x8, [x29, #-88]
  412b68:	ldur	x8, [x29, #-88]
  412b6c:	ldur	x9, [x29, #-24]
  412b70:	cmp	x8, x9
  412b74:	b.cs	412b8c <__fxstatat@plt+0xfbdc>  // b.hs, b.nlast
  412b78:	ldur	x8, [x29, #-16]
  412b7c:	ldur	x9, [x29, #-88]
  412b80:	add	x8, x8, x9
  412b84:	mov	w10, #0x24                  	// #36
  412b88:	strb	w10, [x8]
  412b8c:	ldur	x8, [x29, #-88]
  412b90:	add	x8, x8, #0x1
  412b94:	stur	x8, [x29, #-88]
  412b98:	ldur	x8, [x29, #-88]
  412b9c:	ldur	x9, [x29, #-24]
  412ba0:	cmp	x8, x9
  412ba4:	b.cs	412bbc <__fxstatat@plt+0xfc0c>  // b.hs, b.nlast
  412ba8:	ldur	x8, [x29, #-16]
  412bac:	ldur	x9, [x29, #-88]
  412bb0:	add	x8, x8, x9
  412bb4:	mov	w10, #0x27                  	// #39
  412bb8:	strb	w10, [x8]
  412bbc:	ldur	x8, [x29, #-88]
  412bc0:	add	x8, x8, #0x1
  412bc4:	stur	x8, [x29, #-88]
  412bc8:	mov	w8, #0x1                   	// #1
  412bcc:	sturb	w8, [x29, #-116]
  412bd0:	ldur	x8, [x29, #-88]
  412bd4:	ldur	x9, [x29, #-24]
  412bd8:	cmp	x8, x9
  412bdc:	b.cs	412bf4 <__fxstatat@plt+0xfc44>  // b.hs, b.nlast
  412be0:	ldur	x8, [x29, #-16]
  412be4:	ldur	x9, [x29, #-88]
  412be8:	add	x8, x8, x9
  412bec:	mov	w10, #0x5c                  	// #92
  412bf0:	strb	w10, [x8]
  412bf4:	ldur	x8, [x29, #-88]
  412bf8:	add	x8, x8, #0x1
  412bfc:	stur	x8, [x29, #-88]
  412c00:	ldurb	w8, [x29, #-116]
  412c04:	tbnz	w8, #0, 412c0c <__fxstatat@plt+0xfc5c>
  412c08:	b	412c7c <__fxstatat@plt+0xfccc>
  412c0c:	ldurb	w8, [x29, #-122]
  412c10:	tbnz	w8, #0, 412c7c <__fxstatat@plt+0xfccc>
  412c14:	ldur	x8, [x29, #-88]
  412c18:	ldur	x9, [x29, #-24]
  412c1c:	cmp	x8, x9
  412c20:	b.cs	412c38 <__fxstatat@plt+0xfc88>  // b.hs, b.nlast
  412c24:	ldur	x8, [x29, #-16]
  412c28:	ldur	x9, [x29, #-88]
  412c2c:	add	x8, x8, x9
  412c30:	mov	w10, #0x27                  	// #39
  412c34:	strb	w10, [x8]
  412c38:	ldur	x8, [x29, #-88]
  412c3c:	add	x8, x8, #0x1
  412c40:	stur	x8, [x29, #-88]
  412c44:	ldur	x8, [x29, #-88]
  412c48:	ldur	x9, [x29, #-24]
  412c4c:	cmp	x8, x9
  412c50:	b.cs	412c68 <__fxstatat@plt+0xfcb8>  // b.hs, b.nlast
  412c54:	ldur	x8, [x29, #-16]
  412c58:	ldur	x9, [x29, #-88]
  412c5c:	add	x8, x8, x9
  412c60:	mov	w10, #0x27                  	// #39
  412c64:	strb	w10, [x8]
  412c68:	ldur	x8, [x29, #-88]
  412c6c:	add	x8, x8, #0x1
  412c70:	stur	x8, [x29, #-88]
  412c74:	mov	w8, #0x0                   	// #0
  412c78:	sturb	w8, [x29, #-116]
  412c7c:	ldur	x8, [x29, #-88]
  412c80:	ldur	x9, [x29, #-24]
  412c84:	cmp	x8, x9
  412c88:	b.cs	412ca0 <__fxstatat@plt+0xfcf0>  // b.hs, b.nlast
  412c8c:	ldurb	w8, [x29, #-119]
  412c90:	ldur	x9, [x29, #-16]
  412c94:	ldur	x10, [x29, #-88]
  412c98:	add	x9, x9, x10
  412c9c:	strb	w8, [x9]
  412ca0:	ldur	x8, [x29, #-88]
  412ca4:	add	x8, x8, #0x1
  412ca8:	stur	x8, [x29, #-88]
  412cac:	ldurb	w8, [x29, #-123]
  412cb0:	tbnz	w8, #0, 412cbc <__fxstatat@plt+0xfd0c>
  412cb4:	mov	w8, #0x0                   	// #0
  412cb8:	sturb	w8, [x29, #-118]
  412cbc:	ldur	x8, [x29, #-80]
  412cc0:	add	x8, x8, #0x1
  412cc4:	stur	x8, [x29, #-80]
  412cc8:	b	411e38 <__fxstatat@plt+0xee88>
  412ccc:	ldur	x8, [x29, #-88]
  412cd0:	cbnz	x8, 412cf0 <__fxstatat@plt+0xfd40>
  412cd4:	ldur	w8, [x29, #-44]
  412cd8:	cmp	w8, #0x2
  412cdc:	b.ne	412cf0 <__fxstatat@plt+0xfd40>  // b.any
  412ce0:	ldurb	w8, [x29, #-115]
  412ce4:	tbnz	w8, #0, 412cec <__fxstatat@plt+0xfd3c>
  412ce8:	b	412cf0 <__fxstatat@plt+0xfd40>
  412cec:	b	412e04 <__fxstatat@plt+0xfe54>
  412cf0:	ldur	w8, [x29, #-44]
  412cf4:	cmp	w8, #0x2
  412cf8:	b.ne	412d74 <__fxstatat@plt+0xfdc4>  // b.any
  412cfc:	ldurb	w8, [x29, #-115]
  412d00:	tbnz	w8, #0, 412d74 <__fxstatat@plt+0xfdc4>
  412d04:	ldurb	w8, [x29, #-117]
  412d08:	tbnz	w8, #0, 412d10 <__fxstatat@plt+0xfd60>
  412d0c:	b	412d74 <__fxstatat@plt+0xfdc4>
  412d10:	ldurb	w8, [x29, #-118]
  412d14:	tbnz	w8, #0, 412d1c <__fxstatat@plt+0xfd6c>
  412d18:	b	412d54 <__fxstatat@plt+0xfda4>
  412d1c:	ldur	x0, [x29, #-16]
  412d20:	ldur	x1, [x29, #-96]
  412d24:	ldur	x2, [x29, #-32]
  412d28:	ldur	x3, [x29, #-40]
  412d2c:	ldur	w5, [x29, #-48]
  412d30:	ldur	x6, [x29, #-56]
  412d34:	ldur	x7, [x29, #-64]
  412d38:	ldur	x8, [x29, #-72]
  412d3c:	mov	w4, #0x5                   	// #5
  412d40:	mov	x9, sp
  412d44:	str	x8, [x9]
  412d48:	bl	411ba0 <__fxstatat@plt+0xebf0>
  412d4c:	stur	x0, [x29, #-8]
  412d50:	b	412e60 <__fxstatat@plt+0xfeb0>
  412d54:	ldur	x8, [x29, #-24]
  412d58:	cbnz	x8, 412d74 <__fxstatat@plt+0xfdc4>
  412d5c:	ldur	x8, [x29, #-96]
  412d60:	cbz	x8, 412d74 <__fxstatat@plt+0xfdc4>
  412d64:	ldur	x8, [x29, #-96]
  412d68:	stur	x8, [x29, #-24]
  412d6c:	stur	xzr, [x29, #-88]
  412d70:	b	411c48 <__fxstatat@plt+0xec98>
  412d74:	ldur	x8, [x29, #-104]
  412d78:	cbz	x8, 412dd4 <__fxstatat@plt+0xfe24>
  412d7c:	ldurb	w8, [x29, #-115]
  412d80:	tbnz	w8, #0, 412dd4 <__fxstatat@plt+0xfe24>
  412d84:	ldur	x8, [x29, #-104]
  412d88:	ldrb	w9, [x8]
  412d8c:	cbz	w9, 412dd4 <__fxstatat@plt+0xfe24>
  412d90:	ldur	x8, [x29, #-88]
  412d94:	ldur	x9, [x29, #-24]
  412d98:	cmp	x8, x9
  412d9c:	b.cs	412db8 <__fxstatat@plt+0xfe08>  // b.hs, b.nlast
  412da0:	ldur	x8, [x29, #-104]
  412da4:	ldrb	w9, [x8]
  412da8:	ldur	x8, [x29, #-16]
  412dac:	ldur	x10, [x29, #-88]
  412db0:	add	x8, x8, x10
  412db4:	strb	w9, [x8]
  412db8:	ldur	x8, [x29, #-88]
  412dbc:	add	x8, x8, #0x1
  412dc0:	stur	x8, [x29, #-88]
  412dc4:	ldur	x8, [x29, #-104]
  412dc8:	add	x8, x8, #0x1
  412dcc:	stur	x8, [x29, #-104]
  412dd0:	b	412d84 <__fxstatat@plt+0xfdd4>
  412dd4:	ldur	x8, [x29, #-88]
  412dd8:	ldur	x9, [x29, #-24]
  412ddc:	cmp	x8, x9
  412de0:	b.cs	412df8 <__fxstatat@plt+0xfe48>  // b.hs, b.nlast
  412de4:	ldur	x8, [x29, #-16]
  412de8:	ldur	x9, [x29, #-88]
  412dec:	add	x8, x8, x9
  412df0:	mov	w10, #0x0                   	// #0
  412df4:	strb	w10, [x8]
  412df8:	ldur	x8, [x29, #-88]
  412dfc:	stur	x8, [x29, #-8]
  412e00:	b	412e60 <__fxstatat@plt+0xfeb0>
  412e04:	ldur	w8, [x29, #-44]
  412e08:	cmp	w8, #0x2
  412e0c:	b.ne	412e24 <__fxstatat@plt+0xfe74>  // b.any
  412e10:	ldurb	w8, [x29, #-113]
  412e14:	tbnz	w8, #0, 412e1c <__fxstatat@plt+0xfe6c>
  412e18:	b	412e24 <__fxstatat@plt+0xfe74>
  412e1c:	mov	w8, #0x4                   	// #4
  412e20:	stur	w8, [x29, #-44]
  412e24:	ldur	x0, [x29, #-16]
  412e28:	ldur	x1, [x29, #-24]
  412e2c:	ldur	x2, [x29, #-32]
  412e30:	ldur	x3, [x29, #-40]
  412e34:	ldur	w4, [x29, #-44]
  412e38:	ldur	w8, [x29, #-48]
  412e3c:	and	w5, w8, #0xfffffffd
  412e40:	ldur	x7, [x29, #-64]
  412e44:	ldur	x9, [x29, #-72]
  412e48:	mov	x10, xzr
  412e4c:	mov	x6, x10
  412e50:	mov	x10, sp
  412e54:	str	x9, [x10]
  412e58:	bl	411ba0 <__fxstatat@plt+0xebf0>
  412e5c:	stur	x0, [x29, #-8]
  412e60:	ldur	x0, [x29, #-8]
  412e64:	ldr	x28, [sp, #288]
  412e68:	ldp	x29, x30, [sp, #272]
  412e6c:	add	sp, sp, #0x130
  412e70:	ret
  412e74:	sub	sp, sp, #0x30
  412e78:	stp	x29, x30, [sp, #32]
  412e7c:	add	x29, sp, #0x20
  412e80:	mov	x8, xzr
  412e84:	stur	x0, [x29, #-8]
  412e88:	str	x1, [sp, #16]
  412e8c:	str	x2, [sp, #8]
  412e90:	ldur	x0, [x29, #-8]
  412e94:	ldr	x1, [sp, #16]
  412e98:	ldr	x3, [sp, #8]
  412e9c:	mov	x2, x8
  412ea0:	bl	412eb0 <__fxstatat@plt+0xff00>
  412ea4:	ldp	x29, x30, [sp, #32]
  412ea8:	add	sp, sp, #0x30
  412eac:	ret
  412eb0:	sub	sp, sp, #0x70
  412eb4:	stp	x29, x30, [sp, #96]
  412eb8:	add	x29, sp, #0x60
  412ebc:	stur	x0, [x29, #-8]
  412ec0:	stur	x1, [x29, #-16]
  412ec4:	stur	x2, [x29, #-24]
  412ec8:	stur	x3, [x29, #-32]
  412ecc:	ldur	x8, [x29, #-32]
  412ed0:	cbz	x8, 412ee0 <__fxstatat@plt+0xff30>
  412ed4:	ldur	x8, [x29, #-32]
  412ed8:	str	x8, [sp, #24]
  412edc:	b	412eec <__fxstatat@plt+0xff3c>
  412ee0:	adrp	x8, 42f000 <__fxstatat@plt+0x2c050>
  412ee4:	add	x8, x8, #0x960
  412ee8:	str	x8, [sp, #24]
  412eec:	ldr	x8, [sp, #24]
  412ef0:	stur	x8, [x29, #-40]
  412ef4:	bl	402ef0 <__errno_location@plt>
  412ef8:	ldr	w9, [x0]
  412efc:	stur	w9, [x29, #-44]
  412f00:	ldur	x8, [x29, #-40]
  412f04:	ldr	w9, [x8, #4]
  412f08:	ldur	x8, [x29, #-24]
  412f0c:	mov	x10, xzr
  412f10:	mov	w11, #0x1                   	// #1
  412f14:	mov	w12, wzr
  412f18:	cmp	x8, #0x0
  412f1c:	csel	w11, w12, w11, ne  // ne = any
  412f20:	orr	w9, w9, w11
  412f24:	str	w9, [sp, #48]
  412f28:	ldur	x2, [x29, #-8]
  412f2c:	ldur	x3, [x29, #-16]
  412f30:	ldur	x8, [x29, #-40]
  412f34:	ldr	w4, [x8]
  412f38:	ldr	w5, [sp, #48]
  412f3c:	ldur	x8, [x29, #-40]
  412f40:	add	x6, x8, #0x8
  412f44:	ldur	x8, [x29, #-40]
  412f48:	ldr	x7, [x8, #40]
  412f4c:	ldur	x8, [x29, #-40]
  412f50:	ldr	x8, [x8, #48]
  412f54:	mov	x0, x10
  412f58:	mov	x1, x10
  412f5c:	mov	x10, sp
  412f60:	str	x8, [x10]
  412f64:	bl	411ba0 <__fxstatat@plt+0xebf0>
  412f68:	add	x8, x0, #0x1
  412f6c:	str	x8, [sp, #40]
  412f70:	ldr	x0, [sp, #40]
  412f74:	bl	4170ac <__fxstatat@plt+0x140fc>
  412f78:	str	x0, [sp, #32]
  412f7c:	ldr	x0, [sp, #32]
  412f80:	ldr	x1, [sp, #40]
  412f84:	ldur	x2, [x29, #-8]
  412f88:	ldur	x3, [x29, #-16]
  412f8c:	ldur	x8, [x29, #-40]
  412f90:	ldr	w4, [x8]
  412f94:	ldr	w5, [sp, #48]
  412f98:	ldur	x8, [x29, #-40]
  412f9c:	add	x6, x8, #0x8
  412fa0:	ldur	x8, [x29, #-40]
  412fa4:	ldr	x7, [x8, #40]
  412fa8:	ldur	x8, [x29, #-40]
  412fac:	ldr	x8, [x8, #48]
  412fb0:	mov	x10, sp
  412fb4:	str	x8, [x10]
  412fb8:	bl	411ba0 <__fxstatat@plt+0xebf0>
  412fbc:	ldur	w9, [x29, #-44]
  412fc0:	str	w9, [sp, #20]
  412fc4:	bl	402ef0 <__errno_location@plt>
  412fc8:	ldr	w9, [sp, #20]
  412fcc:	str	w9, [x0]
  412fd0:	ldur	x8, [x29, #-24]
  412fd4:	cbz	x8, 412fe8 <__fxstatat@plt+0x10038>
  412fd8:	ldr	x8, [sp, #40]
  412fdc:	subs	x8, x8, #0x1
  412fe0:	ldur	x9, [x29, #-24]
  412fe4:	str	x8, [x9]
  412fe8:	ldr	x0, [sp, #32]
  412fec:	ldp	x29, x30, [sp, #96]
  412ff0:	add	sp, sp, #0x70
  412ff4:	ret
  412ff8:	sub	sp, sp, #0x30
  412ffc:	stp	x29, x30, [sp, #32]
  413000:	add	x29, sp, #0x20
  413004:	adrp	x8, 42f000 <__fxstatat@plt+0x2c050>
  413008:	add	x8, x8, #0x428
  41300c:	mov	w9, #0x1                   	// #1
  413010:	adrp	x10, 42f000 <__fxstatat@plt+0x2c050>
  413014:	add	x10, x10, #0x438
  413018:	ldr	x8, [x8]
  41301c:	stur	x8, [x29, #-8]
  413020:	stur	w9, [x29, #-12]
  413024:	str	x10, [sp, #8]
  413028:	ldur	w8, [x29, #-12]
  41302c:	adrp	x9, 42f000 <__fxstatat@plt+0x2c050>
  413030:	add	x9, x9, #0x430
  413034:	ldr	w10, [x9]
  413038:	cmp	w8, w10
  41303c:	b.ge	41306c <__fxstatat@plt+0x100bc>  // b.tcont
  413040:	ldur	x8, [x29, #-8]
  413044:	ldursw	x9, [x29, #-12]
  413048:	mov	x10, #0x10                  	// #16
  41304c:	mul	x9, x10, x9
  413050:	add	x8, x8, x9
  413054:	ldr	x0, [x8, #8]
  413058:	bl	402ce0 <free@plt>
  41305c:	ldur	w8, [x29, #-12]
  413060:	add	w8, w8, #0x1
  413064:	stur	w8, [x29, #-12]
  413068:	b	413028 <__fxstatat@plt+0x10078>
  41306c:	ldur	x8, [x29, #-8]
  413070:	ldr	x8, [x8, #8]
  413074:	adrp	x9, 42f000 <__fxstatat@plt+0x2c050>
  413078:	add	x9, x9, #0x998
  41307c:	cmp	x8, x9
  413080:	b.eq	4130a8 <__fxstatat@plt+0x100f8>  // b.none
  413084:	ldur	x8, [x29, #-8]
  413088:	ldr	x0, [x8, #8]
  41308c:	bl	402ce0 <free@plt>
  413090:	mov	x8, #0x100                 	// #256
  413094:	ldr	x9, [sp, #8]
  413098:	str	x8, [x9]
  41309c:	adrp	x8, 42f000 <__fxstatat@plt+0x2c050>
  4130a0:	add	x8, x8, #0x998
  4130a4:	str	x8, [x9, #8]
  4130a8:	ldur	x8, [x29, #-8]
  4130ac:	ldr	x9, [sp, #8]
  4130b0:	cmp	x8, x9
  4130b4:	b.eq	4130d0 <__fxstatat@plt+0x10120>  // b.none
  4130b8:	ldur	x0, [x29, #-8]
  4130bc:	bl	402ce0 <free@plt>
  4130c0:	adrp	x8, 42f000 <__fxstatat@plt+0x2c050>
  4130c4:	add	x8, x8, #0x428
  4130c8:	ldr	x9, [sp, #8]
  4130cc:	str	x9, [x8]
  4130d0:	adrp	x8, 42f000 <__fxstatat@plt+0x2c050>
  4130d4:	add	x8, x8, #0x430
  4130d8:	mov	w9, #0x1                   	// #1
  4130dc:	str	w9, [x8]
  4130e0:	ldp	x29, x30, [sp, #32]
  4130e4:	add	sp, sp, #0x30
  4130e8:	ret
  4130ec:	sub	sp, sp, #0x20
  4130f0:	stp	x29, x30, [sp, #16]
  4130f4:	add	x29, sp, #0x10
  4130f8:	mov	x2, #0xffffffffffffffff    	// #-1
  4130fc:	adrp	x3, 42f000 <__fxstatat@plt+0x2c050>
  413100:	add	x3, x3, #0x960
  413104:	stur	w0, [x29, #-4]
  413108:	str	x1, [sp]
  41310c:	ldur	w0, [x29, #-4]
  413110:	ldr	x1, [sp]
  413114:	bl	413124 <__fxstatat@plt+0x10174>
  413118:	ldp	x29, x30, [sp, #16]
  41311c:	add	sp, sp, #0x20
  413120:	ret
  413124:	sub	sp, sp, #0x90
  413128:	stp	x29, x30, [sp, #128]
  41312c:	add	x29, sp, #0x80
  413130:	adrp	x8, 42f000 <__fxstatat@plt+0x2c050>
  413134:	add	x8, x8, #0x428
  413138:	adrp	x9, 42f000 <__fxstatat@plt+0x2c050>
  41313c:	add	x9, x9, #0x430
  413140:	stur	w0, [x29, #-4]
  413144:	stur	x1, [x29, #-16]
  413148:	stur	x2, [x29, #-24]
  41314c:	stur	x3, [x29, #-32]
  413150:	str	x8, [sp, #32]
  413154:	str	x9, [sp, #24]
  413158:	bl	402ef0 <__errno_location@plt>
  41315c:	ldr	w10, [x0]
  413160:	stur	w10, [x29, #-36]
  413164:	ldr	x8, [sp, #32]
  413168:	ldr	x9, [x8]
  41316c:	stur	x9, [x29, #-48]
  413170:	ldur	w10, [x29, #-4]
  413174:	cmp	w10, #0x0
  413178:	cset	w10, ge  // ge = tcont
  41317c:	tbnz	w10, #0, 413184 <__fxstatat@plt+0x101d4>
  413180:	bl	402bd0 <abort@plt>
  413184:	ldr	x8, [sp, #24]
  413188:	ldr	w9, [x8]
  41318c:	ldur	w10, [x29, #-4]
  413190:	cmp	w9, w10
  413194:	b.gt	413288 <__fxstatat@plt+0x102d8>
  413198:	ldur	x8, [x29, #-48]
  41319c:	adrp	x9, 42f000 <__fxstatat@plt+0x2c050>
  4131a0:	add	x9, x9, #0x438
  4131a4:	cmp	x8, x9
  4131a8:	cset	w10, eq  // eq = none
  4131ac:	and	w10, w10, #0x1
  4131b0:	sturb	w10, [x29, #-49]
  4131b4:	mov	w10, #0x7ffffffe            	// #2147483646
  4131b8:	stur	w10, [x29, #-56]
  4131bc:	ldur	w10, [x29, #-56]
  4131c0:	ldur	w11, [x29, #-4]
  4131c4:	cmp	w10, w11
  4131c8:	b.ge	4131d0 <__fxstatat@plt+0x10220>  // b.tcont
  4131cc:	bl	417208 <__fxstatat@plt+0x14258>
  4131d0:	ldurb	w8, [x29, #-49]
  4131d4:	tbnz	w8, #0, 4131dc <__fxstatat@plt+0x1022c>
  4131d8:	b	4131e8 <__fxstatat@plt+0x10238>
  4131dc:	mov	x8, xzr
  4131e0:	str	x8, [sp, #16]
  4131e4:	b	4131f0 <__fxstatat@plt+0x10240>
  4131e8:	ldur	x8, [x29, #-48]
  4131ec:	str	x8, [sp, #16]
  4131f0:	ldr	x8, [sp, #16]
  4131f4:	ldur	w9, [x29, #-4]
  4131f8:	add	w9, w9, #0x1
  4131fc:	mov	w10, #0x10                  	// #16
  413200:	smull	x1, w9, w10
  413204:	mov	x0, x8
  413208:	bl	416f4c <__fxstatat@plt+0x13f9c>
  41320c:	stur	x0, [x29, #-48]
  413210:	adrp	x8, 42f000 <__fxstatat@plt+0x2c050>
  413214:	add	x8, x8, #0x428
  413218:	str	x0, [x8]
  41321c:	ldurb	w9, [x29, #-49]
  413220:	tbnz	w9, #0, 413228 <__fxstatat@plt+0x10278>
  413224:	b	41323c <__fxstatat@plt+0x1028c>
  413228:	ldur	x8, [x29, #-48]
  41322c:	adrp	x9, 42f000 <__fxstatat@plt+0x2c050>
  413230:	add	x9, x9, #0x438
  413234:	ldr	q0, [x9]
  413238:	str	q0, [x8]
  41323c:	ldur	x8, [x29, #-48]
  413240:	ldr	x9, [sp, #24]
  413244:	ldrsw	x10, [x9]
  413248:	mov	x11, #0x10                  	// #16
  41324c:	mul	x10, x11, x10
  413250:	add	x0, x8, x10
  413254:	ldur	w12, [x29, #-4]
  413258:	add	w12, w12, #0x1
  41325c:	ldr	w13, [x9]
  413260:	subs	w12, w12, w13
  413264:	mov	w13, #0x10                  	// #16
  413268:	smull	x2, w12, w13
  41326c:	mov	w12, wzr
  413270:	mov	w1, w12
  413274:	bl	402ab0 <memset@plt>
  413278:	ldur	w12, [x29, #-4]
  41327c:	add	w12, w12, #0x1
  413280:	ldr	x8, [sp, #24]
  413284:	str	w12, [x8]
  413288:	ldur	x8, [x29, #-48]
  41328c:	ldursw	x9, [x29, #-4]
  413290:	mov	x10, #0x10                  	// #16
  413294:	mul	x9, x10, x9
  413298:	ldr	x8, [x8, x9]
  41329c:	str	x8, [sp, #64]
  4132a0:	ldur	x8, [x29, #-48]
  4132a4:	ldursw	x9, [x29, #-4]
  4132a8:	mul	x9, x10, x9
  4132ac:	add	x8, x8, x9
  4132b0:	ldr	x8, [x8, #8]
  4132b4:	str	x8, [sp, #56]
  4132b8:	ldur	x8, [x29, #-32]
  4132bc:	ldr	w11, [x8, #4]
  4132c0:	orr	w11, w11, #0x1
  4132c4:	str	w11, [sp, #52]
  4132c8:	ldr	x0, [sp, #56]
  4132cc:	ldr	x1, [sp, #64]
  4132d0:	ldur	x2, [x29, #-16]
  4132d4:	ldur	x3, [x29, #-24]
  4132d8:	ldur	x8, [x29, #-32]
  4132dc:	ldr	w4, [x8]
  4132e0:	ldr	w5, [sp, #52]
  4132e4:	ldur	x8, [x29, #-32]
  4132e8:	add	x6, x8, #0x8
  4132ec:	ldur	x8, [x29, #-32]
  4132f0:	ldr	x7, [x8, #40]
  4132f4:	ldur	x8, [x29, #-32]
  4132f8:	ldr	x8, [x8, #48]
  4132fc:	mov	x9, sp
  413300:	str	x8, [x9]
  413304:	bl	411ba0 <__fxstatat@plt+0xebf0>
  413308:	str	x0, [sp, #40]
  41330c:	ldr	x8, [sp, #64]
  413310:	ldr	x9, [sp, #40]
  413314:	cmp	x8, x9
  413318:	b.hi	4133bc <__fxstatat@plt+0x1040c>  // b.pmore
  41331c:	ldr	x8, [sp, #40]
  413320:	add	x8, x8, #0x1
  413324:	str	x8, [sp, #64]
  413328:	ldur	x9, [x29, #-48]
  41332c:	ldursw	x10, [x29, #-4]
  413330:	mov	x11, #0x10                  	// #16
  413334:	mul	x10, x11, x10
  413338:	str	x8, [x9, x10]
  41333c:	ldr	x8, [sp, #56]
  413340:	adrp	x9, 42f000 <__fxstatat@plt+0x2c050>
  413344:	add	x9, x9, #0x998
  413348:	cmp	x8, x9
  41334c:	b.eq	413358 <__fxstatat@plt+0x103a8>  // b.none
  413350:	ldr	x0, [sp, #56]
  413354:	bl	402ce0 <free@plt>
  413358:	ldr	x0, [sp, #64]
  41335c:	bl	4170ac <__fxstatat@plt+0x140fc>
  413360:	str	x0, [sp, #56]
  413364:	ldur	x8, [x29, #-48]
  413368:	ldursw	x9, [x29, #-4]
  41336c:	mov	x10, #0x10                  	// #16
  413370:	mul	x9, x10, x9
  413374:	add	x8, x8, x9
  413378:	str	x0, [x8, #8]
  41337c:	ldr	x0, [sp, #56]
  413380:	ldr	x1, [sp, #64]
  413384:	ldur	x2, [x29, #-16]
  413388:	ldur	x3, [x29, #-24]
  41338c:	ldur	x8, [x29, #-32]
  413390:	ldr	w4, [x8]
  413394:	ldr	w5, [sp, #52]
  413398:	ldur	x8, [x29, #-32]
  41339c:	add	x6, x8, #0x8
  4133a0:	ldur	x8, [x29, #-32]
  4133a4:	ldr	x7, [x8, #40]
  4133a8:	ldur	x8, [x29, #-32]
  4133ac:	ldr	x8, [x8, #48]
  4133b0:	mov	x9, sp
  4133b4:	str	x8, [x9]
  4133b8:	bl	411ba0 <__fxstatat@plt+0xebf0>
  4133bc:	ldur	w8, [x29, #-36]
  4133c0:	str	w8, [sp, #12]
  4133c4:	bl	402ef0 <__errno_location@plt>
  4133c8:	ldr	w8, [sp, #12]
  4133cc:	str	w8, [x0]
  4133d0:	ldr	x0, [sp, #56]
  4133d4:	ldp	x29, x30, [sp, #128]
  4133d8:	add	sp, sp, #0x90
  4133dc:	ret
  4133e0:	sub	sp, sp, #0x30
  4133e4:	stp	x29, x30, [sp, #32]
  4133e8:	add	x29, sp, #0x20
  4133ec:	adrp	x3, 42f000 <__fxstatat@plt+0x2c050>
  4133f0:	add	x3, x3, #0x960
  4133f4:	stur	w0, [x29, #-4]
  4133f8:	str	x1, [sp, #16]
  4133fc:	str	x2, [sp, #8]
  413400:	ldur	w0, [x29, #-4]
  413404:	ldr	x1, [sp, #16]
  413408:	ldr	x2, [sp, #8]
  41340c:	bl	413124 <__fxstatat@plt+0x10174>
  413410:	ldp	x29, x30, [sp, #32]
  413414:	add	sp, sp, #0x30
  413418:	ret
  41341c:	sub	sp, sp, #0x20
  413420:	stp	x29, x30, [sp, #16]
  413424:	add	x29, sp, #0x10
  413428:	mov	w8, wzr
  41342c:	str	x0, [sp, #8]
  413430:	ldr	x1, [sp, #8]
  413434:	mov	w0, w8
  413438:	bl	4130ec <__fxstatat@plt+0x1013c>
  41343c:	ldp	x29, x30, [sp, #16]
  413440:	add	sp, sp, #0x20
  413444:	ret
  413448:	sub	sp, sp, #0x20
  41344c:	stp	x29, x30, [sp, #16]
  413450:	add	x29, sp, #0x10
  413454:	mov	w8, wzr
  413458:	str	x0, [sp, #8]
  41345c:	str	x1, [sp]
  413460:	ldr	x1, [sp, #8]
  413464:	ldr	x2, [sp]
  413468:	mov	w0, w8
  41346c:	bl	4133e0 <__fxstatat@plt+0x10430>
  413470:	ldp	x29, x30, [sp, #16]
  413474:	add	sp, sp, #0x20
  413478:	ret
  41347c:	sub	sp, sp, #0x70
  413480:	stp	x29, x30, [sp, #96]
  413484:	add	x29, sp, #0x60
  413488:	mov	x8, #0xffffffffffffffff    	// #-1
  41348c:	add	x9, sp, #0x18
  413490:	stur	w0, [x29, #-4]
  413494:	stur	w1, [x29, #-8]
  413498:	stur	x2, [x29, #-16]
  41349c:	ldur	w0, [x29, #-8]
  4134a0:	str	x8, [sp, #16]
  4134a4:	mov	x8, x9
  4134a8:	str	x9, [sp, #8]
  4134ac:	bl	4134d0 <__fxstatat@plt+0x10520>
  4134b0:	ldur	w0, [x29, #-4]
  4134b4:	ldur	x1, [x29, #-16]
  4134b8:	ldr	x2, [sp, #16]
  4134bc:	ldr	x3, [sp, #8]
  4134c0:	bl	413124 <__fxstatat@plt+0x10174>
  4134c4:	ldp	x29, x30, [sp, #96]
  4134c8:	add	sp, sp, #0x70
  4134cc:	ret
  4134d0:	sub	sp, sp, #0x20
  4134d4:	stp	x29, x30, [sp, #16]
  4134d8:	add	x29, sp, #0x10
  4134dc:	mov	x2, #0x38                  	// #56
  4134e0:	stur	w0, [x29, #-4]
  4134e4:	mov	x0, x8
  4134e8:	mov	w9, wzr
  4134ec:	mov	w1, w9
  4134f0:	str	x8, [sp]
  4134f4:	bl	402ab0 <memset@plt>
  4134f8:	ldur	w9, [x29, #-4]
  4134fc:	cmp	w9, #0xa
  413500:	b.ne	413508 <__fxstatat@plt+0x10558>  // b.any
  413504:	bl	402bd0 <abort@plt>
  413508:	ldur	w8, [x29, #-4]
  41350c:	ldr	x9, [sp]
  413510:	str	w8, [x9]
  413514:	ldp	x29, x30, [sp, #16]
  413518:	add	sp, sp, #0x20
  41351c:	ret
  413520:	sub	sp, sp, #0x70
  413524:	stp	x29, x30, [sp, #96]
  413528:	add	x29, sp, #0x60
  41352c:	add	x8, sp, #0x10
  413530:	stur	w0, [x29, #-4]
  413534:	stur	w1, [x29, #-8]
  413538:	stur	x2, [x29, #-16]
  41353c:	stur	x3, [x29, #-24]
  413540:	ldur	w0, [x29, #-8]
  413544:	str	x8, [sp, #8]
  413548:	bl	4134d0 <__fxstatat@plt+0x10520>
  41354c:	ldur	w0, [x29, #-4]
  413550:	ldur	x1, [x29, #-16]
  413554:	ldur	x2, [x29, #-24]
  413558:	ldr	x3, [sp, #8]
  41355c:	bl	413124 <__fxstatat@plt+0x10174>
  413560:	ldp	x29, x30, [sp, #96]
  413564:	add	sp, sp, #0x70
  413568:	ret
  41356c:	sub	sp, sp, #0x20
  413570:	stp	x29, x30, [sp, #16]
  413574:	add	x29, sp, #0x10
  413578:	mov	w8, wzr
  41357c:	stur	w0, [x29, #-4]
  413580:	str	x1, [sp]
  413584:	ldur	w1, [x29, #-4]
  413588:	ldr	x2, [sp]
  41358c:	mov	w0, w8
  413590:	bl	41347c <__fxstatat@plt+0x104cc>
  413594:	ldp	x29, x30, [sp, #16]
  413598:	add	sp, sp, #0x20
  41359c:	ret
  4135a0:	sub	sp, sp, #0x30
  4135a4:	stp	x29, x30, [sp, #32]
  4135a8:	add	x29, sp, #0x20
  4135ac:	mov	w8, wzr
  4135b0:	stur	w0, [x29, #-4]
  4135b4:	str	x1, [sp, #16]
  4135b8:	str	x2, [sp, #8]
  4135bc:	ldur	w1, [x29, #-4]
  4135c0:	ldr	x2, [sp, #16]
  4135c4:	ldr	x3, [sp, #8]
  4135c8:	mov	w0, w8
  4135cc:	bl	413520 <__fxstatat@plt+0x10570>
  4135d0:	ldp	x29, x30, [sp, #32]
  4135d4:	add	sp, sp, #0x30
  4135d8:	ret
  4135dc:	sub	sp, sp, #0x70
  4135e0:	stp	x29, x30, [sp, #96]
  4135e4:	add	x29, sp, #0x60
  4135e8:	adrp	x8, 42f000 <__fxstatat@plt+0x2c050>
  4135ec:	add	x8, x8, #0x960
  4135f0:	mov	x9, #0x38                  	// #56
  4135f4:	mov	w10, #0x1                   	// #1
  4135f8:	mov	w11, wzr
  4135fc:	add	x12, sp, #0x10
  413600:	stur	x0, [x29, #-8]
  413604:	stur	x1, [x29, #-16]
  413608:	sturb	w2, [x29, #-17]
  41360c:	mov	x0, x12
  413610:	mov	x1, x8
  413614:	mov	x2, x9
  413618:	str	w10, [sp, #12]
  41361c:	str	w11, [sp, #8]
  413620:	str	x12, [sp]
  413624:	bl	4027f0 <memcpy@plt>
  413628:	ldurb	w1, [x29, #-17]
  41362c:	ldr	x0, [sp]
  413630:	ldr	w2, [sp, #12]
  413634:	bl	411968 <__fxstatat@plt+0xe9b8>
  413638:	ldur	x1, [x29, #-8]
  41363c:	ldur	x2, [x29, #-16]
  413640:	ldr	w10, [sp, #8]
  413644:	mov	w0, w10
  413648:	ldr	x3, [sp]
  41364c:	bl	413124 <__fxstatat@plt+0x10174>
  413650:	ldp	x29, x30, [sp, #96]
  413654:	add	sp, sp, #0x70
  413658:	ret
  41365c:	sub	sp, sp, #0x20
  413660:	stp	x29, x30, [sp, #16]
  413664:	add	x29, sp, #0x10
  413668:	mov	x8, #0xffffffffffffffff    	// #-1
  41366c:	str	x0, [sp, #8]
  413670:	strb	w1, [sp, #7]
  413674:	ldr	x0, [sp, #8]
  413678:	ldrb	w2, [sp, #7]
  41367c:	mov	x1, x8
  413680:	bl	4135dc <__fxstatat@plt+0x1062c>
  413684:	ldp	x29, x30, [sp, #16]
  413688:	add	sp, sp, #0x20
  41368c:	ret
  413690:	sub	sp, sp, #0x20
  413694:	stp	x29, x30, [sp, #16]
  413698:	add	x29, sp, #0x10
  41369c:	str	x0, [sp, #8]
  4136a0:	ldr	x0, [sp, #8]
  4136a4:	mov	w1, #0x3a                  	// #58
  4136a8:	bl	41365c <__fxstatat@plt+0x106ac>
  4136ac:	ldp	x29, x30, [sp, #16]
  4136b0:	add	sp, sp, #0x20
  4136b4:	ret
  4136b8:	sub	sp, sp, #0x20
  4136bc:	stp	x29, x30, [sp, #16]
  4136c0:	add	x29, sp, #0x10
  4136c4:	str	x0, [sp, #8]
  4136c8:	str	x1, [sp]
  4136cc:	ldr	x0, [sp, #8]
  4136d0:	ldr	x1, [sp]
  4136d4:	mov	w2, #0x3a                  	// #58
  4136d8:	bl	4135dc <__fxstatat@plt+0x1062c>
  4136dc:	ldp	x29, x30, [sp, #16]
  4136e0:	add	sp, sp, #0x20
  4136e4:	ret
  4136e8:	sub	sp, sp, #0xc0
  4136ec:	stp	x29, x30, [sp, #176]
  4136f0:	add	x29, sp, #0xb0
  4136f4:	mov	x8, #0x38                  	// #56
  4136f8:	mov	w9, #0x1                   	// #1
  4136fc:	mov	x10, #0xffffffffffffffff    	// #-1
  413700:	sub	x11, x29, #0x48
  413704:	add	x12, sp, #0x30
  413708:	stur	w0, [x29, #-4]
  41370c:	stur	w1, [x29, #-8]
  413710:	stur	x2, [x29, #-16]
  413714:	ldur	w0, [x29, #-8]
  413718:	str	x8, [sp, #40]
  41371c:	mov	x8, x12
  413720:	str	w9, [sp, #36]
  413724:	str	x10, [sp, #24]
  413728:	str	x11, [sp, #16]
  41372c:	str	x12, [sp, #8]
  413730:	bl	4134d0 <__fxstatat@plt+0x10520>
  413734:	ldr	x0, [sp, #16]
  413738:	ldr	x1, [sp, #8]
  41373c:	ldr	x2, [sp, #40]
  413740:	bl	4027f0 <memcpy@plt>
  413744:	ldr	x0, [sp, #16]
  413748:	mov	w1, #0x3a                  	// #58
  41374c:	ldr	w2, [sp, #36]
  413750:	bl	411968 <__fxstatat@plt+0xe9b8>
  413754:	ldur	w9, [x29, #-4]
  413758:	ldur	x1, [x29, #-16]
  41375c:	mov	w0, w9
  413760:	ldr	x2, [sp, #24]
  413764:	ldr	x3, [sp, #16]
  413768:	bl	413124 <__fxstatat@plt+0x10174>
  41376c:	ldp	x29, x30, [sp, #176]
  413770:	add	sp, sp, #0xc0
  413774:	ret
  413778:	sub	sp, sp, #0x30
  41377c:	stp	x29, x30, [sp, #32]
  413780:	add	x29, sp, #0x20
  413784:	mov	x4, #0xffffffffffffffff    	// #-1
  413788:	stur	w0, [x29, #-4]
  41378c:	str	x1, [sp, #16]
  413790:	str	x2, [sp, #8]
  413794:	str	x3, [sp]
  413798:	ldur	w0, [x29, #-4]
  41379c:	ldr	x1, [sp, #16]
  4137a0:	ldr	x2, [sp, #8]
  4137a4:	ldr	x3, [sp]
  4137a8:	bl	4137b8 <__fxstatat@plt+0x10808>
  4137ac:	ldp	x29, x30, [sp, #32]
  4137b0:	add	sp, sp, #0x30
  4137b4:	ret
  4137b8:	sub	sp, sp, #0x80
  4137bc:	stp	x29, x30, [sp, #112]
  4137c0:	add	x29, sp, #0x70
  4137c4:	adrp	x8, 42f000 <__fxstatat@plt+0x2c050>
  4137c8:	add	x8, x8, #0x960
  4137cc:	mov	x9, #0x38                  	// #56
  4137d0:	add	x10, sp, #0x10
  4137d4:	stur	w0, [x29, #-4]
  4137d8:	stur	x1, [x29, #-16]
  4137dc:	stur	x2, [x29, #-24]
  4137e0:	stur	x3, [x29, #-32]
  4137e4:	stur	x4, [x29, #-40]
  4137e8:	mov	x0, x10
  4137ec:	mov	x1, x8
  4137f0:	mov	x2, x9
  4137f4:	str	x10, [sp, #8]
  4137f8:	bl	4027f0 <memcpy@plt>
  4137fc:	ldur	x1, [x29, #-16]
  413800:	ldur	x2, [x29, #-24]
  413804:	ldr	x0, [sp, #8]
  413808:	bl	411a70 <__fxstatat@plt+0xeac0>
  41380c:	ldur	w0, [x29, #-4]
  413810:	ldur	x1, [x29, #-32]
  413814:	ldur	x2, [x29, #-40]
  413818:	ldr	x3, [sp, #8]
  41381c:	bl	413124 <__fxstatat@plt+0x10174>
  413820:	ldp	x29, x30, [sp, #112]
  413824:	add	sp, sp, #0x80
  413828:	ret
  41382c:	sub	sp, sp, #0x30
  413830:	stp	x29, x30, [sp, #32]
  413834:	add	x29, sp, #0x20
  413838:	mov	w8, wzr
  41383c:	stur	x0, [x29, #-8]
  413840:	str	x1, [sp, #16]
  413844:	str	x2, [sp, #8]
  413848:	ldur	x1, [x29, #-8]
  41384c:	ldr	x2, [sp, #16]
  413850:	ldr	x3, [sp, #8]
  413854:	mov	w0, w8
  413858:	bl	413778 <__fxstatat@plt+0x107c8>
  41385c:	ldp	x29, x30, [sp, #32]
  413860:	add	sp, sp, #0x30
  413864:	ret
  413868:	sub	sp, sp, #0x30
  41386c:	stp	x29, x30, [sp, #32]
  413870:	add	x29, sp, #0x20
  413874:	mov	w8, wzr
  413878:	stur	x0, [x29, #-8]
  41387c:	str	x1, [sp, #16]
  413880:	str	x2, [sp, #8]
  413884:	str	x3, [sp]
  413888:	ldur	x1, [x29, #-8]
  41388c:	ldr	x2, [sp, #16]
  413890:	ldr	x3, [sp, #8]
  413894:	ldr	x4, [sp]
  413898:	mov	w0, w8
  41389c:	bl	4137b8 <__fxstatat@plt+0x10808>
  4138a0:	ldp	x29, x30, [sp, #32]
  4138a4:	add	sp, sp, #0x30
  4138a8:	ret
  4138ac:	sub	sp, sp, #0x30
  4138b0:	stp	x29, x30, [sp, #32]
  4138b4:	add	x29, sp, #0x20
  4138b8:	adrp	x3, 42f000 <__fxstatat@plt+0x2c050>
  4138bc:	add	x3, x3, #0x448
  4138c0:	stur	w0, [x29, #-4]
  4138c4:	str	x1, [sp, #16]
  4138c8:	str	x2, [sp, #8]
  4138cc:	ldur	w0, [x29, #-4]
  4138d0:	ldr	x1, [sp, #16]
  4138d4:	ldr	x2, [sp, #8]
  4138d8:	bl	413124 <__fxstatat@plt+0x10174>
  4138dc:	ldp	x29, x30, [sp, #32]
  4138e0:	add	sp, sp, #0x30
  4138e4:	ret
  4138e8:	sub	sp, sp, #0x20
  4138ec:	stp	x29, x30, [sp, #16]
  4138f0:	add	x29, sp, #0x10
  4138f4:	mov	w8, wzr
  4138f8:	str	x0, [sp, #8]
  4138fc:	str	x1, [sp]
  413900:	ldr	x1, [sp, #8]
  413904:	ldr	x2, [sp]
  413908:	mov	w0, w8
  41390c:	bl	4138ac <__fxstatat@plt+0x108fc>
  413910:	ldp	x29, x30, [sp, #16]
  413914:	add	sp, sp, #0x20
  413918:	ret
  41391c:	sub	sp, sp, #0x20
  413920:	stp	x29, x30, [sp, #16]
  413924:	add	x29, sp, #0x10
  413928:	mov	x2, #0xffffffffffffffff    	// #-1
  41392c:	stur	w0, [x29, #-4]
  413930:	str	x1, [sp]
  413934:	ldur	w0, [x29, #-4]
  413938:	ldr	x1, [sp]
  41393c:	bl	4138ac <__fxstatat@plt+0x108fc>
  413940:	ldp	x29, x30, [sp, #16]
  413944:	add	sp, sp, #0x20
  413948:	ret
  41394c:	sub	sp, sp, #0x20
  413950:	stp	x29, x30, [sp, #16]
  413954:	add	x29, sp, #0x10
  413958:	mov	w8, wzr
  41395c:	str	x0, [sp, #8]
  413960:	ldr	x1, [sp, #8]
  413964:	mov	w0, w8
  413968:	bl	41391c <__fxstatat@plt+0x1096c>
  41396c:	ldp	x29, x30, [sp, #16]
  413970:	add	sp, sp, #0x20
  413974:	ret
  413978:	sub	sp, sp, #0x40
  41397c:	stp	x29, x30, [sp, #48]
  413980:	add	x29, sp, #0x30
  413984:	stur	x0, [x29, #-16]
  413988:	stur	w1, [x29, #-20]
  41398c:	ldur	x0, [x29, #-16]
  413990:	bl	402f30 <gettext@plt>
  413994:	str	x0, [sp, #16]
  413998:	ldr	x8, [sp, #16]
  41399c:	ldur	x9, [x29, #-16]
  4139a0:	cmp	x8, x9
  4139a4:	b.eq	4139b4 <__fxstatat@plt+0x10a04>  // b.none
  4139a8:	ldr	x8, [sp, #16]
  4139ac:	stur	x8, [x29, #-8]
  4139b0:	b	413a54 <__fxstatat@plt+0x10aa4>
  4139b4:	bl	41854c <__fxstatat@plt+0x1559c>
  4139b8:	str	x0, [sp, #8]
  4139bc:	ldr	x0, [sp, #8]
  4139c0:	adrp	x1, 41e000 <__fxstatat@plt+0x1b050>
  4139c4:	add	x1, x1, #0xb8
  4139c8:	bl	4181b4 <__fxstatat@plt+0x15204>
  4139cc:	cbnz	w0, 4139f8 <__fxstatat@plt+0x10a48>
  4139d0:	ldur	x8, [x29, #-16]
  4139d4:	ldrb	w9, [x8]
  4139d8:	adrp	x8, 41e000 <__fxstatat@plt+0x1b050>
  4139dc:	add	x8, x8, #0xc2
  4139e0:	adrp	x10, 41e000 <__fxstatat@plt+0x1b050>
  4139e4:	add	x10, x10, #0xbe
  4139e8:	cmp	w9, #0x60
  4139ec:	csel	x8, x10, x8, eq  // eq = none
  4139f0:	stur	x8, [x29, #-8]
  4139f4:	b	413a54 <__fxstatat@plt+0x10aa4>
  4139f8:	ldr	x0, [sp, #8]
  4139fc:	adrp	x1, 41e000 <__fxstatat@plt+0x1b050>
  413a00:	add	x1, x1, #0xc6
  413a04:	bl	4181b4 <__fxstatat@plt+0x15204>
  413a08:	cbnz	w0, 413a34 <__fxstatat@plt+0x10a84>
  413a0c:	ldur	x8, [x29, #-16]
  413a10:	ldrb	w9, [x8]
  413a14:	adrp	x8, 41e000 <__fxstatat@plt+0x1b050>
  413a18:	add	x8, x8, #0xd2
  413a1c:	adrp	x10, 41e000 <__fxstatat@plt+0x1b050>
  413a20:	add	x10, x10, #0xce
  413a24:	cmp	w9, #0x60
  413a28:	csel	x8, x10, x8, eq  // eq = none
  413a2c:	stur	x8, [x29, #-8]
  413a30:	b	413a54 <__fxstatat@plt+0x10aa4>
  413a34:	ldur	w8, [x29, #-20]
  413a38:	adrp	x9, 41e000 <__fxstatat@plt+0x1b050>
  413a3c:	add	x9, x9, #0xb6
  413a40:	adrp	x10, 41e000 <__fxstatat@plt+0x1b050>
  413a44:	add	x10, x10, #0x150
  413a48:	cmp	w8, #0x9
  413a4c:	csel	x9, x10, x9, eq  // eq = none
  413a50:	stur	x9, [x29, #-8]
  413a54:	ldur	x0, [x29, #-8]
  413a58:	ldp	x29, x30, [sp, #48]
  413a5c:	add	sp, sp, #0x40
  413a60:	ret
  413a64:	sub	sp, sp, #0x190
  413a68:	stp	x29, x30, [sp, #368]
  413a6c:	str	x28, [sp, #384]
  413a70:	add	x29, sp, #0x170
  413a74:	add	x8, sp, #0x98
  413a78:	mov	w9, #0xffffffff            	// #-1
  413a7c:	mov	w10, #0x16                  	// #22
  413a80:	str	w0, [x8, #208]
  413a84:	str	x1, [x8, #200]
  413a88:	str	w2, [x8, #196]
  413a8c:	str	x3, [x8, #184]
  413a90:	str	w4, [x8, #180]
  413a94:	str	w9, [x8, #176]
  413a98:	str	w10, [x8, #172]
  413a9c:	ldr	w0, [x8, #208]
  413aa0:	ldr	x1, [x8, #200]
  413aa4:	ldr	w2, [x8, #196]
  413aa8:	ldr	x3, [x8, #184]
  413aac:	ldr	w4, [x8, #180]
  413ab0:	str	x8, [sp, #8]
  413ab4:	bl	402cf0 <renameat2@plt>
  413ab8:	ldr	x8, [sp, #8]
  413abc:	str	w0, [x8, #176]
  413ac0:	bl	402ef0 <__errno_location@plt>
  413ac4:	ldr	w9, [x0]
  413ac8:	ldr	x8, [sp, #8]
  413acc:	str	w9, [x8, #172]
  413ad0:	ldr	w9, [x8, #176]
  413ad4:	cmp	w9, #0x0
  413ad8:	cset	w9, ge  // ge = tcont
  413adc:	tbnz	w9, #0, 413b10 <__fxstatat@plt+0x10b60>
  413ae0:	ldr	x8, [sp, #8]
  413ae4:	ldr	w9, [x8, #172]
  413ae8:	cmp	w9, #0x16
  413aec:	b.eq	413b20 <__fxstatat@plt+0x10b70>  // b.none
  413af0:	ldr	x8, [sp, #8]
  413af4:	ldr	w9, [x8, #172]
  413af8:	cmp	w9, #0x26
  413afc:	b.eq	413b20 <__fxstatat@plt+0x10b70>  // b.none
  413b00:	ldr	x8, [sp, #8]
  413b04:	ldr	w9, [x8, #172]
  413b08:	cmp	w9, #0x5f
  413b0c:	b.eq	413b20 <__fxstatat@plt+0x10b70>  // b.none
  413b10:	ldr	x8, [sp, #8]
  413b14:	ldr	w9, [x8, #176]
  413b18:	str	w9, [x8, #212]
  413b1c:	b	413e3c <__fxstatat@plt+0x10e8c>
  413b20:	ldr	x8, [sp, #8]
  413b24:	ldr	x9, [x8, #200]
  413b28:	str	x9, [x8, #144]
  413b2c:	ldr	x9, [x8, #184]
  413b30:	str	x9, [x8, #136]
  413b34:	mov	w10, #0x14                  	// #20
  413b38:	str	w10, [x8, #128]
  413b3c:	mov	w10, #0x0                   	// #0
  413b40:	strb	w10, [sp, #23]
  413b44:	ldr	w10, [x8, #180]
  413b48:	cbz	w10, 413bd4 <__fxstatat@plt+0x10c24>
  413b4c:	ldr	x8, [sp, #8]
  413b50:	ldr	w9, [x8, #180]
  413b54:	and	w9, w9, #0xfffffffe
  413b58:	cbz	w9, 413b70 <__fxstatat@plt+0x10bc0>
  413b5c:	mov	w0, #0x5f                  	// #95
  413b60:	bl	413e54 <__fxstatat@plt+0x10ea4>
  413b64:	ldr	x8, [sp, #8]
  413b68:	str	w0, [x8, #212]
  413b6c:	b	413e3c <__fxstatat@plt+0x10e8c>
  413b70:	ldr	x8, [sp, #8]
  413b74:	ldr	w0, [x8, #196]
  413b78:	ldr	x1, [x8, #184]
  413b7c:	add	x2, sp, #0x18
  413b80:	bl	414b0c <__fxstatat@plt+0x11b5c>
  413b84:	cbz	w0, 413b98 <__fxstatat@plt+0x10be8>
  413b88:	bl	402ef0 <__errno_location@plt>
  413b8c:	ldr	w8, [x0]
  413b90:	cmp	w8, #0x4b
  413b94:	b.ne	413bac <__fxstatat@plt+0x10bfc>  // b.any
  413b98:	mov	w0, #0x11                  	// #17
  413b9c:	bl	413e54 <__fxstatat@plt+0x10ea4>
  413ba0:	ldr	x8, [sp, #8]
  413ba4:	str	w0, [x8, #212]
  413ba8:	b	413e3c <__fxstatat@plt+0x10e8c>
  413bac:	bl	402ef0 <__errno_location@plt>
  413bb0:	ldr	w8, [x0]
  413bb4:	cmp	w8, #0x2
  413bb8:	b.eq	413bcc <__fxstatat@plt+0x10c1c>  // b.none
  413bbc:	mov	w8, #0xffffffff            	// #-1
  413bc0:	ldr	x9, [sp, #8]
  413bc4:	str	w8, [x9, #212]
  413bc8:	b	413e3c <__fxstatat@plt+0x10e8c>
  413bcc:	mov	w8, #0x1                   	// #1
  413bd0:	strb	w8, [sp, #23]
  413bd4:	ldr	x8, [sp, #8]
  413bd8:	ldr	x0, [x8, #200]
  413bdc:	bl	402810 <strlen@plt>
  413be0:	ldr	x8, [sp, #8]
  413be4:	str	x0, [x8, #160]
  413be8:	ldr	x0, [x8, #184]
  413bec:	bl	402810 <strlen@plt>
  413bf0:	ldr	x8, [sp, #8]
  413bf4:	str	x0, [x8, #152]
  413bf8:	ldr	x9, [x8, #160]
  413bfc:	cbz	x9, 413c0c <__fxstatat@plt+0x10c5c>
  413c00:	ldr	x8, [sp, #8]
  413c04:	ldr	x9, [x8, #152]
  413c08:	cbnz	x9, 413c30 <__fxstatat@plt+0x10c80>
  413c0c:	ldr	x8, [sp, #8]
  413c10:	ldr	w0, [x8, #208]
  413c14:	ldr	x1, [x8, #200]
  413c18:	ldr	w2, [x8, #196]
  413c1c:	ldr	x3, [x8, #184]
  413c20:	bl	402d30 <renameat@plt>
  413c24:	ldr	x8, [sp, #8]
  413c28:	str	w0, [x8, #212]
  413c2c:	b	413e3c <__fxstatat@plt+0x10e8c>
  413c30:	ldr	x8, [sp, #8]
  413c34:	ldr	x9, [x8, #200]
  413c38:	ldr	x10, [x8, #160]
  413c3c:	subs	x10, x10, #0x1
  413c40:	ldrb	w11, [x9, x10]
  413c44:	cmp	w11, #0x2f
  413c48:	cset	w11, eq  // eq = none
  413c4c:	mov	w12, #0x1                   	// #1
  413c50:	and	w11, w11, w12
  413c54:	sturb	w11, [x29, #-81]
  413c58:	ldr	x9, [x8, #184]
  413c5c:	ldr	x10, [x8, #152]
  413c60:	subs	x10, x10, #0x1
  413c64:	ldrb	w11, [x9, x10]
  413c68:	cmp	w11, #0x2f
  413c6c:	cset	w11, eq  // eq = none
  413c70:	and	w11, w11, #0x1
  413c74:	sturb	w11, [x29, #-82]
  413c78:	ldurb	w11, [x29, #-81]
  413c7c:	tbnz	w11, #0, 413cac <__fxstatat@plt+0x10cfc>
  413c80:	ldurb	w8, [x29, #-82]
  413c84:	tbnz	w8, #0, 413cac <__fxstatat@plt+0x10cfc>
  413c88:	ldr	x8, [sp, #8]
  413c8c:	ldr	w0, [x8, #208]
  413c90:	ldr	x1, [x8, #200]
  413c94:	ldr	w2, [x8, #196]
  413c98:	ldr	x3, [x8, #184]
  413c9c:	bl	402d30 <renameat@plt>
  413ca0:	ldr	x8, [sp, #8]
  413ca4:	str	w0, [x8, #212]
  413ca8:	b	413e3c <__fxstatat@plt+0x10e8c>
  413cac:	ldr	x8, [sp, #8]
  413cb0:	ldr	w0, [x8, #208]
  413cb4:	ldr	x1, [x8, #200]
  413cb8:	add	x2, sp, #0x98
  413cbc:	bl	414b0c <__fxstatat@plt+0x11b5c>
  413cc0:	cbz	w0, 413cd4 <__fxstatat@plt+0x10d24>
  413cc4:	mov	w8, #0xffffffff            	// #-1
  413cc8:	ldr	x9, [sp, #8]
  413ccc:	str	w8, [x9, #212]
  413cd0:	b	413e3c <__fxstatat@plt+0x10e8c>
  413cd4:	ldrb	w8, [sp, #23]
  413cd8:	tbnz	w8, #0, 413ce0 <__fxstatat@plt+0x10d30>
  413cdc:	b	413d0c <__fxstatat@plt+0x10d5c>
  413ce0:	ldr	x8, [sp, #8]
  413ce4:	ldr	w9, [x8, #16]
  413ce8:	and	w9, w9, #0xf000
  413cec:	cmp	w9, #0x4, lsl #12
  413cf0:	b.eq	413d08 <__fxstatat@plt+0x10d58>  // b.none
  413cf4:	mov	w0, #0x2                   	// #2
  413cf8:	bl	413e54 <__fxstatat@plt+0x10ea4>
  413cfc:	ldr	x8, [sp, #8]
  413d00:	str	w0, [x8, #212]
  413d04:	b	413e3c <__fxstatat@plt+0x10e8c>
  413d08:	b	413da8 <__fxstatat@plt+0x10df8>
  413d0c:	ldr	x8, [sp, #8]
  413d10:	ldr	w0, [x8, #196]
  413d14:	ldr	x1, [x8, #184]
  413d18:	add	x2, sp, #0x18
  413d1c:	bl	414b0c <__fxstatat@plt+0x11b5c>
  413d20:	cbz	w0, 413d5c <__fxstatat@plt+0x10dac>
  413d24:	bl	402ef0 <__errno_location@plt>
  413d28:	ldr	w8, [x0]
  413d2c:	cmp	w8, #0x2
  413d30:	b.ne	413d48 <__fxstatat@plt+0x10d98>  // b.any
  413d34:	ldr	x8, [sp, #8]
  413d38:	ldr	w9, [x8, #16]
  413d3c:	and	w9, w9, #0xf000
  413d40:	cmp	w9, #0x4, lsl #12
  413d44:	b.eq	413d58 <__fxstatat@plt+0x10da8>  // b.none
  413d48:	mov	w8, #0xffffffff            	// #-1
  413d4c:	ldr	x9, [sp, #8]
  413d50:	str	w8, [x9, #212]
  413d54:	b	413e3c <__fxstatat@plt+0x10e8c>
  413d58:	b	413da8 <__fxstatat@plt+0x10df8>
  413d5c:	ldr	w8, [sp, #40]
  413d60:	and	w8, w8, #0xf000
  413d64:	cmp	w8, #0x4, lsl #12
  413d68:	b.eq	413d80 <__fxstatat@plt+0x10dd0>  // b.none
  413d6c:	mov	w0, #0x14                  	// #20
  413d70:	bl	413e54 <__fxstatat@plt+0x10ea4>
  413d74:	ldr	x8, [sp, #8]
  413d78:	str	w0, [x8, #212]
  413d7c:	b	413e3c <__fxstatat@plt+0x10e8c>
  413d80:	ldr	x8, [sp, #8]
  413d84:	ldr	w9, [x8, #16]
  413d88:	and	w9, w9, #0xf000
  413d8c:	cmp	w9, #0x4, lsl #12
  413d90:	b.eq	413da8 <__fxstatat@plt+0x10df8>  // b.none
  413d94:	mov	w0, #0x15                  	// #21
  413d98:	bl	413e54 <__fxstatat@plt+0x10ea4>
  413d9c:	ldr	x8, [sp, #8]
  413da0:	str	w0, [x8, #212]
  413da4:	b	413e3c <__fxstatat@plt+0x10e8c>
  413da8:	ldr	x8, [sp, #8]
  413dac:	ldr	w0, [x8, #208]
  413db0:	ldr	x1, [x8, #144]
  413db4:	ldr	w2, [x8, #196]
  413db8:	ldr	x3, [x8, #136]
  413dbc:	bl	402d30 <renameat@plt>
  413dc0:	ldr	x8, [sp, #8]
  413dc4:	str	w0, [x8, #176]
  413dc8:	bl	402ef0 <__errno_location@plt>
  413dcc:	ldr	w9, [x0]
  413dd0:	ldr	x8, [sp, #8]
  413dd4:	str	w9, [x8, #128]
  413dd8:	ldr	x8, [sp, #8]
  413ddc:	ldr	x9, [x8, #144]
  413de0:	ldr	x10, [x8, #200]
  413de4:	cmp	x9, x10
  413de8:	b.eq	413df8 <__fxstatat@plt+0x10e48>  // b.none
  413dec:	ldr	x8, [sp, #8]
  413df0:	ldr	x0, [x8, #144]
  413df4:	bl	402ce0 <free@plt>
  413df8:	ldr	x8, [sp, #8]
  413dfc:	ldr	x9, [x8, #136]
  413e00:	ldr	x10, [x8, #184]
  413e04:	cmp	x9, x10
  413e08:	b.eq	413e18 <__fxstatat@plt+0x10e68>  // b.none
  413e0c:	ldr	x8, [sp, #8]
  413e10:	ldr	x0, [x8, #136]
  413e14:	bl	402ce0 <free@plt>
  413e18:	ldr	x8, [sp, #8]
  413e1c:	ldr	w9, [x8, #128]
  413e20:	str	w9, [sp, #4]
  413e24:	bl	402ef0 <__errno_location@plt>
  413e28:	ldr	w9, [sp, #4]
  413e2c:	str	w9, [x0]
  413e30:	ldr	x8, [sp, #8]
  413e34:	ldr	w10, [x8, #176]
  413e38:	str	w10, [x8, #212]
  413e3c:	ldr	x8, [sp, #8]
  413e40:	ldr	w0, [x8, #212]
  413e44:	ldr	x28, [sp, #384]
  413e48:	ldp	x29, x30, [sp, #368]
  413e4c:	add	sp, sp, #0x190
  413e50:	ret
  413e54:	sub	sp, sp, #0x20
  413e58:	stp	x29, x30, [sp, #16]
  413e5c:	add	x29, sp, #0x10
  413e60:	mov	w8, #0xffffffff            	// #-1
  413e64:	stur	w0, [x29, #-4]
  413e68:	ldur	w9, [x29, #-4]
  413e6c:	str	w8, [sp, #8]
  413e70:	str	w9, [sp, #4]
  413e74:	bl	402ef0 <__errno_location@plt>
  413e78:	ldr	w8, [sp, #4]
  413e7c:	str	w8, [x0]
  413e80:	ldr	w0, [sp, #8]
  413e84:	ldp	x29, x30, [sp, #16]
  413e88:	add	sp, sp, #0x20
  413e8c:	ret
  413e90:	sub	sp, sp, #0x40
  413e94:	stp	x29, x30, [sp, #48]
  413e98:	add	x29, sp, #0x30
  413e9c:	stur	w0, [x29, #-12]
  413ea0:	str	x1, [sp, #24]
  413ea4:	str	x2, [sp, #16]
  413ea8:	ldur	w0, [x29, #-12]
  413eac:	ldr	x1, [sp, #24]
  413eb0:	ldr	x2, [sp, #16]
  413eb4:	bl	402bc0 <write@plt>
  413eb8:	str	x0, [sp, #8]
  413ebc:	ldr	x8, [sp, #8]
  413ec0:	mov	x9, xzr
  413ec4:	cmp	x9, x8
  413ec8:	cset	w10, gt
  413ecc:	tbnz	w10, #0, 413edc <__fxstatat@plt+0x10f2c>
  413ed0:	ldr	x8, [sp, #8]
  413ed4:	stur	x8, [x29, #-8]
  413ed8:	b	413f2c <__fxstatat@plt+0x10f7c>
  413edc:	bl	402ef0 <__errno_location@plt>
  413ee0:	ldr	w8, [x0]
  413ee4:	cmp	w8, #0x4
  413ee8:	b.ne	413ef0 <__fxstatat@plt+0x10f40>  // b.any
  413eec:	b	413ea8 <__fxstatat@plt+0x10ef8>
  413ef0:	bl	402ef0 <__errno_location@plt>
  413ef4:	ldr	w8, [x0]
  413ef8:	cmp	w8, #0x16
  413efc:	b.ne	413f1c <__fxstatat@plt+0x10f6c>  // b.any
  413f00:	ldr	x8, [sp, #16]
  413f04:	mov	x9, #0x7ff00000            	// #2146435072
  413f08:	cmp	x9, x8
  413f0c:	b.cs	413f1c <__fxstatat@plt+0x10f6c>  // b.hs, b.nlast
  413f10:	mov	x8, #0x7ff00000            	// #2146435072
  413f14:	str	x8, [sp, #16]
  413f18:	b	413f28 <__fxstatat@plt+0x10f78>
  413f1c:	ldr	x8, [sp, #8]
  413f20:	stur	x8, [x29, #-8]
  413f24:	b	413f2c <__fxstatat@plt+0x10f7c>
  413f28:	b	413ea8 <__fxstatat@plt+0x10ef8>
  413f2c:	ldur	x0, [x29, #-8]
  413f30:	ldp	x29, x30, [sp, #48]
  413f34:	add	sp, sp, #0x40
  413f38:	ret
  413f3c:	sub	sp, sp, #0x20
  413f40:	stp	x29, x30, [sp, #16]
  413f44:	add	x29, sp, #0x10
  413f48:	mov	w8, #0xffffff9c            	// #-100
  413f4c:	str	x0, [sp, #8]
  413f50:	str	x1, [sp]
  413f54:	ldr	x1, [sp, #8]
  413f58:	ldr	x3, [sp]
  413f5c:	mov	w0, w8
  413f60:	mov	w2, w8
  413f64:	bl	413f78 <__fxstatat@plt+0x10fc8>
  413f68:	and	w0, w0, #0x1
  413f6c:	ldp	x29, x30, [sp, #16]
  413f70:	add	sp, sp, #0x20
  413f74:	ret
  413f78:	sub	sp, sp, #0x190
  413f7c:	stp	x29, x30, [sp, #368]
  413f80:	str	x28, [sp, #384]
  413f84:	add	x29, sp, #0x170
  413f88:	stur	w0, [x29, #-4]
  413f8c:	stur	x1, [x29, #-16]
  413f90:	stur	w2, [x29, #-20]
  413f94:	stur	x3, [x29, #-32]
  413f98:	ldur	x0, [x29, #-16]
  413f9c:	bl	40eef4 <__fxstatat@plt+0xbf44>
  413fa0:	stur	x0, [x29, #-40]
  413fa4:	ldur	x0, [x29, #-32]
  413fa8:	bl	40eef4 <__fxstatat@plt+0xbf44>
  413fac:	stur	x0, [x29, #-48]
  413fb0:	ldur	x0, [x29, #-40]
  413fb4:	bl	40ef94 <__fxstatat@plt+0xbfe4>
  413fb8:	stur	x0, [x29, #-56]
  413fbc:	ldur	x0, [x29, #-48]
  413fc0:	bl	40ef94 <__fxstatat@plt+0xbfe4>
  413fc4:	stur	x0, [x29, #-64]
  413fc8:	ldur	x8, [x29, #-56]
  413fcc:	ldur	x9, [x29, #-64]
  413fd0:	mov	w10, #0x0                   	// #0
  413fd4:	cmp	x8, x9
  413fd8:	str	w10, [sp, #12]
  413fdc:	b.ne	413ffc <__fxstatat@plt+0x1104c>  // b.any
  413fe0:	ldur	x0, [x29, #-40]
  413fe4:	ldur	x1, [x29, #-48]
  413fe8:	ldur	x2, [x29, #-64]
  413fec:	bl	402c30 <memcmp@plt>
  413ff0:	cmp	w0, #0x0
  413ff4:	cset	w8, eq  // eq = none
  413ff8:	str	w8, [sp, #12]
  413ffc:	ldr	w8, [sp, #12]
  414000:	mov	w9, #0x1                   	// #1
  414004:	and	w8, w8, w9
  414008:	sturb	w8, [x29, #-65]
  41400c:	ldurb	w8, [x29, #-65]
  414010:	and	w8, w8, #0x1
  414014:	sturb	w8, [x29, #-66]
  414018:	mov	w8, #0x0                   	// #0
  41401c:	sturb	w8, [x29, #-67]
  414020:	ldurb	w8, [x29, #-66]
  414024:	tbnz	w8, #0, 41402c <__fxstatat@plt+0x1107c>
  414028:	b	4140fc <__fxstatat@plt+0x1114c>
  41402c:	ldur	x0, [x29, #-16]
  414030:	bl	40ed30 <__fxstatat@plt+0xbd80>
  414034:	str	x0, [sp, #32]
  414038:	mov	w8, #0x100                 	// #256
  41403c:	str	w8, [sp, #28]
  414040:	ldur	w0, [x29, #-4]
  414044:	ldr	x1, [sp, #32]
  414048:	ldr	w3, [sp, #28]
  41404c:	add	x2, sp, #0xa8
  414050:	bl	41aea8 <__fxstatat@plt+0x17ef8>
  414054:	cbz	w0, 414074 <__fxstatat@plt+0x110c4>
  414058:	bl	402ef0 <__errno_location@plt>
  41405c:	ldr	w1, [x0]
  414060:	ldr	x3, [sp, #32]
  414064:	mov	w0, #0x1                   	// #1
  414068:	adrp	x2, 41d000 <__fxstatat@plt+0x1a050>
  41406c:	add	x2, x2, #0x60e
  414070:	bl	402850 <error@plt>
  414074:	ldr	x0, [sp, #32]
  414078:	bl	402ce0 <free@plt>
  41407c:	ldur	x0, [x29, #-32]
  414080:	bl	40ed30 <__fxstatat@plt+0xbd80>
  414084:	str	x0, [sp, #16]
  414088:	ldur	w0, [x29, #-20]
  41408c:	ldr	x1, [sp, #16]
  414090:	ldr	w3, [sp, #28]
  414094:	add	x2, sp, #0x28
  414098:	bl	41aea8 <__fxstatat@plt+0x17ef8>
  41409c:	cbz	w0, 4140bc <__fxstatat@plt+0x1110c>
  4140a0:	bl	402ef0 <__errno_location@plt>
  4140a4:	ldr	w1, [x0]
  4140a8:	ldr	x3, [sp, #16]
  4140ac:	mov	w0, #0x1                   	// #1
  4140b0:	adrp	x2, 41d000 <__fxstatat@plt+0x1a050>
  4140b4:	add	x2, x2, #0x60e
  4140b8:	bl	402850 <error@plt>
  4140bc:	ldr	x8, [sp, #176]
  4140c0:	ldr	x9, [sp, #48]
  4140c4:	mov	w10, #0x0                   	// #0
  4140c8:	cmp	x8, x9
  4140cc:	str	w10, [sp, #8]
  4140d0:	b.ne	4140e8 <__fxstatat@plt+0x11138>  // b.any
  4140d4:	ldr	x8, [sp, #168]
  4140d8:	ldr	x9, [sp, #40]
  4140dc:	cmp	x8, x9
  4140e0:	cset	w10, eq  // eq = none
  4140e4:	str	w10, [sp, #8]
  4140e8:	ldr	w8, [sp, #8]
  4140ec:	and	w8, w8, #0x1
  4140f0:	sturb	w8, [x29, #-67]
  4140f4:	ldr	x0, [sp, #16]
  4140f8:	bl	402ce0 <free@plt>
  4140fc:	ldurb	w8, [x29, #-67]
  414100:	and	w0, w8, #0x1
  414104:	ldr	x28, [sp, #384]
  414108:	ldp	x29, x30, [sp, #368]
  41410c:	add	sp, sp, #0x190
  414110:	ret
  414114:	sub	sp, sp, #0xc0
  414118:	stp	x29, x30, [sp, #176]
  41411c:	add	x29, sp, #0xb0
  414120:	mov	x8, xzr
  414124:	adrp	x9, 41e000 <__fxstatat@plt+0x1b050>
  414128:	add	x9, x9, #0xd8
  41412c:	stur	x0, [x29, #-16]
  414130:	stur	w1, [x29, #-20]
  414134:	stur	x8, [x29, #-32]
  414138:	stur	xzr, [x29, #-40]
  41413c:	stur	x8, [x29, #-48]
  414140:	stur	xzr, [x29, #-56]
  414144:	stur	xzr, [x29, #-64]
  414148:	stur	xzr, [x29, #-72]
  41414c:	ldur	w10, [x29, #-20]
  414150:	mov	w8, w10
  414154:	mov	x11, #0x8                   	// #8
  414158:	mul	x8, x11, x8
  41415c:	add	x8, x9, x8
  414160:	ldr	x8, [x8]
  414164:	str	x8, [sp, #88]
  414168:	ldur	x8, [x29, #-16]
  41416c:	cbnz	x8, 41417c <__fxstatat@plt+0x111cc>
  414170:	mov	x8, xzr
  414174:	stur	x8, [x29, #-8]
  414178:	b	41446c <__fxstatat@plt+0x114bc>
  41417c:	bl	402ef0 <__errno_location@plt>
  414180:	str	wzr, [x0]
  414184:	ldur	x0, [x29, #-16]
  414188:	bl	402b10 <readdir@plt>
  41418c:	str	x0, [sp, #80]
  414190:	ldr	x8, [sp, #80]
  414194:	cbnz	x8, 41419c <__fxstatat@plt+0x111ec>
  414198:	b	414318 <__fxstatat@plt+0x11368>
  41419c:	ldr	x8, [sp, #80]
  4141a0:	add	x8, x8, #0x13
  4141a4:	str	x8, [sp, #72]
  4141a8:	ldr	x8, [sp, #72]
  4141ac:	ldr	x9, [sp, #72]
  4141b0:	ldrb	w10, [x9]
  4141b4:	cmp	w10, #0x2e
  4141b8:	str	x8, [sp, #24]
  4141bc:	b.eq	4141cc <__fxstatat@plt+0x1121c>  // b.none
  4141c0:	mov	w8, wzr
  4141c4:	str	w8, [sp, #20]
  4141c8:	b	4141e8 <__fxstatat@plt+0x11238>
  4141cc:	ldr	x8, [sp, #72]
  4141d0:	ldrb	w9, [x8, #1]
  4141d4:	mov	w10, #0x2                   	// #2
  4141d8:	mov	w11, #0x1                   	// #1
  4141dc:	cmp	w9, #0x2e
  4141e0:	csel	w9, w11, w10, ne  // ne = any
  4141e4:	str	w9, [sp, #20]
  4141e8:	ldr	w8, [sp, #20]
  4141ec:	ldr	x9, [sp, #24]
  4141f0:	ldrb	w8, [x9, w8, sxtw]
  4141f4:	cbz	w8, 414314 <__fxstatat@plt+0x11364>
  4141f8:	ldr	x8, [sp, #80]
  4141fc:	add	x0, x8, #0x13
  414200:	bl	402810 <strlen@plt>
  414204:	add	x8, x0, #0x1
  414208:	str	x8, [sp, #64]
  41420c:	ldr	x8, [sp, #88]
  414210:	cbz	x8, 414294 <__fxstatat@plt+0x112e4>
  414214:	ldur	x8, [x29, #-56]
  414218:	ldur	x9, [x29, #-64]
  41421c:	cmp	x8, x9
  414220:	b.ne	414248 <__fxstatat@plt+0x11298>  // b.any
  414224:	ldur	x8, [x29, #-56]
  414228:	add	x1, sp, #0x38
  41422c:	str	x8, [sp, #56]
  414230:	ldur	x0, [x29, #-48]
  414234:	mov	x2, #0x10                  	// #16
  414238:	bl	416fc0 <__fxstatat@plt+0x14010>
  41423c:	stur	x0, [x29, #-48]
  414240:	ldr	x8, [sp, #56]
  414244:	stur	x8, [x29, #-56]
  414248:	ldr	x0, [sp, #72]
  41424c:	bl	4171cc <__fxstatat@plt+0x1421c>
  414250:	ldur	x8, [x29, #-48]
  414254:	ldur	x9, [x29, #-64]
  414258:	mov	x10, #0x10                  	// #16
  41425c:	mul	x9, x10, x9
  414260:	add	x8, x8, x9
  414264:	str	x0, [x8]
  414268:	ldr	x8, [sp, #80]
  41426c:	ldr	x8, [x8]
  414270:	ldur	x9, [x29, #-48]
  414274:	ldur	x11, [x29, #-64]
  414278:	mul	x10, x10, x11
  41427c:	add	x9, x9, x10
  414280:	str	x8, [x9, #8]
  414284:	ldur	x8, [x29, #-64]
  414288:	add	x8, x8, #0x1
  41428c:	stur	x8, [x29, #-64]
  414290:	b	414304 <__fxstatat@plt+0x11354>
  414294:	ldur	x8, [x29, #-40]
  414298:	ldur	x9, [x29, #-72]
  41429c:	subs	x8, x8, x9
  4142a0:	ldr	x9, [sp, #64]
  4142a4:	cmp	x8, x9
  4142a8:	b.hi	4142ec <__fxstatat@plt+0x1133c>  // b.pmore
  4142ac:	ldur	x8, [x29, #-72]
  4142b0:	ldr	x9, [sp, #64]
  4142b4:	add	x8, x8, x9
  4142b8:	str	x8, [sp, #48]
  4142bc:	ldr	x8, [sp, #48]
  4142c0:	ldur	x9, [x29, #-72]
  4142c4:	cmp	x8, x9
  4142c8:	b.cs	4142d0 <__fxstatat@plt+0x11320>  // b.hs, b.nlast
  4142cc:	bl	417208 <__fxstatat@plt+0x14258>
  4142d0:	ldur	x0, [x29, #-32]
  4142d4:	add	x1, sp, #0x30
  4142d8:	mov	x2, #0x1                   	// #1
  4142dc:	bl	416fc0 <__fxstatat@plt+0x14010>
  4142e0:	stur	x0, [x29, #-32]
  4142e4:	ldr	x8, [sp, #48]
  4142e8:	stur	x8, [x29, #-40]
  4142ec:	ldur	x8, [x29, #-32]
  4142f0:	ldur	x9, [x29, #-72]
  4142f4:	add	x0, x8, x9
  4142f8:	ldr	x1, [sp, #72]
  4142fc:	ldr	x2, [sp, #64]
  414300:	bl	4027f0 <memcpy@plt>
  414304:	ldr	x8, [sp, #64]
  414308:	ldur	x9, [x29, #-72]
  41430c:	add	x8, x9, x8
  414310:	stur	x8, [x29, #-72]
  414314:	b	41417c <__fxstatat@plt+0x111cc>
  414318:	bl	402ef0 <__errno_location@plt>
  41431c:	ldr	w8, [x0]
  414320:	stur	w8, [x29, #-76]
  414324:	ldur	w8, [x29, #-76]
  414328:	cbz	w8, 41435c <__fxstatat@plt+0x113ac>
  41432c:	ldur	x0, [x29, #-48]
  414330:	bl	402ce0 <free@plt>
  414334:	ldur	x0, [x29, #-32]
  414338:	bl	402ce0 <free@plt>
  41433c:	ldur	w8, [x29, #-76]
  414340:	str	w8, [sp, #16]
  414344:	bl	402ef0 <__errno_location@plt>
  414348:	ldr	w8, [sp, #16]
  41434c:	str	w8, [x0]
  414350:	mov	x9, xzr
  414354:	stur	x9, [x29, #-8]
  414358:	b	41446c <__fxstatat@plt+0x114bc>
  41435c:	ldr	x8, [sp, #88]
  414360:	cbz	x8, 41442c <__fxstatat@plt+0x1147c>
  414364:	ldur	x8, [x29, #-64]
  414368:	cbz	x8, 414380 <__fxstatat@plt+0x113d0>
  41436c:	ldur	x0, [x29, #-48]
  414370:	ldur	x1, [x29, #-64]
  414374:	ldr	x3, [sp, #88]
  414378:	mov	x2, #0x10                  	// #16
  41437c:	bl	402920 <qsort@plt>
  414380:	ldur	x8, [x29, #-72]
  414384:	add	x0, x8, #0x1
  414388:	bl	416eb8 <__fxstatat@plt+0x13f08>
  41438c:	stur	x0, [x29, #-32]
  414390:	stur	xzr, [x29, #-72]
  414394:	str	xzr, [sp, #40]
  414398:	ldr	x8, [sp, #40]
  41439c:	ldur	x9, [x29, #-64]
  4143a0:	cmp	x8, x9
  4143a4:	b.cs	414420 <__fxstatat@plt+0x11470>  // b.hs, b.nlast
  4143a8:	ldur	x8, [x29, #-32]
  4143ac:	ldur	x9, [x29, #-72]
  4143b0:	add	x8, x8, x9
  4143b4:	str	x8, [sp, #32]
  4143b8:	ldr	x0, [sp, #32]
  4143bc:	ldur	x8, [x29, #-48]
  4143c0:	ldr	x9, [sp, #40]
  4143c4:	mov	x10, #0x10                  	// #16
  4143c8:	mul	x9, x10, x9
  4143cc:	add	x8, x8, x9
  4143d0:	ldr	x1, [x8]
  4143d4:	str	x10, [sp, #8]
  4143d8:	bl	402990 <stpcpy@plt>
  4143dc:	ldr	x8, [sp, #32]
  4143e0:	subs	x8, x0, x8
  4143e4:	add	x8, x8, #0x1
  4143e8:	ldur	x9, [x29, #-72]
  4143ec:	add	x8, x9, x8
  4143f0:	stur	x8, [x29, #-72]
  4143f4:	ldur	x8, [x29, #-48]
  4143f8:	ldr	x9, [sp, #40]
  4143fc:	ldr	x10, [sp, #8]
  414400:	mul	x9, x10, x9
  414404:	add	x8, x8, x9
  414408:	ldr	x0, [x8]
  41440c:	bl	402ce0 <free@plt>
  414410:	ldr	x8, [sp, #40]
  414414:	add	x8, x8, #0x1
  414418:	str	x8, [sp, #40]
  41441c:	b	414398 <__fxstatat@plt+0x113e8>
  414420:	ldur	x0, [x29, #-48]
  414424:	bl	402ce0 <free@plt>
  414428:	b	414450 <__fxstatat@plt+0x114a0>
  41442c:	ldur	x8, [x29, #-72]
  414430:	ldur	x9, [x29, #-40]
  414434:	cmp	x8, x9
  414438:	b.ne	414450 <__fxstatat@plt+0x114a0>  // b.any
  41443c:	ldur	x0, [x29, #-32]
  414440:	ldur	x8, [x29, #-72]
  414444:	add	x1, x8, #0x1
  414448:	bl	416f4c <__fxstatat@plt+0x13f9c>
  41444c:	stur	x0, [x29, #-32]
  414450:	ldur	x8, [x29, #-32]
  414454:	ldur	x9, [x29, #-72]
  414458:	add	x8, x8, x9
  41445c:	mov	w10, #0x0                   	// #0
  414460:	strb	w10, [x8]
  414464:	ldur	x8, [x29, #-32]
  414468:	stur	x8, [x29, #-8]
  41446c:	ldur	x0, [x29, #-8]
  414470:	ldp	x29, x30, [sp, #176]
  414474:	add	sp, sp, #0xc0
  414478:	ret
  41447c:	sub	sp, sp, #0x40
  414480:	stp	x29, x30, [sp, #48]
  414484:	add	x29, sp, #0x30
  414488:	stur	x0, [x29, #-16]
  41448c:	stur	w1, [x29, #-20]
  414490:	ldur	x0, [x29, #-16]
  414494:	bl	418324 <__fxstatat@plt+0x15374>
  414498:	str	x0, [sp, #16]
  41449c:	ldr	x8, [sp, #16]
  4144a0:	cbnz	x8, 4144b0 <__fxstatat@plt+0x11500>
  4144a4:	mov	x8, xzr
  4144a8:	stur	x8, [x29, #-8]
  4144ac:	b	414508 <__fxstatat@plt+0x11558>
  4144b0:	ldr	x0, [sp, #16]
  4144b4:	ldur	w1, [x29, #-20]
  4144b8:	bl	414114 <__fxstatat@plt+0x11164>
  4144bc:	str	x0, [sp, #8]
  4144c0:	ldr	x0, [sp, #16]
  4144c4:	bl	402b70 <closedir@plt>
  4144c8:	cbz	w0, 414500 <__fxstatat@plt+0x11550>
  4144cc:	bl	402ef0 <__errno_location@plt>
  4144d0:	ldr	w8, [x0]
  4144d4:	str	w8, [sp, #4]
  4144d8:	ldr	x0, [sp, #8]
  4144dc:	bl	402ce0 <free@plt>
  4144e0:	ldr	w8, [sp, #4]
  4144e4:	str	w8, [sp]
  4144e8:	bl	402ef0 <__errno_location@plt>
  4144ec:	ldr	w8, [sp]
  4144f0:	str	w8, [x0]
  4144f4:	mov	x9, xzr
  4144f8:	stur	x9, [x29, #-8]
  4144fc:	b	414508 <__fxstatat@plt+0x11558>
  414500:	ldr	x8, [sp, #8]
  414504:	stur	x8, [x29, #-8]
  414508:	ldur	x0, [x29, #-8]
  41450c:	ldp	x29, x30, [sp, #48]
  414510:	add	sp, sp, #0x40
  414514:	ret
  414518:	sub	sp, sp, #0x30
  41451c:	stp	x29, x30, [sp, #32]
  414520:	add	x29, sp, #0x20
  414524:	stur	x0, [x29, #-8]
  414528:	str	x1, [sp, #16]
  41452c:	ldur	x8, [x29, #-8]
  414530:	str	x8, [sp, #8]
  414534:	ldr	x8, [sp, #16]
  414538:	str	x8, [sp]
  41453c:	ldr	x8, [sp, #8]
  414540:	ldr	x0, [x8]
  414544:	ldr	x8, [sp]
  414548:	ldr	x1, [x8]
  41454c:	bl	402c60 <strcmp@plt>
  414550:	ldp	x29, x30, [sp, #32]
  414554:	add	sp, sp, #0x30
  414558:	ret
  41455c:	sub	sp, sp, #0x30
  414560:	str	x0, [sp, #40]
  414564:	str	x1, [sp, #32]
  414568:	ldr	x8, [sp, #40]
  41456c:	str	x8, [sp, #24]
  414570:	ldr	x8, [sp, #32]
  414574:	str	x8, [sp, #16]
  414578:	ldr	x8, [sp, #24]
  41457c:	ldr	x8, [x8, #8]
  414580:	ldr	x9, [sp, #16]
  414584:	ldr	x9, [x9, #8]
  414588:	cmp	x8, x9
  41458c:	b.cs	41459c <__fxstatat@plt+0x115ec>  // b.hs, b.nlast
  414590:	mov	w8, #0xffffffff            	// #-1
  414594:	str	w8, [sp, #12]
  414598:	b	4145bc <__fxstatat@plt+0x1160c>
  41459c:	ldr	x8, [sp, #24]
  4145a0:	ldr	x8, [x8, #8]
  4145a4:	ldr	x9, [sp, #16]
  4145a8:	ldr	x9, [x9, #8]
  4145ac:	cmp	x8, x9
  4145b0:	cset	w10, hi  // hi = pmore
  4145b4:	and	w10, w10, #0x1
  4145b8:	str	w10, [sp, #12]
  4145bc:	ldr	w8, [sp, #12]
  4145c0:	mov	w0, w8
  4145c4:	add	sp, sp, #0x30
  4145c8:	ret
  4145cc:	sub	sp, sp, #0x20
  4145d0:	stp	x29, x30, [sp, #16]
  4145d4:	add	x29, sp, #0x10
  4145d8:	mov	w8, #0x5f                  	// #95
  4145dc:	mov	w9, #0xffffffff            	// #-1
  4145e0:	str	x0, [sp, #8]
  4145e4:	str	w8, [sp, #4]
  4145e8:	str	w9, [sp]
  4145ec:	bl	402ef0 <__errno_location@plt>
  4145f0:	ldr	w8, [sp, #4]
  4145f4:	str	w8, [x0]
  4145f8:	ldr	w0, [sp]
  4145fc:	ldp	x29, x30, [sp, #16]
  414600:	add	sp, sp, #0x20
  414604:	ret
  414608:	sub	sp, sp, #0x10
  41460c:	str	x0, [sp, #8]
  414610:	add	sp, sp, #0x10
  414614:	ret
  414618:	sub	sp, sp, #0x20
  41461c:	stp	x29, x30, [sp, #16]
  414620:	add	x29, sp, #0x10
  414624:	mov	w8, #0x5f                  	// #95
  414628:	mov	w9, #0xffffffff            	// #-1
  41462c:	str	x0, [sp, #8]
  414630:	str	w8, [sp, #4]
  414634:	str	w9, [sp]
  414638:	bl	402ef0 <__errno_location@plt>
  41463c:	ldr	w8, [sp, #4]
  414640:	str	w8, [x0]
  414644:	ldr	w0, [sp]
  414648:	ldp	x29, x30, [sp, #16]
  41464c:	add	sp, sp, #0x20
  414650:	ret
  414654:	sub	sp, sp, #0x20
  414658:	stp	x29, x30, [sp, #16]
  41465c:	add	x29, sp, #0x10
  414660:	mov	w8, #0x5f                  	// #95
  414664:	mov	w9, #0xffffffff            	// #-1
  414668:	str	x0, [sp, #8]
  41466c:	str	w8, [sp, #4]
  414670:	str	w9, [sp]
  414674:	bl	402ef0 <__errno_location@plt>
  414678:	ldr	w8, [sp, #4]
  41467c:	str	w8, [x0]
  414680:	ldr	w0, [sp]
  414684:	ldp	x29, x30, [sp, #16]
  414688:	add	sp, sp, #0x20
  41468c:	ret
  414690:	sub	sp, sp, #0x30
  414694:	stp	x29, x30, [sp, #32]
  414698:	add	x29, sp, #0x20
  41469c:	mov	w8, #0x5f                  	// #95
  4146a0:	mov	w9, #0xffffffff            	// #-1
  4146a4:	stur	x0, [x29, #-8]
  4146a8:	stur	w1, [x29, #-12]
  4146ac:	str	x2, [sp, #8]
  4146b0:	str	w8, [sp, #4]
  4146b4:	str	w9, [sp]
  4146b8:	bl	402ef0 <__errno_location@plt>
  4146bc:	ldr	w8, [sp, #4]
  4146c0:	str	w8, [x0]
  4146c4:	ldr	w0, [sp]
  4146c8:	ldp	x29, x30, [sp, #32]
  4146cc:	add	sp, sp, #0x30
  4146d0:	ret
  4146d4:	sub	sp, sp, #0x30
  4146d8:	stp	x29, x30, [sp, #32]
  4146dc:	add	x29, sp, #0x20
  4146e0:	mov	w8, #0x5f                  	// #95
  4146e4:	mov	w9, #0xffffffff            	// #-1
  4146e8:	stur	x0, [x29, #-8]
  4146ec:	str	x1, [sp, #16]
  4146f0:	str	w8, [sp, #12]
  4146f4:	str	w9, [sp, #8]
  4146f8:	bl	402ef0 <__errno_location@plt>
  4146fc:	ldr	w8, [sp, #12]
  414700:	str	w8, [x0]
  414704:	ldr	w0, [sp, #8]
  414708:	ldp	x29, x30, [sp, #32]
  41470c:	add	sp, sp, #0x30
  414710:	ret
  414714:	sub	sp, sp, #0x30
  414718:	stp	x29, x30, [sp, #32]
  41471c:	add	x29, sp, #0x20
  414720:	mov	w8, #0x5f                  	// #95
  414724:	mov	w9, #0xffffffff            	// #-1
  414728:	stur	x0, [x29, #-8]
  41472c:	str	x1, [sp, #16]
  414730:	str	w8, [sp, #12]
  414734:	str	w9, [sp, #8]
  414738:	bl	402ef0 <__errno_location@plt>
  41473c:	ldr	w8, [sp, #12]
  414740:	str	w8, [x0]
  414744:	ldr	w0, [sp, #8]
  414748:	ldp	x29, x30, [sp, #32]
  41474c:	add	sp, sp, #0x30
  414750:	ret
  414754:	sub	sp, sp, #0x30
  414758:	stp	x29, x30, [sp, #32]
  41475c:	add	x29, sp, #0x20
  414760:	mov	w8, #0x5f                  	// #95
  414764:	mov	w9, #0xffffffff            	// #-1
  414768:	stur	w0, [x29, #-4]
  41476c:	str	x1, [sp, #16]
  414770:	str	w8, [sp, #12]
  414774:	str	w9, [sp, #8]
  414778:	bl	402ef0 <__errno_location@plt>
  41477c:	ldr	w8, [sp, #12]
  414780:	str	w8, [x0]
  414784:	ldr	w0, [sp, #8]
  414788:	ldp	x29, x30, [sp, #32]
  41478c:	add	sp, sp, #0x30
  414790:	ret
  414794:	sub	sp, sp, #0x30
  414798:	stp	x29, x30, [sp, #32]
  41479c:	add	x29, sp, #0x20
  4147a0:	mov	w8, #0x5f                  	// #95
  4147a4:	mov	w9, #0xffffffff            	// #-1
  4147a8:	stur	x0, [x29, #-8]
  4147ac:	str	x1, [sp, #16]
  4147b0:	str	w8, [sp, #12]
  4147b4:	str	w9, [sp, #8]
  4147b8:	bl	402ef0 <__errno_location@plt>
  4147bc:	ldr	w8, [sp, #12]
  4147c0:	str	w8, [x0]
  4147c4:	ldr	w0, [sp, #8]
  4147c8:	ldp	x29, x30, [sp, #32]
  4147cc:	add	sp, sp, #0x30
  4147d0:	ret
  4147d4:	sub	sp, sp, #0x30
  4147d8:	stp	x29, x30, [sp, #32]
  4147dc:	add	x29, sp, #0x20
  4147e0:	mov	w8, #0x5f                  	// #95
  4147e4:	mov	w9, #0xffffffff            	// #-1
  4147e8:	stur	x0, [x29, #-8]
  4147ec:	str	x1, [sp, #16]
  4147f0:	str	w8, [sp, #12]
  4147f4:	str	w9, [sp, #8]
  4147f8:	bl	402ef0 <__errno_location@plt>
  4147fc:	ldr	w8, [sp, #12]
  414800:	str	w8, [x0]
  414804:	ldr	w0, [sp, #8]
  414808:	ldp	x29, x30, [sp, #32]
  41480c:	add	sp, sp, #0x30
  414810:	ret
  414814:	sub	sp, sp, #0x30
  414818:	stp	x29, x30, [sp, #32]
  41481c:	add	x29, sp, #0x20
  414820:	mov	w8, #0x5f                  	// #95
  414824:	mov	w9, #0xffffffff            	// #-1
  414828:	stur	w0, [x29, #-4]
  41482c:	str	x1, [sp, #16]
  414830:	str	w8, [sp, #12]
  414834:	str	w9, [sp, #8]
  414838:	bl	402ef0 <__errno_location@plt>
  41483c:	ldr	w8, [sp, #12]
  414840:	str	w8, [x0]
  414844:	ldr	w0, [sp, #8]
  414848:	ldp	x29, x30, [sp, #32]
  41484c:	add	sp, sp, #0x30
  414850:	ret
  414854:	sub	sp, sp, #0x20
  414858:	stp	x29, x30, [sp, #16]
  41485c:	add	x29, sp, #0x10
  414860:	mov	w8, #0x5f                  	// #95
  414864:	mov	w9, #0xffffffff            	// #-1
  414868:	str	x0, [sp, #8]
  41486c:	str	w8, [sp, #4]
  414870:	str	w9, [sp]
  414874:	bl	402ef0 <__errno_location@plt>
  414878:	ldr	w8, [sp, #4]
  41487c:	str	w8, [x0]
  414880:	ldr	w0, [sp]
  414884:	ldp	x29, x30, [sp, #16]
  414888:	add	sp, sp, #0x20
  41488c:	ret
  414890:	sub	sp, sp, #0x20
  414894:	stp	x29, x30, [sp, #16]
  414898:	add	x29, sp, #0x10
  41489c:	mov	w8, #0x5f                  	// #95
  4148a0:	mov	w9, #0xffffffff            	// #-1
  4148a4:	str	x0, [sp, #8]
  4148a8:	str	w8, [sp, #4]
  4148ac:	str	w9, [sp]
  4148b0:	bl	402ef0 <__errno_location@plt>
  4148b4:	ldr	w8, [sp, #4]
  4148b8:	str	w8, [x0]
  4148bc:	ldr	w0, [sp]
  4148c0:	ldp	x29, x30, [sp, #16]
  4148c4:	add	sp, sp, #0x20
  4148c8:	ret
  4148cc:	sub	sp, sp, #0x20
  4148d0:	stp	x29, x30, [sp, #16]
  4148d4:	add	x29, sp, #0x10
  4148d8:	mov	w8, #0x5f                  	// #95
  4148dc:	mov	w9, #0xffffffff            	// #-1
  4148e0:	str	x0, [sp, #8]
  4148e4:	str	w8, [sp, #4]
  4148e8:	str	w9, [sp]
  4148ec:	bl	402ef0 <__errno_location@plt>
  4148f0:	ldr	w8, [sp, #4]
  4148f4:	str	w8, [x0]
  4148f8:	ldr	w0, [sp]
  4148fc:	ldp	x29, x30, [sp, #16]
  414900:	add	sp, sp, #0x20
  414904:	ret
  414908:	sub	sp, sp, #0x40
  41490c:	stp	x29, x30, [sp, #48]
  414910:	add	x29, sp, #0x30
  414914:	mov	w8, #0x5f                  	// #95
  414918:	mov	w9, #0xffffffff            	// #-1
  41491c:	stur	x0, [x29, #-8]
  414920:	stur	x1, [x29, #-16]
  414924:	sturh	w2, [x29, #-18]
  414928:	str	x3, [sp, #16]
  41492c:	str	w8, [sp, #12]
  414930:	str	w9, [sp, #8]
  414934:	bl	402ef0 <__errno_location@plt>
  414938:	ldr	w8, [sp, #12]
  41493c:	str	w8, [x0]
  414940:	ldr	w0, [sp, #8]
  414944:	ldp	x29, x30, [sp, #48]
  414948:	add	sp, sp, #0x40
  41494c:	ret
  414950:	sub	sp, sp, #0x20
  414954:	stp	x29, x30, [sp, #16]
  414958:	add	x29, sp, #0x10
  41495c:	mov	w8, #0x5f                  	// #95
  414960:	str	x0, [sp, #8]
  414964:	str	w8, [sp, #4]
  414968:	bl	402ef0 <__errno_location@plt>
  41496c:	ldr	w8, [sp, #4]
  414970:	str	w8, [x0]
  414974:	mov	w9, wzr
  414978:	mov	w0, w9
  41497c:	ldp	x29, x30, [sp, #16]
  414980:	add	sp, sp, #0x20
  414984:	ret
  414988:	sub	sp, sp, #0x30
  41498c:	stp	x29, x30, [sp, #32]
  414990:	add	x29, sp, #0x20
  414994:	mov	w8, #0x5f                  	// #95
  414998:	mov	w9, #0xffffffff            	// #-1
  41499c:	stur	x0, [x29, #-8]
  4149a0:	str	x1, [sp, #16]
  4149a4:	str	w8, [sp, #12]
  4149a8:	str	w9, [sp, #8]
  4149ac:	bl	402ef0 <__errno_location@plt>
  4149b0:	ldr	w8, [sp, #12]
  4149b4:	str	w8, [x0]
  4149b8:	ldr	w0, [sp, #8]
  4149bc:	ldp	x29, x30, [sp, #32]
  4149c0:	add	sp, sp, #0x30
  4149c4:	ret
  4149c8:	sub	sp, sp, #0x10
  4149cc:	str	x0, [sp, #8]
  4149d0:	ldr	x8, [sp, #8]
  4149d4:	ldr	x0, [x8, #80]
  4149d8:	add	sp, sp, #0x10
  4149dc:	ret
  4149e0:	sub	sp, sp, #0x10
  4149e4:	str	x0, [sp, #8]
  4149e8:	ldr	x8, [sp, #8]
  4149ec:	ldr	x0, [x8, #112]
  4149f0:	add	sp, sp, #0x10
  4149f4:	ret
  4149f8:	sub	sp, sp, #0x10
  4149fc:	str	x0, [sp, #8]
  414a00:	ldr	x8, [sp, #8]
  414a04:	ldr	x0, [x8, #96]
  414a08:	add	sp, sp, #0x10
  414a0c:	ret
  414a10:	sub	sp, sp, #0x10
  414a14:	mov	x8, xzr
  414a18:	str	x0, [sp, #8]
  414a1c:	mov	x0, x8
  414a20:	add	sp, sp, #0x10
  414a24:	ret
  414a28:	sub	sp, sp, #0x20
  414a2c:	str	x0, [sp, #8]
  414a30:	ldr	x8, [sp, #8]
  414a34:	ldur	q0, [x8, #72]
  414a38:	str	q0, [sp, #16]
  414a3c:	ldr	x0, [sp, #16]
  414a40:	ldr	x1, [sp, #24]
  414a44:	add	sp, sp, #0x20
  414a48:	ret
  414a4c:	sub	sp, sp, #0x20
  414a50:	str	x0, [sp, #8]
  414a54:	ldr	x8, [sp, #8]
  414a58:	ldur	q0, [x8, #104]
  414a5c:	str	q0, [sp, #16]
  414a60:	ldr	x0, [sp, #16]
  414a64:	ldr	x1, [sp, #24]
  414a68:	add	sp, sp, #0x20
  414a6c:	ret
  414a70:	sub	sp, sp, #0x20
  414a74:	str	x0, [sp, #8]
  414a78:	ldr	x8, [sp, #8]
  414a7c:	ldur	q0, [x8, #88]
  414a80:	str	q0, [sp, #16]
  414a84:	ldr	x0, [sp, #16]
  414a88:	ldr	x1, [sp, #24]
  414a8c:	add	sp, sp, #0x20
  414a90:	ret
  414a94:	sub	sp, sp, #0x20
  414a98:	mov	x8, #0xffffffffffffffff    	// #-1
  414a9c:	str	x0, [sp, #8]
  414aa0:	str	x8, [sp, #16]
  414aa4:	str	x8, [sp, #24]
  414aa8:	ldr	x0, [sp, #16]
  414aac:	ldr	x1, [sp, #24]
  414ab0:	add	sp, sp, #0x20
  414ab4:	ret
  414ab8:	sub	sp, sp, #0x10
  414abc:	str	w0, [sp, #12]
  414ac0:	str	x1, [sp]
  414ac4:	ldr	w0, [sp, #12]
  414ac8:	add	sp, sp, #0x10
  414acc:	ret
  414ad0:	sub	sp, sp, #0x30
  414ad4:	stp	x29, x30, [sp, #32]
  414ad8:	add	x29, sp, #0x20
  414adc:	mov	w8, wzr
  414ae0:	stur	w0, [x29, #-4]
  414ae4:	str	x1, [sp, #16]
  414ae8:	str	x2, [sp, #8]
  414aec:	ldur	w0, [x29, #-4]
  414af0:	ldr	x1, [sp, #16]
  414af4:	ldr	x2, [sp, #8]
  414af8:	mov	w3, w8
  414afc:	bl	41aea8 <__fxstatat@plt+0x17ef8>
  414b00:	ldp	x29, x30, [sp, #32]
  414b04:	add	sp, sp, #0x30
  414b08:	ret
  414b0c:	sub	sp, sp, #0x30
  414b10:	stp	x29, x30, [sp, #32]
  414b14:	add	x29, sp, #0x20
  414b18:	mov	w3, #0x100                 	// #256
  414b1c:	stur	w0, [x29, #-4]
  414b20:	str	x1, [sp, #16]
  414b24:	str	x2, [sp, #8]
  414b28:	ldur	w0, [x29, #-4]
  414b2c:	ldr	x1, [sp, #16]
  414b30:	ldr	x2, [sp, #8]
  414b34:	bl	41aea8 <__fxstatat@plt+0x17ef8>
  414b38:	ldp	x29, x30, [sp, #32]
  414b3c:	add	sp, sp, #0x30
  414b40:	ret
  414b44:	sub	sp, sp, #0x90
  414b48:	stp	x29, x30, [sp, #128]
  414b4c:	add	x29, sp, #0x80
  414b50:	mov	w8, #0xffffffff            	// #-1
  414b54:	mov	w9, #0xa2f8                	// #41720
  414b58:	movk	w9, #0x3, lsl #16
  414b5c:	stur	x0, [x29, #-16]
  414b60:	stur	w1, [x29, #-20]
  414b64:	stur	x2, [x29, #-32]
  414b68:	stur	x3, [x29, #-40]
  414b6c:	stur	x4, [x29, #-48]
  414b70:	str	w8, [sp, #56]
  414b74:	str	w9, [sp, #16]
  414b78:	bl	402ef0 <__errno_location@plt>
  414b7c:	ldr	w8, [x0]
  414b80:	str	w8, [sp, #52]
  414b84:	ldr	w8, [sp, #16]
  414b88:	str	w8, [sp, #36]
  414b8c:	ldur	x0, [x29, #-16]
  414b90:	bl	402810 <strlen@plt>
  414b94:	stur	x0, [x29, #-56]
  414b98:	ldur	x10, [x29, #-56]
  414b9c:	ldur	x11, [x29, #-48]
  414ba0:	ldursw	x12, [x29, #-20]
  414ba4:	add	x11, x11, x12
  414ba8:	cmp	x10, x11
  414bac:	b.cc	414bd8 <__fxstatat@plt+0x11c28>  // b.lo, b.ul, b.last
  414bb0:	ldur	x8, [x29, #-16]
  414bb4:	ldur	x9, [x29, #-56]
  414bb8:	ldur	x10, [x29, #-48]
  414bbc:	subs	x9, x9, x10
  414bc0:	ldursw	x10, [x29, #-20]
  414bc4:	subs	x9, x9, x10
  414bc8:	add	x0, x8, x9
  414bcc:	ldur	x1, [x29, #-48]
  414bd0:	bl	414d64 <__fxstatat@plt+0x11db4>
  414bd4:	tbnz	w0, #0, 414bf0 <__fxstatat@plt+0x11c40>
  414bd8:	bl	402ef0 <__errno_location@plt>
  414bdc:	mov	w8, #0x16                  	// #22
  414be0:	str	w8, [x0]
  414be4:	mov	w8, #0xffffffff            	// #-1
  414be8:	stur	w8, [x29, #-4]
  414bec:	b	414d54 <__fxstatat@plt+0x11da4>
  414bf0:	ldur	x8, [x29, #-16]
  414bf4:	ldur	x9, [x29, #-56]
  414bf8:	ldur	x10, [x29, #-48]
  414bfc:	subs	x9, x9, x10
  414c00:	ldursw	x10, [x29, #-20]
  414c04:	subs	x9, x9, x10
  414c08:	add	x8, x8, x9
  414c0c:	str	x8, [sp, #64]
  414c10:	ldur	x1, [x29, #-48]
  414c14:	mov	x8, xzr
  414c18:	mov	x0, x8
  414c1c:	bl	41871c <__fxstatat@plt+0x1576c>
  414c20:	str	x0, [sp, #40]
  414c24:	ldr	x8, [sp, #40]
  414c28:	cbnz	x8, 414c38 <__fxstatat@plt+0x11c88>
  414c2c:	mov	w8, #0xffffffff            	// #-1
  414c30:	stur	w8, [x29, #-4]
  414c34:	b	414d54 <__fxstatat@plt+0x11da4>
  414c38:	str	wzr, [sp, #60]
  414c3c:	ldr	w8, [sp, #60]
  414c40:	ldr	w9, [sp, #36]
  414c44:	cmp	w8, w9
  414c48:	b.cs	414d04 <__fxstatat@plt+0x11d54>  // b.hs, b.nlast
  414c4c:	str	xzr, [sp, #24]
  414c50:	ldr	x8, [sp, #24]
  414c54:	ldur	x9, [x29, #-48]
  414c58:	cmp	x8, x9
  414c5c:	b.cs	414c9c <__fxstatat@plt+0x11cec>  // b.hs, b.nlast
  414c60:	ldr	x0, [sp, #40]
  414c64:	mov	x1, #0x3d                  	// #61
  414c68:	bl	41878c <__fxstatat@plt+0x157dc>
  414c6c:	adrp	x8, 41e000 <__fxstatat@plt+0x1b050>
  414c70:	add	x8, x8, #0xf0
  414c74:	add	x8, x8, x0
  414c78:	ldrb	w9, [x8]
  414c7c:	ldr	x8, [sp, #64]
  414c80:	ldr	x10, [sp, #24]
  414c84:	add	x8, x8, x10
  414c88:	strb	w9, [x8]
  414c8c:	ldr	x8, [sp, #24]
  414c90:	add	x8, x8, #0x1
  414c94:	str	x8, [sp, #24]
  414c98:	b	414c50 <__fxstatat@plt+0x11ca0>
  414c9c:	ldur	x8, [x29, #-40]
  414ca0:	ldur	x0, [x29, #-16]
  414ca4:	ldur	x1, [x29, #-32]
  414ca8:	blr	x8
  414cac:	str	w0, [sp, #56]
  414cb0:	ldr	w9, [sp, #56]
  414cb4:	cmp	w9, #0x0
  414cb8:	cset	w9, lt  // lt = tstop
  414cbc:	tbnz	w9, #0, 414cd8 <__fxstatat@plt+0x11d28>
  414cc0:	ldr	w8, [sp, #52]
  414cc4:	str	w8, [sp, #12]
  414cc8:	bl	402ef0 <__errno_location@plt>
  414ccc:	ldr	w8, [sp, #12]
  414cd0:	str	w8, [x0]
  414cd4:	b	414d24 <__fxstatat@plt+0x11d74>
  414cd8:	bl	402ef0 <__errno_location@plt>
  414cdc:	ldr	w8, [x0]
  414ce0:	cmp	w8, #0x11
  414ce4:	b.eq	414cf4 <__fxstatat@plt+0x11d44>  // b.none
  414ce8:	mov	w8, #0xffffffff            	// #-1
  414cec:	str	w8, [sp, #56]
  414cf0:	b	414d24 <__fxstatat@plt+0x11d74>
  414cf4:	ldr	w8, [sp, #60]
  414cf8:	add	w8, w8, #0x1
  414cfc:	str	w8, [sp, #60]
  414d00:	b	414c3c <__fxstatat@plt+0x11c8c>
  414d04:	ldr	x0, [sp, #40]
  414d08:	bl	4189a8 <__fxstatat@plt+0x159f8>
  414d0c:	bl	402ef0 <__errno_location@plt>
  414d10:	mov	w8, #0x11                  	// #17
  414d14:	str	w8, [x0]
  414d18:	mov	w8, #0xffffffff            	// #-1
  414d1c:	stur	w8, [x29, #-4]
  414d20:	b	414d54 <__fxstatat@plt+0x11da4>
  414d24:	bl	402ef0 <__errno_location@plt>
  414d28:	ldr	w8, [x0]
  414d2c:	str	w8, [sp, #20]
  414d30:	ldr	x0, [sp, #40]
  414d34:	bl	4189a8 <__fxstatat@plt+0x159f8>
  414d38:	ldr	w8, [sp, #20]
  414d3c:	str	w8, [sp, #8]
  414d40:	bl	402ef0 <__errno_location@plt>
  414d44:	ldr	w8, [sp, #8]
  414d48:	str	w8, [x0]
  414d4c:	ldr	w9, [sp, #56]
  414d50:	stur	w9, [x29, #-4]
  414d54:	ldur	w0, [x29, #-4]
  414d58:	ldp	x29, x30, [sp, #128]
  414d5c:	add	sp, sp, #0x90
  414d60:	ret
  414d64:	sub	sp, sp, #0x30
  414d68:	stp	x29, x30, [sp, #32]
  414d6c:	add	x29, sp, #0x20
  414d70:	adrp	x8, 41d000 <__fxstatat@plt+0x1a050>
  414d74:	add	x8, x8, #0xc2f
  414d78:	stur	x0, [x29, #-8]
  414d7c:	str	x1, [sp, #16]
  414d80:	ldr	x9, [sp, #16]
  414d84:	ldur	x0, [x29, #-8]
  414d88:	mov	x1, x8
  414d8c:	str	x9, [sp, #8]
  414d90:	bl	402d60 <strspn@plt>
  414d94:	ldr	x8, [sp, #8]
  414d98:	cmp	x8, x0
  414d9c:	cset	w10, ls  // ls = plast
  414da0:	and	w0, w10, #0x1
  414da4:	ldp	x29, x30, [sp, #32]
  414da8:	add	sp, sp, #0x30
  414dac:	ret
  414db0:	sub	sp, sp, #0x40
  414db4:	stp	x29, x30, [sp, #48]
  414db8:	add	x29, sp, #0x30
  414dbc:	stur	x0, [x29, #-8]
  414dc0:	stur	w1, [x29, #-12]
  414dc4:	stur	w2, [x29, #-16]
  414dc8:	stur	w3, [x29, #-20]
  414dcc:	str	x4, [sp, #16]
  414dd0:	ldur	w8, [x29, #-20]
  414dd4:	str	w8, [sp, #4]
  414dd8:	cbz	w8, 414e00 <__fxstatat@plt+0x11e50>
  414ddc:	b	414de0 <__fxstatat@plt+0x11e30>
  414de0:	ldr	w8, [sp, #4]
  414de4:	cmp	w8, #0x1
  414de8:	b.eq	414e10 <__fxstatat@plt+0x11e60>  // b.none
  414dec:	b	414df0 <__fxstatat@plt+0x11e40>
  414df0:	ldr	w8, [sp, #4]
  414df4:	cmp	w8, #0x2
  414df8:	b.eq	414e20 <__fxstatat@plt+0x11e70>  // b.none
  414dfc:	b	414e30 <__fxstatat@plt+0x11e80>
  414e00:	adrp	x8, 414000 <__fxstatat@plt+0x11050>
  414e04:	add	x8, x8, #0xe74
  414e08:	str	x8, [sp, #8]
  414e0c:	b	414e50 <__fxstatat@plt+0x11ea0>
  414e10:	adrp	x8, 414000 <__fxstatat@plt+0x11050>
  414e14:	add	x8, x8, #0xec0
  414e18:	str	x8, [sp, #8]
  414e1c:	b	414e50 <__fxstatat@plt+0x11ea0>
  414e20:	adrp	x8, 414000 <__fxstatat@plt+0x11050>
  414e24:	add	x8, x8, #0xef0
  414e28:	str	x8, [sp, #8]
  414e2c:	b	414e50 <__fxstatat@plt+0x11ea0>
  414e30:	adrp	x0, 41e000 <__fxstatat@plt+0x1b050>
  414e34:	add	x0, x0, #0x12f
  414e38:	adrp	x1, 41e000 <__fxstatat@plt+0x1b050>
  414e3c:	add	x1, x1, #0x152
  414e40:	mov	w2, #0x147                 	// #327
  414e44:	adrp	x3, 41e000 <__fxstatat@plt+0x1b050>
  414e48:	add	x3, x3, #0x161
  414e4c:	bl	402ee0 <__assert_fail@plt>
  414e50:	ldur	x0, [x29, #-8]
  414e54:	ldur	w1, [x29, #-12]
  414e58:	ldr	x3, [sp, #8]
  414e5c:	ldr	x4, [sp, #16]
  414e60:	sub	x2, x29, #0x10
  414e64:	bl	414b44 <__fxstatat@plt+0x11b94>
  414e68:	ldp	x29, x30, [sp, #48]
  414e6c:	add	sp, sp, #0x40
  414e70:	ret
  414e74:	sub	sp, sp, #0x30
  414e78:	stp	x29, x30, [sp, #32]
  414e7c:	add	x29, sp, #0x20
  414e80:	mov	w2, #0x180                 	// #384
  414e84:	stur	x0, [x29, #-8]
  414e88:	str	x1, [sp, #16]
  414e8c:	ldr	x8, [sp, #16]
  414e90:	str	x8, [sp, #8]
  414e94:	ldur	x0, [x29, #-8]
  414e98:	ldr	x8, [sp, #8]
  414e9c:	ldr	w9, [x8]
  414ea0:	and	w9, w9, #0xfffffffc
  414ea4:	orr	w9, w9, #0x2
  414ea8:	orr	w9, w9, #0x40
  414eac:	orr	w1, w9, #0x80
  414eb0:	bl	402a40 <open@plt>
  414eb4:	ldp	x29, x30, [sp, #32]
  414eb8:	add	sp, sp, #0x30
  414ebc:	ret
  414ec0:	sub	sp, sp, #0x20
  414ec4:	stp	x29, x30, [sp, #16]
  414ec8:	add	x29, sp, #0x10
  414ecc:	mov	w8, #0x1c0                 	// #448
  414ed0:	str	x0, [sp, #8]
  414ed4:	str	x1, [sp]
  414ed8:	ldr	x0, [sp, #8]
  414edc:	mov	w1, w8
  414ee0:	bl	402f50 <mkdir@plt>
  414ee4:	ldp	x29, x30, [sp, #16]
  414ee8:	add	sp, sp, #0x20
  414eec:	ret
  414ef0:	sub	sp, sp, #0xa0
  414ef4:	stp	x29, x30, [sp, #144]
  414ef8:	add	x29, sp, #0x90
  414efc:	mov	x8, sp
  414f00:	stur	x0, [x29, #-8]
  414f04:	stur	x1, [x29, #-16]
  414f08:	ldur	x0, [x29, #-8]
  414f0c:	mov	x1, x8
  414f10:	bl	41ae98 <__fxstatat@plt+0x17ee8>
  414f14:	cbz	w0, 414f28 <__fxstatat@plt+0x11f78>
  414f18:	bl	402ef0 <__errno_location@plt>
  414f1c:	ldr	w8, [x0]
  414f20:	cmp	w8, #0x4b
  414f24:	b.ne	414f34 <__fxstatat@plt+0x11f84>  // b.any
  414f28:	bl	402ef0 <__errno_location@plt>
  414f2c:	mov	w8, #0x11                  	// #17
  414f30:	str	w8, [x0]
  414f34:	bl	402ef0 <__errno_location@plt>
  414f38:	ldr	w8, [x0]
  414f3c:	mov	w9, #0xffffffff            	// #-1
  414f40:	mov	w10, wzr
  414f44:	cmp	w8, #0x2
  414f48:	csel	w0, w10, w9, eq  // eq = none
  414f4c:	ldp	x29, x30, [sp, #144]
  414f50:	add	sp, sp, #0xa0
  414f54:	ret
  414f58:	sub	sp, sp, #0x30
  414f5c:	stp	x29, x30, [sp, #32]
  414f60:	add	x29, sp, #0x20
  414f64:	mov	x4, #0x6                   	// #6
  414f68:	stur	x0, [x29, #-8]
  414f6c:	stur	w1, [x29, #-12]
  414f70:	str	w2, [sp, #16]
  414f74:	str	w3, [sp, #12]
  414f78:	ldur	x0, [x29, #-8]
  414f7c:	ldur	w1, [x29, #-12]
  414f80:	ldr	w2, [sp, #16]
  414f84:	ldr	w3, [sp, #12]
  414f88:	bl	414db0 <__fxstatat@plt+0x11e00>
  414f8c:	ldp	x29, x30, [sp, #32]
  414f90:	add	sp, sp, #0x30
  414f94:	ret
  414f98:	sub	sp, sp, #0x30
  414f9c:	stp	x29, x30, [sp, #32]
  414fa0:	add	x29, sp, #0x20
  414fa4:	mov	x4, #0x6                   	// #6
  414fa8:	stur	x0, [x29, #-8]
  414fac:	stur	w1, [x29, #-12]
  414fb0:	str	x2, [sp, #8]
  414fb4:	str	x3, [sp]
  414fb8:	ldur	x0, [x29, #-8]
  414fbc:	ldur	w1, [x29, #-12]
  414fc0:	ldr	x2, [sp, #8]
  414fc4:	ldr	x3, [sp]
  414fc8:	bl	414b44 <__fxstatat@plt+0x11b94>
  414fcc:	ldp	x29, x30, [sp, #32]
  414fd0:	add	sp, sp, #0x30
  414fd4:	ret
  414fd8:	sub	sp, sp, #0x20
  414fdc:	stp	x29, x30, [sp, #16]
  414fe0:	add	x29, sp, #0x10
  414fe4:	mov	w8, wzr
  414fe8:	stur	w0, [x29, #-4]
  414fec:	ldur	w9, [x29, #-4]
  414ff0:	cmp	w8, w9
  414ff4:	cset	w8, gt
  414ff8:	tbnz	w8, #0, 415044 <__fxstatat@plt+0x12094>
  414ffc:	ldur	w8, [x29, #-4]
  415000:	cmp	w8, #0x2
  415004:	b.gt	415044 <__fxstatat@plt+0x12094>
  415008:	ldur	w0, [x29, #-4]
  41500c:	bl	419f34 <__fxstatat@plt+0x16f84>
  415010:	str	w0, [sp, #8]
  415014:	bl	402ef0 <__errno_location@plt>
  415018:	ldr	w8, [x0]
  41501c:	str	w8, [sp, #4]
  415020:	ldur	w0, [x29, #-4]
  415024:	bl	402b80 <close@plt>
  415028:	ldr	w8, [sp, #4]
  41502c:	str	w8, [sp]
  415030:	bl	402ef0 <__errno_location@plt>
  415034:	ldr	w8, [sp]
  415038:	str	w8, [x0]
  41503c:	ldr	w9, [sp, #8]
  415040:	stur	w9, [x29, #-4]
  415044:	ldur	w0, [x29, #-4]
  415048:	ldp	x29, x30, [sp, #16]
  41504c:	add	sp, sp, #0x20
  415050:	ret
  415054:	sub	sp, sp, #0x30
  415058:	stp	x29, x30, [sp, #32]
  41505c:	add	x29, sp, #0x20
  415060:	mov	w8, #0xffffff9c            	// #-100
  415064:	stur	x0, [x29, #-8]
  415068:	str	x1, [sp, #16]
  41506c:	str	x2, [sp, #8]
  415070:	str	w3, [sp, #4]
  415074:	ldur	x1, [x29, #-8]
  415078:	ldr	x2, [sp, #16]
  41507c:	ldr	x3, [sp, #8]
  415080:	ldr	w4, [sp, #4]
  415084:	mov	w0, w8
  415088:	bl	415098 <__fxstatat@plt+0x120e8>
  41508c:	ldp	x29, x30, [sp, #32]
  415090:	add	sp, sp, #0x30
  415094:	ret
  415098:	sub	sp, sp, #0x1c0
  41509c:	stp	x29, x30, [sp, #416]
  4150a0:	str	x28, [sp, #432]
  4150a4:	add	x29, sp, #0x1a0
  4150a8:	sub	x8, x29, #0xb8
  4150ac:	adrp	x9, 42f000 <__fxstatat@plt+0x2c050>
  4150b0:	add	x9, x9, #0xa98
  4150b4:	adrp	x10, 42f000 <__fxstatat@plt+0x2c050>
  4150b8:	add	x10, x10, #0xaa0
  4150bc:	stur	w0, [x29, #-8]
  4150c0:	str	x1, [x8, #168]
  4150c4:	str	x2, [x8, #160]
  4150c8:	str	x3, [x8, #152]
  4150cc:	stur	w4, [x29, #-36]
  4150d0:	ldr	x11, [x8, #160]
  4150d4:	ldr	x11, [x11, #88]
  4150d8:	str	x11, [x8, #136]
  4150dc:	ldr	x11, [x8, #152]
  4150e0:	ldr	x11, [x11, #88]
  4150e4:	str	x11, [x8, #128]
  4150e8:	ldr	x0, [x8, #160]
  4150ec:	str	x8, [sp, #72]
  4150f0:	str	x9, [sp, #64]
  4150f4:	str	x10, [sp, #56]
  4150f8:	bl	4149f8 <__fxstatat@plt+0x11a48>
  4150fc:	stur	w0, [x29, #-60]
  415100:	ldr	x8, [sp, #72]
  415104:	ldr	x0, [x8, #152]
  415108:	bl	4149f8 <__fxstatat@plt+0x11a48>
  41510c:	stur	w0, [x29, #-64]
  415110:	ldur	w12, [x29, #-36]
  415114:	and	w12, w12, #0x1
  415118:	cbz	w12, 41587c <__fxstatat@plt+0x128cc>
  41511c:	mov	x8, xzr
  415120:	ldr	x9, [sp, #72]
  415124:	str	x8, [x9, #112]
  415128:	ldr	x8, [x9, #136]
  41512c:	ldr	x10, [x9, #128]
  415130:	cmp	x8, x10
  415134:	b.ne	415150 <__fxstatat@plt+0x121a0>  // b.any
  415138:	ldur	w8, [x29, #-60]
  41513c:	ldur	w9, [x29, #-64]
  415140:	cmp	w8, w9
  415144:	b.ne	415150 <__fxstatat@plt+0x121a0>  // b.any
  415148:	stur	wzr, [x29, #-4]
  41514c:	b	415908 <__fxstatat@plt+0x12958>
  415150:	ldr	x8, [sp, #72]
  415154:	ldr	x9, [x8, #136]
  415158:	ldr	x10, [x8, #128]
  41515c:	subs	x10, x10, #0x2
  415160:	cmp	x9, x10
  415164:	b.gt	415174 <__fxstatat@plt+0x121c4>
  415168:	mov	w8, #0xffffffff            	// #-1
  41516c:	stur	w8, [x29, #-4]
  415170:	b	415908 <__fxstatat@plt+0x12958>
  415174:	ldr	x8, [sp, #72]
  415178:	ldr	x9, [x8, #128]
  41517c:	ldr	x10, [x8, #136]
  415180:	subs	x10, x10, #0x2
  415184:	cmp	x9, x10
  415188:	b.gt	415198 <__fxstatat@plt+0x121e8>
  41518c:	mov	w8, #0x1                   	// #1
  415190:	stur	w8, [x29, #-4]
  415194:	b	415908 <__fxstatat@plt+0x12958>
  415198:	ldr	x8, [sp, #64]
  41519c:	ldr	x9, [x8]
  4151a0:	cbnz	x9, 4151d4 <__fxstatat@plt+0x12224>
  4151a4:	mov	x0, #0x10                  	// #16
  4151a8:	mov	x8, xzr
  4151ac:	mov	x1, x8
  4151b0:	adrp	x2, 415000 <__fxstatat@plt+0x12050>
  4151b4:	add	x2, x2, #0x91c
  4151b8:	adrp	x3, 415000 <__fxstatat@plt+0x12050>
  4151bc:	add	x3, x3, #0x950
  4151c0:	adrp	x4, 402000 <mbrtowc@plt-0x7e0>
  4151c4:	add	x4, x4, #0xce0
  4151c8:	bl	4100f0 <__fxstatat@plt+0xd140>
  4151cc:	ldr	x8, [sp, #64]
  4151d0:	str	x0, [x8]
  4151d4:	ldr	x8, [sp, #64]
  4151d8:	ldr	x9, [x8]
  4151dc:	cbz	x9, 41528c <__fxstatat@plt+0x122dc>
  4151e0:	ldr	x8, [sp, #56]
  4151e4:	ldr	x9, [x8]
  4151e8:	cbnz	x9, 415228 <__fxstatat@plt+0x12278>
  4151ec:	mov	x0, #0x10                  	// #16
  4151f0:	bl	402a10 <malloc@plt>
  4151f4:	ldr	x8, [sp, #56]
  4151f8:	str	x0, [x8]
  4151fc:	ldr	x9, [x8]
  415200:	cbnz	x9, 415208 <__fxstatat@plt+0x12258>
  415204:	b	41528c <__fxstatat@plt+0x122dc>
  415208:	ldr	x8, [sp, #56]
  41520c:	ldr	x9, [x8]
  415210:	mov	w10, #0x9400                	// #37888
  415214:	movk	w10, #0x7735, lsl #16
  415218:	str	w10, [x9, #8]
  41521c:	ldr	x9, [x8]
  415220:	mov	w10, #0x0                   	// #0
  415224:	strb	w10, [x9, #12]
  415228:	ldr	x8, [sp, #72]
  41522c:	ldr	x9, [x8, #160]
  415230:	ldr	x9, [x9]
  415234:	ldr	x10, [sp, #56]
  415238:	ldr	x11, [x10]
  41523c:	str	x9, [x11]
  415240:	ldr	x9, [sp, #64]
  415244:	ldr	x0, [x9]
  415248:	ldr	x1, [x10]
  41524c:	bl	410fbc <__fxstatat@plt+0xe00c>
  415250:	ldr	x8, [sp, #72]
  415254:	str	x0, [x8, #112]
  415258:	ldr	x9, [x8, #112]
  41525c:	cbnz	x9, 415264 <__fxstatat@plt+0x122b4>
  415260:	b	41528c <__fxstatat@plt+0x122dc>
  415264:	ldr	x8, [sp, #72]
  415268:	ldr	x9, [x8, #112]
  41526c:	ldr	x10, [sp, #56]
  415270:	ldr	x11, [x10]
  415274:	cmp	x9, x11
  415278:	b.ne	415288 <__fxstatat@plt+0x122d8>  // b.any
  41527c:	mov	x8, xzr
  415280:	ldr	x9, [sp, #56]
  415284:	str	x8, [x9]
  415288:	b	4152f4 <__fxstatat@plt+0x12344>
  41528c:	ldr	x8, [sp, #64]
  415290:	ldr	x9, [x8]
  415294:	cbz	x9, 4152c0 <__fxstatat@plt+0x12310>
  415298:	ldr	x8, [sp, #72]
  41529c:	ldr	x9, [x8, #160]
  4152a0:	ldr	x9, [x9]
  4152a4:	sub	x1, x29, #0x58
  4152a8:	str	x9, [x8, #96]
  4152ac:	ldr	x9, [sp, #64]
  4152b0:	ldr	x0, [x9]
  4152b4:	bl	40fc60 <__fxstatat@plt+0xccb0>
  4152b8:	ldr	x8, [sp, #72]
  4152bc:	str	x0, [x8, #112]
  4152c0:	ldr	x8, [sp, #72]
  4152c4:	ldr	x9, [x8, #112]
  4152c8:	cbnz	x9, 4152f4 <__fxstatat@plt+0x12344>
  4152cc:	sub	x8, x29, #0x58
  4152d0:	ldr	x9, [sp, #72]
  4152d4:	str	x8, [x9, #112]
  4152d8:	ldr	x8, [x9, #112]
  4152dc:	mov	w10, #0x9400                	// #37888
  4152e0:	movk	w10, #0x7735, lsl #16
  4152e4:	str	w10, [x8, #8]
  4152e8:	ldr	x8, [x9, #112]
  4152ec:	mov	w10, #0x0                   	// #0
  4152f0:	strb	w10, [x8, #12]
  4152f4:	ldr	x8, [sp, #72]
  4152f8:	ldr	x9, [x8, #112]
  4152fc:	ldr	w10, [x9, #8]
  415300:	stur	w10, [x29, #-92]
  415304:	ldr	x9, [x8, #112]
  415308:	ldrb	w10, [x9, #12]
  41530c:	tbnz	w10, #0, 415824 <__fxstatat@plt+0x12874>
  415310:	ldr	x8, [sp, #72]
  415314:	ldr	x9, [x8, #160]
  415318:	ldr	x9, [x9, #72]
  41531c:	str	x9, [x8, #80]
  415320:	ldr	x9, [x8, #160]
  415324:	ldr	x9, [x9, #104]
  415328:	str	x9, [x8, #72]
  41532c:	ldr	x9, [x8, #136]
  415330:	str	x9, [x8, #64]
  415334:	ldr	x0, [x8, #160]
  415338:	bl	4149c8 <__fxstatat@plt+0x11a18>
  41533c:	stur	w0, [x29, #-124]
  415340:	ldr	x8, [sp, #72]
  415344:	ldr	x0, [x8, #160]
  415348:	bl	4149e0 <__fxstatat@plt+0x11a30>
  41534c:	stur	w0, [x29, #-128]
  415350:	ldur	w10, [x29, #-60]
  415354:	stur	w10, [x29, #-132]
  415358:	ldr	x8, [sp, #72]
  41535c:	ldr	x9, [x8, #80]
  415360:	ldr	x11, [x8, #72]
  415364:	orr	x9, x9, x11
  415368:	ldr	x11, [x8, #64]
  41536c:	orr	x9, x9, x11
  415370:	tst	x9, #0x1
  415374:	cset	w10, ne  // ne = any
  415378:	and	w10, w10, #0x1
  41537c:	sturb	w10, [x29, #-133]
  415380:	ldur	w10, [x29, #-124]
  415384:	stur	w10, [x29, #-140]
  415388:	ldur	w10, [x29, #-128]
  41538c:	stur	w10, [x29, #-144]
  415390:	ldur	w10, [x29, #-132]
  415394:	stur	w10, [x29, #-148]
  415398:	mov	w10, #0x1                   	// #1
  41539c:	stur	w10, [x29, #-152]
  4153a0:	ldur	w10, [x29, #-152]
  4153a4:	mov	w12, #0xa                   	// #10
  4153a8:	mul	w10, w10, w12
  4153ac:	stur	w10, [x29, #-152]
  4153b0:	ldur	w10, [x29, #-140]
  4153b4:	ldur	w12, [x29, #-152]
  4153b8:	sdiv	w13, w10, w12
  4153bc:	mul	w12, w13, w12
  4153c0:	subs	w10, w10, w12
  4153c4:	ldur	w12, [x29, #-144]
  4153c8:	ldur	w13, [x29, #-152]
  4153cc:	sdiv	w14, w12, w13
  4153d0:	mul	w13, w14, w13
  4153d4:	subs	w12, w12, w13
  4153d8:	orr	w10, w10, w12
  4153dc:	ldur	w12, [x29, #-148]
  4153e0:	ldur	w13, [x29, #-152]
  4153e4:	sdiv	w14, w12, w13
  4153e8:	mul	w13, w14, w13
  4153ec:	subs	w12, w12, w13
  4153f0:	orr	w10, w10, w12
  4153f4:	cbz	w10, 415404 <__fxstatat@plt+0x12454>
  4153f8:	mov	w8, #0x1                   	// #1
  4153fc:	stur	w8, [x29, #-92]
  415400:	b	415518 <__fxstatat@plt+0x12568>
  415404:	ldur	w8, [x29, #-152]
  415408:	stur	w8, [x29, #-92]
  41540c:	ldur	w8, [x29, #-152]
  415410:	ldur	w9, [x29, #-140]
  415414:	sdiv	w8, w9, w8
  415418:	stur	w8, [x29, #-140]
  41541c:	ldur	w8, [x29, #-152]
  415420:	ldur	w9, [x29, #-144]
  415424:	sdiv	w8, w9, w8
  415428:	stur	w8, [x29, #-144]
  41542c:	ldur	w8, [x29, #-152]
  415430:	ldur	w9, [x29, #-148]
  415434:	sdiv	w8, w9, w8
  415438:	stur	w8, [x29, #-148]
  41543c:	ldur	w8, [x29, #-92]
  415440:	ldr	x9, [sp, #72]
  415444:	ldr	x10, [x9, #112]
  415448:	ldr	w11, [x10, #8]
  41544c:	mov	w12, #0x0                   	// #0
  415450:	cmp	w8, w11
  415454:	str	w12, [sp, #52]
  415458:	b.ge	4154a4 <__fxstatat@plt+0x124f4>  // b.tcont
  41545c:	ldur	w8, [x29, #-140]
  415460:	mov	w9, #0xa                   	// #10
  415464:	sdiv	w10, w8, w9
  415468:	mul	w10, w10, w9
  41546c:	subs	w8, w8, w10
  415470:	ldur	w10, [x29, #-144]
  415474:	sdiv	w11, w10, w9
  415478:	mul	w11, w11, w9
  41547c:	subs	w10, w10, w11
  415480:	orr	w8, w8, w10
  415484:	ldur	w10, [x29, #-148]
  415488:	sdiv	w11, w10, w9
  41548c:	mul	w9, w11, w9
  415490:	subs	w9, w10, w9
  415494:	orr	w8, w8, w9
  415498:	cmp	w8, #0x0
  41549c:	cset	w8, eq  // eq = none
  4154a0:	str	w8, [sp, #52]
  4154a4:	ldr	w8, [sp, #52]
  4154a8:	tbnz	w8, #0, 4154b0 <__fxstatat@plt+0x12500>
  4154ac:	b	415518 <__fxstatat@plt+0x12568>
  4154b0:	ldur	w8, [x29, #-92]
  4154b4:	mov	w9, #0xca00                	// #51712
  4154b8:	movk	w9, #0x3b9a, lsl #16
  4154bc:	cmp	w8, w9
  4154c0:	b.ne	4154e0 <__fxstatat@plt+0x12530>  // b.any
  4154c4:	ldurb	w8, [x29, #-133]
  4154c8:	tbnz	w8, #0, 4154dc <__fxstatat@plt+0x1252c>
  4154cc:	ldur	w8, [x29, #-92]
  4154d0:	mov	w9, #0x2                   	// #2
  4154d4:	mul	w8, w8, w9
  4154d8:	stur	w8, [x29, #-92]
  4154dc:	b	415518 <__fxstatat@plt+0x12568>
  4154e0:	ldur	w8, [x29, #-92]
  4154e4:	mov	w9, #0xa                   	// #10
  4154e8:	mul	w8, w8, w9
  4154ec:	stur	w8, [x29, #-92]
  4154f0:	ldur	w8, [x29, #-140]
  4154f4:	sdiv	w8, w8, w9
  4154f8:	stur	w8, [x29, #-140]
  4154fc:	ldur	w8, [x29, #-144]
  415500:	sdiv	w8, w8, w9
  415504:	stur	w8, [x29, #-144]
  415508:	ldur	w8, [x29, #-148]
  41550c:	sdiv	w8, w8, w9
  415510:	stur	w8, [x29, #-148]
  415514:	b	41543c <__fxstatat@plt+0x1248c>
  415518:	ldur	w8, [x29, #-92]
  41551c:	ldr	x9, [sp, #72]
  415520:	ldr	x10, [x9, #112]
  415524:	str	w8, [x10, #8]
  415528:	ldur	w8, [x29, #-92]
  41552c:	mov	w11, #0x1                   	// #1
  415530:	cmp	w11, w8
  415534:	b.ge	415808 <__fxstatat@plt+0x12858>  // b.tcont
  415538:	ldur	w8, [x29, #-64]
  41553c:	mov	w9, #0x1                   	// #1
  415540:	sdiv	w10, w8, w9
  415544:	mul	w10, w10, w9
  415548:	subs	w8, w8, w10
  41554c:	ldur	w10, [x29, #-64]
  415550:	subs	w8, w10, w8
  415554:	stur	w8, [x29, #-64]
  415558:	ldr	x11, [sp, #72]
  41555c:	ldr	x12, [x11, #128]
  415560:	ldur	w8, [x29, #-92]
  415564:	mov	w10, #0x9400                	// #37888
  415568:	movk	w10, #0x7735, lsl #16
  41556c:	mov	w13, wzr
  415570:	cmp	w8, w10
  415574:	csel	w8, w9, w13, eq  // eq = none
  415578:	mvn	w8, w8
  41557c:	mov	w0, w8
  415580:	sxtw	x14, w0
  415584:	and	x12, x12, x14
  415588:	str	x12, [sp, #96]
  41558c:	ldr	x12, [x11, #128]
  415590:	ldr	x14, [x11, #136]
  415594:	cmp	x12, x14
  415598:	b.lt	4155c0 <__fxstatat@plt+0x12610>  // b.tstop
  41559c:	ldr	x8, [sp, #72]
  4155a0:	ldr	x9, [x8, #128]
  4155a4:	ldr	x10, [x8, #136]
  4155a8:	cmp	x9, x10
  4155ac:	b.ne	4155cc <__fxstatat@plt+0x1261c>  // b.any
  4155b0:	ldur	w8, [x29, #-64]
  4155b4:	ldur	w9, [x29, #-60]
  4155b8:	cmp	w8, w9
  4155bc:	b.gt	4155cc <__fxstatat@plt+0x1261c>
  4155c0:	mov	w8, #0x1                   	// #1
  4155c4:	stur	w8, [x29, #-4]
  4155c8:	b	415908 <__fxstatat@plt+0x12958>
  4155cc:	ldr	x8, [sp, #72]
  4155d0:	ldr	x9, [x8, #136]
  4155d4:	ldr	x10, [sp, #96]
  4155d8:	cmp	x9, x10
  4155dc:	b.lt	41561c <__fxstatat@plt+0x1266c>  // b.tstop
  4155e0:	ldr	x8, [sp, #72]
  4155e4:	ldr	x9, [x8, #136]
  4155e8:	ldr	x10, [sp, #96]
  4155ec:	cmp	x9, x10
  4155f0:	b.ne	415628 <__fxstatat@plt+0x12678>  // b.any
  4155f4:	ldur	w8, [x29, #-60]
  4155f8:	ldur	w9, [x29, #-64]
  4155fc:	ldur	w10, [x29, #-64]
  415600:	ldur	w11, [x29, #-92]
  415604:	sdiv	w12, w10, w11
  415608:	mul	w11, w12, w11
  41560c:	subs	w10, w10, w11
  415610:	subs	w9, w9, w10
  415614:	cmp	w8, w9
  415618:	b.ge	415628 <__fxstatat@plt+0x12678>  // b.tcont
  41561c:	mov	w8, #0xffffffff            	// #-1
  415620:	stur	w8, [x29, #-4]
  415624:	b	415908 <__fxstatat@plt+0x12958>
  415628:	ldr	x8, [sp, #72]
  41562c:	ldr	x9, [x8, #80]
  415630:	sub	x2, x29, #0xb8
  415634:	str	x9, [x8]
  415638:	ldursw	x9, [x29, #-124]
  41563c:	str	x9, [x8, #8]
  415640:	ldr	x9, [x8, #64]
  415644:	ldur	w10, [x29, #-92]
  415648:	mov	w11, #0x9400                	// #37888
  41564c:	movk	w11, #0x7735, lsl #16
  415650:	cmp	w10, w11
  415654:	cset	w10, eq  // eq = none
  415658:	and	w10, w10, #0x1
  41565c:	mov	w0, w10
  415660:	sxtw	x12, w0
  415664:	orr	x9, x9, x12
  415668:	str	x9, [x8, #16]
  41566c:	ldur	w10, [x29, #-132]
  415670:	ldur	w11, [x29, #-92]
  415674:	mov	w13, #0x9                   	// #9
  415678:	sdiv	w11, w11, w13
  41567c:	add	w10, w10, w11
  415680:	mov	w0, w10
  415684:	sxtw	x9, w0
  415688:	str	x9, [x8, #24]
  41568c:	ldur	w0, [x29, #-8]
  415690:	ldr	x1, [x8, #168]
  415694:	mov	w3, #0x100                 	// #256
  415698:	bl	402d80 <utimensat@plt>
  41569c:	cbz	w0, 4156ac <__fxstatat@plt+0x126fc>
  4156a0:	mov	w8, #0xfffffffe            	// #-2
  4156a4:	stur	w8, [x29, #-4]
  4156a8:	b	415908 <__fxstatat@plt+0x12958>
  4156ac:	ldur	w0, [x29, #-8]
  4156b0:	ldr	x8, [sp, #72]
  4156b4:	ldr	x1, [x8, #168]
  4156b8:	add	x9, sp, #0x68
  4156bc:	mov	x2, x9
  4156c0:	mov	w3, #0x100                 	// #256
  4156c4:	str	x9, [sp, #40]
  4156c8:	bl	41aea8 <__fxstatat@plt+0x17ef8>
  4156cc:	str	w0, [sp, #92]
  4156d0:	ldrsw	x8, [sp, #92]
  4156d4:	ldr	x9, [sp, #192]
  4156d8:	ldr	x10, [sp, #72]
  4156dc:	ldr	x11, [x10, #64]
  4156e0:	eor	x9, x9, x11
  4156e4:	orr	x8, x8, x9
  4156e8:	ldr	x0, [sp, #40]
  4156ec:	str	x8, [sp, #32]
  4156f0:	bl	4149f8 <__fxstatat@plt+0x11a48>
  4156f4:	ldursw	x8, [x29, #-132]
  4156f8:	eor	x8, x0, x8
  4156fc:	ldr	x9, [sp, #32]
  415700:	orr	x8, x9, x8
  415704:	cbz	x8, 415730 <__fxstatat@plt+0x12780>
  415708:	ldr	x8, [sp, #72]
  41570c:	ldr	x9, [x8, #64]
  415710:	sub	x2, x29, #0xb8
  415714:	str	x9, [x8, #16]
  415718:	ldursw	x9, [x29, #-132]
  41571c:	str	x9, [x8, #24]
  415720:	ldur	w0, [x29, #-8]
  415724:	ldr	x1, [x8, #168]
  415728:	mov	w3, #0x100                 	// #256
  41572c:	bl	402d80 <utimensat@plt>
  415730:	ldr	w8, [sp, #92]
  415734:	cbz	w8, 415744 <__fxstatat@plt+0x12794>
  415738:	mov	w8, #0xfffffffe            	// #-2
  41573c:	stur	w8, [x29, #-4]
  415740:	b	415908 <__fxstatat@plt+0x12958>
  415744:	ldur	w8, [x29, #-92]
  415748:	str	w8, [sp, #88]
  41574c:	add	x0, sp, #0x68
  415750:	ldr	x9, [sp, #192]
  415754:	and	x9, x9, #0x1
  415758:	mov	x10, #0xca00                	// #51712
  41575c:	movk	x10, #0x3b9a, lsl #16
  415760:	mul	x9, x10, x9
  415764:	str	x9, [sp, #24]
  415768:	bl	4149f8 <__fxstatat@plt+0x11a48>
  41576c:	ldr	x9, [sp, #24]
  415770:	add	x10, x9, x0
  415774:	str	w10, [sp, #84]
  415778:	mov	w8, #0x1                   	// #1
  41577c:	stur	w8, [x29, #-92]
  415780:	ldur	w8, [x29, #-92]
  415784:	ldr	w10, [sp, #84]
  415788:	sdiv	w8, w10, w8
  41578c:	str	w8, [sp, #84]
  415790:	ldr	w8, [sp, #84]
  415794:	mov	w9, #0xa                   	// #10
  415798:	sdiv	w10, w8, w9
  41579c:	mul	w9, w10, w9
  4157a0:	subs	w8, w8, w9
  4157a4:	cbnz	w8, 415808 <__fxstatat@plt+0x12858>
  4157a8:	ldur	w8, [x29, #-92]
  4157ac:	mov	w9, #0xca00                	// #51712
  4157b0:	movk	w9, #0x3b9a, lsl #16
  4157b4:	cmp	w8, w9
  4157b8:	b.ne	4157d0 <__fxstatat@plt+0x12820>  // b.any
  4157bc:	ldur	w8, [x29, #-92]
  4157c0:	mov	w9, #0x2                   	// #2
  4157c4:	mul	w8, w8, w9
  4157c8:	stur	w8, [x29, #-92]
  4157cc:	b	415808 <__fxstatat@plt+0x12858>
  4157d0:	ldur	w8, [x29, #-92]
  4157d4:	mov	w9, #0xa                   	// #10
  4157d8:	mul	w8, w8, w9
  4157dc:	stur	w8, [x29, #-92]
  4157e0:	ldur	w8, [x29, #-92]
  4157e4:	ldr	w9, [sp, #88]
  4157e8:	cmp	w8, w9
  4157ec:	b.ne	4157f4 <__fxstatat@plt+0x12844>  // b.any
  4157f0:	b	415808 <__fxstatat@plt+0x12858>
  4157f4:	ldr	w8, [sp, #84]
  4157f8:	mov	w9, #0xa                   	// #10
  4157fc:	sdiv	w8, w8, w9
  415800:	str	w8, [sp, #84]
  415804:	b	415790 <__fxstatat@plt+0x127e0>
  415808:	ldur	w8, [x29, #-92]
  41580c:	ldr	x9, [sp, #72]
  415810:	ldr	x10, [x9, #112]
  415814:	str	w8, [x10, #8]
  415818:	ldr	x10, [x9, #112]
  41581c:	mov	w8, #0x1                   	// #1
  415820:	strb	w8, [x10, #12]
  415824:	ldur	w8, [x29, #-92]
  415828:	mov	w9, #0x9400                	// #37888
  41582c:	movk	w9, #0x7735, lsl #16
  415830:	mov	w10, wzr
  415834:	mov	w11, #0x1                   	// #1
  415838:	cmp	w8, w9
  41583c:	csel	w8, w11, w10, eq  // eq = none
  415840:	mvn	w8, w8
  415844:	mov	w0, w8
  415848:	sxtw	x12, w0
  41584c:	ldr	x13, [sp, #72]
  415850:	ldr	x14, [x13, #128]
  415854:	and	x12, x14, x12
  415858:	str	x12, [x13, #128]
  41585c:	ldur	w8, [x29, #-64]
  415860:	ldur	w9, [x29, #-92]
  415864:	sdiv	w10, w8, w9
  415868:	mul	w9, w10, w9
  41586c:	subs	w8, w8, w9
  415870:	ldur	w9, [x29, #-64]
  415874:	subs	w8, w9, w8
  415878:	stur	w8, [x29, #-64]
  41587c:	ldr	x8, [sp, #72]
  415880:	ldr	x9, [x8, #136]
  415884:	ldr	x10, [x8, #128]
  415888:	cmp	x9, x10
  41588c:	b.ge	41589c <__fxstatat@plt+0x128ec>  // b.tcont
  415890:	mov	w8, #0xffffffff            	// #-1
  415894:	str	w8, [sp, #20]
  415898:	b	415900 <__fxstatat@plt+0x12950>
  41589c:	ldr	x8, [sp, #72]
  4158a0:	ldr	x9, [x8, #136]
  4158a4:	ldr	x10, [x8, #128]
  4158a8:	cmp	x9, x10
  4158ac:	b.le	4158bc <__fxstatat@plt+0x1290c>
  4158b0:	mov	w8, #0x1                   	// #1
  4158b4:	str	w8, [sp, #16]
  4158b8:	b	4158f8 <__fxstatat@plt+0x12948>
  4158bc:	ldur	w8, [x29, #-60]
  4158c0:	ldur	w9, [x29, #-64]
  4158c4:	cmp	w8, w9
  4158c8:	b.ge	4158d8 <__fxstatat@plt+0x12928>  // b.tcont
  4158cc:	mov	w8, #0xffffffff            	// #-1
  4158d0:	str	w8, [sp, #12]
  4158d4:	b	4158f0 <__fxstatat@plt+0x12940>
  4158d8:	ldur	w8, [x29, #-60]
  4158dc:	ldur	w9, [x29, #-64]
  4158e0:	cmp	w8, w9
  4158e4:	cset	w8, gt
  4158e8:	and	w8, w8, #0x1
  4158ec:	str	w8, [sp, #12]
  4158f0:	ldr	w8, [sp, #12]
  4158f4:	str	w8, [sp, #16]
  4158f8:	ldr	w8, [sp, #16]
  4158fc:	str	w8, [sp, #20]
  415900:	ldr	w8, [sp, #20]
  415904:	stur	w8, [x29, #-4]
  415908:	ldur	w0, [x29, #-4]
  41590c:	ldr	x28, [sp, #432]
  415910:	ldp	x29, x30, [sp, #416]
  415914:	add	sp, sp, #0x1c0
  415918:	ret
  41591c:	sub	sp, sp, #0x20
  415920:	str	x0, [sp, #24]
  415924:	str	x1, [sp, #16]
  415928:	ldr	x8, [sp, #24]
  41592c:	str	x8, [sp, #8]
  415930:	ldr	x8, [sp, #8]
  415934:	ldr	x8, [x8]
  415938:	ldr	x9, [sp, #16]
  41593c:	udiv	x10, x8, x9
  415940:	mul	x9, x10, x9
  415944:	subs	x0, x8, x9
  415948:	add	sp, sp, #0x20
  41594c:	ret
  415950:	sub	sp, sp, #0x20
  415954:	str	x0, [sp, #24]
  415958:	str	x1, [sp, #16]
  41595c:	ldr	x8, [sp, #24]
  415960:	str	x8, [sp, #8]
  415964:	ldr	x8, [sp, #16]
  415968:	str	x8, [sp]
  41596c:	ldr	x8, [sp, #8]
  415970:	ldr	x8, [x8]
  415974:	ldr	x9, [sp]
  415978:	ldr	x9, [x9]
  41597c:	cmp	x8, x9
  415980:	cset	w10, eq  // eq = none
  415984:	and	w0, w10, #0x1
  415988:	add	sp, sp, #0x20
  41598c:	ret
  415990:	sub	sp, sp, #0x30
  415994:	stp	x29, x30, [sp, #32]
  415998:	add	x29, sp, #0x20
  41599c:	mov	w3, #0x100                 	// #256
  4159a0:	stur	w0, [x29, #-4]
  4159a4:	str	x1, [sp, #16]
  4159a8:	str	x2, [sp, #8]
  4159ac:	ldur	w0, [x29, #-4]
  4159b0:	ldr	x1, [sp, #16]
  4159b4:	ldr	x2, [sp, #8]
  4159b8:	bl	402d80 <utimensat@plt>
  4159bc:	ldp	x29, x30, [sp, #32]
  4159c0:	add	sp, sp, #0x30
  4159c4:	ret
  4159c8:	sub	sp, sp, #0x1b0
  4159cc:	stp	x29, x30, [sp, #400]
  4159d0:	str	x28, [sp, #416]
  4159d4:	add	x29, sp, #0x190
  4159d8:	adrp	x8, 42f000 <__fxstatat@plt+0x2c050>
  4159dc:	add	x8, x8, #0xaa8
  4159e0:	stur	w0, [x29, #-8]
  4159e4:	stur	x1, [x29, #-16]
  4159e8:	stur	x2, [x29, #-24]
  4159ec:	ldur	x9, [x29, #-24]
  4159f0:	str	x8, [sp, #40]
  4159f4:	cbz	x9, 415a04 <__fxstatat@plt+0x12a54>
  4159f8:	sub	x8, x29, #0x40
  4159fc:	str	x8, [sp, #32]
  415a00:	b	415a0c <__fxstatat@plt+0x12a5c>
  415a04:	mov	x8, xzr
  415a08:	str	x8, [sp, #32]
  415a0c:	ldr	x8, [sp, #32]
  415a10:	stur	x8, [x29, #-72]
  415a14:	stur	wzr, [x29, #-76]
  415a18:	ldur	x8, [x29, #-72]
  415a1c:	cbz	x8, 415a44 <__fxstatat@plt+0x12a94>
  415a20:	ldur	x8, [x29, #-24]
  415a24:	ldr	q0, [x8]
  415a28:	stur	q0, [x29, #-64]
  415a2c:	ldur	x8, [x29, #-24]
  415a30:	ldr	q0, [x8, #16]
  415a34:	stur	q0, [x29, #-48]
  415a38:	ldur	x0, [x29, #-72]
  415a3c:	bl	415f08 <__fxstatat@plt+0x12f58>
  415a40:	stur	w0, [x29, #-76]
  415a44:	ldur	w8, [x29, #-76]
  415a48:	cmp	w8, #0x0
  415a4c:	cset	w8, ge  // ge = tcont
  415a50:	tbnz	w8, #0, 415a60 <__fxstatat@plt+0x12ab0>
  415a54:	mov	w8, #0xffffffff            	// #-1
  415a58:	stur	w8, [x29, #-4]
  415a5c:	b	415ef4 <__fxstatat@plt+0x12f44>
  415a60:	ldur	w8, [x29, #-8]
  415a64:	cmp	w8, #0x0
  415a68:	cset	w8, ge  // ge = tcont
  415a6c:	tbnz	w8, #0, 415a90 <__fxstatat@plt+0x12ae0>
  415a70:	ldur	x8, [x29, #-16]
  415a74:	cbnz	x8, 415a90 <__fxstatat@plt+0x12ae0>
  415a78:	bl	402ef0 <__errno_location@plt>
  415a7c:	mov	w8, #0x9                   	// #9
  415a80:	str	w8, [x0]
  415a84:	mov	w8, #0xffffffff            	// #-1
  415a88:	stur	w8, [x29, #-4]
  415a8c:	b	415ef4 <__fxstatat@plt+0x12f44>
  415a90:	ldr	x8, [sp, #40]
  415a94:	ldr	w9, [x8]
  415a98:	mov	w10, wzr
  415a9c:	cmp	w10, w9
  415aa0:	cset	w9, gt
  415aa4:	tbnz	w9, #0, 415c68 <__fxstatat@plt+0x12cb8>
  415aa8:	ldur	w8, [x29, #-76]
  415aac:	cmp	w8, #0x2
  415ab0:	b.ne	415b74 <__fxstatat@plt+0x12bc4>  // b.any
  415ab4:	ldur	w8, [x29, #-8]
  415ab8:	cmp	w8, #0x0
  415abc:	cset	w8, ge  // ge = tcont
  415ac0:	tbnz	w8, #0, 415ad8 <__fxstatat@plt+0x12b28>
  415ac4:	ldur	x0, [x29, #-16]
  415ac8:	add	x1, sp, #0xc0
  415acc:	bl	41ae78 <__fxstatat@plt+0x17ec8>
  415ad0:	cbnz	w0, 415ae8 <__fxstatat@plt+0x12b38>
  415ad4:	b	415af4 <__fxstatat@plt+0x12b44>
  415ad8:	ldur	w0, [x29, #-8]
  415adc:	add	x1, sp, #0xc0
  415ae0:	bl	41ae88 <__fxstatat@plt+0x17ed8>
  415ae4:	cbz	w0, 415af4 <__fxstatat@plt+0x12b44>
  415ae8:	mov	w8, #0xffffffff            	// #-1
  415aec:	stur	w8, [x29, #-4]
  415af0:	b	415ef4 <__fxstatat@plt+0x12f44>
  415af4:	ldur	x8, [x29, #-72]
  415af8:	ldr	x8, [x8, #8]
  415afc:	mov	x9, #0x3ffffffe            	// #1073741822
  415b00:	cmp	x8, x9
  415b04:	b.ne	415b30 <__fxstatat@plt+0x12b80>  // b.any
  415b08:	ldur	x8, [x29, #-72]
  415b0c:	add	x0, sp, #0xc0
  415b10:	str	x8, [sp, #24]
  415b14:	bl	414a28 <__fxstatat@plt+0x11a78>
  415b18:	str	x0, [sp, #168]
  415b1c:	str	x1, [sp, #176]
  415b20:	ldur	q0, [sp, #168]
  415b24:	ldr	x8, [sp, #24]
  415b28:	str	q0, [x8]
  415b2c:	b	415b68 <__fxstatat@plt+0x12bb8>
  415b30:	ldur	x8, [x29, #-72]
  415b34:	ldr	x8, [x8, #24]
  415b38:	mov	x9, #0x3ffffffe            	// #1073741822
  415b3c:	cmp	x8, x9
  415b40:	b.ne	415b68 <__fxstatat@plt+0x12bb8>  // b.any
  415b44:	ldur	x8, [x29, #-72]
  415b48:	add	x0, sp, #0xc0
  415b4c:	str	x8, [sp, #16]
  415b50:	bl	414a70 <__fxstatat@plt+0x11ac0>
  415b54:	str	x0, [sp, #152]
  415b58:	str	x1, [sp, #160]
  415b5c:	ldur	q0, [sp, #152]
  415b60:	ldr	x8, [sp, #16]
  415b64:	str	q0, [x8, #16]
  415b68:	ldur	w8, [x29, #-76]
  415b6c:	add	w8, w8, #0x1
  415b70:	stur	w8, [x29, #-76]
  415b74:	ldur	w8, [x29, #-8]
  415b78:	cmp	w8, #0x0
  415b7c:	cset	w8, ge  // ge = tcont
  415b80:	tbnz	w8, #0, 415bf4 <__fxstatat@plt+0x12c44>
  415b84:	ldur	x1, [x29, #-16]
  415b88:	ldur	x2, [x29, #-72]
  415b8c:	mov	w0, #0xffffff9c            	// #-100
  415b90:	mov	w8, wzr
  415b94:	mov	w3, w8
  415b98:	str	w8, [sp, #12]
  415b9c:	bl	402d80 <utimensat@plt>
  415ba0:	str	w0, [sp, #188]
  415ba4:	ldr	w8, [sp, #188]
  415ba8:	ldr	w9, [sp, #12]
  415bac:	cmp	w9, w8
  415bb0:	cset	w8, ge  // ge = tcont
  415bb4:	tbnz	w8, #0, 415bc4 <__fxstatat@plt+0x12c14>
  415bb8:	bl	402ef0 <__errno_location@plt>
  415bbc:	mov	w8, #0x26                  	// #38
  415bc0:	str	w8, [x0]
  415bc4:	ldr	w8, [sp, #188]
  415bc8:	cbz	w8, 415bdc <__fxstatat@plt+0x12c2c>
  415bcc:	bl	402ef0 <__errno_location@plt>
  415bd0:	ldr	w8, [x0]
  415bd4:	cmp	w8, #0x26
  415bd8:	b.eq	415bf4 <__fxstatat@plt+0x12c44>  // b.none
  415bdc:	mov	w8, #0x1                   	// #1
  415be0:	ldr	x9, [sp, #40]
  415be4:	str	w8, [x9]
  415be8:	ldr	w8, [sp, #188]
  415bec:	stur	w8, [x29, #-4]
  415bf0:	b	415ef4 <__fxstatat@plt+0x12f44>
  415bf4:	ldur	w8, [x29, #-8]
  415bf8:	mov	w9, wzr
  415bfc:	cmp	w9, w8
  415c00:	cset	w8, gt
  415c04:	tbnz	w8, #0, 415c68 <__fxstatat@plt+0x12cb8>
  415c08:	ldur	w0, [x29, #-8]
  415c0c:	ldur	x1, [x29, #-72]
  415c10:	bl	402a60 <futimens@plt>
  415c14:	str	w0, [sp, #188]
  415c18:	ldr	w8, [sp, #188]
  415c1c:	mov	w9, wzr
  415c20:	cmp	w9, w8
  415c24:	cset	w8, ge  // ge = tcont
  415c28:	tbnz	w8, #0, 415c38 <__fxstatat@plt+0x12c88>
  415c2c:	bl	402ef0 <__errno_location@plt>
  415c30:	mov	w8, #0x26                  	// #38
  415c34:	str	w8, [x0]
  415c38:	ldr	w8, [sp, #188]
  415c3c:	cbz	w8, 415c50 <__fxstatat@plt+0x12ca0>
  415c40:	bl	402ef0 <__errno_location@plt>
  415c44:	ldr	w8, [x0]
  415c48:	cmp	w8, #0x26
  415c4c:	b.eq	415c68 <__fxstatat@plt+0x12cb8>  // b.none
  415c50:	mov	w8, #0x1                   	// #1
  415c54:	ldr	x9, [sp, #40]
  415c58:	str	w8, [x9]
  415c5c:	ldr	w8, [sp, #188]
  415c60:	stur	w8, [x29, #-4]
  415c64:	b	415ef4 <__fxstatat@plt+0x12f44>
  415c68:	mov	w8, #0xffffffff            	// #-1
  415c6c:	ldr	x9, [sp, #40]
  415c70:	str	w8, [x9]
  415c74:	adrp	x10, 42f000 <__fxstatat@plt+0x2c050>
  415c78:	add	x10, x10, #0xaac
  415c7c:	str	w8, [x10]
  415c80:	ldur	w8, [x29, #-76]
  415c84:	cbz	w8, 415cf8 <__fxstatat@plt+0x12d48>
  415c88:	ldur	w8, [x29, #-76]
  415c8c:	cmp	w8, #0x3
  415c90:	b.eq	415cd4 <__fxstatat@plt+0x12d24>  // b.none
  415c94:	ldur	w8, [x29, #-8]
  415c98:	cmp	w8, #0x0
  415c9c:	cset	w8, ge  // ge = tcont
  415ca0:	tbnz	w8, #0, 415cb8 <__fxstatat@plt+0x12d08>
  415ca4:	ldur	x0, [x29, #-16]
  415ca8:	add	x1, sp, #0xc0
  415cac:	bl	41ae78 <__fxstatat@plt+0x17ec8>
  415cb0:	cbnz	w0, 415cc8 <__fxstatat@plt+0x12d18>
  415cb4:	b	415cd4 <__fxstatat@plt+0x12d24>
  415cb8:	ldur	w0, [x29, #-8]
  415cbc:	add	x1, sp, #0xc0
  415cc0:	bl	41ae88 <__fxstatat@plt+0x17ed8>
  415cc4:	cbz	w0, 415cd4 <__fxstatat@plt+0x12d24>
  415cc8:	mov	w8, #0xffffffff            	// #-1
  415ccc:	stur	w8, [x29, #-4]
  415cd0:	b	415ef4 <__fxstatat@plt+0x12f44>
  415cd4:	ldur	x8, [x29, #-72]
  415cd8:	cbz	x8, 415cf8 <__fxstatat@plt+0x12d48>
  415cdc:	add	x0, sp, #0xc0
  415ce0:	sub	x1, x29, #0x48
  415ce4:	bl	4160c4 <__fxstatat@plt+0x13114>
  415ce8:	tbnz	w0, #0, 415cf0 <__fxstatat@plt+0x12d40>
  415cec:	b	415cf8 <__fxstatat@plt+0x12d48>
  415cf0:	stur	wzr, [x29, #-4]
  415cf4:	b	415ef4 <__fxstatat@plt+0x12f44>
  415cf8:	ldur	x8, [x29, #-72]
  415cfc:	cbz	x8, 415d48 <__fxstatat@plt+0x12d98>
  415d00:	ldur	x8, [x29, #-72]
  415d04:	ldr	x8, [x8]
  415d08:	add	x9, sp, #0x78
  415d0c:	str	x8, [sp, #120]
  415d10:	ldur	x8, [x29, #-72]
  415d14:	ldr	x8, [x8, #8]
  415d18:	mov	x10, #0x3e8                 	// #1000
  415d1c:	sdiv	x8, x8, x10
  415d20:	str	x8, [sp, #128]
  415d24:	ldur	x8, [x29, #-72]
  415d28:	ldr	x8, [x8, #16]
  415d2c:	str	x8, [sp, #136]
  415d30:	ldur	x8, [x29, #-72]
  415d34:	ldr	x8, [x8, #24]
  415d38:	sdiv	x8, x8, x10
  415d3c:	str	x8, [sp, #144]
  415d40:	str	x9, [sp, #112]
  415d44:	b	415d50 <__fxstatat@plt+0x12da0>
  415d48:	mov	x8, xzr
  415d4c:	str	x8, [sp, #112]
  415d50:	ldur	w8, [x29, #-8]
  415d54:	cmp	w8, #0x0
  415d58:	cset	w8, ge  // ge = tcont
  415d5c:	tbnz	w8, #0, 415d78 <__fxstatat@plt+0x12dc8>
  415d60:	ldur	x1, [x29, #-16]
  415d64:	ldr	x2, [sp, #112]
  415d68:	mov	w0, #0xffffff9c            	// #-100
  415d6c:	bl	402a20 <futimesat@plt>
  415d70:	stur	w0, [x29, #-4]
  415d74:	b	415ef4 <__fxstatat@plt+0x12f44>
  415d78:	ldur	w0, [x29, #-8]
  415d7c:	ldr	x2, [sp, #112]
  415d80:	mov	x8, xzr
  415d84:	mov	x1, x8
  415d88:	bl	402a20 <futimesat@plt>
  415d8c:	cbnz	w0, 415ed0 <__fxstatat@plt+0x12f20>
  415d90:	ldr	x8, [sp, #112]
  415d94:	cbz	x8, 415ec8 <__fxstatat@plt+0x12f18>
  415d98:	ldr	x8, [sp, #112]
  415d9c:	ldr	x8, [x8, #8]
  415da0:	mov	x9, #0xa120                	// #41248
  415da4:	movk	x9, #0x7, lsl #16
  415da8:	cmp	x9, x8
  415dac:	cset	w10, le
  415db0:	mov	w11, #0x1                   	// #1
  415db4:	and	w10, w10, w11
  415db8:	strb	w10, [sp, #111]
  415dbc:	ldr	x8, [sp, #112]
  415dc0:	ldr	x8, [x8, #24]
  415dc4:	cmp	x9, x8
  415dc8:	cset	w10, le
  415dcc:	and	w10, w10, w11
  415dd0:	strb	w10, [sp, #110]
  415dd4:	ldrb	w10, [sp, #111]
  415dd8:	and	w10, w10, #0x1
  415ddc:	ldrb	w11, [sp, #110]
  415de0:	and	w11, w11, #0x1
  415de4:	orr	w10, w10, w11
  415de8:	cbz	w10, 415ec8 <__fxstatat@plt+0x12f18>
  415dec:	ldur	w0, [x29, #-8]
  415df0:	add	x1, sp, #0xc0
  415df4:	bl	41ae88 <__fxstatat@plt+0x17ed8>
  415df8:	cbnz	w0, 415ec8 <__fxstatat@plt+0x12f18>
  415dfc:	ldr	x8, [sp, #264]
  415e00:	ldr	x9, [sp, #112]
  415e04:	ldr	x9, [x9]
  415e08:	subs	x8, x8, x9
  415e0c:	str	x8, [sp, #96]
  415e10:	ldr	x8, [sp, #280]
  415e14:	ldr	x9, [sp, #112]
  415e18:	ldr	x9, [x9, #16]
  415e1c:	subs	x8, x8, x9
  415e20:	str	x8, [sp, #88]
  415e24:	mov	x8, xzr
  415e28:	str	x8, [sp, #80]
  415e2c:	ldr	x8, [sp, #112]
  415e30:	ldr	q0, [x8]
  415e34:	str	q0, [sp, #48]
  415e38:	ldr	x8, [sp, #112]
  415e3c:	ldr	q0, [x8, #16]
  415e40:	str	q0, [sp, #64]
  415e44:	ldrb	w10, [sp, #111]
  415e48:	tbnz	w10, #0, 415e50 <__fxstatat@plt+0x12ea0>
  415e4c:	b	415e78 <__fxstatat@plt+0x12ec8>
  415e50:	ldr	x8, [sp, #96]
  415e54:	cmp	x8, #0x1
  415e58:	b.ne	415e78 <__fxstatat@plt+0x12ec8>  // b.any
  415e5c:	add	x0, sp, #0xc0
  415e60:	bl	4149c8 <__fxstatat@plt+0x11a18>
  415e64:	cbnz	x0, 415e78 <__fxstatat@plt+0x12ec8>
  415e68:	add	x8, sp, #0x30
  415e6c:	str	x8, [sp, #80]
  415e70:	ldr	x8, [sp, #80]
  415e74:	str	xzr, [x8, #8]
  415e78:	ldrb	w8, [sp, #110]
  415e7c:	tbnz	w8, #0, 415e84 <__fxstatat@plt+0x12ed4>
  415e80:	b	415eac <__fxstatat@plt+0x12efc>
  415e84:	ldr	x8, [sp, #88]
  415e88:	cmp	x8, #0x1
  415e8c:	b.ne	415eac <__fxstatat@plt+0x12efc>  // b.any
  415e90:	add	x0, sp, #0xc0
  415e94:	bl	4149f8 <__fxstatat@plt+0x11a48>
  415e98:	cbnz	x0, 415eac <__fxstatat@plt+0x12efc>
  415e9c:	add	x8, sp, #0x30
  415ea0:	str	x8, [sp, #80]
  415ea4:	ldr	x8, [sp, #80]
  415ea8:	str	xzr, [x8, #24]
  415eac:	ldr	x8, [sp, #80]
  415eb0:	cbz	x8, 415ec8 <__fxstatat@plt+0x12f18>
  415eb4:	ldur	w0, [x29, #-8]
  415eb8:	ldr	x2, [sp, #80]
  415ebc:	mov	x8, xzr
  415ec0:	mov	x1, x8
  415ec4:	bl	402a20 <futimesat@plt>
  415ec8:	stur	wzr, [x29, #-4]
  415ecc:	b	415ef4 <__fxstatat@plt+0x12f44>
  415ed0:	ldur	x8, [x29, #-16]
  415ed4:	cbnz	x8, 415ee4 <__fxstatat@plt+0x12f34>
  415ed8:	mov	w8, #0xffffffff            	// #-1
  415edc:	stur	w8, [x29, #-4]
  415ee0:	b	415ef4 <__fxstatat@plt+0x12f44>
  415ee4:	ldur	x0, [x29, #-16]
  415ee8:	ldr	x1, [sp, #112]
  415eec:	bl	402e20 <utimes@plt>
  415ef0:	stur	w0, [x29, #-4]
  415ef4:	ldur	w0, [x29, #-4]
  415ef8:	ldr	x28, [sp, #416]
  415efc:	ldp	x29, x30, [sp, #400]
  415f00:	add	sp, sp, #0x1b0
  415f04:	ret
  415f08:	sub	sp, sp, #0x30
  415f0c:	stp	x29, x30, [sp, #32]
  415f10:	add	x29, sp, #0x20
  415f14:	mov	x8, #0x3fffffff            	// #1073741823
  415f18:	str	x0, [sp, #16]
  415f1c:	str	wzr, [sp, #12]
  415f20:	str	wzr, [sp, #8]
  415f24:	ldr	x9, [sp, #16]
  415f28:	ldr	x9, [x9, #8]
  415f2c:	cmp	x9, x8
  415f30:	b.eq	415f78 <__fxstatat@plt+0x12fc8>  // b.none
  415f34:	ldr	x8, [sp, #16]
  415f38:	ldr	x8, [x8, #8]
  415f3c:	mov	x9, #0x3ffffffe            	// #1073741822
  415f40:	cmp	x8, x9
  415f44:	b.eq	415f78 <__fxstatat@plt+0x12fc8>  // b.none
  415f48:	ldr	x8, [sp, #16]
  415f4c:	ldr	x8, [x8, #8]
  415f50:	mov	x9, xzr
  415f54:	cmp	x9, x8
  415f58:	cset	w10, gt
  415f5c:	tbnz	w10, #0, 415fd0 <__fxstatat@plt+0x13020>
  415f60:	ldr	x8, [sp, #16]
  415f64:	ldr	x8, [x8, #8]
  415f68:	mov	x9, #0xca00                	// #51712
  415f6c:	movk	x9, #0x3b9a, lsl #16
  415f70:	cmp	x8, x9
  415f74:	b.ge	415fd0 <__fxstatat@plt+0x13020>  // b.tcont
  415f78:	ldr	x8, [sp, #16]
  415f7c:	ldr	x8, [x8, #24]
  415f80:	mov	x9, #0x3fffffff            	// #1073741823
  415f84:	cmp	x8, x9
  415f88:	b.eq	415fe8 <__fxstatat@plt+0x13038>  // b.none
  415f8c:	ldr	x8, [sp, #16]
  415f90:	ldr	x8, [x8, #24]
  415f94:	mov	x9, #0x3ffffffe            	// #1073741822
  415f98:	cmp	x8, x9
  415f9c:	b.eq	415fe8 <__fxstatat@plt+0x13038>  // b.none
  415fa0:	ldr	x8, [sp, #16]
  415fa4:	ldr	x8, [x8, #24]
  415fa8:	mov	x9, xzr
  415fac:	cmp	x9, x8
  415fb0:	cset	w10, gt
  415fb4:	tbnz	w10, #0, 415fd0 <__fxstatat@plt+0x13020>
  415fb8:	ldr	x8, [sp, #16]
  415fbc:	ldr	x8, [x8, #24]
  415fc0:	mov	x9, #0xca00                	// #51712
  415fc4:	movk	x9, #0x3b9a, lsl #16
  415fc8:	cmp	x8, x9
  415fcc:	b.lt	415fe8 <__fxstatat@plt+0x13038>  // b.tstop
  415fd0:	bl	402ef0 <__errno_location@plt>
  415fd4:	mov	w8, #0x16                  	// #22
  415fd8:	str	w8, [x0]
  415fdc:	mov	w8, #0xffffffff            	// #-1
  415fe0:	stur	w8, [x29, #-4]
  415fe4:	b	4160b4 <__fxstatat@plt+0x13104>
  415fe8:	ldr	x8, [sp, #16]
  415fec:	ldr	x8, [x8, #8]
  415ff0:	mov	x9, #0x3fffffff            	// #1073741823
  415ff4:	cmp	x8, x9
  415ff8:	b.eq	416010 <__fxstatat@plt+0x13060>  // b.none
  415ffc:	ldr	x8, [sp, #16]
  416000:	ldr	x8, [x8, #8]
  416004:	mov	x9, #0x3ffffffe            	// #1073741822
  416008:	cmp	x8, x9
  41600c:	b.ne	416040 <__fxstatat@plt+0x13090>  // b.any
  416010:	ldr	x8, [sp, #16]
  416014:	str	xzr, [x8]
  416018:	mov	w9, #0x1                   	// #1
  41601c:	str	w9, [sp, #12]
  416020:	ldr	x8, [sp, #16]
  416024:	ldr	x8, [x8, #8]
  416028:	mov	x10, #0x3ffffffe            	// #1073741822
  41602c:	cmp	x8, x10
  416030:	b.ne	416040 <__fxstatat@plt+0x13090>  // b.any
  416034:	ldr	w8, [sp, #8]
  416038:	add	w8, w8, #0x1
  41603c:	str	w8, [sp, #8]
  416040:	ldr	x8, [sp, #16]
  416044:	ldr	x8, [x8, #24]
  416048:	mov	x9, #0x3fffffff            	// #1073741823
  41604c:	cmp	x8, x9
  416050:	b.eq	416068 <__fxstatat@plt+0x130b8>  // b.none
  416054:	ldr	x8, [sp, #16]
  416058:	ldr	x8, [x8, #24]
  41605c:	mov	x9, #0x3ffffffe            	// #1073741822
  416060:	cmp	x8, x9
  416064:	b.ne	416098 <__fxstatat@plt+0x130e8>  // b.any
  416068:	ldr	x8, [sp, #16]
  41606c:	str	xzr, [x8, #16]
  416070:	mov	w9, #0x1                   	// #1
  416074:	str	w9, [sp, #12]
  416078:	ldr	x8, [sp, #16]
  41607c:	ldr	x8, [x8, #24]
  416080:	mov	x10, #0x3ffffffe            	// #1073741822
  416084:	cmp	x8, x10
  416088:	b.ne	416098 <__fxstatat@plt+0x130e8>  // b.any
  41608c:	ldr	w8, [sp, #8]
  416090:	add	w8, w8, #0x1
  416094:	str	w8, [sp, #8]
  416098:	ldr	w8, [sp, #12]
  41609c:	ldr	w9, [sp, #8]
  4160a0:	cmp	w9, #0x1
  4160a4:	cset	w9, eq  // eq = none
  4160a8:	and	w9, w9, #0x1
  4160ac:	add	w8, w8, w9
  4160b0:	stur	w8, [x29, #-4]
  4160b4:	ldur	w0, [x29, #-4]
  4160b8:	ldp	x29, x30, [sp, #32]
  4160bc:	add	sp, sp, #0x30
  4160c0:	ret
  4160c4:	sub	sp, sp, #0x60
  4160c8:	stp	x29, x30, [sp, #80]
  4160cc:	add	x29, sp, #0x50
  4160d0:	mov	x8, #0x3ffffffe            	// #1073741822
  4160d4:	stur	x0, [x29, #-16]
  4160d8:	stur	x1, [x29, #-24]
  4160dc:	ldur	x9, [x29, #-24]
  4160e0:	ldr	x9, [x9]
  4160e4:	stur	x9, [x29, #-32]
  4160e8:	ldur	x9, [x29, #-32]
  4160ec:	ldr	x9, [x9, #8]
  4160f0:	cmp	x9, x8
  4160f4:	b.ne	41611c <__fxstatat@plt+0x1316c>  // b.any
  4160f8:	ldur	x8, [x29, #-32]
  4160fc:	ldr	x8, [x8, #24]
  416100:	mov	x9, #0x3ffffffe            	// #1073741822
  416104:	cmp	x8, x9
  416108:	b.ne	41611c <__fxstatat@plt+0x1316c>  // b.any
  41610c:	mov	w8, #0x1                   	// #1
  416110:	and	w8, w8, #0x1
  416114:	sturb	w8, [x29, #-1]
  416118:	b	416220 <__fxstatat@plt+0x13270>
  41611c:	ldur	x8, [x29, #-32]
  416120:	ldr	x8, [x8, #8]
  416124:	mov	x9, #0x3fffffff            	// #1073741823
  416128:	cmp	x8, x9
  41612c:	b.ne	416160 <__fxstatat@plt+0x131b0>  // b.any
  416130:	ldur	x8, [x29, #-32]
  416134:	ldr	x8, [x8, #24]
  416138:	mov	x9, #0x3fffffff            	// #1073741823
  41613c:	cmp	x8, x9
  416140:	b.ne	416160 <__fxstatat@plt+0x131b0>  // b.any
  416144:	ldur	x8, [x29, #-24]
  416148:	mov	x9, xzr
  41614c:	str	x9, [x8]
  416150:	mov	w10, wzr
  416154:	and	w10, w10, #0x1
  416158:	sturb	w10, [x29, #-1]
  41615c:	b	416220 <__fxstatat@plt+0x13270>
  416160:	ldur	x8, [x29, #-32]
  416164:	ldr	x8, [x8, #8]
  416168:	mov	x9, #0x3ffffffe            	// #1073741822
  41616c:	cmp	x8, x9
  416170:	b.ne	41619c <__fxstatat@plt+0x131ec>  // b.any
  416174:	ldur	x8, [x29, #-32]
  416178:	ldur	x0, [x29, #-16]
  41617c:	str	x8, [sp, #8]
  416180:	bl	414a28 <__fxstatat@plt+0x11a78>
  416184:	str	x0, [sp, #32]
  416188:	str	x1, [sp, #40]
  41618c:	ldr	q0, [sp, #32]
  416190:	ldr	x8, [sp, #8]
  416194:	str	q0, [x8]
  416198:	b	4161b8 <__fxstatat@plt+0x13208>
  41619c:	ldur	x8, [x29, #-32]
  4161a0:	ldr	x8, [x8, #8]
  4161a4:	mov	x9, #0x3fffffff            	// #1073741823
  4161a8:	cmp	x8, x9
  4161ac:	b.ne	4161b8 <__fxstatat@plt+0x13208>  // b.any
  4161b0:	ldur	x0, [x29, #-32]
  4161b4:	bl	41840c <__fxstatat@plt+0x1545c>
  4161b8:	ldur	x8, [x29, #-32]
  4161bc:	ldr	x8, [x8, #24]
  4161c0:	mov	x9, #0x3ffffffe            	// #1073741822
  4161c4:	cmp	x8, x9
  4161c8:	b.ne	4161f4 <__fxstatat@plt+0x13244>  // b.any
  4161cc:	ldur	x8, [x29, #-32]
  4161d0:	ldur	x0, [x29, #-16]
  4161d4:	str	x8, [sp]
  4161d8:	bl	414a70 <__fxstatat@plt+0x11ac0>
  4161dc:	str	x0, [sp, #16]
  4161e0:	str	x1, [sp, #24]
  4161e4:	ldr	q0, [sp, #16]
  4161e8:	ldr	x8, [sp]
  4161ec:	str	q0, [x8, #16]
  4161f0:	b	416214 <__fxstatat@plt+0x13264>
  4161f4:	ldur	x8, [x29, #-32]
  4161f8:	ldr	x8, [x8, #24]
  4161fc:	mov	x9, #0x3fffffff            	// #1073741823
  416200:	cmp	x8, x9
  416204:	b.ne	416214 <__fxstatat@plt+0x13264>  // b.any
  416208:	ldur	x8, [x29, #-32]
  41620c:	add	x0, x8, #0x10
  416210:	bl	41840c <__fxstatat@plt+0x1545c>
  416214:	mov	w8, wzr
  416218:	and	w8, w8, #0x1
  41621c:	sturb	w8, [x29, #-1]
  416220:	ldurb	w8, [x29, #-1]
  416224:	and	w0, w8, #0x1
  416228:	ldp	x29, x30, [sp, #80]
  41622c:	add	sp, sp, #0x60
  416230:	ret
  416234:	sub	sp, sp, #0x20
  416238:	stp	x29, x30, [sp, #16]
  41623c:	add	x29, sp, #0x10
  416240:	mov	w8, #0xffffffff            	// #-1
  416244:	str	x0, [sp, #8]
  416248:	str	x1, [sp]
  41624c:	ldr	x1, [sp, #8]
  416250:	ldr	x2, [sp]
  416254:	mov	w0, w8
  416258:	bl	4159c8 <__fxstatat@plt+0x12a18>
  41625c:	ldp	x29, x30, [sp, #16]
  416260:	add	sp, sp, #0x20
  416264:	ret
  416268:	sub	sp, sp, #0x140
  41626c:	stp	x29, x30, [sp, #288]
  416270:	str	x28, [sp, #304]
  416274:	add	x29, sp, #0x120
  416278:	sub	x8, x29, #0x40
  41627c:	adrp	x9, 42f000 <__fxstatat@plt+0x2c050>
  416280:	add	x9, x9, #0xaac
  416284:	stur	x0, [x29, #-16]
  416288:	stur	x1, [x29, #-24]
  41628c:	ldur	x10, [x29, #-24]
  416290:	str	x8, [sp, #32]
  416294:	str	x9, [sp, #24]
  416298:	cbz	x10, 4162a8 <__fxstatat@plt+0x132f8>
  41629c:	sub	x8, x29, #0x40
  4162a0:	str	x8, [sp, #16]
  4162a4:	b	4162b0 <__fxstatat@plt+0x13300>
  4162a8:	mov	x8, xzr
  4162ac:	str	x8, [sp, #16]
  4162b0:	ldr	x8, [sp, #16]
  4162b4:	stur	x8, [x29, #-72]
  4162b8:	stur	wzr, [x29, #-76]
  4162bc:	ldur	x8, [x29, #-72]
  4162c0:	cbz	x8, 4162ec <__fxstatat@plt+0x1333c>
  4162c4:	ldur	x8, [x29, #-24]
  4162c8:	ldr	q0, [x8]
  4162cc:	ldr	x8, [sp, #32]
  4162d0:	str	q0, [x8]
  4162d4:	ldur	x9, [x29, #-24]
  4162d8:	ldr	q0, [x9, #16]
  4162dc:	str	q0, [x8, #16]
  4162e0:	ldur	x0, [x29, #-72]
  4162e4:	bl	415f08 <__fxstatat@plt+0x12f58>
  4162e8:	stur	w0, [x29, #-76]
  4162ec:	ldur	w8, [x29, #-76]
  4162f0:	cmp	w8, #0x0
  4162f4:	cset	w8, ge  // ge = tcont
  4162f8:	tbnz	w8, #0, 416308 <__fxstatat@plt+0x13358>
  4162fc:	mov	w8, #0xffffffff            	// #-1
  416300:	stur	w8, [x29, #-4]
  416304:	b	4164fc <__fxstatat@plt+0x1354c>
  416308:	ldr	x8, [sp, #24]
  41630c:	ldr	w9, [x8]
  416310:	mov	w10, wzr
  416314:	cmp	w10, w9
  416318:	cset	w9, gt
  41631c:	tbnz	w9, #0, 41643c <__fxstatat@plt+0x1348c>
  416320:	ldur	w8, [x29, #-76]
  416324:	cmp	w8, #0x2
  416328:	b.ne	4163c8 <__fxstatat@plt+0x13418>  // b.any
  41632c:	ldur	x0, [x29, #-16]
  416330:	add	x1, sp, #0x50
  416334:	bl	41ae98 <__fxstatat@plt+0x17ee8>
  416338:	cbz	w0, 416348 <__fxstatat@plt+0x13398>
  41633c:	mov	w8, #0xffffffff            	// #-1
  416340:	stur	w8, [x29, #-4]
  416344:	b	4164fc <__fxstatat@plt+0x1354c>
  416348:	ldur	x8, [x29, #-72]
  41634c:	ldr	x8, [x8, #8]
  416350:	mov	x9, #0x3ffffffe            	// #1073741822
  416354:	cmp	x8, x9
  416358:	b.ne	416384 <__fxstatat@plt+0x133d4>  // b.any
  41635c:	ldur	x8, [x29, #-72]
  416360:	add	x0, sp, #0x50
  416364:	str	x8, [sp, #8]
  416368:	bl	414a28 <__fxstatat@plt+0x11a78>
  41636c:	str	x0, [sp, #56]
  416370:	str	x1, [sp, #64]
  416374:	ldur	q0, [sp, #56]
  416378:	ldr	x8, [sp, #8]
  41637c:	str	q0, [x8]
  416380:	b	4163bc <__fxstatat@plt+0x1340c>
  416384:	ldur	x8, [x29, #-72]
  416388:	ldr	x8, [x8, #24]
  41638c:	mov	x9, #0x3ffffffe            	// #1073741822
  416390:	cmp	x8, x9
  416394:	b.ne	4163bc <__fxstatat@plt+0x1340c>  // b.any
  416398:	ldur	x8, [x29, #-72]
  41639c:	add	x0, sp, #0x50
  4163a0:	str	x8, [sp]
  4163a4:	bl	414a70 <__fxstatat@plt+0x11ac0>
  4163a8:	str	x0, [sp, #40]
  4163ac:	str	x1, [sp, #48]
  4163b0:	ldur	q0, [sp, #40]
  4163b4:	ldr	x8, [sp]
  4163b8:	str	q0, [x8, #16]
  4163bc:	ldur	w8, [x29, #-76]
  4163c0:	add	w8, w8, #0x1
  4163c4:	stur	w8, [x29, #-76]
  4163c8:	ldur	x1, [x29, #-16]
  4163cc:	ldur	x2, [x29, #-72]
  4163d0:	mov	w0, #0xffffff9c            	// #-100
  4163d4:	mov	w3, #0x100                 	// #256
  4163d8:	bl	402d80 <utimensat@plt>
  4163dc:	str	w0, [sp, #76]
  4163e0:	ldr	w8, [sp, #76]
  4163e4:	mov	w9, wzr
  4163e8:	cmp	w9, w8
  4163ec:	cset	w8, ge  // ge = tcont
  4163f0:	tbnz	w8, #0, 416400 <__fxstatat@plt+0x13450>
  4163f4:	bl	402ef0 <__errno_location@plt>
  4163f8:	mov	w8, #0x26                  	// #38
  4163fc:	str	w8, [x0]
  416400:	ldr	w8, [sp, #76]
  416404:	cbz	w8, 416418 <__fxstatat@plt+0x13468>
  416408:	bl	402ef0 <__errno_location@plt>
  41640c:	ldr	w8, [x0]
  416410:	cmp	w8, #0x26
  416414:	b.eq	41643c <__fxstatat@plt+0x1348c>  // b.none
  416418:	adrp	x8, 42f000 <__fxstatat@plt+0x2c050>
  41641c:	add	x8, x8, #0xaa8
  416420:	mov	w9, #0x1                   	// #1
  416424:	str	w9, [x8]
  416428:	ldr	x8, [sp, #24]
  41642c:	str	w9, [x8]
  416430:	ldr	w9, [sp, #76]
  416434:	stur	w9, [x29, #-4]
  416438:	b	4164fc <__fxstatat@plt+0x1354c>
  41643c:	mov	w8, #0xffffffff            	// #-1
  416440:	ldr	x9, [sp, #24]
  416444:	str	w8, [x9]
  416448:	ldur	w8, [x29, #-76]
  41644c:	cbz	w8, 41649c <__fxstatat@plt+0x134ec>
  416450:	ldur	w8, [x29, #-76]
  416454:	cmp	w8, #0x3
  416458:	b.eq	416478 <__fxstatat@plt+0x134c8>  // b.none
  41645c:	ldur	x0, [x29, #-16]
  416460:	add	x1, sp, #0x50
  416464:	bl	41ae98 <__fxstatat@plt+0x17ee8>
  416468:	cbz	w0, 416478 <__fxstatat@plt+0x134c8>
  41646c:	mov	w8, #0xffffffff            	// #-1
  416470:	stur	w8, [x29, #-4]
  416474:	b	4164fc <__fxstatat@plt+0x1354c>
  416478:	ldur	x8, [x29, #-72]
  41647c:	cbz	x8, 41649c <__fxstatat@plt+0x134ec>
  416480:	add	x0, sp, #0x50
  416484:	sub	x1, x29, #0x48
  416488:	bl	4160c4 <__fxstatat@plt+0x13114>
  41648c:	tbnz	w0, #0, 416494 <__fxstatat@plt+0x134e4>
  416490:	b	41649c <__fxstatat@plt+0x134ec>
  416494:	stur	wzr, [x29, #-4]
  416498:	b	4164fc <__fxstatat@plt+0x1354c>
  41649c:	ldur	w8, [x29, #-76]
  4164a0:	cbnz	w8, 4164c0 <__fxstatat@plt+0x13510>
  4164a4:	ldur	x0, [x29, #-16]
  4164a8:	add	x1, sp, #0x50
  4164ac:	bl	41ae98 <__fxstatat@plt+0x17ee8>
  4164b0:	cbz	w0, 4164c0 <__fxstatat@plt+0x13510>
  4164b4:	mov	w8, #0xffffffff            	// #-1
  4164b8:	stur	w8, [x29, #-4]
  4164bc:	b	4164fc <__fxstatat@plt+0x1354c>
  4164c0:	ldr	w8, [sp, #96]
  4164c4:	and	w8, w8, #0xf000
  4164c8:	cmp	w8, #0xa, lsl #12
  4164cc:	b.eq	4164e8 <__fxstatat@plt+0x13538>  // b.none
  4164d0:	ldur	x1, [x29, #-16]
  4164d4:	ldur	x2, [x29, #-72]
  4164d8:	mov	w0, #0xffffffff            	// #-1
  4164dc:	bl	4159c8 <__fxstatat@plt+0x12a18>
  4164e0:	stur	w0, [x29, #-4]
  4164e4:	b	4164fc <__fxstatat@plt+0x1354c>
  4164e8:	bl	402ef0 <__errno_location@plt>
  4164ec:	mov	w8, #0x26                  	// #38
  4164f0:	str	w8, [x0]
  4164f4:	mov	w8, #0xffffffff            	// #-1
  4164f8:	stur	w8, [x29, #-4]
  4164fc:	ldur	w0, [x29, #-4]
  416500:	ldr	x28, [sp, #304]
  416504:	ldp	x29, x30, [sp, #288]
  416508:	add	sp, sp, #0x140
  41650c:	ret
  416510:	sub	sp, sp, #0x40
  416514:	stp	x29, x30, [sp, #48]
  416518:	add	x29, sp, #0x30
  41651c:	mov	x8, xzr
  416520:	mov	w9, wzr
  416524:	mov	x5, sp
  416528:	stur	w0, [x29, #-4]
  41652c:	stur	w1, [x29, #-8]
  416530:	stur	x2, [x29, #-16]
  416534:	ldur	w0, [x29, #-4]
  416538:	ldur	w1, [x29, #-8]
  41653c:	ldur	x4, [x29, #-16]
  416540:	ldr	q0, [x3]
  416544:	str	q0, [sp]
  416548:	ldr	q0, [x3, #16]
  41654c:	str	q0, [sp, #16]
  416550:	mov	x2, x8
  416554:	mov	w3, w9
  416558:	bl	416568 <__fxstatat@plt+0x135b8>
  41655c:	ldp	x29, x30, [sp, #48]
  416560:	add	sp, sp, #0x40
  416564:	ret
  416568:	sub	sp, sp, #0x70
  41656c:	stp	x29, x30, [sp, #96]
  416570:	add	x29, sp, #0x60
  416574:	add	x8, sp, #0x10
  416578:	stur	w0, [x29, #-4]
  41657c:	stur	w1, [x29, #-8]
  416580:	stur	x2, [x29, #-16]
  416584:	stur	w3, [x29, #-20]
  416588:	stur	x4, [x29, #-32]
  41658c:	ldur	x0, [x29, #-32]
  416590:	ldr	q0, [x5]
  416594:	str	q0, [sp, #16]
  416598:	ldr	q0, [x5, #16]
  41659c:	str	q0, [sp, #32]
  4165a0:	mov	x1, x8
  4165a4:	bl	417264 <__fxstatat@plt+0x142b4>
  4165a8:	stur	x0, [x29, #-40]
  4165ac:	ldur	x8, [x29, #-40]
  4165b0:	cbz	x8, 4165fc <__fxstatat@plt+0x1364c>
  4165b4:	ldur	x8, [x29, #-16]
  4165b8:	cbz	x8, 4165e0 <__fxstatat@plt+0x13630>
  4165bc:	ldur	w0, [x29, #-4]
  4165c0:	ldur	w1, [x29, #-8]
  4165c4:	ldur	x2, [x29, #-16]
  4165c8:	ldur	w3, [x29, #-20]
  4165cc:	ldur	x5, [x29, #-40]
  4165d0:	adrp	x4, 41d000 <__fxstatat@plt+0x1a050>
  4165d4:	add	x4, x4, #0x60e
  4165d8:	bl	402f60 <error_at_line@plt>
  4165dc:	b	4165f8 <__fxstatat@plt+0x13648>
  4165e0:	ldur	w0, [x29, #-4]
  4165e4:	ldur	w1, [x29, #-8]
  4165e8:	ldur	x3, [x29, #-40]
  4165ec:	adrp	x2, 41d000 <__fxstatat@plt+0x1a050>
  4165f0:	add	x2, x2, #0x60e
  4165f4:	bl	402850 <error@plt>
  4165f8:	b	416630 <__fxstatat@plt+0x13680>
  4165fc:	bl	402ef0 <__errno_location@plt>
  416600:	ldr	w1, [x0]
  416604:	adrp	x0, 41e000 <__fxstatat@plt+0x1b050>
  416608:	add	x0, x0, #0x195
  41660c:	str	w1, [sp, #12]
  416610:	bl	402f30 <gettext@plt>
  416614:	mov	w8, wzr
  416618:	str	x0, [sp]
  41661c:	mov	w0, w8
  416620:	ldr	w1, [sp, #12]
  416624:	ldr	x2, [sp]
  416628:	bl	402850 <error@plt>
  41662c:	bl	402bd0 <abort@plt>
  416630:	ldur	x0, [x29, #-40]
  416634:	bl	402ce0 <free@plt>
  416638:	ldp	x29, x30, [sp, #96]
  41663c:	add	sp, sp, #0x70
  416640:	ret
  416644:	sub	sp, sp, #0x120
  416648:	stp	x29, x30, [sp, #256]
  41664c:	str	x28, [sp, #272]
  416650:	add	x29, sp, #0x100
  416654:	stur	x0, [x29, #-8]
  416658:	stur	x1, [x29, #-16]
  41665c:	stur	x2, [x29, #-24]
  416660:	stur	x3, [x29, #-32]
  416664:	stur	x4, [x29, #-40]
  416668:	stur	x5, [x29, #-48]
  41666c:	ldur	x8, [x29, #-16]
  416670:	cbz	x8, 416694 <__fxstatat@plt+0x136e4>
  416674:	ldur	x0, [x29, #-8]
  416678:	ldur	x2, [x29, #-16]
  41667c:	ldur	x3, [x29, #-24]
  416680:	ldur	x4, [x29, #-32]
  416684:	adrp	x1, 41e000 <__fxstatat@plt+0x1b050>
  416688:	add	x1, x1, #0x1e0
  41668c:	bl	402f70 <fprintf@plt>
  416690:	b	4166ac <__fxstatat@plt+0x136fc>
  416694:	ldur	x0, [x29, #-8]
  416698:	ldur	x2, [x29, #-24]
  41669c:	ldur	x3, [x29, #-32]
  4166a0:	adrp	x1, 41e000 <__fxstatat@plt+0x1b050>
  4166a4:	add	x1, x1, #0x1ec
  4166a8:	bl	402f70 <fprintf@plt>
  4166ac:	ldur	x0, [x29, #-8]
  4166b0:	adrp	x8, 41e000 <__fxstatat@plt+0x1b050>
  4166b4:	add	x8, x8, #0x1f3
  4166b8:	stur	x0, [x29, #-56]
  4166bc:	mov	x0, x8
  4166c0:	bl	402f30 <gettext@plt>
  4166c4:	ldur	x8, [x29, #-56]
  4166c8:	stur	x0, [x29, #-64]
  4166cc:	mov	x0, x8
  4166d0:	adrp	x1, 41e000 <__fxstatat@plt+0x1b050>
  4166d4:	add	x1, x1, #0x4be
  4166d8:	ldur	x2, [x29, #-64]
  4166dc:	mov	w3, #0x7e3                 	// #2019
  4166e0:	bl	402f70 <fprintf@plt>
  4166e4:	adrp	x8, 41e000 <__fxstatat@plt+0x1b050>
  4166e8:	add	x8, x8, #0x1f7
  4166ec:	mov	x0, x8
  4166f0:	bl	402f30 <gettext@plt>
  4166f4:	ldur	x1, [x29, #-8]
  4166f8:	bl	402e50 <fputs_unlocked@plt>
  4166fc:	ldur	x8, [x29, #-48]
  416700:	subs	x8, x8, #0x0
  416704:	cmp	x8, #0x9
  416708:	stur	x8, [x29, #-72]
  41670c:	b.hi	416a74 <__fxstatat@plt+0x13ac4>  // b.pmore
  416710:	adrp	x8, 41e000 <__fxstatat@plt+0x1b050>
  416714:	add	x8, x8, #0x1b8
  416718:	ldur	x11, [x29, #-72]
  41671c:	ldrsw	x10, [x8, x11, lsl #2]
  416720:	add	x9, x8, x10
  416724:	br	x9
  416728:	b	416b00 <__fxstatat@plt+0x13b50>
  41672c:	ldur	x0, [x29, #-8]
  416730:	adrp	x8, 41e000 <__fxstatat@plt+0x1b050>
  416734:	add	x8, x8, #0x2c3
  416738:	stur	x0, [x29, #-80]
  41673c:	mov	x0, x8
  416740:	bl	402f30 <gettext@plt>
  416744:	ldur	x8, [x29, #-40]
  416748:	ldr	x2, [x8]
  41674c:	ldur	x8, [x29, #-80]
  416750:	stur	x0, [x29, #-88]
  416754:	mov	x0, x8
  416758:	ldur	x1, [x29, #-88]
  41675c:	bl	402f70 <fprintf@plt>
  416760:	b	416b00 <__fxstatat@plt+0x13b50>
  416764:	ldur	x0, [x29, #-8]
  416768:	adrp	x8, 41e000 <__fxstatat@plt+0x1b050>
  41676c:	add	x8, x8, #0x2d3
  416770:	stur	x0, [x29, #-96]
  416774:	mov	x0, x8
  416778:	bl	402f30 <gettext@plt>
  41677c:	ldur	x8, [x29, #-40]
  416780:	ldr	x2, [x8]
  416784:	ldur	x8, [x29, #-40]
  416788:	ldr	x3, [x8, #8]
  41678c:	ldur	x8, [x29, #-96]
  416790:	stur	x0, [x29, #-104]
  416794:	mov	x0, x8
  416798:	ldur	x1, [x29, #-104]
  41679c:	bl	402f70 <fprintf@plt>
  4167a0:	b	416b00 <__fxstatat@plt+0x13b50>
  4167a4:	ldur	x0, [x29, #-8]
  4167a8:	adrp	x8, 41e000 <__fxstatat@plt+0x1b050>
  4167ac:	add	x8, x8, #0x2ea
  4167b0:	stur	x0, [x29, #-112]
  4167b4:	mov	x0, x8
  4167b8:	bl	402f30 <gettext@plt>
  4167bc:	ldur	x8, [x29, #-40]
  4167c0:	ldr	x2, [x8]
  4167c4:	ldur	x8, [x29, #-40]
  4167c8:	ldr	x3, [x8, #8]
  4167cc:	ldur	x8, [x29, #-40]
  4167d0:	ldr	x4, [x8, #16]
  4167d4:	ldur	x8, [x29, #-112]
  4167d8:	stur	x0, [x29, #-120]
  4167dc:	mov	x0, x8
  4167e0:	ldur	x1, [x29, #-120]
  4167e4:	bl	402f70 <fprintf@plt>
  4167e8:	b	416b00 <__fxstatat@plt+0x13b50>
  4167ec:	ldur	x0, [x29, #-8]
  4167f0:	adrp	x8, 41e000 <__fxstatat@plt+0x1b050>
  4167f4:	add	x8, x8, #0x306
  4167f8:	str	x0, [sp, #128]
  4167fc:	mov	x0, x8
  416800:	bl	402f30 <gettext@plt>
  416804:	ldur	x8, [x29, #-40]
  416808:	ldr	x2, [x8]
  41680c:	ldur	x8, [x29, #-40]
  416810:	ldr	x3, [x8, #8]
  416814:	ldur	x8, [x29, #-40]
  416818:	ldr	x4, [x8, #16]
  41681c:	ldur	x8, [x29, #-40]
  416820:	ldr	x5, [x8, #24]
  416824:	ldr	x8, [sp, #128]
  416828:	str	x0, [sp, #120]
  41682c:	mov	x0, x8
  416830:	ldr	x1, [sp, #120]
  416834:	bl	402f70 <fprintf@plt>
  416838:	b	416b00 <__fxstatat@plt+0x13b50>
  41683c:	ldur	x0, [x29, #-8]
  416840:	adrp	x8, 41e000 <__fxstatat@plt+0x1b050>
  416844:	add	x8, x8, #0x326
  416848:	str	x0, [sp, #112]
  41684c:	mov	x0, x8
  416850:	bl	402f30 <gettext@plt>
  416854:	ldur	x8, [x29, #-40]
  416858:	ldr	x2, [x8]
  41685c:	ldur	x8, [x29, #-40]
  416860:	ldr	x3, [x8, #8]
  416864:	ldur	x8, [x29, #-40]
  416868:	ldr	x4, [x8, #16]
  41686c:	ldur	x8, [x29, #-40]
  416870:	ldr	x5, [x8, #24]
  416874:	ldur	x8, [x29, #-40]
  416878:	ldr	x6, [x8, #32]
  41687c:	ldr	x8, [sp, #112]
  416880:	str	x0, [sp, #104]
  416884:	mov	x0, x8
  416888:	ldr	x1, [sp, #104]
  41688c:	bl	402f70 <fprintf@plt>
  416890:	b	416b00 <__fxstatat@plt+0x13b50>
  416894:	ldur	x0, [x29, #-8]
  416898:	adrp	x8, 41e000 <__fxstatat@plt+0x1b050>
  41689c:	add	x8, x8, #0x34a
  4168a0:	str	x0, [sp, #96]
  4168a4:	mov	x0, x8
  4168a8:	bl	402f30 <gettext@plt>
  4168ac:	ldur	x8, [x29, #-40]
  4168b0:	ldr	x2, [x8]
  4168b4:	ldur	x8, [x29, #-40]
  4168b8:	ldr	x3, [x8, #8]
  4168bc:	ldur	x8, [x29, #-40]
  4168c0:	ldr	x4, [x8, #16]
  4168c4:	ldur	x8, [x29, #-40]
  4168c8:	ldr	x5, [x8, #24]
  4168cc:	ldur	x8, [x29, #-40]
  4168d0:	ldr	x6, [x8, #32]
  4168d4:	ldur	x8, [x29, #-40]
  4168d8:	ldr	x7, [x8, #40]
  4168dc:	ldr	x8, [sp, #96]
  4168e0:	str	x0, [sp, #88]
  4168e4:	mov	x0, x8
  4168e8:	ldr	x1, [sp, #88]
  4168ec:	bl	402f70 <fprintf@plt>
  4168f0:	b	416b00 <__fxstatat@plt+0x13b50>
  4168f4:	ldur	x0, [x29, #-8]
  4168f8:	adrp	x8, 41e000 <__fxstatat@plt+0x1b050>
  4168fc:	add	x8, x8, #0x372
  416900:	str	x0, [sp, #80]
  416904:	mov	x0, x8
  416908:	bl	402f30 <gettext@plt>
  41690c:	ldur	x8, [x29, #-40]
  416910:	ldr	x2, [x8]
  416914:	ldur	x8, [x29, #-40]
  416918:	ldr	x3, [x8, #8]
  41691c:	ldur	x8, [x29, #-40]
  416920:	ldr	x4, [x8, #16]
  416924:	ldur	x8, [x29, #-40]
  416928:	ldr	x5, [x8, #24]
  41692c:	ldur	x8, [x29, #-40]
  416930:	ldr	x6, [x8, #32]
  416934:	ldur	x8, [x29, #-40]
  416938:	ldr	x7, [x8, #40]
  41693c:	ldur	x8, [x29, #-40]
  416940:	ldr	x8, [x8, #48]
  416944:	ldr	x9, [sp, #80]
  416948:	str	x0, [sp, #72]
  41694c:	mov	x0, x9
  416950:	ldr	x1, [sp, #72]
  416954:	mov	x10, sp
  416958:	str	x8, [x10]
  41695c:	bl	402f70 <fprintf@plt>
  416960:	b	416b00 <__fxstatat@plt+0x13b50>
  416964:	ldur	x0, [x29, #-8]
  416968:	adrp	x8, 41e000 <__fxstatat@plt+0x1b050>
  41696c:	add	x8, x8, #0x39e
  416970:	str	x0, [sp, #64]
  416974:	mov	x0, x8
  416978:	bl	402f30 <gettext@plt>
  41697c:	ldur	x8, [x29, #-40]
  416980:	ldr	x2, [x8]
  416984:	ldur	x8, [x29, #-40]
  416988:	ldr	x3, [x8, #8]
  41698c:	ldur	x8, [x29, #-40]
  416990:	ldr	x4, [x8, #16]
  416994:	ldur	x8, [x29, #-40]
  416998:	ldr	x5, [x8, #24]
  41699c:	ldur	x8, [x29, #-40]
  4169a0:	ldr	x6, [x8, #32]
  4169a4:	ldur	x8, [x29, #-40]
  4169a8:	ldr	x7, [x8, #40]
  4169ac:	ldur	x8, [x29, #-40]
  4169b0:	ldr	x8, [x8, #48]
  4169b4:	ldur	x9, [x29, #-40]
  4169b8:	ldr	x9, [x9, #56]
  4169bc:	ldr	x10, [sp, #64]
  4169c0:	str	x0, [sp, #56]
  4169c4:	mov	x0, x10
  4169c8:	ldr	x1, [sp, #56]
  4169cc:	mov	x11, sp
  4169d0:	str	x8, [x11]
  4169d4:	mov	x8, sp
  4169d8:	str	x9, [x8, #8]
  4169dc:	bl	402f70 <fprintf@plt>
  4169e0:	b	416b00 <__fxstatat@plt+0x13b50>
  4169e4:	ldur	x0, [x29, #-8]
  4169e8:	adrp	x8, 41e000 <__fxstatat@plt+0x1b050>
  4169ec:	add	x8, x8, #0x3ce
  4169f0:	str	x0, [sp, #48]
  4169f4:	mov	x0, x8
  4169f8:	bl	402f30 <gettext@plt>
  4169fc:	ldur	x8, [x29, #-40]
  416a00:	ldr	x2, [x8]
  416a04:	ldur	x8, [x29, #-40]
  416a08:	ldr	x3, [x8, #8]
  416a0c:	ldur	x8, [x29, #-40]
  416a10:	ldr	x4, [x8, #16]
  416a14:	ldur	x8, [x29, #-40]
  416a18:	ldr	x5, [x8, #24]
  416a1c:	ldur	x8, [x29, #-40]
  416a20:	ldr	x6, [x8, #32]
  416a24:	ldur	x8, [x29, #-40]
  416a28:	ldr	x7, [x8, #40]
  416a2c:	ldur	x8, [x29, #-40]
  416a30:	ldr	x8, [x8, #48]
  416a34:	ldur	x9, [x29, #-40]
  416a38:	ldr	x9, [x9, #56]
  416a3c:	ldur	x10, [x29, #-40]
  416a40:	ldr	x10, [x10, #64]
  416a44:	ldr	x11, [sp, #48]
  416a48:	str	x0, [sp, #40]
  416a4c:	mov	x0, x11
  416a50:	ldr	x1, [sp, #40]
  416a54:	mov	x12, sp
  416a58:	str	x8, [x12]
  416a5c:	mov	x8, sp
  416a60:	str	x9, [x8, #8]
  416a64:	mov	x8, sp
  416a68:	str	x10, [x8, #16]
  416a6c:	bl	402f70 <fprintf@plt>
  416a70:	b	416b00 <__fxstatat@plt+0x13b50>
  416a74:	ldur	x0, [x29, #-8]
  416a78:	adrp	x8, 41e000 <__fxstatat@plt+0x1b050>
  416a7c:	add	x8, x8, #0x402
  416a80:	str	x0, [sp, #32]
  416a84:	mov	x0, x8
  416a88:	bl	402f30 <gettext@plt>
  416a8c:	ldur	x8, [x29, #-40]
  416a90:	ldr	x2, [x8]
  416a94:	ldur	x8, [x29, #-40]
  416a98:	ldr	x3, [x8, #8]
  416a9c:	ldur	x8, [x29, #-40]
  416aa0:	ldr	x4, [x8, #16]
  416aa4:	ldur	x8, [x29, #-40]
  416aa8:	ldr	x5, [x8, #24]
  416aac:	ldur	x8, [x29, #-40]
  416ab0:	ldr	x6, [x8, #32]
  416ab4:	ldur	x8, [x29, #-40]
  416ab8:	ldr	x7, [x8, #40]
  416abc:	ldur	x8, [x29, #-40]
  416ac0:	ldr	x8, [x8, #48]
  416ac4:	ldur	x9, [x29, #-40]
  416ac8:	ldr	x9, [x9, #56]
  416acc:	ldur	x10, [x29, #-40]
  416ad0:	ldr	x10, [x10, #64]
  416ad4:	ldr	x11, [sp, #32]
  416ad8:	str	x0, [sp, #24]
  416adc:	mov	x0, x11
  416ae0:	ldr	x1, [sp, #24]
  416ae4:	mov	x12, sp
  416ae8:	str	x8, [x12]
  416aec:	mov	x8, sp
  416af0:	str	x9, [x8, #8]
  416af4:	mov	x8, sp
  416af8:	str	x10, [x8, #16]
  416afc:	bl	402f70 <fprintf@plt>
  416b00:	ldr	x28, [sp, #272]
  416b04:	ldp	x29, x30, [sp, #256]
  416b08:	add	sp, sp, #0x120
  416b0c:	ret
  416b10:	sub	sp, sp, #0x40
  416b14:	stp	x29, x30, [sp, #48]
  416b18:	add	x29, sp, #0x30
  416b1c:	stur	x0, [x29, #-8]
  416b20:	stur	x1, [x29, #-16]
  416b24:	str	x2, [sp, #24]
  416b28:	str	x3, [sp, #16]
  416b2c:	str	x4, [sp, #8]
  416b30:	str	xzr, [sp]
  416b34:	ldr	x8, [sp, #8]
  416b38:	ldr	x9, [sp]
  416b3c:	mov	x10, #0x8                   	// #8
  416b40:	mul	x9, x10, x9
  416b44:	add	x8, x8, x9
  416b48:	ldr	x8, [x8]
  416b4c:	cbz	x8, 416b60 <__fxstatat@plt+0x13bb0>
  416b50:	ldr	x8, [sp]
  416b54:	add	x8, x8, #0x1
  416b58:	str	x8, [sp]
  416b5c:	b	416b34 <__fxstatat@plt+0x13b84>
  416b60:	ldur	x0, [x29, #-8]
  416b64:	ldur	x1, [x29, #-16]
  416b68:	ldr	x2, [sp, #24]
  416b6c:	ldr	x3, [sp, #16]
  416b70:	ldr	x4, [sp, #8]
  416b74:	ldr	x5, [sp]
  416b78:	bl	416644 <__fxstatat@plt+0x13694>
  416b7c:	ldp	x29, x30, [sp, #48]
  416b80:	add	sp, sp, #0x40
  416b84:	ret
  416b88:	sub	sp, sp, #0xb0
  416b8c:	stp	x29, x30, [sp, #160]
  416b90:	add	x29, sp, #0xa0
  416b94:	stur	x0, [x29, #-8]
  416b98:	stur	x1, [x29, #-16]
  416b9c:	stur	x2, [x29, #-24]
  416ba0:	stur	x3, [x29, #-32]
  416ba4:	stur	xzr, [x29, #-40]
  416ba8:	str	x4, [sp, #32]
  416bac:	ldur	x8, [x29, #-40]
  416bb0:	mov	w9, #0x0                   	// #0
  416bb4:	cmp	x8, #0xa
  416bb8:	str	w9, [sp, #28]
  416bbc:	b.cs	416c50 <__fxstatat@plt+0x13ca0>  // b.hs, b.nlast
  416bc0:	ldr	x8, [sp, #32]
  416bc4:	ldrsw	x9, [x8, #24]
  416bc8:	mov	w10, w9
  416bcc:	cmp	w10, #0x0
  416bd0:	cset	w10, ge  // ge = tcont
  416bd4:	str	x9, [sp, #16]
  416bd8:	tbnz	w10, #0, 416c10 <__fxstatat@plt+0x13c60>
  416bdc:	ldr	x8, [sp, #16]
  416be0:	add	w8, w8, #0x8
  416be4:	ldr	x9, [sp, #32]
  416be8:	str	w8, [x9, #24]
  416bec:	cmp	w8, #0x0
  416bf0:	cset	w8, gt
  416bf4:	tbnz	w8, #0, 416c10 <__fxstatat@plt+0x13c60>
  416bf8:	ldr	x8, [sp, #32]
  416bfc:	ldr	x9, [x8, #8]
  416c00:	ldr	x10, [sp, #16]
  416c04:	add	x9, x9, x10
  416c08:	str	x9, [sp, #8]
  416c0c:	b	416c24 <__fxstatat@plt+0x13c74>
  416c10:	ldr	x8, [sp, #32]
  416c14:	ldr	x9, [x8]
  416c18:	add	x10, x9, #0x8
  416c1c:	str	x10, [x8]
  416c20:	str	x9, [sp, #8]
  416c24:	ldr	x8, [sp, #8]
  416c28:	ldr	x8, [x8]
  416c2c:	ldur	x9, [x29, #-40]
  416c30:	mov	x10, #0x8                   	// #8
  416c34:	mul	x9, x10, x9
  416c38:	add	x10, sp, #0x28
  416c3c:	add	x9, x10, x9
  416c40:	str	x8, [x9]
  416c44:	cmp	x8, #0x0
  416c48:	cset	w11, ne  // ne = any
  416c4c:	str	w11, [sp, #28]
  416c50:	ldr	w8, [sp, #28]
  416c54:	tbnz	w8, #0, 416c5c <__fxstatat@plt+0x13cac>
  416c58:	b	416c6c <__fxstatat@plt+0x13cbc>
  416c5c:	ldur	x8, [x29, #-40]
  416c60:	add	x8, x8, #0x1
  416c64:	stur	x8, [x29, #-40]
  416c68:	b	416bac <__fxstatat@plt+0x13bfc>
  416c6c:	ldur	x0, [x29, #-8]
  416c70:	ldur	x1, [x29, #-16]
  416c74:	ldur	x2, [x29, #-24]
  416c78:	ldur	x3, [x29, #-32]
  416c7c:	ldur	x5, [x29, #-40]
  416c80:	add	x4, sp, #0x28
  416c84:	bl	416644 <__fxstatat@plt+0x13694>
  416c88:	ldp	x29, x30, [sp, #160]
  416c8c:	add	sp, sp, #0xb0
  416c90:	ret
  416c94:	sub	sp, sp, #0x120
  416c98:	stp	x29, x30, [sp, #256]
  416c9c:	str	x28, [sp, #272]
  416ca0:	add	x29, sp, #0x100
  416ca4:	str	q7, [sp, #112]
  416ca8:	str	q6, [sp, #96]
  416cac:	str	q5, [sp, #80]
  416cb0:	str	q4, [sp, #64]
  416cb4:	str	q3, [sp, #48]
  416cb8:	str	q2, [sp, #32]
  416cbc:	str	q1, [sp, #16]
  416cc0:	str	q0, [sp]
  416cc4:	str	x7, [sp, #152]
  416cc8:	str	x6, [sp, #144]
  416ccc:	str	x5, [sp, #136]
  416cd0:	str	x4, [sp, #128]
  416cd4:	stur	x0, [x29, #-8]
  416cd8:	stur	x1, [x29, #-16]
  416cdc:	stur	x2, [x29, #-24]
  416ce0:	stur	x3, [x29, #-32]
  416ce4:	mov	w8, #0xffffff80            	// #-128
  416ce8:	stur	w8, [x29, #-36]
  416cec:	mov	w8, #0xffffffe0            	// #-32
  416cf0:	stur	w8, [x29, #-40]
  416cf4:	mov	x9, sp
  416cf8:	add	x9, x9, #0x80
  416cfc:	stur	x9, [x29, #-48]
  416d00:	add	x9, sp, #0x80
  416d04:	add	x9, x9, #0x20
  416d08:	stur	x9, [x29, #-56]
  416d0c:	add	x9, x29, #0x20
  416d10:	stur	x9, [x29, #-64]
  416d14:	ldur	x0, [x29, #-8]
  416d18:	ldur	x1, [x29, #-16]
  416d1c:	ldur	x2, [x29, #-24]
  416d20:	ldur	x3, [x29, #-32]
  416d24:	ldur	q0, [x29, #-64]
  416d28:	ldur	q1, [x29, #-48]
  416d2c:	stur	q1, [x29, #-80]
  416d30:	stur	q0, [x29, #-96]
  416d34:	sub	x4, x29, #0x60
  416d38:	bl	416b88 <__fxstatat@plt+0x13bd8>
  416d3c:	ldr	x28, [sp, #272]
  416d40:	ldp	x29, x30, [sp, #256]
  416d44:	add	sp, sp, #0x120
  416d48:	ret
  416d4c:	sub	sp, sp, #0x40
  416d50:	stp	x29, x30, [sp, #48]
  416d54:	add	x29, sp, #0x30
  416d58:	adrp	x0, 41e000 <__fxstatat@plt+0x1b050>
  416d5c:	add	x0, x0, #0x43e
  416d60:	adrp	x1, 41e000 <__fxstatat@plt+0x1b050>
  416d64:	add	x1, x1, #0x453
  416d68:	adrp	x8, 41e000 <__fxstatat@plt+0x1b050>
  416d6c:	add	x8, x8, #0x469
  416d70:	adrp	x9, 41c000 <__fxstatat@plt+0x19050>
  416d74:	add	x9, x9, #0x981
  416d78:	adrp	x2, 41c000 <__fxstatat@plt+0x19050>
  416d7c:	add	x2, x2, #0xd75
  416d80:	adrp	x10, 41e000 <__fxstatat@plt+0x1b050>
  416d84:	add	x10, x10, #0x47d
  416d88:	adrp	x11, 42f000 <__fxstatat@plt+0x2c050>
  416d8c:	add	x11, x11, #0x4a0
  416d90:	stur	x1, [x29, #-8]
  416d94:	stur	x8, [x29, #-16]
  416d98:	str	x9, [sp, #24]
  416d9c:	str	x2, [sp, #16]
  416da0:	str	x10, [sp, #8]
  416da4:	str	x11, [sp]
  416da8:	bl	402f30 <gettext@plt>
  416dac:	ldur	x1, [x29, #-8]
  416db0:	bl	402ed0 <printf@plt>
  416db4:	ldur	x8, [x29, #-16]
  416db8:	mov	x0, x8
  416dbc:	bl	402f30 <gettext@plt>
  416dc0:	ldr	x1, [sp, #24]
  416dc4:	ldr	x2, [sp, #16]
  416dc8:	bl	402ed0 <printf@plt>
  416dcc:	ldr	x8, [sp, #8]
  416dd0:	mov	x0, x8
  416dd4:	bl	402f30 <gettext@plt>
  416dd8:	ldr	x8, [sp]
  416ddc:	ldr	x1, [x8]
  416de0:	bl	402e50 <fputs_unlocked@plt>
  416de4:	ldp	x29, x30, [sp, #48]
  416de8:	add	sp, sp, #0x40
  416dec:	ret
  416df0:	sub	sp, sp, #0x20
  416df4:	stp	x29, x30, [sp, #16]
  416df8:	add	x29, sp, #0x10
  416dfc:	adrp	x8, 42f000 <__fxstatat@plt+0x2c050>
  416e00:	add	x8, x8, #0xab0
  416e04:	ldrb	w9, [x8]
  416e08:	tbnz	w9, #0, 416e50 <__fxstatat@plt+0x13ea0>
  416e0c:	mov	w8, #0x0                   	// #0
  416e10:	sturb	w8, [x29, #-1]
  416e14:	bl	402880 <geteuid@plt>
  416e18:	cmp	w0, #0x0
  416e1c:	cset	w8, eq  // eq = none
  416e20:	mov	w9, #0x1                   	// #1
  416e24:	and	w8, w8, w9
  416e28:	sturb	w8, [x29, #-1]
  416e2c:	ldurb	w8, [x29, #-1]
  416e30:	and	w8, w8, #0x1
  416e34:	adrp	x10, 42f000 <__fxstatat@plt+0x2c050>
  416e38:	add	x10, x10, #0xab1
  416e3c:	strb	w8, [x10]
  416e40:	mov	w8, #0x1                   	// #1
  416e44:	adrp	x10, 42f000 <__fxstatat@plt+0x2c050>
  416e48:	add	x10, x10, #0xab0
  416e4c:	strb	w8, [x10]
  416e50:	adrp	x8, 42f000 <__fxstatat@plt+0x2c050>
  416e54:	add	x8, x8, #0xab1
  416e58:	ldrb	w9, [x8]
  416e5c:	and	w0, w9, #0x1
  416e60:	ldp	x29, x30, [sp, #16]
  416e64:	add	sp, sp, #0x20
  416e68:	ret
  416e6c:	sub	sp, sp, #0x20
  416e70:	stp	x29, x30, [sp, #16]
  416e74:	add	x29, sp, #0x10
  416e78:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  416e7c:	str	x0, [sp, #8]
  416e80:	str	x1, [sp]
  416e84:	ldr	x9, [sp]
  416e88:	udiv	x8, x8, x9
  416e8c:	ldr	x9, [sp, #8]
  416e90:	cmp	x8, x9
  416e94:	b.cs	416e9c <__fxstatat@plt+0x13eec>  // b.hs, b.nlast
  416e98:	bl	417208 <__fxstatat@plt+0x14258>
  416e9c:	ldr	x8, [sp, #8]
  416ea0:	ldr	x9, [sp]
  416ea4:	mul	x0, x8, x9
  416ea8:	bl	416eb8 <__fxstatat@plt+0x13f08>
  416eac:	ldp	x29, x30, [sp, #16]
  416eb0:	add	sp, sp, #0x20
  416eb4:	ret
  416eb8:	sub	sp, sp, #0x20
  416ebc:	stp	x29, x30, [sp, #16]
  416ec0:	add	x29, sp, #0x10
  416ec4:	str	x0, [sp, #8]
  416ec8:	ldr	x0, [sp, #8]
  416ecc:	bl	402a10 <malloc@plt>
  416ed0:	str	x0, [sp]
  416ed4:	ldr	x8, [sp]
  416ed8:	cbnz	x8, 416ee8 <__fxstatat@plt+0x13f38>
  416edc:	ldr	x8, [sp, #8]
  416ee0:	cbz	x8, 416ee8 <__fxstatat@plt+0x13f38>
  416ee4:	bl	417208 <__fxstatat@plt+0x14258>
  416ee8:	ldr	x0, [sp]
  416eec:	ldp	x29, x30, [sp, #16]
  416ef0:	add	sp, sp, #0x20
  416ef4:	ret
  416ef8:	sub	sp, sp, #0x30
  416efc:	stp	x29, x30, [sp, #32]
  416f00:	add	x29, sp, #0x20
  416f04:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  416f08:	stur	x0, [x29, #-8]
  416f0c:	str	x1, [sp, #16]
  416f10:	str	x2, [sp, #8]
  416f14:	ldr	x9, [sp, #8]
  416f18:	udiv	x8, x8, x9
  416f1c:	ldr	x9, [sp, #16]
  416f20:	cmp	x8, x9
  416f24:	b.cs	416f2c <__fxstatat@plt+0x13f7c>  // b.hs, b.nlast
  416f28:	bl	417208 <__fxstatat@plt+0x14258>
  416f2c:	ldur	x0, [x29, #-8]
  416f30:	ldr	x8, [sp, #16]
  416f34:	ldr	x9, [sp, #8]
  416f38:	mul	x1, x8, x9
  416f3c:	bl	416f4c <__fxstatat@plt+0x13f9c>
  416f40:	ldp	x29, x30, [sp, #32]
  416f44:	add	sp, sp, #0x30
  416f48:	ret
  416f4c:	sub	sp, sp, #0x30
  416f50:	stp	x29, x30, [sp, #32]
  416f54:	add	x29, sp, #0x20
  416f58:	str	x0, [sp, #16]
  416f5c:	str	x1, [sp, #8]
  416f60:	ldr	x8, [sp, #8]
  416f64:	cbnz	x8, 416f84 <__fxstatat@plt+0x13fd4>
  416f68:	ldr	x8, [sp, #16]
  416f6c:	cbz	x8, 416f84 <__fxstatat@plt+0x13fd4>
  416f70:	ldr	x0, [sp, #16]
  416f74:	bl	402ce0 <free@plt>
  416f78:	mov	x8, xzr
  416f7c:	stur	x8, [x29, #-8]
  416f80:	b	416fb0 <__fxstatat@plt+0x14000>
  416f84:	ldr	x0, [sp, #16]
  416f88:	ldr	x1, [sp, #8]
  416f8c:	bl	402b20 <realloc@plt>
  416f90:	str	x0, [sp, #16]
  416f94:	ldr	x8, [sp, #16]
  416f98:	cbnz	x8, 416fa8 <__fxstatat@plt+0x13ff8>
  416f9c:	ldr	x8, [sp, #8]
  416fa0:	cbz	x8, 416fa8 <__fxstatat@plt+0x13ff8>
  416fa4:	bl	417208 <__fxstatat@plt+0x14258>
  416fa8:	ldr	x8, [sp, #16]
  416fac:	stur	x8, [x29, #-8]
  416fb0:	ldur	x0, [x29, #-8]
  416fb4:	ldp	x29, x30, [sp, #32]
  416fb8:	add	sp, sp, #0x30
  416fbc:	ret
  416fc0:	sub	sp, sp, #0x30
  416fc4:	stp	x29, x30, [sp, #32]
  416fc8:	add	x29, sp, #0x20
  416fcc:	stur	x0, [x29, #-8]
  416fd0:	str	x1, [sp, #16]
  416fd4:	str	x2, [sp, #8]
  416fd8:	ldr	x8, [sp, #16]
  416fdc:	ldr	x8, [x8]
  416fe0:	str	x8, [sp]
  416fe4:	ldur	x8, [x29, #-8]
  416fe8:	cbnz	x8, 417044 <__fxstatat@plt+0x14094>
  416fec:	ldr	x8, [sp]
  416ff0:	cbnz	x8, 417024 <__fxstatat@plt+0x14074>
  416ff4:	ldr	x8, [sp, #8]
  416ff8:	mov	x9, #0x80                  	// #128
  416ffc:	udiv	x8, x9, x8
  417000:	str	x8, [sp]
  417004:	ldr	x8, [sp]
  417008:	cmp	x8, #0x0
  41700c:	cset	w10, ne  // ne = any
  417010:	eor	w10, w10, #0x1
  417014:	and	w10, w10, #0x1
  417018:	ldr	x8, [sp]
  41701c:	add	x8, x8, w10, sxtw
  417020:	str	x8, [sp]
  417024:	ldr	x8, [sp, #8]
  417028:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  41702c:	udiv	x8, x9, x8
  417030:	ldr	x9, [sp]
  417034:	cmp	x8, x9
  417038:	b.cs	417040 <__fxstatat@plt+0x14090>  // b.hs, b.nlast
  41703c:	bl	417208 <__fxstatat@plt+0x14258>
  417040:	b	417080 <__fxstatat@plt+0x140d0>
  417044:	ldr	x8, [sp, #8]
  417048:	mov	x9, #0x5555555555555555    	// #6148914691236517205
  41704c:	movk	x9, #0x5554
  417050:	udiv	x8, x9, x8
  417054:	ldr	x9, [sp]
  417058:	cmp	x8, x9
  41705c:	b.hi	417064 <__fxstatat@plt+0x140b4>  // b.pmore
  417060:	bl	417208 <__fxstatat@plt+0x14258>
  417064:	ldr	x8, [sp]
  417068:	mov	x9, #0x2                   	// #2
  41706c:	udiv	x8, x8, x9
  417070:	add	x8, x8, #0x1
  417074:	ldr	x9, [sp]
  417078:	add	x8, x9, x8
  41707c:	str	x8, [sp]
  417080:	ldr	x8, [sp]
  417084:	ldr	x9, [sp, #16]
  417088:	str	x8, [x9]
  41708c:	ldur	x0, [x29, #-8]
  417090:	ldr	x8, [sp]
  417094:	ldr	x9, [sp, #8]
  417098:	mul	x1, x8, x9
  41709c:	bl	416f4c <__fxstatat@plt+0x13f9c>
  4170a0:	ldp	x29, x30, [sp, #32]
  4170a4:	add	sp, sp, #0x30
  4170a8:	ret
  4170ac:	sub	sp, sp, #0x20
  4170b0:	stp	x29, x30, [sp, #16]
  4170b4:	add	x29, sp, #0x10
  4170b8:	str	x0, [sp, #8]
  4170bc:	ldr	x0, [sp, #8]
  4170c0:	bl	416eb8 <__fxstatat@plt+0x13f08>
  4170c4:	ldp	x29, x30, [sp, #16]
  4170c8:	add	sp, sp, #0x20
  4170cc:	ret
  4170d0:	sub	sp, sp, #0x20
  4170d4:	stp	x29, x30, [sp, #16]
  4170d8:	add	x29, sp, #0x10
  4170dc:	mov	x2, #0x1                   	// #1
  4170e0:	str	x0, [sp, #8]
  4170e4:	str	x1, [sp]
  4170e8:	ldr	x0, [sp, #8]
  4170ec:	ldr	x1, [sp]
  4170f0:	bl	416fc0 <__fxstatat@plt+0x14010>
  4170f4:	ldp	x29, x30, [sp, #16]
  4170f8:	add	sp, sp, #0x20
  4170fc:	ret
  417100:	sub	sp, sp, #0x20
  417104:	stp	x29, x30, [sp, #16]
  417108:	add	x29, sp, #0x10
  41710c:	str	x0, [sp, #8]
  417110:	ldr	x0, [sp, #8]
  417114:	bl	416eb8 <__fxstatat@plt+0x13f08>
  417118:	ldr	x2, [sp, #8]
  41711c:	str	x0, [sp]
  417120:	mov	w8, wzr
  417124:	mov	w1, w8
  417128:	bl	402ab0 <memset@plt>
  41712c:	ldr	x0, [sp]
  417130:	ldp	x29, x30, [sp, #16]
  417134:	add	sp, sp, #0x20
  417138:	ret
  41713c:	sub	sp, sp, #0x30
  417140:	stp	x29, x30, [sp, #32]
  417144:	add	x29, sp, #0x20
  417148:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  41714c:	stur	x0, [x29, #-8]
  417150:	str	x1, [sp, #16]
  417154:	ldr	x9, [sp, #16]
  417158:	udiv	x8, x8, x9
  41715c:	ldur	x9, [x29, #-8]
  417160:	cmp	x8, x9
  417164:	b.cc	41717c <__fxstatat@plt+0x141cc>  // b.lo, b.ul, b.last
  417168:	ldur	x0, [x29, #-8]
  41716c:	ldr	x1, [sp, #16]
  417170:	bl	402b00 <calloc@plt>
  417174:	str	x0, [sp, #8]
  417178:	cbnz	x0, 417180 <__fxstatat@plt+0x141d0>
  41717c:	bl	417208 <__fxstatat@plt+0x14258>
  417180:	ldr	x0, [sp, #8]
  417184:	ldp	x29, x30, [sp, #32]
  417188:	add	sp, sp, #0x30
  41718c:	ret
  417190:	sub	sp, sp, #0x30
  417194:	stp	x29, x30, [sp, #32]
  417198:	add	x29, sp, #0x20
  41719c:	stur	x0, [x29, #-8]
  4171a0:	str	x1, [sp, #16]
  4171a4:	ldr	x0, [sp, #16]
  4171a8:	bl	416eb8 <__fxstatat@plt+0x13f08>
  4171ac:	ldur	x1, [x29, #-8]
  4171b0:	ldr	x2, [sp, #16]
  4171b4:	str	x0, [sp, #8]
  4171b8:	bl	4027f0 <memcpy@plt>
  4171bc:	ldr	x0, [sp, #8]
  4171c0:	ldp	x29, x30, [sp, #32]
  4171c4:	add	sp, sp, #0x30
  4171c8:	ret
  4171cc:	sub	sp, sp, #0x20
  4171d0:	stp	x29, x30, [sp, #16]
  4171d4:	add	x29, sp, #0x10
  4171d8:	str	x0, [sp, #8]
  4171dc:	ldr	x0, [sp, #8]
  4171e0:	ldr	x8, [sp, #8]
  4171e4:	str	x0, [sp]
  4171e8:	mov	x0, x8
  4171ec:	bl	402810 <strlen@plt>
  4171f0:	add	x1, x0, #0x1
  4171f4:	ldr	x0, [sp]
  4171f8:	bl	417190 <__fxstatat@plt+0x141e0>
  4171fc:	ldp	x29, x30, [sp, #16]
  417200:	add	sp, sp, #0x20
  417204:	ret
  417208:	sub	sp, sp, #0x30
  41720c:	stp	x29, x30, [sp, #32]
  417210:	add	x29, sp, #0x20
  417214:	adrp	x8, 42f000 <__fxstatat@plt+0x2c050>
  417218:	add	x8, x8, #0x420
  41721c:	adrp	x0, 41e000 <__fxstatat@plt+0x1b050>
  417220:	add	x0, x0, #0x4ed
  417224:	mov	w9, wzr
  417228:	adrp	x2, 41d000 <__fxstatat@plt+0x1a050>
  41722c:	add	x2, x2, #0x60e
  417230:	ldr	w10, [x8]
  417234:	stur	w9, [x29, #-4]
  417238:	str	x2, [sp, #16]
  41723c:	str	w10, [sp, #12]
  417240:	bl	402f30 <gettext@plt>
  417244:	ldr	w9, [sp, #12]
  417248:	str	x0, [sp]
  41724c:	mov	w0, w9
  417250:	ldur	w1, [x29, #-4]
  417254:	ldr	x2, [sp, #16]
  417258:	ldr	x3, [sp]
  41725c:	bl	402850 <error@plt>
  417260:	bl	402bd0 <abort@plt>
  417264:	sub	sp, sp, #0x90
  417268:	stp	x29, x30, [sp, #128]
  41726c:	add	x29, sp, #0x80
  417270:	stur	x0, [x29, #-16]
  417274:	stur	xzr, [x29, #-32]
  417278:	ldur	x8, [x29, #-16]
  41727c:	stur	x8, [x29, #-40]
  417280:	str	x1, [sp, #8]
  417284:	ldur	x8, [x29, #-40]
  417288:	ldrb	w9, [x8]
  41728c:	cbnz	w9, 4172b8 <__fxstatat@plt+0x14308>
  417290:	ldur	x0, [x29, #-32]
  417294:	ldr	x8, [sp, #8]
  417298:	ldr	q0, [x8]
  41729c:	add	x1, sp, #0x30
  4172a0:	str	q0, [sp, #48]
  4172a4:	ldr	q0, [x8, #16]
  4172a8:	str	q0, [sp, #64]
  4172ac:	bl	417370 <__fxstatat@plt+0x143c0>
  4172b0:	stur	x0, [x29, #-8]
  4172b4:	b	417360 <__fxstatat@plt+0x143b0>
  4172b8:	ldur	x8, [x29, #-40]
  4172bc:	ldrb	w9, [x8]
  4172c0:	cmp	w9, #0x25
  4172c4:	b.eq	4172cc <__fxstatat@plt+0x1431c>  // b.none
  4172c8:	b	417308 <__fxstatat@plt+0x14358>
  4172cc:	ldur	x8, [x29, #-40]
  4172d0:	add	x8, x8, #0x1
  4172d4:	stur	x8, [x29, #-40]
  4172d8:	ldur	x8, [x29, #-40]
  4172dc:	ldrb	w9, [x8]
  4172e0:	cmp	w9, #0x73
  4172e4:	b.eq	4172ec <__fxstatat@plt+0x1433c>  // b.none
  4172e8:	b	417308 <__fxstatat@plt+0x14358>
  4172ec:	ldur	x8, [x29, #-40]
  4172f0:	add	x8, x8, #0x1
  4172f4:	stur	x8, [x29, #-40]
  4172f8:	ldur	x8, [x29, #-32]
  4172fc:	add	x8, x8, #0x1
  417300:	stur	x8, [x29, #-32]
  417304:	b	417284 <__fxstatat@plt+0x142d4>
  417308:	ldur	x1, [x29, #-16]
  41730c:	ldr	x8, [sp, #8]
  417310:	ldr	q0, [x8]
  417314:	add	x2, sp, #0x10
  417318:	str	q0, [sp, #16]
  41731c:	ldr	q0, [x8, #16]
  417320:	str	q0, [sp, #32]
  417324:	sub	x0, x29, #0x18
  417328:	bl	402d50 <vasprintf@plt>
  41732c:	cmp	w0, #0x0
  417330:	cset	w9, ge  // ge = tcont
  417334:	tbnz	w9, #0, 417358 <__fxstatat@plt+0x143a8>
  417338:	bl	402ef0 <__errno_location@plt>
  41733c:	ldr	w8, [x0]
  417340:	cmp	w8, #0xc
  417344:	b.ne	41734c <__fxstatat@plt+0x1439c>  // b.any
  417348:	bl	417208 <__fxstatat@plt+0x14258>
  41734c:	mov	x8, xzr
  417350:	stur	x8, [x29, #-8]
  417354:	b	417360 <__fxstatat@plt+0x143b0>
  417358:	ldur	x8, [x29, #-24]
  41735c:	stur	x8, [x29, #-8]
  417360:	ldur	x0, [x29, #-8]
  417364:	ldp	x29, x30, [sp, #128]
  417368:	add	sp, sp, #0x90
  41736c:	ret
  417370:	sub	sp, sp, #0xd0
  417374:	stp	x29, x30, [sp, #192]
  417378:	add	x29, sp, #0xc0
  41737c:	stur	x0, [x29, #-16]
  417380:	mov	x8, xzr
  417384:	stur	x8, [x29, #-72]
  417388:	ldr	q0, [x1]
  41738c:	ldr	q1, [x1, #16]
  417390:	stur	q1, [x29, #-48]
  417394:	stur	q0, [x29, #-64]
  417398:	ldur	x8, [x29, #-16]
  41739c:	stur	x8, [x29, #-80]
  4173a0:	str	x1, [sp, #72]
  4173a4:	b	4173a8 <__fxstatat@plt+0x143f8>
  4173a8:	ldur	x8, [x29, #-80]
  4173ac:	cbz	x8, 417464 <__fxstatat@plt+0x144b4>
  4173b0:	b	4173b4 <__fxstatat@plt+0x14404>
  4173b4:	sub	x8, x29, #0x40
  4173b8:	add	x8, x8, #0x18
  4173bc:	ldur	w9, [x29, #-40]
  4173c0:	mov	w10, w9
  4173c4:	str	x8, [sp, #64]
  4173c8:	str	w10, [sp, #60]
  4173cc:	tbz	w9, #31, 417404 <__fxstatat@plt+0x14454>
  4173d0:	b	4173d4 <__fxstatat@plt+0x14424>
  4173d4:	ldr	w8, [sp, #60]
  4173d8:	add	w9, w8, #0x8
  4173dc:	ldr	x10, [sp, #64]
  4173e0:	str	w9, [x10]
  4173e4:	subs	w9, w9, #0x0
  4173e8:	b.gt	417404 <__fxstatat@plt+0x14454>
  4173ec:	b	4173f0 <__fxstatat@plt+0x14440>
  4173f0:	ldur	x8, [x29, #-56]
  4173f4:	ldr	w9, [sp, #60]
  4173f8:	add	x8, x8, w9, sxtw
  4173fc:	str	x8, [sp, #48]
  417400:	b	417418 <__fxstatat@plt+0x14468>
  417404:	ldur	x8, [x29, #-64]
  417408:	add	x9, x8, #0x8
  41740c:	stur	x9, [x29, #-64]
  417410:	str	x8, [sp, #48]
  417414:	b	417418 <__fxstatat@plt+0x14468>
  417418:	ldr	x8, [sp, #48]
  41741c:	ldr	x8, [x8]
  417420:	str	x8, [sp, #96]
  417424:	ldur	x0, [x29, #-72]
  417428:	ldr	x8, [sp, #96]
  41742c:	str	x0, [sp, #40]
  417430:	mov	x0, x8
  417434:	bl	402810 <strlen@plt>
  417438:	ldr	x8, [sp, #40]
  41743c:	str	x0, [sp, #32]
  417440:	mov	x0, x8
  417444:	ldr	x1, [sp, #32]
  417448:	bl	419f64 <__fxstatat@plt+0x16fb4>
  41744c:	stur	x0, [x29, #-72]
  417450:	b	417454 <__fxstatat@plt+0x144a4>
  417454:	ldur	x8, [x29, #-80]
  417458:	subs	x8, x8, #0x1
  41745c:	stur	x8, [x29, #-80]
  417460:	b	4173a8 <__fxstatat@plt+0x143f8>
  417464:	ldur	x8, [x29, #-72]
  417468:	adds	x8, x8, #0x1
  41746c:	b.eq	417484 <__fxstatat@plt+0x144d4>  // b.none
  417470:	b	417474 <__fxstatat@plt+0x144c4>
  417474:	ldur	x8, [x29, #-72]
  417478:	lsr	x8, x8, #31
  41747c:	cbz	x8, 41749c <__fxstatat@plt+0x144ec>
  417480:	b	417484 <__fxstatat@plt+0x144d4>
  417484:	bl	402ef0 <__errno_location@plt>
  417488:	mov	w8, #0x4b                  	// #75
  41748c:	str	w8, [x0]
  417490:	mov	x9, xzr
  417494:	stur	x9, [x29, #-8]
  417498:	b	417598 <__fxstatat@plt+0x145e8>
  41749c:	ldur	x8, [x29, #-72]
  4174a0:	add	x0, x8, #0x1
  4174a4:	bl	416eb8 <__fxstatat@plt+0x13f08>
  4174a8:	stur	x0, [x29, #-24]
  4174ac:	ldur	x8, [x29, #-24]
  4174b0:	stur	x8, [x29, #-88]
  4174b4:	ldur	x8, [x29, #-16]
  4174b8:	stur	x8, [x29, #-80]
  4174bc:	b	4174c0 <__fxstatat@plt+0x14510>
  4174c0:	ldur	x8, [x29, #-80]
  4174c4:	cbz	x8, 417580 <__fxstatat@plt+0x145d0>
  4174c8:	b	4174cc <__fxstatat@plt+0x1451c>
  4174cc:	ldr	x8, [sp, #72]
  4174d0:	ldr	w9, [x8, #24]!
  4174d4:	mov	w10, w9
  4174d8:	str	x8, [sp, #24]
  4174dc:	str	w10, [sp, #20]
  4174e0:	tbz	w9, #31, 41751c <__fxstatat@plt+0x1456c>
  4174e4:	b	4174e8 <__fxstatat@plt+0x14538>
  4174e8:	ldr	w8, [sp, #20]
  4174ec:	add	w9, w8, #0x8
  4174f0:	ldr	x10, [sp, #24]
  4174f4:	str	w9, [x10]
  4174f8:	subs	w9, w9, #0x0
  4174fc:	b.gt	41751c <__fxstatat@plt+0x1456c>
  417500:	b	417504 <__fxstatat@plt+0x14554>
  417504:	ldr	x8, [sp, #72]
  417508:	ldr	x9, [x8, #8]
  41750c:	ldr	w10, [sp, #20]
  417510:	add	x9, x9, w10, sxtw
  417514:	str	x9, [sp, #8]
  417518:	b	417534 <__fxstatat@plt+0x14584>
  41751c:	ldr	x8, [sp, #72]
  417520:	ldr	x9, [x8]
  417524:	add	x10, x9, #0x8
  417528:	str	x10, [x8]
  41752c:	str	x9, [sp, #8]
  417530:	b	417534 <__fxstatat@plt+0x14584>
  417534:	ldr	x8, [sp, #8]
  417538:	ldr	x8, [x8]
  41753c:	str	x8, [sp, #88]
  417540:	ldr	x0, [sp, #88]
  417544:	bl	402810 <strlen@plt>
  417548:	str	x0, [sp, #80]
  41754c:	ldur	x0, [x29, #-88]
  417550:	ldr	x1, [sp, #88]
  417554:	ldr	x2, [sp, #80]
  417558:	bl	4027f0 <memcpy@plt>
  41755c:	ldr	x8, [sp, #80]
  417560:	ldur	x9, [x29, #-88]
  417564:	add	x8, x9, x8
  417568:	stur	x8, [x29, #-88]
  41756c:	b	417570 <__fxstatat@plt+0x145c0>
  417570:	ldur	x8, [x29, #-80]
  417574:	subs	x8, x8, #0x1
  417578:	stur	x8, [x29, #-80]
  41757c:	b	4174c0 <__fxstatat@plt+0x14510>
  417580:	ldur	x8, [x29, #-88]
  417584:	mov	w9, wzr
  417588:	strb	w9, [x8]
  41758c:	ldur	x8, [x29, #-24]
  417590:	stur	x8, [x29, #-8]
  417594:	b	417598 <__fxstatat@plt+0x145e8>
  417598:	ldur	x0, [x29, #-8]
  41759c:	ldp	x29, x30, [sp, #192]
  4175a0:	add	sp, sp, #0xd0
  4175a4:	ret
  4175a8:	sub	sp, sp, #0x30
  4175ac:	stp	x29, x30, [sp, #32]
  4175b0:	add	x29, sp, #0x20
  4175b4:	mov	x8, xzr
  4175b8:	adrp	x9, 42f000 <__fxstatat@plt+0x2c050>
  4175bc:	add	x9, x9, #0x4a8
  4175c0:	add	x0, sp, #0x10
  4175c4:	add	x1, sp, #0x8
  4175c8:	str	x8, [sp, #16]
  4175cc:	str	xzr, [sp, #8]
  4175d0:	ldr	x2, [x9]
  4175d4:	bl	402cd0 <getline@plt>
  4175d8:	str	x0, [sp]
  4175dc:	ldr	x8, [sp]
  4175e0:	cmp	x8, #0x0
  4175e4:	cset	w10, gt
  4175e8:	tbnz	w10, #0, 4175f8 <__fxstatat@plt+0x14648>
  4175ec:	mov	w8, #0x0                   	// #0
  4175f0:	sturb	w8, [x29, #-1]
  4175f4:	b	417644 <__fxstatat@plt+0x14694>
  4175f8:	ldr	x8, [sp, #16]
  4175fc:	ldr	x9, [sp]
  417600:	subs	x9, x9, #0x1
  417604:	ldrb	w10, [x8, x9]
  417608:	cmp	w10, #0xa
  41760c:	b.ne	417628 <__fxstatat@plt+0x14678>  // b.any
  417610:	ldr	x8, [sp, #16]
  417614:	ldr	x9, [sp]
  417618:	subs	x9, x9, #0x1
  41761c:	add	x8, x8, x9
  417620:	mov	w10, #0x0                   	// #0
  417624:	strb	w10, [x8]
  417628:	ldr	x0, [sp, #16]
  41762c:	bl	402860 <rpmatch@plt>
  417630:	mov	w8, wzr
  417634:	cmp	w8, w0
  417638:	cset	w8, lt  // lt = tstop
  41763c:	and	w8, w8, #0x1
  417640:	sturb	w8, [x29, #-1]
  417644:	ldr	x0, [sp, #16]
  417648:	bl	402ce0 <free@plt>
  41764c:	ldurb	w8, [x29, #-1]
  417650:	and	w0, w8, #0x1
  417654:	ldp	x29, x30, [sp, #32]
  417658:	add	sp, sp, #0x30
  41765c:	ret
  417660:	sub	sp, sp, #0x20
  417664:	stp	x29, x30, [sp, #16]
  417668:	add	x29, sp, #0x10
  41766c:	str	x0, [sp]
  417670:	ldr	x8, [sp]
  417674:	cbz	x8, 417684 <__fxstatat@plt+0x146d4>
  417678:	ldr	x0, [sp]
  41767c:	bl	402e60 <__freading@plt>
  417680:	cbnz	w0, 417694 <__fxstatat@plt+0x146e4>
  417684:	ldr	x0, [sp]
  417688:	bl	402dc0 <fflush@plt>
  41768c:	stur	w0, [x29, #-4]
  417690:	b	4176a8 <__fxstatat@plt+0x146f8>
  417694:	ldr	x0, [sp]
  417698:	bl	4176b8 <__fxstatat@plt+0x14708>
  41769c:	ldr	x0, [sp]
  4176a0:	bl	402dc0 <fflush@plt>
  4176a4:	stur	w0, [x29, #-4]
  4176a8:	ldur	w0, [x29, #-4]
  4176ac:	ldp	x29, x30, [sp, #16]
  4176b0:	add	sp, sp, #0x20
  4176b4:	ret
  4176b8:	sub	sp, sp, #0x20
  4176bc:	stp	x29, x30, [sp, #16]
  4176c0:	add	x29, sp, #0x10
  4176c4:	str	x0, [sp, #8]
  4176c8:	ldr	x8, [sp, #8]
  4176cc:	ldr	w9, [x8]
  4176d0:	and	w9, w9, #0x100
  4176d4:	cbz	w9, 4176ec <__fxstatat@plt+0x1473c>
  4176d8:	ldr	x0, [sp, #8]
  4176dc:	mov	x8, xzr
  4176e0:	mov	x1, x8
  4176e4:	mov	w2, #0x1                   	// #1
  4176e8:	bl	417788 <__fxstatat@plt+0x147d8>
  4176ec:	ldp	x29, x30, [sp, #16]
  4176f0:	add	sp, sp, #0x20
  4176f4:	ret
  4176f8:	sub	sp, sp, #0x20
  4176fc:	str	x0, [sp, #16]
  417700:	ldr	x8, [sp, #16]
  417704:	ldr	x8, [x8, #40]
  417708:	ldr	x9, [sp, #16]
  41770c:	ldr	x9, [x9, #32]
  417710:	cmp	x8, x9
  417714:	b.ls	417720 <__fxstatat@plt+0x14770>  // b.plast
  417718:	str	xzr, [sp, #24]
  41771c:	b	41777c <__fxstatat@plt+0x147cc>
  417720:	ldr	x8, [sp, #16]
  417724:	ldr	x8, [x8, #16]
  417728:	ldr	x9, [sp, #16]
  41772c:	ldr	x9, [x9, #8]
  417730:	subs	x8, x8, x9
  417734:	ldr	x9, [sp, #16]
  417738:	ldr	w10, [x9]
  41773c:	and	w10, w10, #0x100
  417740:	str	x8, [sp, #8]
  417744:	cbz	w10, 417764 <__fxstatat@plt+0x147b4>
  417748:	ldr	x8, [sp, #16]
  41774c:	ldr	x8, [x8, #88]
  417750:	ldr	x9, [sp, #16]
  417754:	ldr	x9, [x9, #72]
  417758:	subs	x8, x8, x9
  41775c:	str	x8, [sp]
  417760:	b	41776c <__fxstatat@plt+0x147bc>
  417764:	mov	x8, xzr
  417768:	str	x8, [sp]
  41776c:	ldr	x8, [sp]
  417770:	ldr	x9, [sp, #8]
  417774:	add	x8, x9, x8
  417778:	str	x8, [sp, #24]
  41777c:	ldr	x0, [sp, #24]
  417780:	add	sp, sp, #0x20
  417784:	ret
  417788:	sub	sp, sp, #0x40
  41778c:	stp	x29, x30, [sp, #48]
  417790:	add	x29, sp, #0x30
  417794:	stur	x0, [x29, #-16]
  417798:	str	x1, [sp, #24]
  41779c:	str	w2, [sp, #20]
  4177a0:	ldur	x8, [x29, #-16]
  4177a4:	ldr	x8, [x8, #16]
  4177a8:	ldur	x9, [x29, #-16]
  4177ac:	ldr	x9, [x9, #8]
  4177b0:	cmp	x8, x9
  4177b4:	b.ne	417834 <__fxstatat@plt+0x14884>  // b.any
  4177b8:	ldur	x8, [x29, #-16]
  4177bc:	ldr	x8, [x8, #40]
  4177c0:	ldur	x9, [x29, #-16]
  4177c4:	ldr	x9, [x9, #32]
  4177c8:	cmp	x8, x9
  4177cc:	b.ne	417834 <__fxstatat@plt+0x14884>  // b.any
  4177d0:	ldur	x8, [x29, #-16]
  4177d4:	ldr	x8, [x8, #72]
  4177d8:	cbnz	x8, 417834 <__fxstatat@plt+0x14884>
  4177dc:	ldur	x0, [x29, #-16]
  4177e0:	bl	4029a0 <fileno@plt>
  4177e4:	ldr	x1, [sp, #24]
  4177e8:	ldr	w2, [sp, #20]
  4177ec:	bl	402960 <lseek@plt>
  4177f0:	str	x0, [sp, #8]
  4177f4:	ldr	x8, [sp, #8]
  4177f8:	mov	x9, #0xffffffffffffffff    	// #-1
  4177fc:	cmp	x8, x9
  417800:	b.ne	417810 <__fxstatat@plt+0x14860>  // b.any
  417804:	mov	w8, #0xffffffff            	// #-1
  417808:	stur	w8, [x29, #-4]
  41780c:	b	417848 <__fxstatat@plt+0x14898>
  417810:	ldur	x8, [x29, #-16]
  417814:	ldr	w9, [x8]
  417818:	and	w9, w9, #0xffffffef
  41781c:	str	w9, [x8]
  417820:	ldr	x8, [sp, #8]
  417824:	ldur	x10, [x29, #-16]
  417828:	str	x8, [x10, #144]
  41782c:	stur	wzr, [x29, #-4]
  417830:	b	417848 <__fxstatat@plt+0x14898>
  417834:	ldur	x0, [x29, #-16]
  417838:	ldr	x1, [sp, #24]
  41783c:	ldr	w2, [sp, #20]
  417840:	bl	402cc0 <fseeko@plt>
  417844:	stur	w0, [x29, #-4]
  417848:	ldur	w0, [x29, #-4]
  41784c:	ldp	x29, x30, [sp, #48]
  417850:	add	sp, sp, #0x40
  417854:	ret
  417858:	sub	sp, sp, #0x50
  41785c:	stp	x29, x30, [sp, #64]
  417860:	add	x29, sp, #0x40
  417864:	stur	x0, [x29, #-16]
  417868:	stur	x1, [x29, #-24]
  41786c:	str	x2, [sp, #32]
  417870:	str	x3, [sp, #24]
  417874:	ldur	x8, [x29, #-16]
  417878:	cbnz	x8, 417884 <__fxstatat@plt+0x148d4>
  41787c:	add	x8, sp, #0xc
  417880:	stur	x8, [x29, #-16]
  417884:	ldur	x0, [x29, #-16]
  417888:	ldur	x1, [x29, #-24]
  41788c:	ldr	x2, [sp, #32]
  417890:	ldr	x3, [sp, #24]
  417894:	bl	4027e0 <mbrtowc@plt>
  417898:	str	x0, [sp, #16]
  41789c:	ldr	x8, [sp, #16]
  4178a0:	mov	x9, #0xfffffffffffffffe    	// #-2
  4178a4:	cmp	x9, x8
  4178a8:	b.hi	4178e8 <__fxstatat@plt+0x14938>  // b.pmore
  4178ac:	ldr	x8, [sp, #32]
  4178b0:	cbz	x8, 4178e8 <__fxstatat@plt+0x14938>
  4178b4:	mov	w8, wzr
  4178b8:	mov	w0, w8
  4178bc:	bl	418460 <__fxstatat@plt+0x154b0>
  4178c0:	tbnz	w0, #0, 4178e8 <__fxstatat@plt+0x14938>
  4178c4:	ldur	x8, [x29, #-24]
  4178c8:	ldrb	w9, [x8]
  4178cc:	strb	w9, [sp, #11]
  4178d0:	ldrb	w9, [sp, #11]
  4178d4:	ldur	x8, [x29, #-16]
  4178d8:	str	w9, [x8]
  4178dc:	mov	x8, #0x1                   	// #1
  4178e0:	stur	x8, [x29, #-8]
  4178e4:	b	4178f0 <__fxstatat@plt+0x14940>
  4178e8:	ldr	x8, [sp, #16]
  4178ec:	stur	x8, [x29, #-8]
  4178f0:	ldur	x0, [x29, #-8]
  4178f4:	ldp	x29, x30, [sp, #64]
  4178f8:	add	sp, sp, #0x50
  4178fc:	ret
  417900:	sub	sp, sp, #0x30
  417904:	stp	x29, x30, [sp, #32]
  417908:	add	x29, sp, #0x20
  41790c:	str	x0, [sp, #16]
  417910:	str	w1, [sp, #12]
  417914:	str	x2, [sp]
  417918:	ldr	w8, [sp, #12]
  41791c:	and	w8, w8, #0xf000
  417920:	cmp	w8, #0x1, lsl #12
  417924:	b.ne	417948 <__fxstatat@plt+0x14998>  // b.any
  417928:	ldr	x8, [sp]
  41792c:	cbnz	x8, 417948 <__fxstatat@plt+0x14998>
  417930:	ldr	x0, [sp, #16]
  417934:	ldr	w8, [sp, #12]
  417938:	and	w1, w8, #0xffffefff
  41793c:	bl	402970 <mkfifo@plt>
  417940:	stur	w0, [x29, #-4]
  417944:	b	41795c <__fxstatat@plt+0x149ac>
  417948:	ldr	x0, [sp, #16]
  41794c:	ldr	w1, [sp, #12]
  417950:	ldr	x2, [sp]
  417954:	bl	41aec8 <__fxstatat@plt+0x17f18>
  417958:	stur	w0, [x29, #-4]
  41795c:	ldur	w0, [x29, #-4]
  417960:	ldp	x29, x30, [sp, #32]
  417964:	add	sp, sp, #0x30
  417968:	ret
  41796c:	sub	sp, sp, #0x30
  417970:	stp	x29, x30, [sp, #32]
  417974:	add	x29, sp, #0x20
  417978:	mov	w8, wzr
  41797c:	add	x2, sp, #0x8
  417980:	str	x0, [sp, #16]
  417984:	ldr	x0, [sp, #16]
  417988:	mov	w1, w8
  41798c:	bl	402d40 <acl_get_entry@plt>
  417990:	str	w0, [sp, #4]
  417994:	ldr	w8, [sp, #4]
  417998:	cmp	w8, #0x0
  41799c:	cset	w8, le
  4179a0:	tbnz	w8, #0, 417a10 <__fxstatat@plt+0x14a60>
  4179a4:	ldr	x0, [sp, #8]
  4179a8:	mov	x1, sp
  4179ac:	bl	402aa0 <acl_get_tag_type@plt>
  4179b0:	cmp	w0, #0x0
  4179b4:	cset	w8, ge  // ge = tcont
  4179b8:	tbnz	w8, #0, 4179c8 <__fxstatat@plt+0x14a18>
  4179bc:	mov	w8, #0xffffffff            	// #-1
  4179c0:	stur	w8, [x29, #-4]
  4179c4:	b	417a18 <__fxstatat@plt+0x14a68>
  4179c8:	ldr	w8, [sp]
  4179cc:	cmp	w8, #0x1
  4179d0:	b.eq	4179f8 <__fxstatat@plt+0x14a48>  // b.none
  4179d4:	ldr	w8, [sp]
  4179d8:	cmp	w8, #0x4
  4179dc:	b.eq	4179f8 <__fxstatat@plt+0x14a48>  // b.none
  4179e0:	ldr	w8, [sp]
  4179e4:	cmp	w8, #0x20
  4179e8:	b.eq	4179f8 <__fxstatat@plt+0x14a48>  // b.none
  4179ec:	mov	w8, #0x1                   	// #1
  4179f0:	stur	w8, [x29, #-4]
  4179f4:	b	417a18 <__fxstatat@plt+0x14a68>
  4179f8:	ldr	x0, [sp, #16]
  4179fc:	mov	w1, #0x1                   	// #1
  417a00:	add	x2, sp, #0x8
  417a04:	bl	402d40 <acl_get_entry@plt>
  417a08:	str	w0, [sp, #4]
  417a0c:	b	417994 <__fxstatat@plt+0x149e4>
  417a10:	ldr	w8, [sp, #4]
  417a14:	stur	w8, [x29, #-4]
  417a18:	ldur	w0, [x29, #-4]
  417a1c:	ldp	x29, x30, [sp, #32]
  417a20:	add	sp, sp, #0x30
  417a24:	ret
  417a28:	sub	sp, sp, #0x20
  417a2c:	stp	x29, x30, [sp, #16]
  417a30:	add	x29, sp, #0x10
  417a34:	str	x0, [sp, #8]
  417a38:	ldr	x0, [sp, #8]
  417a3c:	bl	402870 <acl_entries@plt>
  417a40:	cmp	w0, #0x0
  417a44:	cset	w8, gt
  417a48:	and	w0, w8, #0x1
  417a4c:	ldp	x29, x30, [sp, #16]
  417a50:	add	sp, sp, #0x20
  417a54:	ret
  417a58:	sub	sp, sp, #0x20
  417a5c:	stp	x29, x30, [sp, #16]
  417a60:	add	x29, sp, #0x10
  417a64:	str	x0, [sp, #8]
  417a68:	ldr	x8, [sp, #8]
  417a6c:	ldr	x8, [x8, #8]
  417a70:	cbz	x8, 417a80 <__fxstatat@plt+0x14ad0>
  417a74:	ldr	x8, [sp, #8]
  417a78:	ldr	x0, [x8, #8]
  417a7c:	bl	402fa0 <acl_free@plt>
  417a80:	ldr	x8, [sp, #8]
  417a84:	ldr	x8, [x8, #16]
  417a88:	cbz	x8, 417a98 <__fxstatat@plt+0x14ae8>
  417a8c:	ldr	x8, [sp, #8]
  417a90:	ldr	x0, [x8, #16]
  417a94:	bl	402fa0 <acl_free@plt>
  417a98:	ldp	x29, x30, [sp, #16]
  417a9c:	add	sp, sp, #0x20
  417aa0:	ret
  417aa4:	sub	sp, sp, #0x40
  417aa8:	stp	x29, x30, [sp, #48]
  417aac:	add	x29, sp, #0x30
  417ab0:	mov	x8, #0x20                  	// #32
  417ab4:	mov	w9, #0xffffffff            	// #-1
  417ab8:	mov	w10, wzr
  417abc:	stur	x0, [x29, #-16]
  417ac0:	stur	w1, [x29, #-20]
  417ac4:	str	w2, [sp, #24]
  417ac8:	str	x3, [sp, #16]
  417acc:	ldr	x0, [sp, #16]
  417ad0:	mov	w1, w10
  417ad4:	mov	x2, x8
  417ad8:	str	w9, [sp, #12]
  417adc:	bl	402ab0 <memset@plt>
  417ae0:	ldr	w9, [sp, #24]
  417ae4:	ldr	x8, [sp, #16]
  417ae8:	str	w9, [x8]
  417aec:	ldur	w9, [x29, #-20]
  417af0:	ldr	w10, [sp, #12]
  417af4:	cmp	w9, w10
  417af8:	b.eq	417b10 <__fxstatat@plt+0x14b60>  // b.none
  417afc:	ldur	w0, [x29, #-20]
  417b00:	bl	402b60 <acl_get_fd@plt>
  417b04:	ldr	x8, [sp, #16]
  417b08:	str	x0, [x8, #8]
  417b0c:	b	417b24 <__fxstatat@plt+0x14b74>
  417b10:	ldur	x0, [x29, #-16]
  417b14:	mov	w1, #0x8000                	// #32768
  417b18:	bl	402cb0 <acl_get_file@plt>
  417b1c:	ldr	x8, [sp, #16]
  417b20:	str	x0, [x8, #8]
  417b24:	ldr	x8, [sp, #16]
  417b28:	ldr	x8, [x8, #8]
  417b2c:	cbnz	x8, 417b54 <__fxstatat@plt+0x14ba4>
  417b30:	bl	402ef0 <__errno_location@plt>
  417b34:	ldr	w0, [x0]
  417b38:	bl	41a6dc <__fxstatat@plt+0x1772c>
  417b3c:	mov	w8, wzr
  417b40:	mov	w9, #0xffffffff            	// #-1
  417b44:	tst	w0, #0x1
  417b48:	csel	w8, w9, w8, ne  // ne = any
  417b4c:	stur	w8, [x29, #-4]
  417b50:	b	417b94 <__fxstatat@plt+0x14be4>
  417b54:	ldr	w8, [sp, #24]
  417b58:	and	w8, w8, #0xf000
  417b5c:	cmp	w8, #0x4, lsl #12
  417b60:	b.ne	417b90 <__fxstatat@plt+0x14be0>  // b.any
  417b64:	ldur	x0, [x29, #-16]
  417b68:	mov	w1, #0x4000                	// #16384
  417b6c:	bl	402cb0 <acl_get_file@plt>
  417b70:	ldr	x8, [sp, #16]
  417b74:	str	x0, [x8, #16]
  417b78:	ldr	x8, [sp, #16]
  417b7c:	ldr	x8, [x8, #16]
  417b80:	cbnz	x8, 417b90 <__fxstatat@plt+0x14be0>
  417b84:	mov	w8, #0xffffffff            	// #-1
  417b88:	stur	w8, [x29, #-4]
  417b8c:	b	417b94 <__fxstatat@plt+0x14be4>
  417b90:	stur	wzr, [x29, #-4]
  417b94:	ldur	w0, [x29, #-4]
  417b98:	ldp	x29, x30, [sp, #48]
  417b9c:	add	sp, sp, #0x40
  417ba0:	ret
  417ba4:	sub	sp, sp, #0x30
  417ba8:	stp	x29, x30, [sp, #32]
  417bac:	add	x29, sp, #0x20
  417bb0:	mov	w8, #0xffffffff            	// #-1
  417bb4:	str	x0, [sp, #16]
  417bb8:	str	w1, [sp, #12]
  417bbc:	str	w2, [sp, #8]
  417bc0:	ldr	w9, [sp, #12]
  417bc4:	cmp	w9, w8
  417bc8:	b.eq	417be0 <__fxstatat@plt+0x14c30>  // b.none
  417bcc:	ldr	w0, [sp, #12]
  417bd0:	ldr	w1, [sp, #8]
  417bd4:	bl	402ae0 <fchmod@plt>
  417bd8:	stur	w0, [x29, #-4]
  417bdc:	b	417bf0 <__fxstatat@plt+0x14c40>
  417be0:	ldr	x0, [sp, #16]
  417be4:	ldr	w1, [sp, #8]
  417be8:	bl	402a30 <chmod@plt>
  417bec:	stur	w0, [x29, #-4]
  417bf0:	ldur	w0, [x29, #-4]
  417bf4:	ldp	x29, x30, [sp, #32]
  417bf8:	add	sp, sp, #0x30
  417bfc:	ret
  417c00:	sub	sp, sp, #0x50
  417c04:	stp	x29, x30, [sp, #64]
  417c08:	add	x29, sp, #0x40
  417c0c:	mov	w8, #0x0                   	// #0
  417c10:	mov	w9, #0x1                   	// #1
  417c14:	stur	x0, [x29, #-16]
  417c18:	stur	x1, [x29, #-24]
  417c1c:	stur	w2, [x29, #-28]
  417c20:	sturb	w8, [x29, #-29]
  417c24:	sturb	w8, [x29, #-31]
  417c28:	str	wzr, [sp, #28]
  417c2c:	ldur	x10, [x29, #-16]
  417c30:	ldr	w8, [x10]
  417c34:	tst	w8, #0xe00
  417c38:	cset	w8, ne  // ne = any
  417c3c:	and	w8, w8, w9
  417c40:	sturb	w8, [x29, #-30]
  417c44:	ldurb	w8, [x29, #-30]
  417c48:	tbnz	w8, #0, 417c50 <__fxstatat@plt+0x14ca0>
  417c4c:	b	417c7c <__fxstatat@plt+0x14ccc>
  417c50:	ldur	x0, [x29, #-24]
  417c54:	ldur	w1, [x29, #-28]
  417c58:	ldur	x8, [x29, #-16]
  417c5c:	ldr	w2, [x8]
  417c60:	bl	417ba4 <__fxstatat@plt+0x14bf4>
  417c64:	str	w0, [sp, #28]
  417c68:	ldr	w9, [sp, #28]
  417c6c:	cbz	w9, 417c7c <__fxstatat@plt+0x14ccc>
  417c70:	mov	w8, #0xffffffff            	// #-1
  417c74:	stur	w8, [x29, #-4]
  417c78:	b	417da4 <__fxstatat@plt+0x14df4>
  417c7c:	ldur	x0, [x29, #-16]
  417c80:	ldur	x1, [x29, #-24]
  417c84:	ldur	w2, [x29, #-28]
  417c88:	mov	w8, wzr
  417c8c:	mov	w3, w8
  417c90:	sub	x4, x29, #0x1f
  417c94:	sub	x5, x29, #0x1d
  417c98:	bl	417db4 <__fxstatat@plt+0x14e04>
  417c9c:	str	w0, [sp, #28]
  417ca0:	ldurb	w8, [x29, #-29]
  417ca4:	tbnz	w8, #0, 417d24 <__fxstatat@plt+0x14d74>
  417ca8:	ldr	w8, [sp, #28]
  417cac:	cbz	w8, 417cc0 <__fxstatat@plt+0x14d10>
  417cb0:	bl	402ef0 <__errno_location@plt>
  417cb4:	ldr	w8, [x0]
  417cb8:	str	w8, [sp, #16]
  417cbc:	b	417cc8 <__fxstatat@plt+0x14d18>
  417cc0:	mov	w8, wzr
  417cc4:	str	w8, [sp, #16]
  417cc8:	ldr	w8, [sp, #16]
  417ccc:	str	w8, [sp, #24]
  417cd0:	ldur	x0, [x29, #-16]
  417cd4:	ldur	x1, [x29, #-24]
  417cd8:	ldur	w2, [x29, #-28]
  417cdc:	mov	w3, #0x1                   	// #1
  417ce0:	sub	x4, x29, #0x1f
  417ce4:	sub	x5, x29, #0x1d
  417ce8:	bl	417db4 <__fxstatat@plt+0x14e04>
  417cec:	str	w0, [sp, #28]
  417cf0:	ldurb	w8, [x29, #-29]
  417cf4:	tbnz	w8, #0, 417d00 <__fxstatat@plt+0x14d50>
  417cf8:	mov	w8, #0x1                   	// #1
  417cfc:	sturb	w8, [x29, #-31]
  417d00:	ldr	w8, [sp, #24]
  417d04:	cbz	w8, 417d24 <__fxstatat@plt+0x14d74>
  417d08:	ldr	w8, [sp, #24]
  417d0c:	str	w8, [sp, #12]
  417d10:	bl	402ef0 <__errno_location@plt>
  417d14:	ldr	w8, [sp, #12]
  417d18:	str	w8, [x0]
  417d1c:	mov	w9, #0xffffffff            	// #-1
  417d20:	str	w9, [sp, #28]
  417d24:	ldurb	w8, [x29, #-31]
  417d28:	tbnz	w8, #0, 417d30 <__fxstatat@plt+0x14d80>
  417d2c:	b	417d9c <__fxstatat@plt+0x14dec>
  417d30:	ldurb	w8, [x29, #-30]
  417d34:	tbnz	w8, #0, 417d9c <__fxstatat@plt+0x14dec>
  417d38:	ldr	w8, [sp, #28]
  417d3c:	cbz	w8, 417d50 <__fxstatat@plt+0x14da0>
  417d40:	bl	402ef0 <__errno_location@plt>
  417d44:	ldr	w8, [x0]
  417d48:	str	w8, [sp, #8]
  417d4c:	b	417d58 <__fxstatat@plt+0x14da8>
  417d50:	mov	w8, wzr
  417d54:	str	w8, [sp, #8]
  417d58:	ldr	w8, [sp, #8]
  417d5c:	str	w8, [sp, #20]
  417d60:	ldur	x0, [x29, #-24]
  417d64:	ldur	w1, [x29, #-28]
  417d68:	ldur	x9, [x29, #-16]
  417d6c:	ldr	w2, [x9]
  417d70:	bl	417ba4 <__fxstatat@plt+0x14bf4>
  417d74:	str	w0, [sp, #28]
  417d78:	ldr	w8, [sp, #20]
  417d7c:	cbz	w8, 417d9c <__fxstatat@plt+0x14dec>
  417d80:	ldr	w8, [sp, #20]
  417d84:	str	w8, [sp, #4]
  417d88:	bl	402ef0 <__errno_location@plt>
  417d8c:	ldr	w8, [sp, #4]
  417d90:	str	w8, [x0]
  417d94:	mov	w9, #0xffffffff            	// #-1
  417d98:	str	w9, [sp, #28]
  417d9c:	ldr	w8, [sp, #28]
  417da0:	stur	w8, [x29, #-4]
  417da4:	ldur	w0, [x29, #-4]
  417da8:	ldp	x29, x30, [sp, #64]
  417dac:	add	sp, sp, #0x50
  417db0:	ret
  417db4:	sub	sp, sp, #0x40
  417db8:	stp	x29, x30, [sp, #48]
  417dbc:	add	x29, sp, #0x30
  417dc0:	stur	x0, [x29, #-8]
  417dc4:	stur	x1, [x29, #-16]
  417dc8:	stur	w2, [x29, #-20]
  417dcc:	str	w3, [sp, #24]
  417dd0:	str	x4, [sp, #16]
  417dd4:	str	x5, [sp, #8]
  417dd8:	str	wzr, [sp, #4]
  417ddc:	ldur	x8, [x29, #-8]
  417de0:	ldrb	w9, [x8, #24]
  417de4:	tbnz	w9, #0, 417f3c <__fxstatat@plt+0x14f8c>
  417de8:	ldr	w8, [sp, #4]
  417dec:	cbnz	w8, 417e38 <__fxstatat@plt+0x14e88>
  417df0:	ldr	w8, [sp, #24]
  417df4:	cbz	w8, 417e38 <__fxstatat@plt+0x14e88>
  417df8:	ldur	x8, [x29, #-8]
  417dfc:	ldr	x8, [x8, #8]
  417e00:	cbz	x8, 417e10 <__fxstatat@plt+0x14e60>
  417e04:	ldur	x8, [x29, #-8]
  417e08:	ldr	x0, [x8, #8]
  417e0c:	bl	402fa0 <acl_free@plt>
  417e10:	ldur	x8, [x29, #-8]
  417e14:	ldr	w0, [x8]
  417e18:	bl	402b50 <acl_from_mode@plt>
  417e1c:	ldur	x8, [x29, #-8]
  417e20:	str	x0, [x8, #8]
  417e24:	ldur	x8, [x29, #-8]
  417e28:	ldr	x8, [x8, #8]
  417e2c:	cbnz	x8, 417e38 <__fxstatat@plt+0x14e88>
  417e30:	mov	w8, #0xffffffff            	// #-1
  417e34:	str	w8, [sp, #4]
  417e38:	ldr	w8, [sp, #4]
  417e3c:	cbnz	w8, 417f3c <__fxstatat@plt+0x14f8c>
  417e40:	ldur	x8, [x29, #-8]
  417e44:	ldr	x8, [x8, #8]
  417e48:	cbz	x8, 417f3c <__fxstatat@plt+0x14f8c>
  417e4c:	ldur	w8, [x29, #-20]
  417e50:	mov	w9, #0xffffffff            	// #-1
  417e54:	cmp	w8, w9
  417e58:	b.eq	417e74 <__fxstatat@plt+0x14ec4>  // b.none
  417e5c:	ldur	w0, [x29, #-20]
  417e60:	ldur	x8, [x29, #-8]
  417e64:	ldr	x1, [x8, #8]
  417e68:	bl	402830 <acl_set_fd@plt>
  417e6c:	str	w0, [sp, #4]
  417e70:	b	417e8c <__fxstatat@plt+0x14edc>
  417e74:	ldur	x0, [x29, #-16]
  417e78:	ldur	x8, [x29, #-8]
  417e7c:	ldr	x2, [x8, #8]
  417e80:	mov	w1, #0x8000                	// #32768
  417e84:	bl	402b30 <acl_set_file@plt>
  417e88:	str	w0, [sp, #4]
  417e8c:	ldr	w8, [sp, #4]
  417e90:	cbz	w8, 417ed0 <__fxstatat@plt+0x14f20>
  417e94:	bl	402ef0 <__errno_location@plt>
  417e98:	ldr	w0, [x0]
  417e9c:	bl	41a6dc <__fxstatat@plt+0x1772c>
  417ea0:	tbnz	w0, #0, 417ecc <__fxstatat@plt+0x14f1c>
  417ea4:	ldur	x8, [x29, #-8]
  417ea8:	mov	w9, #0x1                   	// #1
  417eac:	strb	w9, [x8, #24]
  417eb0:	ldr	w9, [sp, #24]
  417eb4:	cbnz	w9, 417ec8 <__fxstatat@plt+0x14f18>
  417eb8:	ldur	x8, [x29, #-8]
  417ebc:	ldr	x0, [x8, #8]
  417ec0:	bl	41796c <__fxstatat@plt+0x149bc>
  417ec4:	cbnz	w0, 417ecc <__fxstatat@plt+0x14f1c>
  417ec8:	str	wzr, [sp, #4]
  417ecc:	b	417f3c <__fxstatat@plt+0x14f8c>
  417ed0:	ldr	x8, [sp, #8]
  417ed4:	mov	w9, #0x1                   	// #1
  417ed8:	strb	w9, [x8]
  417edc:	ldur	x8, [x29, #-8]
  417ee0:	ldr	w9, [x8]
  417ee4:	and	w9, w9, #0xf000
  417ee8:	cmp	w9, #0x4, lsl #12
  417eec:	b.ne	417f3c <__fxstatat@plt+0x14f8c>  // b.any
  417ef0:	ldr	w8, [sp, #24]
  417ef4:	cbnz	w8, 417f30 <__fxstatat@plt+0x14f80>
  417ef8:	ldur	x8, [x29, #-8]
  417efc:	ldr	x8, [x8, #16]
  417f00:	cbz	x8, 417f30 <__fxstatat@plt+0x14f80>
  417f04:	ldur	x8, [x29, #-8]
  417f08:	ldr	x0, [x8, #16]
  417f0c:	bl	417a28 <__fxstatat@plt+0x14a78>
  417f10:	cbz	w0, 417f30 <__fxstatat@plt+0x14f80>
  417f14:	ldur	x0, [x29, #-16]
  417f18:	ldur	x8, [x29, #-8]
  417f1c:	ldr	x2, [x8, #16]
  417f20:	mov	w1, #0x4000                	// #16384
  417f24:	bl	402b30 <acl_set_file@plt>
  417f28:	str	w0, [sp, #4]
  417f2c:	b	417f3c <__fxstatat@plt+0x14f8c>
  417f30:	ldur	x0, [x29, #-16]
  417f34:	bl	4029c0 <acl_delete_def_file@plt>
  417f38:	str	w0, [sp, #4]
  417f3c:	ldr	w0, [sp, #4]
  417f40:	ldp	x29, x30, [sp, #48]
  417f44:	add	sp, sp, #0x40
  417f48:	ret
  417f4c:	sub	sp, sp, #0x10
  417f50:	mov	w8, #0x40                  	// #64
  417f54:	str	x0, [sp, #8]
  417f58:	str	w1, [sp, #4]
  417f5c:	ldr	x9, [sp, #8]
  417f60:	ldr	w10, [sp, #4]
  417f64:	mov	w11, w10
  417f68:	lsl	x9, x9, x11
  417f6c:	ldr	x11, [sp, #8]
  417f70:	ldr	w10, [sp, #4]
  417f74:	subs	w8, w8, w10
  417f78:	mov	w12, w8
  417f7c:	lsr	x11, x11, x12
  417f80:	orr	x0, x9, x11
  417f84:	add	sp, sp, #0x10
  417f88:	ret
  417f8c:	sub	sp, sp, #0x10
  417f90:	mov	w8, #0x40                  	// #64
  417f94:	str	x0, [sp, #8]
  417f98:	str	w1, [sp, #4]
  417f9c:	ldr	x9, [sp, #8]
  417fa0:	ldr	w10, [sp, #4]
  417fa4:	mov	w11, w10
  417fa8:	lsr	x9, x9, x11
  417fac:	ldr	x11, [sp, #8]
  417fb0:	ldr	w10, [sp, #4]
  417fb4:	subs	w8, w8, w10
  417fb8:	mov	w12, w8
  417fbc:	lsl	x11, x11, x12
  417fc0:	orr	x0, x9, x11
  417fc4:	add	sp, sp, #0x10
  417fc8:	ret
  417fcc:	sub	sp, sp, #0x10
  417fd0:	mov	w8, #0x20                  	// #32
  417fd4:	str	w0, [sp, #12]
  417fd8:	str	w1, [sp, #8]
  417fdc:	ldr	w9, [sp, #12]
  417fe0:	ldr	w10, [sp, #8]
  417fe4:	lsl	w9, w9, w10
  417fe8:	ldr	w10, [sp, #12]
  417fec:	ldr	w11, [sp, #8]
  417ff0:	subs	w8, w8, w11
  417ff4:	lsr	w8, w10, w8
  417ff8:	orr	w0, w9, w8
  417ffc:	add	sp, sp, #0x10
  418000:	ret
  418004:	sub	sp, sp, #0x10
  418008:	mov	w8, #0x20                  	// #32
  41800c:	str	w0, [sp, #12]
  418010:	str	w1, [sp, #8]
  418014:	ldr	w9, [sp, #12]
  418018:	ldr	w10, [sp, #8]
  41801c:	lsr	w9, w9, w10
  418020:	ldr	w10, [sp, #12]
  418024:	ldr	w11, [sp, #8]
  418028:	subs	w8, w8, w11
  41802c:	lsl	w8, w10, w8
  418030:	orr	w0, w9, w8
  418034:	add	sp, sp, #0x10
  418038:	ret
  41803c:	sub	sp, sp, #0x10
  418040:	mov	x8, #0x40                  	// #64
  418044:	str	x0, [sp, #8]
  418048:	str	w1, [sp, #4]
  41804c:	ldr	x9, [sp, #8]
  418050:	ldr	w10, [sp, #4]
  418054:	mov	w11, w10
  418058:	lsl	x9, x9, x11
  41805c:	ldr	x11, [sp, #8]
  418060:	ldrsw	x12, [sp, #4]
  418064:	subs	x8, x8, x12
  418068:	lsr	x8, x11, x8
  41806c:	orr	x0, x9, x8
  418070:	add	sp, sp, #0x10
  418074:	ret
  418078:	sub	sp, sp, #0x10
  41807c:	mov	x8, #0x40                  	// #64
  418080:	str	x0, [sp, #8]
  418084:	str	w1, [sp, #4]
  418088:	ldr	x9, [sp, #8]
  41808c:	ldr	w10, [sp, #4]
  418090:	mov	w11, w10
  418094:	lsr	x9, x9, x11
  418098:	ldr	x11, [sp, #8]
  41809c:	ldrsw	x12, [sp, #4]
  4180a0:	subs	x8, x8, x12
  4180a4:	lsl	x8, x11, x8
  4180a8:	orr	x0, x9, x8
  4180ac:	add	sp, sp, #0x10
  4180b0:	ret
  4180b4:	sub	sp, sp, #0x10
  4180b8:	mov	w8, #0x10                  	// #16
  4180bc:	strh	w0, [sp, #14]
  4180c0:	str	w1, [sp, #8]
  4180c4:	ldrh	w9, [sp, #14]
  4180c8:	ldr	w10, [sp, #8]
  4180cc:	lsl	w9, w9, w10
  4180d0:	ldrh	w10, [sp, #14]
  4180d4:	ldr	w11, [sp, #8]
  4180d8:	subs	w8, w8, w11
  4180dc:	asr	w8, w10, w8
  4180e0:	orr	w8, w9, w8
  4180e4:	and	w8, w8, #0xffff
  4180e8:	mov	w0, w8
  4180ec:	add	sp, sp, #0x10
  4180f0:	ret
  4180f4:	sub	sp, sp, #0x10
  4180f8:	mov	w8, #0x10                  	// #16
  4180fc:	strh	w0, [sp, #14]
  418100:	str	w1, [sp, #8]
  418104:	ldrh	w9, [sp, #14]
  418108:	ldr	w10, [sp, #8]
  41810c:	asr	w9, w9, w10
  418110:	ldrh	w10, [sp, #14]
  418114:	ldr	w11, [sp, #8]
  418118:	subs	w8, w8, w11
  41811c:	lsl	w8, w10, w8
  418120:	orr	w8, w9, w8
  418124:	and	w8, w8, #0xffff
  418128:	mov	w0, w8
  41812c:	add	sp, sp, #0x10
  418130:	ret
  418134:	sub	sp, sp, #0x10
  418138:	mov	w8, #0x8                   	// #8
  41813c:	strb	w0, [sp, #15]
  418140:	str	w1, [sp, #8]
  418144:	ldrb	w9, [sp, #15]
  418148:	ldr	w10, [sp, #8]
  41814c:	lsl	w9, w9, w10
  418150:	ldrb	w10, [sp, #15]
  418154:	ldr	w11, [sp, #8]
  418158:	subs	w8, w8, w11
  41815c:	asr	w8, w10, w8
  418160:	orr	w8, w9, w8
  418164:	and	w8, w8, #0xff
  418168:	mov	w0, w8
  41816c:	add	sp, sp, #0x10
  418170:	ret
  418174:	sub	sp, sp, #0x10
  418178:	mov	w8, #0x8                   	// #8
  41817c:	strb	w0, [sp, #15]
  418180:	str	w1, [sp, #8]
  418184:	ldrb	w9, [sp, #15]
  418188:	ldr	w10, [sp, #8]
  41818c:	asr	w9, w9, w10
  418190:	ldrb	w10, [sp, #15]
  418194:	ldr	w11, [sp, #8]
  418198:	subs	w8, w8, w11
  41819c:	lsl	w8, w10, w8
  4181a0:	orr	w8, w9, w8
  4181a4:	and	w8, w8, #0xff
  4181a8:	mov	w0, w8
  4181ac:	add	sp, sp, #0x10
  4181b0:	ret
  4181b4:	sub	sp, sp, #0x40
  4181b8:	stp	x29, x30, [sp, #48]
  4181bc:	add	x29, sp, #0x30
  4181c0:	stur	x0, [x29, #-16]
  4181c4:	str	x1, [sp, #24]
  4181c8:	ldur	x8, [x29, #-16]
  4181cc:	str	x8, [sp, #16]
  4181d0:	ldr	x8, [sp, #24]
  4181d4:	str	x8, [sp, #8]
  4181d8:	ldr	x8, [sp, #16]
  4181dc:	ldr	x9, [sp, #8]
  4181e0:	cmp	x8, x9
  4181e4:	b.ne	4181f0 <__fxstatat@plt+0x15240>  // b.any
  4181e8:	stur	wzr, [x29, #-4]
  4181ec:	b	418254 <__fxstatat@plt+0x152a4>
  4181f0:	ldr	x8, [sp, #16]
  4181f4:	ldrb	w0, [x8]
  4181f8:	bl	41ac30 <__fxstatat@plt+0x17c80>
  4181fc:	strb	w0, [sp, #7]
  418200:	ldr	x8, [sp, #8]
  418204:	ldrb	w0, [x8]
  418208:	bl	41ac30 <__fxstatat@plt+0x17c80>
  41820c:	strb	w0, [sp, #6]
  418210:	ldrb	w9, [sp, #7]
  418214:	cbnz	w9, 41821c <__fxstatat@plt+0x1526c>
  418218:	b	418244 <__fxstatat@plt+0x15294>
  41821c:	ldr	x8, [sp, #16]
  418220:	add	x8, x8, #0x1
  418224:	str	x8, [sp, #16]
  418228:	ldr	x8, [sp, #8]
  41822c:	add	x8, x8, #0x1
  418230:	str	x8, [sp, #8]
  418234:	ldrb	w8, [sp, #7]
  418238:	ldrb	w9, [sp, #6]
  41823c:	cmp	w8, w9
  418240:	b.eq	4181f0 <__fxstatat@plt+0x15240>  // b.none
  418244:	ldrb	w8, [sp, #7]
  418248:	ldrb	w9, [sp, #6]
  41824c:	subs	w8, w8, w9
  418250:	stur	w8, [x29, #-4]
  418254:	ldur	w0, [x29, #-4]
  418258:	ldp	x29, x30, [sp, #48]
  41825c:	add	sp, sp, #0x40
  418260:	ret
  418264:	sub	sp, sp, #0x30
  418268:	stp	x29, x30, [sp, #32]
  41826c:	add	x29, sp, #0x20
  418270:	str	x0, [sp, #16]
  418274:	ldr	x0, [sp, #16]
  418278:	bl	402980 <__fpending@plt>
  41827c:	cmp	x0, #0x0
  418280:	cset	w8, ne  // ne = any
  418284:	mov	w9, #0x1                   	// #1
  418288:	and	w8, w8, w9
  41828c:	strb	w8, [sp, #15]
  418290:	ldr	x0, [sp, #16]
  418294:	str	w9, [sp, #8]
  418298:	bl	4028c0 <ferror_unlocked@plt>
  41829c:	cmp	w0, #0x0
  4182a0:	cset	w8, ne  // ne = any
  4182a4:	ldr	w9, [sp, #8]
  4182a8:	and	w8, w8, w9
  4182ac:	strb	w8, [sp, #14]
  4182b0:	ldr	x0, [sp, #16]
  4182b4:	bl	41a070 <__fxstatat@plt+0x170c0>
  4182b8:	cmp	w0, #0x0
  4182bc:	cset	w8, ne  // ne = any
  4182c0:	and	w8, w8, #0x1
  4182c4:	strb	w8, [sp, #13]
  4182c8:	ldrb	w8, [sp, #14]
  4182cc:	tbnz	w8, #0, 4182f4 <__fxstatat@plt+0x15344>
  4182d0:	ldrb	w8, [sp, #13]
  4182d4:	tbnz	w8, #0, 4182dc <__fxstatat@plt+0x1532c>
  4182d8:	b	418310 <__fxstatat@plt+0x15360>
  4182dc:	ldrb	w8, [sp, #15]
  4182e0:	tbnz	w8, #0, 4182f4 <__fxstatat@plt+0x15344>
  4182e4:	bl	402ef0 <__errno_location@plt>
  4182e8:	ldr	w8, [x0]
  4182ec:	cmp	w8, #0x9
  4182f0:	b.eq	418310 <__fxstatat@plt+0x15360>  // b.none
  4182f4:	ldrb	w8, [sp, #13]
  4182f8:	tbnz	w8, #0, 418304 <__fxstatat@plt+0x15354>
  4182fc:	bl	402ef0 <__errno_location@plt>
  418300:	str	wzr, [x0]
  418304:	mov	w8, #0xffffffff            	// #-1
  418308:	stur	w8, [x29, #-4]
  41830c:	b	418314 <__fxstatat@plt+0x15364>
  418310:	stur	wzr, [x29, #-4]
  418314:	ldur	w0, [x29, #-4]
  418318:	ldp	x29, x30, [sp, #32]
  41831c:	add	sp, sp, #0x30
  418320:	ret
  418324:	sub	sp, sp, #0x40
  418328:	stp	x29, x30, [sp, #48]
  41832c:	add	x29, sp, #0x30
  418330:	stur	x0, [x29, #-8]
  418334:	ldur	x0, [x29, #-8]
  418338:	bl	4028e0 <opendir@plt>
  41833c:	stur	x0, [x29, #-16]
  418340:	ldur	x8, [x29, #-16]
  418344:	cbz	x8, 4183fc <__fxstatat@plt+0x1544c>
  418348:	ldur	x0, [x29, #-16]
  41834c:	bl	402df0 <dirfd@plt>
  418350:	stur	w0, [x29, #-20]
  418354:	ldur	w8, [x29, #-20]
  418358:	mov	w9, wzr
  41835c:	cmp	w9, w8
  418360:	cset	w8, gt
  418364:	tbnz	w8, #0, 4183fc <__fxstatat@plt+0x1544c>
  418368:	ldur	w8, [x29, #-20]
  41836c:	cmp	w8, #0x2
  418370:	b.gt	4183fc <__fxstatat@plt+0x1544c>
  418374:	ldur	w0, [x29, #-20]
  418378:	mov	w1, #0x406                 	// #1030
  41837c:	mov	w2, #0x3                   	// #3
  418380:	bl	41a144 <__fxstatat@plt+0x17194>
  418384:	str	w0, [sp, #8]
  418388:	ldr	w8, [sp, #8]
  41838c:	cmp	w8, #0x0
  418390:	cset	w8, ge  // ge = tcont
  418394:	tbnz	w8, #0, 4183b0 <__fxstatat@plt+0x15400>
  418398:	bl	402ef0 <__errno_location@plt>
  41839c:	ldr	w8, [x0]
  4183a0:	str	w8, [sp, #12]
  4183a4:	mov	x9, xzr
  4183a8:	str	x9, [sp, #16]
  4183ac:	b	4183d8 <__fxstatat@plt+0x15428>
  4183b0:	ldr	w0, [sp, #8]
  4183b4:	bl	402bb0 <fdopendir@plt>
  4183b8:	str	x0, [sp, #16]
  4183bc:	bl	402ef0 <__errno_location@plt>
  4183c0:	ldr	w8, [x0]
  4183c4:	str	w8, [sp, #12]
  4183c8:	ldr	x9, [sp, #16]
  4183cc:	cbnz	x9, 4183d8 <__fxstatat@plt+0x15428>
  4183d0:	ldr	w0, [sp, #8]
  4183d4:	bl	402b80 <close@plt>
  4183d8:	ldur	x0, [x29, #-16]
  4183dc:	bl	402b70 <closedir@plt>
  4183e0:	ldr	w8, [sp, #12]
  4183e4:	str	w8, [sp, #4]
  4183e8:	bl	402ef0 <__errno_location@plt>
  4183ec:	ldr	w8, [sp, #4]
  4183f0:	str	w8, [x0]
  4183f4:	ldr	x9, [sp, #16]
  4183f8:	stur	x9, [x29, #-16]
  4183fc:	ldur	x0, [x29, #-16]
  418400:	ldp	x29, x30, [sp, #48]
  418404:	add	sp, sp, #0x40
  418408:	ret
  41840c:	sub	sp, sp, #0x20
  418410:	stp	x29, x30, [sp, #16]
  418414:	add	x29, sp, #0x10
  418418:	mov	w8, wzr
  41841c:	str	x0, [sp, #8]
  418420:	ldr	x1, [sp, #8]
  418424:	mov	w0, w8
  418428:	bl	402910 <clock_gettime@plt>
  41842c:	ldp	x29, x30, [sp, #16]
  418430:	add	sp, sp, #0x20
  418434:	ret
  418438:	sub	sp, sp, #0x20
  41843c:	stp	x29, x30, [sp, #16]
  418440:	add	x29, sp, #0x10
  418444:	mov	x0, sp
  418448:	bl	41840c <__fxstatat@plt+0x1545c>
  41844c:	ldr	x0, [sp]
  418450:	ldr	x1, [sp, #8]
  418454:	ldp	x29, x30, [sp, #16]
  418458:	add	sp, sp, #0x20
  41845c:	ret
  418460:	sub	sp, sp, #0x20
  418464:	stp	x29, x30, [sp, #16]
  418468:	add	x29, sp, #0x10
  41846c:	mov	w8, #0x1                   	// #1
  418470:	mov	x9, xzr
  418474:	stur	w0, [x29, #-4]
  418478:	sturb	w8, [x29, #-5]
  41847c:	ldur	w0, [x29, #-4]
  418480:	mov	x1, x9
  418484:	bl	402f90 <setlocale@plt>
  418488:	str	x0, [sp]
  41848c:	ldr	x9, [sp]
  418490:	cbz	x9, 4184c4 <__fxstatat@plt+0x15514>
  418494:	ldr	x0, [sp]
  418498:	adrp	x1, 41e000 <__fxstatat@plt+0x1b050>
  41849c:	add	x1, x1, #0x4fe
  4184a0:	bl	402c60 <strcmp@plt>
  4184a4:	cbz	w0, 4184bc <__fxstatat@plt+0x1550c>
  4184a8:	ldr	x0, [sp]
  4184ac:	adrp	x1, 41e000 <__fxstatat@plt+0x1b050>
  4184b0:	add	x1, x1, #0x500
  4184b4:	bl	402c60 <strcmp@plt>
  4184b8:	cbnz	w0, 4184c4 <__fxstatat@plt+0x15514>
  4184bc:	mov	w8, #0x0                   	// #0
  4184c0:	sturb	w8, [x29, #-5]
  4184c4:	ldurb	w8, [x29, #-5]
  4184c8:	and	w0, w8, #0x1
  4184cc:	ldp	x29, x30, [sp, #16]
  4184d0:	add	sp, sp, #0x20
  4184d4:	ret
  4184d8:	sub	sp, sp, #0x20
  4184dc:	str	x0, [sp, #24]
  4184e0:	str	x1, [sp, #16]
  4184e4:	str	xzr, [sp]
  4184e8:	ldr	x8, [sp, #24]
  4184ec:	str	x8, [sp, #8]
  4184f0:	ldr	x8, [sp, #8]
  4184f4:	ldrb	w9, [x8]
  4184f8:	cbz	w9, 418530 <__fxstatat@plt+0x15580>
  4184fc:	ldr	x8, [sp, #8]
  418500:	ldrb	w9, [x8]
  418504:	mov	w8, w9
  418508:	ldr	x10, [sp]
  41850c:	ldr	x11, [sp]
  418510:	lsr	x11, x11, #55
  418514:	orr	x10, x11, x10, lsl #9
  418518:	add	x8, x8, x10
  41851c:	str	x8, [sp]
  418520:	ldr	x8, [sp, #8]
  418524:	add	x8, x8, #0x1
  418528:	str	x8, [sp, #8]
  41852c:	b	4184f0 <__fxstatat@plt+0x15540>
  418530:	ldr	x8, [sp]
  418534:	ldr	x9, [sp, #16]
  418538:	udiv	x10, x8, x9
  41853c:	mul	x9, x10, x9
  418540:	subs	x0, x8, x9
  418544:	add	sp, sp, #0x20
  418548:	ret
  41854c:	sub	sp, sp, #0x20
  418550:	stp	x29, x30, [sp, #16]
  418554:	add	x29, sp, #0x10
  418558:	mov	w0, #0xe                   	// #14
  41855c:	bl	4029f0 <nl_langinfo@plt>
  418560:	str	x0, [sp, #8]
  418564:	ldr	x8, [sp, #8]
  418568:	cbnz	x8, 418578 <__fxstatat@plt+0x155c8>
  41856c:	adrp	x8, 41e000 <__fxstatat@plt+0x1b050>
  418570:	add	x8, x8, #0x2c2
  418574:	str	x8, [sp, #8]
  418578:	ldr	x8, [sp, #8]
  41857c:	ldrb	w9, [x8]
  418580:	cbnz	w9, 418590 <__fxstatat@plt+0x155e0>
  418584:	adrp	x8, 41e000 <__fxstatat@plt+0x1b050>
  418588:	add	x8, x8, #0x506
  41858c:	str	x8, [sp, #8]
  418590:	ldr	x0, [sp, #8]
  418594:	ldp	x29, x30, [sp, #16]
  418598:	add	sp, sp, #0x20
  41859c:	ret
  4185a0:	sub	sp, sp, #0x120
  4185a4:	stp	x29, x30, [sp, #256]
  4185a8:	str	x28, [sp, #272]
  4185ac:	add	x29, sp, #0x100
  4185b0:	str	q7, [sp, #144]
  4185b4:	str	q6, [sp, #128]
  4185b8:	str	q5, [sp, #112]
  4185bc:	str	q4, [sp, #96]
  4185c0:	str	q3, [sp, #80]
  4185c4:	str	q2, [sp, #64]
  4185c8:	str	q1, [sp, #48]
  4185cc:	str	q0, [sp, #32]
  4185d0:	stur	x7, [x29, #-64]
  4185d4:	stur	x6, [x29, #-72]
  4185d8:	stur	x5, [x29, #-80]
  4185dc:	stur	x4, [x29, #-88]
  4185e0:	stur	x3, [x29, #-96]
  4185e4:	stur	w0, [x29, #-4]
  4185e8:	stur	x1, [x29, #-16]
  4185ec:	stur	w2, [x29, #-20]
  4185f0:	mov	w8, wzr
  4185f4:	stur	w8, [x29, #-24]
  4185f8:	ldurb	w8, [x29, #-20]
  4185fc:	tbz	w8, #6, 4186a8 <__fxstatat@plt+0x156f8>
  418600:	b	418604 <__fxstatat@plt+0x15654>
  418604:	mov	w8, #0xffffff80            	// #-128
  418608:	stur	w8, [x29, #-28]
  41860c:	mov	w8, #0xffffffd8            	// #-40
  418610:	stur	w8, [x29, #-32]
  418614:	add	x9, x29, #0x20
  418618:	stur	x9, [x29, #-56]
  41861c:	add	x9, sp, #0x20
  418620:	add	x9, x9, #0x80
  418624:	stur	x9, [x29, #-40]
  418628:	sub	x9, x29, #0x60
  41862c:	add	x9, x9, #0x28
  418630:	stur	x9, [x29, #-48]
  418634:	sub	x9, x29, #0x38
  418638:	add	x9, x9, #0x18
  41863c:	ldur	w8, [x29, #-32]
  418640:	mov	w10, w8
  418644:	str	x9, [sp, #24]
  418648:	str	w10, [sp, #20]
  41864c:	tbz	w8, #31, 418684 <__fxstatat@plt+0x156d4>
  418650:	b	418654 <__fxstatat@plt+0x156a4>
  418654:	ldr	w8, [sp, #20]
  418658:	add	w9, w8, #0x8
  41865c:	ldr	x10, [sp, #24]
  418660:	str	w9, [x10]
  418664:	subs	w9, w9, #0x0
  418668:	b.gt	418684 <__fxstatat@plt+0x156d4>
  41866c:	b	418670 <__fxstatat@plt+0x156c0>
  418670:	ldur	x8, [x29, #-48]
  418674:	ldr	w9, [sp, #20]
  418678:	add	x8, x8, w9, sxtw
  41867c:	str	x8, [sp, #8]
  418680:	b	418698 <__fxstatat@plt+0x156e8>
  418684:	ldur	x8, [x29, #-56]
  418688:	add	x9, x8, #0x8
  41868c:	stur	x9, [x29, #-56]
  418690:	str	x8, [sp, #8]
  418694:	b	418698 <__fxstatat@plt+0x156e8>
  418698:	ldr	x8, [sp, #8]
  41869c:	ldr	w9, [x8]
  4186a0:	stur	w9, [x29, #-24]
  4186a4:	b	4186a8 <__fxstatat@plt+0x156f8>
  4186a8:	ldur	w0, [x29, #-4]
  4186ac:	ldur	x1, [x29, #-16]
  4186b0:	ldur	w2, [x29, #-20]
  4186b4:	ldur	w3, [x29, #-24]
  4186b8:	bl	402ec0 <openat@plt>
  4186bc:	bl	414fd8 <__fxstatat@plt+0x12028>
  4186c0:	ldr	x28, [sp, #272]
  4186c4:	ldp	x29, x30, [sp, #256]
  4186c8:	add	sp, sp, #0x120
  4186cc:	ret
  4186d0:	sub	sp, sp, #0x20
  4186d4:	stp	x29, x30, [sp, #16]
  4186d8:	add	x29, sp, #0x10
  4186dc:	mov	x8, #0x18                  	// #24
  4186e0:	str	x0, [sp, #8]
  4186e4:	mov	x0, x8
  4186e8:	bl	416eb8 <__fxstatat@plt+0x13f08>
  4186ec:	str	x0, [sp]
  4186f0:	ldr	x8, [sp, #8]
  4186f4:	ldr	x9, [sp]
  4186f8:	str	x8, [x9]
  4186fc:	ldr	x8, [sp]
  418700:	str	xzr, [x8, #16]
  418704:	ldr	x8, [sp]
  418708:	str	xzr, [x8, #8]
  41870c:	ldr	x0, [sp]
  418710:	ldp	x29, x30, [sp, #16]
  418714:	add	sp, sp, #0x20
  418718:	ret
  41871c:	sub	sp, sp, #0x30
  418720:	stp	x29, x30, [sp, #32]
  418724:	add	x29, sp, #0x20
  418728:	stur	x0, [x29, #-8]
  41872c:	str	x1, [sp, #16]
  418730:	ldur	x0, [x29, #-8]
  418734:	ldr	x1, [sp, #16]
  418738:	bl	418a00 <__fxstatat@plt+0x15a50>
  41873c:	str	x0, [sp, #8]
  418740:	ldr	x8, [sp, #8]
  418744:	cbz	x8, 418758 <__fxstatat@plt+0x157a8>
  418748:	ldr	x0, [sp, #8]
  41874c:	bl	4186d0 <__fxstatat@plt+0x15720>
  418750:	str	x0, [sp]
  418754:	b	418760 <__fxstatat@plt+0x157b0>
  418758:	mov	x8, xzr
  41875c:	str	x8, [sp]
  418760:	ldr	x8, [sp]
  418764:	mov	x0, x8
  418768:	ldp	x29, x30, [sp, #32]
  41876c:	add	sp, sp, #0x30
  418770:	ret
  418774:	sub	sp, sp, #0x10
  418778:	str	x0, [sp, #8]
  41877c:	ldr	x8, [sp, #8]
  418780:	ldr	x0, [x8]
  418784:	add	sp, sp, #0x10
  418788:	ret
  41878c:	sub	sp, sp, #0x80
  418790:	stp	x29, x30, [sp, #112]
  418794:	add	x29, sp, #0x70
  418798:	stur	x0, [x29, #-16]
  41879c:	stur	x1, [x29, #-24]
  4187a0:	ldur	x8, [x29, #-16]
  4187a4:	ldr	x8, [x8]
  4187a8:	stur	x8, [x29, #-32]
  4187ac:	ldur	x8, [x29, #-16]
  4187b0:	ldr	x8, [x8, #8]
  4187b4:	stur	x8, [x29, #-40]
  4187b8:	ldur	x8, [x29, #-16]
  4187bc:	ldr	x8, [x8, #16]
  4187c0:	stur	x8, [x29, #-48]
  4187c4:	ldur	x8, [x29, #-24]
  4187c8:	add	x8, x8, #0x1
  4187cc:	str	x8, [sp, #56]
  4187d0:	ldur	x8, [x29, #-48]
  4187d4:	ldur	x9, [x29, #-24]
  4187d8:	cmp	x8, x9
  4187dc:	b.cs	418878 <__fxstatat@plt+0x158c8>  // b.hs, b.nlast
  4187e0:	str	xzr, [sp, #48]
  4187e4:	ldur	x8, [x29, #-48]
  4187e8:	str	x8, [sp, #40]
  4187ec:	ldr	x0, [sp, #40]
  4187f0:	bl	418960 <__fxstatat@plt+0x159b0>
  4187f4:	add	x8, x0, #0xff
  4187f8:	str	x8, [sp, #40]
  4187fc:	ldr	x8, [sp, #48]
  418800:	add	x8, x8, #0x1
  418804:	str	x8, [sp, #48]
  418808:	ldr	x8, [sp, #40]
  41880c:	ldur	x9, [x29, #-24]
  418810:	cmp	x8, x9
  418814:	b.cc	4187ec <__fxstatat@plt+0x1583c>  // b.lo, b.ul, b.last
  418818:	ldur	x0, [x29, #-32]
  41881c:	ldr	x2, [sp, #48]
  418820:	add	x1, sp, #0x20
  418824:	bl	418f08 <__fxstatat@plt+0x15f58>
  418828:	str	xzr, [sp, #48]
  41882c:	ldur	x0, [x29, #-40]
  418830:	bl	418960 <__fxstatat@plt+0x159b0>
  418834:	ldr	x8, [sp, #48]
  418838:	add	x9, sp, #0x20
  41883c:	ldrb	w10, [x9, x8]
  418840:	mov	w8, w10
  418844:	add	x8, x0, x8
  418848:	stur	x8, [x29, #-40]
  41884c:	ldur	x0, [x29, #-48]
  418850:	bl	418960 <__fxstatat@plt+0x159b0>
  418854:	add	x8, x0, #0xff
  418858:	stur	x8, [x29, #-48]
  41885c:	ldr	x8, [sp, #48]
  418860:	add	x8, x8, #0x1
  418864:	str	x8, [sp, #48]
  418868:	ldur	x8, [x29, #-48]
  41886c:	ldur	x9, [x29, #-24]
  418870:	cmp	x8, x9
  418874:	b.cc	41882c <__fxstatat@plt+0x1587c>  // b.lo, b.ul, b.last
  418878:	ldur	x8, [x29, #-48]
  41887c:	ldur	x9, [x29, #-24]
  418880:	cmp	x8, x9
  418884:	b.ne	4188a4 <__fxstatat@plt+0x158f4>  // b.any
  418888:	ldur	x8, [x29, #-16]
  41888c:	str	xzr, [x8, #16]
  418890:	ldur	x8, [x29, #-16]
  418894:	str	xzr, [x8, #8]
  418898:	ldur	x8, [x29, #-40]
  41889c:	stur	x8, [x29, #-8]
  4188a0:	b	418950 <__fxstatat@plt+0x159a0>
  4188a4:	ldur	x8, [x29, #-48]
  4188a8:	ldur	x9, [x29, #-24]
  4188ac:	subs	x8, x8, x9
  4188b0:	str	x8, [sp, #24]
  4188b4:	ldr	x8, [sp, #24]
  4188b8:	ldr	x9, [sp, #56]
  4188bc:	udiv	x10, x8, x9
  4188c0:	mul	x9, x10, x9
  4188c4:	subs	x8, x8, x9
  4188c8:	str	x8, [sp, #16]
  4188cc:	ldur	x8, [x29, #-48]
  4188d0:	ldr	x9, [sp, #16]
  4188d4:	subs	x8, x8, x9
  4188d8:	str	x8, [sp, #8]
  4188dc:	ldur	x8, [x29, #-40]
  4188e0:	ldr	x9, [sp, #56]
  4188e4:	udiv	x10, x8, x9
  4188e8:	mul	x9, x10, x9
  4188ec:	subs	x8, x8, x9
  4188f0:	str	x8, [sp]
  4188f4:	ldur	x8, [x29, #-40]
  4188f8:	ldr	x9, [sp, #8]
  4188fc:	cmp	x8, x9
  418900:	b.hi	418938 <__fxstatat@plt+0x15988>  // b.pmore
  418904:	ldur	x8, [x29, #-40]
  418908:	ldr	x9, [sp, #56]
  41890c:	udiv	x8, x8, x9
  418910:	ldur	x9, [x29, #-16]
  418914:	str	x8, [x9, #8]
  418918:	ldr	x8, [sp, #24]
  41891c:	ldr	x9, [sp, #56]
  418920:	udiv	x8, x8, x9
  418924:	ldur	x9, [x29, #-16]
  418928:	str	x8, [x9, #16]
  41892c:	ldr	x8, [sp]
  418930:	stur	x8, [x29, #-8]
  418934:	b	418950 <__fxstatat@plt+0x159a0>
  418938:	ldr	x8, [sp]
  41893c:	stur	x8, [x29, #-40]
  418940:	ldr	x8, [sp, #16]
  418944:	subs	x8, x8, #0x1
  418948:	stur	x8, [x29, #-48]
  41894c:	b	4187d0 <__fxstatat@plt+0x15820>
  418950:	ldur	x0, [x29, #-8]
  418954:	ldp	x29, x30, [sp, #112]
  418958:	add	sp, sp, #0x80
  41895c:	ret
  418960:	sub	sp, sp, #0x10
  418964:	str	x0, [sp, #8]
  418968:	ldr	x8, [sp, #8]
  41896c:	lsl	x0, x8, #8
  418970:	add	sp, sp, #0x10
  418974:	ret
  418978:	sub	sp, sp, #0x20
  41897c:	stp	x29, x30, [sp, #16]
  418980:	add	x29, sp, #0x10
  418984:	mov	x1, #0x18                  	// #24
  418988:	str	x0, [sp, #8]
  41898c:	ldr	x0, [sp, #8]
  418990:	bl	402e40 <explicit_bzero@plt>
  418994:	ldr	x0, [sp, #8]
  418998:	bl	402ce0 <free@plt>
  41899c:	ldp	x29, x30, [sp, #16]
  4189a0:	add	sp, sp, #0x20
  4189a4:	ret
  4189a8:	sub	sp, sp, #0x30
  4189ac:	stp	x29, x30, [sp, #32]
  4189b0:	add	x29, sp, #0x20
  4189b4:	stur	x0, [x29, #-8]
  4189b8:	ldur	x8, [x29, #-8]
  4189bc:	ldr	x0, [x8]
  4189c0:	bl	419190 <__fxstatat@plt+0x161e0>
  4189c4:	stur	w0, [x29, #-12]
  4189c8:	bl	402ef0 <__errno_location@plt>
  4189cc:	ldr	w9, [x0]
  4189d0:	str	w9, [sp, #16]
  4189d4:	ldur	x0, [x29, #-8]
  4189d8:	bl	418978 <__fxstatat@plt+0x159c8>
  4189dc:	ldr	w9, [sp, #16]
  4189e0:	str	w9, [sp, #12]
  4189e4:	bl	402ef0 <__errno_location@plt>
  4189e8:	ldr	w9, [sp, #12]
  4189ec:	str	w9, [x0]
  4189f0:	ldur	w0, [x29, #-12]
  4189f4:	ldp	x29, x30, [sp, #32]
  4189f8:	add	sp, sp, #0x30
  4189fc:	ret
  418a00:	sub	sp, sp, #0x50
  418a04:	stp	x29, x30, [sp, #64]
  418a08:	add	x29, sp, #0x40
  418a0c:	stur	x0, [x29, #-16]
  418a10:	stur	x1, [x29, #-24]
  418a14:	ldur	x8, [x29, #-24]
  418a18:	cbnz	x8, 418a34 <__fxstatat@plt+0x15a84>
  418a1c:	mov	x8, xzr
  418a20:	mov	x0, x8
  418a24:	mov	x1, x8
  418a28:	bl	418b18 <__fxstatat@plt+0x15b68>
  418a2c:	stur	x0, [x29, #-8]
  418a30:	b	418b08 <__fxstatat@plt+0x15b58>
  418a34:	mov	x8, xzr
  418a38:	str	x8, [sp, #32]
  418a3c:	ldur	x8, [x29, #-16]
  418a40:	cbz	x8, 418a68 <__fxstatat@plt+0x15ab8>
  418a44:	ldur	x0, [x29, #-16]
  418a48:	adrp	x1, 41e000 <__fxstatat@plt+0x1b050>
  418a4c:	add	x1, x1, #0x50c
  418a50:	bl	41acc8 <__fxstatat@plt+0x17d18>
  418a54:	str	x0, [sp, #32]
  418a58:	cbnz	x0, 418a68 <__fxstatat@plt+0x15ab8>
  418a5c:	mov	x8, xzr
  418a60:	stur	x8, [x29, #-8]
  418a64:	b	418b08 <__fxstatat@plt+0x15b58>
  418a68:	ldr	x0, [sp, #32]
  418a6c:	ldur	x1, [x29, #-16]
  418a70:	bl	418b18 <__fxstatat@plt+0x15b68>
  418a74:	str	x0, [sp, #24]
  418a78:	ldr	x8, [sp, #32]
  418a7c:	cbz	x8, 418ad8 <__fxstatat@plt+0x15b28>
  418a80:	ldr	x0, [sp, #32]
  418a84:	ldr	x8, [sp, #24]
  418a88:	add	x1, x8, #0x18
  418a8c:	ldur	x8, [x29, #-24]
  418a90:	mov	x9, #0x1000                	// #4096
  418a94:	cmp	x9, x8
  418a98:	str	x0, [sp, #16]
  418a9c:	str	x1, [sp, #8]
  418aa0:	b.cs	418ab0 <__fxstatat@plt+0x15b00>  // b.hs, b.nlast
  418aa4:	mov	x8, #0x1000                	// #4096
  418aa8:	str	x8, [sp]
  418aac:	b	418ab8 <__fxstatat@plt+0x15b08>
  418ab0:	ldur	x8, [x29, #-24]
  418ab4:	str	x8, [sp]
  418ab8:	ldr	x8, [sp]
  418abc:	ldr	x0, [sp, #16]
  418ac0:	ldr	x1, [sp, #8]
  418ac4:	mov	w9, wzr
  418ac8:	mov	w2, w9
  418acc:	mov	x3, x8
  418ad0:	bl	402930 <setvbuf@plt>
  418ad4:	b	418b00 <__fxstatat@plt+0x15b50>
  418ad8:	ldr	x8, [sp, #24]
  418adc:	str	xzr, [x8, #24]
  418ae0:	ldr	x8, [sp, #24]
  418ae4:	add	x0, x8, #0x20
  418ae8:	ldur	x2, [x29, #-24]
  418aec:	mov	x1, #0x800                 	// #2048
  418af0:	bl	418b7c <__fxstatat@plt+0x15bcc>
  418af4:	ldr	x8, [sp, #24]
  418af8:	add	x0, x8, #0x20
  418afc:	bl	419810 <__fxstatat@plt+0x16860>
  418b00:	ldr	x8, [sp, #24]
  418b04:	stur	x8, [x29, #-8]
  418b08:	ldur	x0, [x29, #-8]
  418b0c:	ldp	x29, x30, [sp, #64]
  418b10:	add	sp, sp, #0x50
  418b14:	ret
  418b18:	sub	sp, sp, #0x30
  418b1c:	stp	x29, x30, [sp, #32]
  418b20:	add	x29, sp, #0x20
  418b24:	mov	x8, #0x1038                	// #4152
  418b28:	adrp	x9, 419000 <__fxstatat@plt+0x16050>
  418b2c:	add	x9, x9, #0x1f4
  418b30:	stur	x0, [x29, #-8]
  418b34:	str	x1, [sp, #16]
  418b38:	mov	x0, x8
  418b3c:	str	x9, [sp]
  418b40:	bl	416eb8 <__fxstatat@plt+0x13f08>
  418b44:	str	x0, [sp, #8]
  418b48:	ldur	x8, [x29, #-8]
  418b4c:	ldr	x9, [sp, #8]
  418b50:	str	x8, [x9]
  418b54:	ldr	x8, [sp, #8]
  418b58:	ldr	x9, [sp]
  418b5c:	str	x9, [x8, #8]
  418b60:	ldr	x8, [sp, #16]
  418b64:	ldr	x10, [sp, #8]
  418b68:	str	x8, [x10, #16]
  418b6c:	ldr	x0, [sp, #8]
  418b70:	ldp	x29, x30, [sp, #32]
  418b74:	add	sp, sp, #0x30
  418b78:	ret
  418b7c:	sub	sp, sp, #0xe0
  418b80:	stp	x29, x30, [sp, #208]
  418b84:	add	x29, sp, #0xd0
  418b88:	adrp	x8, 41e000 <__fxstatat@plt+0x1b050>
  418b8c:	add	x8, x8, #0x52e
  418b90:	mov	w9, wzr
  418b94:	stur	x0, [x29, #-8]
  418b98:	stur	x1, [x29, #-16]
  418b9c:	stur	x2, [x29, #-24]
  418ba0:	ldur	x10, [x29, #-8]
  418ba4:	stur	x10, [x29, #-32]
  418ba8:	stur	xzr, [x29, #-40]
  418bac:	mov	x0, x8
  418bb0:	mov	w1, w9
  418bb4:	str	w9, [sp, #68]
  418bb8:	bl	402a40 <open@plt>
  418bbc:	stur	w0, [x29, #-44]
  418bc0:	ldur	w9, [x29, #-44]
  418bc4:	ldr	w11, [sp, #68]
  418bc8:	cmp	w11, w9
  418bcc:	cset	w9, gt
  418bd0:	tbnz	w9, #0, 418c3c <__fxstatat@plt+0x15c8c>
  418bd4:	ldur	w0, [x29, #-44]
  418bd8:	ldur	x1, [x29, #-32]
  418bdc:	ldur	x8, [x29, #-16]
  418be0:	ldur	x9, [x29, #-24]
  418be4:	cmp	x8, x9
  418be8:	str	w0, [sp, #64]
  418bec:	str	x1, [sp, #56]
  418bf0:	b.cs	418c00 <__fxstatat@plt+0x15c50>  // b.hs, b.nlast
  418bf4:	ldur	x8, [x29, #-16]
  418bf8:	str	x8, [sp, #48]
  418bfc:	b	418c08 <__fxstatat@plt+0x15c58>
  418c00:	ldur	x8, [x29, #-24]
  418c04:	str	x8, [sp, #48]
  418c08:	ldr	x8, [sp, #48]
  418c0c:	ldr	w0, [sp, #64]
  418c10:	ldr	x1, [sp, #56]
  418c14:	mov	x2, x8
  418c18:	bl	402e10 <read@plt>
  418c1c:	stur	x0, [x29, #-40]
  418c20:	ldur	x8, [x29, #-40]
  418c24:	cmp	x8, #0x0
  418c28:	cset	w9, ge  // ge = tcont
  418c2c:	tbnz	w9, #0, 418c34 <__fxstatat@plt+0x15c84>
  418c30:	stur	xzr, [x29, #-40]
  418c34:	ldur	w0, [x29, #-44]
  418c38:	bl	402b80 <close@plt>
  418c3c:	ldur	x8, [x29, #-40]
  418c40:	ldur	x9, [x29, #-16]
  418c44:	cmp	x8, x9
  418c48:	b.cs	418ccc <__fxstatat@plt+0x15d1c>  // b.hs, b.nlast
  418c4c:	ldur	x8, [x29, #-16]
  418c50:	ldur	x9, [x29, #-40]
  418c54:	subs	x8, x8, x9
  418c58:	mov	x9, #0x10                  	// #16
  418c5c:	cmp	x9, x8
  418c60:	b.cs	418c70 <__fxstatat@plt+0x15cc0>  // b.hs, b.nlast
  418c64:	mov	x8, #0x10                  	// #16
  418c68:	str	x8, [sp, #40]
  418c6c:	b	418c80 <__fxstatat@plt+0x15cd0>
  418c70:	ldur	x8, [x29, #-16]
  418c74:	ldur	x9, [x29, #-40]
  418c78:	subs	x8, x8, x9
  418c7c:	str	x8, [sp, #40]
  418c80:	ldr	x8, [sp, #40]
  418c84:	stur	x8, [x29, #-72]
  418c88:	sub	x8, x29, #0x40
  418c8c:	mov	x0, x8
  418c90:	mov	x9, xzr
  418c94:	mov	x1, x9
  418c98:	str	x8, [sp, #32]
  418c9c:	bl	402ad0 <gettimeofday@plt>
  418ca0:	ldur	x8, [x29, #-32]
  418ca4:	ldur	x9, [x29, #-40]
  418ca8:	add	x8, x8, x9
  418cac:	ldur	x2, [x29, #-72]
  418cb0:	mov	x0, x8
  418cb4:	ldr	x1, [sp, #32]
  418cb8:	bl	4027f0 <memcpy@plt>
  418cbc:	ldur	x8, [x29, #-72]
  418cc0:	ldur	x9, [x29, #-40]
  418cc4:	add	x8, x9, x8
  418cc8:	stur	x8, [x29, #-40]
  418ccc:	ldur	x8, [x29, #-40]
  418cd0:	ldur	x9, [x29, #-16]
  418cd4:	cmp	x8, x9
  418cd8:	b.cs	418d48 <__fxstatat@plt+0x15d98>  // b.hs, b.nlast
  418cdc:	ldur	x8, [x29, #-16]
  418ce0:	ldur	x9, [x29, #-40]
  418ce4:	subs	x8, x8, x9
  418ce8:	mov	x9, #0x4                   	// #4
  418cec:	cmp	x9, x8
  418cf0:	b.cs	418d00 <__fxstatat@plt+0x15d50>  // b.hs, b.nlast
  418cf4:	mov	x8, #0x4                   	// #4
  418cf8:	str	x8, [sp, #24]
  418cfc:	b	418d10 <__fxstatat@plt+0x15d60>
  418d00:	ldur	x8, [x29, #-16]
  418d04:	ldur	x9, [x29, #-40]
  418d08:	subs	x8, x8, x9
  418d0c:	str	x8, [sp, #24]
  418d10:	ldr	x8, [sp, #24]
  418d14:	stur	x8, [x29, #-88]
  418d18:	bl	4029e0 <getpid@plt>
  418d1c:	sub	x1, x29, #0x4c
  418d20:	stur	w0, [x29, #-76]
  418d24:	ldur	x8, [x29, #-32]
  418d28:	ldur	x9, [x29, #-40]
  418d2c:	add	x0, x8, x9
  418d30:	ldur	x2, [x29, #-88]
  418d34:	bl	4027f0 <memcpy@plt>
  418d38:	ldur	x8, [x29, #-88]
  418d3c:	ldur	x9, [x29, #-40]
  418d40:	add	x8, x9, x8
  418d44:	stur	x8, [x29, #-40]
  418d48:	ldur	x8, [x29, #-40]
  418d4c:	ldur	x9, [x29, #-16]
  418d50:	cmp	x8, x9
  418d54:	b.cs	418dc4 <__fxstatat@plt+0x15e14>  // b.hs, b.nlast
  418d58:	ldur	x8, [x29, #-16]
  418d5c:	ldur	x9, [x29, #-40]
  418d60:	subs	x8, x8, x9
  418d64:	mov	x9, #0x4                   	// #4
  418d68:	cmp	x9, x8
  418d6c:	b.cs	418d7c <__fxstatat@plt+0x15dcc>  // b.hs, b.nlast
  418d70:	mov	x8, #0x4                   	// #4
  418d74:	str	x8, [sp, #16]
  418d78:	b	418d8c <__fxstatat@plt+0x15ddc>
  418d7c:	ldur	x8, [x29, #-16]
  418d80:	ldur	x9, [x29, #-40]
  418d84:	subs	x8, x8, x9
  418d88:	str	x8, [sp, #16]
  418d8c:	ldr	x8, [sp, #16]
  418d90:	str	x8, [sp, #104]
  418d94:	bl	402a50 <getppid@plt>
  418d98:	sub	x1, x29, #0x5c
  418d9c:	stur	w0, [x29, #-92]
  418da0:	ldur	x8, [x29, #-32]
  418da4:	ldur	x9, [x29, #-40]
  418da8:	add	x0, x8, x9
  418dac:	ldr	x2, [sp, #104]
  418db0:	bl	4027f0 <memcpy@plt>
  418db4:	ldr	x8, [sp, #104]
  418db8:	ldur	x9, [x29, #-40]
  418dbc:	add	x8, x9, x8
  418dc0:	stur	x8, [x29, #-40]
  418dc4:	ldur	x8, [x29, #-40]
  418dc8:	ldur	x9, [x29, #-16]
  418dcc:	cmp	x8, x9
  418dd0:	b.cs	418e40 <__fxstatat@plt+0x15e90>  // b.hs, b.nlast
  418dd4:	ldur	x8, [x29, #-16]
  418dd8:	ldur	x9, [x29, #-40]
  418ddc:	subs	x8, x8, x9
  418de0:	mov	x9, #0x4                   	// #4
  418de4:	cmp	x9, x8
  418de8:	b.cs	418df8 <__fxstatat@plt+0x15e48>  // b.hs, b.nlast
  418dec:	mov	x8, #0x4                   	// #4
  418df0:	str	x8, [sp, #8]
  418df4:	b	418e08 <__fxstatat@plt+0x15e58>
  418df8:	ldur	x8, [x29, #-16]
  418dfc:	ldur	x9, [x29, #-40]
  418e00:	subs	x8, x8, x9
  418e04:	str	x8, [sp, #8]
  418e08:	ldr	x8, [sp, #8]
  418e0c:	str	x8, [sp, #88]
  418e10:	bl	4028d0 <getuid@plt>
  418e14:	add	x1, sp, #0x64
  418e18:	str	w0, [sp, #100]
  418e1c:	ldur	x8, [x29, #-32]
  418e20:	ldur	x9, [x29, #-40]
  418e24:	add	x0, x8, x9
  418e28:	ldr	x2, [sp, #88]
  418e2c:	bl	4027f0 <memcpy@plt>
  418e30:	ldr	x8, [sp, #88]
  418e34:	ldur	x9, [x29, #-40]
  418e38:	add	x8, x9, x8
  418e3c:	stur	x8, [x29, #-40]
  418e40:	ldur	x8, [x29, #-40]
  418e44:	ldur	x9, [x29, #-16]
  418e48:	cmp	x8, x9
  418e4c:	b.cs	418ebc <__fxstatat@plt+0x15f0c>  // b.hs, b.nlast
  418e50:	ldur	x8, [x29, #-16]
  418e54:	ldur	x9, [x29, #-40]
  418e58:	subs	x8, x8, x9
  418e5c:	mov	x9, #0x4                   	// #4
  418e60:	cmp	x9, x8
  418e64:	b.cs	418e74 <__fxstatat@plt+0x15ec4>  // b.hs, b.nlast
  418e68:	mov	x8, #0x4                   	// #4
  418e6c:	str	x8, [sp]
  418e70:	b	418e84 <__fxstatat@plt+0x15ed4>
  418e74:	ldur	x8, [x29, #-16]
  418e78:	ldur	x9, [x29, #-40]
  418e7c:	subs	x8, x8, x9
  418e80:	str	x8, [sp]
  418e84:	ldr	x8, [sp]
  418e88:	str	x8, [sp, #72]
  418e8c:	bl	402d10 <getgid@plt>
  418e90:	add	x1, sp, #0x54
  418e94:	str	w0, [sp, #84]
  418e98:	ldur	x8, [x29, #-32]
  418e9c:	ldur	x9, [x29, #-40]
  418ea0:	add	x0, x8, x9
  418ea4:	ldr	x2, [sp, #72]
  418ea8:	bl	4027f0 <memcpy@plt>
  418eac:	ldr	x8, [sp, #72]
  418eb0:	ldur	x9, [x29, #-40]
  418eb4:	add	x8, x9, x8
  418eb8:	stur	x8, [x29, #-40]
  418ebc:	ldp	x29, x30, [sp, #208]
  418ec0:	add	sp, sp, #0xe0
  418ec4:	ret
  418ec8:	sub	sp, sp, #0x10
  418ecc:	str	x0, [sp, #8]
  418ed0:	str	x1, [sp]
  418ed4:	ldr	x8, [sp]
  418ed8:	ldr	x9, [sp, #8]
  418edc:	str	x8, [x9, #8]
  418ee0:	add	sp, sp, #0x10
  418ee4:	ret
  418ee8:	sub	sp, sp, #0x10
  418eec:	str	x0, [sp, #8]
  418ef0:	str	x1, [sp]
  418ef4:	ldr	x8, [sp]
  418ef8:	ldr	x9, [sp, #8]
  418efc:	str	x8, [x9, #16]
  418f00:	add	sp, sp, #0x10
  418f04:	ret
  418f08:	sub	sp, sp, #0x30
  418f0c:	stp	x29, x30, [sp, #32]
  418f10:	add	x29, sp, #0x20
  418f14:	stur	x0, [x29, #-8]
  418f18:	str	x1, [sp, #16]
  418f1c:	str	x2, [sp, #8]
  418f20:	ldur	x8, [x29, #-8]
  418f24:	ldr	x8, [x8]
  418f28:	cbz	x8, 418f40 <__fxstatat@plt+0x15f90>
  418f2c:	ldur	x0, [x29, #-8]
  418f30:	ldr	x1, [sp, #16]
  418f34:	ldr	x2, [sp, #8]
  418f38:	bl	418f60 <__fxstatat@plt+0x15fb0>
  418f3c:	b	418f54 <__fxstatat@plt+0x15fa4>
  418f40:	ldur	x8, [x29, #-8]
  418f44:	add	x0, x8, #0x18
  418f48:	ldr	x1, [sp, #16]
  418f4c:	ldr	x2, [sp, #8]
  418f50:	bl	419028 <__fxstatat@plt+0x16078>
  418f54:	ldp	x29, x30, [sp, #32]
  418f58:	add	sp, sp, #0x30
  418f5c:	ret
  418f60:	sub	sp, sp, #0x40
  418f64:	stp	x29, x30, [sp, #48]
  418f68:	add	x29, sp, #0x30
  418f6c:	stur	x0, [x29, #-8]
  418f70:	stur	x1, [x29, #-16]
  418f74:	str	x2, [sp, #24]
  418f78:	ldur	x0, [x29, #-16]
  418f7c:	ldr	x2, [sp, #24]
  418f80:	ldur	x8, [x29, #-8]
  418f84:	ldr	x3, [x8]
  418f88:	mov	x1, #0x1                   	// #1
  418f8c:	bl	402c10 <fread_unlocked@plt>
  418f90:	str	x0, [sp, #16]
  418f94:	bl	402ef0 <__errno_location@plt>
  418f98:	ldr	w9, [x0]
  418f9c:	str	w9, [sp, #12]
  418fa0:	ldr	x8, [sp, #16]
  418fa4:	ldur	x10, [x29, #-16]
  418fa8:	add	x8, x10, x8
  418fac:	stur	x8, [x29, #-16]
  418fb0:	ldr	x8, [sp, #16]
  418fb4:	ldr	x10, [sp, #24]
  418fb8:	subs	x8, x10, x8
  418fbc:	str	x8, [sp, #24]
  418fc0:	ldr	x8, [sp, #24]
  418fc4:	cbnz	x8, 418fcc <__fxstatat@plt+0x1601c>
  418fc8:	b	41901c <__fxstatat@plt+0x1606c>
  418fcc:	ldur	x8, [x29, #-8]
  418fd0:	ldr	x0, [x8]
  418fd4:	bl	4028c0 <ferror_unlocked@plt>
  418fd8:	cbz	w0, 418fe8 <__fxstatat@plt+0x16038>
  418fdc:	ldr	w8, [sp, #12]
  418fe0:	str	w8, [sp, #8]
  418fe4:	b	418ff0 <__fxstatat@plt+0x16040>
  418fe8:	mov	w8, wzr
  418fec:	str	w8, [sp, #8]
  418ff0:	ldr	w8, [sp, #8]
  418ff4:	str	w8, [sp, #4]
  418ff8:	bl	402ef0 <__errno_location@plt>
  418ffc:	ldr	w8, [sp, #4]
  419000:	str	w8, [x0]
  419004:	ldur	x9, [x29, #-8]
  419008:	ldr	x9, [x9, #8]
  41900c:	ldur	x10, [x29, #-8]
  419010:	ldr	x0, [x10, #16]
  419014:	blr	x9
  419018:	b	418f78 <__fxstatat@plt+0x15fc8>
  41901c:	ldp	x29, x30, [sp, #48]
  419020:	add	sp, sp, #0x40
  419024:	ret
  419028:	sub	sp, sp, #0x40
  41902c:	stp	x29, x30, [sp, #48]
  419030:	add	x29, sp, #0x30
  419034:	stur	x0, [x29, #-8]
  419038:	stur	x1, [x29, #-16]
  41903c:	str	x2, [sp, #24]
  419040:	ldur	x8, [x29, #-8]
  419044:	ldr	x8, [x8]
  419048:	str	x8, [sp, #16]
  41904c:	ldur	x8, [x29, #-16]
  419050:	str	x8, [sp, #8]
  419054:	ldr	x8, [sp, #24]
  419058:	ldr	x9, [sp, #16]
  41905c:	cmp	x8, x9
  419060:	b.hi	4190a4 <__fxstatat@plt+0x160f4>  // b.pmore
  419064:	ldur	x0, [x29, #-16]
  419068:	ldur	x8, [x29, #-8]
  41906c:	mov	x9, #0x1020                	// #4128
  419070:	add	x8, x8, x9
  419074:	ldr	x9, [sp, #16]
  419078:	mov	x10, xzr
  41907c:	subs	x9, x10, x9
  419080:	add	x1, x8, x9
  419084:	ldr	x2, [sp, #24]
  419088:	bl	4027f0 <memcpy@plt>
  41908c:	ldr	x8, [sp, #16]
  419090:	ldr	x9, [sp, #24]
  419094:	subs	x8, x8, x9
  419098:	ldur	x9, [x29, #-8]
  41909c:	str	x8, [x9]
  4190a0:	b	419184 <__fxstatat@plt+0x161d4>
  4190a4:	ldur	x0, [x29, #-16]
  4190a8:	ldur	x8, [x29, #-8]
  4190ac:	mov	x9, #0x1020                	// #4128
  4190b0:	add	x8, x8, x9
  4190b4:	ldr	x9, [sp, #16]
  4190b8:	mov	x10, xzr
  4190bc:	subs	x9, x10, x9
  4190c0:	add	x1, x8, x9
  4190c4:	ldr	x2, [sp, #16]
  4190c8:	bl	4027f0 <memcpy@plt>
  4190cc:	ldr	x8, [sp, #8]
  4190d0:	ldr	x9, [sp, #16]
  4190d4:	add	x8, x8, x9
  4190d8:	stur	x8, [x29, #-16]
  4190dc:	ldr	x8, [sp, #16]
  4190e0:	ldr	x9, [sp, #24]
  4190e4:	subs	x8, x9, x8
  4190e8:	str	x8, [sp, #24]
  4190ec:	ldur	x8, [x29, #-16]
  4190f0:	mov	x9, #0x8                   	// #8
  4190f4:	udiv	x10, x8, x9
  4190f8:	mul	x9, x10, x9
  4190fc:	subs	x8, x8, x9
  419100:	cbnz	x8, 419164 <__fxstatat@plt+0x161b4>
  419104:	ldur	x8, [x29, #-16]
  419108:	str	x8, [sp]
  41910c:	ldr	x8, [sp, #24]
  419110:	mov	x9, #0x800                 	// #2048
  419114:	cmp	x9, x8
  419118:	b.hi	41915c <__fxstatat@plt+0x161ac>  // b.pmore
  41911c:	ldur	x8, [x29, #-8]
  419120:	add	x0, x8, #0x8
  419124:	ldr	x1, [sp]
  419128:	bl	419288 <__fxstatat@plt+0x162d8>
  41912c:	ldr	x8, [sp]
  419130:	add	x8, x8, #0x800
  419134:	str	x8, [sp]
  419138:	ldr	x8, [sp, #24]
  41913c:	subs	x8, x8, #0x800
  419140:	str	x8, [sp, #24]
  419144:	ldr	x8, [sp, #24]
  419148:	cbnz	x8, 419158 <__fxstatat@plt+0x161a8>
  41914c:	ldur	x8, [x29, #-8]
  419150:	str	xzr, [x8]
  419154:	b	419184 <__fxstatat@plt+0x161d4>
  419158:	b	41910c <__fxstatat@plt+0x1615c>
  41915c:	ldr	x8, [sp]
  419160:	stur	x8, [x29, #-16]
  419164:	ldur	x8, [x29, #-8]
  419168:	add	x0, x8, #0x8
  41916c:	ldur	x8, [x29, #-8]
  419170:	add	x1, x8, #0x820
  419174:	bl	419288 <__fxstatat@plt+0x162d8>
  419178:	mov	x8, #0x800                 	// #2048
  41917c:	str	x8, [sp, #16]
  419180:	b	41904c <__fxstatat@plt+0x1609c>
  419184:	ldp	x29, x30, [sp, #48]
  419188:	add	sp, sp, #0x40
  41918c:	ret
  419190:	sub	sp, sp, #0x30
  419194:	stp	x29, x30, [sp, #32]
  419198:	add	x29, sp, #0x20
  41919c:	mov	x1, #0x1038                	// #4152
  4191a0:	stur	x0, [x29, #-8]
  4191a4:	ldur	x8, [x29, #-8]
  4191a8:	ldr	x8, [x8]
  4191ac:	str	x8, [sp, #16]
  4191b0:	ldur	x0, [x29, #-8]
  4191b4:	bl	402e40 <explicit_bzero@plt>
  4191b8:	ldur	x0, [x29, #-8]
  4191bc:	bl	402ce0 <free@plt>
  4191c0:	ldr	x8, [sp, #16]
  4191c4:	cbz	x8, 4191d8 <__fxstatat@plt+0x16228>
  4191c8:	ldr	x0, [sp, #16]
  4191cc:	bl	41a070 <__fxstatat@plt+0x170c0>
  4191d0:	str	w0, [sp, #12]
  4191d4:	b	4191e0 <__fxstatat@plt+0x16230>
  4191d8:	mov	w8, wzr
  4191dc:	str	w8, [sp, #12]
  4191e0:	ldr	w8, [sp, #12]
  4191e4:	mov	w0, w8
  4191e8:	ldp	x29, x30, [sp, #32]
  4191ec:	add	sp, sp, #0x30
  4191f0:	ret
  4191f4:	sub	sp, sp, #0x40
  4191f8:	stp	x29, x30, [sp, #48]
  4191fc:	add	x29, sp, #0x30
  419200:	stur	x0, [x29, #-8]
  419204:	ldur	x8, [x29, #-8]
  419208:	cbz	x8, 419284 <__fxstatat@plt+0x162d4>
  41920c:	adrp	x8, 42f000 <__fxstatat@plt+0x2c050>
  419210:	add	x8, x8, #0x420
  419214:	ldr	w0, [x8]
  419218:	stur	w0, [x29, #-12]
  41921c:	bl	402ef0 <__errno_location@plt>
  419220:	ldr	w1, [x0]
  419224:	stur	w1, [x29, #-16]
  419228:	bl	402ef0 <__errno_location@plt>
  41922c:	ldr	w9, [x0]
  419230:	cbnz	w9, 419248 <__fxstatat@plt+0x16298>
  419234:	adrp	x0, 41e000 <__fxstatat@plt+0x1b050>
  419238:	add	x0, x0, #0x50f
  41923c:	bl	402f30 <gettext@plt>
  419240:	str	x0, [sp, #24]
  419244:	b	419258 <__fxstatat@plt+0x162a8>
  419248:	adrp	x0, 41e000 <__fxstatat@plt+0x1b050>
  41924c:	add	x0, x0, #0x51f
  419250:	bl	402f30 <gettext@plt>
  419254:	str	x0, [sp, #24]
  419258:	ldr	x8, [sp, #24]
  41925c:	ldur	x0, [x29, #-8]
  419260:	str	x8, [sp, #16]
  419264:	bl	41394c <__fxstatat@plt+0x1099c>
  419268:	ldur	w9, [x29, #-12]
  41926c:	str	x0, [sp, #8]
  419270:	mov	w0, w9
  419274:	ldur	w1, [x29, #-16]
  419278:	ldr	x2, [sp, #16]
  41927c:	ldr	x3, [sp, #8]
  419280:	bl	402850 <error@plt>
  419284:	bl	402bd0 <abort@plt>
  419288:	sub	sp, sp, #0xf0
  41928c:	stp	x29, x30, [sp, #224]
  419290:	add	x29, sp, #0xe0
  419294:	stur	x0, [x29, #-8]
  419298:	stur	x1, [x29, #-16]
  41929c:	ldur	x8, [x29, #-8]
  4192a0:	ldr	x8, [x8, #2048]
  4192a4:	stur	x8, [x29, #-24]
  4192a8:	ldur	x8, [x29, #-8]
  4192ac:	ldr	x8, [x8, #2056]
  4192b0:	ldur	x9, [x29, #-8]
  4192b4:	ldr	x10, [x9, #2064]
  4192b8:	add	x10, x10, #0x1
  4192bc:	str	x10, [x9, #2064]
  4192c0:	add	x8, x8, x10
  4192c4:	stur	x8, [x29, #-32]
  4192c8:	ldur	x8, [x29, #-8]
  4192cc:	stur	x8, [x29, #-40]
  4192d0:	ldur	x8, [x29, #-16]
  4192d4:	stur	x8, [x29, #-48]
  4192d8:	ldur	x8, [x29, #-24]
  4192dc:	ldur	x9, [x29, #-24]
  4192e0:	eor	x8, x8, x9, lsl #21
  4192e4:	mov	x9, xzr
  4192e8:	eon	x8, x8, x9
  4192ec:	ldur	x10, [x29, #-40]
  4192f0:	ldr	x10, [x10, #1024]
  4192f4:	add	x8, x8, x10
  4192f8:	stur	x8, [x29, #-24]
  4192fc:	ldur	x8, [x29, #-40]
  419300:	ldr	x8, [x8]
  419304:	stur	x8, [x29, #-56]
  419308:	ldur	x0, [x29, #-8]
  41930c:	ldur	x1, [x29, #-56]
  419310:	str	x9, [sp, #40]
  419314:	bl	4197a4 <__fxstatat@plt+0x167f4>
  419318:	ldur	x8, [x29, #-24]
  41931c:	add	x8, x0, x8
  419320:	ldur	x9, [x29, #-32]
  419324:	add	x8, x8, x9
  419328:	stur	x8, [x29, #-64]
  41932c:	ldur	x9, [x29, #-40]
  419330:	str	x8, [x9]
  419334:	ldur	x0, [x29, #-8]
  419338:	ldur	x8, [x29, #-64]
  41933c:	lsr	x1, x8, #8
  419340:	bl	4197a4 <__fxstatat@plt+0x167f4>
  419344:	ldur	x8, [x29, #-56]
  419348:	add	x0, x0, x8
  41934c:	bl	4197ec <__fxstatat@plt+0x1683c>
  419350:	stur	x0, [x29, #-32]
  419354:	ldur	x8, [x29, #-48]
  419358:	str	x0, [x8]
  41935c:	ldur	x8, [x29, #-24]
  419360:	ldur	x0, [x29, #-24]
  419364:	str	x8, [sp, #32]
  419368:	bl	4197ec <__fxstatat@plt+0x1683c>
  41936c:	ldr	x8, [sp, #32]
  419370:	eor	x9, x8, x0, lsr #5
  419374:	ldr	x10, [sp, #40]
  419378:	eor	x9, x10, x9
  41937c:	ldur	x11, [x29, #-40]
  419380:	ldr	x11, [x11, #1032]
  419384:	add	x9, x9, x11
  419388:	stur	x9, [x29, #-24]
  41938c:	ldur	x9, [x29, #-40]
  419390:	ldr	x9, [x9, #8]
  419394:	stur	x9, [x29, #-72]
  419398:	ldur	x0, [x29, #-8]
  41939c:	ldur	x1, [x29, #-72]
  4193a0:	bl	4197a4 <__fxstatat@plt+0x167f4>
  4193a4:	ldur	x8, [x29, #-24]
  4193a8:	add	x8, x0, x8
  4193ac:	ldur	x9, [x29, #-32]
  4193b0:	add	x8, x8, x9
  4193b4:	stur	x8, [x29, #-80]
  4193b8:	ldur	x9, [x29, #-40]
  4193bc:	str	x8, [x9, #8]
  4193c0:	ldur	x0, [x29, #-8]
  4193c4:	ldur	x8, [x29, #-80]
  4193c8:	lsr	x1, x8, #8
  4193cc:	bl	4197a4 <__fxstatat@plt+0x167f4>
  4193d0:	ldur	x8, [x29, #-72]
  4193d4:	add	x0, x0, x8
  4193d8:	bl	4197ec <__fxstatat@plt+0x1683c>
  4193dc:	stur	x0, [x29, #-32]
  4193e0:	ldur	x8, [x29, #-48]
  4193e4:	str	x0, [x8, #8]
  4193e8:	ldur	x8, [x29, #-24]
  4193ec:	ldur	x9, [x29, #-24]
  4193f0:	eor	x8, x8, x9, lsl #12
  4193f4:	ldr	x9, [sp, #40]
  4193f8:	eor	x8, x9, x8
  4193fc:	ldur	x10, [x29, #-40]
  419400:	ldr	x10, [x10, #1040]
  419404:	add	x8, x8, x10
  419408:	stur	x8, [x29, #-24]
  41940c:	ldur	x8, [x29, #-40]
  419410:	ldr	x8, [x8, #16]
  419414:	stur	x8, [x29, #-88]
  419418:	ldur	x0, [x29, #-8]
  41941c:	ldur	x1, [x29, #-88]
  419420:	bl	4197a4 <__fxstatat@plt+0x167f4>
  419424:	ldur	x8, [x29, #-24]
  419428:	add	x8, x0, x8
  41942c:	ldur	x9, [x29, #-32]
  419430:	add	x8, x8, x9
  419434:	stur	x8, [x29, #-96]
  419438:	ldur	x9, [x29, #-40]
  41943c:	str	x8, [x9, #16]
  419440:	ldur	x0, [x29, #-8]
  419444:	ldur	x8, [x29, #-96]
  419448:	lsr	x1, x8, #8
  41944c:	bl	4197a4 <__fxstatat@plt+0x167f4>
  419450:	ldur	x8, [x29, #-88]
  419454:	add	x0, x0, x8
  419458:	bl	4197ec <__fxstatat@plt+0x1683c>
  41945c:	stur	x0, [x29, #-32]
  419460:	ldur	x8, [x29, #-48]
  419464:	str	x0, [x8, #16]
  419468:	ldur	x8, [x29, #-24]
  41946c:	ldur	x0, [x29, #-24]
  419470:	str	x8, [sp, #24]
  419474:	bl	4197ec <__fxstatat@plt+0x1683c>
  419478:	ldr	x8, [sp, #24]
  41947c:	eor	x9, x8, x0, lsr #33
  419480:	ldr	x10, [sp, #40]
  419484:	eor	x9, x10, x9
  419488:	ldur	x11, [x29, #-40]
  41948c:	ldr	x11, [x11, #1048]
  419490:	add	x9, x9, x11
  419494:	stur	x9, [x29, #-24]
  419498:	ldur	x9, [x29, #-40]
  41949c:	ldr	x9, [x9, #24]
  4194a0:	stur	x9, [x29, #-104]
  4194a4:	ldur	x0, [x29, #-8]
  4194a8:	ldur	x1, [x29, #-104]
  4194ac:	bl	4197a4 <__fxstatat@plt+0x167f4>
  4194b0:	ldur	x8, [x29, #-24]
  4194b4:	add	x8, x0, x8
  4194b8:	ldur	x9, [x29, #-32]
  4194bc:	add	x8, x8, x9
  4194c0:	str	x8, [sp, #112]
  4194c4:	ldur	x9, [x29, #-40]
  4194c8:	str	x8, [x9, #24]
  4194cc:	ldur	x0, [x29, #-8]
  4194d0:	ldr	x8, [sp, #112]
  4194d4:	lsr	x1, x8, #8
  4194d8:	bl	4197a4 <__fxstatat@plt+0x167f4>
  4194dc:	ldur	x8, [x29, #-104]
  4194e0:	add	x0, x0, x8
  4194e4:	bl	4197ec <__fxstatat@plt+0x1683c>
  4194e8:	stur	x0, [x29, #-32]
  4194ec:	ldur	x8, [x29, #-48]
  4194f0:	str	x0, [x8, #24]
  4194f4:	ldur	x8, [x29, #-48]
  4194f8:	add	x8, x8, #0x20
  4194fc:	stur	x8, [x29, #-48]
  419500:	ldur	x8, [x29, #-40]
  419504:	add	x8, x8, #0x20
  419508:	stur	x8, [x29, #-40]
  41950c:	ldur	x9, [x29, #-8]
  419510:	add	x9, x9, #0x400
  419514:	cmp	x8, x9
  419518:	b.cc	4192d8 <__fxstatat@plt+0x16328>  // b.lo, b.ul, b.last
  41951c:	ldur	x8, [x29, #-24]
  419520:	ldur	x9, [x29, #-24]
  419524:	eor	x8, x8, x9, lsl #21
  419528:	mov	x9, xzr
  41952c:	eon	x8, x8, x9
  419530:	ldur	x10, [x29, #-40]
  419534:	mov	x11, #0xfffffffffffffc00    	// #-1024
  419538:	add	x10, x10, x11
  41953c:	ldr	x10, [x10]
  419540:	add	x8, x8, x10
  419544:	stur	x8, [x29, #-24]
  419548:	ldur	x8, [x29, #-40]
  41954c:	ldr	x8, [x8]
  419550:	str	x8, [sp, #104]
  419554:	ldur	x0, [x29, #-8]
  419558:	ldr	x1, [sp, #104]
  41955c:	str	x9, [sp, #16]
  419560:	bl	4197a4 <__fxstatat@plt+0x167f4>
  419564:	ldur	x8, [x29, #-24]
  419568:	add	x8, x0, x8
  41956c:	ldur	x9, [x29, #-32]
  419570:	add	x8, x8, x9
  419574:	str	x8, [sp, #96]
  419578:	ldur	x9, [x29, #-40]
  41957c:	str	x8, [x9]
  419580:	ldur	x0, [x29, #-8]
  419584:	ldr	x8, [sp, #96]
  419588:	lsr	x1, x8, #8
  41958c:	bl	4197a4 <__fxstatat@plt+0x167f4>
  419590:	ldr	x8, [sp, #104]
  419594:	add	x0, x0, x8
  419598:	bl	4197ec <__fxstatat@plt+0x1683c>
  41959c:	stur	x0, [x29, #-32]
  4195a0:	ldur	x8, [x29, #-48]
  4195a4:	str	x0, [x8]
  4195a8:	ldur	x8, [x29, #-24]
  4195ac:	ldur	x0, [x29, #-24]
  4195b0:	str	x8, [sp, #8]
  4195b4:	bl	4197ec <__fxstatat@plt+0x1683c>
  4195b8:	ldr	x8, [sp, #8]
  4195bc:	eor	x9, x8, x0, lsr #5
  4195c0:	ldr	x10, [sp, #16]
  4195c4:	eor	x9, x10, x9
  4195c8:	ldur	x11, [x29, #-40]
  4195cc:	mov	x12, #0xfffffffffffffc08    	// #-1016
  4195d0:	add	x11, x11, x12
  4195d4:	ldr	x11, [x11]
  4195d8:	add	x9, x9, x11
  4195dc:	stur	x9, [x29, #-24]
  4195e0:	ldur	x9, [x29, #-40]
  4195e4:	ldr	x9, [x9, #8]
  4195e8:	str	x9, [sp, #88]
  4195ec:	ldur	x0, [x29, #-8]
  4195f0:	ldr	x1, [sp, #88]
  4195f4:	bl	4197a4 <__fxstatat@plt+0x167f4>
  4195f8:	ldur	x8, [x29, #-24]
  4195fc:	add	x8, x0, x8
  419600:	ldur	x9, [x29, #-32]
  419604:	add	x8, x8, x9
  419608:	str	x8, [sp, #80]
  41960c:	ldur	x9, [x29, #-40]
  419610:	str	x8, [x9, #8]
  419614:	ldur	x0, [x29, #-8]
  419618:	ldr	x8, [sp, #80]
  41961c:	lsr	x1, x8, #8
  419620:	bl	4197a4 <__fxstatat@plt+0x167f4>
  419624:	ldr	x8, [sp, #88]
  419628:	add	x0, x0, x8
  41962c:	bl	4197ec <__fxstatat@plt+0x1683c>
  419630:	stur	x0, [x29, #-32]
  419634:	ldur	x8, [x29, #-48]
  419638:	str	x0, [x8, #8]
  41963c:	ldur	x8, [x29, #-24]
  419640:	ldur	x9, [x29, #-24]
  419644:	eor	x8, x8, x9, lsl #12
  419648:	ldr	x9, [sp, #16]
  41964c:	eor	x8, x9, x8
  419650:	ldur	x10, [x29, #-40]
  419654:	mov	x11, #0xfffffffffffffc10    	// #-1008
  419658:	add	x10, x10, x11
  41965c:	ldr	x10, [x10]
  419660:	add	x8, x8, x10
  419664:	stur	x8, [x29, #-24]
  419668:	ldur	x8, [x29, #-40]
  41966c:	ldr	x8, [x8, #16]
  419670:	str	x8, [sp, #72]
  419674:	ldur	x0, [x29, #-8]
  419678:	ldr	x1, [sp, #72]
  41967c:	bl	4197a4 <__fxstatat@plt+0x167f4>
  419680:	ldur	x8, [x29, #-24]
  419684:	add	x8, x0, x8
  419688:	ldur	x9, [x29, #-32]
  41968c:	add	x8, x8, x9
  419690:	str	x8, [sp, #64]
  419694:	ldur	x9, [x29, #-40]
  419698:	str	x8, [x9, #16]
  41969c:	ldur	x0, [x29, #-8]
  4196a0:	ldr	x8, [sp, #64]
  4196a4:	lsr	x1, x8, #8
  4196a8:	bl	4197a4 <__fxstatat@plt+0x167f4>
  4196ac:	ldr	x8, [sp, #72]
  4196b0:	add	x0, x0, x8
  4196b4:	bl	4197ec <__fxstatat@plt+0x1683c>
  4196b8:	stur	x0, [x29, #-32]
  4196bc:	ldur	x8, [x29, #-48]
  4196c0:	str	x0, [x8, #16]
  4196c4:	ldur	x8, [x29, #-24]
  4196c8:	ldur	x0, [x29, #-24]
  4196cc:	str	x8, [sp]
  4196d0:	bl	4197ec <__fxstatat@plt+0x1683c>
  4196d4:	ldr	x8, [sp]
  4196d8:	eor	x9, x8, x0, lsr #33
  4196dc:	ldr	x10, [sp, #16]
  4196e0:	eor	x9, x10, x9
  4196e4:	ldur	x11, [x29, #-40]
  4196e8:	mov	x12, #0xfffffffffffffc18    	// #-1000
  4196ec:	add	x11, x11, x12
  4196f0:	ldr	x11, [x11]
  4196f4:	add	x9, x9, x11
  4196f8:	stur	x9, [x29, #-24]
  4196fc:	ldur	x9, [x29, #-40]
  419700:	ldr	x9, [x9, #24]
  419704:	str	x9, [sp, #56]
  419708:	ldur	x0, [x29, #-8]
  41970c:	ldr	x1, [sp, #56]
  419710:	bl	4197a4 <__fxstatat@plt+0x167f4>
  419714:	ldur	x8, [x29, #-24]
  419718:	add	x8, x0, x8
  41971c:	ldur	x9, [x29, #-32]
  419720:	add	x8, x8, x9
  419724:	str	x8, [sp, #48]
  419728:	ldur	x9, [x29, #-40]
  41972c:	str	x8, [x9, #24]
  419730:	ldur	x0, [x29, #-8]
  419734:	ldr	x8, [sp, #48]
  419738:	lsr	x1, x8, #8
  41973c:	bl	4197a4 <__fxstatat@plt+0x167f4>
  419740:	ldr	x8, [sp, #56]
  419744:	add	x0, x0, x8
  419748:	bl	4197ec <__fxstatat@plt+0x1683c>
  41974c:	stur	x0, [x29, #-32]
  419750:	ldur	x8, [x29, #-48]
  419754:	str	x0, [x8, #24]
  419758:	ldur	x8, [x29, #-48]
  41975c:	add	x8, x8, #0x20
  419760:	stur	x8, [x29, #-48]
  419764:	ldur	x8, [x29, #-40]
  419768:	add	x8, x8, #0x20
  41976c:	stur	x8, [x29, #-40]
  419770:	ldur	x9, [x29, #-8]
  419774:	add	x9, x9, #0x800
  419778:	cmp	x8, x9
  41977c:	b.cc	41951c <__fxstatat@plt+0x1656c>  // b.lo, b.ul, b.last
  419780:	ldur	x8, [x29, #-24]
  419784:	ldur	x9, [x29, #-8]
  419788:	str	x8, [x9, #2048]
  41978c:	ldur	x8, [x29, #-32]
  419790:	ldur	x9, [x29, #-8]
  419794:	str	x8, [x9, #2056]
  419798:	ldp	x29, x30, [sp, #224]
  41979c:	add	sp, sp, #0xf0
  4197a0:	ret
  4197a4:	sub	sp, sp, #0x30
  4197a8:	str	x0, [sp, #40]
  4197ac:	str	x1, [sp, #32]
  4197b0:	ldr	x8, [sp, #40]
  4197b4:	str	x8, [sp, #24]
  4197b8:	ldr	x8, [sp, #24]
  4197bc:	str	x8, [sp, #16]
  4197c0:	ldr	x8, [sp, #16]
  4197c4:	ldr	x9, [sp, #32]
  4197c8:	and	x9, x9, #0x7f8
  4197cc:	add	x8, x8, x9
  4197d0:	str	x8, [sp, #8]
  4197d4:	ldr	x8, [sp, #8]
  4197d8:	str	x8, [sp]
  4197dc:	ldr	x8, [sp]
  4197e0:	ldr	x0, [x8]
  4197e4:	add	sp, sp, #0x30
  4197e8:	ret
  4197ec:	sub	sp, sp, #0x10
  4197f0:	mov	x8, #0xffffffffffffffff    	// #-1
  4197f4:	str	x0, [sp, #8]
  4197f8:	str	x8, [sp]
  4197fc:	ldr	x8, [sp, #8]
  419800:	ldr	x9, [sp]
  419804:	and	x0, x8, x9
  419808:	add	sp, sp, #0x10
  41980c:	ret
  419810:	sub	sp, sp, #0x60
  419814:	stp	x29, x30, [sp, #80]
  419818:	add	x29, sp, #0x50
  41981c:	mov	x8, #0x4b7c                	// #19324
  419820:	movk	x8, #0xa288, lsl #16
  419824:	movk	x8, #0x4677, lsl #32
  419828:	movk	x8, #0x647c, lsl #48
  41982c:	mov	x9, #0xc862                	// #51298
  419830:	movk	x9, #0xc73a, lsl #16
  419834:	movk	x9, #0xb322, lsl #32
  419838:	movk	x9, #0xb9f8, lsl #48
  41983c:	mov	x10, #0x12a0                	// #4768
  419840:	movk	x10, #0x3d47, lsl #16
  419844:	movk	x10, #0xa505, lsl #32
  419848:	movk	x10, #0x8c0e, lsl #48
  41984c:	mov	x11, #0x5524                	// #21796
  419850:	movk	x11, #0x4a59, lsl #16
  419854:	movk	x11, #0x2e82, lsl #32
  419858:	movk	x11, #0xb29b, lsl #48
  41985c:	mov	x12, #0xe0ce                	// #57550
  419860:	movk	x12, #0x8355, lsl #16
  419864:	movk	x12, #0x53db, lsl #32
  419868:	movk	x12, #0x82f0, lsl #48
  41986c:	mov	x13, #0x9315                	// #37653
  419870:	movk	x13, #0xa5a0, lsl #16
  419874:	movk	x13, #0x4a0f, lsl #32
  419878:	movk	x13, #0x48fe, lsl #48
  41987c:	mov	x14, #0x89ed                	// #35309
  419880:	movk	x14, #0xcbfc, lsl #16
  419884:	movk	x14, #0x5bf2, lsl #32
  419888:	movk	x14, #0xae98, lsl #48
  41988c:	mov	x15, #0xc0ab                	// #49323
  419890:	movk	x15, #0x6c44, lsl #16
  419894:	movk	x15, #0x704f, lsl #32
  419898:	movk	x15, #0x98f5, lsl #48
  41989c:	stur	x0, [x29, #-8]
  4198a0:	stur	x8, [x29, #-16]
  4198a4:	stur	x9, [x29, #-24]
  4198a8:	stur	x10, [x29, #-32]
  4198ac:	str	x11, [sp, #40]
  4198b0:	str	x12, [sp, #32]
  4198b4:	str	x13, [sp, #24]
  4198b8:	str	x14, [sp, #16]
  4198bc:	str	x15, [sp, #8]
  4198c0:	str	wzr, [sp, #4]
  4198c4:	ldr	w8, [sp, #4]
  4198c8:	cmp	w8, #0x100
  4198cc:	b.ge	419be8 <__fxstatat@plt+0x16c38>  // b.tcont
  4198d0:	ldur	x8, [x29, #-8]
  4198d4:	ldrsw	x9, [sp, #4]
  4198d8:	ldr	x8, [x8, x9, lsl #3]
  4198dc:	ldur	x9, [x29, #-16]
  4198e0:	add	x8, x9, x8
  4198e4:	stur	x8, [x29, #-16]
  4198e8:	ldur	x8, [x29, #-8]
  4198ec:	ldr	w10, [sp, #4]
  4198f0:	add	w10, w10, #0x1
  4198f4:	ldr	x8, [x8, w10, sxtw #3]
  4198f8:	ldur	x9, [x29, #-24]
  4198fc:	add	x8, x9, x8
  419900:	stur	x8, [x29, #-24]
  419904:	ldur	x8, [x29, #-8]
  419908:	ldr	w10, [sp, #4]
  41990c:	add	w10, w10, #0x2
  419910:	ldr	x8, [x8, w10, sxtw #3]
  419914:	ldur	x9, [x29, #-32]
  419918:	add	x8, x9, x8
  41991c:	stur	x8, [x29, #-32]
  419920:	ldur	x8, [x29, #-8]
  419924:	ldr	w10, [sp, #4]
  419928:	add	w10, w10, #0x3
  41992c:	ldr	x8, [x8, w10, sxtw #3]
  419930:	ldr	x9, [sp, #40]
  419934:	add	x8, x9, x8
  419938:	str	x8, [sp, #40]
  41993c:	ldur	x8, [x29, #-8]
  419940:	ldr	w10, [sp, #4]
  419944:	add	w10, w10, #0x4
  419948:	ldr	x8, [x8, w10, sxtw #3]
  41994c:	ldr	x9, [sp, #32]
  419950:	add	x8, x9, x8
  419954:	str	x8, [sp, #32]
  419958:	ldur	x8, [x29, #-8]
  41995c:	ldr	w10, [sp, #4]
  419960:	add	w10, w10, #0x5
  419964:	ldr	x8, [x8, w10, sxtw #3]
  419968:	ldr	x9, [sp, #24]
  41996c:	add	x8, x9, x8
  419970:	str	x8, [sp, #24]
  419974:	ldur	x8, [x29, #-8]
  419978:	ldr	w10, [sp, #4]
  41997c:	add	w10, w10, #0x6
  419980:	ldr	x8, [x8, w10, sxtw #3]
  419984:	ldr	x9, [sp, #16]
  419988:	add	x8, x9, x8
  41998c:	str	x8, [sp, #16]
  419990:	ldur	x8, [x29, #-8]
  419994:	ldr	w10, [sp, #4]
  419998:	add	w10, w10, #0x7
  41999c:	ldr	x8, [x8, w10, sxtw #3]
  4199a0:	ldr	x9, [sp, #8]
  4199a4:	add	x8, x9, x8
  4199a8:	str	x8, [sp, #8]
  4199ac:	ldr	x8, [sp, #32]
  4199b0:	ldur	x9, [x29, #-16]
  4199b4:	subs	x8, x9, x8
  4199b8:	stur	x8, [x29, #-16]
  4199bc:	ldr	x0, [sp, #8]
  4199c0:	bl	4197ec <__fxstatat@plt+0x1683c>
  4199c4:	ldr	x8, [sp, #24]
  4199c8:	eor	x8, x8, x0, lsr #9
  4199cc:	str	x8, [sp, #24]
  4199d0:	ldur	x8, [x29, #-16]
  4199d4:	ldr	x9, [sp, #8]
  4199d8:	add	x8, x9, x8
  4199dc:	str	x8, [sp, #8]
  4199e0:	ldr	x8, [sp, #24]
  4199e4:	ldur	x9, [x29, #-24]
  4199e8:	subs	x8, x9, x8
  4199ec:	stur	x8, [x29, #-24]
  4199f0:	ldur	x8, [x29, #-16]
  4199f4:	ldr	x9, [sp, #16]
  4199f8:	eor	x8, x9, x8, lsl #9
  4199fc:	str	x8, [sp, #16]
  419a00:	ldur	x8, [x29, #-24]
  419a04:	ldur	x9, [x29, #-16]
  419a08:	add	x8, x9, x8
  419a0c:	stur	x8, [x29, #-16]
  419a10:	ldr	x8, [sp, #16]
  419a14:	ldur	x9, [x29, #-32]
  419a18:	subs	x8, x9, x8
  419a1c:	stur	x8, [x29, #-32]
  419a20:	ldur	x0, [x29, #-24]
  419a24:	bl	4197ec <__fxstatat@plt+0x1683c>
  419a28:	ldr	x8, [sp, #8]
  419a2c:	eor	x8, x8, x0, lsr #23
  419a30:	str	x8, [sp, #8]
  419a34:	ldur	x8, [x29, #-32]
  419a38:	ldur	x9, [x29, #-24]
  419a3c:	add	x8, x9, x8
  419a40:	stur	x8, [x29, #-24]
  419a44:	ldr	x8, [sp, #8]
  419a48:	ldr	x9, [sp, #40]
  419a4c:	subs	x8, x9, x8
  419a50:	str	x8, [sp, #40]
  419a54:	ldur	x8, [x29, #-32]
  419a58:	ldur	x9, [x29, #-16]
  419a5c:	eor	x8, x9, x8, lsl #15
  419a60:	stur	x8, [x29, #-16]
  419a64:	ldr	x8, [sp, #40]
  419a68:	ldur	x9, [x29, #-32]
  419a6c:	add	x8, x9, x8
  419a70:	stur	x8, [x29, #-32]
  419a74:	ldur	x8, [x29, #-16]
  419a78:	ldr	x9, [sp, #32]
  419a7c:	subs	x8, x9, x8
  419a80:	str	x8, [sp, #32]
  419a84:	ldr	x0, [sp, #40]
  419a88:	bl	4197ec <__fxstatat@plt+0x1683c>
  419a8c:	ldur	x8, [x29, #-24]
  419a90:	eor	x8, x8, x0, lsr #14
  419a94:	stur	x8, [x29, #-24]
  419a98:	ldr	x8, [sp, #32]
  419a9c:	ldr	x9, [sp, #40]
  419aa0:	add	x8, x9, x8
  419aa4:	str	x8, [sp, #40]
  419aa8:	ldur	x8, [x29, #-24]
  419aac:	ldr	x9, [sp, #24]
  419ab0:	subs	x8, x9, x8
  419ab4:	str	x8, [sp, #24]
  419ab8:	ldr	x8, [sp, #32]
  419abc:	ldur	x9, [x29, #-32]
  419ac0:	eor	x8, x9, x8, lsl #20
  419ac4:	stur	x8, [x29, #-32]
  419ac8:	ldr	x8, [sp, #24]
  419acc:	ldr	x9, [sp, #32]
  419ad0:	add	x8, x9, x8
  419ad4:	str	x8, [sp, #32]
  419ad8:	ldur	x8, [x29, #-32]
  419adc:	ldr	x9, [sp, #16]
  419ae0:	subs	x8, x9, x8
  419ae4:	str	x8, [sp, #16]
  419ae8:	ldr	x0, [sp, #24]
  419aec:	bl	4197ec <__fxstatat@plt+0x1683c>
  419af0:	ldr	x8, [sp, #40]
  419af4:	eor	x8, x8, x0, lsr #17
  419af8:	str	x8, [sp, #40]
  419afc:	ldr	x8, [sp, #16]
  419b00:	ldr	x9, [sp, #24]
  419b04:	add	x8, x9, x8
  419b08:	str	x8, [sp, #24]
  419b0c:	ldr	x8, [sp, #40]
  419b10:	ldr	x9, [sp, #8]
  419b14:	subs	x8, x9, x8
  419b18:	str	x8, [sp, #8]
  419b1c:	ldr	x8, [sp, #16]
  419b20:	ldr	x9, [sp, #32]
  419b24:	eor	x8, x9, x8, lsl #14
  419b28:	str	x8, [sp, #32]
  419b2c:	ldr	x8, [sp, #8]
  419b30:	ldr	x9, [sp, #16]
  419b34:	add	x8, x9, x8
  419b38:	str	x8, [sp, #16]
  419b3c:	ldur	x8, [x29, #-16]
  419b40:	ldur	x9, [x29, #-8]
  419b44:	ldrsw	x11, [sp, #4]
  419b48:	str	x8, [x9, x11, lsl #3]
  419b4c:	ldur	x8, [x29, #-24]
  419b50:	ldur	x9, [x29, #-8]
  419b54:	ldr	w10, [sp, #4]
  419b58:	add	w10, w10, #0x1
  419b5c:	str	x8, [x9, w10, sxtw #3]
  419b60:	ldur	x8, [x29, #-32]
  419b64:	ldur	x9, [x29, #-8]
  419b68:	ldr	w10, [sp, #4]
  419b6c:	add	w10, w10, #0x2
  419b70:	str	x8, [x9, w10, sxtw #3]
  419b74:	ldr	x8, [sp, #40]
  419b78:	ldur	x9, [x29, #-8]
  419b7c:	ldr	w10, [sp, #4]
  419b80:	add	w10, w10, #0x3
  419b84:	str	x8, [x9, w10, sxtw #3]
  419b88:	ldr	x8, [sp, #32]
  419b8c:	ldur	x9, [x29, #-8]
  419b90:	ldr	w10, [sp, #4]
  419b94:	add	w10, w10, #0x4
  419b98:	str	x8, [x9, w10, sxtw #3]
  419b9c:	ldr	x8, [sp, #24]
  419ba0:	ldur	x9, [x29, #-8]
  419ba4:	ldr	w10, [sp, #4]
  419ba8:	add	w10, w10, #0x5
  419bac:	str	x8, [x9, w10, sxtw #3]
  419bb0:	ldr	x8, [sp, #16]
  419bb4:	ldur	x9, [x29, #-8]
  419bb8:	ldr	w10, [sp, #4]
  419bbc:	add	w10, w10, #0x6
  419bc0:	str	x8, [x9, w10, sxtw #3]
  419bc4:	ldr	x8, [sp, #8]
  419bc8:	ldur	x9, [x29, #-8]
  419bcc:	ldr	w10, [sp, #4]
  419bd0:	add	w10, w10, #0x7
  419bd4:	str	x8, [x9, w10, sxtw #3]
  419bd8:	ldr	w8, [sp, #4]
  419bdc:	add	w8, w8, #0x8
  419be0:	str	w8, [sp, #4]
  419be4:	b	4198c4 <__fxstatat@plt+0x16914>
  419be8:	str	wzr, [sp]
  419bec:	ldr	w8, [sp]
  419bf0:	cmp	w8, #0x100
  419bf4:	b.ge	419f10 <__fxstatat@plt+0x16f60>  // b.tcont
  419bf8:	ldur	x8, [x29, #-8]
  419bfc:	ldrsw	x9, [sp]
  419c00:	ldr	x8, [x8, x9, lsl #3]
  419c04:	ldur	x9, [x29, #-16]
  419c08:	add	x8, x9, x8
  419c0c:	stur	x8, [x29, #-16]
  419c10:	ldur	x8, [x29, #-8]
  419c14:	ldr	w10, [sp]
  419c18:	add	w10, w10, #0x1
  419c1c:	ldr	x8, [x8, w10, sxtw #3]
  419c20:	ldur	x9, [x29, #-24]
  419c24:	add	x8, x9, x8
  419c28:	stur	x8, [x29, #-24]
  419c2c:	ldur	x8, [x29, #-8]
  419c30:	ldr	w10, [sp]
  419c34:	add	w10, w10, #0x2
  419c38:	ldr	x8, [x8, w10, sxtw #3]
  419c3c:	ldur	x9, [x29, #-32]
  419c40:	add	x8, x9, x8
  419c44:	stur	x8, [x29, #-32]
  419c48:	ldur	x8, [x29, #-8]
  419c4c:	ldr	w10, [sp]
  419c50:	add	w10, w10, #0x3
  419c54:	ldr	x8, [x8, w10, sxtw #3]
  419c58:	ldr	x9, [sp, #40]
  419c5c:	add	x8, x9, x8
  419c60:	str	x8, [sp, #40]
  419c64:	ldur	x8, [x29, #-8]
  419c68:	ldr	w10, [sp]
  419c6c:	add	w10, w10, #0x4
  419c70:	ldr	x8, [x8, w10, sxtw #3]
  419c74:	ldr	x9, [sp, #32]
  419c78:	add	x8, x9, x8
  419c7c:	str	x8, [sp, #32]
  419c80:	ldur	x8, [x29, #-8]
  419c84:	ldr	w10, [sp]
  419c88:	add	w10, w10, #0x5
  419c8c:	ldr	x8, [x8, w10, sxtw #3]
  419c90:	ldr	x9, [sp, #24]
  419c94:	add	x8, x9, x8
  419c98:	str	x8, [sp, #24]
  419c9c:	ldur	x8, [x29, #-8]
  419ca0:	ldr	w10, [sp]
  419ca4:	add	w10, w10, #0x6
  419ca8:	ldr	x8, [x8, w10, sxtw #3]
  419cac:	ldr	x9, [sp, #16]
  419cb0:	add	x8, x9, x8
  419cb4:	str	x8, [sp, #16]
  419cb8:	ldur	x8, [x29, #-8]
  419cbc:	ldr	w10, [sp]
  419cc0:	add	w10, w10, #0x7
  419cc4:	ldr	x8, [x8, w10, sxtw #3]
  419cc8:	ldr	x9, [sp, #8]
  419ccc:	add	x8, x9, x8
  419cd0:	str	x8, [sp, #8]
  419cd4:	ldr	x8, [sp, #32]
  419cd8:	ldur	x9, [x29, #-16]
  419cdc:	subs	x8, x9, x8
  419ce0:	stur	x8, [x29, #-16]
  419ce4:	ldr	x0, [sp, #8]
  419ce8:	bl	4197ec <__fxstatat@plt+0x1683c>
  419cec:	ldr	x8, [sp, #24]
  419cf0:	eor	x8, x8, x0, lsr #9
  419cf4:	str	x8, [sp, #24]
  419cf8:	ldur	x8, [x29, #-16]
  419cfc:	ldr	x9, [sp, #8]
  419d00:	add	x8, x9, x8
  419d04:	str	x8, [sp, #8]
  419d08:	ldr	x8, [sp, #24]
  419d0c:	ldur	x9, [x29, #-24]
  419d10:	subs	x8, x9, x8
  419d14:	stur	x8, [x29, #-24]
  419d18:	ldur	x8, [x29, #-16]
  419d1c:	ldr	x9, [sp, #16]
  419d20:	eor	x8, x9, x8, lsl #9
  419d24:	str	x8, [sp, #16]
  419d28:	ldur	x8, [x29, #-24]
  419d2c:	ldur	x9, [x29, #-16]
  419d30:	add	x8, x9, x8
  419d34:	stur	x8, [x29, #-16]
  419d38:	ldr	x8, [sp, #16]
  419d3c:	ldur	x9, [x29, #-32]
  419d40:	subs	x8, x9, x8
  419d44:	stur	x8, [x29, #-32]
  419d48:	ldur	x0, [x29, #-24]
  419d4c:	bl	4197ec <__fxstatat@plt+0x1683c>
  419d50:	ldr	x8, [sp, #8]
  419d54:	eor	x8, x8, x0, lsr #23
  419d58:	str	x8, [sp, #8]
  419d5c:	ldur	x8, [x29, #-32]
  419d60:	ldur	x9, [x29, #-24]
  419d64:	add	x8, x9, x8
  419d68:	stur	x8, [x29, #-24]
  419d6c:	ldr	x8, [sp, #8]
  419d70:	ldr	x9, [sp, #40]
  419d74:	subs	x8, x9, x8
  419d78:	str	x8, [sp, #40]
  419d7c:	ldur	x8, [x29, #-32]
  419d80:	ldur	x9, [x29, #-16]
  419d84:	eor	x8, x9, x8, lsl #15
  419d88:	stur	x8, [x29, #-16]
  419d8c:	ldr	x8, [sp, #40]
  419d90:	ldur	x9, [x29, #-32]
  419d94:	add	x8, x9, x8
  419d98:	stur	x8, [x29, #-32]
  419d9c:	ldur	x8, [x29, #-16]
  419da0:	ldr	x9, [sp, #32]
  419da4:	subs	x8, x9, x8
  419da8:	str	x8, [sp, #32]
  419dac:	ldr	x0, [sp, #40]
  419db0:	bl	4197ec <__fxstatat@plt+0x1683c>
  419db4:	ldur	x8, [x29, #-24]
  419db8:	eor	x8, x8, x0, lsr #14
  419dbc:	stur	x8, [x29, #-24]
  419dc0:	ldr	x8, [sp, #32]
  419dc4:	ldr	x9, [sp, #40]
  419dc8:	add	x8, x9, x8
  419dcc:	str	x8, [sp, #40]
  419dd0:	ldur	x8, [x29, #-24]
  419dd4:	ldr	x9, [sp, #24]
  419dd8:	subs	x8, x9, x8
  419ddc:	str	x8, [sp, #24]
  419de0:	ldr	x8, [sp, #32]
  419de4:	ldur	x9, [x29, #-32]
  419de8:	eor	x8, x9, x8, lsl #20
  419dec:	stur	x8, [x29, #-32]
  419df0:	ldr	x8, [sp, #24]
  419df4:	ldr	x9, [sp, #32]
  419df8:	add	x8, x9, x8
  419dfc:	str	x8, [sp, #32]
  419e00:	ldur	x8, [x29, #-32]
  419e04:	ldr	x9, [sp, #16]
  419e08:	subs	x8, x9, x8
  419e0c:	str	x8, [sp, #16]
  419e10:	ldr	x0, [sp, #24]
  419e14:	bl	4197ec <__fxstatat@plt+0x1683c>
  419e18:	ldr	x8, [sp, #40]
  419e1c:	eor	x8, x8, x0, lsr #17
  419e20:	str	x8, [sp, #40]
  419e24:	ldr	x8, [sp, #16]
  419e28:	ldr	x9, [sp, #24]
  419e2c:	add	x8, x9, x8
  419e30:	str	x8, [sp, #24]
  419e34:	ldr	x8, [sp, #40]
  419e38:	ldr	x9, [sp, #8]
  419e3c:	subs	x8, x9, x8
  419e40:	str	x8, [sp, #8]
  419e44:	ldr	x8, [sp, #16]
  419e48:	ldr	x9, [sp, #32]
  419e4c:	eor	x8, x9, x8, lsl #14
  419e50:	str	x8, [sp, #32]
  419e54:	ldr	x8, [sp, #8]
  419e58:	ldr	x9, [sp, #16]
  419e5c:	add	x8, x9, x8
  419e60:	str	x8, [sp, #16]
  419e64:	ldur	x8, [x29, #-16]
  419e68:	ldur	x9, [x29, #-8]
  419e6c:	ldrsw	x11, [sp]
  419e70:	str	x8, [x9, x11, lsl #3]
  419e74:	ldur	x8, [x29, #-24]
  419e78:	ldur	x9, [x29, #-8]
  419e7c:	ldr	w10, [sp]
  419e80:	add	w10, w10, #0x1
  419e84:	str	x8, [x9, w10, sxtw #3]
  419e88:	ldur	x8, [x29, #-32]
  419e8c:	ldur	x9, [x29, #-8]
  419e90:	ldr	w10, [sp]
  419e94:	add	w10, w10, #0x2
  419e98:	str	x8, [x9, w10, sxtw #3]
  419e9c:	ldr	x8, [sp, #40]
  419ea0:	ldur	x9, [x29, #-8]
  419ea4:	ldr	w10, [sp]
  419ea8:	add	w10, w10, #0x3
  419eac:	str	x8, [x9, w10, sxtw #3]
  419eb0:	ldr	x8, [sp, #32]
  419eb4:	ldur	x9, [x29, #-8]
  419eb8:	ldr	w10, [sp]
  419ebc:	add	w10, w10, #0x4
  419ec0:	str	x8, [x9, w10, sxtw #3]
  419ec4:	ldr	x8, [sp, #24]
  419ec8:	ldur	x9, [x29, #-8]
  419ecc:	ldr	w10, [sp]
  419ed0:	add	w10, w10, #0x5
  419ed4:	str	x8, [x9, w10, sxtw #3]
  419ed8:	ldr	x8, [sp, #16]
  419edc:	ldur	x9, [x29, #-8]
  419ee0:	ldr	w10, [sp]
  419ee4:	add	w10, w10, #0x6
  419ee8:	str	x8, [x9, w10, sxtw #3]
  419eec:	ldr	x8, [sp, #8]
  419ef0:	ldur	x9, [x29, #-8]
  419ef4:	ldr	w10, [sp]
  419ef8:	add	w10, w10, #0x7
  419efc:	str	x8, [x9, w10, sxtw #3]
  419f00:	ldr	w8, [sp]
  419f04:	add	w8, w8, #0x8
  419f08:	str	w8, [sp]
  419f0c:	b	419bec <__fxstatat@plt+0x16c3c>
  419f10:	ldur	x8, [x29, #-8]
  419f14:	str	xzr, [x8, #2064]
  419f18:	ldur	x8, [x29, #-8]
  419f1c:	str	xzr, [x8, #2056]
  419f20:	ldur	x8, [x29, #-8]
  419f24:	str	xzr, [x8, #2048]
  419f28:	ldp	x29, x30, [sp, #80]
  419f2c:	add	sp, sp, #0x60
  419f30:	ret
  419f34:	sub	sp, sp, #0x20
  419f38:	stp	x29, x30, [sp, #16]
  419f3c:	add	x29, sp, #0x10
  419f40:	mov	w8, wzr
  419f44:	mov	w2, #0x3                   	// #3
  419f48:	stur	w0, [x29, #-4]
  419f4c:	ldur	w0, [x29, #-4]
  419f50:	mov	w1, w8
  419f54:	bl	41a144 <__fxstatat@plt+0x17194>
  419f58:	ldp	x29, x30, [sp, #16]
  419f5c:	add	sp, sp, #0x20
  419f60:	ret
  419f64:	sub	sp, sp, #0x20
  419f68:	str	x0, [sp, #24]
  419f6c:	str	x1, [sp, #16]
  419f70:	ldr	x8, [sp, #24]
  419f74:	ldr	x9, [sp, #16]
  419f78:	add	x8, x8, x9
  419f7c:	str	x8, [sp, #8]
  419f80:	ldr	x8, [sp, #8]
  419f84:	ldr	x9, [sp, #24]
  419f88:	cmp	x8, x9
  419f8c:	b.cc	419f9c <__fxstatat@plt+0x16fec>  // b.lo, b.ul, b.last
  419f90:	ldr	x8, [sp, #8]
  419f94:	str	x8, [sp]
  419f98:	b	419fa4 <__fxstatat@plt+0x16ff4>
  419f9c:	mov	x8, #0xffffffffffffffff    	// #-1
  419fa0:	str	x8, [sp]
  419fa4:	ldr	x8, [sp]
  419fa8:	mov	x0, x8
  419fac:	add	sp, sp, #0x20
  419fb0:	ret
  419fb4:	sub	sp, sp, #0x30
  419fb8:	stp	x29, x30, [sp, #32]
  419fbc:	add	x29, sp, #0x20
  419fc0:	stur	x0, [x29, #-8]
  419fc4:	str	x1, [sp, #16]
  419fc8:	str	x2, [sp, #8]
  419fcc:	ldur	x0, [x29, #-8]
  419fd0:	ldr	x1, [sp, #16]
  419fd4:	bl	419f64 <__fxstatat@plt+0x16fb4>
  419fd8:	ldr	x1, [sp, #8]
  419fdc:	bl	419f64 <__fxstatat@plt+0x16fb4>
  419fe0:	ldp	x29, x30, [sp, #32]
  419fe4:	add	sp, sp, #0x30
  419fe8:	ret
  419fec:	sub	sp, sp, #0x30
  419ff0:	stp	x29, x30, [sp, #32]
  419ff4:	add	x29, sp, #0x20
  419ff8:	stur	x0, [x29, #-8]
  419ffc:	str	x1, [sp, #16]
  41a000:	str	x2, [sp, #8]
  41a004:	str	x3, [sp]
  41a008:	ldur	x0, [x29, #-8]
  41a00c:	ldr	x1, [sp, #16]
  41a010:	bl	419f64 <__fxstatat@plt+0x16fb4>
  41a014:	ldr	x1, [sp, #8]
  41a018:	bl	419f64 <__fxstatat@plt+0x16fb4>
  41a01c:	ldr	x1, [sp]
  41a020:	bl	419f64 <__fxstatat@plt+0x16fb4>
  41a024:	ldp	x29, x30, [sp, #32]
  41a028:	add	sp, sp, #0x30
  41a02c:	ret
  41a030:	sub	sp, sp, #0x20
  41a034:	str	x0, [sp, #24]
  41a038:	str	x1, [sp, #16]
  41a03c:	ldr	x8, [sp, #24]
  41a040:	ldr	x9, [sp, #16]
  41a044:	cmp	x8, x9
  41a048:	b.cc	41a058 <__fxstatat@plt+0x170a8>  // b.lo, b.ul, b.last
  41a04c:	ldr	x8, [sp, #24]
  41a050:	str	x8, [sp, #8]
  41a054:	b	41a060 <__fxstatat@plt+0x170b0>
  41a058:	ldr	x8, [sp, #16]
  41a05c:	str	x8, [sp, #8]
  41a060:	ldr	x8, [sp, #8]
  41a064:	mov	x0, x8
  41a068:	add	sp, sp, #0x20
  41a06c:	ret
  41a070:	sub	sp, sp, #0x30
  41a074:	stp	x29, x30, [sp, #32]
  41a078:	add	x29, sp, #0x20
  41a07c:	str	x0, [sp, #16]
  41a080:	str	wzr, [sp, #12]
  41a084:	str	wzr, [sp, #4]
  41a088:	ldr	x0, [sp, #16]
  41a08c:	bl	4029a0 <fileno@plt>
  41a090:	str	w0, [sp, #8]
  41a094:	ldr	w8, [sp, #8]
  41a098:	cmp	w8, #0x0
  41a09c:	cset	w8, ge  // ge = tcont
  41a0a0:	tbnz	w8, #0, 41a0b4 <__fxstatat@plt+0x17104>
  41a0a4:	ldr	x0, [sp, #16]
  41a0a8:	bl	4029d0 <fclose@plt>
  41a0ac:	stur	w0, [x29, #-4]
  41a0b0:	b	41a134 <__fxstatat@plt+0x17184>
  41a0b4:	ldr	x0, [sp, #16]
  41a0b8:	bl	402e60 <__freading@plt>
  41a0bc:	cbz	w0, 41a0e4 <__fxstatat@plt+0x17134>
  41a0c0:	ldr	x0, [sp, #16]
  41a0c4:	bl	4029a0 <fileno@plt>
  41a0c8:	mov	x8, xzr
  41a0cc:	mov	x1, x8
  41a0d0:	mov	w2, #0x1                   	// #1
  41a0d4:	bl	402960 <lseek@plt>
  41a0d8:	mov	x8, #0xffffffffffffffff    	// #-1
  41a0dc:	cmp	x0, x8
  41a0e0:	b.eq	41a0fc <__fxstatat@plt+0x1714c>  // b.none
  41a0e4:	ldr	x0, [sp, #16]
  41a0e8:	bl	417660 <__fxstatat@plt+0x146b0>
  41a0ec:	cbz	w0, 41a0fc <__fxstatat@plt+0x1714c>
  41a0f0:	bl	402ef0 <__errno_location@plt>
  41a0f4:	ldr	w8, [x0]
  41a0f8:	str	w8, [sp, #12]
  41a0fc:	ldr	x0, [sp, #16]
  41a100:	bl	4029d0 <fclose@plt>
  41a104:	str	w0, [sp, #4]
  41a108:	ldr	w8, [sp, #12]
  41a10c:	cbz	w8, 41a12c <__fxstatat@plt+0x1717c>
  41a110:	ldr	w8, [sp, #12]
  41a114:	str	w8, [sp]
  41a118:	bl	402ef0 <__errno_location@plt>
  41a11c:	ldr	w8, [sp]
  41a120:	str	w8, [x0]
  41a124:	mov	w9, #0xffffffff            	// #-1
  41a128:	str	w9, [sp, #4]
  41a12c:	ldr	w8, [sp, #4]
  41a130:	stur	w8, [x29, #-4]
  41a134:	ldur	w0, [x29, #-4]
  41a138:	ldp	x29, x30, [sp, #32]
  41a13c:	add	sp, sp, #0x30
  41a140:	ret
  41a144:	sub	sp, sp, #0x180
  41a148:	stp	x29, x30, [sp, #352]
  41a14c:	str	x28, [sp, #368]
  41a150:	add	x29, sp, #0x160
  41a154:	str	q7, [sp, #224]
  41a158:	str	q6, [sp, #208]
  41a15c:	str	q5, [sp, #192]
  41a160:	str	q4, [sp, #176]
  41a164:	str	q3, [sp, #160]
  41a168:	str	q2, [sp, #144]
  41a16c:	str	q1, [sp, #128]
  41a170:	str	q0, [sp, #112]
  41a174:	stur	x7, [x29, #-72]
  41a178:	stur	x6, [x29, #-80]
  41a17c:	stur	x5, [x29, #-88]
  41a180:	stur	x4, [x29, #-96]
  41a184:	stur	x3, [x29, #-104]
  41a188:	stur	x2, [x29, #-112]
  41a18c:	stur	w0, [x29, #-4]
  41a190:	stur	w1, [x29, #-8]
  41a194:	mov	w8, #0xffffffff            	// #-1
  41a198:	stur	w8, [x29, #-44]
  41a19c:	mov	w8, #0xffffff80            	// #-128
  41a1a0:	stur	w8, [x29, #-12]
  41a1a4:	mov	w8, #0xffffffd0            	// #-48
  41a1a8:	stur	w8, [x29, #-16]
  41a1ac:	add	x9, sp, #0x70
  41a1b0:	add	x9, x9, #0x80
  41a1b4:	stur	x9, [x29, #-24]
  41a1b8:	sub	x9, x29, #0x70
  41a1bc:	add	x9, x9, #0x30
  41a1c0:	stur	x9, [x29, #-32]
  41a1c4:	add	x9, x29, #0x20
  41a1c8:	stur	x9, [x29, #-40]
  41a1cc:	ldur	w8, [x29, #-8]
  41a1d0:	mov	w10, w8
  41a1d4:	str	w10, [sp, #108]
  41a1d8:	cbz	w8, 41a1f0 <__fxstatat@plt+0x17240>
  41a1dc:	b	41a1e0 <__fxstatat@plt+0x17230>
  41a1e0:	ldr	w8, [sp, #108]
  41a1e4:	subs	w9, w8, #0x406
  41a1e8:	b.eq	41a274 <__fxstatat@plt+0x172c4>  // b.none
  41a1ec:	b	41a2f8 <__fxstatat@plt+0x17348>
  41a1f0:	sub	x8, x29, #0x28
  41a1f4:	add	x8, x8, #0x18
  41a1f8:	ldur	w9, [x29, #-16]
  41a1fc:	mov	w10, w9
  41a200:	str	x8, [sp, #96]
  41a204:	str	w10, [sp, #92]
  41a208:	tbz	w9, #31, 41a240 <__fxstatat@plt+0x17290>
  41a20c:	b	41a210 <__fxstatat@plt+0x17260>
  41a210:	ldr	w8, [sp, #92]
  41a214:	add	w9, w8, #0x8
  41a218:	ldr	x10, [sp, #96]
  41a21c:	str	w9, [x10]
  41a220:	subs	w9, w9, #0x0
  41a224:	b.gt	41a240 <__fxstatat@plt+0x17290>
  41a228:	b	41a22c <__fxstatat@plt+0x1727c>
  41a22c:	ldur	x8, [x29, #-32]
  41a230:	ldr	w9, [sp, #92]
  41a234:	add	x8, x8, w9, sxtw
  41a238:	str	x8, [sp, #80]
  41a23c:	b	41a254 <__fxstatat@plt+0x172a4>
  41a240:	ldur	x8, [x29, #-40]
  41a244:	add	x9, x8, #0x8
  41a248:	stur	x9, [x29, #-40]
  41a24c:	str	x8, [sp, #80]
  41a250:	b	41a254 <__fxstatat@plt+0x172a4>
  41a254:	ldr	x8, [sp, #80]
  41a258:	ldr	w9, [x8]
  41a25c:	stur	w9, [x29, #-48]
  41a260:	ldur	w0, [x29, #-4]
  41a264:	ldur	w1, [x29, #-48]
  41a268:	bl	41a53c <__fxstatat@plt+0x1758c>
  41a26c:	stur	w0, [x29, #-44]
  41a270:	b	41a528 <__fxstatat@plt+0x17578>
  41a274:	sub	x8, x29, #0x28
  41a278:	add	x8, x8, #0x18
  41a27c:	ldur	w9, [x29, #-16]
  41a280:	mov	w10, w9
  41a284:	str	x8, [sp, #72]
  41a288:	str	w10, [sp, #68]
  41a28c:	tbz	w9, #31, 41a2c4 <__fxstatat@plt+0x17314>
  41a290:	b	41a294 <__fxstatat@plt+0x172e4>
  41a294:	ldr	w8, [sp, #68]
  41a298:	add	w9, w8, #0x8
  41a29c:	ldr	x10, [sp, #72]
  41a2a0:	str	w9, [x10]
  41a2a4:	subs	w9, w9, #0x0
  41a2a8:	b.gt	41a2c4 <__fxstatat@plt+0x17314>
  41a2ac:	b	41a2b0 <__fxstatat@plt+0x17300>
  41a2b0:	ldur	x8, [x29, #-32]
  41a2b4:	ldr	w9, [sp, #68]
  41a2b8:	add	x8, x8, w9, sxtw
  41a2bc:	str	x8, [sp, #56]
  41a2c0:	b	41a2d8 <__fxstatat@plt+0x17328>
  41a2c4:	ldur	x8, [x29, #-40]
  41a2c8:	add	x9, x8, #0x8
  41a2cc:	stur	x9, [x29, #-40]
  41a2d0:	str	x8, [sp, #56]
  41a2d4:	b	41a2d8 <__fxstatat@plt+0x17328>
  41a2d8:	ldr	x8, [sp, #56]
  41a2dc:	ldr	w9, [x8]
  41a2e0:	stur	w9, [x29, #-52]
  41a2e4:	ldur	w0, [x29, #-4]
  41a2e8:	ldur	w1, [x29, #-52]
  41a2ec:	bl	41a578 <__fxstatat@plt+0x175c8>
  41a2f0:	stur	w0, [x29, #-44]
  41a2f4:	b	41a528 <__fxstatat@plt+0x17578>
  41a2f8:	ldur	w8, [x29, #-8]
  41a2fc:	mov	w9, w8
  41a300:	str	w9, [sp, #52]
  41a304:	cbz	w8, 41a414 <__fxstatat@plt+0x17464>
  41a308:	b	41a30c <__fxstatat@plt+0x1735c>
  41a30c:	ldr	w8, [sp, #52]
  41a310:	subs	w9, w8, #0x1
  41a314:	b.eq	41a400 <__fxstatat@plt+0x17450>  // b.none
  41a318:	b	41a31c <__fxstatat@plt+0x1736c>
  41a31c:	ldr	w8, [sp, #52]
  41a320:	subs	w9, w8, #0x2
  41a324:	b.eq	41a414 <__fxstatat@plt+0x17464>  // b.none
  41a328:	b	41a32c <__fxstatat@plt+0x1737c>
  41a32c:	ldr	w8, [sp, #52]
  41a330:	subs	w9, w8, #0x3
  41a334:	b.eq	41a400 <__fxstatat@plt+0x17450>  // b.none
  41a338:	b	41a33c <__fxstatat@plt+0x1738c>
  41a33c:	ldr	w8, [sp, #52]
  41a340:	subs	w9, w8, #0x4
  41a344:	b.eq	41a414 <__fxstatat@plt+0x17464>  // b.none
  41a348:	b	41a34c <__fxstatat@plt+0x1739c>
  41a34c:	ldr	w8, [sp, #52]
  41a350:	subs	w9, w8, #0x8
  41a354:	b.eq	41a414 <__fxstatat@plt+0x17464>  // b.none
  41a358:	b	41a35c <__fxstatat@plt+0x173ac>
  41a35c:	ldr	w8, [sp, #52]
  41a360:	subs	w9, w8, #0x9
  41a364:	b.eq	41a400 <__fxstatat@plt+0x17450>  // b.none
  41a368:	b	41a36c <__fxstatat@plt+0x173bc>
  41a36c:	ldr	w8, [sp, #52]
  41a370:	subs	w9, w8, #0xa
  41a374:	b.eq	41a414 <__fxstatat@plt+0x17464>  // b.none
  41a378:	b	41a37c <__fxstatat@plt+0x173cc>
  41a37c:	ldr	w8, [sp, #52]
  41a380:	subs	w9, w8, #0xb
  41a384:	b.eq	41a400 <__fxstatat@plt+0x17450>  // b.none
  41a388:	b	41a38c <__fxstatat@plt+0x173dc>
  41a38c:	ldr	w8, [sp, #52]
  41a390:	subs	w9, w8, #0x400
  41a394:	b.eq	41a414 <__fxstatat@plt+0x17464>  // b.none
  41a398:	b	41a39c <__fxstatat@plt+0x173ec>
  41a39c:	ldr	w8, [sp, #52]
  41a3a0:	subs	w9, w8, #0x401
  41a3a4:	b.eq	41a400 <__fxstatat@plt+0x17450>  // b.none
  41a3a8:	b	41a3ac <__fxstatat@plt+0x173fc>
  41a3ac:	ldr	w8, [sp, #52]
  41a3b0:	subs	w9, w8, #0x402
  41a3b4:	b.eq	41a414 <__fxstatat@plt+0x17464>  // b.none
  41a3b8:	b	41a3bc <__fxstatat@plt+0x1740c>
  41a3bc:	ldr	w8, [sp, #52]
  41a3c0:	subs	w9, w8, #0x406
  41a3c4:	subs	w9, w9, #0x2
  41a3c8:	b.cc	41a414 <__fxstatat@plt+0x17464>  // b.lo, b.ul, b.last
  41a3cc:	b	41a3d0 <__fxstatat@plt+0x17420>
  41a3d0:	ldr	w8, [sp, #52]
  41a3d4:	subs	w9, w8, #0x408
  41a3d8:	b.eq	41a400 <__fxstatat@plt+0x17450>  // b.none
  41a3dc:	b	41a3e0 <__fxstatat@plt+0x17430>
  41a3e0:	ldr	w8, [sp, #52]
  41a3e4:	subs	w9, w8, #0x409
  41a3e8:	b.eq	41a414 <__fxstatat@plt+0x17464>  // b.none
  41a3ec:	b	41a3f0 <__fxstatat@plt+0x17440>
  41a3f0:	ldr	w8, [sp, #52]
  41a3f4:	subs	w9, w8, #0x40a
  41a3f8:	b.ne	41a49c <__fxstatat@plt+0x174ec>  // b.any
  41a3fc:	b	41a400 <__fxstatat@plt+0x17450>
  41a400:	ldur	w0, [x29, #-4]
  41a404:	ldur	w1, [x29, #-8]
  41a408:	bl	402da0 <fcntl@plt>
  41a40c:	stur	w0, [x29, #-44]
  41a410:	b	41a524 <__fxstatat@plt+0x17574>
  41a414:	sub	x8, x29, #0x28
  41a418:	add	x8, x8, #0x18
  41a41c:	ldur	w9, [x29, #-16]
  41a420:	mov	w10, w9
  41a424:	str	x8, [sp, #40]
  41a428:	str	w10, [sp, #36]
  41a42c:	tbz	w9, #31, 41a464 <__fxstatat@plt+0x174b4>
  41a430:	b	41a434 <__fxstatat@plt+0x17484>
  41a434:	ldr	w8, [sp, #36]
  41a438:	add	w9, w8, #0x8
  41a43c:	ldr	x10, [sp, #40]
  41a440:	str	w9, [x10]
  41a444:	subs	w9, w9, #0x0
  41a448:	b.gt	41a464 <__fxstatat@plt+0x174b4>
  41a44c:	b	41a450 <__fxstatat@plt+0x174a0>
  41a450:	ldur	x8, [x29, #-32]
  41a454:	ldr	w9, [sp, #36]
  41a458:	add	x8, x8, w9, sxtw
  41a45c:	str	x8, [sp, #24]
  41a460:	b	41a478 <__fxstatat@plt+0x174c8>
  41a464:	ldur	x8, [x29, #-40]
  41a468:	add	x9, x8, #0x8
  41a46c:	stur	x9, [x29, #-40]
  41a470:	str	x8, [sp, #24]
  41a474:	b	41a478 <__fxstatat@plt+0x174c8>
  41a478:	ldr	x8, [sp, #24]
  41a47c:	ldr	w9, [x8]
  41a480:	stur	w9, [x29, #-56]
  41a484:	ldur	w0, [x29, #-4]
  41a488:	ldur	w1, [x29, #-8]
  41a48c:	ldur	w2, [x29, #-56]
  41a490:	bl	402da0 <fcntl@plt>
  41a494:	stur	w0, [x29, #-44]
  41a498:	b	41a524 <__fxstatat@plt+0x17574>
  41a49c:	sub	x8, x29, #0x28
  41a4a0:	add	x8, x8, #0x18
  41a4a4:	ldur	w9, [x29, #-16]
  41a4a8:	mov	w10, w9
  41a4ac:	str	x8, [sp, #16]
  41a4b0:	str	w10, [sp, #12]
  41a4b4:	tbz	w9, #31, 41a4ec <__fxstatat@plt+0x1753c>
  41a4b8:	b	41a4bc <__fxstatat@plt+0x1750c>
  41a4bc:	ldr	w8, [sp, #12]
  41a4c0:	add	w9, w8, #0x8
  41a4c4:	ldr	x10, [sp, #16]
  41a4c8:	str	w9, [x10]
  41a4cc:	subs	w9, w9, #0x0
  41a4d0:	b.gt	41a4ec <__fxstatat@plt+0x1753c>
  41a4d4:	b	41a4d8 <__fxstatat@plt+0x17528>
  41a4d8:	ldur	x8, [x29, #-32]
  41a4dc:	ldr	w9, [sp, #12]
  41a4e0:	add	x8, x8, w9, sxtw
  41a4e4:	str	x8, [sp]
  41a4e8:	b	41a500 <__fxstatat@plt+0x17550>
  41a4ec:	ldur	x8, [x29, #-40]
  41a4f0:	add	x9, x8, #0x8
  41a4f4:	stur	x9, [x29, #-40]
  41a4f8:	str	x8, [sp]
  41a4fc:	b	41a500 <__fxstatat@plt+0x17550>
  41a500:	ldr	x8, [sp]
  41a504:	ldr	x8, [x8]
  41a508:	stur	x8, [x29, #-64]
  41a50c:	ldur	w0, [x29, #-4]
  41a510:	ldur	w1, [x29, #-8]
  41a514:	ldur	x2, [x29, #-64]
  41a518:	bl	402da0 <fcntl@plt>
  41a51c:	stur	w0, [x29, #-44]
  41a520:	b	41a524 <__fxstatat@plt+0x17574>
  41a524:	b	41a528 <__fxstatat@plt+0x17578>
  41a528:	ldur	w0, [x29, #-44]
  41a52c:	ldr	x28, [sp, #368]
  41a530:	ldp	x29, x30, [sp, #352]
  41a534:	add	sp, sp, #0x180
  41a538:	ret
  41a53c:	sub	sp, sp, #0x20
  41a540:	stp	x29, x30, [sp, #16]
  41a544:	add	x29, sp, #0x10
  41a548:	mov	w8, wzr
  41a54c:	stur	w0, [x29, #-4]
  41a550:	str	w1, [sp, #8]
  41a554:	ldur	w0, [x29, #-4]
  41a558:	ldr	w2, [sp, #8]
  41a55c:	mov	w1, w8
  41a560:	bl	402da0 <fcntl@plt>
  41a564:	str	w0, [sp, #4]
  41a568:	ldr	w0, [sp, #4]
  41a56c:	ldp	x29, x30, [sp, #16]
  41a570:	add	sp, sp, #0x20
  41a574:	ret
  41a578:	sub	sp, sp, #0x40
  41a57c:	stp	x29, x30, [sp, #48]
  41a580:	add	x29, sp, #0x30
  41a584:	adrp	x8, 42f000 <__fxstatat@plt+0x2c050>
  41a588:	add	x8, x8, #0xab4
  41a58c:	mov	w9, wzr
  41a590:	stur	w0, [x29, #-4]
  41a594:	stur	w1, [x29, #-8]
  41a598:	ldr	w10, [x8]
  41a59c:	cmp	w9, w10
  41a5a0:	cset	w9, gt
  41a5a4:	str	x8, [sp, #16]
  41a5a8:	tbnz	w9, #0, 41a624 <__fxstatat@plt+0x17674>
  41a5ac:	ldur	w0, [x29, #-4]
  41a5b0:	ldur	w2, [x29, #-8]
  41a5b4:	mov	w1, #0x406                 	// #1030
  41a5b8:	bl	402da0 <fcntl@plt>
  41a5bc:	stur	w0, [x29, #-12]
  41a5c0:	ldur	w8, [x29, #-12]
  41a5c4:	mov	w9, wzr
  41a5c8:	cmp	w9, w8
  41a5cc:	cset	w8, le
  41a5d0:	tbnz	w8, #0, 41a5e4 <__fxstatat@plt+0x17634>
  41a5d4:	bl	402ef0 <__errno_location@plt>
  41a5d8:	ldr	w8, [x0]
  41a5dc:	cmp	w8, #0x16
  41a5e0:	b.eq	41a5f4 <__fxstatat@plt+0x17644>  // b.none
  41a5e4:	mov	w8, #0x1                   	// #1
  41a5e8:	ldr	x9, [sp, #16]
  41a5ec:	str	w8, [x9]
  41a5f0:	b	41a620 <__fxstatat@plt+0x17670>
  41a5f4:	ldur	w0, [x29, #-4]
  41a5f8:	ldur	w1, [x29, #-8]
  41a5fc:	bl	41a53c <__fxstatat@plt+0x1758c>
  41a600:	stur	w0, [x29, #-12]
  41a604:	ldur	w8, [x29, #-12]
  41a608:	cmp	w8, #0x0
  41a60c:	cset	w8, lt  // lt = tstop
  41a610:	tbnz	w8, #0, 41a620 <__fxstatat@plt+0x17670>
  41a614:	mov	w8, #0xffffffff            	// #-1
  41a618:	ldr	x9, [sp, #16]
  41a61c:	str	w8, [x9]
  41a620:	b	41a634 <__fxstatat@plt+0x17684>
  41a624:	ldur	w0, [x29, #-4]
  41a628:	ldur	w1, [x29, #-8]
  41a62c:	bl	41a53c <__fxstatat@plt+0x1758c>
  41a630:	stur	w0, [x29, #-12]
  41a634:	ldur	w8, [x29, #-12]
  41a638:	mov	w9, wzr
  41a63c:	cmp	w9, w8
  41a640:	cset	w8, gt
  41a644:	tbnz	w8, #0, 41a6cc <__fxstatat@plt+0x1771c>
  41a648:	ldr	x8, [sp, #16]
  41a64c:	ldr	w9, [x8]
  41a650:	mov	w10, #0xffffffff            	// #-1
  41a654:	cmp	w9, w10
  41a658:	b.ne	41a6cc <__fxstatat@plt+0x1771c>  // b.any
  41a65c:	ldur	w0, [x29, #-12]
  41a660:	mov	w1, #0x1                   	// #1
  41a664:	bl	402da0 <fcntl@plt>
  41a668:	stur	w0, [x29, #-16]
  41a66c:	ldur	w8, [x29, #-16]
  41a670:	cmp	w8, #0x0
  41a674:	cset	w8, lt  // lt = tstop
  41a678:	tbnz	w8, #0, 41a69c <__fxstatat@plt+0x176ec>
  41a67c:	ldur	w0, [x29, #-12]
  41a680:	ldur	w8, [x29, #-16]
  41a684:	orr	w2, w8, #0x1
  41a688:	mov	w1, #0x2                   	// #2
  41a68c:	bl	402da0 <fcntl@plt>
  41a690:	mov	w8, #0xffffffff            	// #-1
  41a694:	cmp	w0, w8
  41a698:	b.ne	41a6cc <__fxstatat@plt+0x1771c>  // b.any
  41a69c:	bl	402ef0 <__errno_location@plt>
  41a6a0:	ldr	w8, [x0]
  41a6a4:	stur	w8, [x29, #-20]
  41a6a8:	ldur	w0, [x29, #-12]
  41a6ac:	bl	402b80 <close@plt>
  41a6b0:	ldur	w8, [x29, #-20]
  41a6b4:	str	w8, [sp, #12]
  41a6b8:	bl	402ef0 <__errno_location@plt>
  41a6bc:	ldr	w8, [sp, #12]
  41a6c0:	str	w8, [x0]
  41a6c4:	mov	w9, #0xffffffff            	// #-1
  41a6c8:	stur	w9, [x29, #-12]
  41a6cc:	ldur	w0, [x29, #-12]
  41a6d0:	ldp	x29, x30, [sp, #48]
  41a6d4:	add	sp, sp, #0x40
  41a6d8:	ret
  41a6dc:	sub	sp, sp, #0x10
  41a6e0:	str	w0, [sp, #8]
  41a6e4:	ldr	w8, [sp, #8]
  41a6e8:	cmp	w8, #0x10
  41a6ec:	str	w8, [sp, #4]
  41a6f0:	b.eq	41a728 <__fxstatat@plt+0x17778>  // b.none
  41a6f4:	b	41a6f8 <__fxstatat@plt+0x17748>
  41a6f8:	ldr	w8, [sp, #4]
  41a6fc:	cmp	w8, #0x16
  41a700:	b.eq	41a738 <__fxstatat@plt+0x17788>  // b.none
  41a704:	b	41a708 <__fxstatat@plt+0x17758>
  41a708:	ldr	w8, [sp, #4]
  41a70c:	cmp	w8, #0x26
  41a710:	b.eq	41a748 <__fxstatat@plt+0x17798>  // b.none
  41a714:	b	41a718 <__fxstatat@plt+0x17768>
  41a718:	ldr	w8, [sp, #4]
  41a71c:	cmp	w8, #0x5f
  41a720:	b.eq	41a758 <__fxstatat@plt+0x177a8>  // b.none
  41a724:	b	41a768 <__fxstatat@plt+0x177b8>
  41a728:	mov	w8, wzr
  41a72c:	and	w8, w8, #0x1
  41a730:	strb	w8, [sp, #15]
  41a734:	b	41a774 <__fxstatat@plt+0x177c4>
  41a738:	mov	w8, wzr
  41a73c:	and	w8, w8, #0x1
  41a740:	strb	w8, [sp, #15]
  41a744:	b	41a774 <__fxstatat@plt+0x177c4>
  41a748:	mov	w8, wzr
  41a74c:	and	w8, w8, #0x1
  41a750:	strb	w8, [sp, #15]
  41a754:	b	41a774 <__fxstatat@plt+0x177c4>
  41a758:	mov	w8, wzr
  41a75c:	and	w8, w8, #0x1
  41a760:	strb	w8, [sp, #15]
  41a764:	b	41a774 <__fxstatat@plt+0x177c4>
  41a768:	mov	w8, #0x1                   	// #1
  41a76c:	and	w8, w8, #0x1
  41a770:	strb	w8, [sp, #15]
  41a774:	ldrb	w8, [sp, #15]
  41a778:	and	w0, w8, #0x1
  41a77c:	add	sp, sp, #0x10
  41a780:	ret
  41a784:	sub	sp, sp, #0x10
  41a788:	str	w0, [sp, #8]
  41a78c:	ldr	w8, [sp, #8]
  41a790:	subs	w9, w8, #0x30
  41a794:	cmp	w9, #0x9
  41a798:	str	w8, [sp, #4]
  41a79c:	b.ls	41a7d4 <__fxstatat@plt+0x17824>  // b.plast
  41a7a0:	b	41a7a4 <__fxstatat@plt+0x177f4>
  41a7a4:	ldr	w8, [sp, #4]
  41a7a8:	subs	w9, w8, #0x41
  41a7ac:	cmp	w9, #0x19
  41a7b0:	b.ls	41a7d4 <__fxstatat@plt+0x17824>  // b.plast
  41a7b4:	b	41a7b8 <__fxstatat@plt+0x17808>
  41a7b8:	ldr	w8, [sp, #4]
  41a7bc:	subs	w9, w8, #0x61
  41a7c0:	cmp	w9, #0x19
  41a7c4:	cset	w9, ls  // ls = plast
  41a7c8:	eor	w9, w9, #0x1
  41a7cc:	tbnz	w9, #0, 41a7e4 <__fxstatat@plt+0x17834>
  41a7d0:	b	41a7d4 <__fxstatat@plt+0x17824>
  41a7d4:	mov	w8, #0x1                   	// #1
  41a7d8:	and	w8, w8, #0x1
  41a7dc:	strb	w8, [sp, #15]
  41a7e0:	b	41a7f0 <__fxstatat@plt+0x17840>
  41a7e4:	mov	w8, wzr
  41a7e8:	and	w8, w8, #0x1
  41a7ec:	strb	w8, [sp, #15]
  41a7f0:	ldrb	w8, [sp, #15]
  41a7f4:	and	w0, w8, #0x1
  41a7f8:	add	sp, sp, #0x10
  41a7fc:	ret
  41a800:	sub	sp, sp, #0x10
  41a804:	str	w0, [sp, #8]
  41a808:	ldr	w8, [sp, #8]
  41a80c:	subs	w9, w8, #0x41
  41a810:	cmp	w9, #0x19
  41a814:	str	w8, [sp, #4]
  41a818:	b.ls	41a83c <__fxstatat@plt+0x1788c>  // b.plast
  41a81c:	b	41a820 <__fxstatat@plt+0x17870>
  41a820:	ldr	w8, [sp, #4]
  41a824:	subs	w9, w8, #0x61
  41a828:	cmp	w9, #0x19
  41a82c:	cset	w9, ls  // ls = plast
  41a830:	eor	w9, w9, #0x1
  41a834:	tbnz	w9, #0, 41a84c <__fxstatat@plt+0x1789c>
  41a838:	b	41a83c <__fxstatat@plt+0x1788c>
  41a83c:	mov	w8, #0x1                   	// #1
  41a840:	and	w8, w8, #0x1
  41a844:	strb	w8, [sp, #15]
  41a848:	b	41a858 <__fxstatat@plt+0x178a8>
  41a84c:	mov	w8, wzr
  41a850:	and	w8, w8, #0x1
  41a854:	strb	w8, [sp, #15]
  41a858:	ldrb	w8, [sp, #15]
  41a85c:	and	w0, w8, #0x1
  41a860:	add	sp, sp, #0x10
  41a864:	ret
  41a868:	sub	sp, sp, #0x10
  41a86c:	str	w0, [sp, #8]
  41a870:	ldr	w8, [sp, #8]
  41a874:	subs	w8, w8, #0x0
  41a878:	cmp	w8, #0x7f
  41a87c:	cset	w8, ls  // ls = plast
  41a880:	eor	w8, w8, #0x1
  41a884:	tbnz	w8, #0, 41a89c <__fxstatat@plt+0x178ec>
  41a888:	b	41a88c <__fxstatat@plt+0x178dc>
  41a88c:	mov	w8, #0x1                   	// #1
  41a890:	and	w8, w8, #0x1
  41a894:	strb	w8, [sp, #15]
  41a898:	b	41a8a8 <__fxstatat@plt+0x178f8>
  41a89c:	mov	w8, wzr
  41a8a0:	and	w8, w8, #0x1
  41a8a4:	strb	w8, [sp, #15]
  41a8a8:	ldrb	w8, [sp, #15]
  41a8ac:	and	w0, w8, #0x1
  41a8b0:	add	sp, sp, #0x10
  41a8b4:	ret
  41a8b8:	sub	sp, sp, #0x10
  41a8bc:	str	w0, [sp, #12]
  41a8c0:	ldr	w8, [sp, #12]
  41a8c4:	mov	w9, #0x1                   	// #1
  41a8c8:	cmp	w8, #0x20
  41a8cc:	str	w9, [sp, #8]
  41a8d0:	b.eq	41a8e4 <__fxstatat@plt+0x17934>  // b.none
  41a8d4:	ldr	w8, [sp, #12]
  41a8d8:	cmp	w8, #0x9
  41a8dc:	cset	w8, eq  // eq = none
  41a8e0:	str	w8, [sp, #8]
  41a8e4:	ldr	w8, [sp, #8]
  41a8e8:	and	w0, w8, #0x1
  41a8ec:	add	sp, sp, #0x10
  41a8f0:	ret
  41a8f4:	sub	sp, sp, #0x10
  41a8f8:	str	w0, [sp, #8]
  41a8fc:	ldr	w8, [sp, #8]
  41a900:	subs	w9, w8, #0x0
  41a904:	cmp	w9, #0x1f
  41a908:	str	w8, [sp, #4]
  41a90c:	b.ls	41a92c <__fxstatat@plt+0x1797c>  // b.plast
  41a910:	b	41a914 <__fxstatat@plt+0x17964>
  41a914:	ldr	w8, [sp, #4]
  41a918:	cmp	w8, #0x7f
  41a91c:	cset	w9, eq  // eq = none
  41a920:	eor	w9, w9, #0x1
  41a924:	tbnz	w9, #0, 41a93c <__fxstatat@plt+0x1798c>
  41a928:	b	41a92c <__fxstatat@plt+0x1797c>
  41a92c:	mov	w8, #0x1                   	// #1
  41a930:	and	w8, w8, #0x1
  41a934:	strb	w8, [sp, #15]
  41a938:	b	41a948 <__fxstatat@plt+0x17998>
  41a93c:	mov	w8, wzr
  41a940:	and	w8, w8, #0x1
  41a944:	strb	w8, [sp, #15]
  41a948:	ldrb	w8, [sp, #15]
  41a94c:	and	w0, w8, #0x1
  41a950:	add	sp, sp, #0x10
  41a954:	ret
  41a958:	sub	sp, sp, #0x10
  41a95c:	str	w0, [sp, #8]
  41a960:	ldr	w8, [sp, #8]
  41a964:	subs	w8, w8, #0x30
  41a968:	cmp	w8, #0x9
  41a96c:	cset	w8, ls  // ls = plast
  41a970:	eor	w8, w8, #0x1
  41a974:	tbnz	w8, #0, 41a98c <__fxstatat@plt+0x179dc>
  41a978:	b	41a97c <__fxstatat@plt+0x179cc>
  41a97c:	mov	w8, #0x1                   	// #1
  41a980:	and	w8, w8, #0x1
  41a984:	strb	w8, [sp, #15]
  41a988:	b	41a998 <__fxstatat@plt+0x179e8>
  41a98c:	mov	w8, wzr
  41a990:	and	w8, w8, #0x1
  41a994:	strb	w8, [sp, #15]
  41a998:	ldrb	w8, [sp, #15]
  41a99c:	and	w0, w8, #0x1
  41a9a0:	add	sp, sp, #0x10
  41a9a4:	ret
  41a9a8:	sub	sp, sp, #0x10
  41a9ac:	str	w0, [sp, #8]
  41a9b0:	ldr	w8, [sp, #8]
  41a9b4:	subs	w8, w8, #0x21
  41a9b8:	cmp	w8, #0x5d
  41a9bc:	cset	w8, ls  // ls = plast
  41a9c0:	eor	w8, w8, #0x1
  41a9c4:	tbnz	w8, #0, 41a9dc <__fxstatat@plt+0x17a2c>
  41a9c8:	b	41a9cc <__fxstatat@plt+0x17a1c>
  41a9cc:	mov	w8, #0x1                   	// #1
  41a9d0:	and	w8, w8, #0x1
  41a9d4:	strb	w8, [sp, #15]
  41a9d8:	b	41a9e8 <__fxstatat@plt+0x17a38>
  41a9dc:	mov	w8, wzr
  41a9e0:	and	w8, w8, #0x1
  41a9e4:	strb	w8, [sp, #15]
  41a9e8:	ldrb	w8, [sp, #15]
  41a9ec:	and	w0, w8, #0x1
  41a9f0:	add	sp, sp, #0x10
  41a9f4:	ret
  41a9f8:	sub	sp, sp, #0x10
  41a9fc:	str	w0, [sp, #8]
  41aa00:	ldr	w8, [sp, #8]
  41aa04:	subs	w8, w8, #0x61
  41aa08:	cmp	w8, #0x19
  41aa0c:	cset	w8, ls  // ls = plast
  41aa10:	eor	w8, w8, #0x1
  41aa14:	tbnz	w8, #0, 41aa2c <__fxstatat@plt+0x17a7c>
  41aa18:	b	41aa1c <__fxstatat@plt+0x17a6c>
  41aa1c:	mov	w8, #0x1                   	// #1
  41aa20:	and	w8, w8, #0x1
  41aa24:	strb	w8, [sp, #15]
  41aa28:	b	41aa38 <__fxstatat@plt+0x17a88>
  41aa2c:	mov	w8, wzr
  41aa30:	and	w8, w8, #0x1
  41aa34:	strb	w8, [sp, #15]
  41aa38:	ldrb	w8, [sp, #15]
  41aa3c:	and	w0, w8, #0x1
  41aa40:	add	sp, sp, #0x10
  41aa44:	ret
  41aa48:	sub	sp, sp, #0x10
  41aa4c:	str	w0, [sp, #8]
  41aa50:	ldr	w8, [sp, #8]
  41aa54:	subs	w8, w8, #0x20
  41aa58:	cmp	w8, #0x5e
  41aa5c:	cset	w8, ls  // ls = plast
  41aa60:	eor	w8, w8, #0x1
  41aa64:	tbnz	w8, #0, 41aa7c <__fxstatat@plt+0x17acc>
  41aa68:	b	41aa6c <__fxstatat@plt+0x17abc>
  41aa6c:	mov	w8, #0x1                   	// #1
  41aa70:	and	w8, w8, #0x1
  41aa74:	strb	w8, [sp, #15]
  41aa78:	b	41aa88 <__fxstatat@plt+0x17ad8>
  41aa7c:	mov	w8, wzr
  41aa80:	and	w8, w8, #0x1
  41aa84:	strb	w8, [sp, #15]
  41aa88:	ldrb	w8, [sp, #15]
  41aa8c:	and	w0, w8, #0x1
  41aa90:	add	sp, sp, #0x10
  41aa94:	ret
  41aa98:	sub	sp, sp, #0x10
  41aa9c:	str	w0, [sp, #8]
  41aaa0:	ldr	w8, [sp, #8]
  41aaa4:	subs	w8, w8, #0x21
  41aaa8:	mov	w9, w8
  41aaac:	ubfx	x9, x9, #0, #32
  41aab0:	cmp	x9, #0x5d
  41aab4:	str	x9, [sp]
  41aab8:	b.hi	41aae4 <__fxstatat@plt+0x17b34>  // b.pmore
  41aabc:	adrp	x8, 41e000 <__fxstatat@plt+0x1b050>
  41aac0:	add	x8, x8, #0x53c
  41aac4:	ldr	x11, [sp]
  41aac8:	ldrsw	x10, [x8, x11, lsl #2]
  41aacc:	add	x9, x8, x10
  41aad0:	br	x9
  41aad4:	mov	w8, #0x1                   	// #1
  41aad8:	and	w8, w8, #0x1
  41aadc:	strb	w8, [sp, #15]
  41aae0:	b	41aaf0 <__fxstatat@plt+0x17b40>
  41aae4:	mov	w8, wzr
  41aae8:	and	w8, w8, #0x1
  41aaec:	strb	w8, [sp, #15]
  41aaf0:	ldrb	w8, [sp, #15]
  41aaf4:	and	w0, w8, #0x1
  41aaf8:	add	sp, sp, #0x10
  41aafc:	ret
  41ab00:	sub	sp, sp, #0x10
  41ab04:	str	w0, [sp, #8]
  41ab08:	ldr	w8, [sp, #8]
  41ab0c:	subs	w9, w8, #0x9
  41ab10:	cmp	w9, #0x4
  41ab14:	str	w8, [sp, #4]
  41ab18:	b.ls	41ab38 <__fxstatat@plt+0x17b88>  // b.plast
  41ab1c:	b	41ab20 <__fxstatat@plt+0x17b70>
  41ab20:	ldr	w8, [sp, #4]
  41ab24:	cmp	w8, #0x20
  41ab28:	cset	w9, eq  // eq = none
  41ab2c:	eor	w9, w9, #0x1
  41ab30:	tbnz	w9, #0, 41ab48 <__fxstatat@plt+0x17b98>
  41ab34:	b	41ab38 <__fxstatat@plt+0x17b88>
  41ab38:	mov	w8, #0x1                   	// #1
  41ab3c:	and	w8, w8, #0x1
  41ab40:	strb	w8, [sp, #15]
  41ab44:	b	41ab54 <__fxstatat@plt+0x17ba4>
  41ab48:	mov	w8, wzr
  41ab4c:	and	w8, w8, #0x1
  41ab50:	strb	w8, [sp, #15]
  41ab54:	ldrb	w8, [sp, #15]
  41ab58:	and	w0, w8, #0x1
  41ab5c:	add	sp, sp, #0x10
  41ab60:	ret
  41ab64:	sub	sp, sp, #0x10
  41ab68:	str	w0, [sp, #8]
  41ab6c:	ldr	w8, [sp, #8]
  41ab70:	subs	w8, w8, #0x41
  41ab74:	cmp	w8, #0x19
  41ab78:	cset	w8, ls  // ls = plast
  41ab7c:	eor	w8, w8, #0x1
  41ab80:	tbnz	w8, #0, 41ab98 <__fxstatat@plt+0x17be8>
  41ab84:	b	41ab88 <__fxstatat@plt+0x17bd8>
  41ab88:	mov	w8, #0x1                   	// #1
  41ab8c:	and	w8, w8, #0x1
  41ab90:	strb	w8, [sp, #15]
  41ab94:	b	41aba4 <__fxstatat@plt+0x17bf4>
  41ab98:	mov	w8, wzr
  41ab9c:	and	w8, w8, #0x1
  41aba0:	strb	w8, [sp, #15]
  41aba4:	ldrb	w8, [sp, #15]
  41aba8:	and	w0, w8, #0x1
  41abac:	add	sp, sp, #0x10
  41abb0:	ret
  41abb4:	sub	sp, sp, #0x10
  41abb8:	str	w0, [sp, #8]
  41abbc:	ldr	w8, [sp, #8]
  41abc0:	subs	w9, w8, #0x30
  41abc4:	cmp	w9, #0x9
  41abc8:	str	w8, [sp, #4]
  41abcc:	b.ls	41ac04 <__fxstatat@plt+0x17c54>  // b.plast
  41abd0:	b	41abd4 <__fxstatat@plt+0x17c24>
  41abd4:	ldr	w8, [sp, #4]
  41abd8:	subs	w9, w8, #0x41
  41abdc:	cmp	w9, #0x5
  41abe0:	b.ls	41ac04 <__fxstatat@plt+0x17c54>  // b.plast
  41abe4:	b	41abe8 <__fxstatat@plt+0x17c38>
  41abe8:	ldr	w8, [sp, #4]
  41abec:	subs	w9, w8, #0x61
  41abf0:	cmp	w9, #0x5
  41abf4:	cset	w9, ls  // ls = plast
  41abf8:	eor	w9, w9, #0x1
  41abfc:	tbnz	w9, #0, 41ac14 <__fxstatat@plt+0x17c64>
  41ac00:	b	41ac04 <__fxstatat@plt+0x17c54>
  41ac04:	mov	w8, #0x1                   	// #1
  41ac08:	and	w8, w8, #0x1
  41ac0c:	strb	w8, [sp, #15]
  41ac10:	b	41ac20 <__fxstatat@plt+0x17c70>
  41ac14:	mov	w8, wzr
  41ac18:	and	w8, w8, #0x1
  41ac1c:	strb	w8, [sp, #15]
  41ac20:	ldrb	w8, [sp, #15]
  41ac24:	and	w0, w8, #0x1
  41ac28:	add	sp, sp, #0x10
  41ac2c:	ret
  41ac30:	sub	sp, sp, #0x10
  41ac34:	str	w0, [sp, #8]
  41ac38:	ldr	w8, [sp, #8]
  41ac3c:	subs	w8, w8, #0x41
  41ac40:	cmp	w8, #0x19
  41ac44:	cset	w8, ls  // ls = plast
  41ac48:	eor	w8, w8, #0x1
  41ac4c:	tbnz	w8, #0, 41ac68 <__fxstatat@plt+0x17cb8>
  41ac50:	b	41ac54 <__fxstatat@plt+0x17ca4>
  41ac54:	ldr	w8, [sp, #8]
  41ac58:	subs	w8, w8, #0x41
  41ac5c:	add	w8, w8, #0x61
  41ac60:	str	w8, [sp, #12]
  41ac64:	b	41ac70 <__fxstatat@plt+0x17cc0>
  41ac68:	ldr	w8, [sp, #8]
  41ac6c:	str	w8, [sp, #12]
  41ac70:	ldr	w0, [sp, #12]
  41ac74:	add	sp, sp, #0x10
  41ac78:	ret
  41ac7c:	sub	sp, sp, #0x10
  41ac80:	str	w0, [sp, #8]
  41ac84:	ldr	w8, [sp, #8]
  41ac88:	subs	w8, w8, #0x61
  41ac8c:	cmp	w8, #0x19
  41ac90:	cset	w8, ls  // ls = plast
  41ac94:	eor	w8, w8, #0x1
  41ac98:	tbnz	w8, #0, 41acb4 <__fxstatat@plt+0x17d04>
  41ac9c:	b	41aca0 <__fxstatat@plt+0x17cf0>
  41aca0:	ldr	w8, [sp, #8]
  41aca4:	subs	w8, w8, #0x61
  41aca8:	add	w8, w8, #0x41
  41acac:	str	w8, [sp, #12]
  41acb0:	b	41acbc <__fxstatat@plt+0x17d0c>
  41acb4:	ldr	w8, [sp, #8]
  41acb8:	str	w8, [sp, #12]
  41acbc:	ldr	w0, [sp, #12]
  41acc0:	add	sp, sp, #0x10
  41acc4:	ret
  41acc8:	sub	sp, sp, #0x50
  41accc:	stp	x29, x30, [sp, #64]
  41acd0:	add	x29, sp, #0x40
  41acd4:	stur	x0, [x29, #-16]
  41acd8:	stur	x1, [x29, #-24]
  41acdc:	ldur	x0, [x29, #-16]
  41ace0:	ldur	x1, [x29, #-24]
  41ace4:	bl	402a00 <fopen@plt>
  41ace8:	str	x0, [sp, #32]
  41acec:	ldr	x8, [sp, #32]
  41acf0:	cbz	x8, 41adc4 <__fxstatat@plt+0x17e14>
  41acf4:	ldr	x0, [sp, #32]
  41acf8:	bl	4029a0 <fileno@plt>
  41acfc:	str	w0, [sp, #28]
  41ad00:	ldr	w8, [sp, #28]
  41ad04:	mov	w9, wzr
  41ad08:	cmp	w9, w8
  41ad0c:	cset	w8, gt
  41ad10:	tbnz	w8, #0, 41adc4 <__fxstatat@plt+0x17e14>
  41ad14:	ldr	w8, [sp, #28]
  41ad18:	cmp	w8, #0x2
  41ad1c:	b.gt	41adc4 <__fxstatat@plt+0x17e14>
  41ad20:	ldr	w0, [sp, #28]
  41ad24:	bl	419f34 <__fxstatat@plt+0x16f84>
  41ad28:	str	w0, [sp, #24]
  41ad2c:	ldr	w8, [sp, #24]
  41ad30:	cmp	w8, #0x0
  41ad34:	cset	w8, ge  // ge = tcont
  41ad38:	tbnz	w8, #0, 41ad70 <__fxstatat@plt+0x17dc0>
  41ad3c:	bl	402ef0 <__errno_location@plt>
  41ad40:	ldr	w8, [x0]
  41ad44:	str	w8, [sp, #20]
  41ad48:	ldr	x0, [sp, #32]
  41ad4c:	bl	41a070 <__fxstatat@plt+0x170c0>
  41ad50:	ldr	w8, [sp, #20]
  41ad54:	str	w8, [sp, #12]
  41ad58:	bl	402ef0 <__errno_location@plt>
  41ad5c:	ldr	w8, [sp, #12]
  41ad60:	str	w8, [x0]
  41ad64:	mov	x9, xzr
  41ad68:	stur	x9, [x29, #-8]
  41ad6c:	b	41adcc <__fxstatat@plt+0x17e1c>
  41ad70:	ldr	x0, [sp, #32]
  41ad74:	bl	41a070 <__fxstatat@plt+0x170c0>
  41ad78:	cbnz	w0, 41ad90 <__fxstatat@plt+0x17de0>
  41ad7c:	ldr	w0, [sp, #24]
  41ad80:	ldur	x1, [x29, #-24]
  41ad84:	bl	402ac0 <fdopen@plt>
  41ad88:	str	x0, [sp, #32]
  41ad8c:	cbnz	x0, 41adc4 <__fxstatat@plt+0x17e14>
  41ad90:	bl	402ef0 <__errno_location@plt>
  41ad94:	ldr	w8, [x0]
  41ad98:	str	w8, [sp, #16]
  41ad9c:	ldr	w0, [sp, #24]
  41ada0:	bl	402b80 <close@plt>
  41ada4:	ldr	w8, [sp, #16]
  41ada8:	str	w8, [sp, #8]
  41adac:	bl	402ef0 <__errno_location@plt>
  41adb0:	ldr	w8, [sp, #8]
  41adb4:	str	w8, [x0]
  41adb8:	mov	x9, xzr
  41adbc:	stur	x9, [x29, #-8]
  41adc0:	b	41adcc <__fxstatat@plt+0x17e1c>
  41adc4:	ldr	x8, [sp, #32]
  41adc8:	stur	x8, [x29, #-8]
  41adcc:	ldur	x0, [x29, #-8]
  41add0:	ldp	x29, x30, [sp, #64]
  41add4:	add	sp, sp, #0x50
  41add8:	ret
  41addc:	nop
  41ade0:	stp	x29, x30, [sp, #-64]!
  41ade4:	mov	x29, sp
  41ade8:	stp	x19, x20, [sp, #16]
  41adec:	adrp	x20, 42e000 <__fxstatat@plt+0x2b050>
  41adf0:	add	x20, x20, #0xdd0
  41adf4:	stp	x21, x22, [sp, #32]
  41adf8:	adrp	x21, 42e000 <__fxstatat@plt+0x2b050>
  41adfc:	add	x21, x21, #0xdc8
  41ae00:	sub	x20, x20, x21
  41ae04:	mov	w22, w0
  41ae08:	stp	x23, x24, [sp, #48]
  41ae0c:	mov	x23, x1
  41ae10:	mov	x24, x2
  41ae14:	bl	4027a0 <mbrtowc@plt-0x40>
  41ae18:	cmp	xzr, x20, asr #3
  41ae1c:	b.eq	41ae48 <__fxstatat@plt+0x17e98>  // b.none
  41ae20:	asr	x20, x20, #3
  41ae24:	mov	x19, #0x0                   	// #0
  41ae28:	ldr	x3, [x21, x19, lsl #3]
  41ae2c:	mov	x2, x24
  41ae30:	add	x19, x19, #0x1
  41ae34:	mov	x1, x23
  41ae38:	mov	w0, w22
  41ae3c:	blr	x3
  41ae40:	cmp	x20, x19
  41ae44:	b.ne	41ae28 <__fxstatat@plt+0x17e78>  // b.any
  41ae48:	ldp	x19, x20, [sp, #16]
  41ae4c:	ldp	x21, x22, [sp, #32]
  41ae50:	ldp	x23, x24, [sp, #48]
  41ae54:	ldp	x29, x30, [sp], #64
  41ae58:	ret
  41ae5c:	nop
  41ae60:	ret
  41ae64:	nop
  41ae68:	adrp	x2, 42f000 <__fxstatat@plt+0x2c050>
  41ae6c:	mov	x1, #0x0                   	// #0
  41ae70:	ldr	x2, [x2, #1016]
  41ae74:	b	4028f0 <__cxa_atexit@plt>
  41ae78:	mov	x2, x1
  41ae7c:	mov	x1, x0
  41ae80:	mov	w0, #0x0                   	// #0
  41ae84:	b	402f10 <__xstat@plt>
  41ae88:	mov	x2, x1
  41ae8c:	mov	w1, w0
  41ae90:	mov	w0, #0x0                   	// #0
  41ae94:	b	402e30 <__fxstat@plt>
  41ae98:	mov	x2, x1
  41ae9c:	mov	x1, x0
  41aea0:	mov	w0, #0x0                   	// #0
  41aea4:	b	402e00 <__lxstat@plt>
  41aea8:	mov	x4, x1
  41aeac:	mov	x5, x2
  41aeb0:	mov	w1, w0
  41aeb4:	mov	x2, x4
  41aeb8:	mov	w0, #0x0                   	// #0
  41aebc:	mov	w4, w3
  41aec0:	mov	x3, x5
  41aec4:	b	402fb0 <__fxstatat@plt>
  41aec8:	stp	x29, x30, [sp, #-32]!
  41aecc:	mov	w4, w1
  41aed0:	mov	x1, x0
  41aed4:	mov	x29, sp
  41aed8:	add	x3, sp, #0x18
  41aedc:	mov	w0, #0x0                   	// #0
  41aee0:	str	x2, [sp, #24]
  41aee4:	mov	w2, w4
  41aee8:	bl	402890 <__xmknod@plt>
  41aeec:	ldp	x29, x30, [sp], #32
  41aef0:	ret

Disassembly of section .fini:

000000000041aef4 <.fini>:
  41aef4:	stp	x29, x30, [sp, #-16]!
  41aef8:	mov	x29, sp
  41aefc:	ldp	x29, x30, [sp], #16
  41af00:	ret
