{"vcs1":{"timestamp_begin":1737958395.093020045, "rt":0.24, "ut":0.11, "st":0.09}}
{"vcselab":{"timestamp_begin":1737958395.404801372, "rt":0.24, "ut":0.15, "st":0.08}}
{"link":{"timestamp_begin":1737958395.700410365, "rt":0.12, "ut":0.06, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1737958394.879601139}
{"VCS_COMP_START_TIME": 1737958394.879601139}
{"VCS_COMP_END_TIME": 1737958395.886807056}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim_mem"}
{"vcs1": {"peak_mem": 265396}}
{"vcselab": {"peak_mem": 150352}}
