--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml GroupControl_A.twx GroupControl_A.ncd -o
GroupControl_A.twr GroupControl_A.pcf

Design file:              GroupControl_A.ncd
Physical constraint file: GroupControl_A.pcf
Device,package,speed:     xc6slx45t,fgg484,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Bus<3>
------------+------------+------------+------------+------------+-----------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                       | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s)      | Phase  |
------------+------------+------------+------------+------------+-----------------------+--------+
Bus<0>      |   -0.175(F)|      FAST  |    1.154(F)|      SLOW  |GND_1_o_GND_1_o_OR_33_o|   0.000|
Bus<1>      |    0.491(R)|      FAST  |    0.428(R)|      SLOW  |GND_1_o_Bus[3]_AND_2_o |   0.000|
            |    0.409(F)|      SLOW  |    0.448(F)|      SLOW  |GND_1_o_GND_1_o_OR_33_o|   0.000|
Bus<2>      |    0.177(F)|      FAST  |    0.724(F)|      SLOW  |GND_1_o_GND_1_o_OR_33_o|   0.000|
------------+------------+------------+------------+------------+-----------------------+--------+

Setup/Hold to clock Bus<7>
------------+------------+------------+------------+------------+-----------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                       | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s)      | Phase  |
------------+------------+------------+------------+------------+-----------------------+--------+
Bus<0>      |   -0.162(F)|      FAST  |    1.229(F)|      SLOW  |GND_1_o_GND_1_o_OR_33_o|   0.000|
            |    0.058(F)|      FAST  |    0.847(F)|      SLOW  |GND_1_o_GND_1_o_OR_45_o|   0.000|
Bus<1>      |    0.242(R)|      FAST  |    0.674(R)|      SLOW  |GND_1_o_Bus[3]_AND_2_o |   0.000|
            |    0.386(F)|      FAST  |    0.523(F)|      SLOW  |GND_1_o_GND_1_o_OR_33_o|   0.000|
Bus<2>      |    0.190(F)|      FAST  |    0.799(F)|      SLOW  |GND_1_o_GND_1_o_OR_33_o|   0.000|
------------+------------+------------+------------+------------+-----------------------+--------+

Setup/Hold to clock Enable
------------+------------+------------+------------+------------+-----------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                       | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s)      | Phase  |
------------+------------+------------+------------+------------+-----------------------+--------+
Bus<0>      |   -0.270(F)|      FAST  |    1.325(F)|      SLOW  |GND_1_o_GND_1_o_OR_33_o|   0.000|
            |   -0.058(F)|      FAST  |    1.010(F)|      SLOW  |GND_1_o_GND_1_o_OR_45_o|   0.000|
Bus<1>      |    0.126(R)|      FAST  |    0.837(R)|      SLOW  |GND_1_o_Bus[3]_AND_2_o |   0.000|
            |    0.278(F)|      FAST  |    0.619(F)|      SLOW  |GND_1_o_GND_1_o_OR_33_o|   0.000|
Bus<2>      |    0.082(F)|      FAST  |    0.895(F)|      SLOW  |GND_1_o_GND_1_o_OR_33_o|   0.000|
------------+------------+------------+------------+------------+-----------------------+--------+

Setup/Hold to clock Reset
------------+------------+------------+------------+------------+-----------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                       | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s)      | Phase  |
------------+------------+------------+------------+------------+-----------------------+--------+
Bus<0>      |   -0.326(F)|      FAST  |    1.361(F)|      SLOW  |GND_1_o_GND_1_o_OR_33_o|   0.000|
            |   -0.135(F)|      FAST  |    1.094(F)|      SLOW  |GND_1_o_GND_1_o_OR_45_o|   0.000|
Bus<1>      |    0.222(F)|      FAST  |    0.655(F)|      SLOW  |GND_1_o_GND_1_o_OR_33_o|   0.000|
Bus<2>      |    0.026(F)|      FAST  |    0.931(F)|      SLOW  |GND_1_o_GND_1_o_OR_33_o|   0.000|
------------+------------+------------+------------+------------+-----------------------+--------+

Clock Bus<3> to Pad
------------+-----------------+------------+-----------------+------------+----------------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                            | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)           | Phase  |
------------+-----------------+------------+-----------------+------------+----------------------------+--------+
BigPort     |         6.414(R)|      SLOW  |         3.485(R)|      FAST  |GND_1_o_Bus[3]_AND_2_o      |   0.000|
SmallPort<1>|         7.780(F)|      SLOW  |         4.450(F)|      FAST  |PWR_5_o_GND_8_o_DLATCH_8_q_G|   0.000|
            |         6.829(F)|      SLOW  |         3.597(F)|      FAST  |X_8_o_GND_8_o_DLATCH_7_q_G  |   0.000|
SmallPort<2>|         8.198(F)|      SLOW  |         3.293(F)|      FAST  |GND_1_o_GND_1_o_OR_33_o     |   0.000|
SmallPort<3>|         8.198(F)|      SLOW  |         3.293(F)|      FAST  |GND_1_o_GND_1_o_OR_33_o     |   0.000|
SmallPort<4>|         8.321(F)|      SLOW  |         3.344(F)|      FAST  |GND_1_o_GND_1_o_OR_33_o     |   0.000|
------------+-----------------+------------+-----------------+------------+----------------------------+--------+

Clock Bus<7> to Pad
------------+-----------------+------------+-----------------+------------+----------------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                            | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)           | Phase  |
------------+-----------------+------------+-----------------+------------+----------------------------+--------+
BigPort     |         6.660(R)|      SLOW  |         3.734(R)|      FAST  |GND_1_o_Bus[3]_AND_2_o      |   0.000|
SmallPort<0>|         6.677(F)|      SLOW  |         3.777(F)|      FAST  |GND_1_o_GND_1_o_OR_45_o     |   0.000|
SmallPort<1>|         8.565(F)|      SLOW  |         4.612(F)|      FAST  |PWR_5_o_GND_8_o_DLATCH_8_q_G|   0.000|
            |         6.910(F)|      SLOW  |         3.846(F)|      FAST  |X_8_o_GND_8_o_DLATCH_7_q_G  |   0.000|
SmallPort<2>|         8.273(F)|      SLOW  |         3.280(F)|      FAST  |GND_1_o_GND_1_o_OR_33_o     |   0.000|
SmallPort<3>|         8.273(F)|      SLOW  |         3.280(F)|      FAST  |GND_1_o_GND_1_o_OR_33_o     |   0.000|
SmallPort<4>|         8.396(F)|      SLOW  |         3.331(F)|      FAST  |GND_1_o_GND_1_o_OR_33_o     |   0.000|
------------+-----------------+------------+-----------------+------------+----------------------------+--------+

Clock Enable to Pad
------------+-----------------+------------+-----------------+------------+----------------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                            | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)           | Phase  |
------------+-----------------+------------+-----------------+------------+----------------------------+--------+
BigPort     |         6.823(R)|      SLOW  |         3.850(R)|      FAST  |GND_1_o_Bus[3]_AND_2_o      |   0.000|
SmallPort<0>|         6.840(F)|      SLOW  |         3.893(F)|      FAST  |GND_1_o_GND_1_o_OR_45_o     |   0.000|
SmallPort<1>|         8.593(F)|      SLOW  |         4.466(F)|      FAST  |PWR_5_o_GND_8_o_DLATCH_8_q_G|   0.000|
            |         7.050(F)|      SLOW  |         3.883(F)|      FAST  |X_8_o_GND_8_o_DLATCH_7_q_G  |   0.000|
SmallPort<2>|         8.369(F)|      SLOW  |         3.388(F)|      FAST  |GND_1_o_GND_1_o_OR_33_o     |   0.000|
SmallPort<3>|         8.369(F)|      SLOW  |         3.388(F)|      FAST  |GND_1_o_GND_1_o_OR_33_o     |   0.000|
SmallPort<4>|         8.492(F)|      SLOW  |         3.439(F)|      FAST  |GND_1_o_GND_1_o_OR_33_o     |   0.000|
------------+-----------------+------------+-----------------+------------+----------------------------+--------+

Clock Reset to Pad
------------+-----------------+------------+-----------------+------------+----------------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                            | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)           | Phase  |
------------+-----------------+------------+-----------------+------------+----------------------------+--------+
SmallPort<0>|         6.924(F)|      SLOW  |         3.970(F)|      FAST  |GND_1_o_GND_1_o_OR_45_o     |   0.000|
SmallPort<1>|         7.814(F)|      SLOW  |         4.454(F)|      FAST  |PWR_5_o_GND_8_o_DLATCH_8_q_G|   0.000|
            |         7.167(F)|      SLOW  |         4.047(F)|      FAST  |X_8_o_GND_8_o_DLATCH_7_q_G  |   0.000|
SmallPort<2>|         8.405(F)|      SLOW  |         3.444(F)|      FAST  |GND_1_o_GND_1_o_OR_33_o     |   0.000|
SmallPort<3>|         8.405(F)|      SLOW  |         3.444(F)|      FAST  |GND_1_o_GND_1_o_OR_33_o     |   0.000|
SmallPort<4>|         8.528(F)|      SLOW  |         3.495(F)|      FAST  |GND_1_o_GND_1_o_OR_33_o     |   0.000|
------------+-----------------+------------+-----------------+------------+----------------------------+--------+

Clock to Setup on destination clock Bus<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Bus<3>         |         |         |    0.674|    0.674|
Bus<7>         |    0.818|    0.818|    0.960|    0.960|
Enable         |    0.942|    0.942|    1.083|    1.083|
Reset          |    1.023|    1.023|    0.721|    0.721|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Bus<7>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Bus<3>         |         |         |    0.438|    0.438|
Bus<7>         |    0.569|    0.569|    0.773|    0.773|
Enable         |    0.693|    0.693|    0.847|    0.847|
Reset          |    0.774|    0.774|    0.485|    0.485|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Enable
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Bus<3>         |         |         |    0.392|    0.392|
Bus<7>         |    0.453|    0.453|    0.879|    0.879|
Enable         |    0.577|    0.577|    0.907|    0.907|
Reset          |    0.658|    0.658|    0.439|    0.439|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Reset
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Bus<3>         |         |         |    0.175|    0.175|
Bus<7>         |         |         |    0.925|    0.925|
Enable         |         |         |    0.953|    0.953|
Reset          |         |         |    0.232|    0.232|
---------------+---------+---------+---------+---------+


Analysis completed Wed Nov 28 11:49:48 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4626 MB



