0.7
2020.2
Feb  8 2024
23:58:30
/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.sim/sim_1/synth/timing/xsim/top_level_tb_time_synth.v,1718647517,verilog,,,,ALU;IO_control;UART;adder;exception_handler;glbl;instruction_decoder;memory_controller;processor_internals;program_loader;register_file;top_level_circuit,,uvm,,,,,,
/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.srcs/sim_1/new/ALU_tb.sv,1718299497,systemVerilog,,,,ALU_tb,,uvm,,,,,,
/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.srcs/sim_1/new/memory_controller_tb.sv,1715593847,systemVerilog,,,,memory_controller_tb,,uvm,,,,,,
/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.srcs/sim_1/new/register_file_tb.sv,1718552289,systemVerilog,,,,register_file_tb,,uvm,,,,,,
/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.srcs/sim_1/new/top_level_tb.sv,1718647368,systemVerilog,,,,top_level_tb,,uvm,,,,,,
