|Block1
EN_FIFO <= AllStore:inst2.EN
CLKIN => PLL_TIMER:inst.CLkin
CLKIN => UartPLL:inst19.inclk0
CLKIN => 16trig:inst4.CLK50M
CLKIN8 => PLL_TIMER:inst.CLK_in_1
CLKIN9 => PLL_TIMER:inst.CLK_in_2
Rx => MyRx:inst1.Rx
Wrusedw0[0] <= AllStore:inst2.Wrusedw[0]
Wrusedw0[1] <= AllStore:inst2.Wrusedw[1]
Wrusedw0[2] <= AllStore:inst2.Wrusedw[2]
Wrusedw0[3] <= AllStore:inst2.Wrusedw[3]
Wrusedw0[4] <= AllStore:inst2.Wrusedw[4]
Wrusedw0[5] <= AllStore:inst2.Wrusedw[5]
Wrusedw0[6] <= AllStore:inst2.Wrusedw[6]
Wrusedw0[7] <= AllStore:inst2.Wrusedw[7]
Wrusedw0[8] <= AllStore:inst2.Wrusedw[8]
Wrusedw0[9] <= AllStore:inst2.Wrusedw[9]
Wrusedw0[10] <= AllStore:inst2.Wrusedw[10]
addEN <= Decode:inst3.adden
TrigEN_CMD <= Decode:inst3.TrigEN
TrigEN_SW => 16trig:inst4.EN4
SetInit <= Decode:inst3.SetInit
Xin[0] => 16trig:inst4.Xin[0]
Xin[0] => AllStore:inst2.Xin[0]
Xin[1] => 16trig:inst4.Xin[1]
Xin[1] => AllStore:inst2.Xin[1]
Xin[2] => 16trig:inst4.Xin[2]
Xin[2] => AllStore:inst2.Xin[2]
Xin[3] => 16trig:inst4.Xin[3]
Xin[3] => AllStore:inst2.Xin[3]
Xin[4] => 16trig:inst4.Xin[4]
Xin[4] => AllStore:inst2.Xin[4]
Xin[5] => 16trig:inst4.Xin[5]
Xin[5] => AllStore:inst2.Xin[5]
Xin[6] => 16trig:inst4.Xin[6]
Xin[6] => AllStore:inst2.Xin[6]
Xin[7] => 16trig:inst4.Xin[7]
Xin[7] => AllStore:inst2.Xin[7]
Xin[8] => 16trig:inst4.Xin[8]
Xin[8] => AllStore:inst2.Xin[8]
Xin[9] => 16trig:inst4.Xin[9]
Xin[9] => AllStore:inst2.Xin[9]
Xin[10] => 16trig:inst4.Xin[10]
Xin[10] => AllStore:inst2.Xin[10]
Xin[11] => 16trig:inst4.Xin[11]
Xin[11] => AllStore:inst2.Xin[11]
Xin[12] => 16trig:inst4.Xin[12]
Xin[12] => AllStore:inst2.Xin[12]
Xin[13] => 16trig:inst4.Xin[13]
Xin[13] => AllStore:inst2.Xin[13]
Xin[14] => 16trig:inst4.Xin[14]
Xin[14] => AllStore:inst2.Xin[14]
Xin[15] => 16trig:inst4.Xin[15]
Xin[15] => AllStore:inst2.Xin[15]
SetTrigTime <= Decode:inst3.SetTrigTime
Reload2 => inst48.IN0
Reload1 => inst47.IN0
HEX0_DP <= state[0].DB_MAX_OUTPUT_PORT_TYPE
HEX1_DP <= state[1].DB_MAX_OUTPUT_PORT_TYPE
HEX2_DP <= state[2].DB_MAX_OUTPUT_PORT_TYPE
HEX3_DP <= state[3].DB_MAX_OUTPUT_PORT_TYPE
CLKUN <= PLL_TIMER:inst.CLKUN
PLLbusy <= <GND>
TxOut <= MyUart:inst15.Tx
CLKout1 <= RandomSeq:inst8.CLKout1
CLKIN2 => RandomSeq:inst8.CLKin
CLKout2 <= RandomSeq:inst8.CLKout2
HEX0_D[0] <= SEG7_LUT:inst28.oSEG[0]
HEX0_D[1] <= SEG7_LUT:inst28.oSEG[1]
HEX0_D[2] <= SEG7_LUT:inst28.oSEG[2]
HEX0_D[3] <= SEG7_LUT:inst28.oSEG[3]
HEX0_D[4] <= SEG7_LUT:inst28.oSEG[4]
HEX0_D[5] <= SEG7_LUT:inst28.oSEG[5]
HEX0_D[6] <= SEG7_LUT:inst28.oSEG[6]
HEX1_D[0] <= SEG7_LUT:inst29.oSEG[0]
HEX1_D[1] <= SEG7_LUT:inst29.oSEG[1]
HEX1_D[2] <= SEG7_LUT:inst29.oSEG[2]
HEX1_D[3] <= SEG7_LUT:inst29.oSEG[3]
HEX1_D[4] <= SEG7_LUT:inst29.oSEG[4]
HEX1_D[5] <= SEG7_LUT:inst29.oSEG[5]
HEX1_D[6] <= SEG7_LUT:inst29.oSEG[6]
HEX2_D[0] <= SEG7_LUT:inst42.oSEG[0]
HEX2_D[1] <= SEG7_LUT:inst42.oSEG[1]
HEX2_D[2] <= SEG7_LUT:inst42.oSEG[2]
HEX2_D[3] <= SEG7_LUT:inst42.oSEG[3]
HEX2_D[4] <= SEG7_LUT:inst42.oSEG[4]
HEX2_D[5] <= SEG7_LUT:inst42.oSEG[5]
HEX2_D[6] <= SEG7_LUT:inst42.oSEG[6]
HEX3_D[0] <= SEG7_LUT:inst43.oSEG[0]
HEX3_D[1] <= SEG7_LUT:inst43.oSEG[1]
HEX3_D[2] <= SEG7_LUT:inst43.oSEG[2]
HEX3_D[3] <= SEG7_LUT:inst43.oSEG[3]
HEX3_D[4] <= SEG7_LUT:inst43.oSEG[4]
HEX3_D[5] <= SEG7_LUT:inst43.oSEG[5]
HEX3_D[6] <= SEG7_LUT:inst43.oSEG[6]
LED[0] <= LED_SW:inst17.ou[0]
LED[1] <= LED_SW:inst17.ou[1]
LED[2] <= LED_SW:inst17.ou[2]
LED[3] <= LED_SW:inst17.ou[3]
LED[4] <= LED_SW:inst17.ou[4]
LED[5] <= LED_SW:inst17.ou[5]
LED[6] <= LED_SW:inst17.ou[6]
LED[7] <= LED_SW:inst17.ou[7]
LED[8] <= LED_SW:inst17.ou[8]
LED[9] <= LED_SW:inst17.ou[9]
TestOut[0] <= RandomSeq:inst8.TestOutput[0]
TestOut[1] <= RandomSeq:inst8.TestOutput[1]
TestOut[2] <= RandomSeq:inst8.TestOutput[2]
TestOut[3] <= RandomSeq:inst8.TestOutput[3]
TestOut[4] <= RandomSeq:inst8.TestOutput[4]
TestOut[5] <= RandomSeq:inst8.TestOutput[5]
TestOut[6] <= RandomSeq:inst8.TestOutput[6]
TestOut[7] <= RandomSeq:inst8.TestOutput[7]
TestOut[8] <= RandomSeq:inst8.TestOutput[8]
TestOut[9] <= RandomSeq:inst8.TestOutput[9]
TestOut[10] <= RandomSeq:inst8.TestOutput[10]
TestOut[11] <= RandomSeq:inst8.TestOutput[11]
TestOut[12] <= RandomSeq:inst8.TestOutput[12]
TestOut[13] <= RandomSeq:inst8.TestOutput[13]
TestOut[14] <= RandomSeq:inst8.TestOutput[14]
TestOut[15] <= SW2.DB_MAX_OUTPUT_PORT_TYPE
SW2 => TestOut[15].DATAIN
TX_DATAOUT[0] <= CMD_DATA[0].DB_MAX_OUTPUT_PORT_TYPE
TX_DATAOUT[1] <= CMD_DATA[1].DB_MAX_OUTPUT_PORT_TYPE
TX_DATAOUT[2] <= CMD_DATA[2].DB_MAX_OUTPUT_PORT_TYPE
TX_DATAOUT[3] <= CMD_DATA[3].DB_MAX_OUTPUT_PORT_TYPE
TX_DATAOUT[4] <= CMD_DATA[4].DB_MAX_OUTPUT_PORT_TYPE
TX_DATAOUT[5] <= CMD_DATA[5].DB_MAX_OUTPUT_PORT_TYPE
TX_DATAOUT[6] <= CMD_DATA[6].DB_MAX_OUTPUT_PORT_TYPE
TX_DATAOUT[7] <= CMD_DATA[7].DB_MAX_OUTPUT_PORT_TYPE


|Block1|AllStore:inst2
almostfull <= FIFO:inst.almost_full
EN <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Store_EN1 => inst2.IN0
Store_EN2 => inst2.IN1
Store_EN3 => inst2.IN2
RD => 21mux:inst16.B
CLK4 => 21mux:inst16.A
aclr => FIFO:inst.aclr
Xout[0] <= QSignal:inst3.Xout[0]
Xout[1] <= QSignal:inst3.Xout[1]
Xout[2] <= QSignal:inst3.Xout[2]
Xout[3] <= QSignal:inst3.Xout[3]
Xout[4] <= QSignal:inst3.Xout[4]
Xout[5] <= QSignal:inst3.Xout[5]
Xout[6] <= QSignal:inst3.Xout[6]
Xout[7] <= QSignal:inst3.Xout[7]
Xout[8] <= QSignal:inst3.Xout[8]
Xout[9] <= QSignal:inst3.Xout[9]
Xout[10] <= QSignal:inst3.Xout[10]
Xout[11] <= QSignal:inst3.Xout[11]
Xout[12] <= QSignal:inst3.Xout[12]
Xout[13] <= QSignal:inst3.Xout[13]
Xout[14] <= QSignal:inst3.Xout[14]
Xout[15] <= QSignal:inst3.Xout[15]
Xout[16] <= QSignal:inst3.Xout[16]
Xout[17] <= QSignal:inst3.Xout[17]
Xout[18] <= QSignal:inst3.Xout[18]
Xout[19] <= QSignal:inst3.Xout[19]
Xout[20] <= QSignal:inst3.Xout[20]
Xout[21] <= QSignal:inst3.Xout[21]
Xout[22] <= QSignal:inst3.Xout[22]
Xout[23] <= QSignal:inst3.Xout[23]
Xout[24] <= QSignal:inst3.Xout[24]
Xout[25] <= QSignal:inst3.Xout[25]
Xout[26] <= QSignal:inst3.Xout[26]
Xout[27] <= QSignal:inst3.Xout[27]
Xout[28] <= QSignal:inst3.Xout[28]
Xout[29] <= QSignal:inst3.Xout[29]
Xout[30] <= QSignal:inst3.Xout[30]
Xout[31] <= QSignal:inst3.Xout[31]
Xout[32] <= QSignal:inst4.Xout[0]
Xout[33] <= QSignal:inst4.Xout[1]
Xout[34] <= QSignal:inst4.Xout[2]
Xout[35] <= QSignal:inst4.Xout[3]
Xout[36] <= QSignal:inst4.Xout[4]
Xout[37] <= QSignal:inst4.Xout[5]
Xout[38] <= QSignal:inst4.Xout[6]
Xout[39] <= QSignal:inst4.Xout[7]
Xout[40] <= QSignal:inst4.Xout[8]
Xout[41] <= QSignal:inst4.Xout[9]
Xout[42] <= QSignal:inst4.Xout[10]
Xout[43] <= QSignal:inst4.Xout[11]
Xout[44] <= QSignal:inst4.Xout[12]
Xout[45] <= QSignal:inst4.Xout[13]
Xout[46] <= QSignal:inst4.Xout[14]
Xout[47] <= QSignal:inst4.Xout[15]
Xout[48] <= QSignal:inst4.Xout[16]
Xout[49] <= QSignal:inst4.Xout[17]
Xout[50] <= QSignal:inst4.Xout[18]
Xout[51] <= QSignal:inst4.Xout[19]
Xout[52] <= QSignal:inst4.Xout[20]
Xout[53] <= QSignal:inst4.Xout[21]
Xout[54] <= QSignal:inst4.Xout[22]
Xout[55] <= QSignal:inst4.Xout[23]
Xout[56] <= QSignal:inst4.Xout[24]
Xout[57] <= QSignal:inst4.Xout[25]
Xout[58] <= QSignal:inst4.Xout[26]
Xout[59] <= QSignal:inst4.Xout[27]
Xout[60] <= QSignal:inst4.Xout[28]
Xout[61] <= QSignal:inst4.Xout[29]
Xout[62] <= QSignal:inst4.Xout[30]
Xout[63] <= QSignal:inst4.Xout[31]
Xout[64] <= QSignal:inst5.Xout[0]
Xout[65] <= QSignal:inst5.Xout[1]
Xout[66] <= QSignal:inst5.Xout[2]
Xout[67] <= QSignal:inst5.Xout[3]
Xout[68] <= QSignal:inst5.Xout[4]
Xout[69] <= QSignal:inst5.Xout[5]
Xout[70] <= QSignal:inst5.Xout[6]
Xout[71] <= QSignal:inst5.Xout[7]
Xout[72] <= QSignal:inst5.Xout[8]
Xout[73] <= QSignal:inst5.Xout[9]
Xout[74] <= QSignal:inst5.Xout[10]
Xout[75] <= QSignal:inst5.Xout[11]
Xout[76] <= QSignal:inst5.Xout[12]
Xout[77] <= QSignal:inst5.Xout[13]
Xout[78] <= QSignal:inst5.Xout[14]
Xout[79] <= QSignal:inst5.Xout[15]
Xout[80] <= QSignal:inst5.Xout[16]
Xout[81] <= QSignal:inst5.Xout[17]
Xout[82] <= QSignal:inst5.Xout[18]
Xout[83] <= QSignal:inst5.Xout[19]
Xout[84] <= QSignal:inst5.Xout[20]
Xout[85] <= QSignal:inst5.Xout[21]
Xout[86] <= QSignal:inst5.Xout[22]
Xout[87] <= QSignal:inst5.Xout[23]
Xout[88] <= QSignal:inst5.Xout[24]
Xout[89] <= QSignal:inst5.Xout[25]
Xout[90] <= QSignal:inst5.Xout[26]
Xout[91] <= QSignal:inst5.Xout[27]
Xout[92] <= QSignal:inst5.Xout[28]
Xout[93] <= QSignal:inst5.Xout[29]
Xout[94] <= QSignal:inst5.Xout[30]
Xout[95] <= QSignal:inst5.Xout[31]
Xout[96] <= QSignal:inst6.Xout[0]
Xout[97] <= QSignal:inst6.Xout[1]
Xout[98] <= QSignal:inst6.Xout[2]
Xout[99] <= QSignal:inst6.Xout[3]
Xout[100] <= QSignal:inst6.Xout[4]
Xout[101] <= QSignal:inst6.Xout[5]
Xout[102] <= QSignal:inst6.Xout[6]
Xout[103] <= QSignal:inst6.Xout[7]
Xout[104] <= QSignal:inst6.Xout[8]
Xout[105] <= QSignal:inst6.Xout[9]
Xout[106] <= QSignal:inst6.Xout[10]
Xout[107] <= QSignal:inst6.Xout[11]
Xout[108] <= QSignal:inst6.Xout[12]
Xout[109] <= QSignal:inst6.Xout[13]
Xout[110] <= QSignal:inst6.Xout[14]
Xout[111] <= QSignal:inst6.Xout[15]
Xout[112] <= QSignal:inst6.Xout[16]
Xout[113] <= QSignal:inst6.Xout[17]
Xout[114] <= QSignal:inst6.Xout[18]
Xout[115] <= QSignal:inst6.Xout[19]
Xout[116] <= QSignal:inst6.Xout[20]
Xout[117] <= QSignal:inst6.Xout[21]
Xout[118] <= QSignal:inst6.Xout[22]
Xout[119] <= QSignal:inst6.Xout[23]
Xout[120] <= QSignal:inst6.Xout[24]
Xout[121] <= QSignal:inst6.Xout[25]
Xout[122] <= QSignal:inst6.Xout[26]
Xout[123] <= QSignal:inst6.Xout[27]
Xout[124] <= QSignal:inst6.Xout[28]
Xout[125] <= QSignal:inst6.Xout[29]
Xout[126] <= QSignal:inst6.Xout[30]
Xout[127] <= QSignal:inst6.Xout[31]
CLK1 => QSignal:inst3.CLK1
CLK1 => QSignal:inst4.CLK1
CLK1 => QSignal:inst5.CLK1
CLK1 => QSignal:inst6.CLK1
CLK2 => QSignal:inst3.CLK2
CLK2 => QSignal:inst4.CLK2
CLK2 => QSignal:inst5.CLK2
CLK2 => QSignal:inst6.CLK2
Xin[0] => QSignal:inst3.Xin[0]
Xin[1] => QSignal:inst3.Xin[1]
Xin[2] => QSignal:inst3.Xin[2]
Xin[3] => QSignal:inst3.Xin[3]
Xin[4] => QSignal:inst4.Xin[0]
Xin[5] => QSignal:inst4.Xin[1]
Xin[6] => QSignal:inst4.Xin[2]
Xin[7] => QSignal:inst4.Xin[3]
Xin[8] => QSignal:inst5.Xin[0]
Xin[9] => QSignal:inst5.Xin[1]
Xin[10] => QSignal:inst5.Xin[2]
Xin[11] => QSignal:inst5.Xin[3]
Xin[12] => QSignal:inst6.Xin[0]
Xin[13] => QSignal:inst6.Xin[1]
Xin[14] => QSignal:inst6.Xin[2]
Xin[15] => QSignal:inst6.Xin[3]
Sout[0] <= FIFO:inst.q[0]
Sout[1] <= FIFO:inst.q[1]
Sout[2] <= FIFO:inst.q[2]
Sout[3] <= FIFO:inst.q[3]
Sout[4] <= FIFO:inst.q[4]
Sout[5] <= FIFO:inst.q[5]
Sout[6] <= FIFO:inst.q[6]
Sout[7] <= FIFO:inst.q[7]
Sout[8] <= FIFO:inst.q[8]
Sout[9] <= FIFO:inst.q[9]
Sout[10] <= FIFO:inst.q[10]
Sout[11] <= FIFO:inst.q[11]
Sout[12] <= FIFO:inst.q[12]
Sout[13] <= FIFO:inst.q[13]
Sout[14] <= FIFO:inst.q[14]
Sout[15] <= FIFO:inst.q[15]
Sout[16] <= FIFO:inst.q[16]
Sout[17] <= FIFO:inst.q[17]
Sout[18] <= FIFO:inst.q[18]
Sout[19] <= FIFO:inst.q[19]
Sout[20] <= FIFO:inst.q[20]
Sout[21] <= FIFO:inst.q[21]
Sout[22] <= FIFO:inst.q[22]
Sout[23] <= FIFO:inst.q[23]
Sout[24] <= FIFO:inst.q[24]
Sout[25] <= FIFO:inst.q[25]
Sout[26] <= FIFO:inst.q[26]
Sout[27] <= FIFO:inst.q[27]
Sout[28] <= FIFO:inst.q[28]
Sout[29] <= FIFO:inst.q[29]
Sout[30] <= FIFO:inst.q[30]
Sout[31] <= FIFO:inst.q[31]
Sout[32] <= FIFO:inst.q[32]
Sout[33] <= FIFO:inst.q[33]
Sout[34] <= FIFO:inst.q[34]
Sout[35] <= FIFO:inst.q[35]
Sout[36] <= FIFO:inst.q[36]
Sout[37] <= FIFO:inst.q[37]
Sout[38] <= FIFO:inst.q[38]
Sout[39] <= FIFO:inst.q[39]
Sout[40] <= FIFO:inst.q[40]
Sout[41] <= FIFO:inst.q[41]
Sout[42] <= FIFO:inst.q[42]
Sout[43] <= FIFO:inst.q[43]
Sout[44] <= FIFO:inst.q[44]
Sout[45] <= FIFO:inst.q[45]
Sout[46] <= FIFO:inst.q[46]
Sout[47] <= FIFO:inst.q[47]
Sout[48] <= FIFO:inst.q[48]
Sout[49] <= FIFO:inst.q[49]
Sout[50] <= FIFO:inst.q[50]
Sout[51] <= FIFO:inst.q[51]
Sout[52] <= FIFO:inst.q[52]
Sout[53] <= FIFO:inst.q[53]
Sout[54] <= FIFO:inst.q[54]
Sout[55] <= FIFO:inst.q[55]
Sout[56] <= FIFO:inst.q[56]
Sout[57] <= FIFO:inst.q[57]
Sout[58] <= FIFO:inst.q[58]
Sout[59] <= FIFO:inst.q[59]
Sout[60] <= FIFO:inst.q[60]
Sout[61] <= FIFO:inst.q[61]
Sout[62] <= FIFO:inst.q[62]
Sout[63] <= FIFO:inst.q[63]
Sout[64] <= FIFO:inst.q[64]
Sout[65] <= FIFO:inst.q[65]
Sout[66] <= FIFO:inst.q[66]
Sout[67] <= FIFO:inst.q[67]
Sout[68] <= FIFO:inst.q[68]
Sout[69] <= FIFO:inst.q[69]
Sout[70] <= FIFO:inst.q[70]
Sout[71] <= FIFO:inst.q[71]
Sout[72] <= FIFO:inst.q[72]
Sout[73] <= FIFO:inst.q[73]
Sout[74] <= FIFO:inst.q[74]
Sout[75] <= FIFO:inst.q[75]
Sout[76] <= FIFO:inst.q[76]
Sout[77] <= FIFO:inst.q[77]
Sout[78] <= FIFO:inst.q[78]
Sout[79] <= FIFO:inst.q[79]
Sout[80] <= FIFO:inst.q[80]
Sout[81] <= FIFO:inst.q[81]
Sout[82] <= FIFO:inst.q[82]
Sout[83] <= FIFO:inst.q[83]
Sout[84] <= FIFO:inst.q[84]
Sout[85] <= FIFO:inst.q[85]
Sout[86] <= FIFO:inst.q[86]
Sout[87] <= FIFO:inst.q[87]
Sout[88] <= FIFO:inst.q[88]
Sout[89] <= FIFO:inst.q[89]
Sout[90] <= FIFO:inst.q[90]
Sout[91] <= FIFO:inst.q[91]
Sout[92] <= FIFO:inst.q[92]
Sout[93] <= FIFO:inst.q[93]
Sout[94] <= FIFO:inst.q[94]
Sout[95] <= FIFO:inst.q[95]
Sout[96] <= FIFO:inst.q[96]
Sout[97] <= FIFO:inst.q[97]
Sout[98] <= FIFO:inst.q[98]
Sout[99] <= FIFO:inst.q[99]
Sout[100] <= FIFO:inst.q[100]
Sout[101] <= FIFO:inst.q[101]
Sout[102] <= FIFO:inst.q[102]
Sout[103] <= FIFO:inst.q[103]
Sout[104] <= FIFO:inst.q[104]
Sout[105] <= FIFO:inst.q[105]
Sout[106] <= FIFO:inst.q[106]
Sout[107] <= FIFO:inst.q[107]
Sout[108] <= FIFO:inst.q[108]
Sout[109] <= FIFO:inst.q[109]
Sout[110] <= FIFO:inst.q[110]
Sout[111] <= FIFO:inst.q[111]
Sout[112] <= FIFO:inst.q[112]
Sout[113] <= FIFO:inst.q[113]
Sout[114] <= FIFO:inst.q[114]
Sout[115] <= FIFO:inst.q[115]
Sout[116] <= FIFO:inst.q[116]
Sout[117] <= FIFO:inst.q[117]
Sout[118] <= FIFO:inst.q[118]
Sout[119] <= FIFO:inst.q[119]
Sout[120] <= FIFO:inst.q[120]
Sout[121] <= FIFO:inst.q[121]
Sout[122] <= FIFO:inst.q[122]
Sout[123] <= FIFO:inst.q[123]
Sout[124] <= FIFO:inst.q[124]
Sout[125] <= FIFO:inst.q[125]
Sout[126] <= FIFO:inst.q[126]
Sout[127] <= FIFO:inst.q[127]
Wrusedw[0] <= FIFO:inst.usedw[0]
Wrusedw[1] <= FIFO:inst.usedw[1]
Wrusedw[2] <= FIFO:inst.usedw[2]
Wrusedw[3] <= FIFO:inst.usedw[3]
Wrusedw[4] <= FIFO:inst.usedw[4]
Wrusedw[5] <= FIFO:inst.usedw[5]
Wrusedw[6] <= FIFO:inst.usedw[6]
Wrusedw[7] <= FIFO:inst.usedw[7]
Wrusedw[8] <= FIFO:inst.usedw[8]
Wrusedw[9] <= FIFO:inst.usedw[9]
Wrusedw[10] <= FIFO:inst.usedw[10]


|Block1|AllStore:inst2|FIFO:inst
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
data[36] => data[36].IN1
data[37] => data[37].IN1
data[38] => data[38].IN1
data[39] => data[39].IN1
data[40] => data[40].IN1
data[41] => data[41].IN1
data[42] => data[42].IN1
data[43] => data[43].IN1
data[44] => data[44].IN1
data[45] => data[45].IN1
data[46] => data[46].IN1
data[47] => data[47].IN1
data[48] => data[48].IN1
data[49] => data[49].IN1
data[50] => data[50].IN1
data[51] => data[51].IN1
data[52] => data[52].IN1
data[53] => data[53].IN1
data[54] => data[54].IN1
data[55] => data[55].IN1
data[56] => data[56].IN1
data[57] => data[57].IN1
data[58] => data[58].IN1
data[59] => data[59].IN1
data[60] => data[60].IN1
data[61] => data[61].IN1
data[62] => data[62].IN1
data[63] => data[63].IN1
data[64] => data[64].IN1
data[65] => data[65].IN1
data[66] => data[66].IN1
data[67] => data[67].IN1
data[68] => data[68].IN1
data[69] => data[69].IN1
data[70] => data[70].IN1
data[71] => data[71].IN1
data[72] => data[72].IN1
data[73] => data[73].IN1
data[74] => data[74].IN1
data[75] => data[75].IN1
data[76] => data[76].IN1
data[77] => data[77].IN1
data[78] => data[78].IN1
data[79] => data[79].IN1
data[80] => data[80].IN1
data[81] => data[81].IN1
data[82] => data[82].IN1
data[83] => data[83].IN1
data[84] => data[84].IN1
data[85] => data[85].IN1
data[86] => data[86].IN1
data[87] => data[87].IN1
data[88] => data[88].IN1
data[89] => data[89].IN1
data[90] => data[90].IN1
data[91] => data[91].IN1
data[92] => data[92].IN1
data[93] => data[93].IN1
data[94] => data[94].IN1
data[95] => data[95].IN1
data[96] => data[96].IN1
data[97] => data[97].IN1
data[98] => data[98].IN1
data[99] => data[99].IN1
data[100] => data[100].IN1
data[101] => data[101].IN1
data[102] => data[102].IN1
data[103] => data[103].IN1
data[104] => data[104].IN1
data[105] => data[105].IN1
data[106] => data[106].IN1
data[107] => data[107].IN1
data[108] => data[108].IN1
data[109] => data[109].IN1
data[110] => data[110].IN1
data[111] => data[111].IN1
data[112] => data[112].IN1
data[113] => data[113].IN1
data[114] => data[114].IN1
data[115] => data[115].IN1
data[116] => data[116].IN1
data[117] => data[117].IN1
data[118] => data[118].IN1
data[119] => data[119].IN1
data[120] => data[120].IN1
data[121] => data[121].IN1
data[122] => data[122].IN1
data[123] => data[123].IN1
data[124] => data[124].IN1
data[125] => data[125].IN1
data[126] => data[126].IN1
data[127] => data[127].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
almost_full <= scfifo:scfifo_component.almost_full
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
q[8] <= scfifo:scfifo_component.q
q[9] <= scfifo:scfifo_component.q
q[10] <= scfifo:scfifo_component.q
q[11] <= scfifo:scfifo_component.q
q[12] <= scfifo:scfifo_component.q
q[13] <= scfifo:scfifo_component.q
q[14] <= scfifo:scfifo_component.q
q[15] <= scfifo:scfifo_component.q
q[16] <= scfifo:scfifo_component.q
q[17] <= scfifo:scfifo_component.q
q[18] <= scfifo:scfifo_component.q
q[19] <= scfifo:scfifo_component.q
q[20] <= scfifo:scfifo_component.q
q[21] <= scfifo:scfifo_component.q
q[22] <= scfifo:scfifo_component.q
q[23] <= scfifo:scfifo_component.q
q[24] <= scfifo:scfifo_component.q
q[25] <= scfifo:scfifo_component.q
q[26] <= scfifo:scfifo_component.q
q[27] <= scfifo:scfifo_component.q
q[28] <= scfifo:scfifo_component.q
q[29] <= scfifo:scfifo_component.q
q[30] <= scfifo:scfifo_component.q
q[31] <= scfifo:scfifo_component.q
q[32] <= scfifo:scfifo_component.q
q[33] <= scfifo:scfifo_component.q
q[34] <= scfifo:scfifo_component.q
q[35] <= scfifo:scfifo_component.q
q[36] <= scfifo:scfifo_component.q
q[37] <= scfifo:scfifo_component.q
q[38] <= scfifo:scfifo_component.q
q[39] <= scfifo:scfifo_component.q
q[40] <= scfifo:scfifo_component.q
q[41] <= scfifo:scfifo_component.q
q[42] <= scfifo:scfifo_component.q
q[43] <= scfifo:scfifo_component.q
q[44] <= scfifo:scfifo_component.q
q[45] <= scfifo:scfifo_component.q
q[46] <= scfifo:scfifo_component.q
q[47] <= scfifo:scfifo_component.q
q[48] <= scfifo:scfifo_component.q
q[49] <= scfifo:scfifo_component.q
q[50] <= scfifo:scfifo_component.q
q[51] <= scfifo:scfifo_component.q
q[52] <= scfifo:scfifo_component.q
q[53] <= scfifo:scfifo_component.q
q[54] <= scfifo:scfifo_component.q
q[55] <= scfifo:scfifo_component.q
q[56] <= scfifo:scfifo_component.q
q[57] <= scfifo:scfifo_component.q
q[58] <= scfifo:scfifo_component.q
q[59] <= scfifo:scfifo_component.q
q[60] <= scfifo:scfifo_component.q
q[61] <= scfifo:scfifo_component.q
q[62] <= scfifo:scfifo_component.q
q[63] <= scfifo:scfifo_component.q
q[64] <= scfifo:scfifo_component.q
q[65] <= scfifo:scfifo_component.q
q[66] <= scfifo:scfifo_component.q
q[67] <= scfifo:scfifo_component.q
q[68] <= scfifo:scfifo_component.q
q[69] <= scfifo:scfifo_component.q
q[70] <= scfifo:scfifo_component.q
q[71] <= scfifo:scfifo_component.q
q[72] <= scfifo:scfifo_component.q
q[73] <= scfifo:scfifo_component.q
q[74] <= scfifo:scfifo_component.q
q[75] <= scfifo:scfifo_component.q
q[76] <= scfifo:scfifo_component.q
q[77] <= scfifo:scfifo_component.q
q[78] <= scfifo:scfifo_component.q
q[79] <= scfifo:scfifo_component.q
q[80] <= scfifo:scfifo_component.q
q[81] <= scfifo:scfifo_component.q
q[82] <= scfifo:scfifo_component.q
q[83] <= scfifo:scfifo_component.q
q[84] <= scfifo:scfifo_component.q
q[85] <= scfifo:scfifo_component.q
q[86] <= scfifo:scfifo_component.q
q[87] <= scfifo:scfifo_component.q
q[88] <= scfifo:scfifo_component.q
q[89] <= scfifo:scfifo_component.q
q[90] <= scfifo:scfifo_component.q
q[91] <= scfifo:scfifo_component.q
q[92] <= scfifo:scfifo_component.q
q[93] <= scfifo:scfifo_component.q
q[94] <= scfifo:scfifo_component.q
q[95] <= scfifo:scfifo_component.q
q[96] <= scfifo:scfifo_component.q
q[97] <= scfifo:scfifo_component.q
q[98] <= scfifo:scfifo_component.q
q[99] <= scfifo:scfifo_component.q
q[100] <= scfifo:scfifo_component.q
q[101] <= scfifo:scfifo_component.q
q[102] <= scfifo:scfifo_component.q
q[103] <= scfifo:scfifo_component.q
q[104] <= scfifo:scfifo_component.q
q[105] <= scfifo:scfifo_component.q
q[106] <= scfifo:scfifo_component.q
q[107] <= scfifo:scfifo_component.q
q[108] <= scfifo:scfifo_component.q
q[109] <= scfifo:scfifo_component.q
q[110] <= scfifo:scfifo_component.q
q[111] <= scfifo:scfifo_component.q
q[112] <= scfifo:scfifo_component.q
q[113] <= scfifo:scfifo_component.q
q[114] <= scfifo:scfifo_component.q
q[115] <= scfifo:scfifo_component.q
q[116] <= scfifo:scfifo_component.q
q[117] <= scfifo:scfifo_component.q
q[118] <= scfifo:scfifo_component.q
q[119] <= scfifo:scfifo_component.q
q[120] <= scfifo:scfifo_component.q
q[121] <= scfifo:scfifo_component.q
q[122] <= scfifo:scfifo_component.q
q[123] <= scfifo:scfifo_component.q
q[124] <= scfifo:scfifo_component.q
q[125] <= scfifo:scfifo_component.q
q[126] <= scfifo:scfifo_component.q
q[127] <= scfifo:scfifo_component.q
usedw[0] <= scfifo:scfifo_component.usedw
usedw[1] <= scfifo:scfifo_component.usedw
usedw[2] <= scfifo:scfifo_component.usedw
usedw[3] <= scfifo:scfifo_component.usedw
usedw[4] <= scfifo:scfifo_component.usedw
usedw[5] <= scfifo:scfifo_component.usedw
usedw[6] <= scfifo:scfifo_component.usedw
usedw[7] <= scfifo:scfifo_component.usedw
usedw[8] <= scfifo:scfifo_component.usedw
usedw[9] <= scfifo:scfifo_component.usedw
usedw[10] <= scfifo:scfifo_component.usedw


|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component
data[0] => scfifo_h0c1:auto_generated.data[0]
data[1] => scfifo_h0c1:auto_generated.data[1]
data[2] => scfifo_h0c1:auto_generated.data[2]
data[3] => scfifo_h0c1:auto_generated.data[3]
data[4] => scfifo_h0c1:auto_generated.data[4]
data[5] => scfifo_h0c1:auto_generated.data[5]
data[6] => scfifo_h0c1:auto_generated.data[6]
data[7] => scfifo_h0c1:auto_generated.data[7]
data[8] => scfifo_h0c1:auto_generated.data[8]
data[9] => scfifo_h0c1:auto_generated.data[9]
data[10] => scfifo_h0c1:auto_generated.data[10]
data[11] => scfifo_h0c1:auto_generated.data[11]
data[12] => scfifo_h0c1:auto_generated.data[12]
data[13] => scfifo_h0c1:auto_generated.data[13]
data[14] => scfifo_h0c1:auto_generated.data[14]
data[15] => scfifo_h0c1:auto_generated.data[15]
data[16] => scfifo_h0c1:auto_generated.data[16]
data[17] => scfifo_h0c1:auto_generated.data[17]
data[18] => scfifo_h0c1:auto_generated.data[18]
data[19] => scfifo_h0c1:auto_generated.data[19]
data[20] => scfifo_h0c1:auto_generated.data[20]
data[21] => scfifo_h0c1:auto_generated.data[21]
data[22] => scfifo_h0c1:auto_generated.data[22]
data[23] => scfifo_h0c1:auto_generated.data[23]
data[24] => scfifo_h0c1:auto_generated.data[24]
data[25] => scfifo_h0c1:auto_generated.data[25]
data[26] => scfifo_h0c1:auto_generated.data[26]
data[27] => scfifo_h0c1:auto_generated.data[27]
data[28] => scfifo_h0c1:auto_generated.data[28]
data[29] => scfifo_h0c1:auto_generated.data[29]
data[30] => scfifo_h0c1:auto_generated.data[30]
data[31] => scfifo_h0c1:auto_generated.data[31]
data[32] => scfifo_h0c1:auto_generated.data[32]
data[33] => scfifo_h0c1:auto_generated.data[33]
data[34] => scfifo_h0c1:auto_generated.data[34]
data[35] => scfifo_h0c1:auto_generated.data[35]
data[36] => scfifo_h0c1:auto_generated.data[36]
data[37] => scfifo_h0c1:auto_generated.data[37]
data[38] => scfifo_h0c1:auto_generated.data[38]
data[39] => scfifo_h0c1:auto_generated.data[39]
data[40] => scfifo_h0c1:auto_generated.data[40]
data[41] => scfifo_h0c1:auto_generated.data[41]
data[42] => scfifo_h0c1:auto_generated.data[42]
data[43] => scfifo_h0c1:auto_generated.data[43]
data[44] => scfifo_h0c1:auto_generated.data[44]
data[45] => scfifo_h0c1:auto_generated.data[45]
data[46] => scfifo_h0c1:auto_generated.data[46]
data[47] => scfifo_h0c1:auto_generated.data[47]
data[48] => scfifo_h0c1:auto_generated.data[48]
data[49] => scfifo_h0c1:auto_generated.data[49]
data[50] => scfifo_h0c1:auto_generated.data[50]
data[51] => scfifo_h0c1:auto_generated.data[51]
data[52] => scfifo_h0c1:auto_generated.data[52]
data[53] => scfifo_h0c1:auto_generated.data[53]
data[54] => scfifo_h0c1:auto_generated.data[54]
data[55] => scfifo_h0c1:auto_generated.data[55]
data[56] => scfifo_h0c1:auto_generated.data[56]
data[57] => scfifo_h0c1:auto_generated.data[57]
data[58] => scfifo_h0c1:auto_generated.data[58]
data[59] => scfifo_h0c1:auto_generated.data[59]
data[60] => scfifo_h0c1:auto_generated.data[60]
data[61] => scfifo_h0c1:auto_generated.data[61]
data[62] => scfifo_h0c1:auto_generated.data[62]
data[63] => scfifo_h0c1:auto_generated.data[63]
data[64] => scfifo_h0c1:auto_generated.data[64]
data[65] => scfifo_h0c1:auto_generated.data[65]
data[66] => scfifo_h0c1:auto_generated.data[66]
data[67] => scfifo_h0c1:auto_generated.data[67]
data[68] => scfifo_h0c1:auto_generated.data[68]
data[69] => scfifo_h0c1:auto_generated.data[69]
data[70] => scfifo_h0c1:auto_generated.data[70]
data[71] => scfifo_h0c1:auto_generated.data[71]
data[72] => scfifo_h0c1:auto_generated.data[72]
data[73] => scfifo_h0c1:auto_generated.data[73]
data[74] => scfifo_h0c1:auto_generated.data[74]
data[75] => scfifo_h0c1:auto_generated.data[75]
data[76] => scfifo_h0c1:auto_generated.data[76]
data[77] => scfifo_h0c1:auto_generated.data[77]
data[78] => scfifo_h0c1:auto_generated.data[78]
data[79] => scfifo_h0c1:auto_generated.data[79]
data[80] => scfifo_h0c1:auto_generated.data[80]
data[81] => scfifo_h0c1:auto_generated.data[81]
data[82] => scfifo_h0c1:auto_generated.data[82]
data[83] => scfifo_h0c1:auto_generated.data[83]
data[84] => scfifo_h0c1:auto_generated.data[84]
data[85] => scfifo_h0c1:auto_generated.data[85]
data[86] => scfifo_h0c1:auto_generated.data[86]
data[87] => scfifo_h0c1:auto_generated.data[87]
data[88] => scfifo_h0c1:auto_generated.data[88]
data[89] => scfifo_h0c1:auto_generated.data[89]
data[90] => scfifo_h0c1:auto_generated.data[90]
data[91] => scfifo_h0c1:auto_generated.data[91]
data[92] => scfifo_h0c1:auto_generated.data[92]
data[93] => scfifo_h0c1:auto_generated.data[93]
data[94] => scfifo_h0c1:auto_generated.data[94]
data[95] => scfifo_h0c1:auto_generated.data[95]
data[96] => scfifo_h0c1:auto_generated.data[96]
data[97] => scfifo_h0c1:auto_generated.data[97]
data[98] => scfifo_h0c1:auto_generated.data[98]
data[99] => scfifo_h0c1:auto_generated.data[99]
data[100] => scfifo_h0c1:auto_generated.data[100]
data[101] => scfifo_h0c1:auto_generated.data[101]
data[102] => scfifo_h0c1:auto_generated.data[102]
data[103] => scfifo_h0c1:auto_generated.data[103]
data[104] => scfifo_h0c1:auto_generated.data[104]
data[105] => scfifo_h0c1:auto_generated.data[105]
data[106] => scfifo_h0c1:auto_generated.data[106]
data[107] => scfifo_h0c1:auto_generated.data[107]
data[108] => scfifo_h0c1:auto_generated.data[108]
data[109] => scfifo_h0c1:auto_generated.data[109]
data[110] => scfifo_h0c1:auto_generated.data[110]
data[111] => scfifo_h0c1:auto_generated.data[111]
data[112] => scfifo_h0c1:auto_generated.data[112]
data[113] => scfifo_h0c1:auto_generated.data[113]
data[114] => scfifo_h0c1:auto_generated.data[114]
data[115] => scfifo_h0c1:auto_generated.data[115]
data[116] => scfifo_h0c1:auto_generated.data[116]
data[117] => scfifo_h0c1:auto_generated.data[117]
data[118] => scfifo_h0c1:auto_generated.data[118]
data[119] => scfifo_h0c1:auto_generated.data[119]
data[120] => scfifo_h0c1:auto_generated.data[120]
data[121] => scfifo_h0c1:auto_generated.data[121]
data[122] => scfifo_h0c1:auto_generated.data[122]
data[123] => scfifo_h0c1:auto_generated.data[123]
data[124] => scfifo_h0c1:auto_generated.data[124]
data[125] => scfifo_h0c1:auto_generated.data[125]
data[126] => scfifo_h0c1:auto_generated.data[126]
data[127] => scfifo_h0c1:auto_generated.data[127]
q[0] <= scfifo_h0c1:auto_generated.q[0]
q[1] <= scfifo_h0c1:auto_generated.q[1]
q[2] <= scfifo_h0c1:auto_generated.q[2]
q[3] <= scfifo_h0c1:auto_generated.q[3]
q[4] <= scfifo_h0c1:auto_generated.q[4]
q[5] <= scfifo_h0c1:auto_generated.q[5]
q[6] <= scfifo_h0c1:auto_generated.q[6]
q[7] <= scfifo_h0c1:auto_generated.q[7]
q[8] <= scfifo_h0c1:auto_generated.q[8]
q[9] <= scfifo_h0c1:auto_generated.q[9]
q[10] <= scfifo_h0c1:auto_generated.q[10]
q[11] <= scfifo_h0c1:auto_generated.q[11]
q[12] <= scfifo_h0c1:auto_generated.q[12]
q[13] <= scfifo_h0c1:auto_generated.q[13]
q[14] <= scfifo_h0c1:auto_generated.q[14]
q[15] <= scfifo_h0c1:auto_generated.q[15]
q[16] <= scfifo_h0c1:auto_generated.q[16]
q[17] <= scfifo_h0c1:auto_generated.q[17]
q[18] <= scfifo_h0c1:auto_generated.q[18]
q[19] <= scfifo_h0c1:auto_generated.q[19]
q[20] <= scfifo_h0c1:auto_generated.q[20]
q[21] <= scfifo_h0c1:auto_generated.q[21]
q[22] <= scfifo_h0c1:auto_generated.q[22]
q[23] <= scfifo_h0c1:auto_generated.q[23]
q[24] <= scfifo_h0c1:auto_generated.q[24]
q[25] <= scfifo_h0c1:auto_generated.q[25]
q[26] <= scfifo_h0c1:auto_generated.q[26]
q[27] <= scfifo_h0c1:auto_generated.q[27]
q[28] <= scfifo_h0c1:auto_generated.q[28]
q[29] <= scfifo_h0c1:auto_generated.q[29]
q[30] <= scfifo_h0c1:auto_generated.q[30]
q[31] <= scfifo_h0c1:auto_generated.q[31]
q[32] <= scfifo_h0c1:auto_generated.q[32]
q[33] <= scfifo_h0c1:auto_generated.q[33]
q[34] <= scfifo_h0c1:auto_generated.q[34]
q[35] <= scfifo_h0c1:auto_generated.q[35]
q[36] <= scfifo_h0c1:auto_generated.q[36]
q[37] <= scfifo_h0c1:auto_generated.q[37]
q[38] <= scfifo_h0c1:auto_generated.q[38]
q[39] <= scfifo_h0c1:auto_generated.q[39]
q[40] <= scfifo_h0c1:auto_generated.q[40]
q[41] <= scfifo_h0c1:auto_generated.q[41]
q[42] <= scfifo_h0c1:auto_generated.q[42]
q[43] <= scfifo_h0c1:auto_generated.q[43]
q[44] <= scfifo_h0c1:auto_generated.q[44]
q[45] <= scfifo_h0c1:auto_generated.q[45]
q[46] <= scfifo_h0c1:auto_generated.q[46]
q[47] <= scfifo_h0c1:auto_generated.q[47]
q[48] <= scfifo_h0c1:auto_generated.q[48]
q[49] <= scfifo_h0c1:auto_generated.q[49]
q[50] <= scfifo_h0c1:auto_generated.q[50]
q[51] <= scfifo_h0c1:auto_generated.q[51]
q[52] <= scfifo_h0c1:auto_generated.q[52]
q[53] <= scfifo_h0c1:auto_generated.q[53]
q[54] <= scfifo_h0c1:auto_generated.q[54]
q[55] <= scfifo_h0c1:auto_generated.q[55]
q[56] <= scfifo_h0c1:auto_generated.q[56]
q[57] <= scfifo_h0c1:auto_generated.q[57]
q[58] <= scfifo_h0c1:auto_generated.q[58]
q[59] <= scfifo_h0c1:auto_generated.q[59]
q[60] <= scfifo_h0c1:auto_generated.q[60]
q[61] <= scfifo_h0c1:auto_generated.q[61]
q[62] <= scfifo_h0c1:auto_generated.q[62]
q[63] <= scfifo_h0c1:auto_generated.q[63]
q[64] <= scfifo_h0c1:auto_generated.q[64]
q[65] <= scfifo_h0c1:auto_generated.q[65]
q[66] <= scfifo_h0c1:auto_generated.q[66]
q[67] <= scfifo_h0c1:auto_generated.q[67]
q[68] <= scfifo_h0c1:auto_generated.q[68]
q[69] <= scfifo_h0c1:auto_generated.q[69]
q[70] <= scfifo_h0c1:auto_generated.q[70]
q[71] <= scfifo_h0c1:auto_generated.q[71]
q[72] <= scfifo_h0c1:auto_generated.q[72]
q[73] <= scfifo_h0c1:auto_generated.q[73]
q[74] <= scfifo_h0c1:auto_generated.q[74]
q[75] <= scfifo_h0c1:auto_generated.q[75]
q[76] <= scfifo_h0c1:auto_generated.q[76]
q[77] <= scfifo_h0c1:auto_generated.q[77]
q[78] <= scfifo_h0c1:auto_generated.q[78]
q[79] <= scfifo_h0c1:auto_generated.q[79]
q[80] <= scfifo_h0c1:auto_generated.q[80]
q[81] <= scfifo_h0c1:auto_generated.q[81]
q[82] <= scfifo_h0c1:auto_generated.q[82]
q[83] <= scfifo_h0c1:auto_generated.q[83]
q[84] <= scfifo_h0c1:auto_generated.q[84]
q[85] <= scfifo_h0c1:auto_generated.q[85]
q[86] <= scfifo_h0c1:auto_generated.q[86]
q[87] <= scfifo_h0c1:auto_generated.q[87]
q[88] <= scfifo_h0c1:auto_generated.q[88]
q[89] <= scfifo_h0c1:auto_generated.q[89]
q[90] <= scfifo_h0c1:auto_generated.q[90]
q[91] <= scfifo_h0c1:auto_generated.q[91]
q[92] <= scfifo_h0c1:auto_generated.q[92]
q[93] <= scfifo_h0c1:auto_generated.q[93]
q[94] <= scfifo_h0c1:auto_generated.q[94]
q[95] <= scfifo_h0c1:auto_generated.q[95]
q[96] <= scfifo_h0c1:auto_generated.q[96]
q[97] <= scfifo_h0c1:auto_generated.q[97]
q[98] <= scfifo_h0c1:auto_generated.q[98]
q[99] <= scfifo_h0c1:auto_generated.q[99]
q[100] <= scfifo_h0c1:auto_generated.q[100]
q[101] <= scfifo_h0c1:auto_generated.q[101]
q[102] <= scfifo_h0c1:auto_generated.q[102]
q[103] <= scfifo_h0c1:auto_generated.q[103]
q[104] <= scfifo_h0c1:auto_generated.q[104]
q[105] <= scfifo_h0c1:auto_generated.q[105]
q[106] <= scfifo_h0c1:auto_generated.q[106]
q[107] <= scfifo_h0c1:auto_generated.q[107]
q[108] <= scfifo_h0c1:auto_generated.q[108]
q[109] <= scfifo_h0c1:auto_generated.q[109]
q[110] <= scfifo_h0c1:auto_generated.q[110]
q[111] <= scfifo_h0c1:auto_generated.q[111]
q[112] <= scfifo_h0c1:auto_generated.q[112]
q[113] <= scfifo_h0c1:auto_generated.q[113]
q[114] <= scfifo_h0c1:auto_generated.q[114]
q[115] <= scfifo_h0c1:auto_generated.q[115]
q[116] <= scfifo_h0c1:auto_generated.q[116]
q[117] <= scfifo_h0c1:auto_generated.q[117]
q[118] <= scfifo_h0c1:auto_generated.q[118]
q[119] <= scfifo_h0c1:auto_generated.q[119]
q[120] <= scfifo_h0c1:auto_generated.q[120]
q[121] <= scfifo_h0c1:auto_generated.q[121]
q[122] <= scfifo_h0c1:auto_generated.q[122]
q[123] <= scfifo_h0c1:auto_generated.q[123]
q[124] <= scfifo_h0c1:auto_generated.q[124]
q[125] <= scfifo_h0c1:auto_generated.q[125]
q[126] <= scfifo_h0c1:auto_generated.q[126]
q[127] <= scfifo_h0c1:auto_generated.q[127]
wrreq => scfifo_h0c1:auto_generated.wrreq
rdreq => scfifo_h0c1:auto_generated.rdreq
clock => scfifo_h0c1:auto_generated.clock
aclr => scfifo_h0c1:auto_generated.aclr
sclr => ~NO_FANOUT~
empty <= scfifo_h0c1:auto_generated.empty
full <= scfifo_h0c1:auto_generated.full
almost_full <= scfifo_h0c1:auto_generated.almost_full
almost_empty <= <GND>
usedw[0] <= scfifo_h0c1:auto_generated.usedw[0]
usedw[1] <= scfifo_h0c1:auto_generated.usedw[1]
usedw[2] <= scfifo_h0c1:auto_generated.usedw[2]
usedw[3] <= scfifo_h0c1:auto_generated.usedw[3]
usedw[4] <= scfifo_h0c1:auto_generated.usedw[4]
usedw[5] <= scfifo_h0c1:auto_generated.usedw[5]
usedw[6] <= scfifo_h0c1:auto_generated.usedw[6]
usedw[7] <= scfifo_h0c1:auto_generated.usedw[7]
usedw[8] <= scfifo_h0c1:auto_generated.usedw[8]
usedw[9] <= scfifo_h0c1:auto_generated.usedw[9]
usedw[10] <= scfifo_h0c1:auto_generated.usedw[10]


|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated
aclr => a_dpfifo_ku81:dpfifo.aclr
aclr => dffe_af.IN0
almost_full <= dffe_af.DB_MAX_OUTPUT_PORT_TYPE
clock => a_dpfifo_ku81:dpfifo.clock
clock => dffe_af.CLK
data[0] => a_dpfifo_ku81:dpfifo.data[0]
data[1] => a_dpfifo_ku81:dpfifo.data[1]
data[2] => a_dpfifo_ku81:dpfifo.data[2]
data[3] => a_dpfifo_ku81:dpfifo.data[3]
data[4] => a_dpfifo_ku81:dpfifo.data[4]
data[5] => a_dpfifo_ku81:dpfifo.data[5]
data[6] => a_dpfifo_ku81:dpfifo.data[6]
data[7] => a_dpfifo_ku81:dpfifo.data[7]
data[8] => a_dpfifo_ku81:dpfifo.data[8]
data[9] => a_dpfifo_ku81:dpfifo.data[9]
data[10] => a_dpfifo_ku81:dpfifo.data[10]
data[11] => a_dpfifo_ku81:dpfifo.data[11]
data[12] => a_dpfifo_ku81:dpfifo.data[12]
data[13] => a_dpfifo_ku81:dpfifo.data[13]
data[14] => a_dpfifo_ku81:dpfifo.data[14]
data[15] => a_dpfifo_ku81:dpfifo.data[15]
data[16] => a_dpfifo_ku81:dpfifo.data[16]
data[17] => a_dpfifo_ku81:dpfifo.data[17]
data[18] => a_dpfifo_ku81:dpfifo.data[18]
data[19] => a_dpfifo_ku81:dpfifo.data[19]
data[20] => a_dpfifo_ku81:dpfifo.data[20]
data[21] => a_dpfifo_ku81:dpfifo.data[21]
data[22] => a_dpfifo_ku81:dpfifo.data[22]
data[23] => a_dpfifo_ku81:dpfifo.data[23]
data[24] => a_dpfifo_ku81:dpfifo.data[24]
data[25] => a_dpfifo_ku81:dpfifo.data[25]
data[26] => a_dpfifo_ku81:dpfifo.data[26]
data[27] => a_dpfifo_ku81:dpfifo.data[27]
data[28] => a_dpfifo_ku81:dpfifo.data[28]
data[29] => a_dpfifo_ku81:dpfifo.data[29]
data[30] => a_dpfifo_ku81:dpfifo.data[30]
data[31] => a_dpfifo_ku81:dpfifo.data[31]
data[32] => a_dpfifo_ku81:dpfifo.data[32]
data[33] => a_dpfifo_ku81:dpfifo.data[33]
data[34] => a_dpfifo_ku81:dpfifo.data[34]
data[35] => a_dpfifo_ku81:dpfifo.data[35]
data[36] => a_dpfifo_ku81:dpfifo.data[36]
data[37] => a_dpfifo_ku81:dpfifo.data[37]
data[38] => a_dpfifo_ku81:dpfifo.data[38]
data[39] => a_dpfifo_ku81:dpfifo.data[39]
data[40] => a_dpfifo_ku81:dpfifo.data[40]
data[41] => a_dpfifo_ku81:dpfifo.data[41]
data[42] => a_dpfifo_ku81:dpfifo.data[42]
data[43] => a_dpfifo_ku81:dpfifo.data[43]
data[44] => a_dpfifo_ku81:dpfifo.data[44]
data[45] => a_dpfifo_ku81:dpfifo.data[45]
data[46] => a_dpfifo_ku81:dpfifo.data[46]
data[47] => a_dpfifo_ku81:dpfifo.data[47]
data[48] => a_dpfifo_ku81:dpfifo.data[48]
data[49] => a_dpfifo_ku81:dpfifo.data[49]
data[50] => a_dpfifo_ku81:dpfifo.data[50]
data[51] => a_dpfifo_ku81:dpfifo.data[51]
data[52] => a_dpfifo_ku81:dpfifo.data[52]
data[53] => a_dpfifo_ku81:dpfifo.data[53]
data[54] => a_dpfifo_ku81:dpfifo.data[54]
data[55] => a_dpfifo_ku81:dpfifo.data[55]
data[56] => a_dpfifo_ku81:dpfifo.data[56]
data[57] => a_dpfifo_ku81:dpfifo.data[57]
data[58] => a_dpfifo_ku81:dpfifo.data[58]
data[59] => a_dpfifo_ku81:dpfifo.data[59]
data[60] => a_dpfifo_ku81:dpfifo.data[60]
data[61] => a_dpfifo_ku81:dpfifo.data[61]
data[62] => a_dpfifo_ku81:dpfifo.data[62]
data[63] => a_dpfifo_ku81:dpfifo.data[63]
data[64] => a_dpfifo_ku81:dpfifo.data[64]
data[65] => a_dpfifo_ku81:dpfifo.data[65]
data[66] => a_dpfifo_ku81:dpfifo.data[66]
data[67] => a_dpfifo_ku81:dpfifo.data[67]
data[68] => a_dpfifo_ku81:dpfifo.data[68]
data[69] => a_dpfifo_ku81:dpfifo.data[69]
data[70] => a_dpfifo_ku81:dpfifo.data[70]
data[71] => a_dpfifo_ku81:dpfifo.data[71]
data[72] => a_dpfifo_ku81:dpfifo.data[72]
data[73] => a_dpfifo_ku81:dpfifo.data[73]
data[74] => a_dpfifo_ku81:dpfifo.data[74]
data[75] => a_dpfifo_ku81:dpfifo.data[75]
data[76] => a_dpfifo_ku81:dpfifo.data[76]
data[77] => a_dpfifo_ku81:dpfifo.data[77]
data[78] => a_dpfifo_ku81:dpfifo.data[78]
data[79] => a_dpfifo_ku81:dpfifo.data[79]
data[80] => a_dpfifo_ku81:dpfifo.data[80]
data[81] => a_dpfifo_ku81:dpfifo.data[81]
data[82] => a_dpfifo_ku81:dpfifo.data[82]
data[83] => a_dpfifo_ku81:dpfifo.data[83]
data[84] => a_dpfifo_ku81:dpfifo.data[84]
data[85] => a_dpfifo_ku81:dpfifo.data[85]
data[86] => a_dpfifo_ku81:dpfifo.data[86]
data[87] => a_dpfifo_ku81:dpfifo.data[87]
data[88] => a_dpfifo_ku81:dpfifo.data[88]
data[89] => a_dpfifo_ku81:dpfifo.data[89]
data[90] => a_dpfifo_ku81:dpfifo.data[90]
data[91] => a_dpfifo_ku81:dpfifo.data[91]
data[92] => a_dpfifo_ku81:dpfifo.data[92]
data[93] => a_dpfifo_ku81:dpfifo.data[93]
data[94] => a_dpfifo_ku81:dpfifo.data[94]
data[95] => a_dpfifo_ku81:dpfifo.data[95]
data[96] => a_dpfifo_ku81:dpfifo.data[96]
data[97] => a_dpfifo_ku81:dpfifo.data[97]
data[98] => a_dpfifo_ku81:dpfifo.data[98]
data[99] => a_dpfifo_ku81:dpfifo.data[99]
data[100] => a_dpfifo_ku81:dpfifo.data[100]
data[101] => a_dpfifo_ku81:dpfifo.data[101]
data[102] => a_dpfifo_ku81:dpfifo.data[102]
data[103] => a_dpfifo_ku81:dpfifo.data[103]
data[104] => a_dpfifo_ku81:dpfifo.data[104]
data[105] => a_dpfifo_ku81:dpfifo.data[105]
data[106] => a_dpfifo_ku81:dpfifo.data[106]
data[107] => a_dpfifo_ku81:dpfifo.data[107]
data[108] => a_dpfifo_ku81:dpfifo.data[108]
data[109] => a_dpfifo_ku81:dpfifo.data[109]
data[110] => a_dpfifo_ku81:dpfifo.data[110]
data[111] => a_dpfifo_ku81:dpfifo.data[111]
data[112] => a_dpfifo_ku81:dpfifo.data[112]
data[113] => a_dpfifo_ku81:dpfifo.data[113]
data[114] => a_dpfifo_ku81:dpfifo.data[114]
data[115] => a_dpfifo_ku81:dpfifo.data[115]
data[116] => a_dpfifo_ku81:dpfifo.data[116]
data[117] => a_dpfifo_ku81:dpfifo.data[117]
data[118] => a_dpfifo_ku81:dpfifo.data[118]
data[119] => a_dpfifo_ku81:dpfifo.data[119]
data[120] => a_dpfifo_ku81:dpfifo.data[120]
data[121] => a_dpfifo_ku81:dpfifo.data[121]
data[122] => a_dpfifo_ku81:dpfifo.data[122]
data[123] => a_dpfifo_ku81:dpfifo.data[123]
data[124] => a_dpfifo_ku81:dpfifo.data[124]
data[125] => a_dpfifo_ku81:dpfifo.data[125]
data[126] => a_dpfifo_ku81:dpfifo.data[126]
data[127] => a_dpfifo_ku81:dpfifo.data[127]
empty <= a_dpfifo_ku81:dpfifo.empty
full <= a_dpfifo_ku81:dpfifo.full
q[0] <= a_dpfifo_ku81:dpfifo.q[0]
q[1] <= a_dpfifo_ku81:dpfifo.q[1]
q[2] <= a_dpfifo_ku81:dpfifo.q[2]
q[3] <= a_dpfifo_ku81:dpfifo.q[3]
q[4] <= a_dpfifo_ku81:dpfifo.q[4]
q[5] <= a_dpfifo_ku81:dpfifo.q[5]
q[6] <= a_dpfifo_ku81:dpfifo.q[6]
q[7] <= a_dpfifo_ku81:dpfifo.q[7]
q[8] <= a_dpfifo_ku81:dpfifo.q[8]
q[9] <= a_dpfifo_ku81:dpfifo.q[9]
q[10] <= a_dpfifo_ku81:dpfifo.q[10]
q[11] <= a_dpfifo_ku81:dpfifo.q[11]
q[12] <= a_dpfifo_ku81:dpfifo.q[12]
q[13] <= a_dpfifo_ku81:dpfifo.q[13]
q[14] <= a_dpfifo_ku81:dpfifo.q[14]
q[15] <= a_dpfifo_ku81:dpfifo.q[15]
q[16] <= a_dpfifo_ku81:dpfifo.q[16]
q[17] <= a_dpfifo_ku81:dpfifo.q[17]
q[18] <= a_dpfifo_ku81:dpfifo.q[18]
q[19] <= a_dpfifo_ku81:dpfifo.q[19]
q[20] <= a_dpfifo_ku81:dpfifo.q[20]
q[21] <= a_dpfifo_ku81:dpfifo.q[21]
q[22] <= a_dpfifo_ku81:dpfifo.q[22]
q[23] <= a_dpfifo_ku81:dpfifo.q[23]
q[24] <= a_dpfifo_ku81:dpfifo.q[24]
q[25] <= a_dpfifo_ku81:dpfifo.q[25]
q[26] <= a_dpfifo_ku81:dpfifo.q[26]
q[27] <= a_dpfifo_ku81:dpfifo.q[27]
q[28] <= a_dpfifo_ku81:dpfifo.q[28]
q[29] <= a_dpfifo_ku81:dpfifo.q[29]
q[30] <= a_dpfifo_ku81:dpfifo.q[30]
q[31] <= a_dpfifo_ku81:dpfifo.q[31]
q[32] <= a_dpfifo_ku81:dpfifo.q[32]
q[33] <= a_dpfifo_ku81:dpfifo.q[33]
q[34] <= a_dpfifo_ku81:dpfifo.q[34]
q[35] <= a_dpfifo_ku81:dpfifo.q[35]
q[36] <= a_dpfifo_ku81:dpfifo.q[36]
q[37] <= a_dpfifo_ku81:dpfifo.q[37]
q[38] <= a_dpfifo_ku81:dpfifo.q[38]
q[39] <= a_dpfifo_ku81:dpfifo.q[39]
q[40] <= a_dpfifo_ku81:dpfifo.q[40]
q[41] <= a_dpfifo_ku81:dpfifo.q[41]
q[42] <= a_dpfifo_ku81:dpfifo.q[42]
q[43] <= a_dpfifo_ku81:dpfifo.q[43]
q[44] <= a_dpfifo_ku81:dpfifo.q[44]
q[45] <= a_dpfifo_ku81:dpfifo.q[45]
q[46] <= a_dpfifo_ku81:dpfifo.q[46]
q[47] <= a_dpfifo_ku81:dpfifo.q[47]
q[48] <= a_dpfifo_ku81:dpfifo.q[48]
q[49] <= a_dpfifo_ku81:dpfifo.q[49]
q[50] <= a_dpfifo_ku81:dpfifo.q[50]
q[51] <= a_dpfifo_ku81:dpfifo.q[51]
q[52] <= a_dpfifo_ku81:dpfifo.q[52]
q[53] <= a_dpfifo_ku81:dpfifo.q[53]
q[54] <= a_dpfifo_ku81:dpfifo.q[54]
q[55] <= a_dpfifo_ku81:dpfifo.q[55]
q[56] <= a_dpfifo_ku81:dpfifo.q[56]
q[57] <= a_dpfifo_ku81:dpfifo.q[57]
q[58] <= a_dpfifo_ku81:dpfifo.q[58]
q[59] <= a_dpfifo_ku81:dpfifo.q[59]
q[60] <= a_dpfifo_ku81:dpfifo.q[60]
q[61] <= a_dpfifo_ku81:dpfifo.q[61]
q[62] <= a_dpfifo_ku81:dpfifo.q[62]
q[63] <= a_dpfifo_ku81:dpfifo.q[63]
q[64] <= a_dpfifo_ku81:dpfifo.q[64]
q[65] <= a_dpfifo_ku81:dpfifo.q[65]
q[66] <= a_dpfifo_ku81:dpfifo.q[66]
q[67] <= a_dpfifo_ku81:dpfifo.q[67]
q[68] <= a_dpfifo_ku81:dpfifo.q[68]
q[69] <= a_dpfifo_ku81:dpfifo.q[69]
q[70] <= a_dpfifo_ku81:dpfifo.q[70]
q[71] <= a_dpfifo_ku81:dpfifo.q[71]
q[72] <= a_dpfifo_ku81:dpfifo.q[72]
q[73] <= a_dpfifo_ku81:dpfifo.q[73]
q[74] <= a_dpfifo_ku81:dpfifo.q[74]
q[75] <= a_dpfifo_ku81:dpfifo.q[75]
q[76] <= a_dpfifo_ku81:dpfifo.q[76]
q[77] <= a_dpfifo_ku81:dpfifo.q[77]
q[78] <= a_dpfifo_ku81:dpfifo.q[78]
q[79] <= a_dpfifo_ku81:dpfifo.q[79]
q[80] <= a_dpfifo_ku81:dpfifo.q[80]
q[81] <= a_dpfifo_ku81:dpfifo.q[81]
q[82] <= a_dpfifo_ku81:dpfifo.q[82]
q[83] <= a_dpfifo_ku81:dpfifo.q[83]
q[84] <= a_dpfifo_ku81:dpfifo.q[84]
q[85] <= a_dpfifo_ku81:dpfifo.q[85]
q[86] <= a_dpfifo_ku81:dpfifo.q[86]
q[87] <= a_dpfifo_ku81:dpfifo.q[87]
q[88] <= a_dpfifo_ku81:dpfifo.q[88]
q[89] <= a_dpfifo_ku81:dpfifo.q[89]
q[90] <= a_dpfifo_ku81:dpfifo.q[90]
q[91] <= a_dpfifo_ku81:dpfifo.q[91]
q[92] <= a_dpfifo_ku81:dpfifo.q[92]
q[93] <= a_dpfifo_ku81:dpfifo.q[93]
q[94] <= a_dpfifo_ku81:dpfifo.q[94]
q[95] <= a_dpfifo_ku81:dpfifo.q[95]
q[96] <= a_dpfifo_ku81:dpfifo.q[96]
q[97] <= a_dpfifo_ku81:dpfifo.q[97]
q[98] <= a_dpfifo_ku81:dpfifo.q[98]
q[99] <= a_dpfifo_ku81:dpfifo.q[99]
q[100] <= a_dpfifo_ku81:dpfifo.q[100]
q[101] <= a_dpfifo_ku81:dpfifo.q[101]
q[102] <= a_dpfifo_ku81:dpfifo.q[102]
q[103] <= a_dpfifo_ku81:dpfifo.q[103]
q[104] <= a_dpfifo_ku81:dpfifo.q[104]
q[105] <= a_dpfifo_ku81:dpfifo.q[105]
q[106] <= a_dpfifo_ku81:dpfifo.q[106]
q[107] <= a_dpfifo_ku81:dpfifo.q[107]
q[108] <= a_dpfifo_ku81:dpfifo.q[108]
q[109] <= a_dpfifo_ku81:dpfifo.q[109]
q[110] <= a_dpfifo_ku81:dpfifo.q[110]
q[111] <= a_dpfifo_ku81:dpfifo.q[111]
q[112] <= a_dpfifo_ku81:dpfifo.q[112]
q[113] <= a_dpfifo_ku81:dpfifo.q[113]
q[114] <= a_dpfifo_ku81:dpfifo.q[114]
q[115] <= a_dpfifo_ku81:dpfifo.q[115]
q[116] <= a_dpfifo_ku81:dpfifo.q[116]
q[117] <= a_dpfifo_ku81:dpfifo.q[117]
q[118] <= a_dpfifo_ku81:dpfifo.q[118]
q[119] <= a_dpfifo_ku81:dpfifo.q[119]
q[120] <= a_dpfifo_ku81:dpfifo.q[120]
q[121] <= a_dpfifo_ku81:dpfifo.q[121]
q[122] <= a_dpfifo_ku81:dpfifo.q[122]
q[123] <= a_dpfifo_ku81:dpfifo.q[123]
q[124] <= a_dpfifo_ku81:dpfifo.q[124]
q[125] <= a_dpfifo_ku81:dpfifo.q[125]
q[126] <= a_dpfifo_ku81:dpfifo.q[126]
q[127] <= a_dpfifo_ku81:dpfifo.q[127]
rdreq => a_dpfifo_ku81:dpfifo.rreq
rdreq => _.IN1
rdreq => _.IN0
usedw[0] <= a_dpfifo_ku81:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_ku81:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_ku81:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_ku81:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_ku81:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_ku81:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_ku81:dpfifo.usedw[6]
usedw[7] <= a_dpfifo_ku81:dpfifo.usedw[7]
usedw[8] <= a_dpfifo_ku81:dpfifo.usedw[8]
usedw[9] <= a_dpfifo_ku81:dpfifo.usedw[9]
usedw[10] <= a_dpfifo_ku81:dpfifo.usedw[10]
wrreq => a_dpfifo_ku81:dpfifo.wreq
wrreq => _.IN0
wrreq => _.IN1


|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[10].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => usedw_is_2_dff.IN0
aclr => wrreq_delaya[1].IN0
aclr => cntr_3ob:rd_ptr_msb.aclr
aclr => cntr_go7:usedw_counter.aclr
aclr => cntr_4ob:wr_ptr.aclr
clock => altsyncram_t1g1:FIFOram.clock0
clock => altsyncram_t1g1:FIFOram.clock1
clock => cntr_3ob:rd_ptr_msb.clock
clock => cntr_go7:usedw_counter.clock
clock => cntr_4ob:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[10].CLK
clock => low_addressa[9].CLK
clock => low_addressa[8].CLK
clock => low_addressa[7].CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_t1g1:FIFOram.data_a[0]
data[1] => altsyncram_t1g1:FIFOram.data_a[1]
data[2] => altsyncram_t1g1:FIFOram.data_a[2]
data[3] => altsyncram_t1g1:FIFOram.data_a[3]
data[4] => altsyncram_t1g1:FIFOram.data_a[4]
data[5] => altsyncram_t1g1:FIFOram.data_a[5]
data[6] => altsyncram_t1g1:FIFOram.data_a[6]
data[7] => altsyncram_t1g1:FIFOram.data_a[7]
data[8] => altsyncram_t1g1:FIFOram.data_a[8]
data[9] => altsyncram_t1g1:FIFOram.data_a[9]
data[10] => altsyncram_t1g1:FIFOram.data_a[10]
data[11] => altsyncram_t1g1:FIFOram.data_a[11]
data[12] => altsyncram_t1g1:FIFOram.data_a[12]
data[13] => altsyncram_t1g1:FIFOram.data_a[13]
data[14] => altsyncram_t1g1:FIFOram.data_a[14]
data[15] => altsyncram_t1g1:FIFOram.data_a[15]
data[16] => altsyncram_t1g1:FIFOram.data_a[16]
data[17] => altsyncram_t1g1:FIFOram.data_a[17]
data[18] => altsyncram_t1g1:FIFOram.data_a[18]
data[19] => altsyncram_t1g1:FIFOram.data_a[19]
data[20] => altsyncram_t1g1:FIFOram.data_a[20]
data[21] => altsyncram_t1g1:FIFOram.data_a[21]
data[22] => altsyncram_t1g1:FIFOram.data_a[22]
data[23] => altsyncram_t1g1:FIFOram.data_a[23]
data[24] => altsyncram_t1g1:FIFOram.data_a[24]
data[25] => altsyncram_t1g1:FIFOram.data_a[25]
data[26] => altsyncram_t1g1:FIFOram.data_a[26]
data[27] => altsyncram_t1g1:FIFOram.data_a[27]
data[28] => altsyncram_t1g1:FIFOram.data_a[28]
data[29] => altsyncram_t1g1:FIFOram.data_a[29]
data[30] => altsyncram_t1g1:FIFOram.data_a[30]
data[31] => altsyncram_t1g1:FIFOram.data_a[31]
data[32] => altsyncram_t1g1:FIFOram.data_a[32]
data[33] => altsyncram_t1g1:FIFOram.data_a[33]
data[34] => altsyncram_t1g1:FIFOram.data_a[34]
data[35] => altsyncram_t1g1:FIFOram.data_a[35]
data[36] => altsyncram_t1g1:FIFOram.data_a[36]
data[37] => altsyncram_t1g1:FIFOram.data_a[37]
data[38] => altsyncram_t1g1:FIFOram.data_a[38]
data[39] => altsyncram_t1g1:FIFOram.data_a[39]
data[40] => altsyncram_t1g1:FIFOram.data_a[40]
data[41] => altsyncram_t1g1:FIFOram.data_a[41]
data[42] => altsyncram_t1g1:FIFOram.data_a[42]
data[43] => altsyncram_t1g1:FIFOram.data_a[43]
data[44] => altsyncram_t1g1:FIFOram.data_a[44]
data[45] => altsyncram_t1g1:FIFOram.data_a[45]
data[46] => altsyncram_t1g1:FIFOram.data_a[46]
data[47] => altsyncram_t1g1:FIFOram.data_a[47]
data[48] => altsyncram_t1g1:FIFOram.data_a[48]
data[49] => altsyncram_t1g1:FIFOram.data_a[49]
data[50] => altsyncram_t1g1:FIFOram.data_a[50]
data[51] => altsyncram_t1g1:FIFOram.data_a[51]
data[52] => altsyncram_t1g1:FIFOram.data_a[52]
data[53] => altsyncram_t1g1:FIFOram.data_a[53]
data[54] => altsyncram_t1g1:FIFOram.data_a[54]
data[55] => altsyncram_t1g1:FIFOram.data_a[55]
data[56] => altsyncram_t1g1:FIFOram.data_a[56]
data[57] => altsyncram_t1g1:FIFOram.data_a[57]
data[58] => altsyncram_t1g1:FIFOram.data_a[58]
data[59] => altsyncram_t1g1:FIFOram.data_a[59]
data[60] => altsyncram_t1g1:FIFOram.data_a[60]
data[61] => altsyncram_t1g1:FIFOram.data_a[61]
data[62] => altsyncram_t1g1:FIFOram.data_a[62]
data[63] => altsyncram_t1g1:FIFOram.data_a[63]
data[64] => altsyncram_t1g1:FIFOram.data_a[64]
data[65] => altsyncram_t1g1:FIFOram.data_a[65]
data[66] => altsyncram_t1g1:FIFOram.data_a[66]
data[67] => altsyncram_t1g1:FIFOram.data_a[67]
data[68] => altsyncram_t1g1:FIFOram.data_a[68]
data[69] => altsyncram_t1g1:FIFOram.data_a[69]
data[70] => altsyncram_t1g1:FIFOram.data_a[70]
data[71] => altsyncram_t1g1:FIFOram.data_a[71]
data[72] => altsyncram_t1g1:FIFOram.data_a[72]
data[73] => altsyncram_t1g1:FIFOram.data_a[73]
data[74] => altsyncram_t1g1:FIFOram.data_a[74]
data[75] => altsyncram_t1g1:FIFOram.data_a[75]
data[76] => altsyncram_t1g1:FIFOram.data_a[76]
data[77] => altsyncram_t1g1:FIFOram.data_a[77]
data[78] => altsyncram_t1g1:FIFOram.data_a[78]
data[79] => altsyncram_t1g1:FIFOram.data_a[79]
data[80] => altsyncram_t1g1:FIFOram.data_a[80]
data[81] => altsyncram_t1g1:FIFOram.data_a[81]
data[82] => altsyncram_t1g1:FIFOram.data_a[82]
data[83] => altsyncram_t1g1:FIFOram.data_a[83]
data[84] => altsyncram_t1g1:FIFOram.data_a[84]
data[85] => altsyncram_t1g1:FIFOram.data_a[85]
data[86] => altsyncram_t1g1:FIFOram.data_a[86]
data[87] => altsyncram_t1g1:FIFOram.data_a[87]
data[88] => altsyncram_t1g1:FIFOram.data_a[88]
data[89] => altsyncram_t1g1:FIFOram.data_a[89]
data[90] => altsyncram_t1g1:FIFOram.data_a[90]
data[91] => altsyncram_t1g1:FIFOram.data_a[91]
data[92] => altsyncram_t1g1:FIFOram.data_a[92]
data[93] => altsyncram_t1g1:FIFOram.data_a[93]
data[94] => altsyncram_t1g1:FIFOram.data_a[94]
data[95] => altsyncram_t1g1:FIFOram.data_a[95]
data[96] => altsyncram_t1g1:FIFOram.data_a[96]
data[97] => altsyncram_t1g1:FIFOram.data_a[97]
data[98] => altsyncram_t1g1:FIFOram.data_a[98]
data[99] => altsyncram_t1g1:FIFOram.data_a[99]
data[100] => altsyncram_t1g1:FIFOram.data_a[100]
data[101] => altsyncram_t1g1:FIFOram.data_a[101]
data[102] => altsyncram_t1g1:FIFOram.data_a[102]
data[103] => altsyncram_t1g1:FIFOram.data_a[103]
data[104] => altsyncram_t1g1:FIFOram.data_a[104]
data[105] => altsyncram_t1g1:FIFOram.data_a[105]
data[106] => altsyncram_t1g1:FIFOram.data_a[106]
data[107] => altsyncram_t1g1:FIFOram.data_a[107]
data[108] => altsyncram_t1g1:FIFOram.data_a[108]
data[109] => altsyncram_t1g1:FIFOram.data_a[109]
data[110] => altsyncram_t1g1:FIFOram.data_a[110]
data[111] => altsyncram_t1g1:FIFOram.data_a[111]
data[112] => altsyncram_t1g1:FIFOram.data_a[112]
data[113] => altsyncram_t1g1:FIFOram.data_a[113]
data[114] => altsyncram_t1g1:FIFOram.data_a[114]
data[115] => altsyncram_t1g1:FIFOram.data_a[115]
data[116] => altsyncram_t1g1:FIFOram.data_a[116]
data[117] => altsyncram_t1g1:FIFOram.data_a[117]
data[118] => altsyncram_t1g1:FIFOram.data_a[118]
data[119] => altsyncram_t1g1:FIFOram.data_a[119]
data[120] => altsyncram_t1g1:FIFOram.data_a[120]
data[121] => altsyncram_t1g1:FIFOram.data_a[121]
data[122] => altsyncram_t1g1:FIFOram.data_a[122]
data[123] => altsyncram_t1g1:FIFOram.data_a[123]
data[124] => altsyncram_t1g1:FIFOram.data_a[124]
data[125] => altsyncram_t1g1:FIFOram.data_a[125]
data[126] => altsyncram_t1g1:FIFOram.data_a[126]
data[127] => altsyncram_t1g1:FIFOram.data_a[127]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_t1g1:FIFOram.q_b[0]
q[1] <= altsyncram_t1g1:FIFOram.q_b[1]
q[2] <= altsyncram_t1g1:FIFOram.q_b[2]
q[3] <= altsyncram_t1g1:FIFOram.q_b[3]
q[4] <= altsyncram_t1g1:FIFOram.q_b[4]
q[5] <= altsyncram_t1g1:FIFOram.q_b[5]
q[6] <= altsyncram_t1g1:FIFOram.q_b[6]
q[7] <= altsyncram_t1g1:FIFOram.q_b[7]
q[8] <= altsyncram_t1g1:FIFOram.q_b[8]
q[9] <= altsyncram_t1g1:FIFOram.q_b[9]
q[10] <= altsyncram_t1g1:FIFOram.q_b[10]
q[11] <= altsyncram_t1g1:FIFOram.q_b[11]
q[12] <= altsyncram_t1g1:FIFOram.q_b[12]
q[13] <= altsyncram_t1g1:FIFOram.q_b[13]
q[14] <= altsyncram_t1g1:FIFOram.q_b[14]
q[15] <= altsyncram_t1g1:FIFOram.q_b[15]
q[16] <= altsyncram_t1g1:FIFOram.q_b[16]
q[17] <= altsyncram_t1g1:FIFOram.q_b[17]
q[18] <= altsyncram_t1g1:FIFOram.q_b[18]
q[19] <= altsyncram_t1g1:FIFOram.q_b[19]
q[20] <= altsyncram_t1g1:FIFOram.q_b[20]
q[21] <= altsyncram_t1g1:FIFOram.q_b[21]
q[22] <= altsyncram_t1g1:FIFOram.q_b[22]
q[23] <= altsyncram_t1g1:FIFOram.q_b[23]
q[24] <= altsyncram_t1g1:FIFOram.q_b[24]
q[25] <= altsyncram_t1g1:FIFOram.q_b[25]
q[26] <= altsyncram_t1g1:FIFOram.q_b[26]
q[27] <= altsyncram_t1g1:FIFOram.q_b[27]
q[28] <= altsyncram_t1g1:FIFOram.q_b[28]
q[29] <= altsyncram_t1g1:FIFOram.q_b[29]
q[30] <= altsyncram_t1g1:FIFOram.q_b[30]
q[31] <= altsyncram_t1g1:FIFOram.q_b[31]
q[32] <= altsyncram_t1g1:FIFOram.q_b[32]
q[33] <= altsyncram_t1g1:FIFOram.q_b[33]
q[34] <= altsyncram_t1g1:FIFOram.q_b[34]
q[35] <= altsyncram_t1g1:FIFOram.q_b[35]
q[36] <= altsyncram_t1g1:FIFOram.q_b[36]
q[37] <= altsyncram_t1g1:FIFOram.q_b[37]
q[38] <= altsyncram_t1g1:FIFOram.q_b[38]
q[39] <= altsyncram_t1g1:FIFOram.q_b[39]
q[40] <= altsyncram_t1g1:FIFOram.q_b[40]
q[41] <= altsyncram_t1g1:FIFOram.q_b[41]
q[42] <= altsyncram_t1g1:FIFOram.q_b[42]
q[43] <= altsyncram_t1g1:FIFOram.q_b[43]
q[44] <= altsyncram_t1g1:FIFOram.q_b[44]
q[45] <= altsyncram_t1g1:FIFOram.q_b[45]
q[46] <= altsyncram_t1g1:FIFOram.q_b[46]
q[47] <= altsyncram_t1g1:FIFOram.q_b[47]
q[48] <= altsyncram_t1g1:FIFOram.q_b[48]
q[49] <= altsyncram_t1g1:FIFOram.q_b[49]
q[50] <= altsyncram_t1g1:FIFOram.q_b[50]
q[51] <= altsyncram_t1g1:FIFOram.q_b[51]
q[52] <= altsyncram_t1g1:FIFOram.q_b[52]
q[53] <= altsyncram_t1g1:FIFOram.q_b[53]
q[54] <= altsyncram_t1g1:FIFOram.q_b[54]
q[55] <= altsyncram_t1g1:FIFOram.q_b[55]
q[56] <= altsyncram_t1g1:FIFOram.q_b[56]
q[57] <= altsyncram_t1g1:FIFOram.q_b[57]
q[58] <= altsyncram_t1g1:FIFOram.q_b[58]
q[59] <= altsyncram_t1g1:FIFOram.q_b[59]
q[60] <= altsyncram_t1g1:FIFOram.q_b[60]
q[61] <= altsyncram_t1g1:FIFOram.q_b[61]
q[62] <= altsyncram_t1g1:FIFOram.q_b[62]
q[63] <= altsyncram_t1g1:FIFOram.q_b[63]
q[64] <= altsyncram_t1g1:FIFOram.q_b[64]
q[65] <= altsyncram_t1g1:FIFOram.q_b[65]
q[66] <= altsyncram_t1g1:FIFOram.q_b[66]
q[67] <= altsyncram_t1g1:FIFOram.q_b[67]
q[68] <= altsyncram_t1g1:FIFOram.q_b[68]
q[69] <= altsyncram_t1g1:FIFOram.q_b[69]
q[70] <= altsyncram_t1g1:FIFOram.q_b[70]
q[71] <= altsyncram_t1g1:FIFOram.q_b[71]
q[72] <= altsyncram_t1g1:FIFOram.q_b[72]
q[73] <= altsyncram_t1g1:FIFOram.q_b[73]
q[74] <= altsyncram_t1g1:FIFOram.q_b[74]
q[75] <= altsyncram_t1g1:FIFOram.q_b[75]
q[76] <= altsyncram_t1g1:FIFOram.q_b[76]
q[77] <= altsyncram_t1g1:FIFOram.q_b[77]
q[78] <= altsyncram_t1g1:FIFOram.q_b[78]
q[79] <= altsyncram_t1g1:FIFOram.q_b[79]
q[80] <= altsyncram_t1g1:FIFOram.q_b[80]
q[81] <= altsyncram_t1g1:FIFOram.q_b[81]
q[82] <= altsyncram_t1g1:FIFOram.q_b[82]
q[83] <= altsyncram_t1g1:FIFOram.q_b[83]
q[84] <= altsyncram_t1g1:FIFOram.q_b[84]
q[85] <= altsyncram_t1g1:FIFOram.q_b[85]
q[86] <= altsyncram_t1g1:FIFOram.q_b[86]
q[87] <= altsyncram_t1g1:FIFOram.q_b[87]
q[88] <= altsyncram_t1g1:FIFOram.q_b[88]
q[89] <= altsyncram_t1g1:FIFOram.q_b[89]
q[90] <= altsyncram_t1g1:FIFOram.q_b[90]
q[91] <= altsyncram_t1g1:FIFOram.q_b[91]
q[92] <= altsyncram_t1g1:FIFOram.q_b[92]
q[93] <= altsyncram_t1g1:FIFOram.q_b[93]
q[94] <= altsyncram_t1g1:FIFOram.q_b[94]
q[95] <= altsyncram_t1g1:FIFOram.q_b[95]
q[96] <= altsyncram_t1g1:FIFOram.q_b[96]
q[97] <= altsyncram_t1g1:FIFOram.q_b[97]
q[98] <= altsyncram_t1g1:FIFOram.q_b[98]
q[99] <= altsyncram_t1g1:FIFOram.q_b[99]
q[100] <= altsyncram_t1g1:FIFOram.q_b[100]
q[101] <= altsyncram_t1g1:FIFOram.q_b[101]
q[102] <= altsyncram_t1g1:FIFOram.q_b[102]
q[103] <= altsyncram_t1g1:FIFOram.q_b[103]
q[104] <= altsyncram_t1g1:FIFOram.q_b[104]
q[105] <= altsyncram_t1g1:FIFOram.q_b[105]
q[106] <= altsyncram_t1g1:FIFOram.q_b[106]
q[107] <= altsyncram_t1g1:FIFOram.q_b[107]
q[108] <= altsyncram_t1g1:FIFOram.q_b[108]
q[109] <= altsyncram_t1g1:FIFOram.q_b[109]
q[110] <= altsyncram_t1g1:FIFOram.q_b[110]
q[111] <= altsyncram_t1g1:FIFOram.q_b[111]
q[112] <= altsyncram_t1g1:FIFOram.q_b[112]
q[113] <= altsyncram_t1g1:FIFOram.q_b[113]
q[114] <= altsyncram_t1g1:FIFOram.q_b[114]
q[115] <= altsyncram_t1g1:FIFOram.q_b[115]
q[116] <= altsyncram_t1g1:FIFOram.q_b[116]
q[117] <= altsyncram_t1g1:FIFOram.q_b[117]
q[118] <= altsyncram_t1g1:FIFOram.q_b[118]
q[119] <= altsyncram_t1g1:FIFOram.q_b[119]
q[120] <= altsyncram_t1g1:FIFOram.q_b[120]
q[121] <= altsyncram_t1g1:FIFOram.q_b[121]
q[122] <= altsyncram_t1g1:FIFOram.q_b[122]
q[123] <= altsyncram_t1g1:FIFOram.q_b[123]
q[124] <= altsyncram_t1g1:FIFOram.q_b[124]
q[125] <= altsyncram_t1g1:FIFOram.q_b[125]
q[126] <= altsyncram_t1g1:FIFOram.q_b[126]
q[127] <= altsyncram_t1g1:FIFOram.q_b[127]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => pulse_ram_output.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_3ob:rd_ptr_msb.sclr
sclr => cntr_go7:usedw_counter.sclr
sclr => cntr_4ob:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_go7:usedw_counter.q[0]
usedw[1] <= cntr_go7:usedw_counter.q[1]
usedw[2] <= cntr_go7:usedw_counter.q[2]
usedw[3] <= cntr_go7:usedw_counter.q[3]
usedw[4] <= cntr_go7:usedw_counter.q[4]
usedw[5] <= cntr_go7:usedw_counter.q[5]
usedw[6] <= cntr_go7:usedw_counter.q[6]
usedw[7] <= cntr_go7:usedw_counter.q[7]
usedw[8] <= cntr_go7:usedw_counter.q[8]
usedw[9] <= cntr_go7:usedw_counter.q[9]
usedw[10] <= cntr_go7:usedw_counter.q[10]
wreq => altsyncram_t1g1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_go7:usedw_counter.updown
wreq => cntr_4ob:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1


|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[0] => ram_block1a64.PORTAADDR
address_a[0] => ram_block1a65.PORTAADDR
address_a[0] => ram_block1a66.PORTAADDR
address_a[0] => ram_block1a67.PORTAADDR
address_a[0] => ram_block1a68.PORTAADDR
address_a[0] => ram_block1a69.PORTAADDR
address_a[0] => ram_block1a70.PORTAADDR
address_a[0] => ram_block1a71.PORTAADDR
address_a[0] => ram_block1a72.PORTAADDR
address_a[0] => ram_block1a73.PORTAADDR
address_a[0] => ram_block1a74.PORTAADDR
address_a[0] => ram_block1a75.PORTAADDR
address_a[0] => ram_block1a76.PORTAADDR
address_a[0] => ram_block1a77.PORTAADDR
address_a[0] => ram_block1a78.PORTAADDR
address_a[0] => ram_block1a79.PORTAADDR
address_a[0] => ram_block1a80.PORTAADDR
address_a[0] => ram_block1a81.PORTAADDR
address_a[0] => ram_block1a82.PORTAADDR
address_a[0] => ram_block1a83.PORTAADDR
address_a[0] => ram_block1a84.PORTAADDR
address_a[0] => ram_block1a85.PORTAADDR
address_a[0] => ram_block1a86.PORTAADDR
address_a[0] => ram_block1a87.PORTAADDR
address_a[0] => ram_block1a88.PORTAADDR
address_a[0] => ram_block1a89.PORTAADDR
address_a[0] => ram_block1a90.PORTAADDR
address_a[0] => ram_block1a91.PORTAADDR
address_a[0] => ram_block1a92.PORTAADDR
address_a[0] => ram_block1a93.PORTAADDR
address_a[0] => ram_block1a94.PORTAADDR
address_a[0] => ram_block1a95.PORTAADDR
address_a[0] => ram_block1a96.PORTAADDR
address_a[0] => ram_block1a97.PORTAADDR
address_a[0] => ram_block1a98.PORTAADDR
address_a[0] => ram_block1a99.PORTAADDR
address_a[0] => ram_block1a100.PORTAADDR
address_a[0] => ram_block1a101.PORTAADDR
address_a[0] => ram_block1a102.PORTAADDR
address_a[0] => ram_block1a103.PORTAADDR
address_a[0] => ram_block1a104.PORTAADDR
address_a[0] => ram_block1a105.PORTAADDR
address_a[0] => ram_block1a106.PORTAADDR
address_a[0] => ram_block1a107.PORTAADDR
address_a[0] => ram_block1a108.PORTAADDR
address_a[0] => ram_block1a109.PORTAADDR
address_a[0] => ram_block1a110.PORTAADDR
address_a[0] => ram_block1a111.PORTAADDR
address_a[0] => ram_block1a112.PORTAADDR
address_a[0] => ram_block1a113.PORTAADDR
address_a[0] => ram_block1a114.PORTAADDR
address_a[0] => ram_block1a115.PORTAADDR
address_a[0] => ram_block1a116.PORTAADDR
address_a[0] => ram_block1a117.PORTAADDR
address_a[0] => ram_block1a118.PORTAADDR
address_a[0] => ram_block1a119.PORTAADDR
address_a[0] => ram_block1a120.PORTAADDR
address_a[0] => ram_block1a121.PORTAADDR
address_a[0] => ram_block1a122.PORTAADDR
address_a[0] => ram_block1a123.PORTAADDR
address_a[0] => ram_block1a124.PORTAADDR
address_a[0] => ram_block1a125.PORTAADDR
address_a[0] => ram_block1a126.PORTAADDR
address_a[0] => ram_block1a127.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[1] => ram_block1a64.PORTAADDR1
address_a[1] => ram_block1a65.PORTAADDR1
address_a[1] => ram_block1a66.PORTAADDR1
address_a[1] => ram_block1a67.PORTAADDR1
address_a[1] => ram_block1a68.PORTAADDR1
address_a[1] => ram_block1a69.PORTAADDR1
address_a[1] => ram_block1a70.PORTAADDR1
address_a[1] => ram_block1a71.PORTAADDR1
address_a[1] => ram_block1a72.PORTAADDR1
address_a[1] => ram_block1a73.PORTAADDR1
address_a[1] => ram_block1a74.PORTAADDR1
address_a[1] => ram_block1a75.PORTAADDR1
address_a[1] => ram_block1a76.PORTAADDR1
address_a[1] => ram_block1a77.PORTAADDR1
address_a[1] => ram_block1a78.PORTAADDR1
address_a[1] => ram_block1a79.PORTAADDR1
address_a[1] => ram_block1a80.PORTAADDR1
address_a[1] => ram_block1a81.PORTAADDR1
address_a[1] => ram_block1a82.PORTAADDR1
address_a[1] => ram_block1a83.PORTAADDR1
address_a[1] => ram_block1a84.PORTAADDR1
address_a[1] => ram_block1a85.PORTAADDR1
address_a[1] => ram_block1a86.PORTAADDR1
address_a[1] => ram_block1a87.PORTAADDR1
address_a[1] => ram_block1a88.PORTAADDR1
address_a[1] => ram_block1a89.PORTAADDR1
address_a[1] => ram_block1a90.PORTAADDR1
address_a[1] => ram_block1a91.PORTAADDR1
address_a[1] => ram_block1a92.PORTAADDR1
address_a[1] => ram_block1a93.PORTAADDR1
address_a[1] => ram_block1a94.PORTAADDR1
address_a[1] => ram_block1a95.PORTAADDR1
address_a[1] => ram_block1a96.PORTAADDR1
address_a[1] => ram_block1a97.PORTAADDR1
address_a[1] => ram_block1a98.PORTAADDR1
address_a[1] => ram_block1a99.PORTAADDR1
address_a[1] => ram_block1a100.PORTAADDR1
address_a[1] => ram_block1a101.PORTAADDR1
address_a[1] => ram_block1a102.PORTAADDR1
address_a[1] => ram_block1a103.PORTAADDR1
address_a[1] => ram_block1a104.PORTAADDR1
address_a[1] => ram_block1a105.PORTAADDR1
address_a[1] => ram_block1a106.PORTAADDR1
address_a[1] => ram_block1a107.PORTAADDR1
address_a[1] => ram_block1a108.PORTAADDR1
address_a[1] => ram_block1a109.PORTAADDR1
address_a[1] => ram_block1a110.PORTAADDR1
address_a[1] => ram_block1a111.PORTAADDR1
address_a[1] => ram_block1a112.PORTAADDR1
address_a[1] => ram_block1a113.PORTAADDR1
address_a[1] => ram_block1a114.PORTAADDR1
address_a[1] => ram_block1a115.PORTAADDR1
address_a[1] => ram_block1a116.PORTAADDR1
address_a[1] => ram_block1a117.PORTAADDR1
address_a[1] => ram_block1a118.PORTAADDR1
address_a[1] => ram_block1a119.PORTAADDR1
address_a[1] => ram_block1a120.PORTAADDR1
address_a[1] => ram_block1a121.PORTAADDR1
address_a[1] => ram_block1a122.PORTAADDR1
address_a[1] => ram_block1a123.PORTAADDR1
address_a[1] => ram_block1a124.PORTAADDR1
address_a[1] => ram_block1a125.PORTAADDR1
address_a[1] => ram_block1a126.PORTAADDR1
address_a[1] => ram_block1a127.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[2] => ram_block1a64.PORTAADDR2
address_a[2] => ram_block1a65.PORTAADDR2
address_a[2] => ram_block1a66.PORTAADDR2
address_a[2] => ram_block1a67.PORTAADDR2
address_a[2] => ram_block1a68.PORTAADDR2
address_a[2] => ram_block1a69.PORTAADDR2
address_a[2] => ram_block1a70.PORTAADDR2
address_a[2] => ram_block1a71.PORTAADDR2
address_a[2] => ram_block1a72.PORTAADDR2
address_a[2] => ram_block1a73.PORTAADDR2
address_a[2] => ram_block1a74.PORTAADDR2
address_a[2] => ram_block1a75.PORTAADDR2
address_a[2] => ram_block1a76.PORTAADDR2
address_a[2] => ram_block1a77.PORTAADDR2
address_a[2] => ram_block1a78.PORTAADDR2
address_a[2] => ram_block1a79.PORTAADDR2
address_a[2] => ram_block1a80.PORTAADDR2
address_a[2] => ram_block1a81.PORTAADDR2
address_a[2] => ram_block1a82.PORTAADDR2
address_a[2] => ram_block1a83.PORTAADDR2
address_a[2] => ram_block1a84.PORTAADDR2
address_a[2] => ram_block1a85.PORTAADDR2
address_a[2] => ram_block1a86.PORTAADDR2
address_a[2] => ram_block1a87.PORTAADDR2
address_a[2] => ram_block1a88.PORTAADDR2
address_a[2] => ram_block1a89.PORTAADDR2
address_a[2] => ram_block1a90.PORTAADDR2
address_a[2] => ram_block1a91.PORTAADDR2
address_a[2] => ram_block1a92.PORTAADDR2
address_a[2] => ram_block1a93.PORTAADDR2
address_a[2] => ram_block1a94.PORTAADDR2
address_a[2] => ram_block1a95.PORTAADDR2
address_a[2] => ram_block1a96.PORTAADDR2
address_a[2] => ram_block1a97.PORTAADDR2
address_a[2] => ram_block1a98.PORTAADDR2
address_a[2] => ram_block1a99.PORTAADDR2
address_a[2] => ram_block1a100.PORTAADDR2
address_a[2] => ram_block1a101.PORTAADDR2
address_a[2] => ram_block1a102.PORTAADDR2
address_a[2] => ram_block1a103.PORTAADDR2
address_a[2] => ram_block1a104.PORTAADDR2
address_a[2] => ram_block1a105.PORTAADDR2
address_a[2] => ram_block1a106.PORTAADDR2
address_a[2] => ram_block1a107.PORTAADDR2
address_a[2] => ram_block1a108.PORTAADDR2
address_a[2] => ram_block1a109.PORTAADDR2
address_a[2] => ram_block1a110.PORTAADDR2
address_a[2] => ram_block1a111.PORTAADDR2
address_a[2] => ram_block1a112.PORTAADDR2
address_a[2] => ram_block1a113.PORTAADDR2
address_a[2] => ram_block1a114.PORTAADDR2
address_a[2] => ram_block1a115.PORTAADDR2
address_a[2] => ram_block1a116.PORTAADDR2
address_a[2] => ram_block1a117.PORTAADDR2
address_a[2] => ram_block1a118.PORTAADDR2
address_a[2] => ram_block1a119.PORTAADDR2
address_a[2] => ram_block1a120.PORTAADDR2
address_a[2] => ram_block1a121.PORTAADDR2
address_a[2] => ram_block1a122.PORTAADDR2
address_a[2] => ram_block1a123.PORTAADDR2
address_a[2] => ram_block1a124.PORTAADDR2
address_a[2] => ram_block1a125.PORTAADDR2
address_a[2] => ram_block1a126.PORTAADDR2
address_a[2] => ram_block1a127.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[3] => ram_block1a64.PORTAADDR3
address_a[3] => ram_block1a65.PORTAADDR3
address_a[3] => ram_block1a66.PORTAADDR3
address_a[3] => ram_block1a67.PORTAADDR3
address_a[3] => ram_block1a68.PORTAADDR3
address_a[3] => ram_block1a69.PORTAADDR3
address_a[3] => ram_block1a70.PORTAADDR3
address_a[3] => ram_block1a71.PORTAADDR3
address_a[3] => ram_block1a72.PORTAADDR3
address_a[3] => ram_block1a73.PORTAADDR3
address_a[3] => ram_block1a74.PORTAADDR3
address_a[3] => ram_block1a75.PORTAADDR3
address_a[3] => ram_block1a76.PORTAADDR3
address_a[3] => ram_block1a77.PORTAADDR3
address_a[3] => ram_block1a78.PORTAADDR3
address_a[3] => ram_block1a79.PORTAADDR3
address_a[3] => ram_block1a80.PORTAADDR3
address_a[3] => ram_block1a81.PORTAADDR3
address_a[3] => ram_block1a82.PORTAADDR3
address_a[3] => ram_block1a83.PORTAADDR3
address_a[3] => ram_block1a84.PORTAADDR3
address_a[3] => ram_block1a85.PORTAADDR3
address_a[3] => ram_block1a86.PORTAADDR3
address_a[3] => ram_block1a87.PORTAADDR3
address_a[3] => ram_block1a88.PORTAADDR3
address_a[3] => ram_block1a89.PORTAADDR3
address_a[3] => ram_block1a90.PORTAADDR3
address_a[3] => ram_block1a91.PORTAADDR3
address_a[3] => ram_block1a92.PORTAADDR3
address_a[3] => ram_block1a93.PORTAADDR3
address_a[3] => ram_block1a94.PORTAADDR3
address_a[3] => ram_block1a95.PORTAADDR3
address_a[3] => ram_block1a96.PORTAADDR3
address_a[3] => ram_block1a97.PORTAADDR3
address_a[3] => ram_block1a98.PORTAADDR3
address_a[3] => ram_block1a99.PORTAADDR3
address_a[3] => ram_block1a100.PORTAADDR3
address_a[3] => ram_block1a101.PORTAADDR3
address_a[3] => ram_block1a102.PORTAADDR3
address_a[3] => ram_block1a103.PORTAADDR3
address_a[3] => ram_block1a104.PORTAADDR3
address_a[3] => ram_block1a105.PORTAADDR3
address_a[3] => ram_block1a106.PORTAADDR3
address_a[3] => ram_block1a107.PORTAADDR3
address_a[3] => ram_block1a108.PORTAADDR3
address_a[3] => ram_block1a109.PORTAADDR3
address_a[3] => ram_block1a110.PORTAADDR3
address_a[3] => ram_block1a111.PORTAADDR3
address_a[3] => ram_block1a112.PORTAADDR3
address_a[3] => ram_block1a113.PORTAADDR3
address_a[3] => ram_block1a114.PORTAADDR3
address_a[3] => ram_block1a115.PORTAADDR3
address_a[3] => ram_block1a116.PORTAADDR3
address_a[3] => ram_block1a117.PORTAADDR3
address_a[3] => ram_block1a118.PORTAADDR3
address_a[3] => ram_block1a119.PORTAADDR3
address_a[3] => ram_block1a120.PORTAADDR3
address_a[3] => ram_block1a121.PORTAADDR3
address_a[3] => ram_block1a122.PORTAADDR3
address_a[3] => ram_block1a123.PORTAADDR3
address_a[3] => ram_block1a124.PORTAADDR3
address_a[3] => ram_block1a125.PORTAADDR3
address_a[3] => ram_block1a126.PORTAADDR3
address_a[3] => ram_block1a127.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[4] => ram_block1a64.PORTAADDR4
address_a[4] => ram_block1a65.PORTAADDR4
address_a[4] => ram_block1a66.PORTAADDR4
address_a[4] => ram_block1a67.PORTAADDR4
address_a[4] => ram_block1a68.PORTAADDR4
address_a[4] => ram_block1a69.PORTAADDR4
address_a[4] => ram_block1a70.PORTAADDR4
address_a[4] => ram_block1a71.PORTAADDR4
address_a[4] => ram_block1a72.PORTAADDR4
address_a[4] => ram_block1a73.PORTAADDR4
address_a[4] => ram_block1a74.PORTAADDR4
address_a[4] => ram_block1a75.PORTAADDR4
address_a[4] => ram_block1a76.PORTAADDR4
address_a[4] => ram_block1a77.PORTAADDR4
address_a[4] => ram_block1a78.PORTAADDR4
address_a[4] => ram_block1a79.PORTAADDR4
address_a[4] => ram_block1a80.PORTAADDR4
address_a[4] => ram_block1a81.PORTAADDR4
address_a[4] => ram_block1a82.PORTAADDR4
address_a[4] => ram_block1a83.PORTAADDR4
address_a[4] => ram_block1a84.PORTAADDR4
address_a[4] => ram_block1a85.PORTAADDR4
address_a[4] => ram_block1a86.PORTAADDR4
address_a[4] => ram_block1a87.PORTAADDR4
address_a[4] => ram_block1a88.PORTAADDR4
address_a[4] => ram_block1a89.PORTAADDR4
address_a[4] => ram_block1a90.PORTAADDR4
address_a[4] => ram_block1a91.PORTAADDR4
address_a[4] => ram_block1a92.PORTAADDR4
address_a[4] => ram_block1a93.PORTAADDR4
address_a[4] => ram_block1a94.PORTAADDR4
address_a[4] => ram_block1a95.PORTAADDR4
address_a[4] => ram_block1a96.PORTAADDR4
address_a[4] => ram_block1a97.PORTAADDR4
address_a[4] => ram_block1a98.PORTAADDR4
address_a[4] => ram_block1a99.PORTAADDR4
address_a[4] => ram_block1a100.PORTAADDR4
address_a[4] => ram_block1a101.PORTAADDR4
address_a[4] => ram_block1a102.PORTAADDR4
address_a[4] => ram_block1a103.PORTAADDR4
address_a[4] => ram_block1a104.PORTAADDR4
address_a[4] => ram_block1a105.PORTAADDR4
address_a[4] => ram_block1a106.PORTAADDR4
address_a[4] => ram_block1a107.PORTAADDR4
address_a[4] => ram_block1a108.PORTAADDR4
address_a[4] => ram_block1a109.PORTAADDR4
address_a[4] => ram_block1a110.PORTAADDR4
address_a[4] => ram_block1a111.PORTAADDR4
address_a[4] => ram_block1a112.PORTAADDR4
address_a[4] => ram_block1a113.PORTAADDR4
address_a[4] => ram_block1a114.PORTAADDR4
address_a[4] => ram_block1a115.PORTAADDR4
address_a[4] => ram_block1a116.PORTAADDR4
address_a[4] => ram_block1a117.PORTAADDR4
address_a[4] => ram_block1a118.PORTAADDR4
address_a[4] => ram_block1a119.PORTAADDR4
address_a[4] => ram_block1a120.PORTAADDR4
address_a[4] => ram_block1a121.PORTAADDR4
address_a[4] => ram_block1a122.PORTAADDR4
address_a[4] => ram_block1a123.PORTAADDR4
address_a[4] => ram_block1a124.PORTAADDR4
address_a[4] => ram_block1a125.PORTAADDR4
address_a[4] => ram_block1a126.PORTAADDR4
address_a[4] => ram_block1a127.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[5] => ram_block1a64.PORTAADDR5
address_a[5] => ram_block1a65.PORTAADDR5
address_a[5] => ram_block1a66.PORTAADDR5
address_a[5] => ram_block1a67.PORTAADDR5
address_a[5] => ram_block1a68.PORTAADDR5
address_a[5] => ram_block1a69.PORTAADDR5
address_a[5] => ram_block1a70.PORTAADDR5
address_a[5] => ram_block1a71.PORTAADDR5
address_a[5] => ram_block1a72.PORTAADDR5
address_a[5] => ram_block1a73.PORTAADDR5
address_a[5] => ram_block1a74.PORTAADDR5
address_a[5] => ram_block1a75.PORTAADDR5
address_a[5] => ram_block1a76.PORTAADDR5
address_a[5] => ram_block1a77.PORTAADDR5
address_a[5] => ram_block1a78.PORTAADDR5
address_a[5] => ram_block1a79.PORTAADDR5
address_a[5] => ram_block1a80.PORTAADDR5
address_a[5] => ram_block1a81.PORTAADDR5
address_a[5] => ram_block1a82.PORTAADDR5
address_a[5] => ram_block1a83.PORTAADDR5
address_a[5] => ram_block1a84.PORTAADDR5
address_a[5] => ram_block1a85.PORTAADDR5
address_a[5] => ram_block1a86.PORTAADDR5
address_a[5] => ram_block1a87.PORTAADDR5
address_a[5] => ram_block1a88.PORTAADDR5
address_a[5] => ram_block1a89.PORTAADDR5
address_a[5] => ram_block1a90.PORTAADDR5
address_a[5] => ram_block1a91.PORTAADDR5
address_a[5] => ram_block1a92.PORTAADDR5
address_a[5] => ram_block1a93.PORTAADDR5
address_a[5] => ram_block1a94.PORTAADDR5
address_a[5] => ram_block1a95.PORTAADDR5
address_a[5] => ram_block1a96.PORTAADDR5
address_a[5] => ram_block1a97.PORTAADDR5
address_a[5] => ram_block1a98.PORTAADDR5
address_a[5] => ram_block1a99.PORTAADDR5
address_a[5] => ram_block1a100.PORTAADDR5
address_a[5] => ram_block1a101.PORTAADDR5
address_a[5] => ram_block1a102.PORTAADDR5
address_a[5] => ram_block1a103.PORTAADDR5
address_a[5] => ram_block1a104.PORTAADDR5
address_a[5] => ram_block1a105.PORTAADDR5
address_a[5] => ram_block1a106.PORTAADDR5
address_a[5] => ram_block1a107.PORTAADDR5
address_a[5] => ram_block1a108.PORTAADDR5
address_a[5] => ram_block1a109.PORTAADDR5
address_a[5] => ram_block1a110.PORTAADDR5
address_a[5] => ram_block1a111.PORTAADDR5
address_a[5] => ram_block1a112.PORTAADDR5
address_a[5] => ram_block1a113.PORTAADDR5
address_a[5] => ram_block1a114.PORTAADDR5
address_a[5] => ram_block1a115.PORTAADDR5
address_a[5] => ram_block1a116.PORTAADDR5
address_a[5] => ram_block1a117.PORTAADDR5
address_a[5] => ram_block1a118.PORTAADDR5
address_a[5] => ram_block1a119.PORTAADDR5
address_a[5] => ram_block1a120.PORTAADDR5
address_a[5] => ram_block1a121.PORTAADDR5
address_a[5] => ram_block1a122.PORTAADDR5
address_a[5] => ram_block1a123.PORTAADDR5
address_a[5] => ram_block1a124.PORTAADDR5
address_a[5] => ram_block1a125.PORTAADDR5
address_a[5] => ram_block1a126.PORTAADDR5
address_a[5] => ram_block1a127.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[6] => ram_block1a64.PORTAADDR6
address_a[6] => ram_block1a65.PORTAADDR6
address_a[6] => ram_block1a66.PORTAADDR6
address_a[6] => ram_block1a67.PORTAADDR6
address_a[6] => ram_block1a68.PORTAADDR6
address_a[6] => ram_block1a69.PORTAADDR6
address_a[6] => ram_block1a70.PORTAADDR6
address_a[6] => ram_block1a71.PORTAADDR6
address_a[6] => ram_block1a72.PORTAADDR6
address_a[6] => ram_block1a73.PORTAADDR6
address_a[6] => ram_block1a74.PORTAADDR6
address_a[6] => ram_block1a75.PORTAADDR6
address_a[6] => ram_block1a76.PORTAADDR6
address_a[6] => ram_block1a77.PORTAADDR6
address_a[6] => ram_block1a78.PORTAADDR6
address_a[6] => ram_block1a79.PORTAADDR6
address_a[6] => ram_block1a80.PORTAADDR6
address_a[6] => ram_block1a81.PORTAADDR6
address_a[6] => ram_block1a82.PORTAADDR6
address_a[6] => ram_block1a83.PORTAADDR6
address_a[6] => ram_block1a84.PORTAADDR6
address_a[6] => ram_block1a85.PORTAADDR6
address_a[6] => ram_block1a86.PORTAADDR6
address_a[6] => ram_block1a87.PORTAADDR6
address_a[6] => ram_block1a88.PORTAADDR6
address_a[6] => ram_block1a89.PORTAADDR6
address_a[6] => ram_block1a90.PORTAADDR6
address_a[6] => ram_block1a91.PORTAADDR6
address_a[6] => ram_block1a92.PORTAADDR6
address_a[6] => ram_block1a93.PORTAADDR6
address_a[6] => ram_block1a94.PORTAADDR6
address_a[6] => ram_block1a95.PORTAADDR6
address_a[6] => ram_block1a96.PORTAADDR6
address_a[6] => ram_block1a97.PORTAADDR6
address_a[6] => ram_block1a98.PORTAADDR6
address_a[6] => ram_block1a99.PORTAADDR6
address_a[6] => ram_block1a100.PORTAADDR6
address_a[6] => ram_block1a101.PORTAADDR6
address_a[6] => ram_block1a102.PORTAADDR6
address_a[6] => ram_block1a103.PORTAADDR6
address_a[6] => ram_block1a104.PORTAADDR6
address_a[6] => ram_block1a105.PORTAADDR6
address_a[6] => ram_block1a106.PORTAADDR6
address_a[6] => ram_block1a107.PORTAADDR6
address_a[6] => ram_block1a108.PORTAADDR6
address_a[6] => ram_block1a109.PORTAADDR6
address_a[6] => ram_block1a110.PORTAADDR6
address_a[6] => ram_block1a111.PORTAADDR6
address_a[6] => ram_block1a112.PORTAADDR6
address_a[6] => ram_block1a113.PORTAADDR6
address_a[6] => ram_block1a114.PORTAADDR6
address_a[6] => ram_block1a115.PORTAADDR6
address_a[6] => ram_block1a116.PORTAADDR6
address_a[6] => ram_block1a117.PORTAADDR6
address_a[6] => ram_block1a118.PORTAADDR6
address_a[6] => ram_block1a119.PORTAADDR6
address_a[6] => ram_block1a120.PORTAADDR6
address_a[6] => ram_block1a121.PORTAADDR6
address_a[6] => ram_block1a122.PORTAADDR6
address_a[6] => ram_block1a123.PORTAADDR6
address_a[6] => ram_block1a124.PORTAADDR6
address_a[6] => ram_block1a125.PORTAADDR6
address_a[6] => ram_block1a126.PORTAADDR6
address_a[6] => ram_block1a127.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
address_a[7] => ram_block1a64.PORTAADDR7
address_a[7] => ram_block1a65.PORTAADDR7
address_a[7] => ram_block1a66.PORTAADDR7
address_a[7] => ram_block1a67.PORTAADDR7
address_a[7] => ram_block1a68.PORTAADDR7
address_a[7] => ram_block1a69.PORTAADDR7
address_a[7] => ram_block1a70.PORTAADDR7
address_a[7] => ram_block1a71.PORTAADDR7
address_a[7] => ram_block1a72.PORTAADDR7
address_a[7] => ram_block1a73.PORTAADDR7
address_a[7] => ram_block1a74.PORTAADDR7
address_a[7] => ram_block1a75.PORTAADDR7
address_a[7] => ram_block1a76.PORTAADDR7
address_a[7] => ram_block1a77.PORTAADDR7
address_a[7] => ram_block1a78.PORTAADDR7
address_a[7] => ram_block1a79.PORTAADDR7
address_a[7] => ram_block1a80.PORTAADDR7
address_a[7] => ram_block1a81.PORTAADDR7
address_a[7] => ram_block1a82.PORTAADDR7
address_a[7] => ram_block1a83.PORTAADDR7
address_a[7] => ram_block1a84.PORTAADDR7
address_a[7] => ram_block1a85.PORTAADDR7
address_a[7] => ram_block1a86.PORTAADDR7
address_a[7] => ram_block1a87.PORTAADDR7
address_a[7] => ram_block1a88.PORTAADDR7
address_a[7] => ram_block1a89.PORTAADDR7
address_a[7] => ram_block1a90.PORTAADDR7
address_a[7] => ram_block1a91.PORTAADDR7
address_a[7] => ram_block1a92.PORTAADDR7
address_a[7] => ram_block1a93.PORTAADDR7
address_a[7] => ram_block1a94.PORTAADDR7
address_a[7] => ram_block1a95.PORTAADDR7
address_a[7] => ram_block1a96.PORTAADDR7
address_a[7] => ram_block1a97.PORTAADDR7
address_a[7] => ram_block1a98.PORTAADDR7
address_a[7] => ram_block1a99.PORTAADDR7
address_a[7] => ram_block1a100.PORTAADDR7
address_a[7] => ram_block1a101.PORTAADDR7
address_a[7] => ram_block1a102.PORTAADDR7
address_a[7] => ram_block1a103.PORTAADDR7
address_a[7] => ram_block1a104.PORTAADDR7
address_a[7] => ram_block1a105.PORTAADDR7
address_a[7] => ram_block1a106.PORTAADDR7
address_a[7] => ram_block1a107.PORTAADDR7
address_a[7] => ram_block1a108.PORTAADDR7
address_a[7] => ram_block1a109.PORTAADDR7
address_a[7] => ram_block1a110.PORTAADDR7
address_a[7] => ram_block1a111.PORTAADDR7
address_a[7] => ram_block1a112.PORTAADDR7
address_a[7] => ram_block1a113.PORTAADDR7
address_a[7] => ram_block1a114.PORTAADDR7
address_a[7] => ram_block1a115.PORTAADDR7
address_a[7] => ram_block1a116.PORTAADDR7
address_a[7] => ram_block1a117.PORTAADDR7
address_a[7] => ram_block1a118.PORTAADDR7
address_a[7] => ram_block1a119.PORTAADDR7
address_a[7] => ram_block1a120.PORTAADDR7
address_a[7] => ram_block1a121.PORTAADDR7
address_a[7] => ram_block1a122.PORTAADDR7
address_a[7] => ram_block1a123.PORTAADDR7
address_a[7] => ram_block1a124.PORTAADDR7
address_a[7] => ram_block1a125.PORTAADDR7
address_a[7] => ram_block1a126.PORTAADDR7
address_a[7] => ram_block1a127.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[8] => ram_block1a48.PORTAADDR8
address_a[8] => ram_block1a49.PORTAADDR8
address_a[8] => ram_block1a50.PORTAADDR8
address_a[8] => ram_block1a51.PORTAADDR8
address_a[8] => ram_block1a52.PORTAADDR8
address_a[8] => ram_block1a53.PORTAADDR8
address_a[8] => ram_block1a54.PORTAADDR8
address_a[8] => ram_block1a55.PORTAADDR8
address_a[8] => ram_block1a56.PORTAADDR8
address_a[8] => ram_block1a57.PORTAADDR8
address_a[8] => ram_block1a58.PORTAADDR8
address_a[8] => ram_block1a59.PORTAADDR8
address_a[8] => ram_block1a60.PORTAADDR8
address_a[8] => ram_block1a61.PORTAADDR8
address_a[8] => ram_block1a62.PORTAADDR8
address_a[8] => ram_block1a63.PORTAADDR8
address_a[8] => ram_block1a64.PORTAADDR8
address_a[8] => ram_block1a65.PORTAADDR8
address_a[8] => ram_block1a66.PORTAADDR8
address_a[8] => ram_block1a67.PORTAADDR8
address_a[8] => ram_block1a68.PORTAADDR8
address_a[8] => ram_block1a69.PORTAADDR8
address_a[8] => ram_block1a70.PORTAADDR8
address_a[8] => ram_block1a71.PORTAADDR8
address_a[8] => ram_block1a72.PORTAADDR8
address_a[8] => ram_block1a73.PORTAADDR8
address_a[8] => ram_block1a74.PORTAADDR8
address_a[8] => ram_block1a75.PORTAADDR8
address_a[8] => ram_block1a76.PORTAADDR8
address_a[8] => ram_block1a77.PORTAADDR8
address_a[8] => ram_block1a78.PORTAADDR8
address_a[8] => ram_block1a79.PORTAADDR8
address_a[8] => ram_block1a80.PORTAADDR8
address_a[8] => ram_block1a81.PORTAADDR8
address_a[8] => ram_block1a82.PORTAADDR8
address_a[8] => ram_block1a83.PORTAADDR8
address_a[8] => ram_block1a84.PORTAADDR8
address_a[8] => ram_block1a85.PORTAADDR8
address_a[8] => ram_block1a86.PORTAADDR8
address_a[8] => ram_block1a87.PORTAADDR8
address_a[8] => ram_block1a88.PORTAADDR8
address_a[8] => ram_block1a89.PORTAADDR8
address_a[8] => ram_block1a90.PORTAADDR8
address_a[8] => ram_block1a91.PORTAADDR8
address_a[8] => ram_block1a92.PORTAADDR8
address_a[8] => ram_block1a93.PORTAADDR8
address_a[8] => ram_block1a94.PORTAADDR8
address_a[8] => ram_block1a95.PORTAADDR8
address_a[8] => ram_block1a96.PORTAADDR8
address_a[8] => ram_block1a97.PORTAADDR8
address_a[8] => ram_block1a98.PORTAADDR8
address_a[8] => ram_block1a99.PORTAADDR8
address_a[8] => ram_block1a100.PORTAADDR8
address_a[8] => ram_block1a101.PORTAADDR8
address_a[8] => ram_block1a102.PORTAADDR8
address_a[8] => ram_block1a103.PORTAADDR8
address_a[8] => ram_block1a104.PORTAADDR8
address_a[8] => ram_block1a105.PORTAADDR8
address_a[8] => ram_block1a106.PORTAADDR8
address_a[8] => ram_block1a107.PORTAADDR8
address_a[8] => ram_block1a108.PORTAADDR8
address_a[8] => ram_block1a109.PORTAADDR8
address_a[8] => ram_block1a110.PORTAADDR8
address_a[8] => ram_block1a111.PORTAADDR8
address_a[8] => ram_block1a112.PORTAADDR8
address_a[8] => ram_block1a113.PORTAADDR8
address_a[8] => ram_block1a114.PORTAADDR8
address_a[8] => ram_block1a115.PORTAADDR8
address_a[8] => ram_block1a116.PORTAADDR8
address_a[8] => ram_block1a117.PORTAADDR8
address_a[8] => ram_block1a118.PORTAADDR8
address_a[8] => ram_block1a119.PORTAADDR8
address_a[8] => ram_block1a120.PORTAADDR8
address_a[8] => ram_block1a121.PORTAADDR8
address_a[8] => ram_block1a122.PORTAADDR8
address_a[8] => ram_block1a123.PORTAADDR8
address_a[8] => ram_block1a124.PORTAADDR8
address_a[8] => ram_block1a125.PORTAADDR8
address_a[8] => ram_block1a126.PORTAADDR8
address_a[8] => ram_block1a127.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_a[9] => ram_block1a44.PORTAADDR9
address_a[9] => ram_block1a45.PORTAADDR9
address_a[9] => ram_block1a46.PORTAADDR9
address_a[9] => ram_block1a47.PORTAADDR9
address_a[9] => ram_block1a48.PORTAADDR9
address_a[9] => ram_block1a49.PORTAADDR9
address_a[9] => ram_block1a50.PORTAADDR9
address_a[9] => ram_block1a51.PORTAADDR9
address_a[9] => ram_block1a52.PORTAADDR9
address_a[9] => ram_block1a53.PORTAADDR9
address_a[9] => ram_block1a54.PORTAADDR9
address_a[9] => ram_block1a55.PORTAADDR9
address_a[9] => ram_block1a56.PORTAADDR9
address_a[9] => ram_block1a57.PORTAADDR9
address_a[9] => ram_block1a58.PORTAADDR9
address_a[9] => ram_block1a59.PORTAADDR9
address_a[9] => ram_block1a60.PORTAADDR9
address_a[9] => ram_block1a61.PORTAADDR9
address_a[9] => ram_block1a62.PORTAADDR9
address_a[9] => ram_block1a63.PORTAADDR9
address_a[9] => ram_block1a64.PORTAADDR9
address_a[9] => ram_block1a65.PORTAADDR9
address_a[9] => ram_block1a66.PORTAADDR9
address_a[9] => ram_block1a67.PORTAADDR9
address_a[9] => ram_block1a68.PORTAADDR9
address_a[9] => ram_block1a69.PORTAADDR9
address_a[9] => ram_block1a70.PORTAADDR9
address_a[9] => ram_block1a71.PORTAADDR9
address_a[9] => ram_block1a72.PORTAADDR9
address_a[9] => ram_block1a73.PORTAADDR9
address_a[9] => ram_block1a74.PORTAADDR9
address_a[9] => ram_block1a75.PORTAADDR9
address_a[9] => ram_block1a76.PORTAADDR9
address_a[9] => ram_block1a77.PORTAADDR9
address_a[9] => ram_block1a78.PORTAADDR9
address_a[9] => ram_block1a79.PORTAADDR9
address_a[9] => ram_block1a80.PORTAADDR9
address_a[9] => ram_block1a81.PORTAADDR9
address_a[9] => ram_block1a82.PORTAADDR9
address_a[9] => ram_block1a83.PORTAADDR9
address_a[9] => ram_block1a84.PORTAADDR9
address_a[9] => ram_block1a85.PORTAADDR9
address_a[9] => ram_block1a86.PORTAADDR9
address_a[9] => ram_block1a87.PORTAADDR9
address_a[9] => ram_block1a88.PORTAADDR9
address_a[9] => ram_block1a89.PORTAADDR9
address_a[9] => ram_block1a90.PORTAADDR9
address_a[9] => ram_block1a91.PORTAADDR9
address_a[9] => ram_block1a92.PORTAADDR9
address_a[9] => ram_block1a93.PORTAADDR9
address_a[9] => ram_block1a94.PORTAADDR9
address_a[9] => ram_block1a95.PORTAADDR9
address_a[9] => ram_block1a96.PORTAADDR9
address_a[9] => ram_block1a97.PORTAADDR9
address_a[9] => ram_block1a98.PORTAADDR9
address_a[9] => ram_block1a99.PORTAADDR9
address_a[9] => ram_block1a100.PORTAADDR9
address_a[9] => ram_block1a101.PORTAADDR9
address_a[9] => ram_block1a102.PORTAADDR9
address_a[9] => ram_block1a103.PORTAADDR9
address_a[9] => ram_block1a104.PORTAADDR9
address_a[9] => ram_block1a105.PORTAADDR9
address_a[9] => ram_block1a106.PORTAADDR9
address_a[9] => ram_block1a107.PORTAADDR9
address_a[9] => ram_block1a108.PORTAADDR9
address_a[9] => ram_block1a109.PORTAADDR9
address_a[9] => ram_block1a110.PORTAADDR9
address_a[9] => ram_block1a111.PORTAADDR9
address_a[9] => ram_block1a112.PORTAADDR9
address_a[9] => ram_block1a113.PORTAADDR9
address_a[9] => ram_block1a114.PORTAADDR9
address_a[9] => ram_block1a115.PORTAADDR9
address_a[9] => ram_block1a116.PORTAADDR9
address_a[9] => ram_block1a117.PORTAADDR9
address_a[9] => ram_block1a118.PORTAADDR9
address_a[9] => ram_block1a119.PORTAADDR9
address_a[9] => ram_block1a120.PORTAADDR9
address_a[9] => ram_block1a121.PORTAADDR9
address_a[9] => ram_block1a122.PORTAADDR9
address_a[9] => ram_block1a123.PORTAADDR9
address_a[9] => ram_block1a124.PORTAADDR9
address_a[9] => ram_block1a125.PORTAADDR9
address_a[9] => ram_block1a126.PORTAADDR9
address_a[9] => ram_block1a127.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[10] => ram_block1a40.PORTAADDR10
address_a[10] => ram_block1a41.PORTAADDR10
address_a[10] => ram_block1a42.PORTAADDR10
address_a[10] => ram_block1a43.PORTAADDR10
address_a[10] => ram_block1a44.PORTAADDR10
address_a[10] => ram_block1a45.PORTAADDR10
address_a[10] => ram_block1a46.PORTAADDR10
address_a[10] => ram_block1a47.PORTAADDR10
address_a[10] => ram_block1a48.PORTAADDR10
address_a[10] => ram_block1a49.PORTAADDR10
address_a[10] => ram_block1a50.PORTAADDR10
address_a[10] => ram_block1a51.PORTAADDR10
address_a[10] => ram_block1a52.PORTAADDR10
address_a[10] => ram_block1a53.PORTAADDR10
address_a[10] => ram_block1a54.PORTAADDR10
address_a[10] => ram_block1a55.PORTAADDR10
address_a[10] => ram_block1a56.PORTAADDR10
address_a[10] => ram_block1a57.PORTAADDR10
address_a[10] => ram_block1a58.PORTAADDR10
address_a[10] => ram_block1a59.PORTAADDR10
address_a[10] => ram_block1a60.PORTAADDR10
address_a[10] => ram_block1a61.PORTAADDR10
address_a[10] => ram_block1a62.PORTAADDR10
address_a[10] => ram_block1a63.PORTAADDR10
address_a[10] => ram_block1a64.PORTAADDR10
address_a[10] => ram_block1a65.PORTAADDR10
address_a[10] => ram_block1a66.PORTAADDR10
address_a[10] => ram_block1a67.PORTAADDR10
address_a[10] => ram_block1a68.PORTAADDR10
address_a[10] => ram_block1a69.PORTAADDR10
address_a[10] => ram_block1a70.PORTAADDR10
address_a[10] => ram_block1a71.PORTAADDR10
address_a[10] => ram_block1a72.PORTAADDR10
address_a[10] => ram_block1a73.PORTAADDR10
address_a[10] => ram_block1a74.PORTAADDR10
address_a[10] => ram_block1a75.PORTAADDR10
address_a[10] => ram_block1a76.PORTAADDR10
address_a[10] => ram_block1a77.PORTAADDR10
address_a[10] => ram_block1a78.PORTAADDR10
address_a[10] => ram_block1a79.PORTAADDR10
address_a[10] => ram_block1a80.PORTAADDR10
address_a[10] => ram_block1a81.PORTAADDR10
address_a[10] => ram_block1a82.PORTAADDR10
address_a[10] => ram_block1a83.PORTAADDR10
address_a[10] => ram_block1a84.PORTAADDR10
address_a[10] => ram_block1a85.PORTAADDR10
address_a[10] => ram_block1a86.PORTAADDR10
address_a[10] => ram_block1a87.PORTAADDR10
address_a[10] => ram_block1a88.PORTAADDR10
address_a[10] => ram_block1a89.PORTAADDR10
address_a[10] => ram_block1a90.PORTAADDR10
address_a[10] => ram_block1a91.PORTAADDR10
address_a[10] => ram_block1a92.PORTAADDR10
address_a[10] => ram_block1a93.PORTAADDR10
address_a[10] => ram_block1a94.PORTAADDR10
address_a[10] => ram_block1a95.PORTAADDR10
address_a[10] => ram_block1a96.PORTAADDR10
address_a[10] => ram_block1a97.PORTAADDR10
address_a[10] => ram_block1a98.PORTAADDR10
address_a[10] => ram_block1a99.PORTAADDR10
address_a[10] => ram_block1a100.PORTAADDR10
address_a[10] => ram_block1a101.PORTAADDR10
address_a[10] => ram_block1a102.PORTAADDR10
address_a[10] => ram_block1a103.PORTAADDR10
address_a[10] => ram_block1a104.PORTAADDR10
address_a[10] => ram_block1a105.PORTAADDR10
address_a[10] => ram_block1a106.PORTAADDR10
address_a[10] => ram_block1a107.PORTAADDR10
address_a[10] => ram_block1a108.PORTAADDR10
address_a[10] => ram_block1a109.PORTAADDR10
address_a[10] => ram_block1a110.PORTAADDR10
address_a[10] => ram_block1a111.PORTAADDR10
address_a[10] => ram_block1a112.PORTAADDR10
address_a[10] => ram_block1a113.PORTAADDR10
address_a[10] => ram_block1a114.PORTAADDR10
address_a[10] => ram_block1a115.PORTAADDR10
address_a[10] => ram_block1a116.PORTAADDR10
address_a[10] => ram_block1a117.PORTAADDR10
address_a[10] => ram_block1a118.PORTAADDR10
address_a[10] => ram_block1a119.PORTAADDR10
address_a[10] => ram_block1a120.PORTAADDR10
address_a[10] => ram_block1a121.PORTAADDR10
address_a[10] => ram_block1a122.PORTAADDR10
address_a[10] => ram_block1a123.PORTAADDR10
address_a[10] => ram_block1a124.PORTAADDR10
address_a[10] => ram_block1a125.PORTAADDR10
address_a[10] => ram_block1a126.PORTAADDR10
address_a[10] => ram_block1a127.PORTAADDR10
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[0] => ram_block1a40.PORTBADDR
address_b[0] => ram_block1a41.PORTBADDR
address_b[0] => ram_block1a42.PORTBADDR
address_b[0] => ram_block1a43.PORTBADDR
address_b[0] => ram_block1a44.PORTBADDR
address_b[0] => ram_block1a45.PORTBADDR
address_b[0] => ram_block1a46.PORTBADDR
address_b[0] => ram_block1a47.PORTBADDR
address_b[0] => ram_block1a48.PORTBADDR
address_b[0] => ram_block1a49.PORTBADDR
address_b[0] => ram_block1a50.PORTBADDR
address_b[0] => ram_block1a51.PORTBADDR
address_b[0] => ram_block1a52.PORTBADDR
address_b[0] => ram_block1a53.PORTBADDR
address_b[0] => ram_block1a54.PORTBADDR
address_b[0] => ram_block1a55.PORTBADDR
address_b[0] => ram_block1a56.PORTBADDR
address_b[0] => ram_block1a57.PORTBADDR
address_b[0] => ram_block1a58.PORTBADDR
address_b[0] => ram_block1a59.PORTBADDR
address_b[0] => ram_block1a60.PORTBADDR
address_b[0] => ram_block1a61.PORTBADDR
address_b[0] => ram_block1a62.PORTBADDR
address_b[0] => ram_block1a63.PORTBADDR
address_b[0] => ram_block1a64.PORTBADDR
address_b[0] => ram_block1a65.PORTBADDR
address_b[0] => ram_block1a66.PORTBADDR
address_b[0] => ram_block1a67.PORTBADDR
address_b[0] => ram_block1a68.PORTBADDR
address_b[0] => ram_block1a69.PORTBADDR
address_b[0] => ram_block1a70.PORTBADDR
address_b[0] => ram_block1a71.PORTBADDR
address_b[0] => ram_block1a72.PORTBADDR
address_b[0] => ram_block1a73.PORTBADDR
address_b[0] => ram_block1a74.PORTBADDR
address_b[0] => ram_block1a75.PORTBADDR
address_b[0] => ram_block1a76.PORTBADDR
address_b[0] => ram_block1a77.PORTBADDR
address_b[0] => ram_block1a78.PORTBADDR
address_b[0] => ram_block1a79.PORTBADDR
address_b[0] => ram_block1a80.PORTBADDR
address_b[0] => ram_block1a81.PORTBADDR
address_b[0] => ram_block1a82.PORTBADDR
address_b[0] => ram_block1a83.PORTBADDR
address_b[0] => ram_block1a84.PORTBADDR
address_b[0] => ram_block1a85.PORTBADDR
address_b[0] => ram_block1a86.PORTBADDR
address_b[0] => ram_block1a87.PORTBADDR
address_b[0] => ram_block1a88.PORTBADDR
address_b[0] => ram_block1a89.PORTBADDR
address_b[0] => ram_block1a90.PORTBADDR
address_b[0] => ram_block1a91.PORTBADDR
address_b[0] => ram_block1a92.PORTBADDR
address_b[0] => ram_block1a93.PORTBADDR
address_b[0] => ram_block1a94.PORTBADDR
address_b[0] => ram_block1a95.PORTBADDR
address_b[0] => ram_block1a96.PORTBADDR
address_b[0] => ram_block1a97.PORTBADDR
address_b[0] => ram_block1a98.PORTBADDR
address_b[0] => ram_block1a99.PORTBADDR
address_b[0] => ram_block1a100.PORTBADDR
address_b[0] => ram_block1a101.PORTBADDR
address_b[0] => ram_block1a102.PORTBADDR
address_b[0] => ram_block1a103.PORTBADDR
address_b[0] => ram_block1a104.PORTBADDR
address_b[0] => ram_block1a105.PORTBADDR
address_b[0] => ram_block1a106.PORTBADDR
address_b[0] => ram_block1a107.PORTBADDR
address_b[0] => ram_block1a108.PORTBADDR
address_b[0] => ram_block1a109.PORTBADDR
address_b[0] => ram_block1a110.PORTBADDR
address_b[0] => ram_block1a111.PORTBADDR
address_b[0] => ram_block1a112.PORTBADDR
address_b[0] => ram_block1a113.PORTBADDR
address_b[0] => ram_block1a114.PORTBADDR
address_b[0] => ram_block1a115.PORTBADDR
address_b[0] => ram_block1a116.PORTBADDR
address_b[0] => ram_block1a117.PORTBADDR
address_b[0] => ram_block1a118.PORTBADDR
address_b[0] => ram_block1a119.PORTBADDR
address_b[0] => ram_block1a120.PORTBADDR
address_b[0] => ram_block1a121.PORTBADDR
address_b[0] => ram_block1a122.PORTBADDR
address_b[0] => ram_block1a123.PORTBADDR
address_b[0] => ram_block1a124.PORTBADDR
address_b[0] => ram_block1a125.PORTBADDR
address_b[0] => ram_block1a126.PORTBADDR
address_b[0] => ram_block1a127.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[1] => ram_block1a40.PORTBADDR1
address_b[1] => ram_block1a41.PORTBADDR1
address_b[1] => ram_block1a42.PORTBADDR1
address_b[1] => ram_block1a43.PORTBADDR1
address_b[1] => ram_block1a44.PORTBADDR1
address_b[1] => ram_block1a45.PORTBADDR1
address_b[1] => ram_block1a46.PORTBADDR1
address_b[1] => ram_block1a47.PORTBADDR1
address_b[1] => ram_block1a48.PORTBADDR1
address_b[1] => ram_block1a49.PORTBADDR1
address_b[1] => ram_block1a50.PORTBADDR1
address_b[1] => ram_block1a51.PORTBADDR1
address_b[1] => ram_block1a52.PORTBADDR1
address_b[1] => ram_block1a53.PORTBADDR1
address_b[1] => ram_block1a54.PORTBADDR1
address_b[1] => ram_block1a55.PORTBADDR1
address_b[1] => ram_block1a56.PORTBADDR1
address_b[1] => ram_block1a57.PORTBADDR1
address_b[1] => ram_block1a58.PORTBADDR1
address_b[1] => ram_block1a59.PORTBADDR1
address_b[1] => ram_block1a60.PORTBADDR1
address_b[1] => ram_block1a61.PORTBADDR1
address_b[1] => ram_block1a62.PORTBADDR1
address_b[1] => ram_block1a63.PORTBADDR1
address_b[1] => ram_block1a64.PORTBADDR1
address_b[1] => ram_block1a65.PORTBADDR1
address_b[1] => ram_block1a66.PORTBADDR1
address_b[1] => ram_block1a67.PORTBADDR1
address_b[1] => ram_block1a68.PORTBADDR1
address_b[1] => ram_block1a69.PORTBADDR1
address_b[1] => ram_block1a70.PORTBADDR1
address_b[1] => ram_block1a71.PORTBADDR1
address_b[1] => ram_block1a72.PORTBADDR1
address_b[1] => ram_block1a73.PORTBADDR1
address_b[1] => ram_block1a74.PORTBADDR1
address_b[1] => ram_block1a75.PORTBADDR1
address_b[1] => ram_block1a76.PORTBADDR1
address_b[1] => ram_block1a77.PORTBADDR1
address_b[1] => ram_block1a78.PORTBADDR1
address_b[1] => ram_block1a79.PORTBADDR1
address_b[1] => ram_block1a80.PORTBADDR1
address_b[1] => ram_block1a81.PORTBADDR1
address_b[1] => ram_block1a82.PORTBADDR1
address_b[1] => ram_block1a83.PORTBADDR1
address_b[1] => ram_block1a84.PORTBADDR1
address_b[1] => ram_block1a85.PORTBADDR1
address_b[1] => ram_block1a86.PORTBADDR1
address_b[1] => ram_block1a87.PORTBADDR1
address_b[1] => ram_block1a88.PORTBADDR1
address_b[1] => ram_block1a89.PORTBADDR1
address_b[1] => ram_block1a90.PORTBADDR1
address_b[1] => ram_block1a91.PORTBADDR1
address_b[1] => ram_block1a92.PORTBADDR1
address_b[1] => ram_block1a93.PORTBADDR1
address_b[1] => ram_block1a94.PORTBADDR1
address_b[1] => ram_block1a95.PORTBADDR1
address_b[1] => ram_block1a96.PORTBADDR1
address_b[1] => ram_block1a97.PORTBADDR1
address_b[1] => ram_block1a98.PORTBADDR1
address_b[1] => ram_block1a99.PORTBADDR1
address_b[1] => ram_block1a100.PORTBADDR1
address_b[1] => ram_block1a101.PORTBADDR1
address_b[1] => ram_block1a102.PORTBADDR1
address_b[1] => ram_block1a103.PORTBADDR1
address_b[1] => ram_block1a104.PORTBADDR1
address_b[1] => ram_block1a105.PORTBADDR1
address_b[1] => ram_block1a106.PORTBADDR1
address_b[1] => ram_block1a107.PORTBADDR1
address_b[1] => ram_block1a108.PORTBADDR1
address_b[1] => ram_block1a109.PORTBADDR1
address_b[1] => ram_block1a110.PORTBADDR1
address_b[1] => ram_block1a111.PORTBADDR1
address_b[1] => ram_block1a112.PORTBADDR1
address_b[1] => ram_block1a113.PORTBADDR1
address_b[1] => ram_block1a114.PORTBADDR1
address_b[1] => ram_block1a115.PORTBADDR1
address_b[1] => ram_block1a116.PORTBADDR1
address_b[1] => ram_block1a117.PORTBADDR1
address_b[1] => ram_block1a118.PORTBADDR1
address_b[1] => ram_block1a119.PORTBADDR1
address_b[1] => ram_block1a120.PORTBADDR1
address_b[1] => ram_block1a121.PORTBADDR1
address_b[1] => ram_block1a122.PORTBADDR1
address_b[1] => ram_block1a123.PORTBADDR1
address_b[1] => ram_block1a124.PORTBADDR1
address_b[1] => ram_block1a125.PORTBADDR1
address_b[1] => ram_block1a126.PORTBADDR1
address_b[1] => ram_block1a127.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[2] => ram_block1a40.PORTBADDR2
address_b[2] => ram_block1a41.PORTBADDR2
address_b[2] => ram_block1a42.PORTBADDR2
address_b[2] => ram_block1a43.PORTBADDR2
address_b[2] => ram_block1a44.PORTBADDR2
address_b[2] => ram_block1a45.PORTBADDR2
address_b[2] => ram_block1a46.PORTBADDR2
address_b[2] => ram_block1a47.PORTBADDR2
address_b[2] => ram_block1a48.PORTBADDR2
address_b[2] => ram_block1a49.PORTBADDR2
address_b[2] => ram_block1a50.PORTBADDR2
address_b[2] => ram_block1a51.PORTBADDR2
address_b[2] => ram_block1a52.PORTBADDR2
address_b[2] => ram_block1a53.PORTBADDR2
address_b[2] => ram_block1a54.PORTBADDR2
address_b[2] => ram_block1a55.PORTBADDR2
address_b[2] => ram_block1a56.PORTBADDR2
address_b[2] => ram_block1a57.PORTBADDR2
address_b[2] => ram_block1a58.PORTBADDR2
address_b[2] => ram_block1a59.PORTBADDR2
address_b[2] => ram_block1a60.PORTBADDR2
address_b[2] => ram_block1a61.PORTBADDR2
address_b[2] => ram_block1a62.PORTBADDR2
address_b[2] => ram_block1a63.PORTBADDR2
address_b[2] => ram_block1a64.PORTBADDR2
address_b[2] => ram_block1a65.PORTBADDR2
address_b[2] => ram_block1a66.PORTBADDR2
address_b[2] => ram_block1a67.PORTBADDR2
address_b[2] => ram_block1a68.PORTBADDR2
address_b[2] => ram_block1a69.PORTBADDR2
address_b[2] => ram_block1a70.PORTBADDR2
address_b[2] => ram_block1a71.PORTBADDR2
address_b[2] => ram_block1a72.PORTBADDR2
address_b[2] => ram_block1a73.PORTBADDR2
address_b[2] => ram_block1a74.PORTBADDR2
address_b[2] => ram_block1a75.PORTBADDR2
address_b[2] => ram_block1a76.PORTBADDR2
address_b[2] => ram_block1a77.PORTBADDR2
address_b[2] => ram_block1a78.PORTBADDR2
address_b[2] => ram_block1a79.PORTBADDR2
address_b[2] => ram_block1a80.PORTBADDR2
address_b[2] => ram_block1a81.PORTBADDR2
address_b[2] => ram_block1a82.PORTBADDR2
address_b[2] => ram_block1a83.PORTBADDR2
address_b[2] => ram_block1a84.PORTBADDR2
address_b[2] => ram_block1a85.PORTBADDR2
address_b[2] => ram_block1a86.PORTBADDR2
address_b[2] => ram_block1a87.PORTBADDR2
address_b[2] => ram_block1a88.PORTBADDR2
address_b[2] => ram_block1a89.PORTBADDR2
address_b[2] => ram_block1a90.PORTBADDR2
address_b[2] => ram_block1a91.PORTBADDR2
address_b[2] => ram_block1a92.PORTBADDR2
address_b[2] => ram_block1a93.PORTBADDR2
address_b[2] => ram_block1a94.PORTBADDR2
address_b[2] => ram_block1a95.PORTBADDR2
address_b[2] => ram_block1a96.PORTBADDR2
address_b[2] => ram_block1a97.PORTBADDR2
address_b[2] => ram_block1a98.PORTBADDR2
address_b[2] => ram_block1a99.PORTBADDR2
address_b[2] => ram_block1a100.PORTBADDR2
address_b[2] => ram_block1a101.PORTBADDR2
address_b[2] => ram_block1a102.PORTBADDR2
address_b[2] => ram_block1a103.PORTBADDR2
address_b[2] => ram_block1a104.PORTBADDR2
address_b[2] => ram_block1a105.PORTBADDR2
address_b[2] => ram_block1a106.PORTBADDR2
address_b[2] => ram_block1a107.PORTBADDR2
address_b[2] => ram_block1a108.PORTBADDR2
address_b[2] => ram_block1a109.PORTBADDR2
address_b[2] => ram_block1a110.PORTBADDR2
address_b[2] => ram_block1a111.PORTBADDR2
address_b[2] => ram_block1a112.PORTBADDR2
address_b[2] => ram_block1a113.PORTBADDR2
address_b[2] => ram_block1a114.PORTBADDR2
address_b[2] => ram_block1a115.PORTBADDR2
address_b[2] => ram_block1a116.PORTBADDR2
address_b[2] => ram_block1a117.PORTBADDR2
address_b[2] => ram_block1a118.PORTBADDR2
address_b[2] => ram_block1a119.PORTBADDR2
address_b[2] => ram_block1a120.PORTBADDR2
address_b[2] => ram_block1a121.PORTBADDR2
address_b[2] => ram_block1a122.PORTBADDR2
address_b[2] => ram_block1a123.PORTBADDR2
address_b[2] => ram_block1a124.PORTBADDR2
address_b[2] => ram_block1a125.PORTBADDR2
address_b[2] => ram_block1a126.PORTBADDR2
address_b[2] => ram_block1a127.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[3] => ram_block1a38.PORTBADDR3
address_b[3] => ram_block1a39.PORTBADDR3
address_b[3] => ram_block1a40.PORTBADDR3
address_b[3] => ram_block1a41.PORTBADDR3
address_b[3] => ram_block1a42.PORTBADDR3
address_b[3] => ram_block1a43.PORTBADDR3
address_b[3] => ram_block1a44.PORTBADDR3
address_b[3] => ram_block1a45.PORTBADDR3
address_b[3] => ram_block1a46.PORTBADDR3
address_b[3] => ram_block1a47.PORTBADDR3
address_b[3] => ram_block1a48.PORTBADDR3
address_b[3] => ram_block1a49.PORTBADDR3
address_b[3] => ram_block1a50.PORTBADDR3
address_b[3] => ram_block1a51.PORTBADDR3
address_b[3] => ram_block1a52.PORTBADDR3
address_b[3] => ram_block1a53.PORTBADDR3
address_b[3] => ram_block1a54.PORTBADDR3
address_b[3] => ram_block1a55.PORTBADDR3
address_b[3] => ram_block1a56.PORTBADDR3
address_b[3] => ram_block1a57.PORTBADDR3
address_b[3] => ram_block1a58.PORTBADDR3
address_b[3] => ram_block1a59.PORTBADDR3
address_b[3] => ram_block1a60.PORTBADDR3
address_b[3] => ram_block1a61.PORTBADDR3
address_b[3] => ram_block1a62.PORTBADDR3
address_b[3] => ram_block1a63.PORTBADDR3
address_b[3] => ram_block1a64.PORTBADDR3
address_b[3] => ram_block1a65.PORTBADDR3
address_b[3] => ram_block1a66.PORTBADDR3
address_b[3] => ram_block1a67.PORTBADDR3
address_b[3] => ram_block1a68.PORTBADDR3
address_b[3] => ram_block1a69.PORTBADDR3
address_b[3] => ram_block1a70.PORTBADDR3
address_b[3] => ram_block1a71.PORTBADDR3
address_b[3] => ram_block1a72.PORTBADDR3
address_b[3] => ram_block1a73.PORTBADDR3
address_b[3] => ram_block1a74.PORTBADDR3
address_b[3] => ram_block1a75.PORTBADDR3
address_b[3] => ram_block1a76.PORTBADDR3
address_b[3] => ram_block1a77.PORTBADDR3
address_b[3] => ram_block1a78.PORTBADDR3
address_b[3] => ram_block1a79.PORTBADDR3
address_b[3] => ram_block1a80.PORTBADDR3
address_b[3] => ram_block1a81.PORTBADDR3
address_b[3] => ram_block1a82.PORTBADDR3
address_b[3] => ram_block1a83.PORTBADDR3
address_b[3] => ram_block1a84.PORTBADDR3
address_b[3] => ram_block1a85.PORTBADDR3
address_b[3] => ram_block1a86.PORTBADDR3
address_b[3] => ram_block1a87.PORTBADDR3
address_b[3] => ram_block1a88.PORTBADDR3
address_b[3] => ram_block1a89.PORTBADDR3
address_b[3] => ram_block1a90.PORTBADDR3
address_b[3] => ram_block1a91.PORTBADDR3
address_b[3] => ram_block1a92.PORTBADDR3
address_b[3] => ram_block1a93.PORTBADDR3
address_b[3] => ram_block1a94.PORTBADDR3
address_b[3] => ram_block1a95.PORTBADDR3
address_b[3] => ram_block1a96.PORTBADDR3
address_b[3] => ram_block1a97.PORTBADDR3
address_b[3] => ram_block1a98.PORTBADDR3
address_b[3] => ram_block1a99.PORTBADDR3
address_b[3] => ram_block1a100.PORTBADDR3
address_b[3] => ram_block1a101.PORTBADDR3
address_b[3] => ram_block1a102.PORTBADDR3
address_b[3] => ram_block1a103.PORTBADDR3
address_b[3] => ram_block1a104.PORTBADDR3
address_b[3] => ram_block1a105.PORTBADDR3
address_b[3] => ram_block1a106.PORTBADDR3
address_b[3] => ram_block1a107.PORTBADDR3
address_b[3] => ram_block1a108.PORTBADDR3
address_b[3] => ram_block1a109.PORTBADDR3
address_b[3] => ram_block1a110.PORTBADDR3
address_b[3] => ram_block1a111.PORTBADDR3
address_b[3] => ram_block1a112.PORTBADDR3
address_b[3] => ram_block1a113.PORTBADDR3
address_b[3] => ram_block1a114.PORTBADDR3
address_b[3] => ram_block1a115.PORTBADDR3
address_b[3] => ram_block1a116.PORTBADDR3
address_b[3] => ram_block1a117.PORTBADDR3
address_b[3] => ram_block1a118.PORTBADDR3
address_b[3] => ram_block1a119.PORTBADDR3
address_b[3] => ram_block1a120.PORTBADDR3
address_b[3] => ram_block1a121.PORTBADDR3
address_b[3] => ram_block1a122.PORTBADDR3
address_b[3] => ram_block1a123.PORTBADDR3
address_b[3] => ram_block1a124.PORTBADDR3
address_b[3] => ram_block1a125.PORTBADDR3
address_b[3] => ram_block1a126.PORTBADDR3
address_b[3] => ram_block1a127.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[4] => ram_block1a36.PORTBADDR4
address_b[4] => ram_block1a37.PORTBADDR4
address_b[4] => ram_block1a38.PORTBADDR4
address_b[4] => ram_block1a39.PORTBADDR4
address_b[4] => ram_block1a40.PORTBADDR4
address_b[4] => ram_block1a41.PORTBADDR4
address_b[4] => ram_block1a42.PORTBADDR4
address_b[4] => ram_block1a43.PORTBADDR4
address_b[4] => ram_block1a44.PORTBADDR4
address_b[4] => ram_block1a45.PORTBADDR4
address_b[4] => ram_block1a46.PORTBADDR4
address_b[4] => ram_block1a47.PORTBADDR4
address_b[4] => ram_block1a48.PORTBADDR4
address_b[4] => ram_block1a49.PORTBADDR4
address_b[4] => ram_block1a50.PORTBADDR4
address_b[4] => ram_block1a51.PORTBADDR4
address_b[4] => ram_block1a52.PORTBADDR4
address_b[4] => ram_block1a53.PORTBADDR4
address_b[4] => ram_block1a54.PORTBADDR4
address_b[4] => ram_block1a55.PORTBADDR4
address_b[4] => ram_block1a56.PORTBADDR4
address_b[4] => ram_block1a57.PORTBADDR4
address_b[4] => ram_block1a58.PORTBADDR4
address_b[4] => ram_block1a59.PORTBADDR4
address_b[4] => ram_block1a60.PORTBADDR4
address_b[4] => ram_block1a61.PORTBADDR4
address_b[4] => ram_block1a62.PORTBADDR4
address_b[4] => ram_block1a63.PORTBADDR4
address_b[4] => ram_block1a64.PORTBADDR4
address_b[4] => ram_block1a65.PORTBADDR4
address_b[4] => ram_block1a66.PORTBADDR4
address_b[4] => ram_block1a67.PORTBADDR4
address_b[4] => ram_block1a68.PORTBADDR4
address_b[4] => ram_block1a69.PORTBADDR4
address_b[4] => ram_block1a70.PORTBADDR4
address_b[4] => ram_block1a71.PORTBADDR4
address_b[4] => ram_block1a72.PORTBADDR4
address_b[4] => ram_block1a73.PORTBADDR4
address_b[4] => ram_block1a74.PORTBADDR4
address_b[4] => ram_block1a75.PORTBADDR4
address_b[4] => ram_block1a76.PORTBADDR4
address_b[4] => ram_block1a77.PORTBADDR4
address_b[4] => ram_block1a78.PORTBADDR4
address_b[4] => ram_block1a79.PORTBADDR4
address_b[4] => ram_block1a80.PORTBADDR4
address_b[4] => ram_block1a81.PORTBADDR4
address_b[4] => ram_block1a82.PORTBADDR4
address_b[4] => ram_block1a83.PORTBADDR4
address_b[4] => ram_block1a84.PORTBADDR4
address_b[4] => ram_block1a85.PORTBADDR4
address_b[4] => ram_block1a86.PORTBADDR4
address_b[4] => ram_block1a87.PORTBADDR4
address_b[4] => ram_block1a88.PORTBADDR4
address_b[4] => ram_block1a89.PORTBADDR4
address_b[4] => ram_block1a90.PORTBADDR4
address_b[4] => ram_block1a91.PORTBADDR4
address_b[4] => ram_block1a92.PORTBADDR4
address_b[4] => ram_block1a93.PORTBADDR4
address_b[4] => ram_block1a94.PORTBADDR4
address_b[4] => ram_block1a95.PORTBADDR4
address_b[4] => ram_block1a96.PORTBADDR4
address_b[4] => ram_block1a97.PORTBADDR4
address_b[4] => ram_block1a98.PORTBADDR4
address_b[4] => ram_block1a99.PORTBADDR4
address_b[4] => ram_block1a100.PORTBADDR4
address_b[4] => ram_block1a101.PORTBADDR4
address_b[4] => ram_block1a102.PORTBADDR4
address_b[4] => ram_block1a103.PORTBADDR4
address_b[4] => ram_block1a104.PORTBADDR4
address_b[4] => ram_block1a105.PORTBADDR4
address_b[4] => ram_block1a106.PORTBADDR4
address_b[4] => ram_block1a107.PORTBADDR4
address_b[4] => ram_block1a108.PORTBADDR4
address_b[4] => ram_block1a109.PORTBADDR4
address_b[4] => ram_block1a110.PORTBADDR4
address_b[4] => ram_block1a111.PORTBADDR4
address_b[4] => ram_block1a112.PORTBADDR4
address_b[4] => ram_block1a113.PORTBADDR4
address_b[4] => ram_block1a114.PORTBADDR4
address_b[4] => ram_block1a115.PORTBADDR4
address_b[4] => ram_block1a116.PORTBADDR4
address_b[4] => ram_block1a117.PORTBADDR4
address_b[4] => ram_block1a118.PORTBADDR4
address_b[4] => ram_block1a119.PORTBADDR4
address_b[4] => ram_block1a120.PORTBADDR4
address_b[4] => ram_block1a121.PORTBADDR4
address_b[4] => ram_block1a122.PORTBADDR4
address_b[4] => ram_block1a123.PORTBADDR4
address_b[4] => ram_block1a124.PORTBADDR4
address_b[4] => ram_block1a125.PORTBADDR4
address_b[4] => ram_block1a126.PORTBADDR4
address_b[4] => ram_block1a127.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[5] => ram_block1a36.PORTBADDR5
address_b[5] => ram_block1a37.PORTBADDR5
address_b[5] => ram_block1a38.PORTBADDR5
address_b[5] => ram_block1a39.PORTBADDR5
address_b[5] => ram_block1a40.PORTBADDR5
address_b[5] => ram_block1a41.PORTBADDR5
address_b[5] => ram_block1a42.PORTBADDR5
address_b[5] => ram_block1a43.PORTBADDR5
address_b[5] => ram_block1a44.PORTBADDR5
address_b[5] => ram_block1a45.PORTBADDR5
address_b[5] => ram_block1a46.PORTBADDR5
address_b[5] => ram_block1a47.PORTBADDR5
address_b[5] => ram_block1a48.PORTBADDR5
address_b[5] => ram_block1a49.PORTBADDR5
address_b[5] => ram_block1a50.PORTBADDR5
address_b[5] => ram_block1a51.PORTBADDR5
address_b[5] => ram_block1a52.PORTBADDR5
address_b[5] => ram_block1a53.PORTBADDR5
address_b[5] => ram_block1a54.PORTBADDR5
address_b[5] => ram_block1a55.PORTBADDR5
address_b[5] => ram_block1a56.PORTBADDR5
address_b[5] => ram_block1a57.PORTBADDR5
address_b[5] => ram_block1a58.PORTBADDR5
address_b[5] => ram_block1a59.PORTBADDR5
address_b[5] => ram_block1a60.PORTBADDR5
address_b[5] => ram_block1a61.PORTBADDR5
address_b[5] => ram_block1a62.PORTBADDR5
address_b[5] => ram_block1a63.PORTBADDR5
address_b[5] => ram_block1a64.PORTBADDR5
address_b[5] => ram_block1a65.PORTBADDR5
address_b[5] => ram_block1a66.PORTBADDR5
address_b[5] => ram_block1a67.PORTBADDR5
address_b[5] => ram_block1a68.PORTBADDR5
address_b[5] => ram_block1a69.PORTBADDR5
address_b[5] => ram_block1a70.PORTBADDR5
address_b[5] => ram_block1a71.PORTBADDR5
address_b[5] => ram_block1a72.PORTBADDR5
address_b[5] => ram_block1a73.PORTBADDR5
address_b[5] => ram_block1a74.PORTBADDR5
address_b[5] => ram_block1a75.PORTBADDR5
address_b[5] => ram_block1a76.PORTBADDR5
address_b[5] => ram_block1a77.PORTBADDR5
address_b[5] => ram_block1a78.PORTBADDR5
address_b[5] => ram_block1a79.PORTBADDR5
address_b[5] => ram_block1a80.PORTBADDR5
address_b[5] => ram_block1a81.PORTBADDR5
address_b[5] => ram_block1a82.PORTBADDR5
address_b[5] => ram_block1a83.PORTBADDR5
address_b[5] => ram_block1a84.PORTBADDR5
address_b[5] => ram_block1a85.PORTBADDR5
address_b[5] => ram_block1a86.PORTBADDR5
address_b[5] => ram_block1a87.PORTBADDR5
address_b[5] => ram_block1a88.PORTBADDR5
address_b[5] => ram_block1a89.PORTBADDR5
address_b[5] => ram_block1a90.PORTBADDR5
address_b[5] => ram_block1a91.PORTBADDR5
address_b[5] => ram_block1a92.PORTBADDR5
address_b[5] => ram_block1a93.PORTBADDR5
address_b[5] => ram_block1a94.PORTBADDR5
address_b[5] => ram_block1a95.PORTBADDR5
address_b[5] => ram_block1a96.PORTBADDR5
address_b[5] => ram_block1a97.PORTBADDR5
address_b[5] => ram_block1a98.PORTBADDR5
address_b[5] => ram_block1a99.PORTBADDR5
address_b[5] => ram_block1a100.PORTBADDR5
address_b[5] => ram_block1a101.PORTBADDR5
address_b[5] => ram_block1a102.PORTBADDR5
address_b[5] => ram_block1a103.PORTBADDR5
address_b[5] => ram_block1a104.PORTBADDR5
address_b[5] => ram_block1a105.PORTBADDR5
address_b[5] => ram_block1a106.PORTBADDR5
address_b[5] => ram_block1a107.PORTBADDR5
address_b[5] => ram_block1a108.PORTBADDR5
address_b[5] => ram_block1a109.PORTBADDR5
address_b[5] => ram_block1a110.PORTBADDR5
address_b[5] => ram_block1a111.PORTBADDR5
address_b[5] => ram_block1a112.PORTBADDR5
address_b[5] => ram_block1a113.PORTBADDR5
address_b[5] => ram_block1a114.PORTBADDR5
address_b[5] => ram_block1a115.PORTBADDR5
address_b[5] => ram_block1a116.PORTBADDR5
address_b[5] => ram_block1a117.PORTBADDR5
address_b[5] => ram_block1a118.PORTBADDR5
address_b[5] => ram_block1a119.PORTBADDR5
address_b[5] => ram_block1a120.PORTBADDR5
address_b[5] => ram_block1a121.PORTBADDR5
address_b[5] => ram_block1a122.PORTBADDR5
address_b[5] => ram_block1a123.PORTBADDR5
address_b[5] => ram_block1a124.PORTBADDR5
address_b[5] => ram_block1a125.PORTBADDR5
address_b[5] => ram_block1a126.PORTBADDR5
address_b[5] => ram_block1a127.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[6] => ram_block1a36.PORTBADDR6
address_b[6] => ram_block1a37.PORTBADDR6
address_b[6] => ram_block1a38.PORTBADDR6
address_b[6] => ram_block1a39.PORTBADDR6
address_b[6] => ram_block1a40.PORTBADDR6
address_b[6] => ram_block1a41.PORTBADDR6
address_b[6] => ram_block1a42.PORTBADDR6
address_b[6] => ram_block1a43.PORTBADDR6
address_b[6] => ram_block1a44.PORTBADDR6
address_b[6] => ram_block1a45.PORTBADDR6
address_b[6] => ram_block1a46.PORTBADDR6
address_b[6] => ram_block1a47.PORTBADDR6
address_b[6] => ram_block1a48.PORTBADDR6
address_b[6] => ram_block1a49.PORTBADDR6
address_b[6] => ram_block1a50.PORTBADDR6
address_b[6] => ram_block1a51.PORTBADDR6
address_b[6] => ram_block1a52.PORTBADDR6
address_b[6] => ram_block1a53.PORTBADDR6
address_b[6] => ram_block1a54.PORTBADDR6
address_b[6] => ram_block1a55.PORTBADDR6
address_b[6] => ram_block1a56.PORTBADDR6
address_b[6] => ram_block1a57.PORTBADDR6
address_b[6] => ram_block1a58.PORTBADDR6
address_b[6] => ram_block1a59.PORTBADDR6
address_b[6] => ram_block1a60.PORTBADDR6
address_b[6] => ram_block1a61.PORTBADDR6
address_b[6] => ram_block1a62.PORTBADDR6
address_b[6] => ram_block1a63.PORTBADDR6
address_b[6] => ram_block1a64.PORTBADDR6
address_b[6] => ram_block1a65.PORTBADDR6
address_b[6] => ram_block1a66.PORTBADDR6
address_b[6] => ram_block1a67.PORTBADDR6
address_b[6] => ram_block1a68.PORTBADDR6
address_b[6] => ram_block1a69.PORTBADDR6
address_b[6] => ram_block1a70.PORTBADDR6
address_b[6] => ram_block1a71.PORTBADDR6
address_b[6] => ram_block1a72.PORTBADDR6
address_b[6] => ram_block1a73.PORTBADDR6
address_b[6] => ram_block1a74.PORTBADDR6
address_b[6] => ram_block1a75.PORTBADDR6
address_b[6] => ram_block1a76.PORTBADDR6
address_b[6] => ram_block1a77.PORTBADDR6
address_b[6] => ram_block1a78.PORTBADDR6
address_b[6] => ram_block1a79.PORTBADDR6
address_b[6] => ram_block1a80.PORTBADDR6
address_b[6] => ram_block1a81.PORTBADDR6
address_b[6] => ram_block1a82.PORTBADDR6
address_b[6] => ram_block1a83.PORTBADDR6
address_b[6] => ram_block1a84.PORTBADDR6
address_b[6] => ram_block1a85.PORTBADDR6
address_b[6] => ram_block1a86.PORTBADDR6
address_b[6] => ram_block1a87.PORTBADDR6
address_b[6] => ram_block1a88.PORTBADDR6
address_b[6] => ram_block1a89.PORTBADDR6
address_b[6] => ram_block1a90.PORTBADDR6
address_b[6] => ram_block1a91.PORTBADDR6
address_b[6] => ram_block1a92.PORTBADDR6
address_b[6] => ram_block1a93.PORTBADDR6
address_b[6] => ram_block1a94.PORTBADDR6
address_b[6] => ram_block1a95.PORTBADDR6
address_b[6] => ram_block1a96.PORTBADDR6
address_b[6] => ram_block1a97.PORTBADDR6
address_b[6] => ram_block1a98.PORTBADDR6
address_b[6] => ram_block1a99.PORTBADDR6
address_b[6] => ram_block1a100.PORTBADDR6
address_b[6] => ram_block1a101.PORTBADDR6
address_b[6] => ram_block1a102.PORTBADDR6
address_b[6] => ram_block1a103.PORTBADDR6
address_b[6] => ram_block1a104.PORTBADDR6
address_b[6] => ram_block1a105.PORTBADDR6
address_b[6] => ram_block1a106.PORTBADDR6
address_b[6] => ram_block1a107.PORTBADDR6
address_b[6] => ram_block1a108.PORTBADDR6
address_b[6] => ram_block1a109.PORTBADDR6
address_b[6] => ram_block1a110.PORTBADDR6
address_b[6] => ram_block1a111.PORTBADDR6
address_b[6] => ram_block1a112.PORTBADDR6
address_b[6] => ram_block1a113.PORTBADDR6
address_b[6] => ram_block1a114.PORTBADDR6
address_b[6] => ram_block1a115.PORTBADDR6
address_b[6] => ram_block1a116.PORTBADDR6
address_b[6] => ram_block1a117.PORTBADDR6
address_b[6] => ram_block1a118.PORTBADDR6
address_b[6] => ram_block1a119.PORTBADDR6
address_b[6] => ram_block1a120.PORTBADDR6
address_b[6] => ram_block1a121.PORTBADDR6
address_b[6] => ram_block1a122.PORTBADDR6
address_b[6] => ram_block1a123.PORTBADDR6
address_b[6] => ram_block1a124.PORTBADDR6
address_b[6] => ram_block1a125.PORTBADDR6
address_b[6] => ram_block1a126.PORTBADDR6
address_b[6] => ram_block1a127.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
address_b[7] => ram_block1a36.PORTBADDR7
address_b[7] => ram_block1a37.PORTBADDR7
address_b[7] => ram_block1a38.PORTBADDR7
address_b[7] => ram_block1a39.PORTBADDR7
address_b[7] => ram_block1a40.PORTBADDR7
address_b[7] => ram_block1a41.PORTBADDR7
address_b[7] => ram_block1a42.PORTBADDR7
address_b[7] => ram_block1a43.PORTBADDR7
address_b[7] => ram_block1a44.PORTBADDR7
address_b[7] => ram_block1a45.PORTBADDR7
address_b[7] => ram_block1a46.PORTBADDR7
address_b[7] => ram_block1a47.PORTBADDR7
address_b[7] => ram_block1a48.PORTBADDR7
address_b[7] => ram_block1a49.PORTBADDR7
address_b[7] => ram_block1a50.PORTBADDR7
address_b[7] => ram_block1a51.PORTBADDR7
address_b[7] => ram_block1a52.PORTBADDR7
address_b[7] => ram_block1a53.PORTBADDR7
address_b[7] => ram_block1a54.PORTBADDR7
address_b[7] => ram_block1a55.PORTBADDR7
address_b[7] => ram_block1a56.PORTBADDR7
address_b[7] => ram_block1a57.PORTBADDR7
address_b[7] => ram_block1a58.PORTBADDR7
address_b[7] => ram_block1a59.PORTBADDR7
address_b[7] => ram_block1a60.PORTBADDR7
address_b[7] => ram_block1a61.PORTBADDR7
address_b[7] => ram_block1a62.PORTBADDR7
address_b[7] => ram_block1a63.PORTBADDR7
address_b[7] => ram_block1a64.PORTBADDR7
address_b[7] => ram_block1a65.PORTBADDR7
address_b[7] => ram_block1a66.PORTBADDR7
address_b[7] => ram_block1a67.PORTBADDR7
address_b[7] => ram_block1a68.PORTBADDR7
address_b[7] => ram_block1a69.PORTBADDR7
address_b[7] => ram_block1a70.PORTBADDR7
address_b[7] => ram_block1a71.PORTBADDR7
address_b[7] => ram_block1a72.PORTBADDR7
address_b[7] => ram_block1a73.PORTBADDR7
address_b[7] => ram_block1a74.PORTBADDR7
address_b[7] => ram_block1a75.PORTBADDR7
address_b[7] => ram_block1a76.PORTBADDR7
address_b[7] => ram_block1a77.PORTBADDR7
address_b[7] => ram_block1a78.PORTBADDR7
address_b[7] => ram_block1a79.PORTBADDR7
address_b[7] => ram_block1a80.PORTBADDR7
address_b[7] => ram_block1a81.PORTBADDR7
address_b[7] => ram_block1a82.PORTBADDR7
address_b[7] => ram_block1a83.PORTBADDR7
address_b[7] => ram_block1a84.PORTBADDR7
address_b[7] => ram_block1a85.PORTBADDR7
address_b[7] => ram_block1a86.PORTBADDR7
address_b[7] => ram_block1a87.PORTBADDR7
address_b[7] => ram_block1a88.PORTBADDR7
address_b[7] => ram_block1a89.PORTBADDR7
address_b[7] => ram_block1a90.PORTBADDR7
address_b[7] => ram_block1a91.PORTBADDR7
address_b[7] => ram_block1a92.PORTBADDR7
address_b[7] => ram_block1a93.PORTBADDR7
address_b[7] => ram_block1a94.PORTBADDR7
address_b[7] => ram_block1a95.PORTBADDR7
address_b[7] => ram_block1a96.PORTBADDR7
address_b[7] => ram_block1a97.PORTBADDR7
address_b[7] => ram_block1a98.PORTBADDR7
address_b[7] => ram_block1a99.PORTBADDR7
address_b[7] => ram_block1a100.PORTBADDR7
address_b[7] => ram_block1a101.PORTBADDR7
address_b[7] => ram_block1a102.PORTBADDR7
address_b[7] => ram_block1a103.PORTBADDR7
address_b[7] => ram_block1a104.PORTBADDR7
address_b[7] => ram_block1a105.PORTBADDR7
address_b[7] => ram_block1a106.PORTBADDR7
address_b[7] => ram_block1a107.PORTBADDR7
address_b[7] => ram_block1a108.PORTBADDR7
address_b[7] => ram_block1a109.PORTBADDR7
address_b[7] => ram_block1a110.PORTBADDR7
address_b[7] => ram_block1a111.PORTBADDR7
address_b[7] => ram_block1a112.PORTBADDR7
address_b[7] => ram_block1a113.PORTBADDR7
address_b[7] => ram_block1a114.PORTBADDR7
address_b[7] => ram_block1a115.PORTBADDR7
address_b[7] => ram_block1a116.PORTBADDR7
address_b[7] => ram_block1a117.PORTBADDR7
address_b[7] => ram_block1a118.PORTBADDR7
address_b[7] => ram_block1a119.PORTBADDR7
address_b[7] => ram_block1a120.PORTBADDR7
address_b[7] => ram_block1a121.PORTBADDR7
address_b[7] => ram_block1a122.PORTBADDR7
address_b[7] => ram_block1a123.PORTBADDR7
address_b[7] => ram_block1a124.PORTBADDR7
address_b[7] => ram_block1a125.PORTBADDR7
address_b[7] => ram_block1a126.PORTBADDR7
address_b[7] => ram_block1a127.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[8] => ram_block1a32.PORTBADDR8
address_b[8] => ram_block1a33.PORTBADDR8
address_b[8] => ram_block1a34.PORTBADDR8
address_b[8] => ram_block1a35.PORTBADDR8
address_b[8] => ram_block1a36.PORTBADDR8
address_b[8] => ram_block1a37.PORTBADDR8
address_b[8] => ram_block1a38.PORTBADDR8
address_b[8] => ram_block1a39.PORTBADDR8
address_b[8] => ram_block1a40.PORTBADDR8
address_b[8] => ram_block1a41.PORTBADDR8
address_b[8] => ram_block1a42.PORTBADDR8
address_b[8] => ram_block1a43.PORTBADDR8
address_b[8] => ram_block1a44.PORTBADDR8
address_b[8] => ram_block1a45.PORTBADDR8
address_b[8] => ram_block1a46.PORTBADDR8
address_b[8] => ram_block1a47.PORTBADDR8
address_b[8] => ram_block1a48.PORTBADDR8
address_b[8] => ram_block1a49.PORTBADDR8
address_b[8] => ram_block1a50.PORTBADDR8
address_b[8] => ram_block1a51.PORTBADDR8
address_b[8] => ram_block1a52.PORTBADDR8
address_b[8] => ram_block1a53.PORTBADDR8
address_b[8] => ram_block1a54.PORTBADDR8
address_b[8] => ram_block1a55.PORTBADDR8
address_b[8] => ram_block1a56.PORTBADDR8
address_b[8] => ram_block1a57.PORTBADDR8
address_b[8] => ram_block1a58.PORTBADDR8
address_b[8] => ram_block1a59.PORTBADDR8
address_b[8] => ram_block1a60.PORTBADDR8
address_b[8] => ram_block1a61.PORTBADDR8
address_b[8] => ram_block1a62.PORTBADDR8
address_b[8] => ram_block1a63.PORTBADDR8
address_b[8] => ram_block1a64.PORTBADDR8
address_b[8] => ram_block1a65.PORTBADDR8
address_b[8] => ram_block1a66.PORTBADDR8
address_b[8] => ram_block1a67.PORTBADDR8
address_b[8] => ram_block1a68.PORTBADDR8
address_b[8] => ram_block1a69.PORTBADDR8
address_b[8] => ram_block1a70.PORTBADDR8
address_b[8] => ram_block1a71.PORTBADDR8
address_b[8] => ram_block1a72.PORTBADDR8
address_b[8] => ram_block1a73.PORTBADDR8
address_b[8] => ram_block1a74.PORTBADDR8
address_b[8] => ram_block1a75.PORTBADDR8
address_b[8] => ram_block1a76.PORTBADDR8
address_b[8] => ram_block1a77.PORTBADDR8
address_b[8] => ram_block1a78.PORTBADDR8
address_b[8] => ram_block1a79.PORTBADDR8
address_b[8] => ram_block1a80.PORTBADDR8
address_b[8] => ram_block1a81.PORTBADDR8
address_b[8] => ram_block1a82.PORTBADDR8
address_b[8] => ram_block1a83.PORTBADDR8
address_b[8] => ram_block1a84.PORTBADDR8
address_b[8] => ram_block1a85.PORTBADDR8
address_b[8] => ram_block1a86.PORTBADDR8
address_b[8] => ram_block1a87.PORTBADDR8
address_b[8] => ram_block1a88.PORTBADDR8
address_b[8] => ram_block1a89.PORTBADDR8
address_b[8] => ram_block1a90.PORTBADDR8
address_b[8] => ram_block1a91.PORTBADDR8
address_b[8] => ram_block1a92.PORTBADDR8
address_b[8] => ram_block1a93.PORTBADDR8
address_b[8] => ram_block1a94.PORTBADDR8
address_b[8] => ram_block1a95.PORTBADDR8
address_b[8] => ram_block1a96.PORTBADDR8
address_b[8] => ram_block1a97.PORTBADDR8
address_b[8] => ram_block1a98.PORTBADDR8
address_b[8] => ram_block1a99.PORTBADDR8
address_b[8] => ram_block1a100.PORTBADDR8
address_b[8] => ram_block1a101.PORTBADDR8
address_b[8] => ram_block1a102.PORTBADDR8
address_b[8] => ram_block1a103.PORTBADDR8
address_b[8] => ram_block1a104.PORTBADDR8
address_b[8] => ram_block1a105.PORTBADDR8
address_b[8] => ram_block1a106.PORTBADDR8
address_b[8] => ram_block1a107.PORTBADDR8
address_b[8] => ram_block1a108.PORTBADDR8
address_b[8] => ram_block1a109.PORTBADDR8
address_b[8] => ram_block1a110.PORTBADDR8
address_b[8] => ram_block1a111.PORTBADDR8
address_b[8] => ram_block1a112.PORTBADDR8
address_b[8] => ram_block1a113.PORTBADDR8
address_b[8] => ram_block1a114.PORTBADDR8
address_b[8] => ram_block1a115.PORTBADDR8
address_b[8] => ram_block1a116.PORTBADDR8
address_b[8] => ram_block1a117.PORTBADDR8
address_b[8] => ram_block1a118.PORTBADDR8
address_b[8] => ram_block1a119.PORTBADDR8
address_b[8] => ram_block1a120.PORTBADDR8
address_b[8] => ram_block1a121.PORTBADDR8
address_b[8] => ram_block1a122.PORTBADDR8
address_b[8] => ram_block1a123.PORTBADDR8
address_b[8] => ram_block1a124.PORTBADDR8
address_b[8] => ram_block1a125.PORTBADDR8
address_b[8] => ram_block1a126.PORTBADDR8
address_b[8] => ram_block1a127.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
address_b[9] => ram_block1a32.PORTBADDR9
address_b[9] => ram_block1a33.PORTBADDR9
address_b[9] => ram_block1a34.PORTBADDR9
address_b[9] => ram_block1a35.PORTBADDR9
address_b[9] => ram_block1a36.PORTBADDR9
address_b[9] => ram_block1a37.PORTBADDR9
address_b[9] => ram_block1a38.PORTBADDR9
address_b[9] => ram_block1a39.PORTBADDR9
address_b[9] => ram_block1a40.PORTBADDR9
address_b[9] => ram_block1a41.PORTBADDR9
address_b[9] => ram_block1a42.PORTBADDR9
address_b[9] => ram_block1a43.PORTBADDR9
address_b[9] => ram_block1a44.PORTBADDR9
address_b[9] => ram_block1a45.PORTBADDR9
address_b[9] => ram_block1a46.PORTBADDR9
address_b[9] => ram_block1a47.PORTBADDR9
address_b[9] => ram_block1a48.PORTBADDR9
address_b[9] => ram_block1a49.PORTBADDR9
address_b[9] => ram_block1a50.PORTBADDR9
address_b[9] => ram_block1a51.PORTBADDR9
address_b[9] => ram_block1a52.PORTBADDR9
address_b[9] => ram_block1a53.PORTBADDR9
address_b[9] => ram_block1a54.PORTBADDR9
address_b[9] => ram_block1a55.PORTBADDR9
address_b[9] => ram_block1a56.PORTBADDR9
address_b[9] => ram_block1a57.PORTBADDR9
address_b[9] => ram_block1a58.PORTBADDR9
address_b[9] => ram_block1a59.PORTBADDR9
address_b[9] => ram_block1a60.PORTBADDR9
address_b[9] => ram_block1a61.PORTBADDR9
address_b[9] => ram_block1a62.PORTBADDR9
address_b[9] => ram_block1a63.PORTBADDR9
address_b[9] => ram_block1a64.PORTBADDR9
address_b[9] => ram_block1a65.PORTBADDR9
address_b[9] => ram_block1a66.PORTBADDR9
address_b[9] => ram_block1a67.PORTBADDR9
address_b[9] => ram_block1a68.PORTBADDR9
address_b[9] => ram_block1a69.PORTBADDR9
address_b[9] => ram_block1a70.PORTBADDR9
address_b[9] => ram_block1a71.PORTBADDR9
address_b[9] => ram_block1a72.PORTBADDR9
address_b[9] => ram_block1a73.PORTBADDR9
address_b[9] => ram_block1a74.PORTBADDR9
address_b[9] => ram_block1a75.PORTBADDR9
address_b[9] => ram_block1a76.PORTBADDR9
address_b[9] => ram_block1a77.PORTBADDR9
address_b[9] => ram_block1a78.PORTBADDR9
address_b[9] => ram_block1a79.PORTBADDR9
address_b[9] => ram_block1a80.PORTBADDR9
address_b[9] => ram_block1a81.PORTBADDR9
address_b[9] => ram_block1a82.PORTBADDR9
address_b[9] => ram_block1a83.PORTBADDR9
address_b[9] => ram_block1a84.PORTBADDR9
address_b[9] => ram_block1a85.PORTBADDR9
address_b[9] => ram_block1a86.PORTBADDR9
address_b[9] => ram_block1a87.PORTBADDR9
address_b[9] => ram_block1a88.PORTBADDR9
address_b[9] => ram_block1a89.PORTBADDR9
address_b[9] => ram_block1a90.PORTBADDR9
address_b[9] => ram_block1a91.PORTBADDR9
address_b[9] => ram_block1a92.PORTBADDR9
address_b[9] => ram_block1a93.PORTBADDR9
address_b[9] => ram_block1a94.PORTBADDR9
address_b[9] => ram_block1a95.PORTBADDR9
address_b[9] => ram_block1a96.PORTBADDR9
address_b[9] => ram_block1a97.PORTBADDR9
address_b[9] => ram_block1a98.PORTBADDR9
address_b[9] => ram_block1a99.PORTBADDR9
address_b[9] => ram_block1a100.PORTBADDR9
address_b[9] => ram_block1a101.PORTBADDR9
address_b[9] => ram_block1a102.PORTBADDR9
address_b[9] => ram_block1a103.PORTBADDR9
address_b[9] => ram_block1a104.PORTBADDR9
address_b[9] => ram_block1a105.PORTBADDR9
address_b[9] => ram_block1a106.PORTBADDR9
address_b[9] => ram_block1a107.PORTBADDR9
address_b[9] => ram_block1a108.PORTBADDR9
address_b[9] => ram_block1a109.PORTBADDR9
address_b[9] => ram_block1a110.PORTBADDR9
address_b[9] => ram_block1a111.PORTBADDR9
address_b[9] => ram_block1a112.PORTBADDR9
address_b[9] => ram_block1a113.PORTBADDR9
address_b[9] => ram_block1a114.PORTBADDR9
address_b[9] => ram_block1a115.PORTBADDR9
address_b[9] => ram_block1a116.PORTBADDR9
address_b[9] => ram_block1a117.PORTBADDR9
address_b[9] => ram_block1a118.PORTBADDR9
address_b[9] => ram_block1a119.PORTBADDR9
address_b[9] => ram_block1a120.PORTBADDR9
address_b[9] => ram_block1a121.PORTBADDR9
address_b[9] => ram_block1a122.PORTBADDR9
address_b[9] => ram_block1a123.PORTBADDR9
address_b[9] => ram_block1a124.PORTBADDR9
address_b[9] => ram_block1a125.PORTBADDR9
address_b[9] => ram_block1a126.PORTBADDR9
address_b[9] => ram_block1a127.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[10] => ram_block1a18.PORTBADDR10
address_b[10] => ram_block1a19.PORTBADDR10
address_b[10] => ram_block1a20.PORTBADDR10
address_b[10] => ram_block1a21.PORTBADDR10
address_b[10] => ram_block1a22.PORTBADDR10
address_b[10] => ram_block1a23.PORTBADDR10
address_b[10] => ram_block1a24.PORTBADDR10
address_b[10] => ram_block1a25.PORTBADDR10
address_b[10] => ram_block1a26.PORTBADDR10
address_b[10] => ram_block1a27.PORTBADDR10
address_b[10] => ram_block1a28.PORTBADDR10
address_b[10] => ram_block1a29.PORTBADDR10
address_b[10] => ram_block1a30.PORTBADDR10
address_b[10] => ram_block1a31.PORTBADDR10
address_b[10] => ram_block1a32.PORTBADDR10
address_b[10] => ram_block1a33.PORTBADDR10
address_b[10] => ram_block1a34.PORTBADDR10
address_b[10] => ram_block1a35.PORTBADDR10
address_b[10] => ram_block1a36.PORTBADDR10
address_b[10] => ram_block1a37.PORTBADDR10
address_b[10] => ram_block1a38.PORTBADDR10
address_b[10] => ram_block1a39.PORTBADDR10
address_b[10] => ram_block1a40.PORTBADDR10
address_b[10] => ram_block1a41.PORTBADDR10
address_b[10] => ram_block1a42.PORTBADDR10
address_b[10] => ram_block1a43.PORTBADDR10
address_b[10] => ram_block1a44.PORTBADDR10
address_b[10] => ram_block1a45.PORTBADDR10
address_b[10] => ram_block1a46.PORTBADDR10
address_b[10] => ram_block1a47.PORTBADDR10
address_b[10] => ram_block1a48.PORTBADDR10
address_b[10] => ram_block1a49.PORTBADDR10
address_b[10] => ram_block1a50.PORTBADDR10
address_b[10] => ram_block1a51.PORTBADDR10
address_b[10] => ram_block1a52.PORTBADDR10
address_b[10] => ram_block1a53.PORTBADDR10
address_b[10] => ram_block1a54.PORTBADDR10
address_b[10] => ram_block1a55.PORTBADDR10
address_b[10] => ram_block1a56.PORTBADDR10
address_b[10] => ram_block1a57.PORTBADDR10
address_b[10] => ram_block1a58.PORTBADDR10
address_b[10] => ram_block1a59.PORTBADDR10
address_b[10] => ram_block1a60.PORTBADDR10
address_b[10] => ram_block1a61.PORTBADDR10
address_b[10] => ram_block1a62.PORTBADDR10
address_b[10] => ram_block1a63.PORTBADDR10
address_b[10] => ram_block1a64.PORTBADDR10
address_b[10] => ram_block1a65.PORTBADDR10
address_b[10] => ram_block1a66.PORTBADDR10
address_b[10] => ram_block1a67.PORTBADDR10
address_b[10] => ram_block1a68.PORTBADDR10
address_b[10] => ram_block1a69.PORTBADDR10
address_b[10] => ram_block1a70.PORTBADDR10
address_b[10] => ram_block1a71.PORTBADDR10
address_b[10] => ram_block1a72.PORTBADDR10
address_b[10] => ram_block1a73.PORTBADDR10
address_b[10] => ram_block1a74.PORTBADDR10
address_b[10] => ram_block1a75.PORTBADDR10
address_b[10] => ram_block1a76.PORTBADDR10
address_b[10] => ram_block1a77.PORTBADDR10
address_b[10] => ram_block1a78.PORTBADDR10
address_b[10] => ram_block1a79.PORTBADDR10
address_b[10] => ram_block1a80.PORTBADDR10
address_b[10] => ram_block1a81.PORTBADDR10
address_b[10] => ram_block1a82.PORTBADDR10
address_b[10] => ram_block1a83.PORTBADDR10
address_b[10] => ram_block1a84.PORTBADDR10
address_b[10] => ram_block1a85.PORTBADDR10
address_b[10] => ram_block1a86.PORTBADDR10
address_b[10] => ram_block1a87.PORTBADDR10
address_b[10] => ram_block1a88.PORTBADDR10
address_b[10] => ram_block1a89.PORTBADDR10
address_b[10] => ram_block1a90.PORTBADDR10
address_b[10] => ram_block1a91.PORTBADDR10
address_b[10] => ram_block1a92.PORTBADDR10
address_b[10] => ram_block1a93.PORTBADDR10
address_b[10] => ram_block1a94.PORTBADDR10
address_b[10] => ram_block1a95.PORTBADDR10
address_b[10] => ram_block1a96.PORTBADDR10
address_b[10] => ram_block1a97.PORTBADDR10
address_b[10] => ram_block1a98.PORTBADDR10
address_b[10] => ram_block1a99.PORTBADDR10
address_b[10] => ram_block1a100.PORTBADDR10
address_b[10] => ram_block1a101.PORTBADDR10
address_b[10] => ram_block1a102.PORTBADDR10
address_b[10] => ram_block1a103.PORTBADDR10
address_b[10] => ram_block1a104.PORTBADDR10
address_b[10] => ram_block1a105.PORTBADDR10
address_b[10] => ram_block1a106.PORTBADDR10
address_b[10] => ram_block1a107.PORTBADDR10
address_b[10] => ram_block1a108.PORTBADDR10
address_b[10] => ram_block1a109.PORTBADDR10
address_b[10] => ram_block1a110.PORTBADDR10
address_b[10] => ram_block1a111.PORTBADDR10
address_b[10] => ram_block1a112.PORTBADDR10
address_b[10] => ram_block1a113.PORTBADDR10
address_b[10] => ram_block1a114.PORTBADDR10
address_b[10] => ram_block1a115.PORTBADDR10
address_b[10] => ram_block1a116.PORTBADDR10
address_b[10] => ram_block1a117.PORTBADDR10
address_b[10] => ram_block1a118.PORTBADDR10
address_b[10] => ram_block1a119.PORTBADDR10
address_b[10] => ram_block1a120.PORTBADDR10
address_b[10] => ram_block1a121.PORTBADDR10
address_b[10] => ram_block1a122.PORTBADDR10
address_b[10] => ram_block1a123.PORTBADDR10
address_b[10] => ram_block1a124.PORTBADDR10
address_b[10] => ram_block1a125.PORTBADDR10
address_b[10] => ram_block1a126.PORTBADDR10
address_b[10] => ram_block1a127.PORTBADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => ram_block1a64.CLK0
clock0 => ram_block1a65.CLK0
clock0 => ram_block1a66.CLK0
clock0 => ram_block1a67.CLK0
clock0 => ram_block1a68.CLK0
clock0 => ram_block1a69.CLK0
clock0 => ram_block1a70.CLK0
clock0 => ram_block1a71.CLK0
clock0 => ram_block1a72.CLK0
clock0 => ram_block1a73.CLK0
clock0 => ram_block1a74.CLK0
clock0 => ram_block1a75.CLK0
clock0 => ram_block1a76.CLK0
clock0 => ram_block1a77.CLK0
clock0 => ram_block1a78.CLK0
clock0 => ram_block1a79.CLK0
clock0 => ram_block1a80.CLK0
clock0 => ram_block1a81.CLK0
clock0 => ram_block1a82.CLK0
clock0 => ram_block1a83.CLK0
clock0 => ram_block1a84.CLK0
clock0 => ram_block1a85.CLK0
clock0 => ram_block1a86.CLK0
clock0 => ram_block1a87.CLK0
clock0 => ram_block1a88.CLK0
clock0 => ram_block1a89.CLK0
clock0 => ram_block1a90.CLK0
clock0 => ram_block1a91.CLK0
clock0 => ram_block1a92.CLK0
clock0 => ram_block1a93.CLK0
clock0 => ram_block1a94.CLK0
clock0 => ram_block1a95.CLK0
clock0 => ram_block1a96.CLK0
clock0 => ram_block1a97.CLK0
clock0 => ram_block1a98.CLK0
clock0 => ram_block1a99.CLK0
clock0 => ram_block1a100.CLK0
clock0 => ram_block1a101.CLK0
clock0 => ram_block1a102.CLK0
clock0 => ram_block1a103.CLK0
clock0 => ram_block1a104.CLK0
clock0 => ram_block1a105.CLK0
clock0 => ram_block1a106.CLK0
clock0 => ram_block1a107.CLK0
clock0 => ram_block1a108.CLK0
clock0 => ram_block1a109.CLK0
clock0 => ram_block1a110.CLK0
clock0 => ram_block1a111.CLK0
clock0 => ram_block1a112.CLK0
clock0 => ram_block1a113.CLK0
clock0 => ram_block1a114.CLK0
clock0 => ram_block1a115.CLK0
clock0 => ram_block1a116.CLK0
clock0 => ram_block1a117.CLK0
clock0 => ram_block1a118.CLK0
clock0 => ram_block1a119.CLK0
clock0 => ram_block1a120.CLK0
clock0 => ram_block1a121.CLK0
clock0 => ram_block1a122.CLK0
clock0 => ram_block1a123.CLK0
clock0 => ram_block1a124.CLK0
clock0 => ram_block1a125.CLK0
clock0 => ram_block1a126.CLK0
clock0 => ram_block1a127.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clock1 => ram_block1a36.CLK1
clock1 => ram_block1a37.CLK1
clock1 => ram_block1a38.CLK1
clock1 => ram_block1a39.CLK1
clock1 => ram_block1a40.CLK1
clock1 => ram_block1a41.CLK1
clock1 => ram_block1a42.CLK1
clock1 => ram_block1a43.CLK1
clock1 => ram_block1a44.CLK1
clock1 => ram_block1a45.CLK1
clock1 => ram_block1a46.CLK1
clock1 => ram_block1a47.CLK1
clock1 => ram_block1a48.CLK1
clock1 => ram_block1a49.CLK1
clock1 => ram_block1a50.CLK1
clock1 => ram_block1a51.CLK1
clock1 => ram_block1a52.CLK1
clock1 => ram_block1a53.CLK1
clock1 => ram_block1a54.CLK1
clock1 => ram_block1a55.CLK1
clock1 => ram_block1a56.CLK1
clock1 => ram_block1a57.CLK1
clock1 => ram_block1a58.CLK1
clock1 => ram_block1a59.CLK1
clock1 => ram_block1a60.CLK1
clock1 => ram_block1a61.CLK1
clock1 => ram_block1a62.CLK1
clock1 => ram_block1a63.CLK1
clock1 => ram_block1a64.CLK1
clock1 => ram_block1a65.CLK1
clock1 => ram_block1a66.CLK1
clock1 => ram_block1a67.CLK1
clock1 => ram_block1a68.CLK1
clock1 => ram_block1a69.CLK1
clock1 => ram_block1a70.CLK1
clock1 => ram_block1a71.CLK1
clock1 => ram_block1a72.CLK1
clock1 => ram_block1a73.CLK1
clock1 => ram_block1a74.CLK1
clock1 => ram_block1a75.CLK1
clock1 => ram_block1a76.CLK1
clock1 => ram_block1a77.CLK1
clock1 => ram_block1a78.CLK1
clock1 => ram_block1a79.CLK1
clock1 => ram_block1a80.CLK1
clock1 => ram_block1a81.CLK1
clock1 => ram_block1a82.CLK1
clock1 => ram_block1a83.CLK1
clock1 => ram_block1a84.CLK1
clock1 => ram_block1a85.CLK1
clock1 => ram_block1a86.CLK1
clock1 => ram_block1a87.CLK1
clock1 => ram_block1a88.CLK1
clock1 => ram_block1a89.CLK1
clock1 => ram_block1a90.CLK1
clock1 => ram_block1a91.CLK1
clock1 => ram_block1a92.CLK1
clock1 => ram_block1a93.CLK1
clock1 => ram_block1a94.CLK1
clock1 => ram_block1a95.CLK1
clock1 => ram_block1a96.CLK1
clock1 => ram_block1a97.CLK1
clock1 => ram_block1a98.CLK1
clock1 => ram_block1a99.CLK1
clock1 => ram_block1a100.CLK1
clock1 => ram_block1a101.CLK1
clock1 => ram_block1a102.CLK1
clock1 => ram_block1a103.CLK1
clock1 => ram_block1a104.CLK1
clock1 => ram_block1a105.CLK1
clock1 => ram_block1a106.CLK1
clock1 => ram_block1a107.CLK1
clock1 => ram_block1a108.CLK1
clock1 => ram_block1a109.CLK1
clock1 => ram_block1a110.CLK1
clock1 => ram_block1a111.CLK1
clock1 => ram_block1a112.CLK1
clock1 => ram_block1a113.CLK1
clock1 => ram_block1a114.CLK1
clock1 => ram_block1a115.CLK1
clock1 => ram_block1a116.CLK1
clock1 => ram_block1a117.CLK1
clock1 => ram_block1a118.CLK1
clock1 => ram_block1a119.CLK1
clock1 => ram_block1a120.CLK1
clock1 => ram_block1a121.CLK1
clock1 => ram_block1a122.CLK1
clock1 => ram_block1a123.CLK1
clock1 => ram_block1a124.CLK1
clock1 => ram_block1a125.CLK1
clock1 => ram_block1a126.CLK1
clock1 => ram_block1a127.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
clocken1 => ram_block1a32.ENA1
clocken1 => ram_block1a33.ENA1
clocken1 => ram_block1a34.ENA1
clocken1 => ram_block1a35.ENA1
clocken1 => ram_block1a36.ENA1
clocken1 => ram_block1a37.ENA1
clocken1 => ram_block1a38.ENA1
clocken1 => ram_block1a39.ENA1
clocken1 => ram_block1a40.ENA1
clocken1 => ram_block1a41.ENA1
clocken1 => ram_block1a42.ENA1
clocken1 => ram_block1a43.ENA1
clocken1 => ram_block1a44.ENA1
clocken1 => ram_block1a45.ENA1
clocken1 => ram_block1a46.ENA1
clocken1 => ram_block1a47.ENA1
clocken1 => ram_block1a48.ENA1
clocken1 => ram_block1a49.ENA1
clocken1 => ram_block1a50.ENA1
clocken1 => ram_block1a51.ENA1
clocken1 => ram_block1a52.ENA1
clocken1 => ram_block1a53.ENA1
clocken1 => ram_block1a54.ENA1
clocken1 => ram_block1a55.ENA1
clocken1 => ram_block1a56.ENA1
clocken1 => ram_block1a57.ENA1
clocken1 => ram_block1a58.ENA1
clocken1 => ram_block1a59.ENA1
clocken1 => ram_block1a60.ENA1
clocken1 => ram_block1a61.ENA1
clocken1 => ram_block1a62.ENA1
clocken1 => ram_block1a63.ENA1
clocken1 => ram_block1a64.ENA1
clocken1 => ram_block1a65.ENA1
clocken1 => ram_block1a66.ENA1
clocken1 => ram_block1a67.ENA1
clocken1 => ram_block1a68.ENA1
clocken1 => ram_block1a69.ENA1
clocken1 => ram_block1a70.ENA1
clocken1 => ram_block1a71.ENA1
clocken1 => ram_block1a72.ENA1
clocken1 => ram_block1a73.ENA1
clocken1 => ram_block1a74.ENA1
clocken1 => ram_block1a75.ENA1
clocken1 => ram_block1a76.ENA1
clocken1 => ram_block1a77.ENA1
clocken1 => ram_block1a78.ENA1
clocken1 => ram_block1a79.ENA1
clocken1 => ram_block1a80.ENA1
clocken1 => ram_block1a81.ENA1
clocken1 => ram_block1a82.ENA1
clocken1 => ram_block1a83.ENA1
clocken1 => ram_block1a84.ENA1
clocken1 => ram_block1a85.ENA1
clocken1 => ram_block1a86.ENA1
clocken1 => ram_block1a87.ENA1
clocken1 => ram_block1a88.ENA1
clocken1 => ram_block1a89.ENA1
clocken1 => ram_block1a90.ENA1
clocken1 => ram_block1a91.ENA1
clocken1 => ram_block1a92.ENA1
clocken1 => ram_block1a93.ENA1
clocken1 => ram_block1a94.ENA1
clocken1 => ram_block1a95.ENA1
clocken1 => ram_block1a96.ENA1
clocken1 => ram_block1a97.ENA1
clocken1 => ram_block1a98.ENA1
clocken1 => ram_block1a99.ENA1
clocken1 => ram_block1a100.ENA1
clocken1 => ram_block1a101.ENA1
clocken1 => ram_block1a102.ENA1
clocken1 => ram_block1a103.ENA1
clocken1 => ram_block1a104.ENA1
clocken1 => ram_block1a105.ENA1
clocken1 => ram_block1a106.ENA1
clocken1 => ram_block1a107.ENA1
clocken1 => ram_block1a108.ENA1
clocken1 => ram_block1a109.ENA1
clocken1 => ram_block1a110.ENA1
clocken1 => ram_block1a111.ENA1
clocken1 => ram_block1a112.ENA1
clocken1 => ram_block1a113.ENA1
clocken1 => ram_block1a114.ENA1
clocken1 => ram_block1a115.ENA1
clocken1 => ram_block1a116.ENA1
clocken1 => ram_block1a117.ENA1
clocken1 => ram_block1a118.ENA1
clocken1 => ram_block1a119.ENA1
clocken1 => ram_block1a120.ENA1
clocken1 => ram_block1a121.ENA1
clocken1 => ram_block1a122.ENA1
clocken1 => ram_block1a123.ENA1
clocken1 => ram_block1a124.ENA1
clocken1 => ram_block1a125.ENA1
clocken1 => ram_block1a126.ENA1
clocken1 => ram_block1a127.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
data_a[40] => ram_block1a40.PORTADATAIN
data_a[41] => ram_block1a41.PORTADATAIN
data_a[42] => ram_block1a42.PORTADATAIN
data_a[43] => ram_block1a43.PORTADATAIN
data_a[44] => ram_block1a44.PORTADATAIN
data_a[45] => ram_block1a45.PORTADATAIN
data_a[46] => ram_block1a46.PORTADATAIN
data_a[47] => ram_block1a47.PORTADATAIN
data_a[48] => ram_block1a48.PORTADATAIN
data_a[49] => ram_block1a49.PORTADATAIN
data_a[50] => ram_block1a50.PORTADATAIN
data_a[51] => ram_block1a51.PORTADATAIN
data_a[52] => ram_block1a52.PORTADATAIN
data_a[53] => ram_block1a53.PORTADATAIN
data_a[54] => ram_block1a54.PORTADATAIN
data_a[55] => ram_block1a55.PORTADATAIN
data_a[56] => ram_block1a56.PORTADATAIN
data_a[57] => ram_block1a57.PORTADATAIN
data_a[58] => ram_block1a58.PORTADATAIN
data_a[59] => ram_block1a59.PORTADATAIN
data_a[60] => ram_block1a60.PORTADATAIN
data_a[61] => ram_block1a61.PORTADATAIN
data_a[62] => ram_block1a62.PORTADATAIN
data_a[63] => ram_block1a63.PORTADATAIN
data_a[64] => ram_block1a64.PORTADATAIN
data_a[65] => ram_block1a65.PORTADATAIN
data_a[66] => ram_block1a66.PORTADATAIN
data_a[67] => ram_block1a67.PORTADATAIN
data_a[68] => ram_block1a68.PORTADATAIN
data_a[69] => ram_block1a69.PORTADATAIN
data_a[70] => ram_block1a70.PORTADATAIN
data_a[71] => ram_block1a71.PORTADATAIN
data_a[72] => ram_block1a72.PORTADATAIN
data_a[73] => ram_block1a73.PORTADATAIN
data_a[74] => ram_block1a74.PORTADATAIN
data_a[75] => ram_block1a75.PORTADATAIN
data_a[76] => ram_block1a76.PORTADATAIN
data_a[77] => ram_block1a77.PORTADATAIN
data_a[78] => ram_block1a78.PORTADATAIN
data_a[79] => ram_block1a79.PORTADATAIN
data_a[80] => ram_block1a80.PORTADATAIN
data_a[81] => ram_block1a81.PORTADATAIN
data_a[82] => ram_block1a82.PORTADATAIN
data_a[83] => ram_block1a83.PORTADATAIN
data_a[84] => ram_block1a84.PORTADATAIN
data_a[85] => ram_block1a85.PORTADATAIN
data_a[86] => ram_block1a86.PORTADATAIN
data_a[87] => ram_block1a87.PORTADATAIN
data_a[88] => ram_block1a88.PORTADATAIN
data_a[89] => ram_block1a89.PORTADATAIN
data_a[90] => ram_block1a90.PORTADATAIN
data_a[91] => ram_block1a91.PORTADATAIN
data_a[92] => ram_block1a92.PORTADATAIN
data_a[93] => ram_block1a93.PORTADATAIN
data_a[94] => ram_block1a94.PORTADATAIN
data_a[95] => ram_block1a95.PORTADATAIN
data_a[96] => ram_block1a96.PORTADATAIN
data_a[97] => ram_block1a97.PORTADATAIN
data_a[98] => ram_block1a98.PORTADATAIN
data_a[99] => ram_block1a99.PORTADATAIN
data_a[100] => ram_block1a100.PORTADATAIN
data_a[101] => ram_block1a101.PORTADATAIN
data_a[102] => ram_block1a102.PORTADATAIN
data_a[103] => ram_block1a103.PORTADATAIN
data_a[104] => ram_block1a104.PORTADATAIN
data_a[105] => ram_block1a105.PORTADATAIN
data_a[106] => ram_block1a106.PORTADATAIN
data_a[107] => ram_block1a107.PORTADATAIN
data_a[108] => ram_block1a108.PORTADATAIN
data_a[109] => ram_block1a109.PORTADATAIN
data_a[110] => ram_block1a110.PORTADATAIN
data_a[111] => ram_block1a111.PORTADATAIN
data_a[112] => ram_block1a112.PORTADATAIN
data_a[113] => ram_block1a113.PORTADATAIN
data_a[114] => ram_block1a114.PORTADATAIN
data_a[115] => ram_block1a115.PORTADATAIN
data_a[116] => ram_block1a116.PORTADATAIN
data_a[117] => ram_block1a117.PORTADATAIN
data_a[118] => ram_block1a118.PORTADATAIN
data_a[119] => ram_block1a119.PORTADATAIN
data_a[120] => ram_block1a120.PORTADATAIN
data_a[121] => ram_block1a121.PORTADATAIN
data_a[122] => ram_block1a122.PORTADATAIN
data_a[123] => ram_block1a123.PORTADATAIN
data_a[124] => ram_block1a124.PORTADATAIN
data_a[125] => ram_block1a125.PORTADATAIN
data_a[126] => ram_block1a126.PORTADATAIN
data_a[127] => ram_block1a127.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
q_b[36] <= ram_block1a36.PORTBDATAOUT
q_b[37] <= ram_block1a37.PORTBDATAOUT
q_b[38] <= ram_block1a38.PORTBDATAOUT
q_b[39] <= ram_block1a39.PORTBDATAOUT
q_b[40] <= ram_block1a40.PORTBDATAOUT
q_b[41] <= ram_block1a41.PORTBDATAOUT
q_b[42] <= ram_block1a42.PORTBDATAOUT
q_b[43] <= ram_block1a43.PORTBDATAOUT
q_b[44] <= ram_block1a44.PORTBDATAOUT
q_b[45] <= ram_block1a45.PORTBDATAOUT
q_b[46] <= ram_block1a46.PORTBDATAOUT
q_b[47] <= ram_block1a47.PORTBDATAOUT
q_b[48] <= ram_block1a48.PORTBDATAOUT
q_b[49] <= ram_block1a49.PORTBDATAOUT
q_b[50] <= ram_block1a50.PORTBDATAOUT
q_b[51] <= ram_block1a51.PORTBDATAOUT
q_b[52] <= ram_block1a52.PORTBDATAOUT
q_b[53] <= ram_block1a53.PORTBDATAOUT
q_b[54] <= ram_block1a54.PORTBDATAOUT
q_b[55] <= ram_block1a55.PORTBDATAOUT
q_b[56] <= ram_block1a56.PORTBDATAOUT
q_b[57] <= ram_block1a57.PORTBDATAOUT
q_b[58] <= ram_block1a58.PORTBDATAOUT
q_b[59] <= ram_block1a59.PORTBDATAOUT
q_b[60] <= ram_block1a60.PORTBDATAOUT
q_b[61] <= ram_block1a61.PORTBDATAOUT
q_b[62] <= ram_block1a62.PORTBDATAOUT
q_b[63] <= ram_block1a63.PORTBDATAOUT
q_b[64] <= ram_block1a64.PORTBDATAOUT
q_b[65] <= ram_block1a65.PORTBDATAOUT
q_b[66] <= ram_block1a66.PORTBDATAOUT
q_b[67] <= ram_block1a67.PORTBDATAOUT
q_b[68] <= ram_block1a68.PORTBDATAOUT
q_b[69] <= ram_block1a69.PORTBDATAOUT
q_b[70] <= ram_block1a70.PORTBDATAOUT
q_b[71] <= ram_block1a71.PORTBDATAOUT
q_b[72] <= ram_block1a72.PORTBDATAOUT
q_b[73] <= ram_block1a73.PORTBDATAOUT
q_b[74] <= ram_block1a74.PORTBDATAOUT
q_b[75] <= ram_block1a75.PORTBDATAOUT
q_b[76] <= ram_block1a76.PORTBDATAOUT
q_b[77] <= ram_block1a77.PORTBDATAOUT
q_b[78] <= ram_block1a78.PORTBDATAOUT
q_b[79] <= ram_block1a79.PORTBDATAOUT
q_b[80] <= ram_block1a80.PORTBDATAOUT
q_b[81] <= ram_block1a81.PORTBDATAOUT
q_b[82] <= ram_block1a82.PORTBDATAOUT
q_b[83] <= ram_block1a83.PORTBDATAOUT
q_b[84] <= ram_block1a84.PORTBDATAOUT
q_b[85] <= ram_block1a85.PORTBDATAOUT
q_b[86] <= ram_block1a86.PORTBDATAOUT
q_b[87] <= ram_block1a87.PORTBDATAOUT
q_b[88] <= ram_block1a88.PORTBDATAOUT
q_b[89] <= ram_block1a89.PORTBDATAOUT
q_b[90] <= ram_block1a90.PORTBDATAOUT
q_b[91] <= ram_block1a91.PORTBDATAOUT
q_b[92] <= ram_block1a92.PORTBDATAOUT
q_b[93] <= ram_block1a93.PORTBDATAOUT
q_b[94] <= ram_block1a94.PORTBDATAOUT
q_b[95] <= ram_block1a95.PORTBDATAOUT
q_b[96] <= ram_block1a96.PORTBDATAOUT
q_b[97] <= ram_block1a97.PORTBDATAOUT
q_b[98] <= ram_block1a98.PORTBDATAOUT
q_b[99] <= ram_block1a99.PORTBDATAOUT
q_b[100] <= ram_block1a100.PORTBDATAOUT
q_b[101] <= ram_block1a101.PORTBDATAOUT
q_b[102] <= ram_block1a102.PORTBDATAOUT
q_b[103] <= ram_block1a103.PORTBDATAOUT
q_b[104] <= ram_block1a104.PORTBDATAOUT
q_b[105] <= ram_block1a105.PORTBDATAOUT
q_b[106] <= ram_block1a106.PORTBDATAOUT
q_b[107] <= ram_block1a107.PORTBDATAOUT
q_b[108] <= ram_block1a108.PORTBDATAOUT
q_b[109] <= ram_block1a109.PORTBDATAOUT
q_b[110] <= ram_block1a110.PORTBDATAOUT
q_b[111] <= ram_block1a111.PORTBDATAOUT
q_b[112] <= ram_block1a112.PORTBDATAOUT
q_b[113] <= ram_block1a113.PORTBDATAOUT
q_b[114] <= ram_block1a114.PORTBDATAOUT
q_b[115] <= ram_block1a115.PORTBDATAOUT
q_b[116] <= ram_block1a116.PORTBDATAOUT
q_b[117] <= ram_block1a117.PORTBDATAOUT
q_b[118] <= ram_block1a118.PORTBDATAOUT
q_b[119] <= ram_block1a119.PORTBDATAOUT
q_b[120] <= ram_block1a120.PORTBDATAOUT
q_b[121] <= ram_block1a121.PORTBDATAOUT
q_b[122] <= ram_block1a122.PORTBDATAOUT
q_b[123] <= ram_block1a123.PORTBDATAOUT
q_b[124] <= ram_block1a124.PORTBDATAOUT
q_b[125] <= ram_block1a125.PORTBDATAOUT
q_b[126] <= ram_block1a126.PORTBDATAOUT
q_b[127] <= ram_block1a127.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a32.ENA0
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a33.ENA0
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a34.ENA0
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a35.ENA0
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a36.ENA0
wren_a => ram_block1a37.PORTAWE
wren_a => ram_block1a37.ENA0
wren_a => ram_block1a38.PORTAWE
wren_a => ram_block1a38.ENA0
wren_a => ram_block1a39.PORTAWE
wren_a => ram_block1a39.ENA0
wren_a => ram_block1a40.PORTAWE
wren_a => ram_block1a40.ENA0
wren_a => ram_block1a41.PORTAWE
wren_a => ram_block1a41.ENA0
wren_a => ram_block1a42.PORTAWE
wren_a => ram_block1a42.ENA0
wren_a => ram_block1a43.PORTAWE
wren_a => ram_block1a43.ENA0
wren_a => ram_block1a44.PORTAWE
wren_a => ram_block1a44.ENA0
wren_a => ram_block1a45.PORTAWE
wren_a => ram_block1a45.ENA0
wren_a => ram_block1a46.PORTAWE
wren_a => ram_block1a46.ENA0
wren_a => ram_block1a47.PORTAWE
wren_a => ram_block1a47.ENA0
wren_a => ram_block1a48.PORTAWE
wren_a => ram_block1a48.ENA0
wren_a => ram_block1a49.PORTAWE
wren_a => ram_block1a49.ENA0
wren_a => ram_block1a50.PORTAWE
wren_a => ram_block1a50.ENA0
wren_a => ram_block1a51.PORTAWE
wren_a => ram_block1a51.ENA0
wren_a => ram_block1a52.PORTAWE
wren_a => ram_block1a52.ENA0
wren_a => ram_block1a53.PORTAWE
wren_a => ram_block1a53.ENA0
wren_a => ram_block1a54.PORTAWE
wren_a => ram_block1a54.ENA0
wren_a => ram_block1a55.PORTAWE
wren_a => ram_block1a55.ENA0
wren_a => ram_block1a56.PORTAWE
wren_a => ram_block1a56.ENA0
wren_a => ram_block1a57.PORTAWE
wren_a => ram_block1a57.ENA0
wren_a => ram_block1a58.PORTAWE
wren_a => ram_block1a58.ENA0
wren_a => ram_block1a59.PORTAWE
wren_a => ram_block1a59.ENA0
wren_a => ram_block1a60.PORTAWE
wren_a => ram_block1a60.ENA0
wren_a => ram_block1a61.PORTAWE
wren_a => ram_block1a61.ENA0
wren_a => ram_block1a62.PORTAWE
wren_a => ram_block1a62.ENA0
wren_a => ram_block1a63.PORTAWE
wren_a => ram_block1a63.ENA0
wren_a => ram_block1a64.PORTAWE
wren_a => ram_block1a64.ENA0
wren_a => ram_block1a65.PORTAWE
wren_a => ram_block1a65.ENA0
wren_a => ram_block1a66.PORTAWE
wren_a => ram_block1a66.ENA0
wren_a => ram_block1a67.PORTAWE
wren_a => ram_block1a67.ENA0
wren_a => ram_block1a68.PORTAWE
wren_a => ram_block1a68.ENA0
wren_a => ram_block1a69.PORTAWE
wren_a => ram_block1a69.ENA0
wren_a => ram_block1a70.PORTAWE
wren_a => ram_block1a70.ENA0
wren_a => ram_block1a71.PORTAWE
wren_a => ram_block1a71.ENA0
wren_a => ram_block1a72.PORTAWE
wren_a => ram_block1a72.ENA0
wren_a => ram_block1a73.PORTAWE
wren_a => ram_block1a73.ENA0
wren_a => ram_block1a74.PORTAWE
wren_a => ram_block1a74.ENA0
wren_a => ram_block1a75.PORTAWE
wren_a => ram_block1a75.ENA0
wren_a => ram_block1a76.PORTAWE
wren_a => ram_block1a76.ENA0
wren_a => ram_block1a77.PORTAWE
wren_a => ram_block1a77.ENA0
wren_a => ram_block1a78.PORTAWE
wren_a => ram_block1a78.ENA0
wren_a => ram_block1a79.PORTAWE
wren_a => ram_block1a79.ENA0
wren_a => ram_block1a80.PORTAWE
wren_a => ram_block1a80.ENA0
wren_a => ram_block1a81.PORTAWE
wren_a => ram_block1a81.ENA0
wren_a => ram_block1a82.PORTAWE
wren_a => ram_block1a82.ENA0
wren_a => ram_block1a83.PORTAWE
wren_a => ram_block1a83.ENA0
wren_a => ram_block1a84.PORTAWE
wren_a => ram_block1a84.ENA0
wren_a => ram_block1a85.PORTAWE
wren_a => ram_block1a85.ENA0
wren_a => ram_block1a86.PORTAWE
wren_a => ram_block1a86.ENA0
wren_a => ram_block1a87.PORTAWE
wren_a => ram_block1a87.ENA0
wren_a => ram_block1a88.PORTAWE
wren_a => ram_block1a88.ENA0
wren_a => ram_block1a89.PORTAWE
wren_a => ram_block1a89.ENA0
wren_a => ram_block1a90.PORTAWE
wren_a => ram_block1a90.ENA0
wren_a => ram_block1a91.PORTAWE
wren_a => ram_block1a91.ENA0
wren_a => ram_block1a92.PORTAWE
wren_a => ram_block1a92.ENA0
wren_a => ram_block1a93.PORTAWE
wren_a => ram_block1a93.ENA0
wren_a => ram_block1a94.PORTAWE
wren_a => ram_block1a94.ENA0
wren_a => ram_block1a95.PORTAWE
wren_a => ram_block1a95.ENA0
wren_a => ram_block1a96.PORTAWE
wren_a => ram_block1a96.ENA0
wren_a => ram_block1a97.PORTAWE
wren_a => ram_block1a97.ENA0
wren_a => ram_block1a98.PORTAWE
wren_a => ram_block1a98.ENA0
wren_a => ram_block1a99.PORTAWE
wren_a => ram_block1a99.ENA0
wren_a => ram_block1a100.PORTAWE
wren_a => ram_block1a100.ENA0
wren_a => ram_block1a101.PORTAWE
wren_a => ram_block1a101.ENA0
wren_a => ram_block1a102.PORTAWE
wren_a => ram_block1a102.ENA0
wren_a => ram_block1a103.PORTAWE
wren_a => ram_block1a103.ENA0
wren_a => ram_block1a104.PORTAWE
wren_a => ram_block1a104.ENA0
wren_a => ram_block1a105.PORTAWE
wren_a => ram_block1a105.ENA0
wren_a => ram_block1a106.PORTAWE
wren_a => ram_block1a106.ENA0
wren_a => ram_block1a107.PORTAWE
wren_a => ram_block1a107.ENA0
wren_a => ram_block1a108.PORTAWE
wren_a => ram_block1a108.ENA0
wren_a => ram_block1a109.PORTAWE
wren_a => ram_block1a109.ENA0
wren_a => ram_block1a110.PORTAWE
wren_a => ram_block1a110.ENA0
wren_a => ram_block1a111.PORTAWE
wren_a => ram_block1a111.ENA0
wren_a => ram_block1a112.PORTAWE
wren_a => ram_block1a112.ENA0
wren_a => ram_block1a113.PORTAWE
wren_a => ram_block1a113.ENA0
wren_a => ram_block1a114.PORTAWE
wren_a => ram_block1a114.ENA0
wren_a => ram_block1a115.PORTAWE
wren_a => ram_block1a115.ENA0
wren_a => ram_block1a116.PORTAWE
wren_a => ram_block1a116.ENA0
wren_a => ram_block1a117.PORTAWE
wren_a => ram_block1a117.ENA0
wren_a => ram_block1a118.PORTAWE
wren_a => ram_block1a118.ENA0
wren_a => ram_block1a119.PORTAWE
wren_a => ram_block1a119.ENA0
wren_a => ram_block1a120.PORTAWE
wren_a => ram_block1a120.ENA0
wren_a => ram_block1a121.PORTAWE
wren_a => ram_block1a121.ENA0
wren_a => ram_block1a122.PORTAWE
wren_a => ram_block1a122.ENA0
wren_a => ram_block1a123.PORTAWE
wren_a => ram_block1a123.ENA0
wren_a => ram_block1a124.PORTAWE
wren_a => ram_block1a124.ENA0
wren_a => ram_block1a125.PORTAWE
wren_a => ram_block1a125.ENA0
wren_a => ram_block1a126.PORTAWE
wren_a => ram_block1a126.ENA0
wren_a => ram_block1a127.PORTAWE
wren_a => ram_block1a127.ENA0


|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cmpr_ms8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1


|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cmpr_ms8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1


|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb
aclr => counter_reg_bit[9].IN0
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter
aclr => counter_reg_bit[10].IN0
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB
updown => counter_comb_bita8.DATAB
updown => counter_comb_bita9.DATAB
updown => counter_comb_bita10.DATAB


|Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr
aclr => counter_reg_bit[10].IN0
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Block1|AllStore:inst2|21mux:inst19
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Block1|AllStore:inst2|21mux:inst17
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Block1|AllStore:inst2|21mux:inst16
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Block1|AllStore:inst2|QSignal:inst3
Xout[0] <= ASignal:inst5.Xout[0]
Xout[1] <= ASignal:inst5.Xout[1]
Xout[2] <= ASignal:inst5.Xout[2]
Xout[3] <= ASignal:inst5.Xout[3]
Xout[4] <= ASignal:inst5.Xout[4]
Xout[5] <= ASignal:inst5.Xout[5]
Xout[6] <= ASignal:inst5.Xout[6]
Xout[7] <= ASignal:inst5.Xout[7]
Xout[8] <= ASignal:inst7.Xout[0]
Xout[9] <= ASignal:inst7.Xout[1]
Xout[10] <= ASignal:inst7.Xout[2]
Xout[11] <= ASignal:inst7.Xout[3]
Xout[12] <= ASignal:inst7.Xout[4]
Xout[13] <= ASignal:inst7.Xout[5]
Xout[14] <= ASignal:inst7.Xout[6]
Xout[15] <= ASignal:inst7.Xout[7]
Xout[16] <= ASignal:inst6.Xout[0]
Xout[17] <= ASignal:inst6.Xout[1]
Xout[18] <= ASignal:inst6.Xout[2]
Xout[19] <= ASignal:inst6.Xout[3]
Xout[20] <= ASignal:inst6.Xout[4]
Xout[21] <= ASignal:inst6.Xout[5]
Xout[22] <= ASignal:inst6.Xout[6]
Xout[23] <= ASignal:inst6.Xout[7]
Xout[24] <= ASignal:inst8.Xout[0]
Xout[25] <= ASignal:inst8.Xout[1]
Xout[26] <= ASignal:inst8.Xout[2]
Xout[27] <= ASignal:inst8.Xout[3]
Xout[28] <= ASignal:inst8.Xout[4]
Xout[29] <= ASignal:inst8.Xout[5]
Xout[30] <= ASignal:inst8.Xout[6]
Xout[31] <= ASignal:inst8.Xout[7]
CLK1 => ASignal:inst5.CLK1
CLK1 => ASignal:inst6.CLK1
CLK1 => ASignal:inst7.CLK1
CLK1 => ASignal:inst8.CLK1
CLK2 => ASignal:inst5.CLK2
CLK2 => ASignal:inst6.CLK2
CLK2 => ASignal:inst7.CLK2
CLK2 => ASignal:inst8.CLK2
Xin[0] => ASignal:inst5.Xin
Xin[1] => ASignal:inst6.Xin
Xin[2] => ASignal:inst7.Xin
Xin[3] => ASignal:inst8.Xin


|Block1|AllStore:inst2|QSignal:inst3|ASignal:inst5
Xout[0] <= Cross:inst4.Q[0]
Xout[1] <= Cross:inst4.Q[1]
Xout[2] <= Cross:inst4.Q[2]
Xout[3] <= Cross:inst4.Q[3]
Xout[4] <= Cross:inst4.Q[4]
Xout[5] <= Cross:inst4.Q[5]
Xout[6] <= Cross:inst4.Q[6]
Xout[7] <= Cross:inst4.Q[7]
CLK1 => ShiftReg:inst.clock
Xin => ShiftReg:inst.shiftin
Xin => ShiftReg:inst1.shiftin
CLK2 => ShiftReg:inst1.clock


|Block1|AllStore:inst2|QSignal:inst3|ASignal:inst5|Cross:inst4
Q1[0] => Q[7].DATAIN
Q1[1] => Q[5].DATAIN
Q1[2] => Q[3].DATAIN
Q1[3] => Q[1].DATAIN
Q2[0] => Q[6].DATAIN
Q2[1] => Q[4].DATAIN
Q2[2] => Q[2].DATAIN
Q2[3] => Q[0].DATAIN
Q[0] <= Q2[3].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q1[3].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q2[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q1[2].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q2[1].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q1[1].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q2[0].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q1[0].DB_MAX_OUTPUT_PORT_TYPE


|Block1|AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst
clock => clock.IN1
enable => enable.IN1
shiftin => shiftin.IN1
q[0] <= lpm_shiftreg:lpm_shiftreg_component.q
q[1] <= lpm_shiftreg:lpm_shiftreg_component.q
q[2] <= lpm_shiftreg:lpm_shiftreg_component.q
q[3] <= lpm_shiftreg:lpm_shiftreg_component.q
shiftout <= lpm_shiftreg:lpm_shiftreg_component.shiftout


|Block1|AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|Block1|AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1
clock => clock.IN1
enable => enable.IN1
shiftin => shiftin.IN1
q[0] <= lpm_shiftreg:lpm_shiftreg_component.q
q[1] <= lpm_shiftreg:lpm_shiftreg_component.q
q[2] <= lpm_shiftreg:lpm_shiftreg_component.q
q[3] <= lpm_shiftreg:lpm_shiftreg_component.q
shiftout <= lpm_shiftreg:lpm_shiftreg_component.shiftout


|Block1|AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|Block1|AllStore:inst2|QSignal:inst3|ASignal:inst6
Xout[0] <= Cross:inst4.Q[0]
Xout[1] <= Cross:inst4.Q[1]
Xout[2] <= Cross:inst4.Q[2]
Xout[3] <= Cross:inst4.Q[3]
Xout[4] <= Cross:inst4.Q[4]
Xout[5] <= Cross:inst4.Q[5]
Xout[6] <= Cross:inst4.Q[6]
Xout[7] <= Cross:inst4.Q[7]
CLK1 => ShiftReg:inst.clock
Xin => ShiftReg:inst.shiftin
Xin => ShiftReg:inst1.shiftin
CLK2 => ShiftReg:inst1.clock


|Block1|AllStore:inst2|QSignal:inst3|ASignal:inst6|Cross:inst4
Q1[0] => Q[7].DATAIN
Q1[1] => Q[5].DATAIN
Q1[2] => Q[3].DATAIN
Q1[3] => Q[1].DATAIN
Q2[0] => Q[6].DATAIN
Q2[1] => Q[4].DATAIN
Q2[2] => Q[2].DATAIN
Q2[3] => Q[0].DATAIN
Q[0] <= Q2[3].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q1[3].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q2[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q1[2].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q2[1].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q1[1].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q2[0].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q1[0].DB_MAX_OUTPUT_PORT_TYPE


|Block1|AllStore:inst2|QSignal:inst3|ASignal:inst6|ShiftReg:inst
clock => clock.IN1
enable => enable.IN1
shiftin => shiftin.IN1
q[0] <= lpm_shiftreg:lpm_shiftreg_component.q
q[1] <= lpm_shiftreg:lpm_shiftreg_component.q
q[2] <= lpm_shiftreg:lpm_shiftreg_component.q
q[3] <= lpm_shiftreg:lpm_shiftreg_component.q
shiftout <= lpm_shiftreg:lpm_shiftreg_component.shiftout


|Block1|AllStore:inst2|QSignal:inst3|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|Block1|AllStore:inst2|QSignal:inst3|ASignal:inst6|ShiftReg:inst1
clock => clock.IN1
enable => enable.IN1
shiftin => shiftin.IN1
q[0] <= lpm_shiftreg:lpm_shiftreg_component.q
q[1] <= lpm_shiftreg:lpm_shiftreg_component.q
q[2] <= lpm_shiftreg:lpm_shiftreg_component.q
q[3] <= lpm_shiftreg:lpm_shiftreg_component.q
shiftout <= lpm_shiftreg:lpm_shiftreg_component.shiftout


|Block1|AllStore:inst2|QSignal:inst3|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|Block1|AllStore:inst2|QSignal:inst3|ASignal:inst7
Xout[0] <= Cross:inst4.Q[0]
Xout[1] <= Cross:inst4.Q[1]
Xout[2] <= Cross:inst4.Q[2]
Xout[3] <= Cross:inst4.Q[3]
Xout[4] <= Cross:inst4.Q[4]
Xout[5] <= Cross:inst4.Q[5]
Xout[6] <= Cross:inst4.Q[6]
Xout[7] <= Cross:inst4.Q[7]
CLK1 => ShiftReg:inst.clock
Xin => ShiftReg:inst.shiftin
Xin => ShiftReg:inst1.shiftin
CLK2 => ShiftReg:inst1.clock


|Block1|AllStore:inst2|QSignal:inst3|ASignal:inst7|Cross:inst4
Q1[0] => Q[7].DATAIN
Q1[1] => Q[5].DATAIN
Q1[2] => Q[3].DATAIN
Q1[3] => Q[1].DATAIN
Q2[0] => Q[6].DATAIN
Q2[1] => Q[4].DATAIN
Q2[2] => Q[2].DATAIN
Q2[3] => Q[0].DATAIN
Q[0] <= Q2[3].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q1[3].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q2[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q1[2].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q2[1].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q1[1].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q2[0].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q1[0].DB_MAX_OUTPUT_PORT_TYPE


|Block1|AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst
clock => clock.IN1
enable => enable.IN1
shiftin => shiftin.IN1
q[0] <= lpm_shiftreg:lpm_shiftreg_component.q
q[1] <= lpm_shiftreg:lpm_shiftreg_component.q
q[2] <= lpm_shiftreg:lpm_shiftreg_component.q
q[3] <= lpm_shiftreg:lpm_shiftreg_component.q
shiftout <= lpm_shiftreg:lpm_shiftreg_component.shiftout


|Block1|AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|Block1|AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1
clock => clock.IN1
enable => enable.IN1
shiftin => shiftin.IN1
q[0] <= lpm_shiftreg:lpm_shiftreg_component.q
q[1] <= lpm_shiftreg:lpm_shiftreg_component.q
q[2] <= lpm_shiftreg:lpm_shiftreg_component.q
q[3] <= lpm_shiftreg:lpm_shiftreg_component.q
shiftout <= lpm_shiftreg:lpm_shiftreg_component.shiftout


|Block1|AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|Block1|AllStore:inst2|QSignal:inst3|ASignal:inst8
Xout[0] <= Cross:inst4.Q[0]
Xout[1] <= Cross:inst4.Q[1]
Xout[2] <= Cross:inst4.Q[2]
Xout[3] <= Cross:inst4.Q[3]
Xout[4] <= Cross:inst4.Q[4]
Xout[5] <= Cross:inst4.Q[5]
Xout[6] <= Cross:inst4.Q[6]
Xout[7] <= Cross:inst4.Q[7]
CLK1 => ShiftReg:inst.clock
Xin => ShiftReg:inst.shiftin
Xin => ShiftReg:inst1.shiftin
CLK2 => ShiftReg:inst1.clock


|Block1|AllStore:inst2|QSignal:inst3|ASignal:inst8|Cross:inst4
Q1[0] => Q[7].DATAIN
Q1[1] => Q[5].DATAIN
Q1[2] => Q[3].DATAIN
Q1[3] => Q[1].DATAIN
Q2[0] => Q[6].DATAIN
Q2[1] => Q[4].DATAIN
Q2[2] => Q[2].DATAIN
Q2[3] => Q[0].DATAIN
Q[0] <= Q2[3].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q1[3].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q2[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q1[2].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q2[1].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q1[1].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q2[0].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q1[0].DB_MAX_OUTPUT_PORT_TYPE


|Block1|AllStore:inst2|QSignal:inst3|ASignal:inst8|ShiftReg:inst
clock => clock.IN1
enable => enable.IN1
shiftin => shiftin.IN1
q[0] <= lpm_shiftreg:lpm_shiftreg_component.q
q[1] <= lpm_shiftreg:lpm_shiftreg_component.q
q[2] <= lpm_shiftreg:lpm_shiftreg_component.q
q[3] <= lpm_shiftreg:lpm_shiftreg_component.q
shiftout <= lpm_shiftreg:lpm_shiftreg_component.shiftout


|Block1|AllStore:inst2|QSignal:inst3|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|Block1|AllStore:inst2|QSignal:inst3|ASignal:inst8|ShiftReg:inst1
clock => clock.IN1
enable => enable.IN1
shiftin => shiftin.IN1
q[0] <= lpm_shiftreg:lpm_shiftreg_component.q
q[1] <= lpm_shiftreg:lpm_shiftreg_component.q
q[2] <= lpm_shiftreg:lpm_shiftreg_component.q
q[3] <= lpm_shiftreg:lpm_shiftreg_component.q
shiftout <= lpm_shiftreg:lpm_shiftreg_component.shiftout


|Block1|AllStore:inst2|QSignal:inst3|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|Block1|AllStore:inst2|QSignal:inst4
Xout[0] <= ASignal:inst5.Xout[0]
Xout[1] <= ASignal:inst5.Xout[1]
Xout[2] <= ASignal:inst5.Xout[2]
Xout[3] <= ASignal:inst5.Xout[3]
Xout[4] <= ASignal:inst5.Xout[4]
Xout[5] <= ASignal:inst5.Xout[5]
Xout[6] <= ASignal:inst5.Xout[6]
Xout[7] <= ASignal:inst5.Xout[7]
Xout[8] <= ASignal:inst7.Xout[0]
Xout[9] <= ASignal:inst7.Xout[1]
Xout[10] <= ASignal:inst7.Xout[2]
Xout[11] <= ASignal:inst7.Xout[3]
Xout[12] <= ASignal:inst7.Xout[4]
Xout[13] <= ASignal:inst7.Xout[5]
Xout[14] <= ASignal:inst7.Xout[6]
Xout[15] <= ASignal:inst7.Xout[7]
Xout[16] <= ASignal:inst6.Xout[0]
Xout[17] <= ASignal:inst6.Xout[1]
Xout[18] <= ASignal:inst6.Xout[2]
Xout[19] <= ASignal:inst6.Xout[3]
Xout[20] <= ASignal:inst6.Xout[4]
Xout[21] <= ASignal:inst6.Xout[5]
Xout[22] <= ASignal:inst6.Xout[6]
Xout[23] <= ASignal:inst6.Xout[7]
Xout[24] <= ASignal:inst8.Xout[0]
Xout[25] <= ASignal:inst8.Xout[1]
Xout[26] <= ASignal:inst8.Xout[2]
Xout[27] <= ASignal:inst8.Xout[3]
Xout[28] <= ASignal:inst8.Xout[4]
Xout[29] <= ASignal:inst8.Xout[5]
Xout[30] <= ASignal:inst8.Xout[6]
Xout[31] <= ASignal:inst8.Xout[7]
CLK1 => ASignal:inst5.CLK1
CLK1 => ASignal:inst6.CLK1
CLK1 => ASignal:inst7.CLK1
CLK1 => ASignal:inst8.CLK1
CLK2 => ASignal:inst5.CLK2
CLK2 => ASignal:inst6.CLK2
CLK2 => ASignal:inst7.CLK2
CLK2 => ASignal:inst8.CLK2
Xin[0] => ASignal:inst5.Xin
Xin[1] => ASignal:inst6.Xin
Xin[2] => ASignal:inst7.Xin
Xin[3] => ASignal:inst8.Xin


|Block1|AllStore:inst2|QSignal:inst4|ASignal:inst5
Xout[0] <= Cross:inst4.Q[0]
Xout[1] <= Cross:inst4.Q[1]
Xout[2] <= Cross:inst4.Q[2]
Xout[3] <= Cross:inst4.Q[3]
Xout[4] <= Cross:inst4.Q[4]
Xout[5] <= Cross:inst4.Q[5]
Xout[6] <= Cross:inst4.Q[6]
Xout[7] <= Cross:inst4.Q[7]
CLK1 => ShiftReg:inst.clock
Xin => ShiftReg:inst.shiftin
Xin => ShiftReg:inst1.shiftin
CLK2 => ShiftReg:inst1.clock


|Block1|AllStore:inst2|QSignal:inst4|ASignal:inst5|Cross:inst4
Q1[0] => Q[7].DATAIN
Q1[1] => Q[5].DATAIN
Q1[2] => Q[3].DATAIN
Q1[3] => Q[1].DATAIN
Q2[0] => Q[6].DATAIN
Q2[1] => Q[4].DATAIN
Q2[2] => Q[2].DATAIN
Q2[3] => Q[0].DATAIN
Q[0] <= Q2[3].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q1[3].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q2[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q1[2].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q2[1].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q1[1].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q2[0].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q1[0].DB_MAX_OUTPUT_PORT_TYPE


|Block1|AllStore:inst2|QSignal:inst4|ASignal:inst5|ShiftReg:inst
clock => clock.IN1
enable => enable.IN1
shiftin => shiftin.IN1
q[0] <= lpm_shiftreg:lpm_shiftreg_component.q
q[1] <= lpm_shiftreg:lpm_shiftreg_component.q
q[2] <= lpm_shiftreg:lpm_shiftreg_component.q
q[3] <= lpm_shiftreg:lpm_shiftreg_component.q
shiftout <= lpm_shiftreg:lpm_shiftreg_component.shiftout


|Block1|AllStore:inst2|QSignal:inst4|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|Block1|AllStore:inst2|QSignal:inst4|ASignal:inst5|ShiftReg:inst1
clock => clock.IN1
enable => enable.IN1
shiftin => shiftin.IN1
q[0] <= lpm_shiftreg:lpm_shiftreg_component.q
q[1] <= lpm_shiftreg:lpm_shiftreg_component.q
q[2] <= lpm_shiftreg:lpm_shiftreg_component.q
q[3] <= lpm_shiftreg:lpm_shiftreg_component.q
shiftout <= lpm_shiftreg:lpm_shiftreg_component.shiftout


|Block1|AllStore:inst2|QSignal:inst4|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|Block1|AllStore:inst2|QSignal:inst4|ASignal:inst6
Xout[0] <= Cross:inst4.Q[0]
Xout[1] <= Cross:inst4.Q[1]
Xout[2] <= Cross:inst4.Q[2]
Xout[3] <= Cross:inst4.Q[3]
Xout[4] <= Cross:inst4.Q[4]
Xout[5] <= Cross:inst4.Q[5]
Xout[6] <= Cross:inst4.Q[6]
Xout[7] <= Cross:inst4.Q[7]
CLK1 => ShiftReg:inst.clock
Xin => ShiftReg:inst.shiftin
Xin => ShiftReg:inst1.shiftin
CLK2 => ShiftReg:inst1.clock


|Block1|AllStore:inst2|QSignal:inst4|ASignal:inst6|Cross:inst4
Q1[0] => Q[7].DATAIN
Q1[1] => Q[5].DATAIN
Q1[2] => Q[3].DATAIN
Q1[3] => Q[1].DATAIN
Q2[0] => Q[6].DATAIN
Q2[1] => Q[4].DATAIN
Q2[2] => Q[2].DATAIN
Q2[3] => Q[0].DATAIN
Q[0] <= Q2[3].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q1[3].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q2[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q1[2].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q2[1].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q1[1].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q2[0].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q1[0].DB_MAX_OUTPUT_PORT_TYPE


|Block1|AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst
clock => clock.IN1
enable => enable.IN1
shiftin => shiftin.IN1
q[0] <= lpm_shiftreg:lpm_shiftreg_component.q
q[1] <= lpm_shiftreg:lpm_shiftreg_component.q
q[2] <= lpm_shiftreg:lpm_shiftreg_component.q
q[3] <= lpm_shiftreg:lpm_shiftreg_component.q
shiftout <= lpm_shiftreg:lpm_shiftreg_component.shiftout


|Block1|AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|Block1|AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst1
clock => clock.IN1
enable => enable.IN1
shiftin => shiftin.IN1
q[0] <= lpm_shiftreg:lpm_shiftreg_component.q
q[1] <= lpm_shiftreg:lpm_shiftreg_component.q
q[2] <= lpm_shiftreg:lpm_shiftreg_component.q
q[3] <= lpm_shiftreg:lpm_shiftreg_component.q
shiftout <= lpm_shiftreg:lpm_shiftreg_component.shiftout


|Block1|AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|Block1|AllStore:inst2|QSignal:inst4|ASignal:inst7
Xout[0] <= Cross:inst4.Q[0]
Xout[1] <= Cross:inst4.Q[1]
Xout[2] <= Cross:inst4.Q[2]
Xout[3] <= Cross:inst4.Q[3]
Xout[4] <= Cross:inst4.Q[4]
Xout[5] <= Cross:inst4.Q[5]
Xout[6] <= Cross:inst4.Q[6]
Xout[7] <= Cross:inst4.Q[7]
CLK1 => ShiftReg:inst.clock
Xin => ShiftReg:inst.shiftin
Xin => ShiftReg:inst1.shiftin
CLK2 => ShiftReg:inst1.clock


|Block1|AllStore:inst2|QSignal:inst4|ASignal:inst7|Cross:inst4
Q1[0] => Q[7].DATAIN
Q1[1] => Q[5].DATAIN
Q1[2] => Q[3].DATAIN
Q1[3] => Q[1].DATAIN
Q2[0] => Q[6].DATAIN
Q2[1] => Q[4].DATAIN
Q2[2] => Q[2].DATAIN
Q2[3] => Q[0].DATAIN
Q[0] <= Q2[3].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q1[3].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q2[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q1[2].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q2[1].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q1[1].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q2[0].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q1[0].DB_MAX_OUTPUT_PORT_TYPE


|Block1|AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst
clock => clock.IN1
enable => enable.IN1
shiftin => shiftin.IN1
q[0] <= lpm_shiftreg:lpm_shiftreg_component.q
q[1] <= lpm_shiftreg:lpm_shiftreg_component.q
q[2] <= lpm_shiftreg:lpm_shiftreg_component.q
q[3] <= lpm_shiftreg:lpm_shiftreg_component.q
shiftout <= lpm_shiftreg:lpm_shiftreg_component.shiftout


|Block1|AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|Block1|AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst1
clock => clock.IN1
enable => enable.IN1
shiftin => shiftin.IN1
q[0] <= lpm_shiftreg:lpm_shiftreg_component.q
q[1] <= lpm_shiftreg:lpm_shiftreg_component.q
q[2] <= lpm_shiftreg:lpm_shiftreg_component.q
q[3] <= lpm_shiftreg:lpm_shiftreg_component.q
shiftout <= lpm_shiftreg:lpm_shiftreg_component.shiftout


|Block1|AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|Block1|AllStore:inst2|QSignal:inst4|ASignal:inst8
Xout[0] <= Cross:inst4.Q[0]
Xout[1] <= Cross:inst4.Q[1]
Xout[2] <= Cross:inst4.Q[2]
Xout[3] <= Cross:inst4.Q[3]
Xout[4] <= Cross:inst4.Q[4]
Xout[5] <= Cross:inst4.Q[5]
Xout[6] <= Cross:inst4.Q[6]
Xout[7] <= Cross:inst4.Q[7]
CLK1 => ShiftReg:inst.clock
Xin => ShiftReg:inst.shiftin
Xin => ShiftReg:inst1.shiftin
CLK2 => ShiftReg:inst1.clock


|Block1|AllStore:inst2|QSignal:inst4|ASignal:inst8|Cross:inst4
Q1[0] => Q[7].DATAIN
Q1[1] => Q[5].DATAIN
Q1[2] => Q[3].DATAIN
Q1[3] => Q[1].DATAIN
Q2[0] => Q[6].DATAIN
Q2[1] => Q[4].DATAIN
Q2[2] => Q[2].DATAIN
Q2[3] => Q[0].DATAIN
Q[0] <= Q2[3].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q1[3].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q2[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q1[2].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q2[1].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q1[1].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q2[0].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q1[0].DB_MAX_OUTPUT_PORT_TYPE


|Block1|AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst
clock => clock.IN1
enable => enable.IN1
shiftin => shiftin.IN1
q[0] <= lpm_shiftreg:lpm_shiftreg_component.q
q[1] <= lpm_shiftreg:lpm_shiftreg_component.q
q[2] <= lpm_shiftreg:lpm_shiftreg_component.q
q[3] <= lpm_shiftreg:lpm_shiftreg_component.q
shiftout <= lpm_shiftreg:lpm_shiftreg_component.shiftout


|Block1|AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|Block1|AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1
clock => clock.IN1
enable => enable.IN1
shiftin => shiftin.IN1
q[0] <= lpm_shiftreg:lpm_shiftreg_component.q
q[1] <= lpm_shiftreg:lpm_shiftreg_component.q
q[2] <= lpm_shiftreg:lpm_shiftreg_component.q
q[3] <= lpm_shiftreg:lpm_shiftreg_component.q
shiftout <= lpm_shiftreg:lpm_shiftreg_component.shiftout


|Block1|AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|Block1|AllStore:inst2|QSignal:inst5
Xout[0] <= ASignal:inst5.Xout[0]
Xout[1] <= ASignal:inst5.Xout[1]
Xout[2] <= ASignal:inst5.Xout[2]
Xout[3] <= ASignal:inst5.Xout[3]
Xout[4] <= ASignal:inst5.Xout[4]
Xout[5] <= ASignal:inst5.Xout[5]
Xout[6] <= ASignal:inst5.Xout[6]
Xout[7] <= ASignal:inst5.Xout[7]
Xout[8] <= ASignal:inst7.Xout[0]
Xout[9] <= ASignal:inst7.Xout[1]
Xout[10] <= ASignal:inst7.Xout[2]
Xout[11] <= ASignal:inst7.Xout[3]
Xout[12] <= ASignal:inst7.Xout[4]
Xout[13] <= ASignal:inst7.Xout[5]
Xout[14] <= ASignal:inst7.Xout[6]
Xout[15] <= ASignal:inst7.Xout[7]
Xout[16] <= ASignal:inst6.Xout[0]
Xout[17] <= ASignal:inst6.Xout[1]
Xout[18] <= ASignal:inst6.Xout[2]
Xout[19] <= ASignal:inst6.Xout[3]
Xout[20] <= ASignal:inst6.Xout[4]
Xout[21] <= ASignal:inst6.Xout[5]
Xout[22] <= ASignal:inst6.Xout[6]
Xout[23] <= ASignal:inst6.Xout[7]
Xout[24] <= ASignal:inst8.Xout[0]
Xout[25] <= ASignal:inst8.Xout[1]
Xout[26] <= ASignal:inst8.Xout[2]
Xout[27] <= ASignal:inst8.Xout[3]
Xout[28] <= ASignal:inst8.Xout[4]
Xout[29] <= ASignal:inst8.Xout[5]
Xout[30] <= ASignal:inst8.Xout[6]
Xout[31] <= ASignal:inst8.Xout[7]
CLK1 => ASignal:inst5.CLK1
CLK1 => ASignal:inst6.CLK1
CLK1 => ASignal:inst7.CLK1
CLK1 => ASignal:inst8.CLK1
CLK2 => ASignal:inst5.CLK2
CLK2 => ASignal:inst6.CLK2
CLK2 => ASignal:inst7.CLK2
CLK2 => ASignal:inst8.CLK2
Xin[0] => ASignal:inst5.Xin
Xin[1] => ASignal:inst6.Xin
Xin[2] => ASignal:inst7.Xin
Xin[3] => ASignal:inst8.Xin


|Block1|AllStore:inst2|QSignal:inst5|ASignal:inst5
Xout[0] <= Cross:inst4.Q[0]
Xout[1] <= Cross:inst4.Q[1]
Xout[2] <= Cross:inst4.Q[2]
Xout[3] <= Cross:inst4.Q[3]
Xout[4] <= Cross:inst4.Q[4]
Xout[5] <= Cross:inst4.Q[5]
Xout[6] <= Cross:inst4.Q[6]
Xout[7] <= Cross:inst4.Q[7]
CLK1 => ShiftReg:inst.clock
Xin => ShiftReg:inst.shiftin
Xin => ShiftReg:inst1.shiftin
CLK2 => ShiftReg:inst1.clock


|Block1|AllStore:inst2|QSignal:inst5|ASignal:inst5|Cross:inst4
Q1[0] => Q[7].DATAIN
Q1[1] => Q[5].DATAIN
Q1[2] => Q[3].DATAIN
Q1[3] => Q[1].DATAIN
Q2[0] => Q[6].DATAIN
Q2[1] => Q[4].DATAIN
Q2[2] => Q[2].DATAIN
Q2[3] => Q[0].DATAIN
Q[0] <= Q2[3].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q1[3].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q2[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q1[2].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q2[1].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q1[1].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q2[0].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q1[0].DB_MAX_OUTPUT_PORT_TYPE


|Block1|AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst
clock => clock.IN1
enable => enable.IN1
shiftin => shiftin.IN1
q[0] <= lpm_shiftreg:lpm_shiftreg_component.q
q[1] <= lpm_shiftreg:lpm_shiftreg_component.q
q[2] <= lpm_shiftreg:lpm_shiftreg_component.q
q[3] <= lpm_shiftreg:lpm_shiftreg_component.q
shiftout <= lpm_shiftreg:lpm_shiftreg_component.shiftout


|Block1|AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|Block1|AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst1
clock => clock.IN1
enable => enable.IN1
shiftin => shiftin.IN1
q[0] <= lpm_shiftreg:lpm_shiftreg_component.q
q[1] <= lpm_shiftreg:lpm_shiftreg_component.q
q[2] <= lpm_shiftreg:lpm_shiftreg_component.q
q[3] <= lpm_shiftreg:lpm_shiftreg_component.q
shiftout <= lpm_shiftreg:lpm_shiftreg_component.shiftout


|Block1|AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|Block1|AllStore:inst2|QSignal:inst5|ASignal:inst6
Xout[0] <= Cross:inst4.Q[0]
Xout[1] <= Cross:inst4.Q[1]
Xout[2] <= Cross:inst4.Q[2]
Xout[3] <= Cross:inst4.Q[3]
Xout[4] <= Cross:inst4.Q[4]
Xout[5] <= Cross:inst4.Q[5]
Xout[6] <= Cross:inst4.Q[6]
Xout[7] <= Cross:inst4.Q[7]
CLK1 => ShiftReg:inst.clock
Xin => ShiftReg:inst.shiftin
Xin => ShiftReg:inst1.shiftin
CLK2 => ShiftReg:inst1.clock


|Block1|AllStore:inst2|QSignal:inst5|ASignal:inst6|Cross:inst4
Q1[0] => Q[7].DATAIN
Q1[1] => Q[5].DATAIN
Q1[2] => Q[3].DATAIN
Q1[3] => Q[1].DATAIN
Q2[0] => Q[6].DATAIN
Q2[1] => Q[4].DATAIN
Q2[2] => Q[2].DATAIN
Q2[3] => Q[0].DATAIN
Q[0] <= Q2[3].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q1[3].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q2[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q1[2].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q2[1].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q1[1].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q2[0].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q1[0].DB_MAX_OUTPUT_PORT_TYPE


|Block1|AllStore:inst2|QSignal:inst5|ASignal:inst6|ShiftReg:inst
clock => clock.IN1
enable => enable.IN1
shiftin => shiftin.IN1
q[0] <= lpm_shiftreg:lpm_shiftreg_component.q
q[1] <= lpm_shiftreg:lpm_shiftreg_component.q
q[2] <= lpm_shiftreg:lpm_shiftreg_component.q
q[3] <= lpm_shiftreg:lpm_shiftreg_component.q
shiftout <= lpm_shiftreg:lpm_shiftreg_component.shiftout


|Block1|AllStore:inst2|QSignal:inst5|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|Block1|AllStore:inst2|QSignal:inst5|ASignal:inst6|ShiftReg:inst1
clock => clock.IN1
enable => enable.IN1
shiftin => shiftin.IN1
q[0] <= lpm_shiftreg:lpm_shiftreg_component.q
q[1] <= lpm_shiftreg:lpm_shiftreg_component.q
q[2] <= lpm_shiftreg:lpm_shiftreg_component.q
q[3] <= lpm_shiftreg:lpm_shiftreg_component.q
shiftout <= lpm_shiftreg:lpm_shiftreg_component.shiftout


|Block1|AllStore:inst2|QSignal:inst5|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|Block1|AllStore:inst2|QSignal:inst5|ASignal:inst7
Xout[0] <= Cross:inst4.Q[0]
Xout[1] <= Cross:inst4.Q[1]
Xout[2] <= Cross:inst4.Q[2]
Xout[3] <= Cross:inst4.Q[3]
Xout[4] <= Cross:inst4.Q[4]
Xout[5] <= Cross:inst4.Q[5]
Xout[6] <= Cross:inst4.Q[6]
Xout[7] <= Cross:inst4.Q[7]
CLK1 => ShiftReg:inst.clock
Xin => ShiftReg:inst.shiftin
Xin => ShiftReg:inst1.shiftin
CLK2 => ShiftReg:inst1.clock


|Block1|AllStore:inst2|QSignal:inst5|ASignal:inst7|Cross:inst4
Q1[0] => Q[7].DATAIN
Q1[1] => Q[5].DATAIN
Q1[2] => Q[3].DATAIN
Q1[3] => Q[1].DATAIN
Q2[0] => Q[6].DATAIN
Q2[1] => Q[4].DATAIN
Q2[2] => Q[2].DATAIN
Q2[3] => Q[0].DATAIN
Q[0] <= Q2[3].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q1[3].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q2[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q1[2].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q2[1].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q1[1].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q2[0].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q1[0].DB_MAX_OUTPUT_PORT_TYPE


|Block1|AllStore:inst2|QSignal:inst5|ASignal:inst7|ShiftReg:inst
clock => clock.IN1
enable => enable.IN1
shiftin => shiftin.IN1
q[0] <= lpm_shiftreg:lpm_shiftreg_component.q
q[1] <= lpm_shiftreg:lpm_shiftreg_component.q
q[2] <= lpm_shiftreg:lpm_shiftreg_component.q
q[3] <= lpm_shiftreg:lpm_shiftreg_component.q
shiftout <= lpm_shiftreg:lpm_shiftreg_component.shiftout


|Block1|AllStore:inst2|QSignal:inst5|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|Block1|AllStore:inst2|QSignal:inst5|ASignal:inst7|ShiftReg:inst1
clock => clock.IN1
enable => enable.IN1
shiftin => shiftin.IN1
q[0] <= lpm_shiftreg:lpm_shiftreg_component.q
q[1] <= lpm_shiftreg:lpm_shiftreg_component.q
q[2] <= lpm_shiftreg:lpm_shiftreg_component.q
q[3] <= lpm_shiftreg:lpm_shiftreg_component.q
shiftout <= lpm_shiftreg:lpm_shiftreg_component.shiftout


|Block1|AllStore:inst2|QSignal:inst5|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|Block1|AllStore:inst2|QSignal:inst5|ASignal:inst8
Xout[0] <= Cross:inst4.Q[0]
Xout[1] <= Cross:inst4.Q[1]
Xout[2] <= Cross:inst4.Q[2]
Xout[3] <= Cross:inst4.Q[3]
Xout[4] <= Cross:inst4.Q[4]
Xout[5] <= Cross:inst4.Q[5]
Xout[6] <= Cross:inst4.Q[6]
Xout[7] <= Cross:inst4.Q[7]
CLK1 => ShiftReg:inst.clock
Xin => ShiftReg:inst.shiftin
Xin => ShiftReg:inst1.shiftin
CLK2 => ShiftReg:inst1.clock


|Block1|AllStore:inst2|QSignal:inst5|ASignal:inst8|Cross:inst4
Q1[0] => Q[7].DATAIN
Q1[1] => Q[5].DATAIN
Q1[2] => Q[3].DATAIN
Q1[3] => Q[1].DATAIN
Q2[0] => Q[6].DATAIN
Q2[1] => Q[4].DATAIN
Q2[2] => Q[2].DATAIN
Q2[3] => Q[0].DATAIN
Q[0] <= Q2[3].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q1[3].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q2[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q1[2].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q2[1].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q1[1].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q2[0].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q1[0].DB_MAX_OUTPUT_PORT_TYPE


|Block1|AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst
clock => clock.IN1
enable => enable.IN1
shiftin => shiftin.IN1
q[0] <= lpm_shiftreg:lpm_shiftreg_component.q
q[1] <= lpm_shiftreg:lpm_shiftreg_component.q
q[2] <= lpm_shiftreg:lpm_shiftreg_component.q
q[3] <= lpm_shiftreg:lpm_shiftreg_component.q
shiftout <= lpm_shiftreg:lpm_shiftreg_component.shiftout


|Block1|AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|Block1|AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst1
clock => clock.IN1
enable => enable.IN1
shiftin => shiftin.IN1
q[0] <= lpm_shiftreg:lpm_shiftreg_component.q
q[1] <= lpm_shiftreg:lpm_shiftreg_component.q
q[2] <= lpm_shiftreg:lpm_shiftreg_component.q
q[3] <= lpm_shiftreg:lpm_shiftreg_component.q
shiftout <= lpm_shiftreg:lpm_shiftreg_component.shiftout


|Block1|AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|Block1|AllStore:inst2|QSignal:inst6
Xout[0] <= ASignal:inst5.Xout[0]
Xout[1] <= ASignal:inst5.Xout[1]
Xout[2] <= ASignal:inst5.Xout[2]
Xout[3] <= ASignal:inst5.Xout[3]
Xout[4] <= ASignal:inst5.Xout[4]
Xout[5] <= ASignal:inst5.Xout[5]
Xout[6] <= ASignal:inst5.Xout[6]
Xout[7] <= ASignal:inst5.Xout[7]
Xout[8] <= ASignal:inst7.Xout[0]
Xout[9] <= ASignal:inst7.Xout[1]
Xout[10] <= ASignal:inst7.Xout[2]
Xout[11] <= ASignal:inst7.Xout[3]
Xout[12] <= ASignal:inst7.Xout[4]
Xout[13] <= ASignal:inst7.Xout[5]
Xout[14] <= ASignal:inst7.Xout[6]
Xout[15] <= ASignal:inst7.Xout[7]
Xout[16] <= ASignal:inst6.Xout[0]
Xout[17] <= ASignal:inst6.Xout[1]
Xout[18] <= ASignal:inst6.Xout[2]
Xout[19] <= ASignal:inst6.Xout[3]
Xout[20] <= ASignal:inst6.Xout[4]
Xout[21] <= ASignal:inst6.Xout[5]
Xout[22] <= ASignal:inst6.Xout[6]
Xout[23] <= ASignal:inst6.Xout[7]
Xout[24] <= ASignal:inst8.Xout[0]
Xout[25] <= ASignal:inst8.Xout[1]
Xout[26] <= ASignal:inst8.Xout[2]
Xout[27] <= ASignal:inst8.Xout[3]
Xout[28] <= ASignal:inst8.Xout[4]
Xout[29] <= ASignal:inst8.Xout[5]
Xout[30] <= ASignal:inst8.Xout[6]
Xout[31] <= ASignal:inst8.Xout[7]
CLK1 => ASignal:inst5.CLK1
CLK1 => ASignal:inst6.CLK1
CLK1 => ASignal:inst7.CLK1
CLK1 => ASignal:inst8.CLK1
CLK2 => ASignal:inst5.CLK2
CLK2 => ASignal:inst6.CLK2
CLK2 => ASignal:inst7.CLK2
CLK2 => ASignal:inst8.CLK2
Xin[0] => ASignal:inst5.Xin
Xin[1] => ASignal:inst6.Xin
Xin[2] => ASignal:inst7.Xin
Xin[3] => ASignal:inst8.Xin


|Block1|AllStore:inst2|QSignal:inst6|ASignal:inst5
Xout[0] <= Cross:inst4.Q[0]
Xout[1] <= Cross:inst4.Q[1]
Xout[2] <= Cross:inst4.Q[2]
Xout[3] <= Cross:inst4.Q[3]
Xout[4] <= Cross:inst4.Q[4]
Xout[5] <= Cross:inst4.Q[5]
Xout[6] <= Cross:inst4.Q[6]
Xout[7] <= Cross:inst4.Q[7]
CLK1 => ShiftReg:inst.clock
Xin => ShiftReg:inst.shiftin
Xin => ShiftReg:inst1.shiftin
CLK2 => ShiftReg:inst1.clock


|Block1|AllStore:inst2|QSignal:inst6|ASignal:inst5|Cross:inst4
Q1[0] => Q[7].DATAIN
Q1[1] => Q[5].DATAIN
Q1[2] => Q[3].DATAIN
Q1[3] => Q[1].DATAIN
Q2[0] => Q[6].DATAIN
Q2[1] => Q[4].DATAIN
Q2[2] => Q[2].DATAIN
Q2[3] => Q[0].DATAIN
Q[0] <= Q2[3].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q1[3].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q2[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q1[2].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q2[1].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q1[1].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q2[0].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q1[0].DB_MAX_OUTPUT_PORT_TYPE


|Block1|AllStore:inst2|QSignal:inst6|ASignal:inst5|ShiftReg:inst
clock => clock.IN1
enable => enable.IN1
shiftin => shiftin.IN1
q[0] <= lpm_shiftreg:lpm_shiftreg_component.q
q[1] <= lpm_shiftreg:lpm_shiftreg_component.q
q[2] <= lpm_shiftreg:lpm_shiftreg_component.q
q[3] <= lpm_shiftreg:lpm_shiftreg_component.q
shiftout <= lpm_shiftreg:lpm_shiftreg_component.shiftout


|Block1|AllStore:inst2|QSignal:inst6|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|Block1|AllStore:inst2|QSignal:inst6|ASignal:inst5|ShiftReg:inst1
clock => clock.IN1
enable => enable.IN1
shiftin => shiftin.IN1
q[0] <= lpm_shiftreg:lpm_shiftreg_component.q
q[1] <= lpm_shiftreg:lpm_shiftreg_component.q
q[2] <= lpm_shiftreg:lpm_shiftreg_component.q
q[3] <= lpm_shiftreg:lpm_shiftreg_component.q
shiftout <= lpm_shiftreg:lpm_shiftreg_component.shiftout


|Block1|AllStore:inst2|QSignal:inst6|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|Block1|AllStore:inst2|QSignal:inst6|ASignal:inst6
Xout[0] <= Cross:inst4.Q[0]
Xout[1] <= Cross:inst4.Q[1]
Xout[2] <= Cross:inst4.Q[2]
Xout[3] <= Cross:inst4.Q[3]
Xout[4] <= Cross:inst4.Q[4]
Xout[5] <= Cross:inst4.Q[5]
Xout[6] <= Cross:inst4.Q[6]
Xout[7] <= Cross:inst4.Q[7]
CLK1 => ShiftReg:inst.clock
Xin => ShiftReg:inst.shiftin
Xin => ShiftReg:inst1.shiftin
CLK2 => ShiftReg:inst1.clock


|Block1|AllStore:inst2|QSignal:inst6|ASignal:inst6|Cross:inst4
Q1[0] => Q[7].DATAIN
Q1[1] => Q[5].DATAIN
Q1[2] => Q[3].DATAIN
Q1[3] => Q[1].DATAIN
Q2[0] => Q[6].DATAIN
Q2[1] => Q[4].DATAIN
Q2[2] => Q[2].DATAIN
Q2[3] => Q[0].DATAIN
Q[0] <= Q2[3].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q1[3].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q2[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q1[2].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q2[1].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q1[1].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q2[0].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q1[0].DB_MAX_OUTPUT_PORT_TYPE


|Block1|AllStore:inst2|QSignal:inst6|ASignal:inst6|ShiftReg:inst
clock => clock.IN1
enable => enable.IN1
shiftin => shiftin.IN1
q[0] <= lpm_shiftreg:lpm_shiftreg_component.q
q[1] <= lpm_shiftreg:lpm_shiftreg_component.q
q[2] <= lpm_shiftreg:lpm_shiftreg_component.q
q[3] <= lpm_shiftreg:lpm_shiftreg_component.q
shiftout <= lpm_shiftreg:lpm_shiftreg_component.shiftout


|Block1|AllStore:inst2|QSignal:inst6|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|Block1|AllStore:inst2|QSignal:inst6|ASignal:inst6|ShiftReg:inst1
clock => clock.IN1
enable => enable.IN1
shiftin => shiftin.IN1
q[0] <= lpm_shiftreg:lpm_shiftreg_component.q
q[1] <= lpm_shiftreg:lpm_shiftreg_component.q
q[2] <= lpm_shiftreg:lpm_shiftreg_component.q
q[3] <= lpm_shiftreg:lpm_shiftreg_component.q
shiftout <= lpm_shiftreg:lpm_shiftreg_component.shiftout


|Block1|AllStore:inst2|QSignal:inst6|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|Block1|AllStore:inst2|QSignal:inst6|ASignal:inst7
Xout[0] <= Cross:inst4.Q[0]
Xout[1] <= Cross:inst4.Q[1]
Xout[2] <= Cross:inst4.Q[2]
Xout[3] <= Cross:inst4.Q[3]
Xout[4] <= Cross:inst4.Q[4]
Xout[5] <= Cross:inst4.Q[5]
Xout[6] <= Cross:inst4.Q[6]
Xout[7] <= Cross:inst4.Q[7]
CLK1 => ShiftReg:inst.clock
Xin => ShiftReg:inst.shiftin
Xin => ShiftReg:inst1.shiftin
CLK2 => ShiftReg:inst1.clock


|Block1|AllStore:inst2|QSignal:inst6|ASignal:inst7|Cross:inst4
Q1[0] => Q[7].DATAIN
Q1[1] => Q[5].DATAIN
Q1[2] => Q[3].DATAIN
Q1[3] => Q[1].DATAIN
Q2[0] => Q[6].DATAIN
Q2[1] => Q[4].DATAIN
Q2[2] => Q[2].DATAIN
Q2[3] => Q[0].DATAIN
Q[0] <= Q2[3].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q1[3].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q2[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q1[2].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q2[1].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q1[1].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q2[0].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q1[0].DB_MAX_OUTPUT_PORT_TYPE


|Block1|AllStore:inst2|QSignal:inst6|ASignal:inst7|ShiftReg:inst
clock => clock.IN1
enable => enable.IN1
shiftin => shiftin.IN1
q[0] <= lpm_shiftreg:lpm_shiftreg_component.q
q[1] <= lpm_shiftreg:lpm_shiftreg_component.q
q[2] <= lpm_shiftreg:lpm_shiftreg_component.q
q[3] <= lpm_shiftreg:lpm_shiftreg_component.q
shiftout <= lpm_shiftreg:lpm_shiftreg_component.shiftout


|Block1|AllStore:inst2|QSignal:inst6|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|Block1|AllStore:inst2|QSignal:inst6|ASignal:inst7|ShiftReg:inst1
clock => clock.IN1
enable => enable.IN1
shiftin => shiftin.IN1
q[0] <= lpm_shiftreg:lpm_shiftreg_component.q
q[1] <= lpm_shiftreg:lpm_shiftreg_component.q
q[2] <= lpm_shiftreg:lpm_shiftreg_component.q
q[3] <= lpm_shiftreg:lpm_shiftreg_component.q
shiftout <= lpm_shiftreg:lpm_shiftreg_component.shiftout


|Block1|AllStore:inst2|QSignal:inst6|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|Block1|AllStore:inst2|QSignal:inst6|ASignal:inst8
Xout[0] <= Cross:inst4.Q[0]
Xout[1] <= Cross:inst4.Q[1]
Xout[2] <= Cross:inst4.Q[2]
Xout[3] <= Cross:inst4.Q[3]
Xout[4] <= Cross:inst4.Q[4]
Xout[5] <= Cross:inst4.Q[5]
Xout[6] <= Cross:inst4.Q[6]
Xout[7] <= Cross:inst4.Q[7]
CLK1 => ShiftReg:inst.clock
Xin => ShiftReg:inst.shiftin
Xin => ShiftReg:inst1.shiftin
CLK2 => ShiftReg:inst1.clock


|Block1|AllStore:inst2|QSignal:inst6|ASignal:inst8|Cross:inst4
Q1[0] => Q[7].DATAIN
Q1[1] => Q[5].DATAIN
Q1[2] => Q[3].DATAIN
Q1[3] => Q[1].DATAIN
Q2[0] => Q[6].DATAIN
Q2[1] => Q[4].DATAIN
Q2[2] => Q[2].DATAIN
Q2[3] => Q[0].DATAIN
Q[0] <= Q2[3].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q1[3].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q2[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q1[2].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q2[1].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q1[1].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q2[0].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q1[0].DB_MAX_OUTPUT_PORT_TYPE


|Block1|AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst
clock => clock.IN1
enable => enable.IN1
shiftin => shiftin.IN1
q[0] <= lpm_shiftreg:lpm_shiftreg_component.q
q[1] <= lpm_shiftreg:lpm_shiftreg_component.q
q[2] <= lpm_shiftreg:lpm_shiftreg_component.q
q[3] <= lpm_shiftreg:lpm_shiftreg_component.q
shiftout <= lpm_shiftreg:lpm_shiftreg_component.shiftout


|Block1|AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|Block1|AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1
clock => clock.IN1
enable => enable.IN1
shiftin => shiftin.IN1
q[0] <= lpm_shiftreg:lpm_shiftreg_component.q
q[1] <= lpm_shiftreg:lpm_shiftreg_component.q
q[2] <= lpm_shiftreg:lpm_shiftreg_component.q
q[3] <= lpm_shiftreg:lpm_shiftreg_component.q
shiftout <= lpm_shiftreg:lpm_shiftreg_component.shiftout


|Block1|AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|Block1|PLL_TIMER:inst
locked <= TMPPLL:inst.locked
CLkin => TMPPLL:inst.inclk0
CLKUN <= TMPPLL:inst.c4
CLKout[0] <= OutClkCtrl:inst2.CLKout[0]
CLKout[1] <= OutClkCtrl:inst2.CLKout[1]
CLKout[2] <= OutClkCtrl:inst2.CLKout[2]
CLK_in_1 => OutClkCtrl:inst2.CLKin1
CLK_in_2 => OutClkCtrl:inst2.CLKin2
wcmd => OutClkCtrl:inst2.wcmd
cmd[0] => OutClkCtrl:inst2.cmd[0]
cmd[1] => OutClkCtrl:inst2.cmd[1]
cmd[2] => OutClkCtrl:inst2.cmd[2]
cmd[3] => OutClkCtrl:inst2.cmd[3]
cmd[4] => OutClkCtrl:inst2.cmd[4]
cmd[5] => OutClkCtrl:inst2.cmd[5]
cmd[6] => OutClkCtrl:inst2.cmd[6]
cmd[7] => OutClkCtrl:inst2.cmd[7]


|Block1|PLL_TIMER:inst|TMPPLL:inst
inclk0 => sub_wire8[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk
c3 <= altpll:altpll_component.clk
c4 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|Block1|PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component
inclk[0] => TMPPLL_altpll:auto_generated.inclk[0]
inclk[1] => TMPPLL_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= TMPPLL_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|Block1|PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= pll1.LOCKED


|Block1|PLL_TIMER:inst|OutClkCtrl:inst2
CLKin1 => CLKin.DATAB
CLKin2 => CLKin.DATAA
CLKout[0] <= CLKout.DB_MAX_OUTPUT_PORT_TYPE
CLKout[1] <= CLKout.DB_MAX_OUTPUT_PORT_TYPE
CLKout[2] <= CLKout.DB_MAX_OUTPUT_PORT_TYPE
cmd[0] => sel.DATAIN
cmd[1] => subsel.DATAIN
cmd[2] => ~NO_FANOUT~
cmd[3] => ~NO_FANOUT~
cmd[4] => ~NO_FANOUT~
cmd[5] => ~NO_FANOUT~
cmd[6] => ~NO_FANOUT~
cmd[7] => ~NO_FANOUT~
wcmd => subsel.CLK
wcmd => sel.CLK
PLLin[0] => CLKout.DATAA
PLLin[1] => CLKout.DATAA
PLLin[2] => CLKout.DATAA


|Block1|Decode:inst3
DataIn[0] => Data.DATAB
DataIn[0] => Order.DATAB
DataIn[0] => Equal0.IN3
DataIn[1] => Data.DATAB
DataIn[1] => Order.DATAB
DataIn[1] => Equal0.IN7
DataIn[2] => Data.DATAB
DataIn[2] => Order.DATAB
DataIn[2] => Equal0.IN2
DataIn[3] => Data.DATAB
DataIn[3] => Order.DATAB
DataIn[3] => Equal0.IN6
DataIn[4] => Data.DATAB
DataIn[4] => Order.DATAB
DataIn[4] => Equal0.IN5
DataIn[5] => Data.DATAB
DataIn[5] => Order.DATAB
DataIn[5] => Equal0.IN1
DataIn[6] => Data.DATAB
DataIn[6] => Order.DATAB
DataIn[6] => Equal0.IN4
DataIn[7] => Data.DATAB
DataIn[7] => Order.DATAB
DataIn[7] => Equal0.IN0
CLK => Order[0]~reg0.CLK
CLK => Order[1]~reg0.CLK
CLK => Order[2]~reg0.CLK
CLK => Order[3]~reg0.CLK
CLK => Order[4]~reg0.CLK
CLK => Order[5]~reg0.CLK
CLK => Order[6]~reg0.CLK
CLK => Order[7]~reg0.CLK
CLK => Data[0]~reg0.CLK
CLK => Data[1]~reg0.CLK
CLK => Data[2]~reg0.CLK
CLK => Data[3]~reg0.CLK
CLK => Data[4]~reg0.CLK
CLK => Data[5]~reg0.CLK
CLK => Data[6]~reg0.CLK
CLK => Data[7]~reg0.CLK
CLK => state[0].CLK
CLK => state[1].CLK
CLK => SerPLL~reg0.CLK
CLK => SoftReload~reg0.CLK
CLK => SetTrigTime~reg0.CLK
CLK => TrigEN~reg0.CLK
CLK => SetInit_S.CLK
CLK => adden~reg0.CLK
Locked => SetInit.IN1
CLR => ~NO_FANOUT~
Order[0] <= Order[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Order[1] <= Order[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Order[2] <= Order[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Order[3] <= Order[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Order[4] <= Order[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Order[5] <= Order[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Order[6] <= Order[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Order[7] <= Order[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data[0] <= Data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data[1] <= Data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data[2] <= Data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data[3] <= Data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data[4] <= Data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data[5] <= Data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data[6] <= Data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data[7] <= Data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adden <= adden~reg0.DB_MAX_OUTPUT_PORT_TYPE
SetInit <= SetInit.DB_MAX_OUTPUT_PORT_TYPE
TrigEN <= TrigEN~reg0.DB_MAX_OUTPUT_PORT_TYPE
SetTrigTime <= SetTrigTime~reg0.DB_MAX_OUTPUT_PORT_TYPE
SoftReload <= SoftReload~reg0.DB_MAX_OUTPUT_PORT_TYPE
SerPLL <= SerPLL~reg0.DB_MAX_OUTPUT_PORT_TYPE
stateLED[0] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
stateLED[1] <= stateLED.DB_MAX_OUTPUT_PORT_TYPE
stateLED[2] <= stateLED.DB_MAX_OUTPUT_PORT_TYPE
stateLED[3] <= <GND>


|Block1|MyRx:inst1
Rx => Data.DATAB
Rx => Data.DATAB
Rx => Data.DATAB
Rx => Data.DATAB
Rx => Data.DATAB
Rx => Data.DATAB
Rx => Data.DATAB
Rx => Data.DATAB
Rx => state.OUTPUTSELECT
Rx => state.OUTPUTSELECT
Rx => state.OUTPUTSELECT
Rx => state.OUTPUTSELECT
Rx => num.OUTPUTSELECT
Rx => num.OUTPUTSELECT
Rx => num.OUTPUTSELECT
Rx => num.OUTPUTSELECT
CLKP4 => Data[3].CLK
CLKP4 => Data[4].CLK
CLKP4 => Data[5].CLK
CLKP4 => Data[6].CLK
CLKP4 => Data[7].CLK
CLKP4 => Data[8].CLK
CLKP4 => Data[9].CLK
CLKP4 => Data[10].CLK
CLKP4 => num[0].CLK
CLKP4 => num[1].CLK
CLKP4 => num[2].CLK
CLKP4 => num[3].CLK
CLKP4 => DataOut[0]~reg0.CLK
CLKP4 => DataOut[1]~reg0.CLK
CLKP4 => DataOut[2]~reg0.CLK
CLKP4 => DataOut[3]~reg0.CLK
CLKP4 => DataOut[4]~reg0.CLK
CLKP4 => DataOut[5]~reg0.CLK
CLKP4 => DataOut[6]~reg0.CLK
CLKP4 => DataOut[7]~reg0.CLK
CLKP4 => state[0].CLK
CLKP4 => state[1].CLK
CLKP4 => state[2].CLK
CLKP4 => state[3].CLK
CLKP4 => ReadyDelay[0].CLK
CLKP4 => ReadyDelay[1].CLK
CLKP4 => ReadyDelay[2].CLK
CLKP4 => ReadyDelay[3].CLK
CLKP4 => DataReady~reg0.CLK
EN => state.OUTPUTSELECT
EN => state.OUTPUTSELECT
EN => state.OUTPUTSELECT
EN => state.OUTPUTSELECT
EN => ReadyDelay.OUTPUTSELECT
EN => ReadyDelay.OUTPUTSELECT
EN => ReadyDelay.OUTPUTSELECT
EN => ReadyDelay.OUTPUTSELECT
EN => num.OUTPUTSELECT
EN => num.OUTPUTSELECT
EN => num.OUTPUTSELECT
EN => num.OUTPUTSELECT
EN => DataOut[0]~reg0.ENA
EN => Data[10].ENA
EN => Data[9].ENA
EN => Data[6].ENA
EN => Data[5].ENA
EN => Data[4].ENA
EN => Data[8].ENA
EN => Data[3].ENA
EN => Data[7].ENA
EN => DataOut[1]~reg0.ENA
EN => DataOut[2]~reg0.ENA
EN => DataOut[3]~reg0.ENA
EN => DataOut[4]~reg0.ENA
EN => DataOut[5]~reg0.ENA
EN => DataOut[6]~reg0.ENA
EN => DataOut[7]~reg0.ENA
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataReady <= DataReady~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Block1|UartPLL:inst19
inclk0 => sub_wire5[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|Block1|UartPLL:inst19|altpll:altpll_component
inclk[0] => UartPLL_altpll:auto_generated.inclk[0]
inclk[1] => UartPLL_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= UartPLL_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|Block1|UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= pll1.LOCKED


|Block1|core:inst14
FinishRD => state.OUTPUTSELECT
FinishRD => state.OUTPUTSELECT
FinishRD => state.OUTPUTSELECT
FinishRD => state.OUTPUTSELECT
FinishRD => timecalc.OUTPUTSELECT
FinishRD => timecalc.OUTPUTSELECT
FinishRD => timecalc.OUTPUTSELECT
FinishRD => timecalc.OUTPUTSELECT
almostfull => state.OUTPUTSELECT
almostfull => state.OUTPUTSELECT
almostfull => state.OUTPUTSELECT
almostfull => state.OUTPUTSELECT
almostfull => timecalc.OUTPUTSELECT
almostfull => timecalc.OUTPUTSELECT
almostfull => timecalc.OUTPUTSELECT
almostfull => timecalc.OUTPUTSELECT
Trig => state.OUTPUTSELECT
Trig => state.OUTPUTSELECT
Trig => state.OUTPUTSELECT
Trig => state.OUTPUTSELECT
Trig => timecalc.OUTPUTSELECT
Trig => timecalc.OUTPUTSELECT
Trig => timecalc.OUTPUTSELECT
Trig => timecalc.OUTPUTSELECT
CLK => ClrFIFO~reg0.CLK
CLK => ENOUT~reg0.CLK
CLK => ENTrig~reg0.CLK
CLK => ENWFIFO~reg0.CLK
CLK => timecalc[0].CLK
CLK => timecalc[1].CLK
CLK => timecalc[2].CLK
CLK => timecalc[3].CLK
CLK => state[0]~reg0.CLK
CLK => state[1]~reg0.CLK
CLK => state[2]~reg0.CLK
CLK => state[3]~reg0.CLK
locked => always2.IN1
locked => always3.IN1
locked => always4.IN1
locked => state[0]~reg0.ACLR
locked => state[1]~reg0.ACLR
locked => state[2]~reg0.ACLR
locked => state[3]~reg0.PRESET
locked => always1.IN1
locked => timecalc[3].ENA
locked => timecalc[2].ENA
locked => timecalc[1].ENA
locked => timecalc[0].ENA
Reload => timecalc.OUTPUTSELECT
Reload => timecalc.OUTPUTSELECT
Reload => timecalc.OUTPUTSELECT
Reload => timecalc.OUTPUTSELECT
ENWFIFO <= ENWFIFO~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENTrig <= ENTrig~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENOUT <= ENOUT~reg0.DB_MAX_OUTPUT_PORT_TYPE
ClrFIFO <= ClrFIFO~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Block1|OutputController:inst13
DataIn[0] => tDataIn.DATAB
DataIn[1] => tDataIn.DATAB
DataIn[2] => tDataIn.DATAB
DataIn[3] => tDataIn.DATAB
DataIn[4] => tDataIn.DATAB
DataIn[5] => tDataIn.DATAB
DataIn[6] => tDataIn.DATAB
DataIn[7] => tDataIn.DATAB
DataIn[8] => tDataIn.DATAB
DataIn[9] => tDataIn.DATAB
DataIn[10] => tDataIn.DATAB
DataIn[11] => tDataIn.DATAB
DataIn[12] => tDataIn.DATAB
DataIn[13] => tDataIn.DATAB
DataIn[14] => tDataIn.DATAB
DataIn[15] => tDataIn.DATAB
DataIn[16] => tDataIn.DATAB
DataIn[17] => tDataIn.DATAB
DataIn[18] => tDataIn.DATAB
DataIn[19] => tDataIn.DATAB
DataIn[20] => tDataIn.DATAB
DataIn[21] => tDataIn.DATAB
DataIn[22] => tDataIn.DATAB
DataIn[23] => tDataIn.DATAB
DataIn[24] => tDataIn.DATAB
DataIn[25] => tDataIn.DATAB
DataIn[26] => tDataIn.DATAB
DataIn[27] => tDataIn.DATAB
DataIn[28] => tDataIn.DATAB
DataIn[29] => tDataIn.DATAB
DataIn[30] => tDataIn.DATAB
DataIn[31] => tDataIn.DATAB
DataIn[32] => tDataIn.DATAB
DataIn[33] => tDataIn.DATAB
DataIn[34] => tDataIn.DATAB
DataIn[35] => tDataIn.DATAB
DataIn[36] => tDataIn.DATAB
DataIn[37] => tDataIn.DATAB
DataIn[38] => tDataIn.DATAB
DataIn[39] => tDataIn.DATAB
DataIn[40] => tDataIn.DATAB
DataIn[41] => tDataIn.DATAB
DataIn[42] => tDataIn.DATAB
DataIn[43] => tDataIn.DATAB
DataIn[44] => tDataIn.DATAB
DataIn[45] => tDataIn.DATAB
DataIn[46] => tDataIn.DATAB
DataIn[47] => tDataIn.DATAB
DataIn[48] => tDataIn.DATAB
DataIn[49] => tDataIn.DATAB
DataIn[50] => tDataIn.DATAB
DataIn[51] => tDataIn.DATAB
DataIn[52] => tDataIn.DATAB
DataIn[53] => tDataIn.DATAB
DataIn[54] => tDataIn.DATAB
DataIn[55] => tDataIn.DATAB
DataIn[56] => tDataIn.DATAB
DataIn[57] => tDataIn.DATAB
DataIn[58] => tDataIn.DATAB
DataIn[59] => tDataIn.DATAB
DataIn[60] => tDataIn.DATAB
DataIn[61] => tDataIn.DATAB
DataIn[62] => tDataIn.DATAB
DataIn[63] => tDataIn.DATAB
DataIn[64] => tDataIn.DATAB
DataIn[65] => tDataIn.DATAB
DataIn[66] => tDataIn.DATAB
DataIn[67] => tDataIn.DATAB
DataIn[68] => tDataIn.DATAB
DataIn[69] => tDataIn.DATAB
DataIn[70] => tDataIn.DATAB
DataIn[71] => tDataIn.DATAB
DataIn[72] => tDataIn.DATAB
DataIn[73] => tDataIn.DATAB
DataIn[74] => tDataIn.DATAB
DataIn[75] => tDataIn.DATAB
DataIn[76] => tDataIn.DATAB
DataIn[77] => tDataIn.DATAB
DataIn[78] => tDataIn.DATAB
DataIn[79] => tDataIn.DATAB
DataIn[80] => tDataIn.DATAB
DataIn[81] => tDataIn.DATAB
DataIn[82] => tDataIn.DATAB
DataIn[83] => tDataIn.DATAB
DataIn[84] => tDataIn.DATAB
DataIn[85] => tDataIn.DATAB
DataIn[86] => tDataIn.DATAB
DataIn[87] => tDataIn.DATAB
DataIn[88] => tDataIn.DATAB
DataIn[89] => tDataIn.DATAB
DataIn[90] => tDataIn.DATAB
DataIn[91] => tDataIn.DATAB
DataIn[92] => tDataIn.DATAB
DataIn[93] => tDataIn.DATAB
DataIn[94] => tDataIn.DATAB
DataIn[95] => tDataIn.DATAB
DataIn[96] => tDataIn.DATAB
DataIn[97] => tDataIn.DATAB
DataIn[98] => tDataIn.DATAB
DataIn[99] => tDataIn.DATAB
DataIn[100] => tDataIn.DATAB
DataIn[101] => tDataIn.DATAB
DataIn[102] => tDataIn.DATAB
DataIn[103] => tDataIn.DATAB
DataIn[104] => tDataIn.DATAB
DataIn[105] => tDataIn.DATAB
DataIn[106] => tDataIn.DATAB
DataIn[107] => tDataIn.DATAB
DataIn[108] => tDataIn.DATAB
DataIn[109] => tDataIn.DATAB
DataIn[110] => tDataIn.DATAB
DataIn[111] => tDataIn.DATAB
DataIn[112] => tDataIn.DATAB
DataIn[113] => tDataIn.DATAB
DataIn[114] => tDataIn.DATAB
DataIn[115] => tDataIn.DATAB
DataIn[116] => tDataIn.DATAB
DataIn[117] => tDataIn.DATAB
DataIn[118] => tDataIn.DATAB
DataIn[119] => tDataIn.DATAB
DataIn[120] => tDataIn.DATAB
DataIn[121] => tDataIn.DATAB
DataIn[122] => tDataIn.DATAB
DataIn[123] => tDataIn.DATAB
DataIn[124] => tDataIn.DATAB
DataIn[125] => tDataIn.DATAB
DataIn[126] => tDataIn.DATAB
DataIn[127] => tDataIn.DATAB
NumIn[0] => LessThan0.IN22
NumIn[0] => LessThan1.IN22
NumIn[0] => Equal1.IN31
NumIn[1] => LessThan0.IN21
NumIn[1] => LessThan1.IN21
NumIn[1] => Equal1.IN0
NumIn[2] => LessThan0.IN20
NumIn[2] => LessThan1.IN20
NumIn[2] => Equal1.IN30
NumIn[3] => LessThan0.IN19
NumIn[3] => LessThan1.IN19
NumIn[3] => Equal1.IN29
NumIn[4] => LessThan0.IN18
NumIn[4] => LessThan1.IN18
NumIn[4] => Equal1.IN28
NumIn[5] => LessThan0.IN17
NumIn[5] => LessThan1.IN17
NumIn[5] => Equal1.IN27
NumIn[6] => LessThan0.IN16
NumIn[6] => LessThan1.IN16
NumIn[6] => Equal1.IN26
NumIn[7] => LessThan0.IN15
NumIn[7] => LessThan1.IN15
NumIn[7] => Equal1.IN25
NumIn[8] => LessThan0.IN14
NumIn[8] => LessThan1.IN14
NumIn[8] => Equal1.IN24
NumIn[9] => LessThan0.IN13
NumIn[9] => LessThan1.IN13
NumIn[9] => Equal1.IN23
NumIn[10] => LessThan0.IN12
NumIn[10] => LessThan1.IN12
NumIn[10] => Equal1.IN22
OutCLK => DataOut[0]~reg0.CLK
OutCLK => DataOut[1]~reg0.CLK
OutCLK => DataOut[2]~reg0.CLK
OutCLK => DataOut[3]~reg0.CLK
OutCLK => DataOut[4]~reg0.CLK
OutCLK => DataOut[5]~reg0.CLK
OutCLK => DataOut[6]~reg0.CLK
OutCLK => DataOut[7]~reg0.CLK
OutCLK => tIndex[0]~reg0.CLK
OutCLK => tIndex[1]~reg0.CLK
OutCLK => tIndex[2]~reg0.CLK
OutCLK => tIndex[3]~reg0.CLK
OutCLK => tIndex[4]~reg0.CLK
OutCLK => tDataIn[0]~reg0.CLK
OutCLK => tDataIn[1]~reg0.CLK
OutCLK => tDataIn[2]~reg0.CLK
OutCLK => tDataIn[3]~reg0.CLK
OutCLK => tDataIn[4]~reg0.CLK
OutCLK => tDataIn[5]~reg0.CLK
OutCLK => tDataIn[6]~reg0.CLK
OutCLK => tDataIn[7]~reg0.CLK
OutCLK => tDataIn[8]~reg0.CLK
OutCLK => tDataIn[9]~reg0.CLK
OutCLK => tDataIn[10]~reg0.CLK
OutCLK => tDataIn[11]~reg0.CLK
OutCLK => tDataIn[12]~reg0.CLK
OutCLK => tDataIn[13]~reg0.CLK
OutCLK => tDataIn[14]~reg0.CLK
OutCLK => tDataIn[15]~reg0.CLK
OutCLK => tDataIn[16]~reg0.CLK
OutCLK => tDataIn[17]~reg0.CLK
OutCLK => tDataIn[18]~reg0.CLK
OutCLK => tDataIn[19]~reg0.CLK
OutCLK => tDataIn[20]~reg0.CLK
OutCLK => tDataIn[21]~reg0.CLK
OutCLK => tDataIn[22]~reg0.CLK
OutCLK => tDataIn[23]~reg0.CLK
OutCLK => tDataIn[24]~reg0.CLK
OutCLK => tDataIn[25]~reg0.CLK
OutCLK => tDataIn[26]~reg0.CLK
OutCLK => tDataIn[27]~reg0.CLK
OutCLK => tDataIn[28]~reg0.CLK
OutCLK => tDataIn[29]~reg0.CLK
OutCLK => tDataIn[30]~reg0.CLK
OutCLK => tDataIn[31]~reg0.CLK
OutCLK => tDataIn[32]~reg0.CLK
OutCLK => tDataIn[33]~reg0.CLK
OutCLK => tDataIn[34]~reg0.CLK
OutCLK => tDataIn[35]~reg0.CLK
OutCLK => tDataIn[36]~reg0.CLK
OutCLK => tDataIn[37]~reg0.CLK
OutCLK => tDataIn[38]~reg0.CLK
OutCLK => tDataIn[39]~reg0.CLK
OutCLK => tDataIn[40]~reg0.CLK
OutCLK => tDataIn[41]~reg0.CLK
OutCLK => tDataIn[42]~reg0.CLK
OutCLK => tDataIn[43]~reg0.CLK
OutCLK => tDataIn[44]~reg0.CLK
OutCLK => tDataIn[45]~reg0.CLK
OutCLK => tDataIn[46]~reg0.CLK
OutCLK => tDataIn[47]~reg0.CLK
OutCLK => tDataIn[48]~reg0.CLK
OutCLK => tDataIn[49]~reg0.CLK
OutCLK => tDataIn[50]~reg0.CLK
OutCLK => tDataIn[51]~reg0.CLK
OutCLK => tDataIn[52]~reg0.CLK
OutCLK => tDataIn[53]~reg0.CLK
OutCLK => tDataIn[54]~reg0.CLK
OutCLK => tDataIn[55]~reg0.CLK
OutCLK => tDataIn[56]~reg0.CLK
OutCLK => tDataIn[57]~reg0.CLK
OutCLK => tDataIn[58]~reg0.CLK
OutCLK => tDataIn[59]~reg0.CLK
OutCLK => tDataIn[60]~reg0.CLK
OutCLK => tDataIn[61]~reg0.CLK
OutCLK => tDataIn[62]~reg0.CLK
OutCLK => tDataIn[63]~reg0.CLK
OutCLK => tDataIn[64]~reg0.CLK
OutCLK => tDataIn[65]~reg0.CLK
OutCLK => tDataIn[66]~reg0.CLK
OutCLK => tDataIn[67]~reg0.CLK
OutCLK => tDataIn[68]~reg0.CLK
OutCLK => tDataIn[69]~reg0.CLK
OutCLK => tDataIn[70]~reg0.CLK
OutCLK => tDataIn[71]~reg0.CLK
OutCLK => tDataIn[72]~reg0.CLK
OutCLK => tDataIn[73]~reg0.CLK
OutCLK => tDataIn[74]~reg0.CLK
OutCLK => tDataIn[75]~reg0.CLK
OutCLK => tDataIn[76]~reg0.CLK
OutCLK => tDataIn[77]~reg0.CLK
OutCLK => tDataIn[78]~reg0.CLK
OutCLK => tDataIn[79]~reg0.CLK
OutCLK => tDataIn[80]~reg0.CLK
OutCLK => tDataIn[81]~reg0.CLK
OutCLK => tDataIn[82]~reg0.CLK
OutCLK => tDataIn[83]~reg0.CLK
OutCLK => tDataIn[84]~reg0.CLK
OutCLK => tDataIn[85]~reg0.CLK
OutCLK => tDataIn[86]~reg0.CLK
OutCLK => tDataIn[87]~reg0.CLK
OutCLK => tDataIn[88]~reg0.CLK
OutCLK => tDataIn[89]~reg0.CLK
OutCLK => tDataIn[90]~reg0.CLK
OutCLK => tDataIn[91]~reg0.CLK
OutCLK => tDataIn[92]~reg0.CLK
OutCLK => tDataIn[93]~reg0.CLK
OutCLK => tDataIn[94]~reg0.CLK
OutCLK => tDataIn[95]~reg0.CLK
OutCLK => tDataIn[96]~reg0.CLK
OutCLK => tDataIn[97]~reg0.CLK
OutCLK => tDataIn[98]~reg0.CLK
OutCLK => tDataIn[99]~reg0.CLK
OutCLK => tDataIn[100]~reg0.CLK
OutCLK => tDataIn[101]~reg0.CLK
OutCLK => tDataIn[102]~reg0.CLK
OutCLK => tDataIn[103]~reg0.CLK
OutCLK => tDataIn[104]~reg0.CLK
OutCLK => tDataIn[105]~reg0.CLK
OutCLK => tDataIn[106]~reg0.CLK
OutCLK => tDataIn[107]~reg0.CLK
OutCLK => tDataIn[108]~reg0.CLK
OutCLK => tDataIn[109]~reg0.CLK
OutCLK => tDataIn[110]~reg0.CLK
OutCLK => tDataIn[111]~reg0.CLK
OutCLK => tDataIn[112]~reg0.CLK
OutCLK => tDataIn[113]~reg0.CLK
OutCLK => tDataIn[114]~reg0.CLK
OutCLK => tDataIn[115]~reg0.CLK
OutCLK => tDataIn[116]~reg0.CLK
OutCLK => tDataIn[117]~reg0.CLK
OutCLK => tDataIn[118]~reg0.CLK
OutCLK => tDataIn[119]~reg0.CLK
OutCLK => tDataIn[120]~reg0.CLK
OutCLK => tDataIn[121]~reg0.CLK
OutCLK => tDataIn[122]~reg0.CLK
OutCLK => tDataIn[123]~reg0.CLK
OutCLK => tDataIn[124]~reg0.CLK
OutCLK => tDataIn[125]~reg0.CLK
OutCLK => tDataIn[126]~reg0.CLK
OutCLK => tDataIn[127]~reg0.CLK
OutCLK => RD~reg0.CLK
Init => tDataIn[0]~reg0.PRESET
Init => tDataIn[1]~reg0.PRESET
Init => tDataIn[2]~reg0.ACLR
Init => tDataIn[3]~reg0.PRESET
Init => tDataIn[4]~reg0.PRESET
Init => tDataIn[5]~reg0.ACLR
Init => tDataIn[6]~reg0.PRESET
Init => tDataIn[7]~reg0.ACLR
Init => tDataIn[8]~reg0.PRESET
Init => tDataIn[9]~reg0.PRESET
Init => tDataIn[10]~reg0.ACLR
Init => tDataIn[11]~reg0.PRESET
Init => tDataIn[12]~reg0.PRESET
Init => tDataIn[13]~reg0.ACLR
Init => tDataIn[14]~reg0.PRESET
Init => tDataIn[15]~reg0.ACLR
Init => tDataIn[16]~reg0.PRESET
Init => tDataIn[17]~reg0.PRESET
Init => tDataIn[18]~reg0.ACLR
Init => tDataIn[19]~reg0.PRESET
Init => tDataIn[20]~reg0.PRESET
Init => tDataIn[21]~reg0.ACLR
Init => tDataIn[22]~reg0.PRESET
Init => tDataIn[23]~reg0.ACLR
Init => tDataIn[24]~reg0.PRESET
Init => tDataIn[25]~reg0.PRESET
Init => tDataIn[26]~reg0.ACLR
Init => tDataIn[27]~reg0.PRESET
Init => tDataIn[28]~reg0.PRESET
Init => tDataIn[29]~reg0.ACLR
Init => tDataIn[30]~reg0.PRESET
Init => tDataIn[31]~reg0.ACLR
Init => tDataIn[32]~reg0.PRESET
Init => tDataIn[33]~reg0.PRESET
Init => tDataIn[34]~reg0.ACLR
Init => tDataIn[35]~reg0.PRESET
Init => tDataIn[36]~reg0.PRESET
Init => tDataIn[37]~reg0.ACLR
Init => tDataIn[38]~reg0.PRESET
Init => tDataIn[39]~reg0.ACLR
Init => tDataIn[40]~reg0.PRESET
Init => tDataIn[41]~reg0.PRESET
Init => tDataIn[42]~reg0.ACLR
Init => tDataIn[43]~reg0.PRESET
Init => tDataIn[44]~reg0.PRESET
Init => tDataIn[45]~reg0.ACLR
Init => tDataIn[46]~reg0.PRESET
Init => tDataIn[47]~reg0.ACLR
Init => tDataIn[48]~reg0.PRESET
Init => tDataIn[49]~reg0.PRESET
Init => tDataIn[50]~reg0.ACLR
Init => tDataIn[51]~reg0.PRESET
Init => tDataIn[52]~reg0.PRESET
Init => tDataIn[53]~reg0.ACLR
Init => tDataIn[54]~reg0.PRESET
Init => tDataIn[55]~reg0.ACLR
Init => tDataIn[56]~reg0.PRESET
Init => tDataIn[57]~reg0.PRESET
Init => tDataIn[58]~reg0.ACLR
Init => tDataIn[59]~reg0.PRESET
Init => tDataIn[60]~reg0.PRESET
Init => tDataIn[61]~reg0.ACLR
Init => tDataIn[62]~reg0.PRESET
Init => tDataIn[63]~reg0.ACLR
Init => tDataIn[64]~reg0.PRESET
Init => tDataIn[65]~reg0.PRESET
Init => tDataIn[66]~reg0.ACLR
Init => tDataIn[67]~reg0.PRESET
Init => tDataIn[68]~reg0.PRESET
Init => tDataIn[69]~reg0.ACLR
Init => tDataIn[70]~reg0.PRESET
Init => tDataIn[71]~reg0.ACLR
Init => tDataIn[72]~reg0.PRESET
Init => tDataIn[73]~reg0.PRESET
Init => tDataIn[74]~reg0.ACLR
Init => tDataIn[75]~reg0.PRESET
Init => tDataIn[76]~reg0.PRESET
Init => tDataIn[77]~reg0.ACLR
Init => tDataIn[78]~reg0.PRESET
Init => tDataIn[79]~reg0.ACLR
Init => tDataIn[80]~reg0.PRESET
Init => tDataIn[81]~reg0.PRESET
Init => tDataIn[82]~reg0.ACLR
Init => tDataIn[83]~reg0.PRESET
Init => tDataIn[84]~reg0.PRESET
Init => tDataIn[85]~reg0.ACLR
Init => tDataIn[86]~reg0.PRESET
Init => tDataIn[87]~reg0.ACLR
Init => tDataIn[88]~reg0.PRESET
Init => tDataIn[89]~reg0.PRESET
Init => tDataIn[90]~reg0.ACLR
Init => tDataIn[91]~reg0.PRESET
Init => tDataIn[92]~reg0.PRESET
Init => tDataIn[93]~reg0.ACLR
Init => tDataIn[94]~reg0.PRESET
Init => tDataIn[95]~reg0.ACLR
Init => tDataIn[96]~reg0.PRESET
Init => tDataIn[97]~reg0.PRESET
Init => tDataIn[98]~reg0.ACLR
Init => tDataIn[99]~reg0.PRESET
Init => tDataIn[100]~reg0.PRESET
Init => tDataIn[101]~reg0.ACLR
Init => tDataIn[102]~reg0.PRESET
Init => tDataIn[103]~reg0.ACLR
Init => tDataIn[104]~reg0.PRESET
Init => tDataIn[105]~reg0.PRESET
Init => tDataIn[106]~reg0.ACLR
Init => tDataIn[107]~reg0.PRESET
Init => tDataIn[108]~reg0.PRESET
Init => tDataIn[109]~reg0.ACLR
Init => tDataIn[110]~reg0.PRESET
Init => tDataIn[111]~reg0.ACLR
Init => tDataIn[112]~reg0.PRESET
Init => tDataIn[113]~reg0.PRESET
Init => tDataIn[114]~reg0.ACLR
Init => tDataIn[115]~reg0.PRESET
Init => tDataIn[116]~reg0.PRESET
Init => tDataIn[117]~reg0.ACLR
Init => tDataIn[118]~reg0.PRESET
Init => tDataIn[119]~reg0.ACLR
Init => tDataIn[120]~reg0.PRESET
Init => tDataIn[121]~reg0.PRESET
Init => tDataIn[122]~reg0.ACLR
Init => tDataIn[123]~reg0.PRESET
Init => tDataIn[124]~reg0.PRESET
Init => tDataIn[125]~reg0.ACLR
Init => tDataIn[126]~reg0.PRESET
Init => tDataIn[127]~reg0.ACLR
Init => tIndex[0]~reg0.PRESET
Init => tIndex[1]~reg0.ACLR
Init => tIndex[2]~reg0.ACLR
Init => tIndex[3]~reg0.ACLR
Init => tIndex[4]~reg0.ACLR
Init => DataOut[7]~reg0.ENA
Init => DataOut[6]~reg0.ENA
Init => DataOut[5]~reg0.ENA
Init => DataOut[4]~reg0.ENA
Init => DataOut[3]~reg0.ENA
Init => DataOut[2]~reg0.ENA
Init => DataOut[1]~reg0.ENA
Init => DataOut[0]~reg0.ENA
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD <= RD~reg0.DB_MAX_OUTPUT_PORT_TYPE
FinishRD <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
tIndex[0] <= tIndex[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tIndex[1] <= tIndex[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tIndex[2] <= tIndex[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tIndex[3] <= tIndex[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tIndex[4] <= tIndex[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[0] <= tDataIn[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[1] <= tDataIn[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[2] <= tDataIn[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[3] <= tDataIn[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[4] <= tDataIn[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[5] <= tDataIn[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[6] <= tDataIn[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[7] <= tDataIn[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[8] <= tDataIn[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[9] <= tDataIn[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[10] <= tDataIn[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[11] <= tDataIn[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[12] <= tDataIn[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[13] <= tDataIn[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[14] <= tDataIn[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[15] <= tDataIn[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[16] <= tDataIn[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[17] <= tDataIn[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[18] <= tDataIn[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[19] <= tDataIn[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[20] <= tDataIn[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[21] <= tDataIn[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[22] <= tDataIn[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[23] <= tDataIn[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[24] <= tDataIn[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[25] <= tDataIn[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[26] <= tDataIn[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[27] <= tDataIn[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[28] <= tDataIn[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[29] <= tDataIn[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[30] <= tDataIn[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[31] <= tDataIn[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[32] <= tDataIn[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[33] <= tDataIn[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[34] <= tDataIn[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[35] <= tDataIn[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[36] <= tDataIn[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[37] <= tDataIn[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[38] <= tDataIn[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[39] <= tDataIn[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[40] <= tDataIn[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[41] <= tDataIn[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[42] <= tDataIn[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[43] <= tDataIn[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[44] <= tDataIn[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[45] <= tDataIn[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[46] <= tDataIn[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[47] <= tDataIn[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[48] <= tDataIn[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[49] <= tDataIn[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[50] <= tDataIn[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[51] <= tDataIn[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[52] <= tDataIn[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[53] <= tDataIn[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[54] <= tDataIn[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[55] <= tDataIn[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[56] <= tDataIn[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[57] <= tDataIn[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[58] <= tDataIn[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[59] <= tDataIn[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[60] <= tDataIn[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[61] <= tDataIn[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[62] <= tDataIn[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[63] <= tDataIn[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[64] <= tDataIn[64]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[65] <= tDataIn[65]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[66] <= tDataIn[66]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[67] <= tDataIn[67]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[68] <= tDataIn[68]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[69] <= tDataIn[69]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[70] <= tDataIn[70]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[71] <= tDataIn[71]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[72] <= tDataIn[72]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[73] <= tDataIn[73]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[74] <= tDataIn[74]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[75] <= tDataIn[75]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[76] <= tDataIn[76]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[77] <= tDataIn[77]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[78] <= tDataIn[78]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[79] <= tDataIn[79]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[80] <= tDataIn[80]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[81] <= tDataIn[81]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[82] <= tDataIn[82]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[83] <= tDataIn[83]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[84] <= tDataIn[84]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[85] <= tDataIn[85]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[86] <= tDataIn[86]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[87] <= tDataIn[87]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[88] <= tDataIn[88]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[89] <= tDataIn[89]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[90] <= tDataIn[90]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[91] <= tDataIn[91]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[92] <= tDataIn[92]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[93] <= tDataIn[93]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[94] <= tDataIn[94]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[95] <= tDataIn[95]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[96] <= tDataIn[96]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[97] <= tDataIn[97]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[98] <= tDataIn[98]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[99] <= tDataIn[99]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[100] <= tDataIn[100]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[101] <= tDataIn[101]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[102] <= tDataIn[102]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[103] <= tDataIn[103]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[104] <= tDataIn[104]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[105] <= tDataIn[105]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[106] <= tDataIn[106]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[107] <= tDataIn[107]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[108] <= tDataIn[108]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[109] <= tDataIn[109]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[110] <= tDataIn[110]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[111] <= tDataIn[111]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[112] <= tDataIn[112]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[113] <= tDataIn[113]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[114] <= tDataIn[114]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[115] <= tDataIn[115]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[116] <= tDataIn[116]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[117] <= tDataIn[117]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[118] <= tDataIn[118]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[119] <= tDataIn[119]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[120] <= tDataIn[120]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[121] <= tDataIn[121]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[122] <= tDataIn[122]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[123] <= tDataIn[123]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[124] <= tDataIn[124]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[125] <= tDataIn[125]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[126] <= tDataIn[126]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tDataIn[127] <= tDataIn[127]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Block1|MyUart:inst15
EN => always0.IN1
EN => always1.IN1
Init => index.OUTPUTSELECT
Init => index.OUTPUTSELECT
Init => index.OUTPUTSELECT
Init => index.OUTPUTSELECT
Init => index.OUTPUTSELECT
Init => Tx~reg0.ENA
SendingCLK => RdCLK~reg0.CLK
SendingCLK => Tx~reg0.CLK
SendingCLK => index[0].CLK
SendingCLK => index[1].CLK
SendingCLK => index[2].CLK
SendingCLK => index[3].CLK
SendingCLK => index[4].CLK
SendingCLK => store[0].CLK
SendingCLK => store[1].CLK
SendingCLK => store[2].CLK
SendingCLK => store[3].CLK
SendingCLK => store[4].CLK
SendingCLK => store[5].CLK
SendingCLK => store[6].CLK
SendingCLK => store[7].CLK
Data[0] => store[0].DATAIN
Data[1] => store[1].DATAIN
Data[2] => store[2].DATAIN
Data[3] => store[3].DATAIN
Data[4] => store[4].DATAIN
Data[5] => store[5].DATAIN
Data[6] => store[6].DATAIN
Data[7] => store[7].DATAIN
Tx <= Tx~reg0.DB_MAX_OUTPUT_PORT_TYPE
RdCLK <= RdCLK~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Block1|TrigClrDelay:inst25
CLK => delaytime[0].CLK
CLK => delaytime[1].CLK
CLK => delaytime[2].CLK
CLK => delaytime[3].CLK
CLK => delaytime[4].CLK
CLK => delaytime[5].CLK
CLK => delaytime[6].CLK
CLK => delaytime[7].CLK
CLK => delaytime[8].CLK
CLK => delaytime[9].CLK
CLK => delaytime[10].CLK
CLK => delaytime[11].CLK
CLK => state[0].CLK
CLK => state[1].CLK
CLK => state[2].CLK
CLK => state[3].CLK
ENTrig => state.OUTPUTSELECT
ENTrig => state.OUTPUTSELECT
ENTrig => state.OUTPUTSELECT
ENTrig => state.OUTPUTSELECT
Trigin => delaytime.OUTPUTSELECT
Trigin => delaytime.OUTPUTSELECT
Trigin => delaytime.OUTPUTSELECT
Trigin => delaytime.OUTPUTSELECT
Trigin => delaytime.OUTPUTSELECT
Trigin => delaytime.OUTPUTSELECT
Trigin => delaytime.OUTPUTSELECT
Trigin => delaytime.OUTPUTSELECT
Trigin => delaytime.OUTPUTSELECT
Trigin => delaytime.OUTPUTSELECT
Trigin => delaytime.OUTPUTSELECT
Trigin => delaytime.OUTPUTSELECT
Trigout <= always3.DB_MAX_OUTPUT_PORT_TYPE
delayL[0] => tdelay[0].DATAIN
delayL[1] => tdelay[1].DATAIN
delayL[2] => tdelay[2].DATAIN
delayH[0] => tdelay[3].DATAIN
delayH[1] => tdelay[4].DATAIN
delayH[2] => tdelay[5].DATAIN
delayH[3] => tdelay[6].DATAIN
delayH[4] => tdelay[7].DATAIN
delayH[5] => tdelay[8].DATAIN
delayH[6] => tdelay[9].DATAIN
delayH[7] => tdelay[10].DATAIN
setdelay => tdelay[0].CLK
setdelay => tdelay[1].CLK
setdelay => tdelay[2].CLK
setdelay => tdelay[3].CLK
setdelay => tdelay[4].CLK
setdelay => tdelay[5].CLK
setdelay => tdelay[6].CLK
setdelay => tdelay[7].CLK
setdelay => tdelay[8].CLK
setdelay => tdelay[9].CLK
setdelay => tdelay[10].CLK
setdelay => tdelay[11].CLK


|Block1|16Trig:inst4
TrigOut <= inst12.DB_MAX_OUTPUT_PORT_TYPE
adden => Decode24:inst5.enable
CLK50M => Decode24:inst5.clock
add[0] => QTrig:inst7.add[0]
add[0] => QTrig:inst8.add[0]
add[0] => QTrig:inst9.add[0]
add[0] => QTrig:inst10.add[0]
add[1] => QTrig:inst7.add[1]
add[1] => QTrig:inst8.add[1]
add[1] => QTrig:inst9.add[1]
add[1] => QTrig:inst10.add[1]
add[2] => Decode24:inst5.data[0]
add[3] => Decode24:inst5.data[1]
CLKP0 => QTrig:inst7.CLK
CLKP0 => QTrig:inst8.CLK
CLKP0 => QTrig:inst9.CLK
CLKP0 => QTrig:inst10.CLK
TriEN <= inst6.DB_MAX_OUTPUT_PORT_TYPE
EN1 => inst6.IN0
EN2 => inst6.IN1
EN3 => inst6.IN2
EN4 => inst6.IN3
SetInit <= inst40.DB_MAX_OUTPUT_PORT_TYPE
SetInit1 => inst40.IN0
SetInit2 => inst40.IN1
wCMD[0] => QTrig:inst7.wCMD[0]
wCMD[0] => QTrig:inst8.wCMD[0]
wCMD[0] => QTrig:inst9.wCMD[0]
wCMD[0] => QTrig:inst10.wCMD[0]
wCMD[1] => QTrig:inst7.wCMD[1]
wCMD[1] => QTrig:inst8.wCMD[1]
wCMD[1] => QTrig:inst9.wCMD[1]
wCMD[1] => QTrig:inst10.wCMD[1]
wCMD[2] => QTrig:inst7.wCMD[2]
wCMD[2] => QTrig:inst8.wCMD[2]
wCMD[2] => QTrig:inst9.wCMD[2]
wCMD[2] => QTrig:inst10.wCMD[2]
wCMD[3] => QTrig:inst7.wCMD[3]
wCMD[3] => QTrig:inst8.wCMD[3]
wCMD[3] => QTrig:inst9.wCMD[3]
wCMD[3] => QTrig:inst10.wCMD[3]
Xin[0] => QTrig:inst7.Xin[0]
Xin[1] => QTrig:inst7.Xin[1]
Xin[2] => QTrig:inst7.Xin[2]
Xin[3] => QTrig:inst7.Xin[3]
Xin[4] => QTrig:inst8.Xin[0]
Xin[5] => QTrig:inst8.Xin[1]
Xin[6] => QTrig:inst8.Xin[2]
Xin[7] => QTrig:inst8.Xin[3]
Xin[8] => QTrig:inst9.Xin[0]
Xin[9] => QTrig:inst9.Xin[1]
Xin[10] => QTrig:inst9.Xin[2]
Xin[11] => QTrig:inst9.Xin[3]
Xin[12] => QTrig:inst10.Xin[0]
Xin[13] => QTrig:inst10.Xin[1]
Xin[14] => QTrig:inst10.Xin[2]
Xin[15] => QTrig:inst10.Xin[3]


|Block1|16Trig:inst4|QTrig:inst7
ResTri <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Xin[0] => trig:inst.Xin
Xin[1] => trig:inst1.Xin
Xin[2] => trig:inst2.Xin
Xin[3] => trig:inst3.Xin
CLK => trig:inst.CLK
CLK => Decode24:inst4.clock
CLK => trig:inst1.CLK
CLK => trig:inst2.CLK
CLK => trig:inst3.CLK
EN => trig:inst.EN
EN => trig:inst1.EN
EN => trig:inst2.EN
EN => trig:inst3.EN
ADDEN => Decode24:inst4.enable
CLKen => Decode24:inst4.clken
add[0] => Decode24:inst4.data[0]
add[1] => Decode24:inst4.data[1]
SetInit => trig:inst.SetInit
SetInit => trig:inst1.SetInit
SetInit => trig:inst2.SetInit
SetInit => trig:inst3.SetInit
wCMD[0] => trig:inst.wCMD[0]
wCMD[0] => trig:inst1.wCMD[0]
wCMD[0] => trig:inst2.wCMD[0]
wCMD[0] => trig:inst3.wCMD[0]
wCMD[1] => trig:inst.wCMD[1]
wCMD[1] => trig:inst1.wCMD[1]
wCMD[1] => trig:inst2.wCMD[1]
wCMD[1] => trig:inst3.wCMD[1]
wCMD[2] => trig:inst.wCMD[2]
wCMD[2] => trig:inst1.wCMD[2]
wCMD[2] => trig:inst2.wCMD[2]
wCMD[2] => trig:inst3.wCMD[2]
wCMD[3] => trig:inst.wCMD[3]
wCMD[3] => trig:inst1.wCMD[3]
wCMD[3] => trig:inst2.wCMD[3]
wCMD[3] => trig:inst3.wCMD[3]


|Block1|16Trig:inst4|QTrig:inst7|trig:inst
Xin => XinReg[0].DATAIN
CLK => CMD[0].CLK
CLK => CMD[1].CLK
CLK => CMD[3].CLK
CLK => XinReg[0].CLK
CLK => XinReg[1].CLK
EN => ResTri.OUTPUTSELECT
wCMD[0] => CMD.DATAB
wCMD[1] => CMD.DATAB
wCMD[2] => ~NO_FANOUT~
wCMD[3] => CMD.DATAB
wEN => CMD.OUTPUTSELECT
wEN => CMD.OUTPUTSELECT
wEN => CMD.OUTPUTSELECT
SetInit => CMD.OUTPUTSELECT
SetInit => CMD.OUTPUTSELECT
SetInit => CMD.OUTPUTSELECT
ResTri <= ResTri.DB_MAX_OUTPUT_PORT_TYPE


|Block1|16Trig:inst4|QTrig:inst7|Decode24:inst4
clken => clken.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
enable => enable.IN1
eq0 <= lpm_decode:lpm_decode_component.eq
eq1 <= lpm_decode:lpm_decode_component.eq
eq2 <= lpm_decode:lpm_decode_component.eq
eq3 <= lpm_decode:lpm_decode_component.eq


|Block1|16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component
data[0] => decode_cdi:auto_generated.data[0]
data[1] => decode_cdi:auto_generated.data[1]
enable => decode_cdi:auto_generated.enable
clock => decode_cdi:auto_generated.clock
aclr => ~NO_FANOUT~
clken => decode_cdi:auto_generated.clken
eq[0] <= decode_cdi:auto_generated.eq[0]
eq[1] <= decode_cdi:auto_generated.eq[1]
eq[2] <= decode_cdi:auto_generated.eq[2]
eq[3] <= decode_cdi:auto_generated.eq[3]


|Block1|16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated
clken => dffe1a[3].ENA
clken => dffe1a[2].ENA
clken => dffe1a[1].ENA
clken => dffe1a[0].ENA
clock => dffe1a[3].CLK
clock => dffe1a[2].CLK
clock => dffe1a[1].CLK
clock => dffe1a[0].CLK
data[0] => w_anode14w[1].IN1
data[0] => w_anode1w[1].IN0
data[0] => w_anode22w[1].IN0
data[0] => w_anode30w[1].IN1
data[1] => w_anode14w[2].IN0
data[1] => w_anode1w[2].IN0
data[1] => w_anode22w[2].IN1
data[1] => w_anode30w[2].IN1
enable => w_anode14w[1].IN0
enable => w_anode1w[1].IN0
enable => w_anode22w[1].IN0
enable => w_anode30w[1].IN0
eq[0] <= dffe1a[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= dffe1a[1].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= dffe1a[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= dffe1a[3].DB_MAX_OUTPUT_PORT_TYPE


|Block1|16Trig:inst4|QTrig:inst7|trig:inst1
Xin => XinReg[0].DATAIN
CLK => CMD[0].CLK
CLK => CMD[1].CLK
CLK => CMD[3].CLK
CLK => XinReg[0].CLK
CLK => XinReg[1].CLK
EN => ResTri.OUTPUTSELECT
wCMD[0] => CMD.DATAB
wCMD[1] => CMD.DATAB
wCMD[2] => ~NO_FANOUT~
wCMD[3] => CMD.DATAB
wEN => CMD.OUTPUTSELECT
wEN => CMD.OUTPUTSELECT
wEN => CMD.OUTPUTSELECT
SetInit => CMD.OUTPUTSELECT
SetInit => CMD.OUTPUTSELECT
SetInit => CMD.OUTPUTSELECT
ResTri <= ResTri.DB_MAX_OUTPUT_PORT_TYPE


|Block1|16Trig:inst4|QTrig:inst7|trig:inst2
Xin => XinReg[0].DATAIN
CLK => CMD[0].CLK
CLK => CMD[1].CLK
CLK => CMD[3].CLK
CLK => XinReg[0].CLK
CLK => XinReg[1].CLK
EN => ResTri.OUTPUTSELECT
wCMD[0] => CMD.DATAB
wCMD[1] => CMD.DATAB
wCMD[2] => ~NO_FANOUT~
wCMD[3] => CMD.DATAB
wEN => CMD.OUTPUTSELECT
wEN => CMD.OUTPUTSELECT
wEN => CMD.OUTPUTSELECT
SetInit => CMD.OUTPUTSELECT
SetInit => CMD.OUTPUTSELECT
SetInit => CMD.OUTPUTSELECT
ResTri <= ResTri.DB_MAX_OUTPUT_PORT_TYPE


|Block1|16Trig:inst4|QTrig:inst7|trig:inst3
Xin => XinReg[0].DATAIN
CLK => CMD[0].CLK
CLK => CMD[1].CLK
CLK => CMD[3].CLK
CLK => XinReg[0].CLK
CLK => XinReg[1].CLK
EN => ResTri.OUTPUTSELECT
wCMD[0] => CMD.DATAB
wCMD[1] => CMD.DATAB
wCMD[2] => ~NO_FANOUT~
wCMD[3] => CMD.DATAB
wEN => CMD.OUTPUTSELECT
wEN => CMD.OUTPUTSELECT
wEN => CMD.OUTPUTSELECT
SetInit => CMD.OUTPUTSELECT
SetInit => CMD.OUTPUTSELECT
SetInit => CMD.OUTPUTSELECT
ResTri <= ResTri.DB_MAX_OUTPUT_PORT_TYPE


|Block1|16Trig:inst4|Decode24:inst5
clken => clken.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
enable => enable.IN1
eq0 <= lpm_decode:lpm_decode_component.eq
eq1 <= lpm_decode:lpm_decode_component.eq
eq2 <= lpm_decode:lpm_decode_component.eq
eq3 <= lpm_decode:lpm_decode_component.eq


|Block1|16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component
data[0] => decode_cdi:auto_generated.data[0]
data[1] => decode_cdi:auto_generated.data[1]
enable => decode_cdi:auto_generated.enable
clock => decode_cdi:auto_generated.clock
aclr => ~NO_FANOUT~
clken => decode_cdi:auto_generated.clken
eq[0] <= decode_cdi:auto_generated.eq[0]
eq[1] <= decode_cdi:auto_generated.eq[1]
eq[2] <= decode_cdi:auto_generated.eq[2]
eq[3] <= decode_cdi:auto_generated.eq[3]


|Block1|16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated
clken => dffe1a[3].ENA
clken => dffe1a[2].ENA
clken => dffe1a[1].ENA
clken => dffe1a[0].ENA
clock => dffe1a[3].CLK
clock => dffe1a[2].CLK
clock => dffe1a[1].CLK
clock => dffe1a[0].CLK
data[0] => w_anode14w[1].IN1
data[0] => w_anode1w[1].IN0
data[0] => w_anode22w[1].IN0
data[0] => w_anode30w[1].IN1
data[1] => w_anode14w[2].IN0
data[1] => w_anode1w[2].IN0
data[1] => w_anode22w[2].IN1
data[1] => w_anode30w[2].IN1
enable => w_anode14w[1].IN0
enable => w_anode1w[1].IN0
enable => w_anode22w[1].IN0
enable => w_anode30w[1].IN0
eq[0] <= dffe1a[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= dffe1a[1].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= dffe1a[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= dffe1a[3].DB_MAX_OUTPUT_PORT_TYPE


|Block1|16Trig:inst4|QTrig:inst8
ResTri <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Xin[0] => trig:inst.Xin
Xin[1] => trig:inst1.Xin
Xin[2] => trig:inst2.Xin
Xin[3] => trig:inst3.Xin
CLK => trig:inst.CLK
CLK => Decode24:inst4.clock
CLK => trig:inst1.CLK
CLK => trig:inst2.CLK
CLK => trig:inst3.CLK
EN => trig:inst.EN
EN => trig:inst1.EN
EN => trig:inst2.EN
EN => trig:inst3.EN
ADDEN => Decode24:inst4.enable
CLKen => Decode24:inst4.clken
add[0] => Decode24:inst4.data[0]
add[1] => Decode24:inst4.data[1]
SetInit => trig:inst.SetInit
SetInit => trig:inst1.SetInit
SetInit => trig:inst2.SetInit
SetInit => trig:inst3.SetInit
wCMD[0] => trig:inst.wCMD[0]
wCMD[0] => trig:inst1.wCMD[0]
wCMD[0] => trig:inst2.wCMD[0]
wCMD[0] => trig:inst3.wCMD[0]
wCMD[1] => trig:inst.wCMD[1]
wCMD[1] => trig:inst1.wCMD[1]
wCMD[1] => trig:inst2.wCMD[1]
wCMD[1] => trig:inst3.wCMD[1]
wCMD[2] => trig:inst.wCMD[2]
wCMD[2] => trig:inst1.wCMD[2]
wCMD[2] => trig:inst2.wCMD[2]
wCMD[2] => trig:inst3.wCMD[2]
wCMD[3] => trig:inst.wCMD[3]
wCMD[3] => trig:inst1.wCMD[3]
wCMD[3] => trig:inst2.wCMD[3]
wCMD[3] => trig:inst3.wCMD[3]


|Block1|16Trig:inst4|QTrig:inst8|trig:inst
Xin => XinReg[0].DATAIN
CLK => CMD[0].CLK
CLK => CMD[1].CLK
CLK => CMD[3].CLK
CLK => XinReg[0].CLK
CLK => XinReg[1].CLK
EN => ResTri.OUTPUTSELECT
wCMD[0] => CMD.DATAB
wCMD[1] => CMD.DATAB
wCMD[2] => ~NO_FANOUT~
wCMD[3] => CMD.DATAB
wEN => CMD.OUTPUTSELECT
wEN => CMD.OUTPUTSELECT
wEN => CMD.OUTPUTSELECT
SetInit => CMD.OUTPUTSELECT
SetInit => CMD.OUTPUTSELECT
SetInit => CMD.OUTPUTSELECT
ResTri <= ResTri.DB_MAX_OUTPUT_PORT_TYPE


|Block1|16Trig:inst4|QTrig:inst8|Decode24:inst4
clken => clken.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
enable => enable.IN1
eq0 <= lpm_decode:lpm_decode_component.eq
eq1 <= lpm_decode:lpm_decode_component.eq
eq2 <= lpm_decode:lpm_decode_component.eq
eq3 <= lpm_decode:lpm_decode_component.eq


|Block1|16Trig:inst4|QTrig:inst8|Decode24:inst4|lpm_decode:lpm_decode_component
data[0] => decode_cdi:auto_generated.data[0]
data[1] => decode_cdi:auto_generated.data[1]
enable => decode_cdi:auto_generated.enable
clock => decode_cdi:auto_generated.clock
aclr => ~NO_FANOUT~
clken => decode_cdi:auto_generated.clken
eq[0] <= decode_cdi:auto_generated.eq[0]
eq[1] <= decode_cdi:auto_generated.eq[1]
eq[2] <= decode_cdi:auto_generated.eq[2]
eq[3] <= decode_cdi:auto_generated.eq[3]


|Block1|16Trig:inst4|QTrig:inst8|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated
clken => dffe1a[3].ENA
clken => dffe1a[2].ENA
clken => dffe1a[1].ENA
clken => dffe1a[0].ENA
clock => dffe1a[3].CLK
clock => dffe1a[2].CLK
clock => dffe1a[1].CLK
clock => dffe1a[0].CLK
data[0] => w_anode14w[1].IN1
data[0] => w_anode1w[1].IN0
data[0] => w_anode22w[1].IN0
data[0] => w_anode30w[1].IN1
data[1] => w_anode14w[2].IN0
data[1] => w_anode1w[2].IN0
data[1] => w_anode22w[2].IN1
data[1] => w_anode30w[2].IN1
enable => w_anode14w[1].IN0
enable => w_anode1w[1].IN0
enable => w_anode22w[1].IN0
enable => w_anode30w[1].IN0
eq[0] <= dffe1a[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= dffe1a[1].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= dffe1a[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= dffe1a[3].DB_MAX_OUTPUT_PORT_TYPE


|Block1|16Trig:inst4|QTrig:inst8|trig:inst1
Xin => XinReg[0].DATAIN
CLK => CMD[0].CLK
CLK => CMD[1].CLK
CLK => CMD[3].CLK
CLK => XinReg[0].CLK
CLK => XinReg[1].CLK
EN => ResTri.OUTPUTSELECT
wCMD[0] => CMD.DATAB
wCMD[1] => CMD.DATAB
wCMD[2] => ~NO_FANOUT~
wCMD[3] => CMD.DATAB
wEN => CMD.OUTPUTSELECT
wEN => CMD.OUTPUTSELECT
wEN => CMD.OUTPUTSELECT
SetInit => CMD.OUTPUTSELECT
SetInit => CMD.OUTPUTSELECT
SetInit => CMD.OUTPUTSELECT
ResTri <= ResTri.DB_MAX_OUTPUT_PORT_TYPE


|Block1|16Trig:inst4|QTrig:inst8|trig:inst2
Xin => XinReg[0].DATAIN
CLK => CMD[0].CLK
CLK => CMD[1].CLK
CLK => CMD[3].CLK
CLK => XinReg[0].CLK
CLK => XinReg[1].CLK
EN => ResTri.OUTPUTSELECT
wCMD[0] => CMD.DATAB
wCMD[1] => CMD.DATAB
wCMD[2] => ~NO_FANOUT~
wCMD[3] => CMD.DATAB
wEN => CMD.OUTPUTSELECT
wEN => CMD.OUTPUTSELECT
wEN => CMD.OUTPUTSELECT
SetInit => CMD.OUTPUTSELECT
SetInit => CMD.OUTPUTSELECT
SetInit => CMD.OUTPUTSELECT
ResTri <= ResTri.DB_MAX_OUTPUT_PORT_TYPE


|Block1|16Trig:inst4|QTrig:inst8|trig:inst3
Xin => XinReg[0].DATAIN
CLK => CMD[0].CLK
CLK => CMD[1].CLK
CLK => CMD[3].CLK
CLK => XinReg[0].CLK
CLK => XinReg[1].CLK
EN => ResTri.OUTPUTSELECT
wCMD[0] => CMD.DATAB
wCMD[1] => CMD.DATAB
wCMD[2] => ~NO_FANOUT~
wCMD[3] => CMD.DATAB
wEN => CMD.OUTPUTSELECT
wEN => CMD.OUTPUTSELECT
wEN => CMD.OUTPUTSELECT
SetInit => CMD.OUTPUTSELECT
SetInit => CMD.OUTPUTSELECT
SetInit => CMD.OUTPUTSELECT
ResTri <= ResTri.DB_MAX_OUTPUT_PORT_TYPE


|Block1|16Trig:inst4|QTrig:inst9
ResTri <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Xin[0] => trig:inst.Xin
Xin[1] => trig:inst1.Xin
Xin[2] => trig:inst2.Xin
Xin[3] => trig:inst3.Xin
CLK => trig:inst.CLK
CLK => Decode24:inst4.clock
CLK => trig:inst1.CLK
CLK => trig:inst2.CLK
CLK => trig:inst3.CLK
EN => trig:inst.EN
EN => trig:inst1.EN
EN => trig:inst2.EN
EN => trig:inst3.EN
ADDEN => Decode24:inst4.enable
CLKen => Decode24:inst4.clken
add[0] => Decode24:inst4.data[0]
add[1] => Decode24:inst4.data[1]
SetInit => trig:inst.SetInit
SetInit => trig:inst1.SetInit
SetInit => trig:inst2.SetInit
SetInit => trig:inst3.SetInit
wCMD[0] => trig:inst.wCMD[0]
wCMD[0] => trig:inst1.wCMD[0]
wCMD[0] => trig:inst2.wCMD[0]
wCMD[0] => trig:inst3.wCMD[0]
wCMD[1] => trig:inst.wCMD[1]
wCMD[1] => trig:inst1.wCMD[1]
wCMD[1] => trig:inst2.wCMD[1]
wCMD[1] => trig:inst3.wCMD[1]
wCMD[2] => trig:inst.wCMD[2]
wCMD[2] => trig:inst1.wCMD[2]
wCMD[2] => trig:inst2.wCMD[2]
wCMD[2] => trig:inst3.wCMD[2]
wCMD[3] => trig:inst.wCMD[3]
wCMD[3] => trig:inst1.wCMD[3]
wCMD[3] => trig:inst2.wCMD[3]
wCMD[3] => trig:inst3.wCMD[3]


|Block1|16Trig:inst4|QTrig:inst9|trig:inst
Xin => XinReg[0].DATAIN
CLK => CMD[0].CLK
CLK => CMD[1].CLK
CLK => CMD[3].CLK
CLK => XinReg[0].CLK
CLK => XinReg[1].CLK
EN => ResTri.OUTPUTSELECT
wCMD[0] => CMD.DATAB
wCMD[1] => CMD.DATAB
wCMD[2] => ~NO_FANOUT~
wCMD[3] => CMD.DATAB
wEN => CMD.OUTPUTSELECT
wEN => CMD.OUTPUTSELECT
wEN => CMD.OUTPUTSELECT
SetInit => CMD.OUTPUTSELECT
SetInit => CMD.OUTPUTSELECT
SetInit => CMD.OUTPUTSELECT
ResTri <= ResTri.DB_MAX_OUTPUT_PORT_TYPE


|Block1|16Trig:inst4|QTrig:inst9|Decode24:inst4
clken => clken.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
enable => enable.IN1
eq0 <= lpm_decode:lpm_decode_component.eq
eq1 <= lpm_decode:lpm_decode_component.eq
eq2 <= lpm_decode:lpm_decode_component.eq
eq3 <= lpm_decode:lpm_decode_component.eq


|Block1|16Trig:inst4|QTrig:inst9|Decode24:inst4|lpm_decode:lpm_decode_component
data[0] => decode_cdi:auto_generated.data[0]
data[1] => decode_cdi:auto_generated.data[1]
enable => decode_cdi:auto_generated.enable
clock => decode_cdi:auto_generated.clock
aclr => ~NO_FANOUT~
clken => decode_cdi:auto_generated.clken
eq[0] <= decode_cdi:auto_generated.eq[0]
eq[1] <= decode_cdi:auto_generated.eq[1]
eq[2] <= decode_cdi:auto_generated.eq[2]
eq[3] <= decode_cdi:auto_generated.eq[3]


|Block1|16Trig:inst4|QTrig:inst9|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated
clken => dffe1a[3].ENA
clken => dffe1a[2].ENA
clken => dffe1a[1].ENA
clken => dffe1a[0].ENA
clock => dffe1a[3].CLK
clock => dffe1a[2].CLK
clock => dffe1a[1].CLK
clock => dffe1a[0].CLK
data[0] => w_anode14w[1].IN1
data[0] => w_anode1w[1].IN0
data[0] => w_anode22w[1].IN0
data[0] => w_anode30w[1].IN1
data[1] => w_anode14w[2].IN0
data[1] => w_anode1w[2].IN0
data[1] => w_anode22w[2].IN1
data[1] => w_anode30w[2].IN1
enable => w_anode14w[1].IN0
enable => w_anode1w[1].IN0
enable => w_anode22w[1].IN0
enable => w_anode30w[1].IN0
eq[0] <= dffe1a[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= dffe1a[1].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= dffe1a[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= dffe1a[3].DB_MAX_OUTPUT_PORT_TYPE


|Block1|16Trig:inst4|QTrig:inst9|trig:inst1
Xin => XinReg[0].DATAIN
CLK => CMD[0].CLK
CLK => CMD[1].CLK
CLK => CMD[3].CLK
CLK => XinReg[0].CLK
CLK => XinReg[1].CLK
EN => ResTri.OUTPUTSELECT
wCMD[0] => CMD.DATAB
wCMD[1] => CMD.DATAB
wCMD[2] => ~NO_FANOUT~
wCMD[3] => CMD.DATAB
wEN => CMD.OUTPUTSELECT
wEN => CMD.OUTPUTSELECT
wEN => CMD.OUTPUTSELECT
SetInit => CMD.OUTPUTSELECT
SetInit => CMD.OUTPUTSELECT
SetInit => CMD.OUTPUTSELECT
ResTri <= ResTri.DB_MAX_OUTPUT_PORT_TYPE


|Block1|16Trig:inst4|QTrig:inst9|trig:inst2
Xin => XinReg[0].DATAIN
CLK => CMD[0].CLK
CLK => CMD[1].CLK
CLK => CMD[3].CLK
CLK => XinReg[0].CLK
CLK => XinReg[1].CLK
EN => ResTri.OUTPUTSELECT
wCMD[0] => CMD.DATAB
wCMD[1] => CMD.DATAB
wCMD[2] => ~NO_FANOUT~
wCMD[3] => CMD.DATAB
wEN => CMD.OUTPUTSELECT
wEN => CMD.OUTPUTSELECT
wEN => CMD.OUTPUTSELECT
SetInit => CMD.OUTPUTSELECT
SetInit => CMD.OUTPUTSELECT
SetInit => CMD.OUTPUTSELECT
ResTri <= ResTri.DB_MAX_OUTPUT_PORT_TYPE


|Block1|16Trig:inst4|QTrig:inst9|trig:inst3
Xin => XinReg[0].DATAIN
CLK => CMD[0].CLK
CLK => CMD[1].CLK
CLK => CMD[3].CLK
CLK => XinReg[0].CLK
CLK => XinReg[1].CLK
EN => ResTri.OUTPUTSELECT
wCMD[0] => CMD.DATAB
wCMD[1] => CMD.DATAB
wCMD[2] => ~NO_FANOUT~
wCMD[3] => CMD.DATAB
wEN => CMD.OUTPUTSELECT
wEN => CMD.OUTPUTSELECT
wEN => CMD.OUTPUTSELECT
SetInit => CMD.OUTPUTSELECT
SetInit => CMD.OUTPUTSELECT
SetInit => CMD.OUTPUTSELECT
ResTri <= ResTri.DB_MAX_OUTPUT_PORT_TYPE


|Block1|16Trig:inst4|QTrig:inst10
ResTri <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Xin[0] => trig:inst.Xin
Xin[1] => trig:inst1.Xin
Xin[2] => trig:inst2.Xin
Xin[3] => trig:inst3.Xin
CLK => trig:inst.CLK
CLK => Decode24:inst4.clock
CLK => trig:inst1.CLK
CLK => trig:inst2.CLK
CLK => trig:inst3.CLK
EN => trig:inst.EN
EN => trig:inst1.EN
EN => trig:inst2.EN
EN => trig:inst3.EN
ADDEN => Decode24:inst4.enable
CLKen => Decode24:inst4.clken
add[0] => Decode24:inst4.data[0]
add[1] => Decode24:inst4.data[1]
SetInit => trig:inst.SetInit
SetInit => trig:inst1.SetInit
SetInit => trig:inst2.SetInit
SetInit => trig:inst3.SetInit
wCMD[0] => trig:inst.wCMD[0]
wCMD[0] => trig:inst1.wCMD[0]
wCMD[0] => trig:inst2.wCMD[0]
wCMD[0] => trig:inst3.wCMD[0]
wCMD[1] => trig:inst.wCMD[1]
wCMD[1] => trig:inst1.wCMD[1]
wCMD[1] => trig:inst2.wCMD[1]
wCMD[1] => trig:inst3.wCMD[1]
wCMD[2] => trig:inst.wCMD[2]
wCMD[2] => trig:inst1.wCMD[2]
wCMD[2] => trig:inst2.wCMD[2]
wCMD[2] => trig:inst3.wCMD[2]
wCMD[3] => trig:inst.wCMD[3]
wCMD[3] => trig:inst1.wCMD[3]
wCMD[3] => trig:inst2.wCMD[3]
wCMD[3] => trig:inst3.wCMD[3]


|Block1|16Trig:inst4|QTrig:inst10|trig:inst
Xin => XinReg[0].DATAIN
CLK => CMD[0].CLK
CLK => CMD[1].CLK
CLK => CMD[3].CLK
CLK => XinReg[0].CLK
CLK => XinReg[1].CLK
EN => ResTri.OUTPUTSELECT
wCMD[0] => CMD.DATAB
wCMD[1] => CMD.DATAB
wCMD[2] => ~NO_FANOUT~
wCMD[3] => CMD.DATAB
wEN => CMD.OUTPUTSELECT
wEN => CMD.OUTPUTSELECT
wEN => CMD.OUTPUTSELECT
SetInit => CMD.OUTPUTSELECT
SetInit => CMD.OUTPUTSELECT
SetInit => CMD.OUTPUTSELECT
ResTri <= ResTri.DB_MAX_OUTPUT_PORT_TYPE


|Block1|16Trig:inst4|QTrig:inst10|Decode24:inst4
clken => clken.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
enable => enable.IN1
eq0 <= lpm_decode:lpm_decode_component.eq
eq1 <= lpm_decode:lpm_decode_component.eq
eq2 <= lpm_decode:lpm_decode_component.eq
eq3 <= lpm_decode:lpm_decode_component.eq


|Block1|16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component
data[0] => decode_cdi:auto_generated.data[0]
data[1] => decode_cdi:auto_generated.data[1]
enable => decode_cdi:auto_generated.enable
clock => decode_cdi:auto_generated.clock
aclr => ~NO_FANOUT~
clken => decode_cdi:auto_generated.clken
eq[0] <= decode_cdi:auto_generated.eq[0]
eq[1] <= decode_cdi:auto_generated.eq[1]
eq[2] <= decode_cdi:auto_generated.eq[2]
eq[3] <= decode_cdi:auto_generated.eq[3]


|Block1|16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated
clken => dffe1a[3].ENA
clken => dffe1a[2].ENA
clken => dffe1a[1].ENA
clken => dffe1a[0].ENA
clock => dffe1a[3].CLK
clock => dffe1a[2].CLK
clock => dffe1a[1].CLK
clock => dffe1a[0].CLK
data[0] => w_anode14w[1].IN1
data[0] => w_anode1w[1].IN0
data[0] => w_anode22w[1].IN0
data[0] => w_anode30w[1].IN1
data[1] => w_anode14w[2].IN0
data[1] => w_anode1w[2].IN0
data[1] => w_anode22w[2].IN1
data[1] => w_anode30w[2].IN1
enable => w_anode14w[1].IN0
enable => w_anode1w[1].IN0
enable => w_anode22w[1].IN0
enable => w_anode30w[1].IN0
eq[0] <= dffe1a[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= dffe1a[1].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= dffe1a[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= dffe1a[3].DB_MAX_OUTPUT_PORT_TYPE


|Block1|16Trig:inst4|QTrig:inst10|trig:inst1
Xin => XinReg[0].DATAIN
CLK => CMD[0].CLK
CLK => CMD[1].CLK
CLK => CMD[3].CLK
CLK => XinReg[0].CLK
CLK => XinReg[1].CLK
EN => ResTri.OUTPUTSELECT
wCMD[0] => CMD.DATAB
wCMD[1] => CMD.DATAB
wCMD[2] => ~NO_FANOUT~
wCMD[3] => CMD.DATAB
wEN => CMD.OUTPUTSELECT
wEN => CMD.OUTPUTSELECT
wEN => CMD.OUTPUTSELECT
SetInit => CMD.OUTPUTSELECT
SetInit => CMD.OUTPUTSELECT
SetInit => CMD.OUTPUTSELECT
ResTri <= ResTri.DB_MAX_OUTPUT_PORT_TYPE


|Block1|16Trig:inst4|QTrig:inst10|trig:inst2
Xin => XinReg[0].DATAIN
CLK => CMD[0].CLK
CLK => CMD[1].CLK
CLK => CMD[3].CLK
CLK => XinReg[0].CLK
CLK => XinReg[1].CLK
EN => ResTri.OUTPUTSELECT
wCMD[0] => CMD.DATAB
wCMD[1] => CMD.DATAB
wCMD[2] => ~NO_FANOUT~
wCMD[3] => CMD.DATAB
wEN => CMD.OUTPUTSELECT
wEN => CMD.OUTPUTSELECT
wEN => CMD.OUTPUTSELECT
SetInit => CMD.OUTPUTSELECT
SetInit => CMD.OUTPUTSELECT
SetInit => CMD.OUTPUTSELECT
ResTri <= ResTri.DB_MAX_OUTPUT_PORT_TYPE


|Block1|16Trig:inst4|QTrig:inst10|trig:inst3
Xin => XinReg[0].DATAIN
CLK => CMD[0].CLK
CLK => CMD[1].CLK
CLK => CMD[3].CLK
CLK => XinReg[0].CLK
CLK => XinReg[1].CLK
EN => ResTri.OUTPUTSELECT
wCMD[0] => CMD.DATAB
wCMD[1] => CMD.DATAB
wCMD[2] => ~NO_FANOUT~
wCMD[3] => CMD.DATAB
wEN => CMD.OUTPUTSELECT
wEN => CMD.OUTPUTSELECT
wEN => CMD.OUTPUTSELECT
SetInit => CMD.OUTPUTSELECT
SetInit => CMD.OUTPUTSELECT
SetInit => CMD.OUTPUTSELECT
ResTri <= ResTri.DB_MAX_OUTPUT_PORT_TYPE


|Block1|RandomSeq:inst8
CLKout1 <= PLLout:inst1.c0
CLKin => PLLout:inst1.inclk0
CLKin => RandomPLLs:inst.inclk0
CLKout2 <= PLLout:inst1.c0
TestOutput[0] <= TestOutput:inst4.Allout[0]
TestOutput[1] <= TestOutput:inst4.Allout[1]
TestOutput[2] <= TestOutput:inst4.Allout[2]
TestOutput[3] <= TestOutput:inst4.Allout[3]
TestOutput[4] <= TestOutput:inst4.Allout[4]
TestOutput[5] <= TestOutput:inst4.Allout[5]
TestOutput[6] <= TestOutput:inst4.Allout[6]
TestOutput[7] <= TestOutput:inst4.Allout[7]
TestOutput[8] <= TestOutput:inst4.Allout[8]
TestOutput[9] <= TestOutput:inst4.Allout[9]
TestOutput[10] <= TestOutput:inst4.Allout[10]
TestOutput[11] <= TestOutput:inst4.Allout[11]
TestOutput[12] <= TestOutput:inst4.Allout[12]
TestOutput[13] <= TestOutput:inst4.Allout[13]
TestOutput[14] <= TestOutput:inst4.Allout[14]


|Block1|RandomSeq:inst8|PLLout:inst1
inclk0 => sub_wire3[0].IN1
c0 <= altpll:altpll_component.clk


|Block1|RandomSeq:inst8|PLLout:inst1|altpll:altpll_component
inclk[0] => PLLout_altpll:auto_generated.inclk[0]
inclk[1] => PLLout_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|Block1|RandomSeq:inst8|PLLout:inst1|altpll:altpll_component|PLLout_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|Block1|RandomSeq:inst8|TestOutput:inst4
ain => out.IN0
ain => Allout[0].DATAIN
ain => Allout[1].DATAIN
ain => Allout[2].DATAIN
ain => Allout[3].DATAIN
bin => out.IN1
bin => Allout[4].DATAIN
bin => Allout[5].DATAIN
bin => Allout[6].DATAIN
bin => Allout[7].DATAIN
cin => out.IN1
cin => Allout[8].DATAIN
cin => Allout[9].DATAIN
cin => Allout[10].DATAIN
cin => Allout[11].DATAIN
out <= out.DB_MAX_OUTPUT_PORT_TYPE
Allout[0] <= ain.DB_MAX_OUTPUT_PORT_TYPE
Allout[1] <= ain.DB_MAX_OUTPUT_PORT_TYPE
Allout[2] <= ain.DB_MAX_OUTPUT_PORT_TYPE
Allout[3] <= ain.DB_MAX_OUTPUT_PORT_TYPE
Allout[4] <= bin.DB_MAX_OUTPUT_PORT_TYPE
Allout[5] <= bin.DB_MAX_OUTPUT_PORT_TYPE
Allout[6] <= bin.DB_MAX_OUTPUT_PORT_TYPE
Allout[7] <= bin.DB_MAX_OUTPUT_PORT_TYPE
Allout[8] <= cin.DB_MAX_OUTPUT_PORT_TYPE
Allout[9] <= cin.DB_MAX_OUTPUT_PORT_TYPE
Allout[10] <= cin.DB_MAX_OUTPUT_PORT_TYPE
Allout[11] <= cin.DB_MAX_OUTPUT_PORT_TYPE
Allout[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
Allout[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
Allout[14] <= out.DB_MAX_OUTPUT_PORT_TYPE


|Block1|RandomSeq:inst8|RandomPLLs:inst
inclk0 => sub_wire7[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk
c3 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|Block1|RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component
inclk[0] => RandomPLLs_altpll:auto_generated.inclk[0]
inclk[1] => RandomPLLs_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= RandomPLLs_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|Block1|RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= pll1.LOCKED


|Block1|SEG7_LUT:inst28
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
oSEG_DP <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|Block1|SEG7_LUT:inst29
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
oSEG_DP <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|Block1|SEG7_LUT:inst42
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
oSEG_DP <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|Block1|SEG7_LUT:inst43
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
oSEG_DP <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|Block1|LED_SW:inst17
in0 => ou[0].DATAIN
in1 => ou[1].DATAIN
in2 => ou[2].DATAIN
in3 => ou[3].DATAIN
in4 => ou[4].DATAIN
in5 => ou[5].DATAIN
in6 => ou[6].DATAIN
in7 => ou[7].DATAIN
in8 => ou[8].DATAIN
in9 => ou[9].DATAIN
ou[0] <= in0.DB_MAX_OUTPUT_PORT_TYPE
ou[1] <= in1.DB_MAX_OUTPUT_PORT_TYPE
ou[2] <= in2.DB_MAX_OUTPUT_PORT_TYPE
ou[3] <= in3.DB_MAX_OUTPUT_PORT_TYPE
ou[4] <= in4.DB_MAX_OUTPUT_PORT_TYPE
ou[5] <= in5.DB_MAX_OUTPUT_PORT_TYPE
ou[6] <= in6.DB_MAX_OUTPUT_PORT_TYPE
ou[7] <= in7.DB_MAX_OUTPUT_PORT_TYPE
ou[8] <= in8.DB_MAX_OUTPUT_PORT_TYPE
ou[9] <= in9.DB_MAX_OUTPUT_PORT_TYPE


|Block1|CLKD16:inst21
CLKin => CLKout~reg0.CLK
CLKin => step[0].CLK
CLKin => step[1].CLK
CLKin => step[2].CLK
CLKout <= CLKout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Block1|CLKD16:inst12
CLKin => CLKout~reg0.CLK
CLKin => step[0].CLK
CLKin => step[1].CLK
CLKin => step[2].CLK
CLKout <= CLKout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Block1|CLKD16:inst10
CLKin => CLKout~reg0.CLK
CLKin => step[0].CLK
CLKin => step[1].CLK
CLKin => step[2].CLK
CLKout <= CLKout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Block1|CLKD16:inst5
CLKin => CLKout~reg0.CLK
CLKin => step[0].CLK
CLKin => step[1].CLK
CLKin => step[2].CLK
CLKout <= CLKout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Block1|CLKD16:inst23
CLKin => CLKout~reg0.CLK
CLKin => step[0].CLK
CLKin => step[1].CLK
CLKin => step[2].CLK
CLKout <= CLKout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Block1|CLKD16:inst22
CLKin => CLKout~reg0.CLK
CLKin => step[0].CLK
CLKin => step[1].CLK
CLKin => step[2].CLK
CLKout <= CLKout~reg0.DB_MAX_OUTPUT_PORT_TYPE


