0.6
2017.2
Jun 15 2017
18:41:53
/home/matthew/Matthew/UCT/2020/Embedded3/Embedded_Prac5/quartsine/quartsine.sim/sim_1/behav/glbl.v,1497407496,verilog,,,,glbl,,,,,,,,
/home/matthew/Matthew/UCT/2020/Embedded3/Embedded_Prac5/quartsine/quartsine.srcs/sim_1/new/quartsine_tb.v,1589703498,verilog,,,,quartsin_tb,,,,,,,,
/home/matthew/Matthew/UCT/2020/Embedded3/Embedded_Prac5/quartsine/quartsine.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v,1589455023,verilog,,,,blk_mem_gen_1,,,,,,,,
/home/matthew/Matthew/UCT/2020/Embedded3/Embedded_Prac5/quartsine/quartsine.srcs/sources_1/new/pwm_mod.v,1587732728,verilog,,,,pwm_module,,,,,,,,
/home/matthew/Matthew/UCT/2020/Embedded3/Embedded_Prac5/quartsine/quartsine.srcs/sources_1/new/quartsine.v,1589463523,verilog,,,,quartsine,,,,,,,,
