#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Fri Jun 26 11:31:27 2020
# Process ID: 9656
# Log file: C:/Users/windows10/Desktop/vivadoWorks/Project_III/vivado.log
# Journal file: C:/Users/windows10/Desktop/vivadoWorks/Project_III\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/windows10/Desktop/vivadoWorks/Project_III/Project_III.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 714.145 ; gain = 152.148
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sim_for_instruction_rom' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'c:/Users/windows10/Desktop/vivadoWorks/Mems/Mems.srcs/sources_1/ip/instruction_rom/instruction_rom.mif'
INFO: [USF-XSim-66] Exported 'c:/Users/windows10/Documents/Tencent Files/2937572301/FileRecv/2018级实验/实验3/coe/mipstest.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/windows10/Desktop/vivadoWorks/Project_III/Project_III.sim/sim_1/behav'
"xvlog -m64 --relax -prj sim_for_instruction_rom_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/windows10/Desktop/vivadoWorks/Mems/Mems.srcs/sources_1/ip/instruction_rom/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" into library blk_mem_gen_v8_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_2
INFO: [VRFC 10-311] analyzing module write_netlist_v8_2
INFO: [VRFC 10-311] analyzing module read_netlist_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_2
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_output_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/windows10/Desktop/vivadoWorks/Mems/Mems.srcs/sources_1/ip/instruction_rom/sim/instruction_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/windows10/Desktop/vivadoWorks/Project_III/Project_III.srcs/sim_1/new/sim_for_instruction_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_for_instruction_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/windows10/Desktop/vivadoWorks/Project_III/Project_III.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/windows10/Desktop/vivadoWorks/Project_III/Project_III.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto eee6c2048a454ddfa590008e1fa557da --debug typical --relax --mt 2 -L blk_mem_gen_v8_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_for_instruction_rom_behav xil_defaultlib.sim_for_instruction_rom xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_softecc_output_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_FAMILY="artix...
Compiling module xil_defaultlib.instruction_rom
Compiling module xil_defaultlib.sim_for_instruction_rom
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot sim_for_instruction_rom_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/windows10/Desktop/vivadoWorks/Project_III/Project_III.sim/sim_1/behav/xsim.dir/sim_for_instruction_rom_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 667543223 -regid "" -xml C:/Users/windows10/Desktop/vivadoWorks/Project_III/Project_III.sim/sim_1/behav/xsim.dir/sim_for_in..."
    (file "C:/Users/windows10/Desktop/vivadoWorks/Project_III/Project_III.sim/sim_1/behav/xsim.dir/sim_for_instruction_rom_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Fri Jun 26 11:31:54 2020...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/windows10/Desktop/vivadoWorks/Project_III/Project_III.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_for_instruction_rom_behav -key {Behavioral:sim_1:Functional:sim_for_instruction_rom} -tclbatch {sim_for_instruction_rom.tcl} -view {C:/Users/windows10/Desktop/vivadoWorks/Project_III/sim_for_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config C:/Users/windows10/Desktop/vivadoWorks/Project_III/sim_for_top_behav.wcfg
WARNING: Simulation object /sim_for_top/clk was not found in the design.
WARNING: Simulation object /sim_for_top/rst was not found in the design.
WARNING: Simulation object /sim_for_top/WriteData was not found in the design.
WARNING: Simulation object /sim_for_top/ALUOut was not found in the design.
WARNING: Simulation object /sim_for_top/MemWrite was not found in the design.
WARNING: Simulation object /sim_for_top/test_instr was not found in the design.
WARNING: Simulation object /sim_for_top/test_ram_read_data was not found in the design.
WARNING: Simulation object /sim_for_top/test_address was not found in the design.
WARNING: Simulation object /sim_for_top/test_memtoreg was not found in the design.
WARNING: Simulation object /sim_for_top/test_alusrc was not found in the design.
WARNING: Simulation object /sim_for_top/test_regdst was not found in the design.
WARNING: Simulation object /sim_for_top/test_regwrite was not found in the design.
WARNING: Simulation object /sim_for_top/test_jump was not found in the design.
WARNING: Simulation object /sim_for_top/test_pcsrc was not found in the design.
WARNING: Simulation object /sim_for_top/test_zero was not found in the design.
WARNING: Simulation object /sim_for_top/test_alucontrol was not found in the design.
WARNING: Simulation object /sim_for_top/test_jump_address was not found in the design.
WARNING: Simulation object /sim_for_top/test_plus_4_address was not found in the design.
WARNING: Simulation object /sim_for_top/test_branch_address was not found in the design.
WARNING: Simulation object /sim_for_top/test_shifted_address was not found in the design.
WARNING: Simulation object /sim_for_top/test_immea was not found in the design.
WARNING: Simulation object /sim_for_top/test_reg_out_1 was not found in the design.
source sim_for_instruction_rom.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module sim_for_instruction_rom.imem.inst.native_mem_mapped_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_for_instruction_rom_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 765.941 ; gain = 37.922
set_property top sim_for_top [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/windows10/Desktop/vivadoWorks/Project_III/Project_III.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/windows10/Desktop/vivadoWorks/Project_III/Project_III.sim/sim_1/behav/sim_for_instruction_rom_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/windows10/Desktop/vivadoWorks/Project_III/Project_III.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sim_for_top' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'c:/Users/windows10/Desktop/vivadoWorks/Mems/Mems.srcs/sources_1/ip/instruction_rom/instruction_rom.mif'
INFO: [USF-XSim-66] Exported 'c:/Users/windows10/Documents/Tencent Files/2937572301/FileRecv/2018级实验/实验3/coe/mipstest.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/windows10/Desktop/vivadoWorks/Project_III/Project_III.sim/sim_1/behav'
"xvlog -m64 --relax -prj sim_for_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/windows10/Desktop/vivadoWorks/Project_III/Project_III.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/windows10/Desktop/vivadoWorks/Project_III/Project_III.srcs/sources_1/new/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/windows10/Desktop/vivadoWorks/Project_III/Project_III.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/windows10/Desktop/vivadoWorks/Project_III/Project_III.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/windows10/Desktop/vivadoWorks/Project_III/Project_III.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/windows10/Desktop/vivadoWorks/Project_III/Project_III.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/windows10/Desktop/vivadoWorks/Project_III/Project_III.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/windows10/Desktop/vivadoWorks/Project_III/Project_III.srcs/sources_1/new/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/windows10/Desktop/vivadoWorks/Project_III/Project_III.srcs/sources_1/new/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/windows10/Desktop/vivadoWorks/Project_III/Project_III.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/windows10/Desktop/vivadoWorks/Project_III/Project_III.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/windows10/Desktop/vivadoWorks/Project_III/Project_III.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
WARNING: [VRFC 10-756] identifier ALUControl is used before its declaration [C:/Users/windows10/Desktop/vivadoWorks/Project_III/Project_III.srcs/sources_1/new/mips.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/windows10/Desktop/vivadoWorks/Mems/Mems.srcs/sources_1/ip/instruction_rom/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" into library blk_mem_gen_v8_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_2
INFO: [VRFC 10-311] analyzing module write_netlist_v8_2
INFO: [VRFC 10-311] analyzing module read_netlist_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_2
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_output_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/windows10/Desktop/vivadoWorks/Mems/Mems.srcs/sources_1/ip/instruction_rom/sim/instruction_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/windows10/Desktop/vivadoWorks/Mems/Mems.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/windows10/Desktop/vivadoWorks/Project_III/Project_III.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/windows10/Desktop/vivadoWorks/Project_III/Project_III.srcs/sim_1/new/sim_for_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_for_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/windows10/Desktop/vivadoWorks/Project_III/Project_III.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/windows10/Desktop/vivadoWorks/Project_III/Project_III.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto eee6c2048a454ddfa590008e1fa557da --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_2 -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_for_top_behav xil_defaultlib.sim_for_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 9 for port sigs [C:/Users/windows10/Desktop/vivadoWorks/Project_III/Project_III.srcs/sources_1/new/controller.v:40]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux2(N=5)
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_softecc_output_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_FAMILY="artix...
Compiling module xil_defaultlib.instruction_rom
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_softecc_output_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_FAMILY="artix...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.sim_for_top
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot sim_for_top_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/windows10/Desktop/vivadoWorks/Project_III/Project_III.sim/sim_1/behav/xsim.dir/sim_for_top_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 1302933412 -regid "" -xml C:/Users/windows10/Desktop/vivadoWorks/Project_III/Project_III.sim/sim_1/behav/xsim.dir/sim_for_t..."
    (file "C:/Users/windows10/Desktop/vivadoWorks/Project_III/Project_III.sim/sim_1/behav/xsim.dir/sim_for_top_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Fri Jun 26 11:32:33 2020...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/windows10/Desktop/vivadoWorks/Project_III/Project_III.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_for_top_behav -key {Behavioral:sim_1:Functional:sim_for_top} -tclbatch {sim_for_top.tcl} -view {C:/Users/windows10/Desktop/vivadoWorks/Project_III/sim_for_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config C:/Users/windows10/Desktop/vivadoWorks/Project_III/sim_for_top_behav.wcfg
source sim_for_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module sim_for_top.top.imem.inst.native_mem_mapped_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module sim_for_top.top.dmem.inst.native_mem_mapped_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_for_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 765.941 ; gain = 0.000
run 1000 ns
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/windows10/Desktop/vivadoWorks/Project_III/Project_III.srcs/sim_1/new/testbench.v w ]
add_files -fileset sim_1 C:/Users/windows10/Desktop/vivadoWorks/Project_III/Project_III.srcs/sim_1/new/testbench.v
update_compile_order -fileset sim_1
set_property top testbench [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/windows10/Desktop/vivadoWorks/Project_III/Project_III.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/windows10/Desktop/vivadoWorks/Project_III/Project_III.sim/sim_1/behav/sim_for_instruction_rom_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/windows10/Desktop/vivadoWorks/Project_III/Project_III.sim/sim_1/behav/sim_for_top_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/windows10/Desktop/vivadoWorks/Project_III/Project_III.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'c:/Users/windows10/Desktop/vivadoWorks/Mems/Mems.srcs/sources_1/ip/instruction_rom/instruction_rom.mif'
INFO: [USF-XSim-66] Exported 'c:/Users/windows10/Documents/Tencent Files/2937572301/FileRecv/2018级实验/实验3/coe/mipstest.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/windows10/Desktop/vivadoWorks/Project_III/Project_III.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/windows10/Desktop/vivadoWorks/Project_III/Project_III.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/windows10/Desktop/vivadoWorks/Project_III/Project_III.srcs/sources_1/new/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/windows10/Desktop/vivadoWorks/Project_III/Project_III.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/windows10/Desktop/vivadoWorks/Project_III/Project_III.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/windows10/Desktop/vivadoWorks/Project_III/Project_III.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/windows10/Desktop/vivadoWorks/Project_III/Project_III.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/windows10/Desktop/vivadoWorks/Project_III/Project_III.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/windows10/Desktop/vivadoWorks/Project_III/Project_III.srcs/sources_1/new/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/windows10/Desktop/vivadoWorks/Project_III/Project_III.srcs/sources_1/new/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/windows10/Desktop/vivadoWorks/Project_III/Project_III.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/windows10/Desktop/vivadoWorks/Project_III/Project_III.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/windows10/Desktop/vivadoWorks/Project_III/Project_III.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
WARNING: [VRFC 10-756] identifier ALUControl is used before its declaration [C:/Users/windows10/Desktop/vivadoWorks/Project_III/Project_III.srcs/sources_1/new/mips.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/windows10/Desktop/vivadoWorks/Mems/Mems.srcs/sources_1/ip/instruction_rom/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" into library blk_mem_gen_v8_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_2
INFO: [VRFC 10-311] analyzing module write_netlist_v8_2
INFO: [VRFC 10-311] analyzing module read_netlist_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_2
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_output_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/windows10/Desktop/vivadoWorks/Mems/Mems.srcs/sources_1/ip/instruction_rom/sim/instruction_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/windows10/Desktop/vivadoWorks/Mems/Mems.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/windows10/Desktop/vivadoWorks/Project_III/Project_III.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/windows10/Desktop/vivadoWorks/Project_III/Project_III.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/windows10/Desktop/vivadoWorks/Project_III/Project_III.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/windows10/Desktop/vivadoWorks/Project_III/Project_III.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto eee6c2048a454ddfa590008e1fa557da --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_2 -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 9 for port sigs [C:/Users/windows10/Desktop/vivadoWorks/Project_III/Project_III.srcs/sources_1/new/controller.v:40]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux2(N=5)
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_softecc_output_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_FAMILY="artix...
Compiling module xil_defaultlib.instruction_rom
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_softecc_output_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_FAMILY="artix...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot testbench_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/windows10/Desktop/vivadoWorks/Project_III/Project_III.sim/sim_1/behav/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 1246639000 -regid "" -xml C:/Users/windows10/Desktop/vivadoWorks/Project_III/Project_III.sim/sim_1/behav/xsim.dir/testbench..."
    (file "C:/Users/windows10/Desktop/vivadoWorks/Project_III/Project_III.sim/sim_1/behav/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Fri Jun 26 11:39:30 2020...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/windows10/Desktop/vivadoWorks/Project_III/Project_III.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/windows10/Desktop/vivadoWorks/Project_III/sim_for_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config C:/Users/windows10/Desktop/vivadoWorks/Project_III/sim_for_top_behav.wcfg
WARNING: Simulation object /sim_for_top/clk was not found in the design.
WARNING: Simulation object /sim_for_top/rst was not found in the design.
WARNING: Simulation object /sim_for_top/WriteData was not found in the design.
WARNING: Simulation object /sim_for_top/ALUOut was not found in the design.
WARNING: Simulation object /sim_for_top/MemWrite was not found in the design.
WARNING: Simulation object /sim_for_top/test_instr was not found in the design.
WARNING: Simulation object /sim_for_top/test_ram_read_data was not found in the design.
WARNING: Simulation object /sim_for_top/test_address was not found in the design.
WARNING: Simulation object /sim_for_top/test_memtoreg was not found in the design.
WARNING: Simulation object /sim_for_top/test_alusrc was not found in the design.
WARNING: Simulation object /sim_for_top/test_regdst was not found in the design.
WARNING: Simulation object /sim_for_top/test_regwrite was not found in the design.
WARNING: Simulation object /sim_for_top/test_jump was not found in the design.
WARNING: Simulation object /sim_for_top/test_pcsrc was not found in the design.
WARNING: Simulation object /sim_for_top/test_zero was not found in the design.
WARNING: Simulation object /sim_for_top/test_alucontrol was not found in the design.
WARNING: Simulation object /sim_for_top/test_jump_address was not found in the design.
WARNING: Simulation object /sim_for_top/test_plus_4_address was not found in the design.
WARNING: Simulation object /sim_for_top/test_branch_address was not found in the design.
WARNING: Simulation object /sim_for_top/test_shifted_address was not found in the design.
WARNING: Simulation object /sim_for_top/test_immea was not found in the design.
WARNING: Simulation object /sim_for_top/test_reg_out_1 was not found in the design.
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.native_mem_mapped_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module testbench.dut.dmem.inst.native_mem_mapped_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 789.730 ; gain = 2.445
remove_files -fileset sim_1 C:/Users/windows10/Desktop/vivadoWorks/Project_III/Project_III.srcs/sim_1/new/testbench.v
file delete -force C:/Users/windows10/Desktop/vivadoWorks/Project_III/Project_III.srcs/sim_1/new/testbench.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
set_property top sim_for_top [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
