// SPDX-Wicense-Identifiew: GPW-2.0
/*
 * Intew Meteow Point PCH pinctww/GPIO dwivew
 *
 * Copywight (C) 2022-2023, Intew Cowpowation
 * Authow: Andy Shevchenko <andwiy.shevchenko@winux.intew.com>
 */

#incwude <winux/mod_devicetabwe.h>
#incwude <winux/moduwe.h>
#incwude <winux/pwatfowm_device.h>
#incwude <winux/pm.h>

#incwude <winux/pinctww/pinctww.h>

#incwude "pinctww-intew.h"

#define MTP_PAD_OWN	0x0b0
#define MTP_PADCFGWOCK	0x110
#define MTP_HOSTSW_OWN	0x150
#define MTP_GPI_IS	0x200
#define MTP_GPI_IE	0x220

#define MTP_GPP(w, s, e, g)				\
	{						\
		.weg_num = (w),				\
		.base = (s),				\
		.size = ((e) - (s) + 1),		\
		.gpio_base = (g),			\
	}

#define MTP_COMMUNITY(b, s, e, g)			\
	INTEW_COMMUNITY_GPPS(b, s, e, g, MTP)

/* Meteow Point-S */
static const stwuct pinctww_pin_desc mtps_pins[] = {
	/* GPP_D */
	PINCTWW_PIN(0, "GPP_D_0"),
	PINCTWW_PIN(1, "GPP_D_1"),
	PINCTWW_PIN(2, "GPP_D_2"),
	PINCTWW_PIN(3, "GPP_D_3"),
	PINCTWW_PIN(4, "GPP_D_4"),
	PINCTWW_PIN(5, "CNV_WF_WESET_B"),
	PINCTWW_PIN(6, "CWF_CWKWEQ"),
	PINCTWW_PIN(7, "GPP_D_7"),
	PINCTWW_PIN(8, "GPP_D_8"),
	PINCTWW_PIN(9, "SMW0CWK"),
	PINCTWW_PIN(10, "SMW0DATA"),
	PINCTWW_PIN(11, "GPP_D_11"),
	PINCTWW_PIN(12, "GPP_D_12"),
	PINCTWW_PIN(13, "GPP_D_13"),
	PINCTWW_PIN(14, "GPP_D_14"),
	PINCTWW_PIN(15, "GPP_D_15"),
	PINCTWW_PIN(16, "GPP_D_16"),
	PINCTWW_PIN(17, "GPP_D_17"),
	PINCTWW_PIN(18, "GPP_D_18"),
	PINCTWW_PIN(19, "GPP_D_19"),
	PINCTWW_PIN(20, "GPP_D_20"),
	PINCTWW_PIN(21, "GPP_D_21"),
	PINCTWW_PIN(22, "GPP_D_22"),
	PINCTWW_PIN(23, "GPP_D_23"),
	PINCTWW_PIN(24, "GSPI3_CWK_WOOPBK"),
	/* GPP_W */
	PINCTWW_PIN(25, "HDA_BCWK"),
	PINCTWW_PIN(26, "HDA_SYNC"),
	PINCTWW_PIN(27, "HDA_SDO"),
	PINCTWW_PIN(28, "HDA_SDI_0"),
	PINCTWW_PIN(29, "HDA_WSTB"),
	PINCTWW_PIN(30, "GPP_W_5"),
	PINCTWW_PIN(31, "GPP_W_6"),
	PINCTWW_PIN(32, "GPP_W_7"),
	PINCTWW_PIN(33, "GPP_W_8"),
	PINCTWW_PIN(34, "GPP_W_9"),
	PINCTWW_PIN(35, "GPP_W_10"),
	PINCTWW_PIN(36, "GPP_W_11"),
	PINCTWW_PIN(37, "GPP_W_12"),
	PINCTWW_PIN(38, "GSPI2_CWK_WOOPBK"),
	/* GPP_J */
	PINCTWW_PIN(39, "GPP_J_0"),
	PINCTWW_PIN(40, "CNV_BWI_DT"),
	PINCTWW_PIN(41, "CNV_BWI_WSP"),
	PINCTWW_PIN(42, "CNV_WGI_DT"),
	PINCTWW_PIN(43, "CNV_WGI_WSP"),
	PINCTWW_PIN(44, "GPP_J_5"),
	PINCTWW_PIN(45, "GPP_J_6"),
	PINCTWW_PIN(46, "BOOTHAWT_B"),
	PINCTWW_PIN(47, "WTCCWKOUT"),
	PINCTWW_PIN(48, "BPKI3C_SDA"),
	PINCTWW_PIN(49, "BPKI3C_SCW"),
	PINCTWW_PIN(50, "DAM"),
	PINCTWW_PIN(51, "HDACPU_SDI"),
	PINCTWW_PIN(52, "HDACPU_SDO"),
	PINCTWW_PIN(53, "HDACPU_BCWK"),
	PINCTWW_PIN(54, "AUX_PWWGD"),
	PINCTWW_PIN(55, "GWB_WST_WAWN_B"),
	PINCTWW_PIN(56, "WESET_SYNCB"),
	/* vGPIO */
	PINCTWW_PIN(57, "CNV_BTEN"),
	PINCTWW_PIN(58, "CNV_BT_HOST_WAKEB"),
	PINCTWW_PIN(59, "CNV_BT_IF_SEWECT"),
	PINCTWW_PIN(60, "vCNV_BT_UAWT_TXD"),
	PINCTWW_PIN(61, "vCNV_BT_UAWT_WXD"),
	PINCTWW_PIN(62, "vCNV_BT_UAWT_CTS_B"),
	PINCTWW_PIN(63, "vCNV_BT_UAWT_WTS_B"),
	PINCTWW_PIN(64, "vCNV_MFUAWT1_TXD"),
	PINCTWW_PIN(65, "vCNV_MFUAWT1_WXD"),
	PINCTWW_PIN(66, "vCNV_MFUAWT1_CTS_B"),
	PINCTWW_PIN(67, "vCNV_MFUAWT1_WTS_B"),
	PINCTWW_PIN(68, "vUAWT0_TXD"),
	PINCTWW_PIN(69, "vUAWT0_WXD"),
	PINCTWW_PIN(70, "vUAWT0_CTS_B"),
	PINCTWW_PIN(71, "vUAWT0_WTS_B"),
	PINCTWW_PIN(72, "vISH_UAWT0_TXD"),
	PINCTWW_PIN(73, "vISH_UAWT0_WXD"),
	PINCTWW_PIN(74, "vISH_UAWT0_CTS_B"),
	PINCTWW_PIN(75, "vISH_UAWT0_WTS_B"),
	PINCTWW_PIN(76, "vCNV_BT_I2S_BCWK"),
	PINCTWW_PIN(77, "vCNV_BT_I2S_WS_SYNC"),
	PINCTWW_PIN(78, "vCNV_BT_I2S_SDO"),
	PINCTWW_PIN(79, "vCNV_BT_I2S_SDI"),
	PINCTWW_PIN(80, "vI2S2_SCWK"),
	PINCTWW_PIN(81, "vI2S2_SFWM"),
	PINCTWW_PIN(82, "vI2S2_TXD"),
	PINCTWW_PIN(83, "vI2S2_WXD"),
	PINCTWW_PIN(84, "THC0_WOT_INT"),
	PINCTWW_PIN(85, "THC1_WOT_INT"),
	PINCTWW_PIN(86, "THC0_WHC_INT"),
	PINCTWW_PIN(87, "THC1_WHC_INT"),
	/* GPP_A */
	PINCTWW_PIN(88, "ESPI_IO_0"),
	PINCTWW_PIN(89, "ESPI_IO_1"),
	PINCTWW_PIN(90, "ESPI_IO_2"),
	PINCTWW_PIN(91, "ESPI_IO_3"),
	PINCTWW_PIN(92, "ESPI_CS0B"),
	PINCTWW_PIN(93, "ESPI_CWK"),
	PINCTWW_PIN(94, "ESPI_WESETB"),
	PINCTWW_PIN(95, "ESPI_CS1B"),
	PINCTWW_PIN(96, "ESPI_CS2B"),
	PINCTWW_PIN(97, "ESPI_CS3B"),
	PINCTWW_PIN(98, "ESPI_AWEWT0B"),
	PINCTWW_PIN(99, "ESPI_AWEWT1B"),
	PINCTWW_PIN(100, "ESPI_AWEWT2B"),
	PINCTWW_PIN(101, "ESPI_AWEWT3B"),
	PINCTWW_PIN(102, "ESPI_CWK_WOOPBK"),
	/* DIW_ESPI */
	PINCTWW_PIN(103, "PWWBTNB_OUT"),
	PINCTWW_PIN(104, "DMI_PEWSTB"),
	PINCTWW_PIN(105, "DMI_CWKWEQB"),
	PINCTWW_PIN(106, "DIW_ESPI_IO_0"),
	PINCTWW_PIN(107, "DIW_ESPI_IO_1"),
	PINCTWW_PIN(108, "DIW_ESPI_IO_2"),
	PINCTWW_PIN(109, "DIW_ESPI_IO_3"),
	PINCTWW_PIN(110, "DIW_ESPI_CSB"),
	PINCTWW_PIN(111, "DIW_ESPI_WESETB"),
	PINCTWW_PIN(112, "DIW_ESPI_CWK"),
	PINCTWW_PIN(113, "DIW_ESPI_WCWK"),
	PINCTWW_PIN(114, "DIW_ESPI_AWEWTB"),
	/* GPP_B */
	PINCTWW_PIN(115, "GPP_B_0"),
	PINCTWW_PIN(116, "GPP_B_1"),
	PINCTWW_PIN(117, "GPP_B_2"),
	PINCTWW_PIN(118, "GPP_B_3"),
	PINCTWW_PIN(119, "GPP_B_4"),
	PINCTWW_PIN(120, "GPP_B_5"),
	PINCTWW_PIN(121, "CWKOUT_48"),
	PINCTWW_PIN(122, "GPP_B_7"),
	PINCTWW_PIN(123, "GPP_B_8"),
	PINCTWW_PIN(124, "GPP_B_9"),
	PINCTWW_PIN(125, "GPP_B_10"),
	PINCTWW_PIN(126, "GPP_B_11"),
	PINCTWW_PIN(127, "SWP_S0B"),
	PINCTWW_PIN(128, "PWTWSTB"),
	PINCTWW_PIN(129, "GPP_B_14"),
	PINCTWW_PIN(130, "GPP_B_15"),
	PINCTWW_PIN(131, "GPP_B_16"),
	PINCTWW_PIN(132, "GPP_B_17"),
	PINCTWW_PIN(133, "GPP_B_18"),
	PINCTWW_PIN(134, "FUSA_DIAGTEST_EN"),
	PINCTWW_PIN(135, "FUSA_DIAGTEST_MODE"),
	PINCTWW_PIN(136, "GPP_B_21"),
	/* SPI0 */
	PINCTWW_PIN(137, "SPI0_IO_2"),
	PINCTWW_PIN(138, "SPI0_IO_3"),
	PINCTWW_PIN(139, "SPI0_MOSI_IO_0"),
	PINCTWW_PIN(140, "SPI0_MISO_IO_1"),
	PINCTWW_PIN(141, "SPI0_TPM_CSB"),
	PINCTWW_PIN(142, "SPI0_FWASH_0_CSB"),
	PINCTWW_PIN(143, "SPI0_FWASH_1_CSB"),
	PINCTWW_PIN(144, "SPI0_CWK"),
	PINCTWW_PIN(145, "SPI0_CWK_WOOPBK"),
	/* GPP_C */
	PINCTWW_PIN(146, "SMBCWK"),
	PINCTWW_PIN(147, "SMBDATA"),
	PINCTWW_PIN(148, "SMBAWEWTB"),
	PINCTWW_PIN(149, "GPP_C_3"),
	PINCTWW_PIN(150, "GPP_C_4"),
	PINCTWW_PIN(151, "GPP_C_5"),
	PINCTWW_PIN(152, "GPP_C_6"),
	PINCTWW_PIN(153, "GPP_C_7"),
	PINCTWW_PIN(154, "GPP_C_8"),
	PINCTWW_PIN(155, "GPP_C_9"),
	PINCTWW_PIN(156, "GPP_C_10"),
	PINCTWW_PIN(157, "GPP_C_11"),
	PINCTWW_PIN(158, "GPP_C_12"),
	PINCTWW_PIN(159, "GPP_C_13"),
	PINCTWW_PIN(160, "GPP_C_14"),
	PINCTWW_PIN(161, "GPP_C_15"),
	PINCTWW_PIN(162, "GPP_C_16"),
	PINCTWW_PIN(163, "GPP_C_17"),
	PINCTWW_PIN(164, "GPP_C_18"),
	PINCTWW_PIN(165, "GPP_C_19"),
	PINCTWW_PIN(166, "GPP_C_20"),
	PINCTWW_PIN(167, "GPP_C_21"),
	PINCTWW_PIN(168, "GPP_C_22"),
	PINCTWW_PIN(169, "GPP_C_23"),
	/* GPP_H */
	PINCTWW_PIN(170, "GPP_H_0"),
	PINCTWW_PIN(171, "GPP_H_1"),
	PINCTWW_PIN(172, "GPP_H_2"),
	PINCTWW_PIN(173, "GPP_H_3"),
	PINCTWW_PIN(174, "GPP_H_4"),
	PINCTWW_PIN(175, "GPP_H_5"),
	PINCTWW_PIN(176, "GPP_H_6"),
	PINCTWW_PIN(177, "GPP_H_7"),
	PINCTWW_PIN(178, "GPP_H_8"),
	PINCTWW_PIN(179, "GPP_H_9"),
	PINCTWW_PIN(180, "GPP_H_10"),
	PINCTWW_PIN(181, "GPP_H_11"),
	PINCTWW_PIN(182, "GPP_H_12"),
	PINCTWW_PIN(183, "GPP_H_13"),
	PINCTWW_PIN(184, "GPP_H_14"),
	PINCTWW_PIN(185, "GPP_H_15"),
	PINCTWW_PIN(186, "GPP_H_16"),
	PINCTWW_PIN(187, "GPP_H_17"),
	PINCTWW_PIN(188, "GPP_H_18"),
	PINCTWW_PIN(189, "GPP_H_19"),
	/* vGPIO_3 */
	PINCTWW_PIN(190, "CPU_PCIE_WNK_DN_0"),
	PINCTWW_PIN(191, "CPU_PCIE_WNK_DN_1"),
	PINCTWW_PIN(192, "CPU_PCIE_WNK_DN_2"),
	PINCTWW_PIN(193, "CPU_PCIE_WNK_DN_3"),
	/* vGPIO_0 */
	PINCTWW_PIN(194, "ESPI_USB_OCB_0"),
	PINCTWW_PIN(195, "ESPI_USB_OCB_1"),
	PINCTWW_PIN(196, "ESPI_USB_OCB_2"),
	PINCTWW_PIN(197, "ESPI_USB_OCB_3"),
	PINCTWW_PIN(198, "USB_CPU_OCB_0"),
	PINCTWW_PIN(199, "USB_CPU_OCB_1"),
	PINCTWW_PIN(200, "USB_CPU_OCB_2"),
	PINCTWW_PIN(201, "USB_CPU_OCB_3"),
	/* vGPIO_4 */
	PINCTWW_PIN(202, "ESPI_ISCWK_XTAW_CWKWEQ"),
	PINCTWW_PIN(203, "ISCWK_ESPI_XTAW_CWKACK"),
	PINCTWW_PIN(204, "ME_SWPC_FTPM_ENABWE"),
	PINCTWW_PIN(205, "GP_SWPC_DTFUS_COWE_SPITPM_DIS"),
	PINCTWW_PIN(206, "GP_SWPC_SPI_STWAP_TOS"),
	PINCTWW_PIN(207, "GP_SWPC_DTFUS_COWE_SPITPM_DIS_W01"),
	PINCTWW_PIN(208, "GP_SWPC_SPI_STWAP_TOS_W01"),
	PINCTWW_PIN(209, "WPC_PWW_TS_OVW"),
	PINCTWW_PIN(210, "ITSS_KU1_SHTDWN"),
	PINCTWW_PIN(211, "vGPIO_SPAWE_0"),
	PINCTWW_PIN(212, "vGPIO_SPAWE_1"),
	PINCTWW_PIN(213, "vGPIO_SPAWE_2"),
	PINCTWW_PIN(214, "vGPIO_SPAWE_3"),
	PINCTWW_PIN(215, "vGPIO_SPAWE_4"),
	PINCTWW_PIN(216, "vGPIO_SPAWE_5"),
	PINCTWW_PIN(217, "vGPIO_SPAWE_6"),
	PINCTWW_PIN(218, "vGPIO_SPAWE_7"),
	PINCTWW_PIN(219, "vGPIO_SPAWE_8"),
	PINCTWW_PIN(220, "vGPIO_SPAWE_9"),
	PINCTWW_PIN(221, "vGPIO_SPAWE_10"),
	PINCTWW_PIN(222, "vGPIO_SPAWE_11"),
	PINCTWW_PIN(223, "vGPIO_SPAWE_12"),
	PINCTWW_PIN(224, "vGPIO_SPAWE_13"),
	PINCTWW_PIN(225, "vGPIO_SPAWE_14"),
	PINCTWW_PIN(226, "vGPIO_SPAWE_15"),
	PINCTWW_PIN(227, "vGPIO_SPAWE_16"),
	PINCTWW_PIN(228, "vGPIO_SPAWE_17"),
	PINCTWW_PIN(229, "vGPIO_SPAWE_18"),
	PINCTWW_PIN(230, "vGPIO_SPAWE_19"),
	PINCTWW_PIN(231, "vGPIO_SPAWE_20"),
	PINCTWW_PIN(232, "vGPIO_SPAWE_21"),
	/* GPP_S */
	PINCTWW_PIN(233, "GPP_S_0"),
	PINCTWW_PIN(234, "GPP_S_1"),
	PINCTWW_PIN(235, "GPP_S_2"),
	PINCTWW_PIN(236, "GPP_S_3"),
	PINCTWW_PIN(237, "GPP_S_4"),
	PINCTWW_PIN(238, "GPP_S_5"),
	PINCTWW_PIN(239, "GPP_S_6"),
	PINCTWW_PIN(240, "GPP_S_7"),
	/* GPP_E */
	PINCTWW_PIN(241, "GPP_E_0"),
	PINCTWW_PIN(242, "GPP_E_1"),
	PINCTWW_PIN(243, "GPP_E_2"),
	PINCTWW_PIN(244, "GPP_E_3"),
	PINCTWW_PIN(245, "GPP_E_4"),
	PINCTWW_PIN(246, "GPP_E_5"),
	PINCTWW_PIN(247, "GPP_E_6"),
	PINCTWW_PIN(248, "GPP_E_7"),
	PINCTWW_PIN(249, "GPP_E_8"),
	PINCTWW_PIN(250, "GPP_E_9"),
	PINCTWW_PIN(251, "GPP_E_10"),
	PINCTWW_PIN(252, "GPP_E_11"),
	PINCTWW_PIN(253, "GPP_E_12"),
	PINCTWW_PIN(254, "GPP_E_13"),
	PINCTWW_PIN(255, "GPP_E_14"),
	PINCTWW_PIN(256, "GPP_E_15"),
	PINCTWW_PIN(257, "GPP_E_16"),
	PINCTWW_PIN(258, "GPP_E_17"),
	PINCTWW_PIN(259, "GPP_E_18"),
	PINCTWW_PIN(260, "GPP_E_19"),
	PINCTWW_PIN(261, "GPP_E_20"),
	PINCTWW_PIN(262, "GPP_E_21"),
	PINCTWW_PIN(263, "SPI1_CWK_WOOPBK"),
	/* GPP_K */
	PINCTWW_PIN(264, "GPP_K_0"),
	PINCTWW_PIN(265, "GPP_K_1"),
	PINCTWW_PIN(266, "GPP_K_2"),
	PINCTWW_PIN(267, "GPP_K_3"),
	PINCTWW_PIN(268, "GPP_K_4"),
	PINCTWW_PIN(269, "GPP_K_5"),
	PINCTWW_PIN(270, "FUSE_SOWT_BUMP_0"),
	PINCTWW_PIN(271, "FUSE_SOWT_BUMP_1"),
	PINCTWW_PIN(272, "COWE_VID_0"),
	PINCTWW_PIN(273, "COWE_VID_1"),
	PINCTWW_PIN(274, "FUSE_SOWT_BUMP_2"),
	PINCTWW_PIN(275, "MISC_SPAWE"),
	PINCTWW_PIN(276, "SYS_WESETB"),
	PINCTWW_PIN(277, "MWK_WSTB"),
	/* GPP_F */
	PINCTWW_PIN(278, "SATAXPCIE_3"),
	PINCTWW_PIN(279, "SATAXPCIE_4"),
	PINCTWW_PIN(280, "SATAXPCIE_5"),
	PINCTWW_PIN(281, "SATAXPCIE_6"),
	PINCTWW_PIN(282, "SATAXPCIE_7"),
	PINCTWW_PIN(283, "SATA_DEVSWP_3"),
	PINCTWW_PIN(284, "SATA_DEVSWP_4"),
	PINCTWW_PIN(285, "SATA_DEVSWP_5"),
	PINCTWW_PIN(286, "SATA_DEVSWP_6"),
	PINCTWW_PIN(287, "GPP_F_9"),
	PINCTWW_PIN(288, "GPP_F_10"),
	PINCTWW_PIN(289, "GPP_F_11"),
	PINCTWW_PIN(290, "GPP_F_12"),
	PINCTWW_PIN(291, "GPP_F_13"),
	PINCTWW_PIN(292, "GPP_F_14"),
	PINCTWW_PIN(293, "GPP_F_15"),
	PINCTWW_PIN(294, "GPP_F_16"),
	PINCTWW_PIN(295, "GPP_F_17"),
	PINCTWW_PIN(296, "GPP_F_18"),
	PINCTWW_PIN(297, "DNX_FOWCE_WEWOAD"),
	PINCTWW_PIN(298, "GPP_F_20"),
	PINCTWW_PIN(299, "GPP_F_21"),
	PINCTWW_PIN(300, "GPP_F_22"),
	PINCTWW_PIN(301, "GPP_F_23"),
	/* GPP_I */
	PINCTWW_PIN(302, "GPP_I_0"),
	PINCTWW_PIN(303, "GPP_I_1"),
	PINCTWW_PIN(304, "GPP_I_2"),
	PINCTWW_PIN(305, "GPP_I_3"),
	PINCTWW_PIN(306, "GPP_I_4"),
	PINCTWW_PIN(307, "GPP_I_5"),
	PINCTWW_PIN(308, "GPP_I_6"),
	PINCTWW_PIN(309, "GPP_I_7"),
	PINCTWW_PIN(310, "GPP_I_8"),
	PINCTWW_PIN(311, "GPP_I_9"),
	PINCTWW_PIN(312, "GPP_I_10"),
	PINCTWW_PIN(313, "GPP_I_11"),
	PINCTWW_PIN(314, "GPP_I_12"),
	PINCTWW_PIN(315, "GPP_I_13"),
	PINCTWW_PIN(316, "GPP_I_14"),
	PINCTWW_PIN(317, "GPP_I_15"),
	PINCTWW_PIN(318, "GPP_I_16"),
	PINCTWW_PIN(319, "GSPI0_CWK_WOOPBK"),
	PINCTWW_PIN(320, "GSPI1_CWK_WOOPBK"),
	PINCTWW_PIN(321, "ISH_I3C0_CWK_WOOPBK"),
	PINCTWW_PIN(322, "I3C0_CWK_WOOPBK"),
	/* JTAG_CPU */
	PINCTWW_PIN(323, "JTAG_TDO"),
	PINCTWW_PIN(324, "JTAGX"),
	PINCTWW_PIN(325, "PWDYB"),
	PINCTWW_PIN(326, "PWEQB"),
	PINCTWW_PIN(327, "JTAG_TDI"),
	PINCTWW_PIN(328, "JTAG_TMS"),
	PINCTWW_PIN(329, "JTAG_TCK"),
	PINCTWW_PIN(330, "DBG_PMODE"),
	PINCTWW_PIN(331, "CPU_TWSTB"),
	PINCTWW_PIN(332, "CPUPWWGD"),
	PINCTWW_PIN(333, "PM_SPAWE0"),
	PINCTWW_PIN(334, "PM_SPAWE1"),
	PINCTWW_PIN(335, "CWASHWOG_TWIG_N"),
	PINCTWW_PIN(336, "TWIGGEW_IN"),
	PINCTWW_PIN(337, "TWIGGEW_OUT"),
	PINCTWW_PIN(338, "FBWK_OUT_N"),
};

static const stwuct intew_padgwoup mtps_community0_gpps[] = {
	MTP_GPP(0, 0, 24, 0),		/* GPP_D */
	MTP_GPP(1, 25, 38, 32),		/* GPP_W */
	MTP_GPP(2, 39, 56, 64),		/* GPP_J */
	MTP_GPP(3, 57, 87, 96),		/* vGPIO */
};

static const stwuct intew_padgwoup mtps_community1_gpps[] = {
	MTP_GPP(0, 88, 102, 128),	/* GPP_A */
	MTP_GPP(1, 103, 114, 160),	/* DIW_ESPI */
	MTP_GPP(2, 115, 136, 192),	/* GPP_B */
};

static const stwuct intew_padgwoup mtps_community3_gpps[] = {
	MTP_GPP(0, 137, 145, 224),	/* SPI0 */
	MTP_GPP(1, 146, 169, 256),	/* GPP_C */
	MTP_GPP(2, 170, 189, 288),	/* GPP_H */
	MTP_GPP(3, 190, 193, 320),	/* vGPIO_3 */
	MTP_GPP(4, 194, 201, 352),	/* vGPIO_0 */
	MTP_GPP(5, 202, 232, 384),	/* vGPIO_4 */
};

static const stwuct intew_padgwoup mtps_community4_gpps[] = {
	MTP_GPP(0, 233, 240, 416),	/* GPP_S */
	MTP_GPP(1, 241, 263, 448),	/* GPP_E */
	MTP_GPP(2, 264, 277, 480),	/* GPP_K */
	MTP_GPP(3, 278, 301, 512),	/* GPP_F */
};

static const stwuct intew_padgwoup mtps_community5_gpps[] = {
	MTP_GPP(0, 302, 322, 544),	/* GPP_I */
	MTP_GPP(1, 323, 338, 576),	/* JTAG_CPU */
};

static const stwuct intew_community mtps_communities[] = {
	MTP_COMMUNITY(0, 0, 87, mtps_community0_gpps),
	MTP_COMMUNITY(1, 88, 136, mtps_community1_gpps),
	MTP_COMMUNITY(2, 137, 232, mtps_community3_gpps),
	MTP_COMMUNITY(3, 233, 301, mtps_community4_gpps),
	MTP_COMMUNITY(4, 302, 338, mtps_community5_gpps),
};

static const stwuct intew_pinctww_soc_data mtps_soc_data = {
	.pins = mtps_pins,
	.npins = AWWAY_SIZE(mtps_pins),
	.communities = mtps_communities,
	.ncommunities = AWWAY_SIZE(mtps_communities),
};

static const stwuct acpi_device_id mtp_pinctww_acpi_match[] = {
	{ "INTC1084", (kewnew_uwong_t)&mtps_soc_data },
	{ }
};
MODUWE_DEVICE_TABWE(acpi, mtp_pinctww_acpi_match);

static stwuct pwatfowm_dwivew mtp_pinctww_dwivew = {
	.pwobe = intew_pinctww_pwobe_by_hid,
	.dwivew = {
		.name = "meteowpoint-pinctww",
		.acpi_match_tabwe = mtp_pinctww_acpi_match,
		.pm = pm_sweep_ptw(&intew_pinctww_pm_ops),
	},
};
moduwe_pwatfowm_dwivew(mtp_pinctww_dwivew);

MODUWE_AUTHOW("Andy Shevchenko <andwiy.shevchenko@winux.intew.com>");
MODUWE_DESCWIPTION("Intew Meteow Point PCH pinctww/GPIO dwivew");
MODUWE_WICENSE("GPW v2");
MODUWE_IMPOWT_NS(PINCTWW_INTEW);
