Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc3s100e-5-cp132

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "clock_shift.v" in library work
Compiling verilog file "clock_divider.v" in library work
Module <clock_shift> compiled
Compiling verilog file "vga_driver.v" in library work
Module <clock_divider> compiled
Compiling verilog file "map.v" in library work
Module <vga_driver> compiled
Compiling verilog file "main.v" in library work
Module <map_generator> compiled
Module <main> compiled
No errors in compilation
Analysis of file <"main.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <main> in library <work>.

Analyzing hierarchy for module <vga_driver> in library <work> with parameters.
	HBackPorch = "00000000000000000000000000110000"
	HDisplayArea = "00000000000000000000001010000000"
	HFrontPorch = "00000000000000000000000000010000"
	HLimit = "00000000000000000000001100100000"
	HSyncWidth = "00000000000000000000000001100000"
	VBackPorch = "00000000000000000000000000100001"
	VDisplayArea = "00000000000000000000000111100000"
	VFrontPorch = "00000000000000000000000000001010"
	VLimit = "00000000000000000000001000001101"
	VSyncWidth = "00000000000000000000000000000010"

Analyzing hierarchy for module <map_generator> in library <work>.

Analyzing hierarchy for module <clock_divider> in library <work>.

Analyzing hierarchy for module <clock_shift> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <main>.
Module <main> is correct for synthesis.
 
Analyzing module <vga_driver> in library <work>.
	HBackPorch = 32'sb00000000000000000000000000110000
	HDisplayArea = 32'sb00000000000000000000001010000000
	HFrontPorch = 32'sb00000000000000000000000000010000
	HLimit = 32'sb00000000000000000000001100100000
	HSyncWidth = 32'sb00000000000000000000000001100000
	VBackPorch = 32'sb00000000000000000000000000100001
	VDisplayArea = 32'sb00000000000000000000000111100000
	VFrontPorch = 32'sb00000000000000000000000000001010
	VLimit = 32'sb00000000000000000000001000001101
	VSyncWidth = 32'sb00000000000000000000000000000010
Module <vga_driver> is correct for synthesis.
 
Analyzing module <clock_divider> in library <work>.
Module <clock_divider> is correct for synthesis.
 
Analyzing module <clock_shift> in library <work>.
Module <clock_shift> is correct for synthesis.
 
Analyzing module <map_generator> in library <work>.
Module <map_generator> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <map_generator>.
    Related source file is "map.v".
WARNING:Xst:647 - Input <playerPosX> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <playerPosY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <mColor>.
    Found 10-bit comparator lessequal for signal <mColor$cmp_le0000> created at line 60.
    Found 9-bit comparator lessequal for signal <mColor$cmp_le0001> created at line 60.
    Found 9-bit comparator lessequal for signal <mColor$cmp_le0002> created at line 63.
    Found 10-bit comparator less for signal <mColor$cmp_lt0000> created at line 63.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   4 Comparator(s).
Unit <map_generator> synthesized.


Synthesizing Unit <clock_divider>.
    Related source file is "clock_divider.v".
    Found 1-bit register for signal <clk_out>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <clock_divider> synthesized.


Synthesizing Unit <clock_shift>.
    Related source file is "clock_shift.v".
Unit <clock_shift> synthesized.


Synthesizing Unit <vga_driver>.
    Related source file is "vga_driver.v".
    Found 1-bit register for signal <Blank>.
    Found 10-bit up counter for signal <CurHPos>.
    Found 10-bit comparator greatequal for signal <CurHPos$cmp_ge0000> created at line 75.
    Found 10-bit register for signal <CurrentX>.
    Found 10-bit subtractor for signal <CurrentX$addsub0000> created at line 136.
    Found 10-bit subtractor for signal <CurrentX$sub0000> created at line 136.
    Found 9-bit register for signal <CurrentY>.
    Found 9-bit subtractor for signal <CurrentY$addsub0000> created at line 144.
    Found 9-bit subtractor for signal <CurrentY$sub0000> created at line 144.
    Found 10-bit up counter for signal <CurVPos>.
    Found 10-bit comparator greatequal for signal <CurVPos$cmp_ge0000> created at line 81.
    Found 10-bit comparator less for signal <CurVPos$cmp_lt0000> created at line 75.
    Found 1-bit register for signal <HBlank_reg>.
    Found 10-bit comparator greatequal for signal <HBlank_reg$cmp_ge0000> created at line 110.
    Found 10-bit comparator less for signal <HBlank_reg$cmp_lt0000> created at line 110.
    Found 1-bit register for signal <HS>.
    Found 10-bit comparator less for signal <HS$cmp_lt0000> created at line 96.
    Found 1-bit register for signal <VBlank_reg>.
    Found 10-bit comparator greatequal for signal <VBlank_reg$cmp_ge0000> created at line 117.
    Found 10-bit comparator less for signal <VBlank_reg$cmp_lt0000> created at line 117.
    Found 1-bit register for signal <VS>.
    Found 10-bit comparator less for signal <VS$cmp_lt0000> created at line 103.
    Summary:
	inferred   2 Counter(s).
	inferred  24 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred   9 Comparator(s).
Unit <vga_driver> synthesized.


Synthesizing Unit <main>.
    Related source file is "main.v".
WARNING:Xst:647 - Input <SWITCH<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 11-bit subtractor for signal <$sub0000> created at line 123.
    Found 12-bit subtractor for signal <$sub0001> created at line 123.
    Found 9-bit adder carry out for signal <add0000$addsub0000> created at line 123.
    Found 10-bit adder carry out for signal <add0001$addsub0000> created at line 123.
    Found 1-bit register for signal <collision>.
    Found 10-bit comparator greatequal for signal <collision$cmp_ge0000> created at line 123.
    Found 11-bit comparator greatequal for signal <collision$cmp_ge0001> created at line 123.
    Found 8-bit register for signal <color>.
    Found 10-bit comparator less for signal <color$cmp_lt0000> created at line 123.
    Found 11-bit comparator less for signal <color$cmp_lt0001> created at line 123.
    Found 11-bit comparator less for signal <color$cmp_lt0002> created at line 123.
    Found 12-bit comparator less for signal <color$cmp_lt0003> created at line 123.
    Found 16-bit up counter for signal <counter>.
    Found 8-bit register for signal <playerColor>.
    Found 10-bit register for signal <playerPosX>.
    Found 9-bit comparator greater for signal <playerPosX$cmp_gt0000> created at line 97.
    Found 10-bit comparator lessequal for signal <playerPosX$cmp_le0000> created at line 105.
    Found 9-bit comparator less for signal <playerPosX$cmp_lt0000> created at line 89.
    Found 10-bit comparator less for signal <playerPosX$cmp_lt0001> created at line 81.
    Found 10-bit addsub for signal <playerPosX$share0000>.
    Found 9-bit register for signal <playerPosY>.
    Found 9-bit comparator greatequal for signal <playerPosY$cmp_ge0000> created at line 89.
    Found 10-bit comparator greater for signal <playerPosY$cmp_gt0000> created at line 105.
    Found 9-bit comparator lessequal for signal <playerPosY$cmp_le0000> created at line 97.
    Found 9-bit addsub for signal <playerPosY$share0000>.
    Found 1-bit register for signal <turn>.
    Found 16-bit comparator less for signal <turn$cmp_lt0000> created at line 70.
    Summary:
	inferred   1 Counter(s).
	inferred  37 D-type flip-flop(s).
	inferred   6 Adder/Subtractor(s).
	inferred  14 Comparator(s).
Unit <main> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 10
 10-bit adder carry out                                : 1
 10-bit addsub                                         : 1
 10-bit subtractor                                     : 2
 11-bit subtractor                                     : 1
 12-bit subtractor                                     : 1
 9-bit adder carry out                                 : 1
 9-bit addsub                                          : 1
 9-bit subtractor                                      : 2
# Counters                                             : 3
 10-bit up counter                                     : 2
 16-bit up counter                                     : 1
# Registers                                            : 15
 1-bit register                                        : 8
 10-bit register                                       : 2
 8-bit register                                        : 3
 9-bit register                                        : 2
# Comparators                                          : 27
 10-bit comparator greatequal                          : 5
 10-bit comparator greater                             : 1
 10-bit comparator less                                : 8
 10-bit comparator lessequal                           : 2
 11-bit comparator greatequal                          : 1
 11-bit comparator less                                : 2
 12-bit comparator less                                : 1
 16-bit comparator less                                : 1
 9-bit comparator greatequal                           : 1
 9-bit comparator greater                              : 1
 9-bit comparator less                                 : 1
 9-bit comparator lessequal                            : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <mColor_0> in Unit <map> is equivalent to the following FF/Latch, which will be removed : <mColor_1> 
INFO:Xst:2261 - The FF/Latch <mColor_2> in Unit <map> is equivalent to the following 2 FFs/Latches, which will be removed : <mColor_3> <mColor_4> 
INFO:Xst:2261 - The FF/Latch <mColor_5> in Unit <map> is equivalent to the following 2 FFs/Latches, which will be removed : <mColor_6> <mColor_7> 
WARNING:Xst:1710 - FF/Latch <mColor_0> (without init value) has a constant value of 0 in block <map>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 10
 10-bit adder carry out                                : 1
 10-bit addsub                                         : 1
 10-bit subtractor                                     : 2
 11-bit subtractor                                     : 1
 12-bit subtractor                                     : 1
 9-bit adder carry out                                 : 1
 9-bit addsub                                          : 1
 9-bit subtractor                                      : 2
# Counters                                             : 3
 10-bit up counter                                     : 2
 16-bit up counter                                     : 1
# Registers                                            : 70
 Flip-Flops                                            : 70
# Comparators                                          : 27
 10-bit comparator greatequal                          : 5
 10-bit comparator greater                             : 1
 10-bit comparator less                                : 8
 10-bit comparator lessequal                           : 2
 11-bit comparator greatequal                          : 1
 11-bit comparator less                                : 2
 12-bit comparator less                                : 1
 16-bit comparator less                                : 1
 9-bit comparator greatequal                           : 1
 9-bit comparator greater                              : 1
 9-bit comparator less                                 : 1
 9-bit comparator lessequal                            : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <mColor_0> (without init value) has a constant value of 0 in block <map_generator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mColor_1> (without init value) has a constant value of 0 in block <map_generator>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <mColor_2> in Unit <map_generator> is equivalent to the following 2 FFs/Latches, which will be removed : <mColor_3> <mColor_4> 
INFO:Xst:2261 - The FF/Latch <mColor_5> in Unit <map_generator> is equivalent to the following 2 FFs/Latches, which will be removed : <mColor_6> <mColor_7> 

Optimizing unit <main> ...

Optimizing unit <map_generator> ...

Optimizing unit <vga_driver> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 15.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 100
 Flip-Flops                                            : 100

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : main.ngr
Top Level Output File Name         : main
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 19

Cell Usage :
# BELS                             : 505
#      GND                         : 1
#      INV                         : 37
#      LUT1                        : 52
#      LUT2                        : 69
#      LUT2_D                      : 1
#      LUT2_L                      : 3
#      LUT3                        : 34
#      LUT3_D                      : 1
#      LUT3_L                      : 2
#      LUT4                        : 55
#      LUT4_D                      : 3
#      LUT4_L                      : 9
#      MUXCY                       : 136
#      MUXF5                       : 4
#      VCC                         : 1
#      XORCY                       : 97
# FlipFlops/Latches                : 100
#      FD                          : 1
#      FDE                         : 20
#      FDE_1                       : 9
#      FDR                         : 60
#      FDRE                        : 10
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 15
#      IBUF                        : 5
#      OBUF                        : 10
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-5 

 Number of Slices:                      139  out of    960    14%  
 Number of Slice Flip Flops:            100  out of   1920     5%  
 Number of 4 input LUTs:                266  out of   1920    13%  
 Number of IOs:                          19
 Number of bonded IOBs:                  16  out of     83    19%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
vga/clk_div/clk_out1               | BUFG                   | 80    |
turn                               | NONE(playerPosX_0)     | 19    |
clk_50MHz                          | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 11.607ns (Maximum Frequency: 86.156MHz)
   Minimum input arrival time before clock: 6.667ns
   Maximum output required time after clock: 5.364ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'vga/clk_div/clk_out1'
  Clock period: 11.607ns (frequency: 86.156MHz)
  Total number of paths / destination ports: 2062 / 165
-------------------------------------------------------------------------
Delay:               5.803ns (Levels of Logic = 13)
  Source:            vga/CurrentY_0 (FF)
  Destination:       collision (FF)
  Source Clock:      vga/clk_div/clk_out1 rising
  Destination Clock: vga/clk_div/clk_out1 falling

  Data Path: vga/CurrentY_0 to collision
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   0.514   0.568  vga/CurrentY_0 (vga/CurrentY_0)
     LUT2:I1->O            1   0.612   0.000  Mcompar_color_cmp_lt0000_lut<0> (Mcompar_color_cmp_lt0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Mcompar_color_cmp_lt0000_cy<0> (Mcompar_color_cmp_lt0000_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_color_cmp_lt0000_cy<1> (Mcompar_color_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_color_cmp_lt0000_cy<2> (Mcompar_color_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_color_cmp_lt0000_cy<3> (Mcompar_color_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_color_cmp_lt0000_cy<4> (Mcompar_color_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_color_cmp_lt0000_cy<5> (Mcompar_color_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_color_cmp_lt0000_cy<6> (Mcompar_color_cmp_lt0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_color_cmp_lt0000_cy<7> (Mcompar_color_cmp_lt0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_color_cmp_lt0000_cy<8> (Mcompar_color_cmp_lt0000_cy<8>)
     MUXCY:CI->O           9   0.399   0.727  Mcompar_color_cmp_lt0000_cy<9> (Mcompar_color_cmp_lt0000_cy<9>)
     LUT3_L:I2->LO         1   0.612   0.103  color_mux0000<0>11_SW0 (N22)
     LUT4:I3->O            1   0.612   0.357  collision_not00011 (collision_not0001)
     FDE:CE                    0.483          collision
    ----------------------------------------
    Total                      5.803ns (4.049ns logic, 1.755ns route)
                                       (69.8% logic, 30.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'turn'
  Clock period: 7.460ns (frequency: 134.049MHz)
  Total number of paths / destination ports: 1943 / 38
-------------------------------------------------------------------------
Delay:               7.460ns (Levels of Logic = 13)
  Source:            playerPosX_6 (FF)
  Destination:       playerPosX_8 (FF)
  Source Clock:      turn rising
  Destination Clock: turn rising

  Data Path: playerPosX_6 to playerPosX_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              5   0.514   0.690  playerPosX_6 (playerPosX_6)
     LUT4:I0->O            1   0.612   0.509  playerPosX_and0003_SW0 (N20)
     LUT4_D:I0->O         22   0.612   1.058  playerPosX_and0003 (playerPosX_and0003)
     LUT3:I1->O            1   0.612   0.000  Maddsub_playerPosX_share0000_lut<0> (Maddsub_playerPosX_share0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Maddsub_playerPosX_share0000_cy<0> (Maddsub_playerPosX_share0000_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  Maddsub_playerPosX_share0000_cy<1> (Maddsub_playerPosX_share0000_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Maddsub_playerPosX_share0000_cy<2> (Maddsub_playerPosX_share0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Maddsub_playerPosX_share0000_cy<3> (Maddsub_playerPosX_share0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Maddsub_playerPosX_share0000_cy<4> (Maddsub_playerPosX_share0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Maddsub_playerPosX_share0000_cy<5> (Maddsub_playerPosX_share0000_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Maddsub_playerPosX_share0000_cy<6> (Maddsub_playerPosX_share0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Maddsub_playerPosX_share0000_cy<7> (Maddsub_playerPosX_share0000_cy<7>)
     XORCY:CI->O           1   0.699   0.509  Maddsub_playerPosX_share0000_xor<8> (playerPosX_share0000<8>)
     LUT3:I0->O            1   0.612   0.000  playerPosX_mux0000<8>1 (playerPosX_mux0000<8>)
     FDE:D                     0.268          playerPosX_8
    ----------------------------------------
    Total                      7.460ns (4.693ns logic, 2.766ns route)
                                       (62.9% logic, 37.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_50MHz'
  Clock period: 2.131ns (frequency: 469.274MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.131ns (Levels of Logic = 1)
  Source:            vga/clk_div/clk_out (FF)
  Destination:       vga/clk_div/clk_out (FF)
  Source Clock:      clk_50MHz rising
  Destination Clock: clk_50MHz rising

  Data Path: vga/clk_div/clk_out to vga/clk_div/clk_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.514   0.380  vga/clk_div/clk_out (vga/clk_div/clk_out1)
     INV:I->O              1   0.612   0.357  vga/clk_div/clk_out_LUT1_INV_0 (vga/clk_div/clk_out_LUT1)
     FD:D                      0.268          vga/clk_div/clk_out
    ----------------------------------------
    Total                      2.131ns (1.394ns logic, 0.737ns route)
                                       (65.4% logic, 34.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'turn'
  Total number of paths / destination ports: 252 / 38
-------------------------------------------------------------------------
Offset:              6.667ns (Levels of Logic = 13)
  Source:            BUTTON<0> (PAD)
  Destination:       playerPosX_8 (FF)
  Destination Clock: turn rising

  Data Path: BUTTON<0> to playerPosX_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.106   0.426  BUTTON_0_IBUF (BUTTON_0_IBUF)
     LUT4_D:I1->O         22   0.612   1.058  playerPosX_and0003 (playerPosX_and0003)
     LUT3:I1->O            1   0.612   0.000  Maddsub_playerPosX_share0000_lut<0> (Maddsub_playerPosX_share0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Maddsub_playerPosX_share0000_cy<0> (Maddsub_playerPosX_share0000_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  Maddsub_playerPosX_share0000_cy<1> (Maddsub_playerPosX_share0000_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Maddsub_playerPosX_share0000_cy<2> (Maddsub_playerPosX_share0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Maddsub_playerPosX_share0000_cy<3> (Maddsub_playerPosX_share0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Maddsub_playerPosX_share0000_cy<4> (Maddsub_playerPosX_share0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Maddsub_playerPosX_share0000_cy<5> (Maddsub_playerPosX_share0000_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Maddsub_playerPosX_share0000_cy<6> (Maddsub_playerPosX_share0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Maddsub_playerPosX_share0000_cy<7> (Maddsub_playerPosX_share0000_cy<7>)
     XORCY:CI->O           1   0.699   0.509  Maddsub_playerPosX_share0000_xor<8> (playerPosX_share0000<8>)
     LUT3:I0->O            1   0.612   0.000  playerPosX_mux0000<8>1 (playerPosX_mux0000<8>)
     FDE:D                     0.268          playerPosX_8
    ----------------------------------------
    Total                      6.667ns (4.673ns logic, 1.993ns route)
                                       (70.1% logic, 29.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'vga/clk_div/clk_out1'
  Total number of paths / destination ports: 55 / 44
-------------------------------------------------------------------------
Offset:              4.708ns (Levels of Logic = 3)
  Source:            SWITCH<3> (PAD)
  Destination:       vga/HS (FF)
  Destination Clock: vga/clk_div/clk_out1 rising

  Data Path: SWITCH<3> to vga/HS
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            13   1.106   0.866  SWITCH_3_IBUF (SWITCH_3_IBUF)
     LUT3:I2->O            1   0.612   0.360  vga/HS_not0001_SW0 (N14)
     LUT4:I3->O            1   0.612   0.357  vga/HS_not0001 (vga/HS_not0001)
     FDR:R                     0.795          vga/HS
    ----------------------------------------
    Total                      4.708ns (3.125ns logic, 1.583ns route)
                                       (66.4% logic, 33.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'vga/clk_div/clk_out1'
  Total number of paths / destination ports: 18 / 10
-------------------------------------------------------------------------
Offset:              5.364ns (Levels of Logic = 2)
  Source:            vga/Blank (FF)
  Destination:       BLUE<1> (PAD)
  Source Clock:      vga/clk_div/clk_out1 rising

  Data Path: vga/Blank to BLUE<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              8   0.514   0.712  vga/Blank (vga/Blank)
     LUT2:I1->O            1   0.612   0.357  vga/RED<2>1 (RED_2_OBUF)
     OBUF:I->O                 3.169          RED_2_OBUF (RED<2>)
    ----------------------------------------
    Total                      5.364ns (4.295ns logic, 1.069ns route)
                                       (80.1% logic, 19.9% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.83 secs
 
--> 

Total memory usage is 262564 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :    7 (   0 filtered)

