/* Bramble RP2040 Emulator - Unified Main (Single & Dual-Core)
 *
 * This main.c handles both single-core and dual-core emulation modes.
 * Detects hardware based on emulator.h definitions.
 *
 * Features:
 *   - Automatic single/dual-core detection
 *   - Vector table at FLASH_BASE (0x10000000) with 0x100 offset to code
 *   - Unified peripheral initialization
 *   - Debug mode support for both cores
 *   - Status monitoring and statistics
 *   - Non-blocking stdin polling for UART Rx (-stdin flag)
 *   - GDB remote debugging support (-gdb flag)
 */

#include <stdio.h>
#include <stdlib.h>
#include <string.h>
#include <unistd.h>
#include <fcntl.h>
#include <poll.h>
#include <termios.h>
#include <errno.h>
#include "devtools.h"
#include "rp2350_rv/rv_cpu.h"
#include "rp2350_rv/rv_clint.h"
#include "rp2350_rv/rv_membus.h"
#include "rp2350_rv/rv_bootrom.h"
#include "rp2350_rv/rv_icache.h"
#include "rp2350_rv/rp2350_periph.h"
#include "rp2350_rv/rp2350_memmap.h"
#include "rp2350_rv/picobin.h"
#include "rp2350_arm/m33_cpu.h"

/* Architecture selection */
typedef enum { ARCH_M0PLUS, ARCH_RV32, ARCH_M33 } arch_t;

#include "emulator.h"
#include "gpio.h"
#include "timer.h"
#include "nvic.h"
#include "clocks.h"
#include "adc.h"
#include "rom.h"
#include "uart.h"
#include "spi.h"
#include "i2c.h"
#include "pwm.h"
#include "dma.h"
#include "pio.h"
#include "gdb.h"
#include "usb.h"
#include "rtc.h"
#include "netbridge.h"
#include "wire.h"
#include "storage.h"
#include "sdcard.h"
#include "emmc.h"
#include "fuse_mount.h"
#include "corepool.h"
#include "cyw43.h"


int any_core_running(void);

/* ============================================================================
 * UART Stdin Polling
 *
 * When enabled with -stdin, polls stdin for input and stages bytes until the
 * guest console that can actually consume them is ready. Uses non-blocking
 * I/O to avoid stalling the emulator.
 * ============================================================================ */

static int stdin_enabled = 0;
static int stdin_saved_flags = -1;
static int stdin_is_tty = 0;
static int stdin_termios_saved = 0;
static struct termios stdin_saved_termios;

#define STDIN_PENDING_SIZE 1024

typedef enum {
    STDIN_TARGET_NONE = 0,
    STDIN_TARGET_UART0,
    STDIN_TARGET_USB_CDC,
} stdin_target_t;

static uint8_t stdin_pending[STDIN_PENDING_SIZE];
static size_t stdin_pending_head = 0;
static size_t stdin_pending_tail = 0;
static size_t stdin_pending_count = 0;
static int stdin_pending_overflow_reported = 0;
static int stdin_saw_cr = 0;

static int stdin_pending_push(uint8_t byte) {
    if (stdin_pending_count >= STDIN_PENDING_SIZE) {
        if (!stdin_pending_overflow_reported) {
            fprintf(stderr, "[stdin] Host input queue full, dropping bytes\n");
            stdin_pending_overflow_reported = 1;
        }
        return 0;
    }

    stdin_pending[stdin_pending_head] = byte;
    stdin_pending_head = (stdin_pending_head + 1) % STDIN_PENDING_SIZE;
    stdin_pending_count++;
    return 1;
}

static int stdin_pending_peek(uint8_t *byte) {
    if (stdin_pending_count == 0) {
        return 0;
    }

    *byte = stdin_pending[stdin_pending_tail];
    return 1;
}

static void stdin_pending_pop(void) {
    if (stdin_pending_count == 0) {
        return;
    }

    stdin_pending_tail = (stdin_pending_tail + 1) % STDIN_PENDING_SIZE;
    stdin_pending_count--;
}

static int stdin_uart0_rx_ready(void) {
    uint32_t uart0_cr = uart_state[0].cr;
    return (uart0_cr & UART_CR_UARTEN) && (uart0_cr & UART_CR_RXE);
}

static int stdin_uart0_console_active(void) {
    return stdin_uart0_rx_ready() && uart_stdio_active(0);
}

static void uart_stdin_init(void) {
    stdin_is_tty = isatty(STDIN_FILENO);
    stdin_pending_head = 0;
    stdin_pending_tail = 0;
    stdin_pending_count = 0;
    stdin_pending_overflow_reported = 0;
    stdin_saw_cr = 0;

    /* Set stdin to non-blocking mode */
    int flags = fcntl(STDIN_FILENO, F_GETFL, 0);
    if (flags != -1) {
        stdin_saved_flags = flags;
        fcntl(STDIN_FILENO, F_SETFL, flags | O_NONBLOCK);
    }

    /* Interactive terminal input should behave like a serial console:
     * disable local echo and canonical line buffering, but keep ISIG so
     * Ctrl-C still works as expected on the host. */
    if (stdin_is_tty && tcgetattr(STDIN_FILENO, &stdin_saved_termios) == 0) {
        struct termios raw = stdin_saved_termios;
        raw.c_lflag &= ~(ECHO | ICANON);
        raw.c_iflag &= ~(IXON | ICRNL);
        raw.c_cc[VMIN] = 0;
        raw.c_cc[VTIME] = 0;
        if (tcsetattr(STDIN_FILENO, TCSANOW, &raw) == 0) {
            stdin_termios_saved = 1;
        }
    }
}

static void uart_stdin_cleanup(void) {
    if (stdin_termios_saved) {
        tcsetattr(STDIN_FILENO, TCSANOW, &stdin_saved_termios);
        stdin_termios_saved = 0;
    }

    if (stdin_saved_flags != -1) {
        fcntl(STDIN_FILENO, F_SETFL, stdin_saved_flags);
        stdin_saved_flags = -1;
    }
}

/* Select the most likely guest input target for stdin.
 * Prefer a UART0 console only after firmware has actually used UART0 for
 * stdio. That keeps littleOS interactive while still allowing USB-only
 * shells such as MicroPython to consume stdin through CDC. */
static stdin_target_t stdin_select_target(void) {
    int usb_ready = usb_cdc_stdout_enabled && usb_cdc_stdio_active();
    int uart_ready = stdin_uart0_rx_ready();
    int uart_console_ready = stdin_uart0_console_active();

    if (uart_console_ready) {
        return STDIN_TARGET_UART0;
    }

    if (usb_ready) {
        return STDIN_TARGET_USB_CDC;
    }

    if (uart_ready) {
        return STDIN_TARGET_UART0;
    }

    return STDIN_TARGET_NONE;
}

static void stdin_pending_flush(void) {
    stdin_target_t target = stdin_select_target();
    uint8_t byte;

    while (target != STDIN_TARGET_NONE && stdin_pending_peek(&byte)) {
        int pushed = 0;

        if (target == STDIN_TARGET_USB_CDC) {
            pushed = usb_cdc_rx_push(byte);
        } else {
            pushed = uart_rx_push(0, byte);
        }

        if (!pushed) {
            break;
        }

        stdin_pending_pop();
    }
}

/* Poll stdin and push any available bytes into the guest console.
 * Bytes stay buffered until the chosen guest console is ready. */
static void uart_stdin_poll(void) {
    struct pollfd pfd = { .fd = STDIN_FILENO, .events = POLLIN };
    if (poll(&pfd, 1, 0) > 0 && (pfd.revents & POLLIN)) {
        uint8_t buf[16];
        ssize_t n = read(STDIN_FILENO, buf, sizeof(buf));
        if (n > 0) {
            for (ssize_t i = 0; i < n; i++) {
                uint8_t ch = buf[i];

                /* Normalize line endings to LF so guest shells reliably treat
                 * Enter/Return and piped input as a single submitted line. */
                if (ch == '\r') {
                    stdin_pending_push('\n');
                    stdin_saw_cr = 1;
                    continue;
                }
                if (ch == '\n') {
                    if (stdin_saw_cr) {
                        stdin_saw_cr = 0;
                        continue;
                    }
                    stdin_pending_push('\n');
                    continue;
                }

                stdin_saw_cr = 0;
                stdin_pending_push(ch);
            }
        }
    }

    stdin_pending_flush();
}

static void attach_spi_devices(sdcard_t *sdcard, const char *sdcard_path, int sdcard_spi,
                               emmc_t *emmc_dev, const char *emmc_path, int emmc_spi) {
    if (sdcard_path) {
        spi_attach_device(sdcard_spi, sdcard_spi_xfer, sdcard_spi_cs, sdcard);
    }
    if (emmc_path) {
        spi_attach_device(emmc_spi, emmc_spi_xfer, emmc_spi_cs, emmc_dev);
    }
}

static void reset_runtime_peripherals(const char *tap_name) {
    gpio_init();
    timer_init();
    nvic_init();
    rom_init();
    uart_init();
    spi_init();
    i2c_init();
    pwm_init();
    dma_init();
    pio_init();
    clocks_init();
    adc_init();
    usb_init();
    rtc_init();

    if (cyw43.enabled) {
        cyw43_init();
        fprintf(stderr, "[WiFi] CYW43439 emulation enabled\n");
        if (tap_name && cyw43.tap_fd < 0) {
            if (cyw43_tap_open(tap_name) < 0) {
                fprintf(stderr, "[WiFi] Failed to open TAP interface '%s'\n", tap_name);
            }
        }
    }
}

static void reboot_from_watchdog(const char *tap_name,
                                 sdcard_t *sdcard, const char *sdcard_path, int sdcard_spi,
                                 emmc_t *emmc_dev, const char *emmc_path, int emmc_spi) {
    fprintf(stderr, "[Watchdog] Reboot triggered\n");
    watchdog_reboot_pending = 0;
    clocks_state.wdog_ctrl &= ~(1u << 31);

    reset_runtime_peripherals(tap_name);
    attach_spi_devices(sdcard, sdcard_path, sdcard_spi, emmc_dev, emmc_path, emmc_spi);

    /* dual_core_init resets num_active_cores to 1 and clears Core 1 bootrom
     * state. Firmware must re-launch Core 1 through the FIFO protocol. */
    dual_core_init();
    cpu_reset_core(CORE0);
}

/* ============================================================================
 * Main Entry Point
 * ============================================================================ */

int main(int argc, char **argv) {
    if (argc < 2) {
        fprintf(stderr, "Usage: %s <firmware.uf2> [options]\n", argv[0]);
        fprintf(stderr, "\nArchitecture:\n");
        fprintf(stderr, "  -arch <m0+|rv32>    CPU architecture (default: m0+ for RP2040)\n");
        fprintf(stderr, "                      m0+  = ARM Cortex-M0+ (RP2040)\n");
        fprintf(stderr, "                      rv32 = RISC-V Hazard3 RV32IMAC (RP2350)\n");
        fprintf(stderr, "\nOptions:\n");
        fprintf(stderr, "  -debug     Enable debug output (single-core) or Core 0 (dual-core)\n");
        fprintf(stderr, "  -debug1    Enable debug output for Core 1 (dual-core only)\n");
        fprintf(stderr, "  -asm       Show assembly instruction tracing\n");
        fprintf(stderr, "  -status    Print periodic status updates\n");
        fprintf(stderr, "  -stdin     Enable stdin polling for guest console input\n");
        fprintf(stderr, "  -gdb [port] Start GDB server (default port: %d)\n", GDB_DEFAULT_PORT);
        fprintf(stderr, "  -clock <MHz> Set CPU clock frequency (default: 1, real: 125)\n");
        fprintf(stderr, "  -cores <N|auto> Active cores per instance (1, 2, or auto; default: 1)\n");
        fprintf(stderr, "  -thread-quantum <N> Guest instructions per threaded timeslice (default: 64)\n");
        fprintf(stderr, "  -no-boot2  Skip boot2 even if detected in firmware\n");
        fprintf(stderr, "  -debug-mem Log unmapped peripheral accesses\n");
        fprintf(stderr, "  -flash <path> Persistent flash storage (2MB file)\n");
        fprintf(stderr, "  -mount <dir>  Mount flash FAT filesystem via FUSE (requires -flash, may need sudo)\n");
        fprintf(stderr, "  -mount-offset <hex>  Flash offset of FAT region (default: auto-scan)\n");
        fprintf(stderr, "\nStorage:\n");
        fprintf(stderr, "  -sdcard <path>              Attach SD card image to SPI1\n");
        fprintf(stderr, "  -sdcard-spi <0|1>           SPI bus for SD card (default: 1)\n");
        fprintf(stderr, "  -sdcard-size <MB>           SD card size in MB (default: 64)\n");
        fprintf(stderr, "  -emmc <path>                Attach eMMC image to SPI0\n");
        fprintf(stderr, "  -emmc-spi <0|1>             SPI bus for eMMC (default: 0)\n");
        fprintf(stderr, "  -emmc-size <MB>             eMMC size in MB (default: 128)\n");
        fprintf(stderr, "\nNetworking:\n");
        fprintf(stderr, "  -net-uart0 <port>           Bridge UART0 to TCP server on port\n");
        fprintf(stderr, "  -net-uart1 <port>           Bridge UART1 to TCP server on port\n");
        fprintf(stderr, "  -net-uart0-connect <h:p>    Connect UART0 to remote host:port\n");
        fprintf(stderr, "  -net-uart1-connect <h:p>    Connect UART1 to remote host:port\n");
        fprintf(stderr, "\nMulti-Device Wiring:\n");
        fprintf(stderr, "  -wire-uart0 <path>          Wire UART0 to peer via Unix socket\n");
        fprintf(stderr, "  -wire-uart1 <path>          Wire UART1 to peer via Unix socket\n");
        fprintf(stderr, "  -wire-gpio <path>           Wire GPIO pins to peer via Unix socket\n");
        fprintf(stderr, "\nWiFi (Pico W):\n");
        fprintf(stderr, "  -wifi                       Enable CYW43 WiFi chip emulation\n");
        fprintf(stderr, "  -tap <ifname>               Bridge WiFi to TAP interface (implies -wifi, sudo)\n");
        fprintf(stderr, "\nPerformance:\n");
        fprintf(stderr, "  -jit        Enable JIT basic block compilation for hot loops\n");
        fprintf(stderr, "\nDeveloper Tools:\n");
        fprintf(stderr, "  -semihosting          Enable ARM semihosting (BKPT #0xAB)\n");
        fprintf(stderr, "  -coverage <file>      Write code coverage bitmap on exit\n");
        fprintf(stderr, "  -hotspots [N]         Print top N PCs by execution count (default: 20)\n");
        fprintf(stderr, "  -trace <file>         Write instruction trace to binary file\n");
        fprintf(stderr, "  -exit-code <addr>     Read exit code from RAM address on halt\n");
        fprintf(stderr, "  -timeout <seconds>    Kill emulator after N seconds (exit 124)\n");
        fprintf(stderr, "  -symbols <elf>        Load ELF symbols for readable reports\n");
        fprintf(stderr, "  -script <file>        Scripted I/O (timestamped UART/GPIO input)\n");
        fprintf(stderr, "  -expect <file>        Compare stdout against golden file (exit 0/1)\n");
        fprintf(stderr, "  -watch <addr[:len]>   Log reads/writes to address range\n");
        fprintf(stderr, "  -callgraph <file>     Write call graph in DOT format\n");
        fprintf(stderr, "  -stack-check          Track per-core stack watermark\n");
        fprintf(stderr, "  -irq-latency          Measure IRQ delivery latency (cycles)\n");
        fprintf(stderr, "  -log-uart             Log UART TX/RX bytes\n");
        fprintf(stderr, "  -log-spi              Log SPI MOSI/MISO bytes\n");
        fprintf(stderr, "  -log-i2c              Log I2C transactions\n");
        fprintf(stderr, "  -gpio-trace <file>    Record GPIO changes as VCD (GTKWave format)\n");
        fprintf(stderr, "  -inject-fault <spec>  Inject fault (flash_bitflip:cycle:addr, etc.)\n");
        fprintf(stderr, "  -profile <file>       Per-PC cycle profiling (CSV output)\n");
        fprintf(stderr, "  -mem-heatmap <file>   Memory access heatmap (CSV output)\n");
        return EXIT_FAILURE;
    }

    /* Parse command line arguments */
    char *firmware_path = argv[1];
    int debug_mode = 0;
    int debug1_mode = 0;
    int show_status = 0;
    int gdb_enabled = 0;
    int gdb_port = GDB_DEFAULT_PORT;
    int no_boot2 = 0;
    char *flash_path = NULL;
    char *mount_path = NULL;
    uint32_t mount_offset = 0x100000; /* Default: CircuitPython 1MB offset */
    int mount_offset_set = 0;
    char *sdcard_path = NULL;
    int sdcard_spi = 1;
    size_t sdcard_size = SD_DEFAULT_SIZE;
    char *emmc_path = NULL;
    int emmc_spi = 0;
    size_t emmc_size = EMMC_DEFAULT_SIZE;
    char *tap_name = NULL;
    int jit_mode = 0;
    int semihosting_mode = 0;
    char *coverage_path = NULL;
    int hotspots_mode = 0;
    int hotspots_n = 20;
    char *trace_path = NULL;
    char *exit_code_arg = NULL;
    int timeout_secs = 0;
    char *symbols_path = NULL;
    char *script_path = NULL;
    char *expect_file = NULL;
    char *callgraph_path = NULL;
    char *gpio_trace_path = NULL;
    char *profile_path = NULL;
    char *mem_heatmap_path = NULL;
    arch_t arch = ARCH_M0PLUS;
    int arch_explicit = 0;   /* User explicitly set -arch */
    int threaded_mode = 0;   /* Use pthread-per-core execution */
    int cores_auto = 0;     /* -cores auto requested */
    int thread_quantum = 0;
    int thread_quantum_set = 0;
    static sdcard_t sdcard;
    static emmc_t emmc_dev;

    for (int i = 2; i < argc; i++) {
        if (strcmp(argv[i], "-debug") == 0) {
            debug_mode = 1;
        } else if (strcmp(argv[i], "-debug1") == 0) {
            debug1_mode = 1;
        } else if (strcmp(argv[i], "-asm") == 0) {
            /* Reserved for future use */
        } else if (strcmp(argv[i], "-status") == 0) {
            show_status = 1;
        } else if (strcmp(argv[i], "-stdin") == 0) {
            stdin_enabled = 1;
            usb_cdc_stdout_enabled = 1;
        } else if (strcmp(argv[i], "-gdb") == 0) {
            gdb_enabled = 1;
            if (i + 1 < argc && argv[i + 1][0] != '-') {
                gdb_port = atoi(argv[++i]);
            }
        } else if (strcmp(argv[i], "-clock") == 0) {
            if (i + 1 < argc) {
                uint32_t mhz = (uint32_t)atoi(argv[++i]);
                timing_set_clock_mhz(mhz);
            }
        } else if (strcmp(argv[i], "-cores") == 0) {
            if (i + 1 < argc) {
                i++;
                if (strcmp(argv[i], "auto") == 0) {
                    cores_auto = 1;
                    threaded_mode = 1;
                } else {
                    int n = atoi(argv[i]);
                    if (n >= 1 && n <= MAX_CORES) {
                        num_active_cores = n;
                    } else {
                        fprintf(stderr, "[Error] -cores must be 1, 2, or auto\n");
                        return EXIT_FAILURE;
                    }
                    threaded_mode = 1;
                }
            }
        } else if (strcmp(argv[i], "-thread-quantum") == 0) {
            if (i + 1 < argc) {
                thread_quantum = atoi(argv[++i]);
                thread_quantum_set = 1;
            }
        } else if (strcmp(argv[i], "-no-boot2") == 0) {
            no_boot2 = 1;
        } else if (strcmp(argv[i], "-debug-mem") == 0) {
            mem_debug_unmapped = 1;
        } else if (strcmp(argv[i], "-flash") == 0) {
            if (i + 1 < argc) {
                flash_path = argv[++i];
            }
        } else if (strcmp(argv[i], "-mount") == 0) {
            if (i + 1 < argc) {
                mount_path = argv[++i];
            }
        } else if (strcmp(argv[i], "-mount-offset") == 0) {
            if (i + 1 < argc) {
                mount_offset = (uint32_t)strtoul(argv[++i], NULL, 0);
                mount_offset_set = 1;
            }
        } else if (strcmp(argv[i], "-sdcard") == 0) {
            if (i + 1 < argc) {
                sdcard_path = argv[++i];
            }
        } else if (strcmp(argv[i], "-sdcard-spi") == 0) {
            if (i + 1 < argc) {
                sdcard_spi = atoi(argv[++i]);
            }
        } else if (strcmp(argv[i], "-sdcard-size") == 0) {
            if (i + 1 < argc) {
                sdcard_size = (size_t)atoi(argv[++i]) * 1024 * 1024;
            }
        } else if (strcmp(argv[i], "-emmc") == 0) {
            if (i + 1 < argc) {
                emmc_path = argv[++i];
            }
        } else if (strcmp(argv[i], "-emmc-spi") == 0) {
            if (i + 1 < argc) {
                emmc_spi = atoi(argv[++i]);
            }
        } else if (strcmp(argv[i], "-emmc-size") == 0) {
            if (i + 1 < argc) {
                emmc_size = (size_t)atoi(argv[++i]) * 1024 * 1024;
            }
        } else if (strcmp(argv[i], "-net-uart0") == 0) {
            if (i + 1 < argc) {
                net_bridge.uart[0].mode = NET_MODE_LISTEN;
                net_bridge.uart[0].port = atoi(argv[++i]);
            }
        } else if (strcmp(argv[i], "-net-uart1") == 0) {
            if (i + 1 < argc) {
                net_bridge.uart[1].mode = NET_MODE_LISTEN;
                net_bridge.uart[1].port = atoi(argv[++i]);
            }
        } else if (strcmp(argv[i], "-net-uart0-connect") == 0) {
            if (i + 1 < argc) {
                char *arg = argv[++i];
                char *colon = strrchr(arg, ':');
                if (colon) {
                    *colon = '\0';
                    strncpy(net_bridge.uart[0].host, arg, sizeof(net_bridge.uart[0].host) - 1);
                    net_bridge.uart[0].remote_port = atoi(colon + 1);
                    net_bridge.uart[0].mode = NET_MODE_CONNECT;
                    *colon = ':';
                }
            }
        } else if (strcmp(argv[i], "-net-uart1-connect") == 0) {
            if (i + 1 < argc) {
                char *arg = argv[++i];
                char *colon = strrchr(arg, ':');
                if (colon) {
                    *colon = '\0';
                    strncpy(net_bridge.uart[1].host, arg, sizeof(net_bridge.uart[1].host) - 1);
                    net_bridge.uart[1].remote_port = atoi(colon + 1);
                    net_bridge.uart[1].mode = NET_MODE_CONNECT;
                    *colon = ':';
                }
            }
        } else if (strcmp(argv[i], "-wire-uart0") == 0) {
            if (i + 1 < argc) {
                wire_add_link(argv[++i], WIRE_MSG_UART_DATA, 0);
            }
        } else if (strcmp(argv[i], "-wire-uart1") == 0) {
            if (i + 1 < argc) {
                wire_add_link(argv[++i], WIRE_MSG_UART_DATA, 1);
            }
        } else if (strcmp(argv[i], "-wire-gpio") == 0) {
            if (i + 1 < argc) {
                wire_add_link(argv[++i], WIRE_MSG_GPIO_PIN, 0);
            }
        } else if (strcmp(argv[i], "-wifi") == 0) {
            cyw43.enabled = 1;
        } else if (strcmp(argv[i], "-tap") == 0) {
            if (i + 1 < argc) {
                tap_name = argv[++i];
                cyw43.enabled = 1;  /* -tap implies -wifi */
            }
        } else if (strcmp(argv[i], "-arch") == 0) {
            if (i + 1 < argc) {
                i++;
                if (strcmp(argv[i], "rv32") == 0 || strcmp(argv[i], "riscv") == 0) {
                    arch = ARCH_RV32;
                    arch_explicit = 1;
                } else if (strcmp(argv[i], "m33") == 0) {
                    arch = ARCH_M33;
                    arch_explicit = 1;
                } else if (strcmp(argv[i], "m0+") == 0 || strcmp(argv[i], "arm") == 0) {
                    arch = ARCH_M0PLUS;
                    arch_explicit = 1;
                } else {
                    fprintf(stderr, "[Error] Unknown architecture: %s (use m0+, m33, or rv32)\n", argv[i]);
                    return EXIT_FAILURE;
                }
            }
        } else if (strcmp(argv[i], "-jit") == 0) {
            jit_mode = 1;
        } else if (strcmp(argv[i], "-semihosting") == 0) {
            semihosting_mode = 1;
        } else if (strcmp(argv[i], "-coverage") == 0) {
            if (i + 1 < argc) {
                coverage_path = argv[++i];
            }
        } else if (strcmp(argv[i], "-hotspots") == 0) {
            hotspots_mode = 1;
            if (i + 1 < argc && argv[i + 1][0] != '-') {
                hotspots_n = atoi(argv[++i]);
                if (hotspots_n <= 0) hotspots_n = 20;
            }
        } else if (strcmp(argv[i], "-trace") == 0) {
            if (i + 1 < argc) {
                trace_path = argv[++i];
            }
        } else if (strcmp(argv[i], "-exit-code") == 0) {
            if (i + 1 < argc) {
                exit_code_arg = argv[++i];
            }
        } else if (strcmp(argv[i], "-timeout") == 0) {
            if (i + 1 < argc) {
                timeout_secs = atoi(argv[++i]);
            }
        } else if (strcmp(argv[i], "-symbols") == 0) {
            if (i + 1 < argc) symbols_path = argv[++i];
        } else if (strcmp(argv[i], "-script") == 0) {
            if (i + 1 < argc) script_path = argv[++i];
        } else if (strcmp(argv[i], "-expect") == 0) {
            if (i + 1 < argc) expect_file = argv[++i];
        } else if (strcmp(argv[i], "-watch") == 0) {
            if (i + 1 < argc) {
                char *arg = argv[++i];
                uint32_t waddr = 0; uint32_t wlen = 4;
                char *colon = strchr(arg, ':');
                if (colon) { *colon = '\0'; wlen = (uint32_t)strtoul(colon + 1, NULL, 0); }
                waddr = (uint32_t)strtoul(arg, NULL, 0);
                watch_add(waddr, wlen);
            }
        } else if (strcmp(argv[i], "-callgraph") == 0) {
            if (i + 1 < argc) callgraph_path = argv[++i];
        } else if (strcmp(argv[i], "-stack-check") == 0) {
            stack_check_enabled = 1;
        } else if (strcmp(argv[i], "-irq-latency") == 0) {
            irq_latency_enabled = 1;
        } else if (strcmp(argv[i], "-log-uart") == 0) {
            log_uart_enabled = 1;
        } else if (strcmp(argv[i], "-log-spi") == 0) {
            log_spi_enabled = 1;
        } else if (strcmp(argv[i], "-log-i2c") == 0) {
            log_i2c_enabled = 1;
        } else if (strcmp(argv[i], "-gpio-trace") == 0) {
            if (i + 1 < argc) gpio_trace_path = argv[++i];
        } else if (strcmp(argv[i], "-inject-fault") == 0) {
            if (i + 1 < argc) fault_add(argv[++i]);
        } else if (strcmp(argv[i], "-profile") == 0) {
            if (i + 1 < argc) profile_path = argv[++i];
        } else if (strcmp(argv[i], "-mem-heatmap") == 0) {
            if (i + 1 < argc) mem_heatmap_path = argv[++i];
        }
    }

    /* ========================================================================
     * Privilege Escalation (sudo re-exec for TAP, FUSE, etc.)
     *
     * Some features require superuser privileges:
     *   -tap <ifname>   TAP/TUN device creation (CAP_NET_ADMIN)
     *   -mount <dir>    FUSE filesystem mount (CAP_SYS_ADMIN)
     *
     * If a privileged flag is used and we're not root, prompt the user
     * and re-exec via sudo. The BRAMBLE_ESCALATED env var prevents
     * infinite re-exec loops.
     * ======================================================================== */

    {
        int needs_privilege = (tap_name != NULL) || (mount_path != NULL);
        if (needs_privilege && geteuid() != 0 && getenv("BRAMBLE_ESCALATED") == NULL) {
            /* Explain why we need elevated privileges */
            fprintf(stderr, "\n[Privilege] The following features require superuser access:\n");
            if (tap_name)
                fprintf(stderr, "  -tap %s      (TAP/TUN network device creation)\n", tap_name);
            if (mount_path)
                fprintf(stderr, "  -mount %s    (FUSE filesystem mount)\n", mount_path);
            fprintf(stderr, "[Privilege] Re-launching with sudo...\n\n");

            /* Build argv for sudo re-exec:
             * sudo -E BRAMBLE_ESCALATED=1 /path/to/bramble [original args...] */
            char **sudo_argv = calloc((size_t)argc + 4, sizeof(char *));
            if (!sudo_argv) {
                fprintf(stderr, "[Error] Failed to allocate memory for sudo re-exec\n");
                return EXIT_FAILURE;
            }

            /* Resolve the full path to this executable */
            char exe_path[4096];
            ssize_t len = readlink("/proc/self/exe", exe_path, sizeof(exe_path) - 1);
            if (len <= 0) {
                /* Fallback to argv[0] */
                strncpy(exe_path, argv[0], sizeof(exe_path) - 1);
                exe_path[sizeof(exe_path) - 1] = '\0';
            } else {
                exe_path[len] = '\0';
            }

            int si = 0;
            sudo_argv[si++] = "sudo";
            sudo_argv[si++] = "-E";                  /* Preserve environment */
            sudo_argv[si++] = "BRAMBLE_ESCALATED=1"; /* Prevent re-exec loop */
            sudo_argv[si++] = exe_path;
            for (int i = 1; i < argc; i++) {
                sudo_argv[si++] = argv[i];
            }
            sudo_argv[si] = NULL;

            execvp("sudo", sudo_argv);

            /* execvp only returns on failure */
            fprintf(stderr, "[Error] Failed to execute sudo: %s\n", strerror(errno));
            fprintf(stderr, "[Hint] Run manually: sudo %s", exe_path);
            for (int i = 1; i < argc; i++) fprintf(stderr, " %s", argv[i]);
            fprintf(stderr, "\n");
            free(sudo_argv);
            return EXIT_FAILURE;
        }
    }

    /* ========================================================================
     * Initialization Phase
     * ======================================================================== */

    /* Initialize core pool (detect host CPUs, set up threading) */
    corepool_init();
    if (thread_quantum_set) {
        corepool_set_step_quantum(thread_quantum);
    }

    if (cores_auto) {
        num_active_cores = corepool_query_cores();
        fprintf(stderr, "[CorePool] Auto-detected: %d core(s) for this instance\n",
                num_active_cores);
    }

    fprintf(stderr,"[Init] Loading firmware: %s\n", firmware_path);

    /* ========================================================================
     * Firmware Loading (auto-detect UF2 or ELF format)
     * ======================================================================== */

    /* Initialize CPU and peripherals */
    cpu_init();
    /* Flash starts erased (all 0xFF) on real hardware */
    memset(cpu.flash, 0xFF, FLASH_SIZE_MAX);
    reset_runtime_peripherals(tap_name);

    int loaded = 0;
    size_t path_len = strlen(firmware_path);

    /* Try ELF if filename ends with .elf */
    if (path_len > 4 && strcmp(firmware_path + path_len - 4, ".elf") == 0) {
        loaded = load_elf(firmware_path);
    } else {
        loaded = load_uf2(firmware_path);
    }

    if (!loaded) {
        fprintf(stderr, "[Error] FATAL: Failed to load firmware\n");
        return EXIT_FAILURE;
    }

    fprintf(stderr,"[Init] Firmware loaded successfully\n");

    /* Auto-detect architecture from firmware if user didn't specify -arch */
    if (!arch_explicit) {
        int fw_arch = loader_detected_arch();
        if (fw_arch == FW_ARCH_RV32) {
            arch = ARCH_RV32;
            fprintf(stderr, "[Init] Auto-detected RISC-V firmware — switching to -arch rv32\n");
        } else if (fw_arch == FW_ARCH_ARM_M33) {
            arch = ARCH_M33;
            fprintf(stderr, "[Init] Auto-detected Cortex-M33 firmware — switching to -arch m33\n");
        }
    }

    /* Display banner (after arch auto-detection) */
    fprintf(stderr,"\n╔════════════════════════════════════════════════════════════╗\n");
    if (arch == ARCH_RV32) {
        fprintf(stderr,"║    Bramble RP2350 Emulator - Hazard3 RV32IMAC              ║\n");
    } else if (arch == ARCH_M33) {
        fprintf(stderr,"║    Bramble RP2350 Emulator - Cortex-M33 (ARMv8-M)          ║\n");
    } else {
        fprintf(stderr,"║    Bramble RP2040 Emulator - %s Mode%s          ║\n",
                num_active_cores == 1 ? "Single-Core" : "Dual-Core",
                threaded_mode ? " (threaded)" : "          ");
    }
    fprintf(stderr,"╚════════════════════════════════════════════════════════════╝\n\n");

    /* Flash persistence: restore non-firmware sectors from flash file */
    if (flash_path) {
        /* Determine which 4KB sectors contain firmware data */
        uint8_t fw_sectors[FLASH_SIZE / 4096];
        for (int i = 0; i < (int)(FLASH_SIZE / 4096); i++) {
            fw_sectors[i] = 0;
            for (int j = 0; j < 4096; j++) {
                if (cpu.flash[i * 4096 + j] != 0xFF) {
                    fw_sectors[i] = 1;
                    break;
                }
            }
        }
        /* Load flash file and restore non-firmware sectors */
        FILE *ff = fopen(flash_path, "rb");
        if (ff) {
            uint8_t sector[4096];
            for (int i = 0; i < (int)(FLASH_SIZE / 4096); i++) {
                size_t n = fread(sector, 1, 4096, ff);
                if (n < 4096) break;
                if (!fw_sectors[i]) {
                    memcpy(&cpu.flash[i * 4096], sector, 4096);
                }
            }
            fclose(ff);
            fprintf(stderr,"[Init] Flash file loaded: %s (non-firmware sectors restored)\n", flash_path);
        }
        /* Enable write-through persistence */
        flash_persist_set_path(flash_path);
        flash_persist_open();
    }

    /* FUSE mount: expose flash filesystem as host directory.
     * Scans cpu.flash[] (UF2/ELF firmware + persisted flash data) for a FAT
     * partition.  Works with or without -flash: without -flash the mount is
     * volatile (lost on exit); with -flash changes persist across runs.  */
    if (mount_path) {
        uint32_t fs_offset = mount_offset;

        /* Auto-scan: if user didn't specify -mount-offset, scan the loaded
         * flash image (firmware + restored data) for a FAT boot signature. */
        if (!mount_offset_set) {
            uint32_t found = 0;
            for (uint32_t off = 0; off + 512 <= FLASH_SIZE; off += 512) {
                if (cpu.flash[off + 510] != 0x55 || cpu.flash[off + 511] != 0xAA)
                    continue;
                /* Validate BPB fields */
                uint16_t bps = (uint16_t)cpu.flash[off + 11] |
                               ((uint16_t)cpu.flash[off + 12] << 8);
                uint8_t spc  = cpu.flash[off + 13];
                uint8_t nfats = cpu.flash[off + 16];
                uint16_t ts  = (uint16_t)cpu.flash[off + 19] |
                               ((uint16_t)cpu.flash[off + 20] << 8);
                if (bps == 512 && spc > 0 && nfats > 0 && ts > 0) {
                    fs_offset = off;
                    found = 1;
                    fprintf(stderr, "[FUSE] Auto-detected FAT partition at flash offset 0x%06X\n", off);
                    break;
                }
            }
            if (!found) {
                fprintf(stderr, "[FUSE] No FAT partition found in flash (scanned UF2 + persisted data).\n");
                fprintf(stderr, "[FUSE] The filesystem may be created on first boot — re-run after.\n");
                if (!flash_path)
                    fprintf(stderr, "[FUSE] Hint: use -flash <path> to persist the filesystem across runs.\n");
                fprintf(stderr, "[FUSE] Or specify offset manually: -mount-offset <hex>\n");
                goto skip_fuse;
            }
        }

        if (!flash_path) {
            fprintf(stderr, "[FUSE] Warning: no -flash file — mount is volatile (changes lost on exit)\n");
        }

        uint32_t fs_size = FLASH_SIZE - fs_offset;
        fuse_set_flash_offset(fs_offset);
        int fuse_rc = fuse_mount_start(&cpu.flash[fs_offset], fs_size, mount_path);
        if (fuse_rc < 0) {
            fprintf(stderr, "[FUSE] Mount failed at offset 0x%X.\n", fs_offset);
            if (flash_path)
                fprintf(stderr, "[FUSE] The -flash file is still live-synced for direct host access.\n");
        }
    }
skip_fuse:

    /* Detect boot2 in firmware */
    if (!no_boot2 && cpu_has_boot2()) {
        cpu_set_boot2(1);
        fprintf(stderr,"[Init] Boot2 detected in firmware (first 256 bytes)\n");
    }

    fprintf(stderr,"[Init] Initializing dual-core RP2040 emulator...\n");
    dual_core_init();

    /* JIT basic block compilation */
    if (jit_mode) {
        jit_init();
        fprintf(stderr,"[Init] JIT basic block compilation enabled\n");
    }

    /* ========================================================================
     * Boot Configuration
     * ======================================================================== */

    /* Dual-core: dual_core_init() already handles vector table loading */
    if (debug_mode) {
        cpu_set_debug_core(CORE0, 1);
        fprintf(stderr,"[Init] Debug output enabled for Core 0\n");
    }
    if (debug1_mode) {
        cpu_set_debug_core(CORE1, 1);
        fprintf(stderr,"[Init] Debug output enabled for Core 1\n");
    }

    if (timing_config.cycles_per_us != 1) {
        fprintf(stderr,"[Init] Clock: %u MHz (%u cycles/µs)\n",
               timing_config.cycles_per_us, timing_config.cycles_per_us);
    }

    if (stdin_enabled) {
        uart_stdin_init();
        fprintf(stderr,"[Init] Stdin polling enabled for UART0 Rx\n");
    }

    /* Network bridge initialization */
    if (net_bridge_init() < 0) {
        fprintf(stderr, "[Error] Failed to initialize network bridge\n");
        return EXIT_FAILURE;
    }

    /* Wire protocol initialization */
    if (wire_init() < 0) {
        fprintf(stderr, "[Error] Failed to initialize wire protocol\n");
        return EXIT_FAILURE;
    }

    /* SD card initialization */
    if (sdcard_path) {
        if (sdcard_init(&sdcard, sdcard_path, sdcard_size) < 0) {
            fprintf(stderr, "[Error] Failed to initialize SD card\n");
            return EXIT_FAILURE;
        }
        fprintf(stderr, "[Init] SD card (%zu MB) on SPI%d: %s\n",
                sdcard_size / (1024 * 1024), sdcard_spi, sdcard_path);
    }

    /* eMMC initialization */
    if (emmc_path) {
        if (emmc_init(&emmc_dev, emmc_path, emmc_size) < 0) {
            fprintf(stderr, "[Error] Failed to initialize eMMC\n");
            return EXIT_FAILURE;
        }
        fprintf(stderr, "[Init] eMMC (%zu MB) on SPI%d: %s\n",
                emmc_size / (1024 * 1024), emmc_spi, emmc_path);
    }

    attach_spi_devices(&sdcard, sdcard_path, sdcard_spi, &emmc_dev, emmc_path, emmc_spi);

    fprintf(stderr,"[Boot] Starting Core 0 from flash...\n");
    cpu_reset_core(CORE0);
    fprintf(stderr,"[Boot] Core 0 SP = 0x%08X\n", cores[CORE0].r[13]);
    fprintf(stderr,"[Boot] Core 0 PC = 0x%08X\n", cores[CORE0].r[15]);
    if (num_active_cores > 1) {
        cpu_reset_core(CORE1);
        fprintf(stderr,"[Boot] Core 1 SP = 0x%08X\n", cores[CORE1].r[13]);
        fprintf(stderr,"[Boot] Core 1 PC = 0x%08X\n", cores[CORE1].r[15]);
    }
    fprintf(stderr,"\n");

    /* Register with core pool for multi-instance coordination */
    corepool_register(num_active_cores);

    /* GDB server initialization */
    if (gdb_enabled) {
        if (gdb_init(gdb_port) < 0) {
            fprintf(stderr, "[Error] Failed to start GDB server\n");
            return EXIT_FAILURE;
        }
        /* Initial stop: let GDB inspect state before execution */
        gdb_handle();
    }

    /* ========================================================================
     * Developer Tools Initialization
     * ======================================================================== */

    if (semihosting_mode) {
        semihosting_init();
        fprintf(stderr, "[Init] ARM semihosting enabled (BKPT #0xAB)\n");
    }
    if (coverage_path) {
        coverage_init();
        fprintf(stderr, "[Init] Code coverage enabled → %s\n", coverage_path);
    }
    if (hotspots_mode) {
        hotspots_top_n = hotspots_n;
        hotspots_init();
        fprintf(stderr, "[Init] Hotspot profiling enabled (top %d)\n", hotspots_n);
    }
    if (trace_path) {
        trace_init(trace_path);
    }
    if (exit_code_arg) {
        exit_code_addr = (uint32_t)strtoul(exit_code_arg, NULL, 0);
        exit_code_enabled = 1;
        fprintf(stderr, "[Init] Exit code hook at 0x%08X\n", exit_code_addr);
    }
    if (timeout_secs > 0) {
        timeout_start(timeout_secs);
    }
    if (symbols_path) {
        symbols_load(symbols_path);
    }
    if (script_path) {
        script_init(script_path);
    }
    if (expect_file) {
        expect_init(expect_file);
    }
    if (callgraph_path) {
        callgraph_init();
        fprintf(stderr, "[Init] Call graph enabled → %s\n", callgraph_path);
    }
    if (stack_check_enabled) {
        fprintf(stderr, "[Init] Stack watermark tracking enabled\n");
    }
    if (irq_latency_enabled) {
        memset(irq_latency, 0, sizeof(irq_latency));
        fprintf(stderr, "[Init] IRQ latency profiling enabled\n");
    }
    if (gpio_trace_path) {
        gpio_trace_init(gpio_trace_path);
    }
    if (profile_path) {
        profile_init();
        fprintf(stderr, "[Init] Cycle profiling enabled → %s\n", profile_path);
    }
    if (mem_heatmap_path) {
        mem_heatmap_init();
        fprintf(stderr, "[Init] Memory heatmap enabled → %s\n", mem_heatmap_path);
    }

    /* M33 overlay: apply Cortex-M33 specific state if in M33 mode */
    if (arch == ARCH_M33) {
        m33_init_overlay();
    }

    /* ========================================================================
     * Execution Phase
     * ======================================================================== */

    fprintf(stderr,"\n");
    fprintf(stderr,"═══════════════════════════════════════════════════════════\n");
    fprintf(stderr,"Executing...\n");
    fprintf(stderr,"═══════════════════════════════════════════════════════════\n\n");

    /* Execution loop */
    uint32_t instruction_count = 0;
    uint32_t step_count = 0;

    if (arch == ARCH_RV32) {
        /* ====== RISC-V Hazard3 execution ====== */
        static rv_cpu_state_t rv_cores[2];
        static rv_membus_state_t rv_bus;

        /* Initialize RP2350 memory bus with 520KB SRAM */
        rv_membus_init(&rv_bus, cpu.flash, FLASH_SIZE,
                       timing_config.cycles_per_us);

        /* Initialize bootrom in RP2350 ROM */
        rv_bootrom_init(rv_bus.rom, rv_bus.rom_size,
                        RP2350_FLASH_BASE, RP2350_SRAM_END);

        /* RV instruction cache */
        static rv_icache_t rv_icache;
        rv_icache_init(&rv_icache);

        /* Initialize both harts */
        rv_cpu_init(&rv_cores[0], 0);
        rv_cpu_init(&rv_cores[1], 1);

        /* Set up RISC-V GDB support */
        gdb_rv_harts[0] = &rv_cores[0];
        gdb_rv_harts[1] = &rv_cores[1];
        gdb_is_riscv = 1;

        /* Attach memory bus and icache to both harts */
        rv_cores[0].bus = &rv_bus;
        rv_cores[1].bus = &rv_bus;
        rv_cores[0].icache = &rv_icache;
        rv_cores[1].icache = &rv_icache;

        /* Scan for picobin IMAGE_DEF block to get entry point */
        picobin_info_t pbi = picobin_scan(cpu.flash, 4096);
        if (pbi.found && pbi.entry_pc != 0) {
            /* Direct boot from picobin entry point */
            rv_cpu_reset(&rv_cores[0], pbi.entry_pc);
            if (pbi.entry_sp != 0)
                rv_cores[0].x[2] = pbi.entry_sp;  /* SP */
            fprintf(stderr, "[RV] Picobin boot: PC=0x%08X SP=0x%08X (%s)\n",
                    pbi.entry_pc, pbi.entry_sp,
                    pbi.is_riscv ? "RISC-V" : "ARM");
        } else {
            /* Fallback: boot from ROM (bootrom sets SP and jumps to flash) */
            rv_cpu_reset(&rv_cores[0], 0x00000000);
            fprintf(stderr, "[RV] ROM boot (no picobin found)\n");
        }
        /* Hart 1 stays halted until launched by firmware */

        fprintf(stderr, "[RV] Hazard3 Hart 0 booting\n");
        fprintf(stderr, "[RV] SRAM: %uKB, Flash: %uKB, ROM: %uKB\n",
                RP2350_SRAM_SIZE / 1024, FLASH_SIZE / 1024,
                rv_bus.rom_size / 1024);

        while (!rv_cpu_is_halted(&rv_cores[0])) {
            /* Step hart 0 */
            if (!rv_cores[0].is_wfi) {
                if (!rv_rom_intercept(&rv_cores[0]))
                    rv_cpu_step(&rv_cores[0]);
            }

            /* Step hart 1 if active */
            if (!rv_cores[1].is_halted && !rv_cores[1].is_wfi) {
                if (!rv_rom_intercept(&rv_cores[1]))
                    rv_cpu_step(&rv_cores[1]);
            }

            step_count++;

            /* Advance CLINT timer and RP2350 TIMER1 */
            rv_clint_tick(&rv_bus.clint, 1);
            if (rv_bus.clint.cycle_accum == 0) {
                /* A microsecond elapsed — tick TIMER1 */
                rp2350_timer1_tick(&rv_bus.periph, 1);
            }

            /* Check and deliver interrupts to both harts */
            rv_clint_check_interrupts(&rv_bus.clint, &rv_cores[0]);
            if (!rv_cores[1].is_halted)
                rv_clint_check_interrupts(&rv_bus.clint, &rv_cores[1]);

            /* Check hart 1 launch mailbox */
            if (rv_cores[1].is_halted) {
                uint32_t h1_entry, h1_sp, h1_arg;
                if (rv_membus_check_hart1_launch(&rv_bus, &h1_entry, &h1_sp, &h1_arg)) {
                    rv_cpu_reset(&rv_cores[1], h1_entry);
                    rv_cores[1].x[2] = h1_sp;   /* SP */
                    rv_cores[1].x[10] = h1_arg;  /* a0 */
                    fprintf(stderr, "[RV] Hart 1 launched: PC=0x%08X SP=0x%08X a0=0x%08X\n",
                            h1_entry, h1_sp, h1_arg);
                }
            }

            /* RISC-V semihosting check (EBREAK with a0=0x20026) */
            if (rv_cores[0].csr[CSR_MCAUSE] == MCAUSE_BREAKPOINT) {
                if (rv_cores[0].x[10] == 0x20026) {
                    /* SYS_EXIT: exit emulator */
                    semihost_exit_requested = 1;
                }
            }

            /* Poll stdin and peripherals periodically */
            if (stdin_enabled && (step_count & 0x3FF) == 0)
                uart_stdin_poll();
            if ((step_count & 0x3FF) == 0) {
                net_bridge_poll();
                wire_poll();
            }

            /* Timeout and semihosting */
            if (timeout_expired || semihost_exit_requested) break;

            /* Safety limit */
            if (!stdin_enabled && step_count > 1000000000) {
                fprintf(stderr, "[Warning] Instruction limit reached (1B)\n");
                break;
            }
        }

        instruction_count = rv_cores[0].step_count;
        fprintf(stderr, "\n[RV] Hart 0: PC=0x%08X, %u instructions, %lu cycles\n",
                rv_cores[0].pc, rv_cores[0].step_count,
                (unsigned long)rv_cores[0].cycle_count);
        if (!rv_cores[1].is_halted)
            fprintf(stderr, "[RV] Hart 1: PC=0x%08X, %u instructions, %lu cycles\n",
                    rv_cores[1].pc, rv_cores[1].step_count,
                    (unsigned long)rv_cores[1].cycle_count);
        fprintf(stderr, "[RV] CLINT mtime: %lu\n",
                (unsigned long)rv_bus.clint.mtime);
        if (rv_icache.hits + rv_icache.misses > 0)
            fprintf(stderr, "[RV] ICache: %lu hits, %lu misses (%.1f%% hit rate)\n",
                    (unsigned long)rv_icache.hits, (unsigned long)rv_icache.misses,
                    100.0 * rv_icache.hits / (rv_icache.hits + rv_icache.misses));

    } else if (threaded_mode && !gdb_enabled) {
        /* ====== Threaded execution: one host pthread per emulated core ====== */
        fprintf(stderr, "[CorePool] Host CPUs: %d, emulated cores: %d\n",
                corepool.host_cpus, num_active_cores);
        fprintf(stderr, "[CorePool] Thread quantum: %d guest instructions\n",
                corepool.step_quantum);

        corepool_start_threads();

        /* Main thread handles I/O polling and watchdog */
        while (any_core_running() && corepool.running) {
            usleep(1000);  /* 1ms polling interval */

            /* Poll stdin */
            if (stdin_enabled) {
                corepool_lock();
                uart_stdin_poll();
                corepool_unlock();
            }

            /* Poll network, wire, and WiFi TAP */
            corepool_lock();
            net_bridge_poll();
            wire_poll();
            cyw43_tap_poll();
            corepool_unlock();

            /* Periodic storage flush */
            step_count++;
            if ((step_count & 0x3FF) == 0) {
                if (sdcard_path) sdcard_flush(&sdcard);
                if (emmc_path) emmc_flush(&emmc_dev);
            }

            /* Watchdog reboot */
            if (watchdog_reboot_pending) {
                corepool_stop_threads();
                reboot_from_watchdog(tap_name, &sdcard, sdcard_path, sdcard_spi,
                                     &emmc_dev, emmc_path, emmc_spi);
                corepool_start_threads();
            }

            /* Status reporting */
            if (show_status && (step_count % 1000 == 0)) {
                fprintf(stderr,"[Status] Core 0: PC=0x%08X %s%s  Core 1: PC=0x%08X %s%s\n",
                       cores[CORE0].r[15],
                       cores[CORE0].is_halted ? "halted" : "run",
                       cores[CORE0].is_wfi ? "/wfi" : "",
                       cores[CORE1].r[15],
                       cores[CORE1].is_halted ? "halted" : "run",
                       cores[CORE1].is_wfi ? "/wfi" : "");
            }

            /* Timeout check */
            if (timeout_expired) {
                fprintf(stderr, "[Timeout] %d second limit reached\n", timeout_seconds);
                break;
            }

            /* Semihosting exit */
            if (semihost_exit_requested) break;

            /* Safety limit */
            if (!stdin_enabled && step_count > 1000000) {
                /* Approximate: each poll ~= 1000 instructions */
                instruction_count = cores[CORE0].step_count + cores[CORE1].step_count;
                if (instruction_count > 1000000000) {
                    fprintf(stderr,"[Warning] Instruction limit reached (1B)\n");
                    break;
                }
            }
        }

        corepool_stop_threads();
        instruction_count = cores[CORE0].step_count + cores[CORE1].step_count;

    } else {
        /* ====== Cooperative execution: original single-threaded round-robin ====== */
        while (any_core_running()) {

            /* GDB: check for breakpoint/watchpoint on both cores */
            if (gdb_enabled && gdb.active) {
                int should_stop = 0;
                for (int gc = 0; gc < num_active_cores; gc++) {
                    if (!cores[gc].is_halted &&
                        gdb_should_stop(cores[gc].r[15], gc)) {
                        gdb.stop_core = gc;
                        should_stop = 1;
                        break;
                    }
                }
                if (should_stop) {
                    int result = gdb_handle();
                    if (result < 0) {
                        gdb_enabled = 0;  /* Detached or killed */
                    }
                }
            }

            dual_core_step();
            pio_step();
            usb_step();
            step_count++;

            /* Fault injection and scripted I/O */
            if (__builtin_expect(fault_count > 0, 0))
                fault_check(global_cycle_count);
            if (__builtin_expect(script_enabled, 0)) {
                uint32_t eus = (timing_config.cycles_per_us > 0)
                    ? (uint32_t)(global_cycle_count / timing_config.cycles_per_us) : 0;
                script_poll(eus);
            }

            /* Poll stdin for UART Rx data every 1024 steps */
            if (stdin_enabled && (step_count & 0x3FF) == 0) {
                uart_stdin_poll();
            }

            /* Poll network bridges, wire links, and WiFi TAP every 1024 steps */
            if ((step_count & 0x3FF) == 0) {
                net_bridge_poll();
                wire_poll();
                cyw43_tap_poll();
            }

            /* Flush dirty storage devices every ~1M steps */
            if ((step_count & 0xFFFFF) == 0) {
                if (sdcard_path) sdcard_flush(&sdcard);
                if (emmc_path) emmc_flush(&emmc_dev);
            }

            if (show_status && (step_count % 1000 == 0)) {
                instruction_count = cores[CORE0].step_count + cores[CORE1].step_count;
                fprintf(stderr,"[Status] Step %u (Inst %u)\n", step_count, instruction_count);
                fprintf(stderr," Core 0: PC=0x%08X SP=0x%08X %s%s\n",
                       cores[CORE0].r[15], cores[CORE0].r[13],
                       cores[CORE0].is_halted ? "(halted)" : "(running)",
                       cores[CORE0].is_wfi ? " [WFI]" : "");
                if (num_active_cores > 1) {
                    fprintf(stderr," Core 1: PC=0x%08X SP=0x%08X %s%s\n",
                           cores[CORE1].r[15], cores[CORE1].r[13],
                           cores[CORE1].is_halted ? "(halted)" : "(running)",
                           cores[CORE1].is_wfi ? " [WFI]" : "");
                }
                fprintf(stderr," FIFO0: %u messages, FIFO1: %u messages\n",
                       fifo[CORE0].count, fifo[CORE1].count);
                fprintf(stderr,"\n");
            }

            /* Watchdog reboot: reset all cores and re-start from flash */
            if (watchdog_reboot_pending) {
                reboot_from_watchdog(tap_name, &sdcard, sdcard_path, sdcard_spi,
                                     &emmc_dev, emmc_path, emmc_spi);
                instruction_count = 0;
                step_count = 0;
                continue;
            }

            /* Timeout check */
            if (timeout_expired) {
                fprintf(stderr, "[Timeout] %d second limit reached\n", timeout_seconds);
                break;
            }

            /* Semihosting exit */
            if (semihost_exit_requested) break;

            /* Safety limit: prevent infinite loops (disabled in interactive/GDB mode) */
            instruction_count = cores[CORE0].step_count + cores[CORE1].step_count;
            if (!gdb_enabled && !stdin_enabled && instruction_count > 1000000000) {
                fprintf(stderr,"[Warning] Instruction limit reached (1B)\n");
                break;
            }
        }
    }

    /* ========================================================================
     * Completion Phase (Dual-Core)
     * ======================================================================== */

    if (gdb_enabled) {
        gdb_cleanup();
    }

    if (stdin_enabled) {
        uart_stdin_cleanup();
    }

    net_bridge_cleanup();
    wire_cleanup();
    cyw43_tap_close();

    /* Unmount FUSE filesystem */
    if (mount_path) {
        fuse_mount_stop();
    }

    /* Flush and cleanup storage devices */
    if (sdcard_path) {
        sdcard_cleanup(&sdcard);
    }
    if (emmc_path) {
        emmc_cleanup(&emmc_dev);
    }

    /* Save flash and close persistence */
    if (flash_path) {
        flash_persist_save_all();
        flash_persist_close();
    }

    /* Core pool cleanup */
    corepool_cleanup();

    fprintf(stderr,"\n");
    fprintf(stderr,"═══════════════════════════════════════════════════════════\n");
    fprintf(stderr,"Execution Complete\n");
    fprintf(stderr,"═══════════════════════════════════════════════════════════\n\n");

    dual_core_status();

    fprintf(stderr,"═══════════════════════════════════════════════════════════\n");
    fprintf(stderr,"Statistics:\n");
    fprintf(stderr," Total Instructions: %u\n", instruction_count);
    fprintf(stderr," Total Steps: %u\n", step_count);
    fprintf(stderr," Core 0 Steps: %u\n", cores[CORE0].step_count);
    fprintf(stderr," Core 1 Steps: %u\n", cores[CORE1].step_count);
    icache_report_stats();
    if (jit_mode) {
        jit_report_stats();
    }
    if (coverage_enabled) {
        coverage_report();
    }
    if (hotspots_enabled) {
        hotspots_report();
    }
    fprintf(stderr,"═══════════════════════════════════════════════════════════\n");

    /* Developer tools cleanup and output */
    if (coverage_path) {
        coverage_dump(coverage_path);
        coverage_cleanup();
    }
    if (hotspots_enabled) hotspots_cleanup();
    if (trace_enabled) trace_cleanup();
    if (timeout_secs > 0) timeout_cancel();
    if (callgraph_path) {
        callgraph_dump(callgraph_path);
        callgraph_cleanup();
    }
    if (stack_check_enabled) stack_check_report();
    if (irq_latency_enabled) irq_latency_report();
    if (gpio_trace_path) gpio_trace_cleanup();
    if (profile_path) {
        profile_dump(profile_path);
        profile_report();
        profile_cleanup();
    }
    if (mem_heatmap_path) {
        mem_heatmap_dump(mem_heatmap_path);
        mem_heatmap_cleanup();
    }
    if (script_enabled) script_cleanup();
    if (symbols_loaded) symbols_cleanup();

    /* Determine exit code */
    int result = EXIT_SUCCESS;
    if (expect_enabled) {
        result = expect_check();
        expect_cleanup();
    } else if (timeout_expired) {
        result = 124;  /* Match GNU timeout convention */
    } else if (semihost_exit_requested) {
        result = semihost_exit_code;
    } else if (exit_code_enabled) {
        result = (int)mem_read32(exit_code_addr);
        fprintf(stderr, "[Exit] Code from 0x%08X: %d\n", exit_code_addr, result);
    }

    return result;
}
