# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/sim/design_1_axi_bram_ctrl_0_0.vhd" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_axi_bram_ctrl_1_0/sim/design_1_axi_bram_ctrl_1_0.vhd" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_axi_bram_ctrl_2_0/sim/design_1_axi_bram_ctrl_2_0.vhd" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_axi_cdma_0_0/sim/design_1_axi_cdma_0_0.vhd" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_axi_gpio_0_0/sim/design_1_axi_gpio_0_0.vhd" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_axi_uartlite_0_0/sim/design_1_axi_uartlite_0_0.vhd" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_mdm_1_0/sim/design_1_mdm_1_0.vhd" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_microblaze_0_0/sim/design_1_microblaze_0_0.vhd" \

vhdl caph  \
"../../../../project_1.ip_user_files/bd/design_1/ipshared/2b48/mm_accelerator.srcs/sources_1/imports/hdl/lib/caph/data_types.vhd" \
"../../../../project_1.ip_user_files/bd/design_1/ipshared/2b48/mm_accelerator.srcs/sources_1/imports/hdl/lib/caph/caph.vhd" \

vhdl xil_defaultlib  \
"../../../../project_1.ip_user_files/bd/design_1/ipshared/2b48/mm_accelerator.srcs/sources_1/imports/hdl/adder_act.vhd" \

vhdl caph  \
"../../../../project_1.ip_user_files/bd/design_1/ipshared/2b48/mm_accelerator.srcs/sources_1/imports/hdl/lib/caph/fifo_big.vhd" \

vhdl xil_defaultlib  \
"../../../../project_1.ip_user_files/bd/design_1/ipshared/2b48/mm_accelerator.srcs/sources_1/imports/hdl/forward_act.vhd" \
"../../../../project_1.ip_user_files/bd/design_1/ipshared/2b48/mm_accelerator.srcs/sources_1/imports/hdl/mac_16_act.vhd" \
"../../../../project_1.ip_user_files/bd/design_1/ipshared/2b48/mm_accelerator.srcs/sources_1/imports/hdl/mac_8_act.vhd" \
"../../../../project_1.ip_user_files/bd/design_1/ipshared/2b48/mm_accelerator.srcs/sources_1/imports/hdl/splitter_act.vhd" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_rst_clk_wiz_0_100M_0/sim/design_1_rst_clk_wiz_0_100M_0.vhd" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/sim/design_1_dlmb_bram_if_cntlr_0.vhd" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_dlmb_v10_0/sim/design_1_dlmb_v10_0.vhd" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/sim/design_1_ilmb_bram_if_cntlr_0.vhd" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_ilmb_v10_0/sim/design_1_ilmb_v10_0.vhd" \
"../../../../project_1.ip_user_files/bd/design_1/sim/design_1.vhd" \
"../../../../project_1.ip_user_files/bd/design_1/ipshared/a911/config.vhd" \
"../../../../project_1.ip_user_files/bd/design_1/ipshared/a911/common_pack.vhd" \
"../../../../project_1.ip_user_files/bd/design_1/ipshared/a911/acknowledger_AXI.vhd" \
"../../../../project_1.ip_user_files/bd/design_1/ipshared/a911/aggregator_AXI.vhd" \
"../../../../project_1.ip_user_files/bd/design_1/ipshared/a911/aggregator_AXIfull.vhd" \
"../../../../project_1.ip_user_files/bd/design_1/ipshared/a911/aggregator_MBTP.vhd" \
"../../../../project_1.ip_user_files/bd/design_1/ipshared/a911/bram_writer.vhd" \
"../../../../project_1.ip_user_files/bd/design_1/ipshared/a911/catcher.vhd" \
"../../../../project_1.ip_user_files/bd/design_1/ipshared/a911/comp_prog.vhd" \
"../../../../project_1.ip_user_files/bd/design_1/ipshared/a911/dcapf_AXI.vhd" \
"../../../../project_1.ip_user_files/bd/design_1/ipshared/a911/dcapf_axifull.vhd" \
"../../../../project_1.ip_user_files/bd/design_1/ipshared/a911/dcapf_branch_taken.vhd" \
"../../../../project_1.ip_user_files/bd/design_1/ipshared/a911/dci.vhd" \
"../../../../project_1.ip_user_files/bd/design_1/ipshared/a911/dispenser_dcapf.vhd" \
"../../../../project_1.ip_user_files/bd/design_1/ipshared/a911/eig_AXI.vhd" \
"../../../../project_1.ip_user_files/bd/design_1/ipshared/a911/eig_AXIfull.vhd" \
"../../../../project_1.ip_user_files/bd/design_1/ipshared/a911/eig_MBTP.vhd" \
"../../../../project_1.ip_user_files/bd/design_1/ipshared/a911/event_data_manager.vhd" \
"../../../../project_1.ip_user_files/bd/design_1/ipshared/a911/event_monitor.vhd" \
"../../../../project_1.ip_user_files/bd/design_1/ipshared/a911/filter.vhd" \
"../../../../project_1.ip_user_files/bd/design_1/ipshared/a911/init_dcapf.vhd" \
"../../../../project_1.ip_user_files/bd/design_1/ipshared/a911/lmic1.vhd" \
"../../../../project_1.ip_user_files/bd/design_1/ipshared/a911/mux2to1.vhd" \
"../../../../project_1.ip_user_files/bd/design_1/ipshared/a911/pipo_reg.vhd" \
"../../../../project_1.ip_user_files/bd/design_1/ipshared/a911/smart_counter.vhd" \
"../../../../project_1.ip_user_files/bd/design_1/ipshared/a911/smart_demux.vhd" \
"../../../../project_1.ip_user_files/bd/design_1/ipshared/a911/sniffer_AXI.vhd" \
"../../../../project_1.ip_user_files/bd/design_1/ipshared/a911/sniffer_AXIfull.vhd" \
"../../../../project_1.ip_user_files/bd/design_1/ipshared/a911/sniffer_MBTP.vhd" \
"../../../../project_1.ip_user_files/bd/design_1/ipshared/a911/time_monitor.vhd" \
"../../../../project_1.ip_user_files/bd/design_1/ipshared/a911/timing_capturer.vhd" \
"../../../../project_1.ip_user_files/bd/design_1/ipshared/a911/global_mon.vhd" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_global_mon_0_0/sim/design_1_global_mon_0_0.vhd" \
"../../../../project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd" \
"../../../../project_1.srcs/sim_1/imports/new/mb_tb.vhd" \

# Do not sort compile order
nosort
