
*** Running vivado
    with args -log Tetris_Top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Tetris_Top.tcl -notrace


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Tue Jun 17 18:31:20 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source Tetris_Top.tcl -notrace
Command: link_design -top Tetris_Top -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint '/home/cax/DY_Tetris/Vivado/DY_Tetris.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_gen_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1495.875 ; gain = 0.000 ; free physical = 1142 ; free virtual = 10634
INFO: [Netlist 29-17] Analyzing 1402 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, clk_gen_inst/inst/clkin1_ibufg, from the path connected to top-level port: clk100 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_gen_inst/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
Parsing XDC File [/home/cax/DY_Tetris/Vivado/DY_Tetris.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_gen_inst/inst'
Finished Parsing XDC File [/home/cax/DY_Tetris/Vivado/DY_Tetris.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_gen_inst/inst'
Parsing XDC File [/home/cax/DY_Tetris/Vivado/DY_Tetris.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_gen_inst/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/cax/DY_Tetris/Vivado/DY_Tetris.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [/home/cax/DY_Tetris/Vivado/DY_Tetris.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2237.168 ; gain = 579.766 ; free physical = 578 ; free virtual = 10086
Finished Parsing XDC File [/home/cax/DY_Tetris/Vivado/DY_Tetris.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_gen_inst/inst'
Parsing XDC File [/home/cax/DY_Tetris/Vivado/DY_Tetris.srcs/constrs_1/new/Tetris.xdc]
Finished Parsing XDC File [/home/cax/DY_Tetris/Vivado/DY_Tetris.srcs/constrs_1/new/Tetris.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2237.168 ; gain = 0.000 ; free physical = 578 ; free virtual = 10086
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

10 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2237.168 ; gain = 866.613 ; free physical = 578 ; free virtual = 10086
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2237.168 ; gain = 0.000 ; free physical = 529 ; free virtual = 10037

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 29bac15d0

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2288.980 ; gain = 51.812 ; free physical = 518 ; free virtual = 10026

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 29bac15d0

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2609.965 ; gain = 0.000 ; free physical = 182 ; free virtual = 9690

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 29bac15d0

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2609.965 ; gain = 0.000 ; free physical = 182 ; free virtual = 9690
Phase 1 Initialization | Checksum: 29bac15d0

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2609.965 ; gain = 0.000 ; free physical = 182 ; free virtual = 9690

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 29bac15d0

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2609.965 ; gain = 0.000 ; free physical = 182 ; free virtual = 9690

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 29bac15d0

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2609.965 ; gain = 0.000 ; free physical = 182 ; free virtual = 9690
Phase 2 Timer Update And Timing Data Collection | Checksum: 29bac15d0

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2609.965 ; gain = 0.000 ; free physical = 182 ; free virtual = 9690

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 7 inverters resulting in an inversion of 275 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 2c917ef7a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2609.965 ; gain = 0.000 ; free physical = 182 ; free virtual = 9690
Retarget | Checksum: 2c917ef7a
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 24 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 254a59465

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2609.965 ; gain = 0.000 ; free physical = 182 ; free virtual = 9690
Constant propagation | Checksum: 254a59465
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2609.965 ; gain = 0.000 ; free physical = 182 ; free virtual = 9690
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2609.965 ; gain = 0.000 ; free physical = 182 ; free virtual = 9690
Phase 5 Sweep | Checksum: 24b3d463f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2609.965 ; gain = 0.000 ; free physical = 182 ; free virtual = 9690
Sweep | Checksum: 24b3d463f
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 24b3d463f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2641.980 ; gain = 32.016 ; free physical = 182 ; free virtual = 9690
BUFG optimization | Checksum: 24b3d463f
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 24b3d463f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2641.980 ; gain = 32.016 ; free physical = 182 ; free virtual = 9690
Shift Register Optimization | Checksum: 24b3d463f
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 24b3d463f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2641.980 ; gain = 32.016 ; free physical = 182 ; free virtual = 9690
Post Processing Netlist | Checksum: 24b3d463f
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 377d120dd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2641.980 ; gain = 32.016 ; free physical = 182 ; free virtual = 9690

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2641.980 ; gain = 0.000 ; free physical = 182 ; free virtual = 9690
Phase 9.2 Verifying Netlist Connectivity | Checksum: 377d120dd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2641.980 ; gain = 32.016 ; free physical = 182 ; free virtual = 9690
Phase 9 Finalization | Checksum: 377d120dd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2641.980 ; gain = 32.016 ; free physical = 182 ; free virtual = 9690
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              24  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 377d120dd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2641.980 ; gain = 32.016 ; free physical = 182 ; free virtual = 9690

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 377d120dd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2641.980 ; gain = 0.000 ; free physical = 182 ; free virtual = 9690

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 377d120dd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2641.980 ; gain = 0.000 ; free physical = 182 ; free virtual = 9690

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2641.980 ; gain = 0.000 ; free physical = 182 ; free virtual = 9690
Ending Netlist Obfuscation Task | Checksum: 377d120dd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2641.980 ; gain = 0.000 ; free physical = 182 ; free virtual = 9690
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2641.980 ; gain = 404.812 ; free physical = 182 ; free virtual = 9690
INFO: [Vivado 12-24828] Executing command : report_drc -file Tetris_Top_drc_opted.rpt -pb Tetris_Top_drc_opted.pb -rpx Tetris_Top_drc_opted.rpx
Command: report_drc -file Tetris_Top_drc_opted.rpt -pb Tetris_Top_drc_opted.pb -rpx Tetris_Top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/cax/DY_Tetris/Vivado/DY_Tetris.runs/impl_1/Tetris_Top_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2645.949 ; gain = 0.000 ; free physical = 141 ; free virtual = 9650
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2645.949 ; gain = 0.000 ; free physical = 141 ; free virtual = 9650
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2645.949 ; gain = 0.000 ; free physical = 141 ; free virtual = 9651
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2645.949 ; gain = 0.000 ; free physical = 141 ; free virtual = 9651
Wrote Device Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2645.949 ; gain = 0.000 ; free physical = 140 ; free virtual = 9651
Write ShapeDB Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2645.949 ; gain = 0.000 ; free physical = 140 ; free virtual = 9651
Write Physdb Complete: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2645.949 ; gain = 0.000 ; free physical = 140 ; free virtual = 9651
INFO: [Common 17-1381] The checkpoint '/home/cax/DY_Tetris/Vivado/DY_Tetris.runs/impl_1/Tetris_Top_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2679.707 ; gain = 0.000 ; free physical = 204 ; free virtual = 9617
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 283dca04b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2679.707 ; gain = 0.000 ; free physical = 204 ; free virtual = 9617
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2679.707 ; gain = 0.000 ; free physical = 204 ; free virtual = 9617

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 144f0b733

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2679.707 ; gain = 0.000 ; free physical = 192 ; free virtual = 9608

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 14df07665

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2718.750 ; gain = 39.043 ; free physical = 175 ; free virtual = 9592

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 14df07665

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2718.750 ; gain = 39.043 ; free physical = 175 ; free virtual = 9592
Phase 1 Placer Initialization | Checksum: 14df07665

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2718.750 ; gain = 39.043 ; free physical = 175 ; free virtual = 9592

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 20c3a0049

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2718.750 ; gain = 39.043 ; free physical = 199 ; free virtual = 9616

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 239a97587

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2718.750 ; gain = 39.043 ; free physical = 199 ; free virtual = 9616

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 239a97587

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2718.750 ; gain = 39.043 ; free physical = 199 ; free virtual = 9616

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 230e44dc3

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 2718.750 ; gain = 39.043 ; free physical = 216 ; free virtual = 9634

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 230e44dc3

Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 2718.750 ; gain = 39.043 ; free physical = 218 ; free virtual = 9636

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 138 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 65 nets or LUTs. Breaked 0 LUT, combined 65 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2718.750 ; gain = 0.000 ; free physical = 217 ; free virtual = 9638

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             65  |                    65  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             65  |                    65  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 219a7bceb

Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 2718.750 ; gain = 39.043 ; free physical = 217 ; free virtual = 9638
Phase 2.5 Global Place Phase2 | Checksum: 23ee42a4c

Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 2718.750 ; gain = 39.043 ; free physical = 219 ; free virtual = 9640
Phase 2 Global Placement | Checksum: 23ee42a4c

Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 2718.750 ; gain = 39.043 ; free physical = 219 ; free virtual = 9640

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2731a85ef

Time (s): cpu = 00:00:27 ; elapsed = 00:00:11 . Memory (MB): peak = 2718.750 ; gain = 39.043 ; free physical = 219 ; free virtual = 9640

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 28b79a24c

Time (s): cpu = 00:00:30 ; elapsed = 00:00:12 . Memory (MB): peak = 2718.750 ; gain = 39.043 ; free physical = 221 ; free virtual = 9642

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2d4bc0a40

Time (s): cpu = 00:00:30 ; elapsed = 00:00:12 . Memory (MB): peak = 2718.750 ; gain = 39.043 ; free physical = 222 ; free virtual = 9643

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2f31cb77e

Time (s): cpu = 00:00:30 ; elapsed = 00:00:12 . Memory (MB): peak = 2718.750 ; gain = 39.043 ; free physical = 222 ; free virtual = 9643

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 2411b1ce9

Time (s): cpu = 00:00:34 ; elapsed = 00:00:16 . Memory (MB): peak = 2718.750 ; gain = 39.043 ; free physical = 225 ; free virtual = 9646

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 19a2d6950

Time (s): cpu = 00:00:35 ; elapsed = 00:00:17 . Memory (MB): peak = 2718.750 ; gain = 39.043 ; free physical = 226 ; free virtual = 9647

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 176ccd716

Time (s): cpu = 00:00:36 ; elapsed = 00:00:17 . Memory (MB): peak = 2718.750 ; gain = 39.043 ; free physical = 226 ; free virtual = 9647
Phase 3 Detail Placement | Checksum: 176ccd716

Time (s): cpu = 00:00:36 ; elapsed = 00:00:17 . Memory (MB): peak = 2718.750 ; gain = 39.043 ; free physical = 226 ; free virtual = 9647

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1a6ba5659

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=6.112 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1f2511ed7

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2718.750 ; gain = 0.000 ; free physical = 224 ; free virtual = 9646
INFO: [Place 46-33] Processed net game_logic/reset, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1b41231d8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2718.750 ; gain = 0.000 ; free physical = 224 ; free virtual = 9646
Phase 4.1.1.1 BUFG Insertion | Checksum: 1a6ba5659

Time (s): cpu = 00:00:44 ; elapsed = 00:00:19 . Memory (MB): peak = 2718.750 ; gain = 39.043 ; free physical = 224 ; free virtual = 9646

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.112. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 19f7cbd1a

Time (s): cpu = 00:00:44 ; elapsed = 00:00:19 . Memory (MB): peak = 2718.750 ; gain = 39.043 ; free physical = 224 ; free virtual = 9646

Time (s): cpu = 00:00:44 ; elapsed = 00:00:19 . Memory (MB): peak = 2718.750 ; gain = 39.043 ; free physical = 224 ; free virtual = 9646
Phase 4.1 Post Commit Optimization | Checksum: 19f7cbd1a

Time (s): cpu = 00:00:44 ; elapsed = 00:00:19 . Memory (MB): peak = 2718.750 ; gain = 39.043 ; free physical = 224 ; free virtual = 9646

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 19f7cbd1a

Time (s): cpu = 00:00:44 ; elapsed = 00:00:19 . Memory (MB): peak = 2718.750 ; gain = 39.043 ; free physical = 224 ; free virtual = 9646

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                8x8|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 19f7cbd1a

Time (s): cpu = 00:00:44 ; elapsed = 00:00:19 . Memory (MB): peak = 2718.750 ; gain = 39.043 ; free physical = 224 ; free virtual = 9646
Phase 4.3 Placer Reporting | Checksum: 19f7cbd1a

Time (s): cpu = 00:00:45 ; elapsed = 00:00:19 . Memory (MB): peak = 2718.750 ; gain = 39.043 ; free physical = 224 ; free virtual = 9646

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2718.750 ; gain = 0.000 ; free physical = 224 ; free virtual = 9646

Time (s): cpu = 00:00:45 ; elapsed = 00:00:19 . Memory (MB): peak = 2718.750 ; gain = 39.043 ; free physical = 224 ; free virtual = 9646
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 210852df8

Time (s): cpu = 00:00:45 ; elapsed = 00:00:20 . Memory (MB): peak = 2718.750 ; gain = 39.043 ; free physical = 224 ; free virtual = 9646
Ending Placer Task | Checksum: 131262224

Time (s): cpu = 00:00:45 ; elapsed = 00:00:20 . Memory (MB): peak = 2718.750 ; gain = 39.043 ; free physical = 224 ; free virtual = 9646
69 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:21 . Memory (MB): peak = 2718.750 ; gain = 72.801 ; free physical = 224 ; free virtual = 9646
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file Tetris_Top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2718.750 ; gain = 0.000 ; free physical = 201 ; free virtual = 9622
INFO: [Vivado 12-24828] Executing command : report_io -file Tetris_Top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2718.750 ; gain = 0.000 ; free physical = 201 ; free virtual = 9622
INFO: [Vivado 12-24828] Executing command : report_utilization -file Tetris_Top_utilization_placed.rpt -pb Tetris_Top_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2725.500 ; gain = 6.750 ; free physical = 191 ; free virtual = 9614
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2725.500 ; gain = 6.750 ; free physical = 167 ; free virtual = 9602
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2725.500 ; gain = 0.000 ; free physical = 167 ; free virtual = 9602
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2725.500 ; gain = 0.000 ; free physical = 167 ; free virtual = 9603
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2725.500 ; gain = 0.000 ; free physical = 165 ; free virtual = 9602
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2725.500 ; gain = 0.000 ; free physical = 165 ; free virtual = 9603
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.97 . Memory (MB): peak = 2725.500 ; gain = 6.750 ; free physical = 165 ; free virtual = 9603
INFO: [Common 17-1381] The checkpoint '/home/cax/DY_Tetris/Vivado/DY_Tetris.runs/impl_1/Tetris_Top_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2725.500 ; gain = 0.000 ; free physical = 170 ; free virtual = 9595
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 6.112 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
80 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2750.297 ; gain = 12.922 ; free physical = 169 ; free virtual = 9596
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2750.297 ; gain = 12.922 ; free physical = 147 ; free virtual = 9586
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2750.297 ; gain = 0.000 ; free physical = 147 ; free virtual = 9586
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2750.297 ; gain = 0.000 ; free physical = 147 ; free virtual = 9586
Wrote Netlist Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2750.297 ; gain = 0.000 ; free physical = 147 ; free virtual = 9587
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2750.297 ; gain = 0.000 ; free physical = 147 ; free virtual = 9588
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2750.297 ; gain = 12.922 ; free physical = 147 ; free virtual = 9588
INFO: [Common 17-1381] The checkpoint '/home/cax/DY_Tetris/Vivado/DY_Tetris.runs/impl_1/Tetris_Top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 7dc5bbd ConstDB: 0 ShapeSum: 88c86a10 RouteDB: a0815c57
Post Restoration Checksum: NetGraph: fbb0f6a4 | NumContArr: 597f2871 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2da82144f

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 2839.258 ; gain = 88.961 ; free physical = 170 ; free virtual = 9481

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2da82144f

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 2839.258 ; gain = 88.961 ; free physical = 170 ; free virtual = 9481

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2da82144f

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 2839.258 ; gain = 88.961 ; free physical = 170 ; free virtual = 9482
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2437b8b6c

Time (s): cpu = 00:00:41 ; elapsed = 00:00:27 . Memory (MB): peak = 2871.320 ; gain = 121.023 ; free physical = 145 ; free virtual = 9457
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.532  | TNS=0.000  | WHS=-0.116 | THS=-19.267|


Router Utilization Summary
  Global Vertical Routing Utilization    = 3.14805 %
  Global Horizontal Routing Utilization  = 3.46746 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 9962
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 9003
  Number of Partially Routed Nets     = 959
  Number of Node Overlaps             = 11581

Phase 2 Router Initialization | Checksum: 1ddcefada

Time (s): cpu = 00:00:44 ; elapsed = 00:00:27 . Memory (MB): peak = 2871.320 ; gain = 121.023 ; free physical = 138 ; free virtual = 9450

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1ddcefada

Time (s): cpu = 00:00:44 ; elapsed = 00:00:27 . Memory (MB): peak = 2871.320 ; gain = 121.023 ; free physical = 138 ; free virtual = 9450

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 26f37d116

Time (s): cpu = 00:00:49 ; elapsed = 00:00:29 . Memory (MB): peak = 2871.320 ; gain = 121.023 ; free physical = 138 ; free virtual = 9450
Phase 4 Initial Routing | Checksum: 26f37d116

Time (s): cpu = 00:00:49 ; elapsed = 00:00:29 . Memory (MB): peak = 2871.320 ; gain = 121.023 ; free physical = 138 ; free virtual = 9450

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 1435
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.869  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 2cae4f3ed

Time (s): cpu = 00:01:03 ; elapsed = 00:00:34 . Memory (MB): peak = 2871.320 ; gain = 121.023 ; free physical = 136 ; free virtual = 9448
Phase 5 Rip-up And Reroute | Checksum: 2cae4f3ed

Time (s): cpu = 00:01:03 ; elapsed = 00:00:34 . Memory (MB): peak = 2871.320 ; gain = 121.023 ; free physical = 136 ; free virtual = 9448

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 294cf5a85

Time (s): cpu = 00:01:04 ; elapsed = 00:00:34 . Memory (MB): peak = 2871.320 ; gain = 121.023 ; free physical = 136 ; free virtual = 9448
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.869  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 294cf5a85

Time (s): cpu = 00:01:04 ; elapsed = 00:00:34 . Memory (MB): peak = 2871.320 ; gain = 121.023 ; free physical = 136 ; free virtual = 9448

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 294cf5a85

Time (s): cpu = 00:01:04 ; elapsed = 00:00:34 . Memory (MB): peak = 2871.320 ; gain = 121.023 ; free physical = 136 ; free virtual = 9448
Phase 6 Delay and Skew Optimization | Checksum: 294cf5a85

Time (s): cpu = 00:01:04 ; elapsed = 00:00:34 . Memory (MB): peak = 2871.320 ; gain = 121.023 ; free physical = 136 ; free virtual = 9448

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.869  | TNS=0.000  | WHS=0.016  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2ad6bb285

Time (s): cpu = 00:01:06 ; elapsed = 00:00:35 . Memory (MB): peak = 2871.320 ; gain = 121.023 ; free physical = 136 ; free virtual = 9448
Phase 7 Post Hold Fix | Checksum: 2ad6bb285

Time (s): cpu = 00:01:06 ; elapsed = 00:00:35 . Memory (MB): peak = 2871.320 ; gain = 121.023 ; free physical = 136 ; free virtual = 9448

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 6.66196 %
  Global Horizontal Routing Utilization  = 8.16658 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 2ad6bb285

Time (s): cpu = 00:01:06 ; elapsed = 00:00:35 . Memory (MB): peak = 2871.320 ; gain = 121.023 ; free physical = 136 ; free virtual = 9448

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2ad6bb285

Time (s): cpu = 00:01:06 ; elapsed = 00:00:35 . Memory (MB): peak = 2871.320 ; gain = 121.023 ; free physical = 136 ; free virtual = 9448

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2b10365e8

Time (s): cpu = 00:01:08 ; elapsed = 00:00:36 . Memory (MB): peak = 2871.320 ; gain = 121.023 ; free physical = 136 ; free virtual = 9448

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2b10365e8

Time (s): cpu = 00:01:08 ; elapsed = 00:00:36 . Memory (MB): peak = 2871.320 ; gain = 121.023 ; free physical = 136 ; free virtual = 9448

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.869  | TNS=0.000  | WHS=0.016  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 2b10365e8

Time (s): cpu = 00:01:08 ; elapsed = 00:00:36 . Memory (MB): peak = 2871.320 ; gain = 121.023 ; free physical = 136 ; free virtual = 9449
Total Elapsed time in route_design: 35.92 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 11ae40735

Time (s): cpu = 00:01:09 ; elapsed = 00:00:36 . Memory (MB): peak = 2871.320 ; gain = 121.023 ; free physical = 136 ; free virtual = 9449
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 11ae40735

Time (s): cpu = 00:01:09 ; elapsed = 00:00:36 . Memory (MB): peak = 2871.320 ; gain = 121.023 ; free physical = 136 ; free virtual = 9449

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
92 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:09 ; elapsed = 00:00:36 . Memory (MB): peak = 2871.320 ; gain = 121.023 ; free physical = 136 ; free virtual = 9449
INFO: [Vivado 12-24828] Executing command : report_drc -file Tetris_Top_drc_routed.rpt -pb Tetris_Top_drc_routed.pb -rpx Tetris_Top_drc_routed.rpx
Command: report_drc -file Tetris_Top_drc_routed.rpt -pb Tetris_Top_drc_routed.pb -rpx Tetris_Top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/cax/DY_Tetris/Vivado/DY_Tetris.runs/impl_1/Tetris_Top_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file Tetris_Top_methodology_drc_routed.rpt -pb Tetris_Top_methodology_drc_routed.pb -rpx Tetris_Top_methodology_drc_routed.rpx
Command: report_methodology -file Tetris_Top_methodology_drc_routed.rpt -pb Tetris_Top_methodology_drc_routed.pb -rpx Tetris_Top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/cax/DY_Tetris/Vivado/DY_Tetris.runs/impl_1/Tetris_Top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file Tetris_Top_timing_summary_routed.rpt -pb Tetris_Top_timing_summary_routed.pb -rpx Tetris_Top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file Tetris_Top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file Tetris_Top_route_status.rpt -pb Tetris_Top_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file Tetris_Top_bus_skew_routed.rpt -pb Tetris_Top_bus_skew_routed.pb -rpx Tetris_Top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file Tetris_Top_power_routed.rpt -pb Tetris_Top_power_summary_routed.pb -rpx Tetris_Top_power_routed.rpx
Command: report_power -file Tetris_Top_power_routed.rpt -pb Tetris_Top_power_summary_routed.pb -rpx Tetris_Top_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
112 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file Tetris_Top_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:00:46 ; elapsed = 00:00:14 . Memory (MB): peak = 3057.223 ; gain = 185.902 ; free physical = 117 ; free virtual = 9319
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3057.223 ; gain = 0.000 ; free physical = 116 ; free virtual = 9319
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.89 . Memory (MB): peak = 3057.223 ; gain = 0.000 ; free physical = 112 ; free virtual = 9327
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3057.223 ; gain = 0.000 ; free physical = 112 ; free virtual = 9327
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3057.223 ; gain = 0.000 ; free physical = 106 ; free virtual = 9324
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3057.223 ; gain = 0.000 ; free physical = 105 ; free virtual = 9324
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3057.223 ; gain = 0.000 ; free physical = 104 ; free virtual = 9323
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3057.223 ; gain = 0.000 ; free physical = 104 ; free virtual = 9323
INFO: [Common 17-1381] The checkpoint '/home/cax/DY_Tetris/Vivado/DY_Tetris.runs/impl_1/Tetris_Top_routed.dcp' has been generated.
Command: write_bitstream -force Tetris_Top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Tetris_Top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
124 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:42 ; elapsed = 00:00:20 . Memory (MB): peak = 3333.297 ; gain = 276.074 ; free physical = 100 ; free virtual = 9051
INFO: [Common 17-206] Exiting Vivado at Tue Jun 17 18:33:26 2025...
