{
  "messages": [
    {
      "role": "system",
      "content": "You are a professional academic reference prediction expert. Your task is to predict the most likely references for a given academic paper based on its title, abstract, and retrieved relevant papers.\n\nRETRIEVER INTERFACE:\n- Input: paper title + abstract\n- Output: {top_r} retrieved papers with title and abstract\n- Format: List of dictionaries with 'title' and 'abstract' fields\n\nREQUIREMENTS:\n1. Analyze the paper's title and abstract to understand its research area and focus\n2. Consider the retrieved papers as potential references (when available)\n3. Generate a list of predicted reference titles that would be most relevant and likely to be cited\n4. Provide reasoning for each prediction to prevent hallucination\n5. Output format: JSON object with \"titles\" array and \"reasoning\" string\n6. Generate exactly 70 most relevant reference titles (this should be at least 40 to cover all evaluation metrics)\n7. Ensure titles are realistic and appropriate for the research area\n8. Consider citation patterns in the field\n9. CRITICAL: Each title must be unique - never repeat the same title multiple times\n\nEXAMPLE:\nInput:\nTitle: \"Question Type Classification Methods Comparison\"\nAbstract: \"The paper presents a comparative study of state-of-the-art approaches for question classification task: Logistic Regression, Convolutional Neural Networks (CNN), Long Short-Term Memory Network (LSTM) and Quasi-Recurrent Neural Networks (QRNN). All models use pre-trained GLoVe word embeddings and trained on human-labeled data. The best accuracy is achieved using CNN model with five convolutional layers and various kernel sizes stacked in parallel, followed by one fully connected layer. The model reached 90.7% accuracy on TREC 10 test set.\"\n\nRetrieved papers ({top_r}):\n1. Title: Convolutional Neural Networks for Sentence Classification\n   Abstract: We report on a series of experiments with convolutional neural networks trained on top of pre-trained word vectors for sentence-level classification tasks.\n\n2. Title: Glove: Global vectors for word representation\n   Abstract: We present a new global log-bilinear regression model that combines the advantages of the two major model families in the literature.\n\nOutput:\n{\n  \"titles\": [\n    \"Convolutional Neural Networks for Sentence Classification\",\n    \"Glove: Global vectors for word representation\",\n    \"Quasi-Recurrent Neural Networks\",\n    \"A Comparative Study of Neural Network Models for Sentence Classification\",\n    \"Deep lstm based feature mapping for query classification\"\n  ],\n  \"reasoning\": \"Based on the paper's focus on question classification using neural networks, I predict these references because: 1) CNN paper is directly relevant to the convolutional approach used; 2) GloVe embeddings are mentioned as pre-trained features; 3) QRNN is one of the compared methods; 4) Comparative study papers are common in this field; 5) LSTM-based query classification is closely related to question classification. Additional references cover related neural network architectures, NLP applications, deep learning methodologies, optimization techniques, and advanced neural network methods that would be relevant for this research area.\"\n}\n\nReturn JSON object only."
    },
    {
      "role": "user",
      "content": "Paper Title: SIMDRAM: A Framework for Bit-Serial SIMD Processing Using DRAM Extended Abstract\n\nPaper Abstract: \n\n{retrieved_text}\n\nGenerate exactly 70 most likely reference titles for this paper. Focus on papers that are directly related to the research topic, provide foundational background, present similar methodologies, or address related problems.\n\nCRITICAL: Each title must appear exactly once. Do not repeat any title.\n\nIMPORTANT: You must respond with ONLY valid JSON in this exact format:\n{\n    \"titles\": [\n        \"Reference Title 1\",\n        \"Reference Title 2\",\n        \"Reference Title 3\",\n        \"Reference Title 4\",\n        \"Reference Title 70\"\n    ],\n    \"reasoning\": \"Explain why you chose these specific references based on the paper's title, abstract, and retrieved papers. This helps prevent hallucination and ensures relevance.\"\n}\n\nDo not include any text before or after the JSON. Do not include authors, venues, or years - only the paper titles. The reasoning field is required to explain your prediction logic."
    },
    {
      "role": "assistant",
      "content": "{\n    \"titles\": [\n        \"Compute Caches\",\n        \"A Scalable Processing-in-Memory Accelerator for Parallel Graph Processing\",\n        \"PIM-Enabled Instructions: A Low-Overhead, Locality-Aware Processing-in-Memory Architecture\",\n        \"Data Reorganization in Memory Using 3D-Stacked DRAM\",\n        \"In-Memory Low-Cost Bit-Serial Addition Using Commodity DRAM Technology\",\n        \"GraphiDe: A Graph Processing Accelerator Leveraging in-DRAM-Computing\",\n        \"IMCE: Energy-Efficient Bitwise In-Memory Convolution Engine for Deep Neural Network\",\n        \"JAFAR: Near-Data Processing for Databases\",\n        \"Bit-Serial Parallel Processing Systems\",\n        \"Google Workloads for Consumer Devices: Mitigating Data Movement Bottlenecks\",\n        \"LazyPIM: An Efficient Cache Coherence Mechanism for Processing-in-Memory\",\n        \"CoNDA: Efficient Cache Coherence Support for Near-Data Accelerators\",\n        \"GenASM: A High-Performance, Low-Power Approximate String Matching Acceleration Framework for Genome Sequence Analysis\",\n        \"Low-Cost Inter-Linked Subarrays (LISA): Enabling Fast Inter-Subarray Data Movement in DRAM\",\n        \"PRIME: A Novel Processing-in-Memory Architecture for Neural Network Computation in ReRAM-Based Main Memory\",\n        \"DrAcc: a DRAM based Accelerator for Accurate CNN Inference\",\n        \"The True Processing in Memory Accelerator\",\n        \"The Mondrian Data Engine\",\n        \"Neural Cache: Bit-serial in-Cache Acceleration of Deep Neural Networks\",\n        \"NDA: Near-DRAM Acceleration Architecture Leveraging Commodity DRAM Devices and Standard Memory Modules\",\n        \"TRRespass: Exploiting the Many Sides of Target Row Refresh\",\n        \"Duality Cache for Data Parallel Acceleration\",\n        \"The Programmable Logic-in-Memory (PLiM) Computer\",\n        \"ComputeDRAM: In-Memory Compute Using Off-the-Shelf DRAMs\",\n        \"HRL: Efficient and Flexible Reconfigurable Logic for Near-Data Processing\",\n        \"TETRIS: Scalable and Efficient Neural Network Acceleration with 3D Memory\",\n        \"Processing-in-Memory: A Workload-Driven Perspective\",\n        \"Digital Image Processing\",\n        \"Deep Learning\",\n        \"Leveraging 3D Technologies for Hardware Security: Opportunities and Challenges\",\n        \"Transparent Offloading and Mapping (TOM) Enabling Programmer-Transparent Near-Data Processing in GPU Systems\",\n        \"Accelerating Pointer Chasing in 3D-Stacked Memory: Challenges, Mechanisms, Evaluation\",\n        \"Hybrid Memory Cube Specification Rev. 2.0\",\n        \"Neurocube: A Programmable Digital Neuromorphic Architecture with High-Density 3D Memory\",\n        \"GRIM-Filter: Fast Seed Location Filtering in DNA Read Mapping using Processing-in-Memory Technologies\",\n        \"Revisiting RowHammer: An Experimental Analysis of Modern DRAM Devices and Mitigation Techniques\",\n        \"Flipping Bits in Memory Without Accessing Them: An Experimental Study of DRAM Disturbance Errors\",\n        \"LeNet-5, Convolutional Neural Networks\",\n        \"25.2 A 1.2V 8Gb 8-Channel 128GB/s High-Bandwidth Memory (HBM) Stacked DRAM with Effective Microbump I/O Test Methods Using 29nm Process and TSV\",\n        \"Simultaneous Multi-Layer Access: Improving 3D-Stacked Memory Bandwidth at Low Cost\",\n        \"BSSync: Processing Near Memory for Machine Learning Workloads with Bounded Staleness Consistency Models\",\n        \"Handwritten Digit Recognition Using k-Nearest-Neighbor, Radial-Basis Function, and Backpropagation Neural Networks\",\n        \"DRISA: A DRAM-Based Reconfigurable In-Situ Accelerator\",\n        \"Pinatubo: A Processing-in-Memory Architecture for Bulk Bitwise Operations in Emerging Non-Volatile Memories\",\n        \"BitWeaving: Fast Scans for Main Memory Data Processing\",\n        \"A Processing in Memory Taxonomy and a Case for Studying Fixed-Function PIM\",\n        \"The RowHammer Problem and Other Issues We May Face as Memory Becomes Denser\",\n        \"Processing Data Where It Makes Sense: Enabling In-Memory Computation\",\n        \"A Modern Primer on Processing in Memory\",\n        \"RowHammer: A Retrospective\",\n        \"GraphPIM: Enabling Instruction-Level PIM Offloading in Graph Computing Frameworks\",\n        \"NIM: An HMC-Based Machine for Neuron Computation\",\n        \"Scheduling Techniques for GPU Architectures with Processing-in-Memory Capabilities\",\n        \"NDC: Analyzing the Impact of 3D-Stacked Memory+Logic Devices on MapReduce Workloads\",\n        \"Operand Size Reconfiguration for Big Data Processing in Memory\",\n        \"Fast Bulk Bitwise AND and OR in DRAM\",\n        \"RowClone: Fast and Energy-Efficient in-DRAM Bulk Data Copy and Initialization\",\n        \"Ambit: In-Memory Accelerator for Bulk Bitwise Operations Using Commodity DRAM Technology\",\n        \"The Processing Using Memory Paradigm: In-DRAM Bulk Copy, Initialization, Bitwise AND and OR\",\n        \"In-DRAM Bulk Bitwise Execution Engine\",\n        \"ISAAC: A Convolutional Neural Network Accelerator with In-Situ Analog Arithmetic in Crossbars\",\n        \"Parallel Computing with Vertical Data\",\n        \"Very Deep Convolutional Networks for Large-Scale Image Recognition\",\n        \"PipeLayer: A Pipelined ReRAM-based Accelerator for Deep Learning\",\n        \"GraphR: Accelerating Graph Processing Using ReRAM\",\n        \"TPC-H\",\n        \"FIGARO: Improving System Performance via Fine-Grained In-DRAM Data Relocation and Caching\",\n        \"ELP2IM: Efficient and Low Power Bitwise Operation Processing in DRAM\",\n        \"TOP-PIM: Throughput-Oriented Programmable Processing in Memory\",\n        \"Accelerating Sparse Matrix-Matrix Multiplication with 3D-Stacked Logic-in-Memory Hardware\"\n    ],\n    \"reasoning\": \"Selected these 70 references because they represent foundational work and recent advances in SIMDRAM: A Framework for Bit-Serial SIMD Processing Using DRAM Extended Abstract, providing essential background knowledge and methodological foundations relevant to this research.\"\n}"
    }
  ],
  "format": "chatml"
}