C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/control.sv {1 {vlog -work work -sv -stats=none C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/control.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module control
-- Compiling module HDU

Top level modules:
	control
	HDU

} {} {}} C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/cpu_tb.sv {1 {vlog -work work -sv -stats=none C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/cpu_tb.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module cpu_tb
-- Compiling module tb_top

Top level modules:
	cpu_tb

} {} {}} C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/regfile.sv {1 {vlog -work work -sv -stats=none C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/regfile.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module regfile
-- Compiling module datapath

Top level modules:
	datapath

} {} {}} C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/alu.sv {1 {vlog -work work -sv -stats=none C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/alu.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module ALU
-- Compiling module shifter

Top level modules:
	ALU
	shifter

} {} {}} C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/lab7bonus_tb.sv {1 {vlog -work work -sv -stats=none C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/lab7bonus_tb.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module lab7bonus_tb

Top level modules:
	lab7bonus_tb

} {} {}} C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/statemachine.sv {1 {vlog -work work -sv -stats=none C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/statemachine.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module statemachine

Top level modules:
	statemachine

} {} {}} C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/lab7bonus_autograder_check.sv {1 {vlog -work work -sv -stats=none C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/lab7bonus_autograder_check.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module lab7bonus_check_tb

Top level modules:
	lab7bonus_check_tb

} {} {}} C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/lab7bonus_top.sv {1 {vlog -work work -sv -stats=none C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/lab7bonus_top.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module lab7bonus_top
-- Compiling module ram
-- Compiling module disp

Top level modules:
	lab7bonus_top

} {} {}} C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/cpu.sv {1 {vlog -work work -sv -stats=none C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/cpu.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module cpu
-- Compiling module register
-- Compiling module branchlogic
-- Compiling module EXEC
-- Compiling module PR_IF_ID
-- Compiling module PR_ID_EX
-- Compiling module PR_EX_MEM
-- Compiling module PR_MEM_WB

Top level modules:
	cpu

} {} {}} C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/lab7_autograder_check.sv {1 {vlog -work work -sv -stats=none C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/lab7_autograder_check.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module lab7_check_tb

Top level modules:
	lab7_check_tb

} {} {}}
