// Copyright (C) 2016  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition"

// DATE "02/11/2020 12:44:04"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module lab6 (
	CLOCK_50,
	KEY,
	VGA_SYNC,
	VGA_BLANK,
	VGA_CLK,
	VGA_H,
	VGA_V,
	VGA_B,
	VGA_G,
	VGA_R);
input 	CLOCK_50;
input 	[3:0] KEY;
output 	VGA_SYNC;
output 	VGA_BLANK;
output 	VGA_CLK;
output 	VGA_H;
output 	VGA_V;
output 	[7:0] VGA_B;
output 	[7:0] VGA_G;
output 	[7:0] VGA_R;

// Design Ports Information
// VGA_SYNC	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_BLANK	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_CLK	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_H	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_V	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[1]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[2]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[3]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[4]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[5]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[6]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[7]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[1]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[2]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[3]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[4]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[5]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[6]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[7]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[1]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[2]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[3]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[4]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[5]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[6]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[7]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("lab6_7_1200mv_85c_v_slow.sdo");
// synopsys translate_on

wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \CLOCK_50~input_o ;
wire \PLL1|altpll_component|auto_generated|wire_pll1_fbout ;
wire \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \SVGA1|Add0~0_combout ;
wire \SVGA1|Add0~1 ;
wire \SVGA1|Add0~2_combout ;
wire \SVGA1|Add0~3 ;
wire \SVGA1|Add0~4_combout ;
wire \SVGA1|Equal1~0_combout ;
wire \SVGA1|Add0~5 ;
wire \SVGA1|Add0~6_combout ;
wire \SVGA1|Add0~7 ;
wire \SVGA1|Add0~8_combout ;
wire \SVGA1|Add0~9 ;
wire \SVGA1|Add0~10_combout ;
wire \SVGA1|col_count~0_combout ;
wire \SVGA1|Add0~11 ;
wire \SVGA1|Add0~12_combout ;
wire \SVGA1|Add0~13 ;
wire \SVGA1|Add0~14_combout ;
wire \SVGA1|Add0~15 ;
wire \SVGA1|Add0~16_combout ;
wire \SVGA1|Add0~17 ;
wire \SVGA1|Add0~18_combout ;
wire \SVGA1|Add0~19 ;
wire \SVGA1|Add0~20_combout ;
wire \SVGA1|col_count~1_combout ;
wire \SVGA1|Equal1~2_combout ;
wire \SVGA1|Equal1~1_combout ;
wire \SVGA1|Equal1~3_combout ;
wire \SVGA1|Add1~0_combout ;
wire \SVGA1|main_loop.row_count[0]~8_combout ;
wire \SVGA1|Add1~1 ;
wire \SVGA1|Add1~2_combout ;
wire \SVGA1|main_loop.row_count[1]~9_combout ;
wire \SVGA1|Add1~3 ;
wire \SVGA1|Add1~4_combout ;
wire \SVGA1|main_loop.row_count[2]~10_combout ;
wire \SVGA1|Add1~5 ;
wire \SVGA1|Add1~6_combout ;
wire \SVGA1|main_loop.row_count[3]~1_combout ;
wire \SVGA1|Add1~7 ;
wire \SVGA1|Add1~8_combout ;
wire \SVGA1|main_loop.row_count[4]~2_combout ;
wire \SVGA1|Add1~9 ;
wire \SVGA1|Add1~10_combout ;
wire \SVGA1|main_loop.row_count[5]~3_combout ;
wire \SVGA1|always0~5_combout ;
wire \SVGA1|Add1~11 ;
wire \SVGA1|Add1~12_combout ;
wire \SVGA1|main_loop.row_count[6]~4_combout ;
wire \SVGA1|Add1~13 ;
wire \SVGA1|Add1~15 ;
wire \SVGA1|Add1~16_combout ;
wire \SVGA1|main_loop.row_count[8]~6_combout ;
wire \SVGA1|Add1~17 ;
wire \SVGA1|Add1~18_combout ;
wire \SVGA1|main_loop.row_count[9]~7_combout ;
wire \SVGA1|LessThan5~3_combout ;
wire \SVGA1|always0~2_combout ;
wire \SVGA1|main_loop.row_count[9]~0_combout ;
wire \SVGA1|Add1~14_combout ;
wire \SVGA1|main_loop.row_count[7]~5_combout ;
wire \SVGA1|LessThan5~2_combout ;
wire \SVGA1|LessThan5~4_combout ;
wire \SVGA1|video_on_v~q ;
wire \SVGA1|LessThan4~0_combout ;
wire \SVGA1|LessThan4~1_combout ;
wire \SVGA1|LessThan4~2_combout ;
wire \SVGA1|video_on_h~q ;
wire \CLOCK_50~inputclkctrl_outclk ;
wire \SVGA1|pixel_rw[2]~feeder_combout ;
wire \TR1|LessThan0~0_combout ;
wire \TR1|LessThan0~1_combout ;
wire \KEY[3]~input_o ;
wire \KEY[0]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[1]~input_o ;
wire \TR1|video_mode~12_combout ;
wire \TR1|video_mode.00~0_combout ;
wire \TR1|video_mode.00~q ;
wire \TR1|LessThan2~0_combout ;
wire \TR1|always1~5_combout ;
wire \TR1|Selector0~7_combout ;
wire \TR1|always1~1_combout ;
wire \TR1|always1~2_combout ;
wire \TR1|LessThan7~0_combout ;
wire \TR1|always1~0_combout ;
wire \TR1|always1~4_combout ;
wire \TR1|video_mode~16_combout ;
wire \TR1|video_mode.01~q ;
wire \TR1|Selector0~6_combout ;
wire \TR1|video_mode~13_combout ;
wire \TR1|video_mode~14_combout ;
wire \TR1|video_mode.10~q ;
wire \TR1|always1~3_combout ;
wire \TR1|Selector0~4_combout ;
wire \TR1|video_mode~15_combout ;
wire \TR1|video_mode.11~q ;
wire \TR1|LessThan8~0_combout ;
wire \TR1|LessThan8~1_combout ;
wire \TR1|LessThan8~2_combout ;
wire \TR1|Selector0~5_combout ;
wire \TR1|Selector0~8_combout ;
wire \TR1|blank_out~q ;
wire \VGA_BLANK~0_combout ;
wire \SVGA1|always0~0_combout ;
wire \SVGA1|always0~1_combout ;
wire \SVGA1|h_sync_out~q ;
wire \SVGA1|always0~3_combout ;
wire \SVGA1|always0~4_combout ;
wire \SVGA1|v_sync_out~q ;
wire \TR1|address_out[4]~0_combout ;
wire \TR1|address_out[4]~1_combout ;
wire \TR1|address_out[4]~2_combout ;
wire \TR1|LessThan0~4_combout ;
wire \TR1|LessThan0~2_combout ;
wire \TR1|LessThan0~3_combout ;
wire \TR1|Add5~1_cout ;
wire \TR1|Add5~3 ;
wire \TR1|Add5~5 ;
wire \TR1|Add5~7 ;
wire \TR1|Add5~9 ;
wire \TR1|Add5~11 ;
wire \TR1|Add5~13 ;
wire \TR1|Add5~14_combout ;
wire \TR1|Add3~2_combout ;
wire \TR1|Selector1~0_combout ;
wire \TR1|Add1~1 ;
wire \TR1|Add1~3 ;
wire \TR1|Add1~5 ;
wire \TR1|Add1~7 ;
wire \TR1|Add1~9 ;
wire \TR1|Add1~11 ;
wire \TR1|Add1~12_combout ;
wire \TR1|Add2~2_combout ;
wire \TR1|Selector1~1_combout ;
wire \TR1|Selector1~2_combout ;
wire \TR1|address_out[15]~feeder_combout ;
wire \TR1|Add1~10_combout ;
wire \TR1|Add2~1_combout ;
wire \TR1|Selector2~1_combout ;
wire \TR1|Add3~1_combout ;
wire \TR1|Add5~12_combout ;
wire \TR1|Selector2~0_combout ;
wire \TR1|Selector2~2_combout ;
wire \TR1|address_out[14]~feeder_combout ;
wire \TR1|Add3~0_combout ;
wire \TR1|Add5~10_combout ;
wire \TR1|Selector3~0_combout ;
wire \TR1|Add1~8_combout ;
wire \TR1|Add2~0_combout ;
wire \TR1|Selector3~1_combout ;
wire \TR1|Selector3~2_combout ;
wire \TR1|address_out[13]~feeder_combout ;
wire \PIC1|data_rtl_0|auto_generated|rden_decode|w_anode362w[3]~0_combout ;
wire \TR1|Selector16~0_combout ;
wire \TR1|Selector16~1_combout ;
wire \TR1|address_out[0]~3_combout ;
wire \TR1|Selector16~2_combout ;
wire \TR1|address_out[0]~feeder_combout ;
wire \TR1|Add4~1_cout ;
wire \TR1|Add4~2_combout ;
wire \TR1|Selector0~9_combout ;
wire \TR1|Selector15~0_combout ;
wire \TR1|Selector15~1_combout ;
wire \TR1|Selector14~0_combout ;
wire \TR1|Selector14~1_combout ;
wire \TR1|Add4~3 ;
wire \TR1|Add4~4_combout ;
wire \TR1|Selector14~2_combout ;
wire \TR1|Add4~5 ;
wire \TR1|Add4~6_combout ;
wire \TR1|Add2~3_combout ;
wire \TR1|Selector13~0_combout ;
wire \TR1|Add0~0_combout ;
wire \TR1|Selector13~1_combout ;
wire \TR1|Add4~7 ;
wire \TR1|Add4~8_combout ;
wire \TR1|Add2~4_combout ;
wire \TR1|Selector12~0_combout ;
wire \TR1|Add0~1 ;
wire \TR1|Add0~2_combout ;
wire \TR1|Selector12~1_combout ;
wire \TR1|Selector12~2_combout ;
wire \TR1|Add0~3 ;
wire \TR1|Add0~4_combout ;
wire \TR1|Selector11~1_combout ;
wire \TR1|Add4~9 ;
wire \TR1|Add4~10_combout ;
wire \TR1|Selector11~0_combout ;
wire \TR1|Selector11~2_combout ;
wire \TR1|Add3~3_combout ;
wire \TR1|Add4~11 ;
wire \TR1|Add4~12_combout ;
wire \TR1|Selector10~0_combout ;
wire \TR1|Add0~5 ;
wire \TR1|Add0~6_combout ;
wire \TR1|Selector10~1_combout ;
wire \TR1|Selector10~2_combout ;
wire \TR1|Add4~13 ;
wire \TR1|Add4~14_combout ;
wire \TR1|Selector9~0_combout ;
wire \TR1|Add0~7 ;
wire \TR1|Add0~8_combout ;
wire \TR1|Selector9~1_combout ;
wire \TR1|Selector9~2_combout ;
wire \TR1|Selector8~0_combout ;
wire \TR1|Selector8~1_combout ;
wire \TR1|Selector8~2_combout ;
wire \TR1|address_out[8]~feeder_combout ;
wire \TR1|Add1~0_combout ;
wire \TR1|Add5~2_combout ;
wire \TR1|Selector7~0_combout ;
wire \TR1|Selector7~1_combout ;
wire \TR1|Add1~2_combout ;
wire \TR1|Selector6~1_combout ;
wire \TR1|Add5~4_combout ;
wire \TR1|Selector6~0_combout ;
wire \TR1|Selector6~2_combout ;
wire \TR1|Add5~6_combout ;
wire \TR1|Selector5~0_combout ;
wire \TR1|Add1~4_combout ;
wire \TR1|Selector5~1_combout ;
wire \TR1|Selector5~2_combout ;
wire \TR1|address_out[11]~feeder_combout ;
wire \TR1|Add1~6_combout ;
wire \TR1|Selector4~1_combout ;
wire \TR1|Add5~8_combout ;
wire \TR1|Selector4~0_combout ;
wire \TR1|Selector4~2_combout ;
wire \TR1|address_out[12]~feeder_combout ;
wire \PIC1|data_rtl_0|auto_generated|ram_block1a63~portadataout ;
wire \PIC1|data_rtl_0|auto_generated|rden_decode|w_anode340w[3]~0_combout ;
wire \PIC1|data_rtl_0|auto_generated|ram_block1a47~portadataout ;
wire \PIC1|data_rtl_0|auto_generated|mux2|result_node[7]~27_combout ;
wire \PIC1|data_rtl_0|auto_generated|rden_decode|w_anode307w[3]~0_combout ;
wire \PIC1|data_rtl_0|auto_generated|ram_block1a23~portadataout ;
wire \PIC1|data_rtl_0|auto_generated|ram_block1a7~portadataout ;
wire \PIC1|data_rtl_0|auto_generated|mux2|result_node[7]~25_combout ;
wire \PIC1|data_rtl_0|auto_generated|rden_decode|w_anode296w[3]~0_combout ;
wire \PIC1|data_rtl_0|auto_generated|ram_block1a15~portadataout ;
wire \PIC1|data_rtl_0|auto_generated|rden_decode|w_anode318w[3]~0_combout ;
wire \PIC1|data_rtl_0|auto_generated|ram_block1a31~portadataout ;
wire \PIC1|data_rtl_0|auto_generated|mux2|result_node[7]~24_combout ;
wire \PIC1|data_rtl_0|auto_generated|mux2|result_node[7]~26_combout ;
wire \PIC1|data_rtl_0|auto_generated|rden_decode|w_anode351w[3]~0_combout ;
wire \PIC1|data_rtl_0|auto_generated|ram_block1a55~portadataout ;
wire \PIC1|data_rtl_0|auto_generated|rden_decode|w_anode329w[3]~0_combout ;
wire \PIC1|data_rtl_0|auto_generated|ram_block1a39~portadataout ;
wire \PIC1|data_rtl_0|auto_generated|mux2|result_node[7]~28_combout ;
wire \PIC1|data_rtl_0|auto_generated|mux2|result_node[7]~29_combout ;
wire \PIC1|data_rtl_0|auto_generated|ram_block1a29~portadataout ;
wire \PIC1|data_rtl_0|auto_generated|ram_block1a13~portadataout ;
wire \PIC1|data_rtl_0|auto_generated|mux2|result_node[5]~30_combout ;
wire \PIC1|data_rtl_0|auto_generated|ram_block1a21~portadataout ;
wire \PIC1|data_rtl_0|auto_generated|ram_block1a5~portadataout ;
wire \PIC1|data_rtl_0|auto_generated|mux2|result_node[5]~31_combout ;
wire \PIC1|data_rtl_0|auto_generated|mux2|result_node[5]~32_combout ;
wire \PIC1|data_rtl_0|auto_generated|ram_block1a61~portadataout ;
wire \PIC1|data_rtl_0|auto_generated|ram_block1a45~portadataout ;
wire \PIC1|data_rtl_0|auto_generated|mux2|result_node[5]~33_combout ;
wire \PIC1|data_rtl_0|auto_generated|ram_block1a37~portadataout ;
wire \PIC1|data_rtl_0|auto_generated|ram_block1a53~portadataout ;
wire \PIC1|data_rtl_0|auto_generated|mux2|result_node[5]~34_combout ;
wire \PIC1|data_rtl_0|auto_generated|mux2|result_node[5]~35_combout ;
wire \PIC1|data_rtl_0|auto_generated|ram_block1a60~portadataout ;
wire \PIC1|data_rtl_0|auto_generated|ram_block1a44~portadataout ;
wire \PIC1|data_rtl_0|auto_generated|mux2|result_node[4]~21_combout ;
wire \PIC1|data_rtl_0|auto_generated|ram_block1a12~portadataout ;
wire \PIC1|data_rtl_0|auto_generated|ram_block1a28~portadataout ;
wire \PIC1|data_rtl_0|auto_generated|mux2|result_node[4]~18_combout ;
wire \PIC1|data_rtl_0|auto_generated|ram_block1a20~portadataout ;
wire \PIC1|data_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \PIC1|data_rtl_0|auto_generated|mux2|result_node[4]~19_combout ;
wire \PIC1|data_rtl_0|auto_generated|mux2|result_node[4]~20_combout ;
wire \PIC1|data_rtl_0|auto_generated|ram_block1a36~portadataout ;
wire \PIC1|data_rtl_0|auto_generated|ram_block1a52~portadataout ;
wire \PIC1|data_rtl_0|auto_generated|mux2|result_node[4]~22_combout ;
wire \PIC1|data_rtl_0|auto_generated|mux2|result_node[4]~23_combout ;
wire \PIC1|data_rtl_0|auto_generated|ram_block1a46~portadataout ;
wire \PIC1|data_rtl_0|auto_generated|ram_block1a62~portadataout ;
wire \PIC1|data_rtl_0|auto_generated|mux2|result_node[6]~15_combout ;
wire \PIC1|data_rtl_0|auto_generated|ram_block1a22~portadataout ;
wire \PIC1|data_rtl_0|auto_generated|ram_block1a6~portadataout ;
wire \PIC1|data_rtl_0|auto_generated|mux2|result_node[6]~13_combout ;
wire \PIC1|data_rtl_0|auto_generated|ram_block1a14~portadataout ;
wire \PIC1|data_rtl_0|auto_generated|ram_block1a30~portadataout ;
wire \PIC1|data_rtl_0|auto_generated|mux2|result_node[6]~12_combout ;
wire \PIC1|data_rtl_0|auto_generated|mux2|result_node[6]~14_combout ;
wire \PIC1|data_rtl_0|auto_generated|ram_block1a38~portadataout ;
wire \PIC1|data_rtl_0|auto_generated|ram_block1a54~portadataout ;
wire \PIC1|data_rtl_0|auto_generated|mux2|result_node[6]~16_combout ;
wire \PIC1|data_rtl_0|auto_generated|mux2|result_node[6]~17_combout ;
wire \CP1|blue_palette~4_combout ;
wire \PIC1|data_rtl_0|auto_generated|ram_block1a59~portadataout ;
wire \PIC1|data_rtl_0|auto_generated|ram_block1a43~portadataout ;
wire \PIC1|data_rtl_0|auto_generated|mux2|result_node[3]~3_combout ;
wire \PIC1|data_rtl_0|auto_generated|ram_block1a27~portadataout ;
wire \PIC1|data_rtl_0|auto_generated|ram_block1a11~portadataout ;
wire \PIC1|data_rtl_0|auto_generated|mux2|result_node[3]~0_combout ;
wire \PIC1|data_rtl_0|auto_generated|ram_block1a3~portadataout ;
wire \PIC1|data_rtl_0|auto_generated|ram_block1a19~portadataout ;
wire \PIC1|data_rtl_0|auto_generated|mux2|result_node[3]~1_combout ;
wire \PIC1|data_rtl_0|auto_generated|mux2|result_node[3]~2_combout ;
wire \PIC1|data_rtl_0|auto_generated|ram_block1a51~portadataout ;
wire \PIC1|data_rtl_0|auto_generated|ram_block1a35~portadataout ;
wire \PIC1|data_rtl_0|auto_generated|mux2|result_node[3]~4_combout ;
wire \PIC1|data_rtl_0|auto_generated|mux2|result_node[3]~5_combout ;
wire \PIC1|data_rtl_0|auto_generated|ram_block1a58~portadataout ;
wire \PIC1|data_rtl_0|auto_generated|ram_block1a42~portadataout ;
wire \PIC1|data_rtl_0|auto_generated|mux2|result_node[2]~9_combout ;
wire \PIC1|data_rtl_0|auto_generated|ram_block1a26~portadataout ;
wire \PIC1|data_rtl_0|auto_generated|ram_block1a10~portadataout ;
wire \PIC1|data_rtl_0|auto_generated|mux2|result_node[2]~6_combout ;
wire \PIC1|data_rtl_0|auto_generated|ram_block1a2~portadataout ;
wire \PIC1|data_rtl_0|auto_generated|ram_block1a18~portadataout ;
wire \PIC1|data_rtl_0|auto_generated|mux2|result_node[2]~7_combout ;
wire \PIC1|data_rtl_0|auto_generated|mux2|result_node[2]~8_combout ;
wire \PIC1|data_rtl_0|auto_generated|ram_block1a50~portadataout ;
wire \PIC1|data_rtl_0|auto_generated|ram_block1a34~portadataout ;
wire \PIC1|data_rtl_0|auto_generated|mux2|result_node[2]~10_combout ;
wire \PIC1|data_rtl_0|auto_generated|mux2|result_node[2]~11_combout ;
wire \CP1|blue_palette~5_combout ;
wire \PIC1|data_rtl_0|auto_generated|ram_block1a8~portadataout ;
wire \PIC1|data_rtl_0|auto_generated|ram_block1a24~portadataout ;
wire \PIC1|data_rtl_0|auto_generated|mux2|result_node[0]~36_combout ;
wire \PIC1|data_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \PIC1|data_rtl_0|auto_generated|ram_block1a16~portadataout ;
wire \PIC1|data_rtl_0|auto_generated|mux2|result_node[0]~37_combout ;
wire \PIC1|data_rtl_0|auto_generated|mux2|result_node[0]~38_combout ;
wire \PIC1|data_rtl_0|auto_generated|ram_block1a32~portadataout ;
wire \PIC1|data_rtl_0|auto_generated|ram_block1a48~portadataout ;
wire \PIC1|data_rtl_0|auto_generated|mux2|result_node[0]~40_combout ;
wire \PIC1|data_rtl_0|auto_generated|ram_block1a56~portadataout ;
wire \PIC1|data_rtl_0|auto_generated|ram_block1a40~portadataout ;
wire \PIC1|data_rtl_0|auto_generated|mux2|result_node[0]~39_combout ;
wire \PIC1|data_rtl_0|auto_generated|mux2|result_node[0]~41_combout ;
wire \PIC1|data_rtl_0|auto_generated|ram_block1a17~portadataout ;
wire \PIC1|data_rtl_0|auto_generated|ram_block1a1~portadataout ;
wire \PIC1|data_rtl_0|auto_generated|mux2|result_node[1]~43_combout ;
wire \PIC1|data_rtl_0|auto_generated|ram_block1a25~portadataout ;
wire \PIC1|data_rtl_0|auto_generated|ram_block1a9~portadataout ;
wire \PIC1|data_rtl_0|auto_generated|mux2|result_node[1]~42_combout ;
wire \PIC1|data_rtl_0|auto_generated|mux2|result_node[1]~44_combout ;
wire \PIC1|data_rtl_0|auto_generated|ram_block1a49~portadataout ;
wire \PIC1|data_rtl_0|auto_generated|ram_block1a33~portadataout ;
wire \PIC1|data_rtl_0|auto_generated|mux2|result_node[1]~46_combout ;
wire \PIC1|data_rtl_0|auto_generated|ram_block1a57~portadataout ;
wire \PIC1|data_rtl_0|auto_generated|ram_block1a41~portadataout ;
wire \PIC1|data_rtl_0|auto_generated|mux2|result_node[1]~45_combout ;
wire \PIC1|data_rtl_0|auto_generated|mux2|result_node[1]~47_combout ;
wire \CP1|blue_palette~6_combout ;
wire \CP1|blue_palette~7_combout ;
wire \CP1|blue_palette~8_combout ;
wire \CP1|blue_palette~9_combout ;
wire \CP1|blue_palette~10_combout ;
wire \CP1|blue_palette~11_combout ;
wire \CP1|blue_palette~13_combout ;
wire \CP1|blue_palette~12_combout ;
wire \CP1|blue_palette~14_combout ;
wire \CP1|blue_palette~15_combout ;
wire \CP1|blue_palette~16_combout ;
wire \CP1|blue_palette~26_combout ;
wire \CP1|blue_palette~18_combout ;
wire \CP1|blue_palette~17_combout ;
wire \CP1|blue_palette~27_combout ;
wire \CP1|blue_palette~19_combout ;
wire \CP1|blue_palette~20_combout ;
wire \CP1|blue_palette~21_combout ;
wire \CP1|blue_palette~22_combout ;
wire \CP1|blue_palette~23_combout ;
wire \CP1|green_palette~0_combout ;
wire \CP1|green_palette~1_combout ;
wire \CP1|green_palette~2_combout ;
wire \CP1|green_palette~3_combout ;
wire \CP1|green_palette~4_combout ;
wire \CP1|green_palette~5_combout ;
wire \CP1|green_palette~6_combout ;
wire \CP1|blue_palette~24_combout ;
wire \CP1|green_palette~7_combout ;
wire \CP1|green_palette~8_combout ;
wire \CP1|green_palette~9_combout ;
wire \CP1|red_palette~2_combout ;
wire \CP1|green_palette~10_combout ;
wire \CP1|green_palette~11_combout ;
wire \CP1|green_palette~12_combout ;
wire \CP1|red_palette~3_combout ;
wire \CP1|blue_palette~25_combout ;
wire \CP1|green_palette~13_combout ;
wire \CP1|green_palette~17_combout ;
wire \CP1|green_palette~15_combout ;
wire \CP1|green_palette~14_combout ;
wire \CP1|green_palette~16_combout ;
wire \CP1|green_palette~18_combout ;
wire \CP1|red_palette~4_combout ;
wire \CP1|red_palette~5_combout ;
wire \CP1|red_palette~6_combout ;
wire \CP1|red_palette~7_combout ;
wire \CP1|red_palette~8_combout ;
wire \CP1|red_palette~14_combout ;
wire \CP1|red_palette~10_combout ;
wire \CP1|red_palette~12_combout ;
wire \CP1|red_palette~9_combout ;
wire \CP1|red_palette~22_combout ;
wire \CP1|red_palette~11_combout ;
wire \CP1|red_palette~13_combout ;
wire \CP1|red_palette~15_combout ;
wire \CP1|red_palette~23_combout ;
wire \CP1|red_palette~24_combout ;
wire \CP1|red_palette~16_combout ;
wire \CP1|red_palette~17_combout ;
wire \CP1|red_palette~18_combout ;
wire \CP1|red_palette~19_combout ;
wire \CP1|red_palette~20_combout ;
wire \CP1|red_palette~21_combout ;
wire [10:0] \SVGA1|main_loop.col_count ;
wire [4:0] \PLL1|altpll_component|auto_generated|wire_pll1_clk ;
wire [3:0] \PIC1|data_rtl_0|auto_generated|rden_decode|w_anode278w ;
wire [2:0] \PIC1|data_rtl_0|auto_generated|address_reg_a ;
wire [9:0] \SVGA1|main_loop.row_count ;
wire [9:0] \SVGA1|pixel_col ;
wire [9:0] \SVGA1|pixel_rw ;
wire [15:0] \TR1|address_out ;

wire [4:0] \PLL1|altpll_component|auto_generated|pll1_CLK_bus ;
wire [0:0] \PIC1|data_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \PIC1|data_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \PIC1|data_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \PIC1|data_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \PIC1|data_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \PIC1|data_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \PIC1|data_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \PIC1|data_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \PIC1|data_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \PIC1|data_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \PIC1|data_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \PIC1|data_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \PIC1|data_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \PIC1|data_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \PIC1|data_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \PIC1|data_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \PIC1|data_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \PIC1|data_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \PIC1|data_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \PIC1|data_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \PIC1|data_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \PIC1|data_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \PIC1|data_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \PIC1|data_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \PIC1|data_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \PIC1|data_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \PIC1|data_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \PIC1|data_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \PIC1|data_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \PIC1|data_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \PIC1|data_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \PIC1|data_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \PIC1|data_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \PIC1|data_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \PIC1|data_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \PIC1|data_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \PIC1|data_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \PIC1|data_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \PIC1|data_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \PIC1|data_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \PIC1|data_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \PIC1|data_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \PIC1|data_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \PIC1|data_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \PIC1|data_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \PIC1|data_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \PIC1|data_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \PIC1|data_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \PIC1|data_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \PIC1|data_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \PIC1|data_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \PIC1|data_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \PIC1|data_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \PIC1|data_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \PIC1|data_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \PIC1|data_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \PIC1|data_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \PIC1|data_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \PIC1|data_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \PIC1|data_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \PIC1|data_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \PIC1|data_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \PIC1|data_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \PIC1|data_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ;

assign \PLL1|altpll_component|auto_generated|wire_pll1_clk [0] = \PLL1|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \PLL1|altpll_component|auto_generated|wire_pll1_clk [1] = \PLL1|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \PLL1|altpll_component|auto_generated|wire_pll1_clk [2] = \PLL1|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \PLL1|altpll_component|auto_generated|wire_pll1_clk [3] = \PLL1|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \PLL1|altpll_component|auto_generated|wire_pll1_clk [4] = \PLL1|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \PIC1|data_rtl_0|auto_generated|ram_block1a27~portadataout  = \PIC1|data_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \PIC1|data_rtl_0|auto_generated|ram_block1a11~portadataout  = \PIC1|data_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \PIC1|data_rtl_0|auto_generated|ram_block1a19~portadataout  = \PIC1|data_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \PIC1|data_rtl_0|auto_generated|ram_block1a3~portadataout  = \PIC1|data_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \PIC1|data_rtl_0|auto_generated|ram_block1a59~portadataout  = \PIC1|data_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \PIC1|data_rtl_0|auto_generated|ram_block1a43~portadataout  = \PIC1|data_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \PIC1|data_rtl_0|auto_generated|ram_block1a51~portadataout  = \PIC1|data_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \PIC1|data_rtl_0|auto_generated|ram_block1a35~portadataout  = \PIC1|data_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \PIC1|data_rtl_0|auto_generated|ram_block1a26~portadataout  = \PIC1|data_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \PIC1|data_rtl_0|auto_generated|ram_block1a10~portadataout  = \PIC1|data_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \PIC1|data_rtl_0|auto_generated|ram_block1a18~portadataout  = \PIC1|data_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \PIC1|data_rtl_0|auto_generated|ram_block1a2~portadataout  = \PIC1|data_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \PIC1|data_rtl_0|auto_generated|ram_block1a58~portadataout  = \PIC1|data_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \PIC1|data_rtl_0|auto_generated|ram_block1a42~portadataout  = \PIC1|data_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \PIC1|data_rtl_0|auto_generated|ram_block1a50~portadataout  = \PIC1|data_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \PIC1|data_rtl_0|auto_generated|ram_block1a34~portadataout  = \PIC1|data_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \PIC1|data_rtl_0|auto_generated|ram_block1a30~portadataout  = \PIC1|data_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \PIC1|data_rtl_0|auto_generated|ram_block1a14~portadataout  = \PIC1|data_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \PIC1|data_rtl_0|auto_generated|ram_block1a22~portadataout  = \PIC1|data_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \PIC1|data_rtl_0|auto_generated|ram_block1a6~portadataout  = \PIC1|data_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \PIC1|data_rtl_0|auto_generated|ram_block1a62~portadataout  = \PIC1|data_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \PIC1|data_rtl_0|auto_generated|ram_block1a46~portadataout  = \PIC1|data_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \PIC1|data_rtl_0|auto_generated|ram_block1a54~portadataout  = \PIC1|data_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \PIC1|data_rtl_0|auto_generated|ram_block1a38~portadataout  = \PIC1|data_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \PIC1|data_rtl_0|auto_generated|ram_block1a28~portadataout  = \PIC1|data_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \PIC1|data_rtl_0|auto_generated|ram_block1a12~portadataout  = \PIC1|data_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \PIC1|data_rtl_0|auto_generated|ram_block1a20~portadataout  = \PIC1|data_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \PIC1|data_rtl_0|auto_generated|ram_block1a4~portadataout  = \PIC1|data_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \PIC1|data_rtl_0|auto_generated|ram_block1a60~portadataout  = \PIC1|data_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \PIC1|data_rtl_0|auto_generated|ram_block1a44~portadataout  = \PIC1|data_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \PIC1|data_rtl_0|auto_generated|ram_block1a52~portadataout  = \PIC1|data_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \PIC1|data_rtl_0|auto_generated|ram_block1a36~portadataout  = \PIC1|data_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \PIC1|data_rtl_0|auto_generated|ram_block1a31~portadataout  = \PIC1|data_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \PIC1|data_rtl_0|auto_generated|ram_block1a15~portadataout  = \PIC1|data_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \PIC1|data_rtl_0|auto_generated|ram_block1a23~portadataout  = \PIC1|data_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \PIC1|data_rtl_0|auto_generated|ram_block1a7~portadataout  = \PIC1|data_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \PIC1|data_rtl_0|auto_generated|ram_block1a63~portadataout  = \PIC1|data_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \PIC1|data_rtl_0|auto_generated|ram_block1a47~portadataout  = \PIC1|data_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \PIC1|data_rtl_0|auto_generated|ram_block1a55~portadataout  = \PIC1|data_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \PIC1|data_rtl_0|auto_generated|ram_block1a39~portadataout  = \PIC1|data_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \PIC1|data_rtl_0|auto_generated|ram_block1a29~portadataout  = \PIC1|data_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \PIC1|data_rtl_0|auto_generated|ram_block1a13~portadataout  = \PIC1|data_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \PIC1|data_rtl_0|auto_generated|ram_block1a21~portadataout  = \PIC1|data_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \PIC1|data_rtl_0|auto_generated|ram_block1a5~portadataout  = \PIC1|data_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \PIC1|data_rtl_0|auto_generated|ram_block1a61~portadataout  = \PIC1|data_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \PIC1|data_rtl_0|auto_generated|ram_block1a45~portadataout  = \PIC1|data_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \PIC1|data_rtl_0|auto_generated|ram_block1a53~portadataout  = \PIC1|data_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \PIC1|data_rtl_0|auto_generated|ram_block1a37~portadataout  = \PIC1|data_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \PIC1|data_rtl_0|auto_generated|ram_block1a24~portadataout  = \PIC1|data_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \PIC1|data_rtl_0|auto_generated|ram_block1a8~portadataout  = \PIC1|data_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \PIC1|data_rtl_0|auto_generated|ram_block1a16~portadataout  = \PIC1|data_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \PIC1|data_rtl_0|auto_generated|ram_block1a0~portadataout  = \PIC1|data_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \PIC1|data_rtl_0|auto_generated|ram_block1a56~portadataout  = \PIC1|data_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \PIC1|data_rtl_0|auto_generated|ram_block1a40~portadataout  = \PIC1|data_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \PIC1|data_rtl_0|auto_generated|ram_block1a48~portadataout  = \PIC1|data_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \PIC1|data_rtl_0|auto_generated|ram_block1a32~portadataout  = \PIC1|data_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \PIC1|data_rtl_0|auto_generated|ram_block1a25~portadataout  = \PIC1|data_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \PIC1|data_rtl_0|auto_generated|ram_block1a9~portadataout  = \PIC1|data_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \PIC1|data_rtl_0|auto_generated|ram_block1a17~portadataout  = \PIC1|data_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \PIC1|data_rtl_0|auto_generated|ram_block1a1~portadataout  = \PIC1|data_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \PIC1|data_rtl_0|auto_generated|ram_block1a57~portadataout  = \PIC1|data_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \PIC1|data_rtl_0|auto_generated|ram_block1a41~portadataout  = \PIC1|data_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \PIC1|data_rtl_0|auto_generated|ram_block1a49~portadataout  = \PIC1|data_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \PIC1|data_rtl_0|auto_generated|ram_block1a33~portadataout  = \PIC1|data_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \VGA_SYNC~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC~output .bus_hold = "false";
defparam \VGA_SYNC~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N9
cycloneive_io_obuf \VGA_BLANK~output (
	.i(\VGA_BLANK~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK~output .bus_hold = "false";
defparam \VGA_BLANK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \VGA_CLK~output (
	.i(!\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \VGA_H~output (
	.i(\SVGA1|h_sync_out~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_H),
	.obar());
// synopsys translate_off
defparam \VGA_H~output .bus_hold = "false";
defparam \VGA_H~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \VGA_V~output (
	.i(\SVGA1|v_sync_out~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_V),
	.obar());
// synopsys translate_off
defparam \VGA_V~output .bus_hold = "false";
defparam \VGA_V~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \VGA_B[0]~output (
	.i(\CP1|blue_palette~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \VGA_B[1]~output (
	.i(\CP1|blue_palette~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \VGA_B[2]~output (
	.i(\CP1|blue_palette~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \VGA_B[3]~output (
	.i(\CP1|blue_palette~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \VGA_B[4]~output (
	.i(\CP1|blue_palette~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \VGA_B[5]~output (
	.i(\CP1|blue_palette~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N9
cycloneive_io_obuf \VGA_B[6]~output (
	.i(\CP1|blue_palette~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \VGA_B[7]~output (
	.i(\CP1|blue_palette~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N16
cycloneive_io_obuf \VGA_G[0]~output (
	.i(\CP1|green_palette~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \VGA_G[1]~output (
	.i(\CP1|green_palette~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N9
cycloneive_io_obuf \VGA_G[2]~output (
	.i(\CP1|green_palette~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N23
cycloneive_io_obuf \VGA_G[3]~output (
	.i(\CP1|green_palette~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N9
cycloneive_io_obuf \VGA_G[4]~output (
	.i(\CP1|green_palette~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N2
cycloneive_io_obuf \VGA_G[5]~output (
	.i(\CP1|green_palette~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N2
cycloneive_io_obuf \VGA_G[6]~output (
	.i(\CP1|green_palette~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N16
cycloneive_io_obuf \VGA_G[7]~output (
	.i(\CP1|green_palette~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \VGA_R[0]~output (
	.i(\CP1|red_palette~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \VGA_R[1]~output (
	.i(\CP1|red_palette~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \VGA_R[2]~output (
	.i(\CP1|red_palette~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \VGA_R[3]~output (
	.i(\CP1|red_palette~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N9
cycloneive_io_obuf \VGA_R[4]~output (
	.i(\CP1|red_palette~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \VGA_R[5]~output (
	.i(\CP1|red_palette~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N23
cycloneive_io_obuf \VGA_R[6]~output (
	.i(\CP1|red_palette~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N16
cycloneive_io_obuf \VGA_R[7]~output (
	.i(\CP1|red_palette~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \PLL1|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\PLL1|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\CLOCK_50~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\PLL1|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\PLL1|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \PLL1|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \PLL1|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \PLL1|altpll_component|auto_generated|pll1 .c0_high = 8;
defparam \PLL1|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \PLL1|altpll_component|auto_generated|pll1 .c0_low = 7;
defparam \PLL1|altpll_component|auto_generated|pll1 .c0_mode = "odd";
defparam \PLL1|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \PLL1|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \PLL1|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \PLL1|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \PLL1|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \PLL1|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \PLL1|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \PLL1|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \PLL1|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \PLL1|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \PLL1|altpll_component|auto_generated|pll1 .clk0_divide_by = 5;
defparam \PLL1|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \PLL1|altpll_component|auto_generated|pll1 .clk0_multiply_by = 4;
defparam \PLL1|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \PLL1|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \PLL1|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \PLL1|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \PLL1|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \PLL1|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \PLL1|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \PLL1|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \PLL1|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \PLL1|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \PLL1|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \PLL1|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \PLL1|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \PLL1|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \PLL1|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \PLL1|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \PLL1|altpll_component|auto_generated|pll1 .m = 12;
defparam \PLL1|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \PLL1|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .n = 1;
defparam \PLL1|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \PLL1|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \PLL1|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \PLL1|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \PLL1|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \PLL1|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \PLL1|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \PLL1|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \PLL1|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \PLL1|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \PLL1|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \PLL1|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\PLL1|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N4
cycloneive_lcell_comb \SVGA1|Add0~0 (
// Equation(s):
// \SVGA1|Add0~0_combout  = \SVGA1|main_loop.col_count [0] $ (VCC)
// \SVGA1|Add0~1  = CARRY(\SVGA1|main_loop.col_count [0])

	.dataa(gnd),
	.datab(\SVGA1|main_loop.col_count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SVGA1|Add0~0_combout ),
	.cout(\SVGA1|Add0~1 ));
// synopsys translate_off
defparam \SVGA1|Add0~0 .lut_mask = 16'h33CC;
defparam \SVGA1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N5
dffeas \SVGA1|main_loop.col_count[0] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SVGA1|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SVGA1|main_loop.col_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SVGA1|main_loop.col_count[0] .is_wysiwyg = "true";
defparam \SVGA1|main_loop.col_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N6
cycloneive_lcell_comb \SVGA1|Add0~2 (
// Equation(s):
// \SVGA1|Add0~2_combout  = (\SVGA1|main_loop.col_count [1] & (!\SVGA1|Add0~1 )) # (!\SVGA1|main_loop.col_count [1] & ((\SVGA1|Add0~1 ) # (GND)))
// \SVGA1|Add0~3  = CARRY((!\SVGA1|Add0~1 ) # (!\SVGA1|main_loop.col_count [1]))

	.dataa(\SVGA1|main_loop.col_count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SVGA1|Add0~1 ),
	.combout(\SVGA1|Add0~2_combout ),
	.cout(\SVGA1|Add0~3 ));
// synopsys translate_off
defparam \SVGA1|Add0~2 .lut_mask = 16'h5A5F;
defparam \SVGA1|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y39_N7
dffeas \SVGA1|main_loop.col_count[1] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SVGA1|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SVGA1|main_loop.col_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SVGA1|main_loop.col_count[1] .is_wysiwyg = "true";
defparam \SVGA1|main_loop.col_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N8
cycloneive_lcell_comb \SVGA1|Add0~4 (
// Equation(s):
// \SVGA1|Add0~4_combout  = (\SVGA1|main_loop.col_count [2] & (\SVGA1|Add0~3  $ (GND))) # (!\SVGA1|main_loop.col_count [2] & (!\SVGA1|Add0~3  & VCC))
// \SVGA1|Add0~5  = CARRY((\SVGA1|main_loop.col_count [2] & !\SVGA1|Add0~3 ))

	.dataa(gnd),
	.datab(\SVGA1|main_loop.col_count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SVGA1|Add0~3 ),
	.combout(\SVGA1|Add0~4_combout ),
	.cout(\SVGA1|Add0~5 ));
// synopsys translate_off
defparam \SVGA1|Add0~4 .lut_mask = 16'hC30C;
defparam \SVGA1|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y39_N9
dffeas \SVGA1|main_loop.col_count[2] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SVGA1|Add0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SVGA1|main_loop.col_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SVGA1|main_loop.col_count[2] .is_wysiwyg = "true";
defparam \SVGA1|main_loop.col_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N30
cycloneive_lcell_comb \SVGA1|Equal1~0 (
// Equation(s):
// \SVGA1|Equal1~0_combout  = (\SVGA1|main_loop.col_count [0] & (\SVGA1|main_loop.col_count [2] & \SVGA1|main_loop.col_count [1]))

	.dataa(gnd),
	.datab(\SVGA1|main_loop.col_count [0]),
	.datac(\SVGA1|main_loop.col_count [2]),
	.datad(\SVGA1|main_loop.col_count [1]),
	.cin(gnd),
	.combout(\SVGA1|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SVGA1|Equal1~0 .lut_mask = 16'hC000;
defparam \SVGA1|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N10
cycloneive_lcell_comb \SVGA1|Add0~6 (
// Equation(s):
// \SVGA1|Add0~6_combout  = (\SVGA1|main_loop.col_count [3] & (!\SVGA1|Add0~5 )) # (!\SVGA1|main_loop.col_count [3] & ((\SVGA1|Add0~5 ) # (GND)))
// \SVGA1|Add0~7  = CARRY((!\SVGA1|Add0~5 ) # (!\SVGA1|main_loop.col_count [3]))

	.dataa(\SVGA1|main_loop.col_count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SVGA1|Add0~5 ),
	.combout(\SVGA1|Add0~6_combout ),
	.cout(\SVGA1|Add0~7 ));
// synopsys translate_off
defparam \SVGA1|Add0~6 .lut_mask = 16'h5A5F;
defparam \SVGA1|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y39_N11
dffeas \SVGA1|main_loop.col_count[3] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SVGA1|Add0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SVGA1|main_loop.col_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SVGA1|main_loop.col_count[3] .is_wysiwyg = "true";
defparam \SVGA1|main_loop.col_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N12
cycloneive_lcell_comb \SVGA1|Add0~8 (
// Equation(s):
// \SVGA1|Add0~8_combout  = (\SVGA1|main_loop.col_count [4] & (\SVGA1|Add0~7  $ (GND))) # (!\SVGA1|main_loop.col_count [4] & (!\SVGA1|Add0~7  & VCC))
// \SVGA1|Add0~9  = CARRY((\SVGA1|main_loop.col_count [4] & !\SVGA1|Add0~7 ))

	.dataa(\SVGA1|main_loop.col_count [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SVGA1|Add0~7 ),
	.combout(\SVGA1|Add0~8_combout ),
	.cout(\SVGA1|Add0~9 ));
// synopsys translate_off
defparam \SVGA1|Add0~8 .lut_mask = 16'hA50A;
defparam \SVGA1|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y39_N13
dffeas \SVGA1|main_loop.col_count[4] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SVGA1|Add0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SVGA1|main_loop.col_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SVGA1|main_loop.col_count[4] .is_wysiwyg = "true";
defparam \SVGA1|main_loop.col_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N14
cycloneive_lcell_comb \SVGA1|Add0~10 (
// Equation(s):
// \SVGA1|Add0~10_combout  = (\SVGA1|main_loop.col_count [5] & (!\SVGA1|Add0~9 )) # (!\SVGA1|main_loop.col_count [5] & ((\SVGA1|Add0~9 ) # (GND)))
// \SVGA1|Add0~11  = CARRY((!\SVGA1|Add0~9 ) # (!\SVGA1|main_loop.col_count [5]))

	.dataa(\SVGA1|main_loop.col_count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SVGA1|Add0~9 ),
	.combout(\SVGA1|Add0~10_combout ),
	.cout(\SVGA1|Add0~11 ));
// synopsys translate_off
defparam \SVGA1|Add0~10 .lut_mask = 16'h5A5F;
defparam \SVGA1|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N26
cycloneive_lcell_comb \SVGA1|col_count~0 (
// Equation(s):
// \SVGA1|col_count~0_combout  = (\SVGA1|Add0~10_combout  & !\SVGA1|Equal1~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SVGA1|Add0~10_combout ),
	.datad(\SVGA1|Equal1~3_combout ),
	.cin(gnd),
	.combout(\SVGA1|col_count~0_combout ),
	.cout());
// synopsys translate_off
defparam \SVGA1|col_count~0 .lut_mask = 16'h00F0;
defparam \SVGA1|col_count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N27
dffeas \SVGA1|main_loop.col_count[5] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SVGA1|col_count~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SVGA1|main_loop.col_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SVGA1|main_loop.col_count[5] .is_wysiwyg = "true";
defparam \SVGA1|main_loop.col_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N16
cycloneive_lcell_comb \SVGA1|Add0~12 (
// Equation(s):
// \SVGA1|Add0~12_combout  = (\SVGA1|main_loop.col_count [6] & (\SVGA1|Add0~11  $ (GND))) # (!\SVGA1|main_loop.col_count [6] & (!\SVGA1|Add0~11  & VCC))
// \SVGA1|Add0~13  = CARRY((\SVGA1|main_loop.col_count [6] & !\SVGA1|Add0~11 ))

	.dataa(gnd),
	.datab(\SVGA1|main_loop.col_count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SVGA1|Add0~11 ),
	.combout(\SVGA1|Add0~12_combout ),
	.cout(\SVGA1|Add0~13 ));
// synopsys translate_off
defparam \SVGA1|Add0~12 .lut_mask = 16'hC30C;
defparam \SVGA1|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y39_N17
dffeas \SVGA1|main_loop.col_count[6] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SVGA1|Add0~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SVGA1|main_loop.col_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SVGA1|main_loop.col_count[6] .is_wysiwyg = "true";
defparam \SVGA1|main_loop.col_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N18
cycloneive_lcell_comb \SVGA1|Add0~14 (
// Equation(s):
// \SVGA1|Add0~14_combout  = (\SVGA1|main_loop.col_count [7] & (!\SVGA1|Add0~13 )) # (!\SVGA1|main_loop.col_count [7] & ((\SVGA1|Add0~13 ) # (GND)))
// \SVGA1|Add0~15  = CARRY((!\SVGA1|Add0~13 ) # (!\SVGA1|main_loop.col_count [7]))

	.dataa(gnd),
	.datab(\SVGA1|main_loop.col_count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SVGA1|Add0~13 ),
	.combout(\SVGA1|Add0~14_combout ),
	.cout(\SVGA1|Add0~15 ));
// synopsys translate_off
defparam \SVGA1|Add0~14 .lut_mask = 16'h3C3F;
defparam \SVGA1|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y39_N19
dffeas \SVGA1|main_loop.col_count[7] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SVGA1|Add0~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SVGA1|main_loop.col_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SVGA1|main_loop.col_count[7] .is_wysiwyg = "true";
defparam \SVGA1|main_loop.col_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N20
cycloneive_lcell_comb \SVGA1|Add0~16 (
// Equation(s):
// \SVGA1|Add0~16_combout  = (\SVGA1|main_loop.col_count [8] & (\SVGA1|Add0~15  $ (GND))) # (!\SVGA1|main_loop.col_count [8] & (!\SVGA1|Add0~15  & VCC))
// \SVGA1|Add0~17  = CARRY((\SVGA1|main_loop.col_count [8] & !\SVGA1|Add0~15 ))

	.dataa(gnd),
	.datab(\SVGA1|main_loop.col_count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SVGA1|Add0~15 ),
	.combout(\SVGA1|Add0~16_combout ),
	.cout(\SVGA1|Add0~17 ));
// synopsys translate_off
defparam \SVGA1|Add0~16 .lut_mask = 16'hC30C;
defparam \SVGA1|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y39_N21
dffeas \SVGA1|main_loop.col_count[8] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SVGA1|Add0~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SVGA1|main_loop.col_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SVGA1|main_loop.col_count[8] .is_wysiwyg = "true";
defparam \SVGA1|main_loop.col_count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N22
cycloneive_lcell_comb \SVGA1|Add0~18 (
// Equation(s):
// \SVGA1|Add0~18_combout  = (\SVGA1|main_loop.col_count [9] & (!\SVGA1|Add0~17 )) # (!\SVGA1|main_loop.col_count [9] & ((\SVGA1|Add0~17 ) # (GND)))
// \SVGA1|Add0~19  = CARRY((!\SVGA1|Add0~17 ) # (!\SVGA1|main_loop.col_count [9]))

	.dataa(\SVGA1|main_loop.col_count [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SVGA1|Add0~17 ),
	.combout(\SVGA1|Add0~18_combout ),
	.cout(\SVGA1|Add0~19 ));
// synopsys translate_off
defparam \SVGA1|Add0~18 .lut_mask = 16'h5A5F;
defparam \SVGA1|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y39_N23
dffeas \SVGA1|main_loop.col_count[9] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SVGA1|Add0~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SVGA1|main_loop.col_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SVGA1|main_loop.col_count[9] .is_wysiwyg = "true";
defparam \SVGA1|main_loop.col_count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N24
cycloneive_lcell_comb \SVGA1|Add0~20 (
// Equation(s):
// \SVGA1|Add0~20_combout  = \SVGA1|Add0~19  $ (!\SVGA1|main_loop.col_count [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SVGA1|main_loop.col_count [10]),
	.cin(\SVGA1|Add0~19 ),
	.combout(\SVGA1|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \SVGA1|Add0~20 .lut_mask = 16'hF00F;
defparam \SVGA1|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N28
cycloneive_lcell_comb \SVGA1|col_count~1 (
// Equation(s):
// \SVGA1|col_count~1_combout  = (\SVGA1|Add0~20_combout  & !\SVGA1|Equal1~3_combout )

	.dataa(gnd),
	.datab(\SVGA1|Add0~20_combout ),
	.datac(gnd),
	.datad(\SVGA1|Equal1~3_combout ),
	.cin(gnd),
	.combout(\SVGA1|col_count~1_combout ),
	.cout());
// synopsys translate_off
defparam \SVGA1|col_count~1 .lut_mask = 16'h00CC;
defparam \SVGA1|col_count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N29
dffeas \SVGA1|main_loop.col_count[10] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SVGA1|col_count~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SVGA1|main_loop.col_count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SVGA1|main_loop.col_count[10] .is_wysiwyg = "true";
defparam \SVGA1|main_loop.col_count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N0
cycloneive_lcell_comb \SVGA1|Equal1~2 (
// Equation(s):
// \SVGA1|Equal1~2_combout  = (!\SVGA1|main_loop.col_count [9] & (\SVGA1|main_loop.col_count [10] & !\SVGA1|main_loop.col_count [8]))

	.dataa(\SVGA1|main_loop.col_count [9]),
	.datab(\SVGA1|main_loop.col_count [10]),
	.datac(gnd),
	.datad(\SVGA1|main_loop.col_count [8]),
	.cin(gnd),
	.combout(\SVGA1|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \SVGA1|Equal1~2 .lut_mask = 16'h0044;
defparam \SVGA1|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N16
cycloneive_lcell_comb \SVGA1|Equal1~1 (
// Equation(s):
// \SVGA1|Equal1~1_combout  = (!\SVGA1|main_loop.col_count [5] & (!\SVGA1|main_loop.col_count [6] & (\SVGA1|main_loop.col_count [4] & !\SVGA1|main_loop.col_count [7])))

	.dataa(\SVGA1|main_loop.col_count [5]),
	.datab(\SVGA1|main_loop.col_count [6]),
	.datac(\SVGA1|main_loop.col_count [4]),
	.datad(\SVGA1|main_loop.col_count [7]),
	.cin(gnd),
	.combout(\SVGA1|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \SVGA1|Equal1~1 .lut_mask = 16'h0010;
defparam \SVGA1|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N2
cycloneive_lcell_comb \SVGA1|Equal1~3 (
// Equation(s):
// \SVGA1|Equal1~3_combout  = (\SVGA1|Equal1~0_combout  & (\SVGA1|Equal1~2_combout  & (\SVGA1|Equal1~1_combout  & \SVGA1|main_loop.col_count [3])))

	.dataa(\SVGA1|Equal1~0_combout ),
	.datab(\SVGA1|Equal1~2_combout ),
	.datac(\SVGA1|Equal1~1_combout ),
	.datad(\SVGA1|main_loop.col_count [3]),
	.cin(gnd),
	.combout(\SVGA1|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \SVGA1|Equal1~3 .lut_mask = 16'h8000;
defparam \SVGA1|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N6
cycloneive_lcell_comb \SVGA1|Add1~0 (
// Equation(s):
// \SVGA1|Add1~0_combout  = \SVGA1|main_loop.row_count [0] $ (VCC)
// \SVGA1|Add1~1  = CARRY(\SVGA1|main_loop.row_count [0])

	.dataa(\SVGA1|main_loop.row_count [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SVGA1|Add1~0_combout ),
	.cout(\SVGA1|Add1~1 ));
// synopsys translate_off
defparam \SVGA1|Add1~0 .lut_mask = 16'h55AA;
defparam \SVGA1|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N26
cycloneive_lcell_comb \SVGA1|main_loop.row_count[0]~8 (
// Equation(s):
// \SVGA1|main_loop.row_count[0]~8_combout  = (\SVGA1|Add1~0_combout  & (((!\SVGA1|Equal1~3_combout  & \SVGA1|main_loop.row_count [0])) # (!\SVGA1|main_loop.row_count[9]~0_combout ))) # (!\SVGA1|Add1~0_combout  & (!\SVGA1|Equal1~3_combout  & 
// (\SVGA1|main_loop.row_count [0])))

	.dataa(\SVGA1|Add1~0_combout ),
	.datab(\SVGA1|Equal1~3_combout ),
	.datac(\SVGA1|main_loop.row_count [0]),
	.datad(\SVGA1|main_loop.row_count[9]~0_combout ),
	.cin(gnd),
	.combout(\SVGA1|main_loop.row_count[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \SVGA1|main_loop.row_count[0]~8 .lut_mask = 16'h30BA;
defparam \SVGA1|main_loop.row_count[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y41_N27
dffeas \SVGA1|main_loop.row_count[0] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SVGA1|main_loop.row_count[0]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SVGA1|main_loop.row_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SVGA1|main_loop.row_count[0] .is_wysiwyg = "true";
defparam \SVGA1|main_loop.row_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N8
cycloneive_lcell_comb \SVGA1|Add1~2 (
// Equation(s):
// \SVGA1|Add1~2_combout  = (\SVGA1|main_loop.row_count [1] & (!\SVGA1|Add1~1 )) # (!\SVGA1|main_loop.row_count [1] & ((\SVGA1|Add1~1 ) # (GND)))
// \SVGA1|Add1~3  = CARRY((!\SVGA1|Add1~1 ) # (!\SVGA1|main_loop.row_count [1]))

	.dataa(gnd),
	.datab(\SVGA1|main_loop.row_count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SVGA1|Add1~1 ),
	.combout(\SVGA1|Add1~2_combout ),
	.cout(\SVGA1|Add1~3 ));
// synopsys translate_off
defparam \SVGA1|Add1~2 .lut_mask = 16'h3C3F;
defparam \SVGA1|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N0
cycloneive_lcell_comb \SVGA1|main_loop.row_count[1]~9 (
// Equation(s):
// \SVGA1|main_loop.row_count[1]~9_combout  = (\SVGA1|Add1~2_combout  & (((!\SVGA1|Equal1~3_combout  & \SVGA1|main_loop.row_count [1])) # (!\SVGA1|main_loop.row_count[9]~0_combout ))) # (!\SVGA1|Add1~2_combout  & (!\SVGA1|Equal1~3_combout  & 
// (\SVGA1|main_loop.row_count [1])))

	.dataa(\SVGA1|Add1~2_combout ),
	.datab(\SVGA1|Equal1~3_combout ),
	.datac(\SVGA1|main_loop.row_count [1]),
	.datad(\SVGA1|main_loop.row_count[9]~0_combout ),
	.cin(gnd),
	.combout(\SVGA1|main_loop.row_count[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \SVGA1|main_loop.row_count[1]~9 .lut_mask = 16'h30BA;
defparam \SVGA1|main_loop.row_count[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y41_N1
dffeas \SVGA1|main_loop.row_count[1] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SVGA1|main_loop.row_count[1]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SVGA1|main_loop.row_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SVGA1|main_loop.row_count[1] .is_wysiwyg = "true";
defparam \SVGA1|main_loop.row_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N10
cycloneive_lcell_comb \SVGA1|Add1~4 (
// Equation(s):
// \SVGA1|Add1~4_combout  = (\SVGA1|main_loop.row_count [2] & (\SVGA1|Add1~3  $ (GND))) # (!\SVGA1|main_loop.row_count [2] & (!\SVGA1|Add1~3  & VCC))
// \SVGA1|Add1~5  = CARRY((\SVGA1|main_loop.row_count [2] & !\SVGA1|Add1~3 ))

	.dataa(gnd),
	.datab(\SVGA1|main_loop.row_count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SVGA1|Add1~3 ),
	.combout(\SVGA1|Add1~4_combout ),
	.cout(\SVGA1|Add1~5 ));
// synopsys translate_off
defparam \SVGA1|Add1~4 .lut_mask = 16'hC30C;
defparam \SVGA1|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N2
cycloneive_lcell_comb \SVGA1|main_loop.row_count[2]~10 (
// Equation(s):
// \SVGA1|main_loop.row_count[2]~10_combout  = (\SVGA1|Add1~4_combout  & (((!\SVGA1|Equal1~3_combout  & \SVGA1|main_loop.row_count [2])) # (!\SVGA1|main_loop.row_count[9]~0_combout ))) # (!\SVGA1|Add1~4_combout  & (!\SVGA1|Equal1~3_combout  & 
// (\SVGA1|main_loop.row_count [2])))

	.dataa(\SVGA1|Add1~4_combout ),
	.datab(\SVGA1|Equal1~3_combout ),
	.datac(\SVGA1|main_loop.row_count [2]),
	.datad(\SVGA1|main_loop.row_count[9]~0_combout ),
	.cin(gnd),
	.combout(\SVGA1|main_loop.row_count[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \SVGA1|main_loop.row_count[2]~10 .lut_mask = 16'h30BA;
defparam \SVGA1|main_loop.row_count[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y41_N3
dffeas \SVGA1|main_loop.row_count[2] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SVGA1|main_loop.row_count[2]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SVGA1|main_loop.row_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SVGA1|main_loop.row_count[2] .is_wysiwyg = "true";
defparam \SVGA1|main_loop.row_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N12
cycloneive_lcell_comb \SVGA1|Add1~6 (
// Equation(s):
// \SVGA1|Add1~6_combout  = (\SVGA1|main_loop.row_count [3] & (!\SVGA1|Add1~5 )) # (!\SVGA1|main_loop.row_count [3] & ((\SVGA1|Add1~5 ) # (GND)))
// \SVGA1|Add1~7  = CARRY((!\SVGA1|Add1~5 ) # (!\SVGA1|main_loop.row_count [3]))

	.dataa(gnd),
	.datab(\SVGA1|main_loop.row_count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SVGA1|Add1~5 ),
	.combout(\SVGA1|Add1~6_combout ),
	.cout(\SVGA1|Add1~7 ));
// synopsys translate_off
defparam \SVGA1|Add1~6 .lut_mask = 16'h3C3F;
defparam \SVGA1|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N18
cycloneive_lcell_comb \SVGA1|main_loop.row_count[3]~1 (
// Equation(s):
// \SVGA1|main_loop.row_count[3]~1_combout  = (\SVGA1|Equal1~3_combout  & (\SVGA1|Add1~6_combout  & ((!\SVGA1|main_loop.row_count[9]~0_combout )))) # (!\SVGA1|Equal1~3_combout  & ((\SVGA1|main_loop.row_count [3]) # ((\SVGA1|Add1~6_combout  & 
// !\SVGA1|main_loop.row_count[9]~0_combout ))))

	.dataa(\SVGA1|Equal1~3_combout ),
	.datab(\SVGA1|Add1~6_combout ),
	.datac(\SVGA1|main_loop.row_count [3]),
	.datad(\SVGA1|main_loop.row_count[9]~0_combout ),
	.cin(gnd),
	.combout(\SVGA1|main_loop.row_count[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SVGA1|main_loop.row_count[3]~1 .lut_mask = 16'h50DC;
defparam \SVGA1|main_loop.row_count[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y41_N19
dffeas \SVGA1|main_loop.row_count[3] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SVGA1|main_loop.row_count[3]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SVGA1|main_loop.row_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SVGA1|main_loop.row_count[3] .is_wysiwyg = "true";
defparam \SVGA1|main_loop.row_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N14
cycloneive_lcell_comb \SVGA1|Add1~8 (
// Equation(s):
// \SVGA1|Add1~8_combout  = (\SVGA1|main_loop.row_count [4] & (\SVGA1|Add1~7  $ (GND))) # (!\SVGA1|main_loop.row_count [4] & (!\SVGA1|Add1~7  & VCC))
// \SVGA1|Add1~9  = CARRY((\SVGA1|main_loop.row_count [4] & !\SVGA1|Add1~7 ))

	.dataa(\SVGA1|main_loop.row_count [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SVGA1|Add1~7 ),
	.combout(\SVGA1|Add1~8_combout ),
	.cout(\SVGA1|Add1~9 ));
// synopsys translate_off
defparam \SVGA1|Add1~8 .lut_mask = 16'hA50A;
defparam \SVGA1|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N12
cycloneive_lcell_comb \SVGA1|main_loop.row_count[4]~2 (
// Equation(s):
// \SVGA1|main_loop.row_count[4]~2_combout  = (\SVGA1|Equal1~3_combout  & (!\SVGA1|main_loop.row_count[9]~0_combout  & ((\SVGA1|Add1~8_combout )))) # (!\SVGA1|Equal1~3_combout  & ((\SVGA1|main_loop.row_count [4]) # ((!\SVGA1|main_loop.row_count[9]~0_combout  
// & \SVGA1|Add1~8_combout ))))

	.dataa(\SVGA1|Equal1~3_combout ),
	.datab(\SVGA1|main_loop.row_count[9]~0_combout ),
	.datac(\SVGA1|main_loop.row_count [4]),
	.datad(\SVGA1|Add1~8_combout ),
	.cin(gnd),
	.combout(\SVGA1|main_loop.row_count[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \SVGA1|main_loop.row_count[4]~2 .lut_mask = 16'h7350;
defparam \SVGA1|main_loop.row_count[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y41_N13
dffeas \SVGA1|main_loop.row_count[4] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SVGA1|main_loop.row_count[4]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SVGA1|main_loop.row_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SVGA1|main_loop.row_count[4] .is_wysiwyg = "true";
defparam \SVGA1|main_loop.row_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N16
cycloneive_lcell_comb \SVGA1|Add1~10 (
// Equation(s):
// \SVGA1|Add1~10_combout  = (\SVGA1|main_loop.row_count [5] & (!\SVGA1|Add1~9 )) # (!\SVGA1|main_loop.row_count [5] & ((\SVGA1|Add1~9 ) # (GND)))
// \SVGA1|Add1~11  = CARRY((!\SVGA1|Add1~9 ) # (!\SVGA1|main_loop.row_count [5]))

	.dataa(gnd),
	.datab(\SVGA1|main_loop.row_count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SVGA1|Add1~9 ),
	.combout(\SVGA1|Add1~10_combout ),
	.cout(\SVGA1|Add1~11 ));
// synopsys translate_off
defparam \SVGA1|Add1~10 .lut_mask = 16'h3C3F;
defparam \SVGA1|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N28
cycloneive_lcell_comb \SVGA1|main_loop.row_count[5]~3 (
// Equation(s):
// \SVGA1|main_loop.row_count[5]~3_combout  = (\SVGA1|Add1~10_combout  & (((!\SVGA1|Equal1~3_combout  & \SVGA1|main_loop.row_count [5])) # (!\SVGA1|main_loop.row_count[9]~0_combout ))) # (!\SVGA1|Add1~10_combout  & (!\SVGA1|Equal1~3_combout  & 
// (\SVGA1|main_loop.row_count [5])))

	.dataa(\SVGA1|Add1~10_combout ),
	.datab(\SVGA1|Equal1~3_combout ),
	.datac(\SVGA1|main_loop.row_count [5]),
	.datad(\SVGA1|main_loop.row_count[9]~0_combout ),
	.cin(gnd),
	.combout(\SVGA1|main_loop.row_count[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \SVGA1|main_loop.row_count[5]~3 .lut_mask = 16'h30BA;
defparam \SVGA1|main_loop.row_count[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y41_N29
dffeas \SVGA1|main_loop.row_count[5] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SVGA1|main_loop.row_count[5]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SVGA1|main_loop.row_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SVGA1|main_loop.row_count[5] .is_wysiwyg = "true";
defparam \SVGA1|main_loop.row_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N2
cycloneive_lcell_comb \SVGA1|always0~5 (
// Equation(s):
// \SVGA1|always0~5_combout  = (\SVGA1|main_loop.row_count [2] & (\SVGA1|main_loop.row_count [1] & (!\SVGA1|main_loop.row_count [3] & !\SVGA1|main_loop.row_count [0])))

	.dataa(\SVGA1|main_loop.row_count [2]),
	.datab(\SVGA1|main_loop.row_count [1]),
	.datac(\SVGA1|main_loop.row_count [3]),
	.datad(\SVGA1|main_loop.row_count [0]),
	.cin(gnd),
	.combout(\SVGA1|always0~5_combout ),
	.cout());
// synopsys translate_off
defparam \SVGA1|always0~5 .lut_mask = 16'h0008;
defparam \SVGA1|always0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N18
cycloneive_lcell_comb \SVGA1|Add1~12 (
// Equation(s):
// \SVGA1|Add1~12_combout  = (\SVGA1|main_loop.row_count [6] & (\SVGA1|Add1~11  $ (GND))) # (!\SVGA1|main_loop.row_count [6] & (!\SVGA1|Add1~11  & VCC))
// \SVGA1|Add1~13  = CARRY((\SVGA1|main_loop.row_count [6] & !\SVGA1|Add1~11 ))

	.dataa(\SVGA1|main_loop.row_count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SVGA1|Add1~11 ),
	.combout(\SVGA1|Add1~12_combout ),
	.cout(\SVGA1|Add1~13 ));
// synopsys translate_off
defparam \SVGA1|Add1~12 .lut_mask = 16'hA50A;
defparam \SVGA1|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N30
cycloneive_lcell_comb \SVGA1|main_loop.row_count[6]~4 (
// Equation(s):
// \SVGA1|main_loop.row_count[6]~4_combout  = (\SVGA1|Add1~12_combout  & (((!\SVGA1|Equal1~3_combout  & \SVGA1|main_loop.row_count [6])) # (!\SVGA1|main_loop.row_count[9]~0_combout ))) # (!\SVGA1|Add1~12_combout  & (!\SVGA1|Equal1~3_combout  & 
// (\SVGA1|main_loop.row_count [6])))

	.dataa(\SVGA1|Add1~12_combout ),
	.datab(\SVGA1|Equal1~3_combout ),
	.datac(\SVGA1|main_loop.row_count [6]),
	.datad(\SVGA1|main_loop.row_count[9]~0_combout ),
	.cin(gnd),
	.combout(\SVGA1|main_loop.row_count[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \SVGA1|main_loop.row_count[6]~4 .lut_mask = 16'h30BA;
defparam \SVGA1|main_loop.row_count[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y41_N31
dffeas \SVGA1|main_loop.row_count[6] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SVGA1|main_loop.row_count[6]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SVGA1|main_loop.row_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SVGA1|main_loop.row_count[6] .is_wysiwyg = "true";
defparam \SVGA1|main_loop.row_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N20
cycloneive_lcell_comb \SVGA1|Add1~14 (
// Equation(s):
// \SVGA1|Add1~14_combout  = (\SVGA1|main_loop.row_count [7] & (!\SVGA1|Add1~13 )) # (!\SVGA1|main_loop.row_count [7] & ((\SVGA1|Add1~13 ) # (GND)))
// \SVGA1|Add1~15  = CARRY((!\SVGA1|Add1~13 ) # (!\SVGA1|main_loop.row_count [7]))

	.dataa(\SVGA1|main_loop.row_count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SVGA1|Add1~13 ),
	.combout(\SVGA1|Add1~14_combout ),
	.cout(\SVGA1|Add1~15 ));
// synopsys translate_off
defparam \SVGA1|Add1~14 .lut_mask = 16'h5A5F;
defparam \SVGA1|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N22
cycloneive_lcell_comb \SVGA1|Add1~16 (
// Equation(s):
// \SVGA1|Add1~16_combout  = (\SVGA1|main_loop.row_count [8] & (\SVGA1|Add1~15  $ (GND))) # (!\SVGA1|main_loop.row_count [8] & (!\SVGA1|Add1~15  & VCC))
// \SVGA1|Add1~17  = CARRY((\SVGA1|main_loop.row_count [8] & !\SVGA1|Add1~15 ))

	.dataa(\SVGA1|main_loop.row_count [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SVGA1|Add1~15 ),
	.combout(\SVGA1|Add1~16_combout ),
	.cout(\SVGA1|Add1~17 ));
// synopsys translate_off
defparam \SVGA1|Add1~16 .lut_mask = 16'hA50A;
defparam \SVGA1|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N14
cycloneive_lcell_comb \SVGA1|main_loop.row_count[8]~6 (
// Equation(s):
// \SVGA1|main_loop.row_count[8]~6_combout  = (\SVGA1|Equal1~3_combout  & (!\SVGA1|main_loop.row_count[9]~0_combout  & ((\SVGA1|Add1~16_combout )))) # (!\SVGA1|Equal1~3_combout  & ((\SVGA1|main_loop.row_count [8]) # ((!\SVGA1|main_loop.row_count[9]~0_combout 
//  & \SVGA1|Add1~16_combout ))))

	.dataa(\SVGA1|Equal1~3_combout ),
	.datab(\SVGA1|main_loop.row_count[9]~0_combout ),
	.datac(\SVGA1|main_loop.row_count [8]),
	.datad(\SVGA1|Add1~16_combout ),
	.cin(gnd),
	.combout(\SVGA1|main_loop.row_count[8]~6_combout ),
	.cout());
// synopsys translate_off
defparam \SVGA1|main_loop.row_count[8]~6 .lut_mask = 16'h7350;
defparam \SVGA1|main_loop.row_count[8]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y41_N15
dffeas \SVGA1|main_loop.row_count[8] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SVGA1|main_loop.row_count[8]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SVGA1|main_loop.row_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SVGA1|main_loop.row_count[8] .is_wysiwyg = "true";
defparam \SVGA1|main_loop.row_count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N24
cycloneive_lcell_comb \SVGA1|Add1~18 (
// Equation(s):
// \SVGA1|Add1~18_combout  = \SVGA1|main_loop.row_count [9] $ (\SVGA1|Add1~17 )

	.dataa(gnd),
	.datab(\SVGA1|main_loop.row_count [9]),
	.datac(gnd),
	.datad(gnd),
	.cin(\SVGA1|Add1~17 ),
	.combout(\SVGA1|Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \SVGA1|Add1~18 .lut_mask = 16'h3C3C;
defparam \SVGA1|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N4
cycloneive_lcell_comb \SVGA1|main_loop.row_count[9]~7 (
// Equation(s):
// \SVGA1|main_loop.row_count[9]~7_combout  = (\SVGA1|Add1~18_combout  & (((!\SVGA1|Equal1~3_combout  & \SVGA1|main_loop.row_count [9])) # (!\SVGA1|main_loop.row_count[9]~0_combout ))) # (!\SVGA1|Add1~18_combout  & (!\SVGA1|Equal1~3_combout  & 
// (\SVGA1|main_loop.row_count [9])))

	.dataa(\SVGA1|Add1~18_combout ),
	.datab(\SVGA1|Equal1~3_combout ),
	.datac(\SVGA1|main_loop.row_count [9]),
	.datad(\SVGA1|main_loop.row_count[9]~0_combout ),
	.cin(gnd),
	.combout(\SVGA1|main_loop.row_count[9]~7_combout ),
	.cout());
// synopsys translate_off
defparam \SVGA1|main_loop.row_count[9]~7 .lut_mask = 16'h30BA;
defparam \SVGA1|main_loop.row_count[9]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y41_N5
dffeas \SVGA1|main_loop.row_count[9] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SVGA1|main_loop.row_count[9]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SVGA1|main_loop.row_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SVGA1|main_loop.row_count[9] .is_wysiwyg = "true";
defparam \SVGA1|main_loop.row_count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N16
cycloneive_lcell_comb \SVGA1|LessThan5~3 (
// Equation(s):
// \SVGA1|LessThan5~3_combout  = (!\SVGA1|main_loop.row_count [8] & !\SVGA1|main_loop.row_count [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\SVGA1|main_loop.row_count [8]),
	.datad(\SVGA1|main_loop.row_count [7]),
	.cin(gnd),
	.combout(\SVGA1|LessThan5~3_combout ),
	.cout());
// synopsys translate_off
defparam \SVGA1|LessThan5~3 .lut_mask = 16'h000F;
defparam \SVGA1|LessThan5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N6
cycloneive_lcell_comb \SVGA1|always0~2 (
// Equation(s):
// \SVGA1|always0~2_combout  = (\SVGA1|main_loop.row_count [9] & (\SVGA1|main_loop.row_count [4] & (\SVGA1|main_loop.row_count [6] & \SVGA1|LessThan5~3_combout )))

	.dataa(\SVGA1|main_loop.row_count [9]),
	.datab(\SVGA1|main_loop.row_count [4]),
	.datac(\SVGA1|main_loop.row_count [6]),
	.datad(\SVGA1|LessThan5~3_combout ),
	.cin(gnd),
	.combout(\SVGA1|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \SVGA1|always0~2 .lut_mask = 16'h8000;
defparam \SVGA1|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N24
cycloneive_lcell_comb \SVGA1|main_loop.row_count[9]~0 (
// Equation(s):
// \SVGA1|main_loop.row_count[9]~0_combout  = ((\SVGA1|main_loop.row_count [5] & (\SVGA1|always0~5_combout  & \SVGA1|always0~2_combout ))) # (!\SVGA1|Equal1~3_combout )

	.dataa(\SVGA1|main_loop.row_count [5]),
	.datab(\SVGA1|always0~5_combout ),
	.datac(\SVGA1|Equal1~3_combout ),
	.datad(\SVGA1|always0~2_combout ),
	.cin(gnd),
	.combout(\SVGA1|main_loop.row_count[9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SVGA1|main_loop.row_count[9]~0 .lut_mask = 16'h8F0F;
defparam \SVGA1|main_loop.row_count[9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N8
cycloneive_lcell_comb \SVGA1|main_loop.row_count[7]~5 (
// Equation(s):
// \SVGA1|main_loop.row_count[7]~5_combout  = (\SVGA1|Equal1~3_combout  & (!\SVGA1|main_loop.row_count[9]~0_combout  & ((\SVGA1|Add1~14_combout )))) # (!\SVGA1|Equal1~3_combout  & ((\SVGA1|main_loop.row_count [7]) # ((!\SVGA1|main_loop.row_count[9]~0_combout 
//  & \SVGA1|Add1~14_combout ))))

	.dataa(\SVGA1|Equal1~3_combout ),
	.datab(\SVGA1|main_loop.row_count[9]~0_combout ),
	.datac(\SVGA1|main_loop.row_count [7]),
	.datad(\SVGA1|Add1~14_combout ),
	.cin(gnd),
	.combout(\SVGA1|main_loop.row_count[7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \SVGA1|main_loop.row_count[7]~5 .lut_mask = 16'h7350;
defparam \SVGA1|main_loop.row_count[7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y41_N9
dffeas \SVGA1|main_loop.row_count[7] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SVGA1|main_loop.row_count[7]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SVGA1|main_loop.row_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SVGA1|main_loop.row_count[7] .is_wysiwyg = "true";
defparam \SVGA1|main_loop.row_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N22
cycloneive_lcell_comb \SVGA1|LessThan5~2 (
// Equation(s):
// \SVGA1|LessThan5~2_combout  = ((!\SVGA1|main_loop.row_count [5] & ((!\SVGA1|main_loop.row_count [3]) # (!\SVGA1|main_loop.row_count [4])))) # (!\SVGA1|main_loop.row_count [6])

	.dataa(\SVGA1|main_loop.row_count [6]),
	.datab(\SVGA1|main_loop.row_count [4]),
	.datac(\SVGA1|main_loop.row_count [5]),
	.datad(\SVGA1|main_loop.row_count [3]),
	.cin(gnd),
	.combout(\SVGA1|LessThan5~2_combout ),
	.cout());
// synopsys translate_off
defparam \SVGA1|LessThan5~2 .lut_mask = 16'h575F;
defparam \SVGA1|LessThan5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N30
cycloneive_lcell_comb \SVGA1|LessThan5~4 (
// Equation(s):
// \SVGA1|LessThan5~4_combout  = ((!\SVGA1|main_loop.row_count [7] & (!\SVGA1|main_loop.row_count [8] & \SVGA1|LessThan5~2_combout ))) # (!\SVGA1|main_loop.row_count [9])

	.dataa(\SVGA1|main_loop.row_count [7]),
	.datab(\SVGA1|main_loop.row_count [8]),
	.datac(\SVGA1|LessThan5~2_combout ),
	.datad(\SVGA1|main_loop.row_count [9]),
	.cin(gnd),
	.combout(\SVGA1|LessThan5~4_combout ),
	.cout());
// synopsys translate_off
defparam \SVGA1|LessThan5~4 .lut_mask = 16'h10FF;
defparam \SVGA1|LessThan5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N1
dffeas \SVGA1|video_on_v (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SVGA1|LessThan5~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SVGA1|video_on_v~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SVGA1|video_on_v .is_wysiwyg = "true";
defparam \SVGA1|video_on_v .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N12
cycloneive_lcell_comb \SVGA1|LessThan4~0 (
// Equation(s):
// \SVGA1|LessThan4~0_combout  = (!\SVGA1|main_loop.col_count [4] & (!\SVGA1|main_loop.col_count [3] & !\SVGA1|main_loop.col_count [5]))

	.dataa(gnd),
	.datab(\SVGA1|main_loop.col_count [4]),
	.datac(\SVGA1|main_loop.col_count [3]),
	.datad(\SVGA1|main_loop.col_count [5]),
	.cin(gnd),
	.combout(\SVGA1|LessThan4~0_combout ),
	.cout());
// synopsys translate_off
defparam \SVGA1|LessThan4~0 .lut_mask = 16'h0003;
defparam \SVGA1|LessThan4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N26
cycloneive_lcell_comb \SVGA1|LessThan4~1 (
// Equation(s):
// \SVGA1|LessThan4~1_combout  = (!\SVGA1|main_loop.col_count [7] & (((\SVGA1|LessThan4~0_combout  & !\SVGA1|Equal1~0_combout )) # (!\SVGA1|main_loop.col_count [6])))

	.dataa(\SVGA1|LessThan4~0_combout ),
	.datab(\SVGA1|main_loop.col_count [7]),
	.datac(\SVGA1|Equal1~0_combout ),
	.datad(\SVGA1|main_loop.col_count [6]),
	.cin(gnd),
	.combout(\SVGA1|LessThan4~1_combout ),
	.cout());
// synopsys translate_off
defparam \SVGA1|LessThan4~1 .lut_mask = 16'h0233;
defparam \SVGA1|LessThan4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N24
cycloneive_lcell_comb \SVGA1|LessThan4~2 (
// Equation(s):
// \SVGA1|LessThan4~2_combout  = (!\SVGA1|main_loop.col_count [10] & ((\SVGA1|LessThan4~1_combout ) # ((!\SVGA1|main_loop.col_count [9]) # (!\SVGA1|main_loop.col_count [8]))))

	.dataa(\SVGA1|LessThan4~1_combout ),
	.datab(\SVGA1|main_loop.col_count [10]),
	.datac(\SVGA1|main_loop.col_count [8]),
	.datad(\SVGA1|main_loop.col_count [9]),
	.cin(gnd),
	.combout(\SVGA1|LessThan4~2_combout ),
	.cout());
// synopsys translate_off
defparam \SVGA1|LessThan4~2 .lut_mask = 16'h2333;
defparam \SVGA1|LessThan4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N29
dffeas \SVGA1|video_on_h (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SVGA1|LessThan4~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SVGA1|video_on_h~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SVGA1|video_on_h .is_wysiwyg = "true";
defparam \SVGA1|video_on_h .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \CLOCK_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLOCK_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~inputclkctrl .clock_type = "global clock";
defparam \CLOCK_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X59_Y38_N7
dffeas \SVGA1|pixel_rw[5] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SVGA1|main_loop.row_count [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SVGA1|LessThan5~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SVGA1|pixel_rw [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SVGA1|pixel_rw[5] .is_wysiwyg = "true";
defparam \SVGA1|pixel_rw[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y38_N5
dffeas \SVGA1|pixel_rw[4] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SVGA1|main_loop.row_count [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SVGA1|LessThan5~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SVGA1|pixel_rw [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SVGA1|pixel_rw[4] .is_wysiwyg = "true";
defparam \SVGA1|pixel_rw[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y38_N1
dffeas \SVGA1|pixel_rw[3] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SVGA1|main_loop.row_count [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SVGA1|LessThan5~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SVGA1|pixel_rw [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SVGA1|pixel_rw[3] .is_wysiwyg = "true";
defparam \SVGA1|pixel_rw[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N26
cycloneive_lcell_comb \SVGA1|pixel_rw[2]~feeder (
// Equation(s):
// \SVGA1|pixel_rw[2]~feeder_combout  = \SVGA1|main_loop.row_count [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SVGA1|main_loop.row_count [2]),
	.cin(gnd),
	.combout(\SVGA1|pixel_rw[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SVGA1|pixel_rw[2]~feeder .lut_mask = 16'hFF00;
defparam \SVGA1|pixel_rw[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y38_N27
dffeas \SVGA1|pixel_rw[2] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SVGA1|pixel_rw[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SVGA1|LessThan5~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SVGA1|pixel_rw [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SVGA1|pixel_rw[2] .is_wysiwyg = "true";
defparam \SVGA1|pixel_rw[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N0
cycloneive_lcell_comb \TR1|LessThan0~0 (
// Equation(s):
// \TR1|LessThan0~0_combout  = ((!\SVGA1|pixel_rw [4] & ((!\SVGA1|pixel_rw [2]) # (!\SVGA1|pixel_rw [3])))) # (!\SVGA1|pixel_rw [5])

	.dataa(\SVGA1|pixel_rw [5]),
	.datab(\SVGA1|pixel_rw [4]),
	.datac(\SVGA1|pixel_rw [3]),
	.datad(\SVGA1|pixel_rw [2]),
	.cin(gnd),
	.combout(\TR1|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \TR1|LessThan0~0 .lut_mask = 16'h5777;
defparam \TR1|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N19
dffeas \SVGA1|pixel_rw[6] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SVGA1|main_loop.row_count [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SVGA1|LessThan5~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SVGA1|pixel_rw [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SVGA1|pixel_rw[6] .is_wysiwyg = "true";
defparam \SVGA1|pixel_rw[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y38_N7
dffeas \SVGA1|pixel_rw[7] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SVGA1|main_loop.row_count [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SVGA1|LessThan5~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SVGA1|pixel_rw [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SVGA1|pixel_rw[7] .is_wysiwyg = "true";
defparam \SVGA1|pixel_rw[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y38_N5
dffeas \SVGA1|pixel_rw[8] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SVGA1|main_loop.row_count [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SVGA1|LessThan5~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SVGA1|pixel_rw [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SVGA1|pixel_rw[8] .is_wysiwyg = "true";
defparam \SVGA1|pixel_rw[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N6
cycloneive_lcell_comb \TR1|LessThan0~1 (
// Equation(s):
// \TR1|LessThan0~1_combout  = (\TR1|LessThan0~0_combout  & (!\SVGA1|pixel_rw [6] & (!\SVGA1|pixel_rw [7] & !\SVGA1|pixel_rw [8])))

	.dataa(\TR1|LessThan0~0_combout ),
	.datab(\SVGA1|pixel_rw [6]),
	.datac(\SVGA1|pixel_rw [7]),
	.datad(\SVGA1|pixel_rw [8]),
	.cin(gnd),
	.combout(\TR1|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \TR1|LessThan0~1 .lut_mask = 16'h0002;
defparam \TR1|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y53_N15
cycloneive_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N10
cycloneive_lcell_comb \TR1|video_mode~12 (
// Equation(s):
// \TR1|video_mode~12_combout  = (\KEY[3]~input_o  & (\KEY[0]~input_o  & (\KEY[2]~input_o  & \KEY[1]~input_o )))

	.dataa(\KEY[3]~input_o ),
	.datab(\KEY[0]~input_o ),
	.datac(\KEY[2]~input_o ),
	.datad(\KEY[1]~input_o ),
	.cin(gnd),
	.combout(\TR1|video_mode~12_combout ),
	.cout());
// synopsys translate_off
defparam \TR1|video_mode~12 .lut_mask = 16'h8000;
defparam \TR1|video_mode~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N30
cycloneive_lcell_comb \TR1|video_mode.00~0 (
// Equation(s):
// \TR1|video_mode.00~0_combout  = (\TR1|video_mode~12_combout  & (\TR1|video_mode.00~q )) # (!\TR1|video_mode~12_combout  & ((\KEY[0]~input_o )))

	.dataa(\TR1|video_mode~12_combout ),
	.datab(\TR1|video_mode.00~q ),
	.datac(gnd),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\TR1|video_mode.00~0_combout ),
	.cout());
// synopsys translate_off
defparam \TR1|video_mode.00~0 .lut_mask = 16'hDD88;
defparam \TR1|video_mode.00~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N29
dffeas \TR1|video_mode.00 (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\TR1|video_mode.00~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TR1|video_mode.00~q ),
	.prn(vcc));
// synopsys translate_off
defparam \TR1|video_mode.00 .is_wysiwyg = "true";
defparam \TR1|video_mode.00 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y38_N31
dffeas \SVGA1|pixel_rw[9] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SVGA1|main_loop.row_count [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SVGA1|LessThan5~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SVGA1|pixel_rw [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SVGA1|pixel_rw[9] .is_wysiwyg = "true";
defparam \SVGA1|pixel_rw[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y39_N29
dffeas \SVGA1|pixel_col[7] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SVGA1|main_loop.col_count [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SVGA1|LessThan4~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SVGA1|pixel_col [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SVGA1|pixel_col[7] .is_wysiwyg = "true";
defparam \SVGA1|pixel_col[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y39_N27
dffeas \SVGA1|pixel_col[8] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SVGA1|main_loop.col_count [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SVGA1|LessThan4~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SVGA1|pixel_col [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SVGA1|pixel_col[8] .is_wysiwyg = "true";
defparam \SVGA1|pixel_col[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y39_N1
dffeas \SVGA1|pixel_col[9] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SVGA1|main_loop.col_count [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SVGA1|LessThan4~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SVGA1|pixel_col [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SVGA1|pixel_col[9] .is_wysiwyg = "true";
defparam \SVGA1|pixel_col[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y39_N21
dffeas \SVGA1|pixel_col[4] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SVGA1|main_loop.col_count [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SVGA1|LessThan4~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SVGA1|pixel_col [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SVGA1|pixel_col[4] .is_wysiwyg = "true";
defparam \SVGA1|pixel_col[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y39_N3
dffeas \SVGA1|pixel_col[5] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SVGA1|main_loop.col_count [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SVGA1|LessThan4~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SVGA1|pixel_col [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SVGA1|pixel_col[5] .is_wysiwyg = "true";
defparam \SVGA1|pixel_col[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y39_N23
dffeas \SVGA1|pixel_col[6] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SVGA1|main_loop.col_count [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SVGA1|LessThan4~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SVGA1|pixel_col [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SVGA1|pixel_col[6] .is_wysiwyg = "true";
defparam \SVGA1|pixel_col[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N24
cycloneive_lcell_comb \TR1|LessThan2~0 (
// Equation(s):
// \TR1|LessThan2~0_combout  = (!\SVGA1|pixel_col [4] & (!\SVGA1|pixel_col [5] & !\SVGA1|pixel_col [6]))

	.dataa(\SVGA1|pixel_col [4]),
	.datab(\SVGA1|pixel_col [5]),
	.datac(gnd),
	.datad(\SVGA1|pixel_col [6]),
	.cin(gnd),
	.combout(\TR1|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \TR1|LessThan2~0 .lut_mask = 16'h0011;
defparam \TR1|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N0
cycloneive_lcell_comb \TR1|always1~5 (
// Equation(s):
// \TR1|always1~5_combout  = \SVGA1|pixel_col [9] $ (((\SVGA1|pixel_col [8]) # ((\SVGA1|pixel_col [7] & !\TR1|LessThan2~0_combout ))))

	.dataa(\SVGA1|pixel_col [7]),
	.datab(\SVGA1|pixel_col [8]),
	.datac(\SVGA1|pixel_col [9]),
	.datad(\TR1|LessThan2~0_combout ),
	.cin(gnd),
	.combout(\TR1|always1~5_combout ),
	.cout());
// synopsys translate_off
defparam \TR1|always1~5 .lut_mask = 16'h3C1E;
defparam \TR1|always1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N8
cycloneive_lcell_comb \TR1|Selector0~7 (
// Equation(s):
// \TR1|Selector0~7_combout  = (!\TR1|video_mode.00~q  & (\TR1|always1~5_combout  & (\TR1|LessThan0~1_combout  $ (!\SVGA1|pixel_rw [9]))))

	.dataa(\TR1|LessThan0~1_combout ),
	.datab(\TR1|video_mode.00~q ),
	.datac(\SVGA1|pixel_rw [9]),
	.datad(\TR1|always1~5_combout ),
	.cin(gnd),
	.combout(\TR1|Selector0~7_combout ),
	.cout());
// synopsys translate_off
defparam \TR1|Selector0~7 .lut_mask = 16'h2100;
defparam \TR1|Selector0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N28
cycloneive_lcell_comb \TR1|always1~1 (
// Equation(s):
// \TR1|always1~1_combout  = (!\SVGA1|pixel_rw [9] & ((\SVGA1|pixel_rw [7]) # (\SVGA1|pixel_rw [8])))

	.dataa(\SVGA1|pixel_rw [7]),
	.datab(\SVGA1|pixel_rw [9]),
	.datac(gnd),
	.datad(\SVGA1|pixel_rw [8]),
	.cin(gnd),
	.combout(\TR1|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \TR1|always1~1 .lut_mask = 16'h3322;
defparam \TR1|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N16
cycloneive_lcell_comb \TR1|always1~2 (
// Equation(s):
// \TR1|always1~2_combout  = (\SVGA1|pixel_rw [7] & (\SVGA1|pixel_rw [8] $ (((!\SVGA1|pixel_rw [6] & \TR1|LessThan0~0_combout )))))

	.dataa(\SVGA1|pixel_rw [6]),
	.datab(\SVGA1|pixel_rw [8]),
	.datac(\SVGA1|pixel_rw [7]),
	.datad(\TR1|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\TR1|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \TR1|always1~2 .lut_mask = 16'h90C0;
defparam \TR1|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N26
cycloneive_lcell_comb \TR1|LessThan7~0 (
// Equation(s):
// \TR1|LessThan7~0_combout  = ((!\SVGA1|pixel_col [7] & (!\SVGA1|pixel_col [8] & \TR1|LessThan2~0_combout ))) # (!\SVGA1|pixel_col [9])

	.dataa(\SVGA1|pixel_col [9]),
	.datab(\SVGA1|pixel_col [7]),
	.datac(\SVGA1|pixel_col [8]),
	.datad(\TR1|LessThan2~0_combout ),
	.cin(gnd),
	.combout(\TR1|LessThan7~0_combout ),
	.cout());
// synopsys translate_off
defparam \TR1|LessThan7~0 .lut_mask = 16'h5755;
defparam \TR1|LessThan7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N28
cycloneive_lcell_comb \TR1|always1~0 (
// Equation(s):
// \TR1|always1~0_combout  = (\SVGA1|pixel_col [9]) # ((\SVGA1|pixel_col [8] & ((\SVGA1|pixel_col [7]) # (!\TR1|LessThan2~0_combout ))))

	.dataa(\SVGA1|pixel_col [9]),
	.datab(\SVGA1|pixel_col [8]),
	.datac(\SVGA1|pixel_col [7]),
	.datad(\TR1|LessThan2~0_combout ),
	.cin(gnd),
	.combout(\TR1|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \TR1|always1~0 .lut_mask = 16'hEAEE;
defparam \TR1|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N14
cycloneive_lcell_comb \TR1|always1~4 (
// Equation(s):
// \TR1|always1~4_combout  = (\TR1|always1~1_combout  & (!\TR1|always1~2_combout  & (\TR1|LessThan7~0_combout  & \TR1|always1~0_combout )))

	.dataa(\TR1|always1~1_combout ),
	.datab(\TR1|always1~2_combout ),
	.datac(\TR1|LessThan7~0_combout ),
	.datad(\TR1|always1~0_combout ),
	.cin(gnd),
	.combout(\TR1|always1~4_combout ),
	.cout());
// synopsys translate_off
defparam \TR1|always1~4 .lut_mask = 16'h2000;
defparam \TR1|always1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N20
cycloneive_lcell_comb \TR1|video_mode~16 (
// Equation(s):
// \TR1|video_mode~16_combout  = (\TR1|video_mode~12_combout  & ((\TR1|video_mode.01~q ) # ((\KEY[0]~input_o  & !\KEY[1]~input_o )))) # (!\TR1|video_mode~12_combout  & (\KEY[0]~input_o  & ((!\KEY[1]~input_o ))))

	.dataa(\TR1|video_mode~12_combout ),
	.datab(\KEY[0]~input_o ),
	.datac(\TR1|video_mode.01~q ),
	.datad(\KEY[1]~input_o ),
	.cin(gnd),
	.combout(\TR1|video_mode~16_combout ),
	.cout());
// synopsys translate_off
defparam \TR1|video_mode~16 .lut_mask = 16'hA0EC;
defparam \TR1|video_mode~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N21
dffeas \TR1|video_mode.01 (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\TR1|video_mode~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TR1|video_mode.01~q ),
	.prn(vcc));
// synopsys translate_off
defparam \TR1|video_mode.01 .is_wysiwyg = "true";
defparam \TR1|video_mode.01 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N14
cycloneive_lcell_comb \TR1|Selector0~6 (
// Equation(s):
// \TR1|Selector0~6_combout  = (\TR1|always1~4_combout  & \TR1|video_mode.01~q )

	.dataa(gnd),
	.datab(\TR1|always1~4_combout ),
	.datac(gnd),
	.datad(\TR1|video_mode.01~q ),
	.cin(gnd),
	.combout(\TR1|Selector0~6_combout ),
	.cout());
// synopsys translate_off
defparam \TR1|Selector0~6 .lut_mask = 16'hCC00;
defparam \TR1|Selector0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N18
cycloneive_lcell_comb \TR1|video_mode~13 (
// Equation(s):
// \TR1|video_mode~13_combout  = (\KEY[0]~input_o  & \KEY[1]~input_o )

	.dataa(gnd),
	.datab(\KEY[0]~input_o ),
	.datac(gnd),
	.datad(\KEY[1]~input_o ),
	.cin(gnd),
	.combout(\TR1|video_mode~13_combout ),
	.cout());
// synopsys translate_off
defparam \TR1|video_mode~13 .lut_mask = 16'hCC00;
defparam \TR1|video_mode~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N24
cycloneive_lcell_comb \TR1|video_mode~14 (
// Equation(s):
// \TR1|video_mode~14_combout  = (\TR1|video_mode~12_combout  & ((\TR1|video_mode.10~q ) # ((!\KEY[2]~input_o  & \TR1|video_mode~13_combout )))) # (!\TR1|video_mode~12_combout  & (!\KEY[2]~input_o  & ((\TR1|video_mode~13_combout ))))

	.dataa(\TR1|video_mode~12_combout ),
	.datab(\KEY[2]~input_o ),
	.datac(\TR1|video_mode.10~q ),
	.datad(\TR1|video_mode~13_combout ),
	.cin(gnd),
	.combout(\TR1|video_mode~14_combout ),
	.cout());
// synopsys translate_off
defparam \TR1|video_mode~14 .lut_mask = 16'hB3A0;
defparam \TR1|video_mode~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N25
dffeas \TR1|video_mode.10 (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\TR1|video_mode~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TR1|video_mode.10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \TR1|video_mode.10 .is_wysiwyg = "true";
defparam \TR1|video_mode.10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N4
cycloneive_lcell_comb \TR1|always1~3 (
// Equation(s):
// \TR1|always1~3_combout  = (\TR1|always1~1_combout  & (!\TR1|always1~2_combout  & \TR1|LessThan7~0_combout ))

	.dataa(\TR1|always1~1_combout ),
	.datab(\TR1|always1~2_combout ),
	.datac(gnd),
	.datad(\TR1|LessThan7~0_combout ),
	.cin(gnd),
	.combout(\TR1|always1~3_combout ),
	.cout());
// synopsys translate_off
defparam \TR1|always1~3 .lut_mask = 16'h2200;
defparam \TR1|always1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N20
cycloneive_lcell_comb \TR1|Selector0~4 (
// Equation(s):
// \TR1|Selector0~4_combout  = (\TR1|video_mode.10~q  & (\TR1|always1~3_combout  & \TR1|always1~0_combout ))

	.dataa(gnd),
	.datab(\TR1|video_mode.10~q ),
	.datac(\TR1|always1~3_combout ),
	.datad(\TR1|always1~0_combout ),
	.cin(gnd),
	.combout(\TR1|Selector0~4_combout ),
	.cout());
// synopsys translate_off
defparam \TR1|Selector0~4 .lut_mask = 16'hC000;
defparam \TR1|Selector0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N22
cycloneive_lcell_comb \TR1|video_mode~15 (
// Equation(s):
// \TR1|video_mode~15_combout  = (\KEY[2]~input_o  & (\TR1|video_mode~13_combout  & ((\TR1|video_mode.11~q ) # (!\KEY[3]~input_o ))))

	.dataa(\KEY[3]~input_o ),
	.datab(\KEY[2]~input_o ),
	.datac(\TR1|video_mode.11~q ),
	.datad(\TR1|video_mode~13_combout ),
	.cin(gnd),
	.combout(\TR1|video_mode~15_combout ),
	.cout());
// synopsys translate_off
defparam \TR1|video_mode~15 .lut_mask = 16'hC400;
defparam \TR1|video_mode~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N23
dffeas \TR1|video_mode.11 (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\TR1|video_mode~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TR1|video_mode.11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \TR1|video_mode.11 .is_wysiwyg = "true";
defparam \TR1|video_mode.11 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y39_N7
dffeas \SVGA1|pixel_col[1] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SVGA1|main_loop.col_count [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SVGA1|LessThan4~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SVGA1|pixel_col [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SVGA1|pixel_col[1] .is_wysiwyg = "true";
defparam \SVGA1|pixel_col[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y39_N5
dffeas \SVGA1|pixel_col[0] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SVGA1|main_loop.col_count [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SVGA1|LessThan4~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SVGA1|pixel_col [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SVGA1|pixel_col[0] .is_wysiwyg = "true";
defparam \SVGA1|pixel_col[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y39_N31
dffeas \SVGA1|pixel_col[3] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SVGA1|main_loop.col_count [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SVGA1|LessThan4~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SVGA1|pixel_col [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SVGA1|pixel_col[3] .is_wysiwyg = "true";
defparam \SVGA1|pixel_col[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y39_N25
dffeas \SVGA1|pixel_col[2] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SVGA1|main_loop.col_count [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SVGA1|LessThan4~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SVGA1|pixel_col [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SVGA1|pixel_col[2] .is_wysiwyg = "true";
defparam \SVGA1|pixel_col[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N30
cycloneive_lcell_comb \TR1|LessThan8~0 (
// Equation(s):
// \TR1|LessThan8~0_combout  = (\SVGA1|pixel_col [1]) # ((\SVGA1|pixel_col [0]) # ((\SVGA1|pixel_col [3]) # (\SVGA1|pixel_col [2])))

	.dataa(\SVGA1|pixel_col [1]),
	.datab(\SVGA1|pixel_col [0]),
	.datac(\SVGA1|pixel_col [3]),
	.datad(\SVGA1|pixel_col [2]),
	.cin(gnd),
	.combout(\TR1|LessThan8~0_combout ),
	.cout());
// synopsys translate_off
defparam \TR1|LessThan8~0 .lut_mask = 16'hFFFE;
defparam \TR1|LessThan8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N22
cycloneive_lcell_comb \TR1|LessThan8~1 (
// Equation(s):
// \TR1|LessThan8~1_combout  = (\SVGA1|pixel_col [6]) # ((\SVGA1|pixel_col [7]) # ((\TR1|LessThan8~0_combout  & \SVGA1|pixel_col [4])))

	.dataa(\TR1|LessThan8~0_combout ),
	.datab(\SVGA1|pixel_col [4]),
	.datac(\SVGA1|pixel_col [6]),
	.datad(\SVGA1|pixel_col [7]),
	.cin(gnd),
	.combout(\TR1|LessThan8~1_combout ),
	.cout());
// synopsys translate_off
defparam \TR1|LessThan8~1 .lut_mask = 16'hFFF8;
defparam \TR1|LessThan8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N2
cycloneive_lcell_comb \TR1|LessThan8~2 (
// Equation(s):
// \TR1|LessThan8~2_combout  = (\SVGA1|pixel_col [9]) # ((\SVGA1|pixel_col [8] & ((\TR1|LessThan8~1_combout ) # (\SVGA1|pixel_col [5]))))

	.dataa(\TR1|LessThan8~1_combout ),
	.datab(\SVGA1|pixel_col [9]),
	.datac(\SVGA1|pixel_col [5]),
	.datad(\SVGA1|pixel_col [8]),
	.cin(gnd),
	.combout(\TR1|LessThan8~2_combout ),
	.cout());
// synopsys translate_off
defparam \TR1|LessThan8~2 .lut_mask = 16'hFECC;
defparam \TR1|LessThan8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N8
cycloneive_lcell_comb \TR1|Selector0~5 (
// Equation(s):
// \TR1|Selector0~5_combout  = (\TR1|always1~3_combout  & (\TR1|video_mode.11~q  & \TR1|LessThan8~2_combout ))

	.dataa(\TR1|always1~3_combout ),
	.datab(gnd),
	.datac(\TR1|video_mode.11~q ),
	.datad(\TR1|LessThan8~2_combout ),
	.cin(gnd),
	.combout(\TR1|Selector0~5_combout ),
	.cout());
// synopsys translate_off
defparam \TR1|Selector0~5 .lut_mask = 16'hA000;
defparam \TR1|Selector0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N28
cycloneive_lcell_comb \TR1|Selector0~8 (
// Equation(s):
// \TR1|Selector0~8_combout  = (\TR1|Selector0~7_combout ) # ((\TR1|Selector0~6_combout ) # ((\TR1|Selector0~4_combout ) # (\TR1|Selector0~5_combout )))

	.dataa(\TR1|Selector0~7_combout ),
	.datab(\TR1|Selector0~6_combout ),
	.datac(\TR1|Selector0~4_combout ),
	.datad(\TR1|Selector0~5_combout ),
	.cin(gnd),
	.combout(\TR1|Selector0~8_combout ),
	.cout());
// synopsys translate_off
defparam \TR1|Selector0~8 .lut_mask = 16'hFFFE;
defparam \TR1|Selector0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N29
dffeas \TR1|blank_out (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\TR1|Selector0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TR1|blank_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \TR1|blank_out .is_wysiwyg = "true";
defparam \TR1|blank_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N28
cycloneive_lcell_comb \VGA_BLANK~0 (
// Equation(s):
// \VGA_BLANK~0_combout  = (\SVGA1|video_on_v~q  & (\SVGA1|video_on_h~q  & \TR1|blank_out~q ))

	.dataa(gnd),
	.datab(\SVGA1|video_on_v~q ),
	.datac(\SVGA1|video_on_h~q ),
	.datad(\TR1|blank_out~q ),
	.cin(gnd),
	.combout(\VGA_BLANK~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_BLANK~0 .lut_mask = 16'hC000;
defparam \VGA_BLANK~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N18
cycloneive_lcell_comb \SVGA1|always0~0 (
// Equation(s):
// \SVGA1|always0~0_combout  = (\SVGA1|main_loop.col_count [10]) # ((!\SVGA1|LessThan4~0_combout  & (\SVGA1|main_loop.col_count [7] & \SVGA1|main_loop.col_count [6])))

	.dataa(\SVGA1|LessThan4~0_combout ),
	.datab(\SVGA1|main_loop.col_count [7]),
	.datac(\SVGA1|main_loop.col_count [10]),
	.datad(\SVGA1|main_loop.col_count [6]),
	.cin(gnd),
	.combout(\SVGA1|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SVGA1|always0~0 .lut_mask = 16'hF4F0;
defparam \SVGA1|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N10
cycloneive_lcell_comb \SVGA1|always0~1 (
// Equation(s):
// \SVGA1|always0~1_combout  = (\SVGA1|LessThan4~1_combout ) # ((\SVGA1|always0~0_combout ) # ((!\SVGA1|main_loop.col_count [9]) # (!\SVGA1|main_loop.col_count [8])))

	.dataa(\SVGA1|LessThan4~1_combout ),
	.datab(\SVGA1|always0~0_combout ),
	.datac(\SVGA1|main_loop.col_count [8]),
	.datad(\SVGA1|main_loop.col_count [9]),
	.cin(gnd),
	.combout(\SVGA1|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \SVGA1|always0~1 .lut_mask = 16'hEFFF;
defparam \SVGA1|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N11
dffeas \SVGA1|h_sync_out (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SVGA1|always0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SVGA1|h_sync_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SVGA1|h_sync_out .is_wysiwyg = "true";
defparam \SVGA1|h_sync_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N20
cycloneive_lcell_comb \SVGA1|always0~3 (
// Equation(s):
// \SVGA1|always0~3_combout  = (\SVGA1|main_loop.row_count [1] & ((!\SVGA1|main_loop.row_count [2]))) # (!\SVGA1|main_loop.row_count [1] & ((\SVGA1|main_loop.row_count [0]) # (\SVGA1|main_loop.row_count [2])))

	.dataa(gnd),
	.datab(\SVGA1|main_loop.row_count [0]),
	.datac(\SVGA1|main_loop.row_count [1]),
	.datad(\SVGA1|main_loop.row_count [2]),
	.cin(gnd),
	.combout(\SVGA1|always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \SVGA1|always0~3 .lut_mask = 16'h0FFC;
defparam \SVGA1|always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N4
cycloneive_lcell_comb \SVGA1|always0~4 (
// Equation(s):
// \SVGA1|always0~4_combout  = (((\SVGA1|main_loop.row_count [5]) # (!\SVGA1|always0~3_combout )) # (!\SVGA1|main_loop.row_count [3])) # (!\SVGA1|always0~2_combout )

	.dataa(\SVGA1|always0~2_combout ),
	.datab(\SVGA1|main_loop.row_count [3]),
	.datac(\SVGA1|main_loop.row_count [5]),
	.datad(\SVGA1|always0~3_combout ),
	.cin(gnd),
	.combout(\SVGA1|always0~4_combout ),
	.cout());
// synopsys translate_off
defparam \SVGA1|always0~4 .lut_mask = 16'hF7FF;
defparam \SVGA1|always0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y41_N5
dffeas \SVGA1|v_sync_out (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SVGA1|always0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SVGA1|v_sync_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SVGA1|v_sync_out .is_wysiwyg = "true";
defparam \SVGA1|v_sync_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N2
cycloneive_lcell_comb \TR1|address_out[4]~0 (
// Equation(s):
// \TR1|address_out[4]~0_combout  = (!\TR1|video_mode.00~q  & ((\TR1|LessThan0~1_combout  $ (\SVGA1|pixel_rw [9])) # (!\TR1|always1~5_combout )))

	.dataa(\TR1|LessThan0~1_combout ),
	.datab(\TR1|video_mode.00~q ),
	.datac(\SVGA1|pixel_rw [9]),
	.datad(\TR1|always1~5_combout ),
	.cin(gnd),
	.combout(\TR1|address_out[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \TR1|address_out[4]~0 .lut_mask = 16'h1233;
defparam \TR1|address_out[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N12
cycloneive_lcell_comb \TR1|address_out[4]~1 (
// Equation(s):
// \TR1|address_out[4]~1_combout  = (\TR1|address_out[4]~0_combout ) # ((!\TR1|always1~4_combout  & ((\TR1|video_mode.10~q ) # (\TR1|video_mode.01~q ))))

	.dataa(\TR1|video_mode.10~q ),
	.datab(\TR1|always1~4_combout ),
	.datac(\TR1|address_out[4]~0_combout ),
	.datad(\TR1|video_mode.01~q ),
	.cin(gnd),
	.combout(\TR1|address_out[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \TR1|address_out[4]~1 .lut_mask = 16'hF3F2;
defparam \TR1|address_out[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N26
cycloneive_lcell_comb \TR1|address_out[4]~2 (
// Equation(s):
// \TR1|address_out[4]~2_combout  = (\TR1|address_out[4]~1_combout ) # ((\TR1|video_mode.11~q  & ((!\TR1|LessThan8~2_combout ) # (!\TR1|always1~3_combout ))))

	.dataa(\TR1|video_mode.11~q ),
	.datab(\TR1|always1~3_combout ),
	.datac(\TR1|address_out[4]~1_combout ),
	.datad(\TR1|LessThan8~2_combout ),
	.cin(gnd),
	.combout(\TR1|address_out[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \TR1|address_out[4]~2 .lut_mask = 16'hF2FA;
defparam \TR1|address_out[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N6
cycloneive_lcell_comb \TR1|LessThan0~4 (
// Equation(s):
// \TR1|LessThan0~4_combout  = (\TR1|LessThan0~0_combout  & !\SVGA1|pixel_rw [6])

	.dataa(gnd),
	.datab(\TR1|LessThan0~0_combout ),
	.datac(gnd),
	.datad(\SVGA1|pixel_rw [6]),
	.cin(gnd),
	.combout(\TR1|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \TR1|LessThan0~4 .lut_mask = 16'h00CC;
defparam \TR1|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N8
cycloneive_lcell_comb \TR1|LessThan0~2 (
// Equation(s):
// \TR1|LessThan0~2_combout  = (!\SVGA1|pixel_rw [4] & ((!\SVGA1|pixel_rw [2]) # (!\SVGA1|pixel_rw [3])))

	.dataa(\SVGA1|pixel_rw [3]),
	.datab(\SVGA1|pixel_rw [4]),
	.datac(gnd),
	.datad(\SVGA1|pixel_rw [2]),
	.cin(gnd),
	.combout(\TR1|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \TR1|LessThan0~2 .lut_mask = 16'h1133;
defparam \TR1|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N4
cycloneive_lcell_comb \TR1|LessThan0~3 (
// Equation(s):
// \TR1|LessThan0~3_combout  = (!\SVGA1|pixel_rw [2]) # (!\SVGA1|pixel_rw [3])

	.dataa(\SVGA1|pixel_rw [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\SVGA1|pixel_rw [2]),
	.cin(gnd),
	.combout(\TR1|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \TR1|LessThan0~3 .lut_mask = 16'h55FF;
defparam \TR1|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y38_N9
dffeas \SVGA1|pixel_rw[1] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SVGA1|main_loop.row_count [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SVGA1|LessThan5~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SVGA1|pixel_rw [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SVGA1|pixel_rw[1] .is_wysiwyg = "true";
defparam \SVGA1|pixel_rw[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y38_N19
dffeas \SVGA1|pixel_rw[0] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SVGA1|main_loop.row_count [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SVGA1|LessThan5~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SVGA1|pixel_rw [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SVGA1|pixel_rw[0] .is_wysiwyg = "true";
defparam \SVGA1|pixel_rw[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N10
cycloneive_lcell_comb \TR1|Add5~1 (
// Equation(s):
// \TR1|Add5~1_cout  = CARRY(!\SVGA1|pixel_rw [0])

	.dataa(\SVGA1|pixel_rw [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\TR1|Add5~1_cout ));
// synopsys translate_off
defparam \TR1|Add5~1 .lut_mask = 16'h0055;
defparam \TR1|Add5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N12
cycloneive_lcell_comb \TR1|Add5~2 (
// Equation(s):
// \TR1|Add5~2_combout  = (\SVGA1|pixel_rw [1] & ((\TR1|Add5~1_cout ) # (GND))) # (!\SVGA1|pixel_rw [1] & (!\TR1|Add5~1_cout ))
// \TR1|Add5~3  = CARRY((\SVGA1|pixel_rw [1]) # (!\TR1|Add5~1_cout ))

	.dataa(gnd),
	.datab(\SVGA1|pixel_rw [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\TR1|Add5~1_cout ),
	.combout(\TR1|Add5~2_combout ),
	.cout(\TR1|Add5~3 ));
// synopsys translate_off
defparam \TR1|Add5~2 .lut_mask = 16'hC3CF;
defparam \TR1|Add5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N14
cycloneive_lcell_comb \TR1|Add5~4 (
// Equation(s):
// \TR1|Add5~4_combout  = (\SVGA1|pixel_rw [2] & (\TR1|Add5~3  $ (GND))) # (!\SVGA1|pixel_rw [2] & (!\TR1|Add5~3  & VCC))
// \TR1|Add5~5  = CARRY((\SVGA1|pixel_rw [2] & !\TR1|Add5~3 ))

	.dataa(gnd),
	.datab(\SVGA1|pixel_rw [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\TR1|Add5~3 ),
	.combout(\TR1|Add5~4_combout ),
	.cout(\TR1|Add5~5 ));
// synopsys translate_off
defparam \TR1|Add5~4 .lut_mask = 16'hC30C;
defparam \TR1|Add5~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N16
cycloneive_lcell_comb \TR1|Add5~6 (
// Equation(s):
// \TR1|Add5~6_combout  = (\TR1|Add5~5  & (\SVGA1|pixel_rw [3] $ ((\SVGA1|pixel_rw [2])))) # (!\TR1|Add5~5  & ((\SVGA1|pixel_rw [3] $ (!\SVGA1|pixel_rw [2])) # (GND)))
// \TR1|Add5~7  = CARRY((\SVGA1|pixel_rw [3] $ (\SVGA1|pixel_rw [2])) # (!\TR1|Add5~5 ))

	.dataa(\SVGA1|pixel_rw [3]),
	.datab(\SVGA1|pixel_rw [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\TR1|Add5~5 ),
	.combout(\TR1|Add5~6_combout ),
	.cout(\TR1|Add5~7 ));
// synopsys translate_off
defparam \TR1|Add5~6 .lut_mask = 16'h696F;
defparam \TR1|Add5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N18
cycloneive_lcell_comb \TR1|Add5~8 (
// Equation(s):
// \TR1|Add5~8_combout  = (\TR1|Add5~7  & ((\SVGA1|pixel_rw [4] $ (!\TR1|LessThan0~3_combout )))) # (!\TR1|Add5~7  & (\SVGA1|pixel_rw [4] $ (\TR1|LessThan0~3_combout  $ (GND))))
// \TR1|Add5~9  = CARRY((!\TR1|Add5~7  & (\SVGA1|pixel_rw [4] $ (!\TR1|LessThan0~3_combout ))))

	.dataa(\SVGA1|pixel_rw [4]),
	.datab(\TR1|LessThan0~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\TR1|Add5~7 ),
	.combout(\TR1|Add5~8_combout ),
	.cout(\TR1|Add5~9 ));
// synopsys translate_off
defparam \TR1|Add5~8 .lut_mask = 16'h9609;
defparam \TR1|Add5~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N20
cycloneive_lcell_comb \TR1|Add5~10 (
// Equation(s):
// \TR1|Add5~10_combout  = (\TR1|Add5~9  & (\SVGA1|pixel_rw [5] $ ((!\TR1|LessThan0~2_combout )))) # (!\TR1|Add5~9  & ((\SVGA1|pixel_rw [5] $ (\TR1|LessThan0~2_combout )) # (GND)))
// \TR1|Add5~11  = CARRY((\SVGA1|pixel_rw [5] $ (!\TR1|LessThan0~2_combout )) # (!\TR1|Add5~9 ))

	.dataa(\SVGA1|pixel_rw [5]),
	.datab(\TR1|LessThan0~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\TR1|Add5~9 ),
	.combout(\TR1|Add5~10_combout ),
	.cout(\TR1|Add5~11 ));
// synopsys translate_off
defparam \TR1|Add5~10 .lut_mask = 16'h969F;
defparam \TR1|Add5~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N22
cycloneive_lcell_comb \TR1|Add5~12 (
// Equation(s):
// \TR1|Add5~12_combout  = (\TR1|Add5~11  & ((\TR1|LessThan0~0_combout  $ (!\SVGA1|pixel_rw [6])))) # (!\TR1|Add5~11  & (\TR1|LessThan0~0_combout  $ (\SVGA1|pixel_rw [6] $ (GND))))
// \TR1|Add5~13  = CARRY((!\TR1|Add5~11  & (\TR1|LessThan0~0_combout  $ (!\SVGA1|pixel_rw [6]))))

	.dataa(\TR1|LessThan0~0_combout ),
	.datab(\SVGA1|pixel_rw [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\TR1|Add5~11 ),
	.combout(\TR1|Add5~12_combout ),
	.cout(\TR1|Add5~13 ));
// synopsys translate_off
defparam \TR1|Add5~12 .lut_mask = 16'h9609;
defparam \TR1|Add5~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N24
cycloneive_lcell_comb \TR1|Add5~14 (
// Equation(s):
// \TR1|Add5~14_combout  = \TR1|LessThan0~4_combout  $ (\SVGA1|pixel_rw [7] $ (\TR1|Add5~13 ))

	.dataa(\TR1|LessThan0~4_combout ),
	.datab(\SVGA1|pixel_rw [7]),
	.datac(gnd),
	.datad(gnd),
	.cin(\TR1|Add5~13 ),
	.combout(\TR1|Add5~14_combout ),
	.cout());
// synopsys translate_off
defparam \TR1|Add5~14 .lut_mask = 16'h9696;
defparam \TR1|Add5~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N4
cycloneive_lcell_comb \TR1|Add3~2 (
// Equation(s):
// \TR1|Add3~2_combout  = \SVGA1|pixel_col [7] $ (((\SVGA1|pixel_col [6]) # ((\SVGA1|pixel_col [5]) # (\SVGA1|pixel_col [4]))))

	.dataa(\SVGA1|pixel_col [6]),
	.datab(\SVGA1|pixel_col [5]),
	.datac(\SVGA1|pixel_col [4]),
	.datad(\SVGA1|pixel_col [7]),
	.cin(gnd),
	.combout(\TR1|Add3~2_combout ),
	.cout());
// synopsys translate_off
defparam \TR1|Add3~2 .lut_mask = 16'h01FE;
defparam \TR1|Add3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N2
cycloneive_lcell_comb \TR1|Selector1~0 (
// Equation(s):
// \TR1|Selector1~0_combout  = (\TR1|Add5~14_combout  & ((\TR1|Selector0~5_combout ) # ((\TR1|Selector0~4_combout  & !\TR1|Add3~2_combout )))) # (!\TR1|Add5~14_combout  & (\TR1|Selector0~4_combout  & ((!\TR1|Add3~2_combout ))))

	.dataa(\TR1|Add5~14_combout ),
	.datab(\TR1|Selector0~4_combout ),
	.datac(\TR1|Selector0~5_combout ),
	.datad(\TR1|Add3~2_combout ),
	.cin(gnd),
	.combout(\TR1|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \TR1|Selector1~0 .lut_mask = 16'hA0EC;
defparam \TR1|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N18
cycloneive_lcell_comb \TR1|Add1~0 (
// Equation(s):
// \TR1|Add1~0_combout  = \SVGA1|pixel_rw [2] $ (VCC)
// \TR1|Add1~1  = CARRY(\SVGA1|pixel_rw [2])

	.dataa(gnd),
	.datab(\SVGA1|pixel_rw [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\TR1|Add1~0_combout ),
	.cout(\TR1|Add1~1 ));
// synopsys translate_off
defparam \TR1|Add1~0 .lut_mask = 16'h33CC;
defparam \TR1|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N20
cycloneive_lcell_comb \TR1|Add1~2 (
// Equation(s):
// \TR1|Add1~2_combout  = (\SVGA1|pixel_rw [3] & (!\TR1|Add1~1 )) # (!\SVGA1|pixel_rw [3] & ((\TR1|Add1~1 ) # (GND)))
// \TR1|Add1~3  = CARRY((!\TR1|Add1~1 ) # (!\SVGA1|pixel_rw [3]))

	.dataa(\SVGA1|pixel_rw [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\TR1|Add1~1 ),
	.combout(\TR1|Add1~2_combout ),
	.cout(\TR1|Add1~3 ));
// synopsys translate_off
defparam \TR1|Add1~2 .lut_mask = 16'h5A5F;
defparam \TR1|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N22
cycloneive_lcell_comb \TR1|Add1~4 (
// Equation(s):
// \TR1|Add1~4_combout  = (\SVGA1|pixel_rw [4] & ((GND) # (!\TR1|Add1~3 ))) # (!\SVGA1|pixel_rw [4] & (\TR1|Add1~3  $ (GND)))
// \TR1|Add1~5  = CARRY((\SVGA1|pixel_rw [4]) # (!\TR1|Add1~3 ))

	.dataa(\SVGA1|pixel_rw [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\TR1|Add1~3 ),
	.combout(\TR1|Add1~4_combout ),
	.cout(\TR1|Add1~5 ));
// synopsys translate_off
defparam \TR1|Add1~4 .lut_mask = 16'h5AAF;
defparam \TR1|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N24
cycloneive_lcell_comb \TR1|Add1~6 (
// Equation(s):
// \TR1|Add1~6_combout  = (\SVGA1|pixel_rw [5] & (!\TR1|Add1~5 )) # (!\SVGA1|pixel_rw [5] & ((\TR1|Add1~5 ) # (GND)))
// \TR1|Add1~7  = CARRY((!\TR1|Add1~5 ) # (!\SVGA1|pixel_rw [5]))

	.dataa(gnd),
	.datab(\SVGA1|pixel_rw [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\TR1|Add1~5 ),
	.combout(\TR1|Add1~6_combout ),
	.cout(\TR1|Add1~7 ));
// synopsys translate_off
defparam \TR1|Add1~6 .lut_mask = 16'h3C3F;
defparam \TR1|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N26
cycloneive_lcell_comb \TR1|Add1~8 (
// Equation(s):
// \TR1|Add1~8_combout  = (\SVGA1|pixel_rw [6] & ((GND) # (!\TR1|Add1~7 ))) # (!\SVGA1|pixel_rw [6] & (\TR1|Add1~7  $ (GND)))
// \TR1|Add1~9  = CARRY((\SVGA1|pixel_rw [6]) # (!\TR1|Add1~7 ))

	.dataa(\SVGA1|pixel_rw [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\TR1|Add1~7 ),
	.combout(\TR1|Add1~8_combout ),
	.cout(\TR1|Add1~9 ));
// synopsys translate_off
defparam \TR1|Add1~8 .lut_mask = 16'h5AAF;
defparam \TR1|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N28
cycloneive_lcell_comb \TR1|Add1~10 (
// Equation(s):
// \TR1|Add1~10_combout  = (\SVGA1|pixel_rw [7] & (\TR1|Add1~9  & VCC)) # (!\SVGA1|pixel_rw [7] & (!\TR1|Add1~9 ))
// \TR1|Add1~11  = CARRY((!\SVGA1|pixel_rw [7] & !\TR1|Add1~9 ))

	.dataa(\SVGA1|pixel_rw [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\TR1|Add1~9 ),
	.combout(\TR1|Add1~10_combout ),
	.cout(\TR1|Add1~11 ));
// synopsys translate_off
defparam \TR1|Add1~10 .lut_mask = 16'hA505;
defparam \TR1|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N30
cycloneive_lcell_comb \TR1|Add1~12 (
// Equation(s):
// \TR1|Add1~12_combout  = \SVGA1|pixel_rw [8] $ (\TR1|Add1~11 )

	.dataa(\SVGA1|pixel_rw [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\TR1|Add1~11 ),
	.combout(\TR1|Add1~12_combout ),
	.cout());
// synopsys translate_off
defparam \TR1|Add1~12 .lut_mask = 16'h5A5A;
defparam \TR1|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N24
cycloneive_lcell_comb \TR1|Add2~2 (
// Equation(s):
// \TR1|Add2~2_combout  = \SVGA1|pixel_rw [7] $ (((\SVGA1|pixel_rw [6]) # (!\TR1|LessThan0~0_combout )))

	.dataa(\SVGA1|pixel_rw [7]),
	.datab(\SVGA1|pixel_rw [6]),
	.datac(gnd),
	.datad(\TR1|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\TR1|Add2~2_combout ),
	.cout());
// synopsys translate_off
defparam \TR1|Add2~2 .lut_mask = 16'h6655;
defparam \TR1|Add2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N4
cycloneive_lcell_comb \TR1|Selector1~1 (
// Equation(s):
// \TR1|Selector1~1_combout  = (\TR1|Selector0~6_combout  & ((\TR1|Add2~2_combout ) # ((\TR1|Selector0~7_combout  & \TR1|Add1~12_combout )))) # (!\TR1|Selector0~6_combout  & (\TR1|Selector0~7_combout  & (\TR1|Add1~12_combout )))

	.dataa(\TR1|Selector0~6_combout ),
	.datab(\TR1|Selector0~7_combout ),
	.datac(\TR1|Add1~12_combout ),
	.datad(\TR1|Add2~2_combout ),
	.cin(gnd),
	.combout(\TR1|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \TR1|Selector1~1 .lut_mask = 16'hEAC0;
defparam \TR1|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N16
cycloneive_lcell_comb \TR1|Selector1~2 (
// Equation(s):
// \TR1|Selector1~2_combout  = (\TR1|Selector1~0_combout ) # ((\TR1|Selector1~1_combout ) # ((\TR1|address_out[4]~2_combout  & \SVGA1|pixel_rw [7])))

	.dataa(\TR1|address_out[4]~2_combout ),
	.datab(\SVGA1|pixel_rw [7]),
	.datac(\TR1|Selector1~0_combout ),
	.datad(\TR1|Selector1~1_combout ),
	.cin(gnd),
	.combout(\TR1|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \TR1|Selector1~2 .lut_mask = 16'hFFF8;
defparam \TR1|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N8
cycloneive_lcell_comb \TR1|address_out[15]~feeder (
// Equation(s):
// \TR1|address_out[15]~feeder_combout  = \TR1|Selector1~2_combout 

	.dataa(\TR1|Selector1~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\TR1|address_out[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \TR1|address_out[15]~feeder .lut_mask = 16'hAAAA;
defparam \TR1|address_out[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y36_N9
dffeas \TR1|address_out[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\TR1|address_out[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TR1|address_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \TR1|address_out[15] .is_wysiwyg = "true";
defparam \TR1|address_out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N12
cycloneive_lcell_comb \TR1|Add2~1 (
// Equation(s):
// \TR1|Add2~1_combout  = \SVGA1|pixel_rw [6] $ (!\TR1|LessThan0~0_combout )

	.dataa(gnd),
	.datab(\SVGA1|pixel_rw [6]),
	.datac(gnd),
	.datad(\TR1|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\TR1|Add2~1_combout ),
	.cout());
// synopsys translate_off
defparam \TR1|Add2~1 .lut_mask = 16'hCC33;
defparam \TR1|Add2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N30
cycloneive_lcell_comb \TR1|Selector2~1 (
// Equation(s):
// \TR1|Selector2~1_combout  = (\TR1|Add1~10_combout  & ((\TR1|Selector0~7_combout ) # ((\TR1|Selector0~6_combout  & !\TR1|Add2~1_combout )))) # (!\TR1|Add1~10_combout  & (\TR1|Selector0~6_combout  & ((!\TR1|Add2~1_combout ))))

	.dataa(\TR1|Add1~10_combout ),
	.datab(\TR1|Selector0~6_combout ),
	.datac(\TR1|Selector0~7_combout ),
	.datad(\TR1|Add2~1_combout ),
	.cin(gnd),
	.combout(\TR1|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \TR1|Selector2~1 .lut_mask = 16'hA0EC;
defparam \TR1|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N6
cycloneive_lcell_comb \TR1|Add3~1 (
// Equation(s):
// \TR1|Add3~1_combout  = \SVGA1|pixel_col [6] $ (((\SVGA1|pixel_col [4]) # (\SVGA1|pixel_col [5])))

	.dataa(\SVGA1|pixel_col [6]),
	.datab(gnd),
	.datac(\SVGA1|pixel_col [4]),
	.datad(\SVGA1|pixel_col [5]),
	.cin(gnd),
	.combout(\TR1|Add3~1_combout ),
	.cout());
// synopsys translate_off
defparam \TR1|Add3~1 .lut_mask = 16'h555A;
defparam \TR1|Add3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N16
cycloneive_lcell_comb \TR1|Selector2~0 (
// Equation(s):
// \TR1|Selector2~0_combout  = (\TR1|Add3~1_combout  & (((\TR1|Add5~12_combout  & \TR1|Selector0~5_combout )))) # (!\TR1|Add3~1_combout  & ((\TR1|Selector0~4_combout ) # ((\TR1|Add5~12_combout  & \TR1|Selector0~5_combout ))))

	.dataa(\TR1|Add3~1_combout ),
	.datab(\TR1|Selector0~4_combout ),
	.datac(\TR1|Add5~12_combout ),
	.datad(\TR1|Selector0~5_combout ),
	.cin(gnd),
	.combout(\TR1|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \TR1|Selector2~0 .lut_mask = 16'hF444;
defparam \TR1|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N8
cycloneive_lcell_comb \TR1|Selector2~2 (
// Equation(s):
// \TR1|Selector2~2_combout  = (\TR1|Selector2~1_combout ) # ((\TR1|Selector2~0_combout ) # ((\SVGA1|pixel_rw [6] & \TR1|address_out[4]~2_combout )))

	.dataa(\SVGA1|pixel_rw [6]),
	.datab(\TR1|Selector2~1_combout ),
	.datac(\TR1|Selector2~0_combout ),
	.datad(\TR1|address_out[4]~2_combout ),
	.cin(gnd),
	.combout(\TR1|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \TR1|Selector2~2 .lut_mask = 16'hFEFC;
defparam \TR1|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N22
cycloneive_lcell_comb \TR1|address_out[14]~feeder (
// Equation(s):
// \TR1|address_out[14]~feeder_combout  = \TR1|Selector2~2_combout 

	.dataa(gnd),
	.datab(\TR1|Selector2~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\TR1|address_out[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \TR1|address_out[14]~feeder .lut_mask = 16'hCCCC;
defparam \TR1|address_out[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y36_N23
dffeas \TR1|address_out[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\TR1|address_out[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TR1|address_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \TR1|address_out[14] .is_wysiwyg = "true";
defparam \TR1|address_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N2
cycloneive_lcell_comb \TR1|Add3~0 (
// Equation(s):
// \TR1|Add3~0_combout  = \SVGA1|pixel_col [4] $ (\SVGA1|pixel_col [5])

	.dataa(gnd),
	.datab(\SVGA1|pixel_col [4]),
	.datac(gnd),
	.datad(\SVGA1|pixel_col [5]),
	.cin(gnd),
	.combout(\TR1|Add3~0_combout ),
	.cout());
// synopsys translate_off
defparam \TR1|Add3~0 .lut_mask = 16'h33CC;
defparam \TR1|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N0
cycloneive_lcell_comb \TR1|Selector3~0 (
// Equation(s):
// \TR1|Selector3~0_combout  = (\TR1|Selector0~4_combout  & (((\TR1|Add5~10_combout  & \TR1|Selector0~5_combout )) # (!\TR1|Add3~0_combout ))) # (!\TR1|Selector0~4_combout  & (((\TR1|Add5~10_combout  & \TR1|Selector0~5_combout ))))

	.dataa(\TR1|Selector0~4_combout ),
	.datab(\TR1|Add3~0_combout ),
	.datac(\TR1|Add5~10_combout ),
	.datad(\TR1|Selector0~5_combout ),
	.cin(gnd),
	.combout(\TR1|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \TR1|Selector3~0 .lut_mask = 16'hF222;
defparam \TR1|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N16
cycloneive_lcell_comb \TR1|Add2~0 (
// Equation(s):
// \TR1|Add2~0_combout  = \SVGA1|pixel_rw [5] $ (((\SVGA1|pixel_rw [4]) # ((\SVGA1|pixel_rw [3] & \SVGA1|pixel_rw [2]))))

	.dataa(\SVGA1|pixel_rw [3]),
	.datab(\SVGA1|pixel_rw [4]),
	.datac(\SVGA1|pixel_rw [5]),
	.datad(\SVGA1|pixel_rw [2]),
	.cin(gnd),
	.combout(\TR1|Add2~0_combout ),
	.cout());
// synopsys translate_off
defparam \TR1|Add2~0 .lut_mask = 16'h1E3C;
defparam \TR1|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N6
cycloneive_lcell_comb \TR1|Selector3~1 (
// Equation(s):
// \TR1|Selector3~1_combout  = (\TR1|Selector0~6_combout  & ((\TR1|Add2~0_combout ) # ((\TR1|Selector0~7_combout  & \TR1|Add1~8_combout )))) # (!\TR1|Selector0~6_combout  & (\TR1|Selector0~7_combout  & (\TR1|Add1~8_combout )))

	.dataa(\TR1|Selector0~6_combout ),
	.datab(\TR1|Selector0~7_combout ),
	.datac(\TR1|Add1~8_combout ),
	.datad(\TR1|Add2~0_combout ),
	.cin(gnd),
	.combout(\TR1|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \TR1|Selector3~1 .lut_mask = 16'hEAC0;
defparam \TR1|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N26
cycloneive_lcell_comb \TR1|Selector3~2 (
// Equation(s):
// \TR1|Selector3~2_combout  = (\TR1|Selector3~0_combout ) # ((\TR1|Selector3~1_combout ) # ((\TR1|address_out[4]~2_combout  & \SVGA1|pixel_rw [5])))

	.dataa(\TR1|address_out[4]~2_combout ),
	.datab(\TR1|Selector3~0_combout ),
	.datac(\TR1|Selector3~1_combout ),
	.datad(\SVGA1|pixel_rw [5]),
	.cin(gnd),
	.combout(\TR1|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \TR1|Selector3~2 .lut_mask = 16'hFEFC;
defparam \TR1|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N20
cycloneive_lcell_comb \TR1|address_out[13]~feeder (
// Equation(s):
// \TR1|address_out[13]~feeder_combout  = \TR1|Selector3~2_combout 

	.dataa(\TR1|Selector3~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\TR1|address_out[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \TR1|address_out[13]~feeder .lut_mask = 16'hAAAA;
defparam \TR1|address_out[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y36_N21
dffeas \TR1|address_out[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\TR1|address_out[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TR1|address_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \TR1|address_out[13] .is_wysiwyg = "true";
defparam \TR1|address_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N6
cycloneive_lcell_comb \PIC1|data_rtl_0|auto_generated|rden_decode|w_anode362w[3]~0 (
// Equation(s):
// \PIC1|data_rtl_0|auto_generated|rden_decode|w_anode362w[3]~0_combout  = (\TR1|address_out [15] & (\TR1|address_out [14] & \TR1|address_out [13]))

	.dataa(gnd),
	.datab(\TR1|address_out [15]),
	.datac(\TR1|address_out [14]),
	.datad(\TR1|address_out [13]),
	.cin(gnd),
	.combout(\PIC1|data_rtl_0|auto_generated|rden_decode|w_anode362w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|rden_decode|w_anode362w[3]~0 .lut_mask = 16'hC000;
defparam \PIC1|data_rtl_0|auto_generated|rden_decode|w_anode362w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N16
cycloneive_lcell_comb \TR1|Selector16~0 (
// Equation(s):
// \TR1|Selector16~0_combout  = (\SVGA1|pixel_col [0] & !\TR1|Selector0~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SVGA1|pixel_col [0]),
	.datad(\TR1|Selector0~7_combout ),
	.cin(gnd),
	.combout(\TR1|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \TR1|Selector16~0 .lut_mask = 16'h00F0;
defparam \TR1|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N22
cycloneive_lcell_comb \TR1|Selector16~1 (
// Equation(s):
// \TR1|Selector16~1_combout  = (\TR1|Selector0~5_combout ) # ((\TR1|Selector0~4_combout  & ((\SVGA1|pixel_rw [0]))) # (!\TR1|Selector0~4_combout  & (\TR1|Selector16~0_combout )))

	.dataa(\TR1|Selector16~0_combout ),
	.datab(\TR1|Selector0~4_combout ),
	.datac(\TR1|Selector0~5_combout ),
	.datad(\SVGA1|pixel_rw [0]),
	.cin(gnd),
	.combout(\TR1|Selector16~1_combout ),
	.cout());
// synopsys translate_off
defparam \TR1|Selector16~1 .lut_mask = 16'hFEF2;
defparam \TR1|Selector16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N30
cycloneive_lcell_comb \TR1|address_out[0]~3 (
// Equation(s):
// \TR1|address_out[0]~3_combout  = (\TR1|Selector0~5_combout ) # ((!\TR1|Selector0~4_combout  & \TR1|Selector0~7_combout ))

	.dataa(\TR1|Selector0~4_combout ),
	.datab(\TR1|Selector0~7_combout ),
	.datac(gnd),
	.datad(\TR1|Selector0~5_combout ),
	.cin(gnd),
	.combout(\TR1|address_out[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \TR1|address_out[0]~3 .lut_mask = 16'hFF44;
defparam \TR1|address_out[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N12
cycloneive_lcell_comb \TR1|Selector16~2 (
// Equation(s):
// \TR1|Selector16~2_combout  = (\TR1|Selector16~1_combout  & ((\SVGA1|pixel_col [0]) # ((!\TR1|address_out[0]~3_combout )))) # (!\TR1|Selector16~1_combout  & (((\TR1|address_out[0]~3_combout  & \SVGA1|pixel_col [1]))))

	.dataa(\TR1|Selector16~1_combout ),
	.datab(\SVGA1|pixel_col [0]),
	.datac(\TR1|address_out[0]~3_combout ),
	.datad(\SVGA1|pixel_col [1]),
	.cin(gnd),
	.combout(\TR1|Selector16~2_combout ),
	.cout());
// synopsys translate_off
defparam \TR1|Selector16~2 .lut_mask = 16'hDA8A;
defparam \TR1|Selector16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N20
cycloneive_lcell_comb \TR1|address_out[0]~feeder (
// Equation(s):
// \TR1|address_out[0]~feeder_combout  = \TR1|Selector16~2_combout 

	.dataa(gnd),
	.datab(\TR1|Selector16~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\TR1|address_out[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \TR1|address_out[0]~feeder .lut_mask = 16'hCCCC;
defparam \TR1|address_out[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y39_N21
dffeas \TR1|address_out[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\TR1|address_out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TR1|address_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \TR1|address_out[0] .is_wysiwyg = "true";
defparam \TR1|address_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N4
cycloneive_lcell_comb \TR1|Add4~1 (
// Equation(s):
// \TR1|Add4~1_cout  = CARRY(!\SVGA1|pixel_col [0])

	.dataa(\SVGA1|pixel_col [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\TR1|Add4~1_cout ));
// synopsys translate_off
defparam \TR1|Add4~1 .lut_mask = 16'h0055;
defparam \TR1|Add4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N6
cycloneive_lcell_comb \TR1|Add4~2 (
// Equation(s):
// \TR1|Add4~2_combout  = (\SVGA1|pixel_col [1] & ((\TR1|Add4~1_cout ) # (GND))) # (!\SVGA1|pixel_col [1] & (!\TR1|Add4~1_cout ))
// \TR1|Add4~3  = CARRY((\SVGA1|pixel_col [1]) # (!\TR1|Add4~1_cout ))

	.dataa(\SVGA1|pixel_col [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\TR1|Add4~1_cout ),
	.combout(\TR1|Add4~2_combout ),
	.cout(\TR1|Add4~3 ));
// synopsys translate_off
defparam \TR1|Add4~2 .lut_mask = 16'hA5AF;
defparam \TR1|Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N14
cycloneive_lcell_comb \TR1|Selector0~9 (
// Equation(s):
// \TR1|Selector0~9_combout  = (!\TR1|Selector0~5_combout  & (((!\TR1|always1~3_combout ) # (!\TR1|always1~0_combout )) # (!\TR1|video_mode.10~q )))

	.dataa(\TR1|video_mode.10~q ),
	.datab(\TR1|always1~0_combout ),
	.datac(\TR1|always1~3_combout ),
	.datad(\TR1|Selector0~5_combout ),
	.cin(gnd),
	.combout(\TR1|Selector0~9_combout ),
	.cout());
// synopsys translate_off
defparam \TR1|Selector0~9 .lut_mask = 16'h007F;
defparam \TR1|Selector0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N20
cycloneive_lcell_comb \TR1|Selector15~0 (
// Equation(s):
// \TR1|Selector15~0_combout  = (\TR1|Selector0~9_combout  & (((!\TR1|address_out[0]~3_combout  & \SVGA1|pixel_col [1])))) # (!\TR1|Selector0~9_combout  & ((\SVGA1|pixel_rw [1]) # ((\TR1|address_out[0]~3_combout ))))

	.dataa(\SVGA1|pixel_rw [1]),
	.datab(\TR1|Selector0~9_combout ),
	.datac(\TR1|address_out[0]~3_combout ),
	.datad(\SVGA1|pixel_col [1]),
	.cin(gnd),
	.combout(\TR1|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \TR1|Selector15~0 .lut_mask = 16'h3E32;
defparam \TR1|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N2
cycloneive_lcell_comb \TR1|Selector15~1 (
// Equation(s):
// \TR1|Selector15~1_combout  = (\TR1|Selector15~0_combout  & ((\TR1|Add4~2_combout ) # ((!\TR1|address_out[0]~3_combout )))) # (!\TR1|Selector15~0_combout  & (((\TR1|address_out[0]~3_combout  & \SVGA1|pixel_col [2]))))

	.dataa(\TR1|Add4~2_combout ),
	.datab(\TR1|Selector15~0_combout ),
	.datac(\TR1|address_out[0]~3_combout ),
	.datad(\SVGA1|pixel_col [2]),
	.cin(gnd),
	.combout(\TR1|Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \TR1|Selector15~1 .lut_mask = 16'hBC8C;
defparam \TR1|Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N31
dffeas \TR1|address_out[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\TR1|Selector15~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TR1|address_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \TR1|address_out[1] .is_wysiwyg = "true";
defparam \TR1|address_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N0
cycloneive_lcell_comb \TR1|Selector14~0 (
// Equation(s):
// \TR1|Selector14~0_combout  = (\TR1|Selector0~7_combout  & ((\SVGA1|pixel_col [3]))) # (!\TR1|Selector0~7_combout  & (\SVGA1|pixel_col [2]))

	.dataa(\SVGA1|pixel_col [2]),
	.datab(\TR1|Selector0~7_combout ),
	.datac(gnd),
	.datad(\SVGA1|pixel_col [3]),
	.cin(gnd),
	.combout(\TR1|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \TR1|Selector14~0 .lut_mask = 16'hEE22;
defparam \TR1|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N26
cycloneive_lcell_comb \TR1|Selector14~1 (
// Equation(s):
// \TR1|Selector14~1_combout  = (\TR1|Selector0~5_combout ) # ((!\TR1|Selector0~4_combout  & \TR1|Selector14~0_combout ))

	.dataa(\TR1|Selector0~4_combout ),
	.datab(\TR1|Selector14~0_combout ),
	.datac(gnd),
	.datad(\TR1|Selector0~5_combout ),
	.cin(gnd),
	.combout(\TR1|Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \TR1|Selector14~1 .lut_mask = 16'hFF44;
defparam \TR1|Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N8
cycloneive_lcell_comb \TR1|Add4~4 (
// Equation(s):
// \TR1|Add4~4_combout  = (\SVGA1|pixel_col [2] & (!\TR1|Add4~3  & VCC)) # (!\SVGA1|pixel_col [2] & (\TR1|Add4~3  $ (GND)))
// \TR1|Add4~5  = CARRY((!\SVGA1|pixel_col [2] & !\TR1|Add4~3 ))

	.dataa(gnd),
	.datab(\SVGA1|pixel_col [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\TR1|Add4~3 ),
	.combout(\TR1|Add4~4_combout ),
	.cout(\TR1|Add4~5 ));
// synopsys translate_off
defparam \TR1|Add4~4 .lut_mask = 16'h3C03;
defparam \TR1|Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N16
cycloneive_lcell_comb \TR1|Selector14~2 (
// Equation(s):
// \TR1|Selector14~2_combout  = (\TR1|Selector14~1_combout  & ((\TR1|Selector0~9_combout ) # ((\TR1|Add4~4_combout )))) # (!\TR1|Selector14~1_combout  & (!\TR1|Selector0~9_combout  & (!\SVGA1|pixel_rw [2])))

	.dataa(\TR1|Selector14~1_combout ),
	.datab(\TR1|Selector0~9_combout ),
	.datac(\SVGA1|pixel_rw [2]),
	.datad(\TR1|Add4~4_combout ),
	.cin(gnd),
	.combout(\TR1|Selector14~2_combout ),
	.cout());
// synopsys translate_off
defparam \TR1|Selector14~2 .lut_mask = 16'hAB89;
defparam \TR1|Selector14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N1
dffeas \TR1|address_out[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\TR1|Selector14~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TR1|address_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \TR1|address_out[2] .is_wysiwyg = "true";
defparam \TR1|address_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N10
cycloneive_lcell_comb \TR1|Add4~6 (
// Equation(s):
// \TR1|Add4~6_combout  = (\SVGA1|pixel_col [3] & ((\TR1|Add4~5 ) # (GND))) # (!\SVGA1|pixel_col [3] & (!\TR1|Add4~5 ))
// \TR1|Add4~7  = CARRY((\SVGA1|pixel_col [3]) # (!\TR1|Add4~5 ))

	.dataa(\SVGA1|pixel_col [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\TR1|Add4~5 ),
	.combout(\TR1|Add4~6_combout ),
	.cout(\TR1|Add4~7 ));
// synopsys translate_off
defparam \TR1|Add4~6 .lut_mask = 16'hA5AF;
defparam \TR1|Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N24
cycloneive_lcell_comb \TR1|Add2~3 (
// Equation(s):
// \TR1|Add2~3_combout  = \SVGA1|pixel_rw [3] $ (\SVGA1|pixel_rw [2])

	.dataa(gnd),
	.datab(\SVGA1|pixel_rw [3]),
	.datac(gnd),
	.datad(\SVGA1|pixel_rw [2]),
	.cin(gnd),
	.combout(\TR1|Add2~3_combout ),
	.cout());
// synopsys translate_off
defparam \TR1|Add2~3 .lut_mask = 16'h33CC;
defparam \TR1|Add2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N6
cycloneive_lcell_comb \TR1|Selector13~0 (
// Equation(s):
// \TR1|Selector13~0_combout  = (\TR1|Selector0~9_combout  & (((!\TR1|address_out[0]~3_combout  & \SVGA1|pixel_col [3])))) # (!\TR1|Selector0~9_combout  & ((\TR1|Add2~3_combout ) # ((\TR1|address_out[0]~3_combout ))))

	.dataa(\TR1|Add2~3_combout ),
	.datab(\TR1|Selector0~9_combout ),
	.datac(\TR1|address_out[0]~3_combout ),
	.datad(\SVGA1|pixel_col [3]),
	.cin(gnd),
	.combout(\TR1|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \TR1|Selector13~0 .lut_mask = 16'h3E32;
defparam \TR1|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N14
cycloneive_lcell_comb \TR1|Add0~0 (
// Equation(s):
// \TR1|Add0~0_combout  = \SVGA1|pixel_col [4] $ (VCC)
// \TR1|Add0~1  = CARRY(\SVGA1|pixel_col [4])

	.dataa(\SVGA1|pixel_col [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\TR1|Add0~0_combout ),
	.cout(\TR1|Add0~1 ));
// synopsys translate_off
defparam \TR1|Add0~0 .lut_mask = 16'h55AA;
defparam \TR1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N12
cycloneive_lcell_comb \TR1|Selector13~1 (
// Equation(s):
// \TR1|Selector13~1_combout  = (\TR1|address_out[0]~3_combout  & ((\TR1|Selector13~0_combout  & (\TR1|Add4~6_combout )) # (!\TR1|Selector13~0_combout  & ((\TR1|Add0~0_combout ))))) # (!\TR1|address_out[0]~3_combout  & (((\TR1|Selector13~0_combout ))))

	.dataa(\TR1|address_out[0]~3_combout ),
	.datab(\TR1|Add4~6_combout ),
	.datac(\TR1|Selector13~0_combout ),
	.datad(\TR1|Add0~0_combout ),
	.cin(gnd),
	.combout(\TR1|Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \TR1|Selector13~1 .lut_mask = 16'hDAD0;
defparam \TR1|Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N27
dffeas \TR1|address_out[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\TR1|Selector13~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TR1|address_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \TR1|address_out[3] .is_wysiwyg = "true";
defparam \TR1|address_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N12
cycloneive_lcell_comb \TR1|Add4~8 (
// Equation(s):
// \TR1|Add4~8_combout  = (\SVGA1|pixel_col [4] & (\TR1|Add4~7  $ (GND))) # (!\SVGA1|pixel_col [4] & (!\TR1|Add4~7  & VCC))
// \TR1|Add4~9  = CARRY((\SVGA1|pixel_col [4] & !\TR1|Add4~7 ))

	.dataa(gnd),
	.datab(\SVGA1|pixel_col [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\TR1|Add4~7 ),
	.combout(\TR1|Add4~8_combout ),
	.cout(\TR1|Add4~9 ));
// synopsys translate_off
defparam \TR1|Add4~8 .lut_mask = 16'hC30C;
defparam \TR1|Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N12
cycloneive_lcell_comb \TR1|Add2~4 (
// Equation(s):
// \TR1|Add2~4_combout  = \SVGA1|pixel_rw [4] $ (((\SVGA1|pixel_rw [3] & \SVGA1|pixel_rw [2])))

	.dataa(\SVGA1|pixel_rw [3]),
	.datab(\SVGA1|pixel_rw [4]),
	.datac(gnd),
	.datad(\SVGA1|pixel_rw [2]),
	.cin(gnd),
	.combout(\TR1|Add2~4_combout ),
	.cout());
// synopsys translate_off
defparam \TR1|Add2~4 .lut_mask = 16'h66CC;
defparam \TR1|Add2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N22
cycloneive_lcell_comb \TR1|Selector12~0 (
// Equation(s):
// \TR1|Selector12~0_combout  = (\TR1|Add4~8_combout  & ((\TR1|Selector0~5_combout ) # ((\TR1|Selector0~4_combout  & !\TR1|Add2~4_combout )))) # (!\TR1|Add4~8_combout  & (\TR1|Selector0~4_combout  & (!\TR1|Add2~4_combout )))

	.dataa(\TR1|Add4~8_combout ),
	.datab(\TR1|Selector0~4_combout ),
	.datac(\TR1|Add2~4_combout ),
	.datad(\TR1|Selector0~5_combout ),
	.cin(gnd),
	.combout(\TR1|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \TR1|Selector12~0 .lut_mask = 16'hAE0C;
defparam \TR1|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N16
cycloneive_lcell_comb \TR1|Add0~2 (
// Equation(s):
// \TR1|Add0~2_combout  = (\SVGA1|pixel_col [5] & (\TR1|Add0~1  & VCC)) # (!\SVGA1|pixel_col [5] & (!\TR1|Add0~1 ))
// \TR1|Add0~3  = CARRY((!\SVGA1|pixel_col [5] & !\TR1|Add0~1 ))

	.dataa(gnd),
	.datab(\SVGA1|pixel_col [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\TR1|Add0~1 ),
	.combout(\TR1|Add0~2_combout ),
	.cout(\TR1|Add0~3 ));
// synopsys translate_off
defparam \TR1|Add0~2 .lut_mask = 16'hC303;
defparam \TR1|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N30
cycloneive_lcell_comb \TR1|Selector12~1 (
// Equation(s):
// \TR1|Selector12~1_combout  = (\TR1|Selector0~7_combout  & ((\TR1|Add0~2_combout ) # ((!\SVGA1|pixel_col [4] & \TR1|Selector0~6_combout )))) # (!\TR1|Selector0~7_combout  & (!\SVGA1|pixel_col [4] & (\TR1|Selector0~6_combout )))

	.dataa(\TR1|Selector0~7_combout ),
	.datab(\SVGA1|pixel_col [4]),
	.datac(\TR1|Selector0~6_combout ),
	.datad(\TR1|Add0~2_combout ),
	.cin(gnd),
	.combout(\TR1|Selector12~1_combout ),
	.cout());
// synopsys translate_off
defparam \TR1|Selector12~1 .lut_mask = 16'hBA30;
defparam \TR1|Selector12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N4
cycloneive_lcell_comb \TR1|Selector12~2 (
// Equation(s):
// \TR1|Selector12~2_combout  = (\TR1|Selector12~0_combout ) # ((\TR1|Selector12~1_combout ) # ((\SVGA1|pixel_col [4] & \TR1|address_out[4]~2_combout )))

	.dataa(\TR1|Selector12~0_combout ),
	.datab(\SVGA1|pixel_col [4]),
	.datac(\TR1|Selector12~1_combout ),
	.datad(\TR1|address_out[4]~2_combout ),
	.cin(gnd),
	.combout(\TR1|Selector12~2_combout ),
	.cout());
// synopsys translate_off
defparam \TR1|Selector12~2 .lut_mask = 16'hFEFA;
defparam \TR1|Selector12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N3
dffeas \TR1|address_out[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\TR1|Selector12~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TR1|address_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \TR1|address_out[4] .is_wysiwyg = "true";
defparam \TR1|address_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N18
cycloneive_lcell_comb \TR1|Add0~4 (
// Equation(s):
// \TR1|Add0~4_combout  = (\SVGA1|pixel_col [6] & ((GND) # (!\TR1|Add0~3 ))) # (!\SVGA1|pixel_col [6] & (\TR1|Add0~3  $ (GND)))
// \TR1|Add0~5  = CARRY((\SVGA1|pixel_col [6]) # (!\TR1|Add0~3 ))

	.dataa(gnd),
	.datab(\SVGA1|pixel_col [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\TR1|Add0~3 ),
	.combout(\TR1|Add0~4_combout ),
	.cout(\TR1|Add0~5 ));
// synopsys translate_off
defparam \TR1|Add0~4 .lut_mask = 16'h3CCF;
defparam \TR1|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N28
cycloneive_lcell_comb \TR1|Selector11~1 (
// Equation(s):
// \TR1|Selector11~1_combout  = (\TR1|Selector0~6_combout  & (((\TR1|Selector0~7_combout  & \TR1|Add0~4_combout )) # (!\TR1|Add3~0_combout ))) # (!\TR1|Selector0~6_combout  & (\TR1|Selector0~7_combout  & (\TR1|Add0~4_combout )))

	.dataa(\TR1|Selector0~6_combout ),
	.datab(\TR1|Selector0~7_combout ),
	.datac(\TR1|Add0~4_combout ),
	.datad(\TR1|Add3~0_combout ),
	.cin(gnd),
	.combout(\TR1|Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \TR1|Selector11~1 .lut_mask = 16'hC0EA;
defparam \TR1|Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N14
cycloneive_lcell_comb \TR1|Add4~10 (
// Equation(s):
// \TR1|Add4~10_combout  = (\TR1|Add4~9  & (\SVGA1|pixel_col [5] $ ((!\SVGA1|pixel_col [4])))) # (!\TR1|Add4~9  & ((\SVGA1|pixel_col [5] $ (\SVGA1|pixel_col [4])) # (GND)))
// \TR1|Add4~11  = CARRY((\SVGA1|pixel_col [5] $ (!\SVGA1|pixel_col [4])) # (!\TR1|Add4~9 ))

	.dataa(\SVGA1|pixel_col [5]),
	.datab(\SVGA1|pixel_col [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\TR1|Add4~9 ),
	.combout(\TR1|Add4~10_combout ),
	.cout(\TR1|Add4~11 ));
// synopsys translate_off
defparam \TR1|Add4~10 .lut_mask = 16'h969F;
defparam \TR1|Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N6
cycloneive_lcell_comb \TR1|Selector11~0 (
// Equation(s):
// \TR1|Selector11~0_combout  = (\TR1|Add4~10_combout  & ((\TR1|Selector0~5_combout ) # ((\TR1|Add2~0_combout  & \TR1|Selector0~4_combout )))) # (!\TR1|Add4~10_combout  & (\TR1|Add2~0_combout  & (\TR1|Selector0~4_combout )))

	.dataa(\TR1|Add4~10_combout ),
	.datab(\TR1|Add2~0_combout ),
	.datac(\TR1|Selector0~4_combout ),
	.datad(\TR1|Selector0~5_combout ),
	.cin(gnd),
	.combout(\TR1|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \TR1|Selector11~0 .lut_mask = 16'hEAC0;
defparam \TR1|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N26
cycloneive_lcell_comb \TR1|Selector11~2 (
// Equation(s):
// \TR1|Selector11~2_combout  = (\TR1|Selector11~1_combout ) # ((\TR1|Selector11~0_combout ) # ((\SVGA1|pixel_col [5] & \TR1|address_out[4]~2_combout )))

	.dataa(\SVGA1|pixel_col [5]),
	.datab(\TR1|Selector11~1_combout ),
	.datac(\TR1|Selector11~0_combout ),
	.datad(\TR1|address_out[4]~2_combout ),
	.cin(gnd),
	.combout(\TR1|Selector11~2_combout ),
	.cout());
// synopsys translate_off
defparam \TR1|Selector11~2 .lut_mask = 16'hFEFC;
defparam \TR1|Selector11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N13
dffeas \TR1|address_out[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\TR1|Selector11~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TR1|address_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \TR1|address_out[5] .is_wysiwyg = "true";
defparam \TR1|address_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N20
cycloneive_lcell_comb \TR1|Add3~3 (
// Equation(s):
// \TR1|Add3~3_combout  = (!\SVGA1|pixel_col [5] & !\SVGA1|pixel_col [4])

	.dataa(gnd),
	.datab(\SVGA1|pixel_col [5]),
	.datac(\SVGA1|pixel_col [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\TR1|Add3~3_combout ),
	.cout());
// synopsys translate_off
defparam \TR1|Add3~3 .lut_mask = 16'h0303;
defparam \TR1|Add3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N16
cycloneive_lcell_comb \TR1|Add4~12 (
// Equation(s):
// \TR1|Add4~12_combout  = (\TR1|Add4~11  & ((\SVGA1|pixel_col [6] $ (!\TR1|Add3~3_combout )))) # (!\TR1|Add4~11  & (\SVGA1|pixel_col [6] $ (\TR1|Add3~3_combout  $ (GND))))
// \TR1|Add4~13  = CARRY((!\TR1|Add4~11  & (\SVGA1|pixel_col [6] $ (!\TR1|Add3~3_combout ))))

	.dataa(\SVGA1|pixel_col [6]),
	.datab(\TR1|Add3~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\TR1|Add4~11 ),
	.combout(\TR1|Add4~12_combout ),
	.cout(\TR1|Add4~13 ));
// synopsys translate_off
defparam \TR1|Add4~12 .lut_mask = 16'h9609;
defparam \TR1|Add4~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N0
cycloneive_lcell_comb \TR1|Selector10~0 (
// Equation(s):
// \TR1|Selector10~0_combout  = (\TR1|Add2~1_combout  & (((\TR1|Add4~12_combout  & \TR1|Selector0~5_combout )))) # (!\TR1|Add2~1_combout  & ((\TR1|Selector0~4_combout ) # ((\TR1|Add4~12_combout  & \TR1|Selector0~5_combout ))))

	.dataa(\TR1|Add2~1_combout ),
	.datab(\TR1|Selector0~4_combout ),
	.datac(\TR1|Add4~12_combout ),
	.datad(\TR1|Selector0~5_combout ),
	.cin(gnd),
	.combout(\TR1|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \TR1|Selector10~0 .lut_mask = 16'hF444;
defparam \TR1|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N20
cycloneive_lcell_comb \TR1|Add0~6 (
// Equation(s):
// \TR1|Add0~6_combout  = (\SVGA1|pixel_col [7] & (!\TR1|Add0~5 )) # (!\SVGA1|pixel_col [7] & ((\TR1|Add0~5 ) # (GND)))
// \TR1|Add0~7  = CARRY((!\TR1|Add0~5 ) # (!\SVGA1|pixel_col [7]))

	.dataa(gnd),
	.datab(\SVGA1|pixel_col [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\TR1|Add0~5 ),
	.combout(\TR1|Add0~6_combout ),
	.cout(\TR1|Add0~7 ));
// synopsys translate_off
defparam \TR1|Add0~6 .lut_mask = 16'h3C3F;
defparam \TR1|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N24
cycloneive_lcell_comb \TR1|Selector10~1 (
// Equation(s):
// \TR1|Selector10~1_combout  = (\TR1|Add0~6_combout  & ((\TR1|Selector0~7_combout ) # ((\TR1|Selector0~6_combout  & !\TR1|Add3~1_combout )))) # (!\TR1|Add0~6_combout  & (\TR1|Selector0~6_combout  & ((!\TR1|Add3~1_combout ))))

	.dataa(\TR1|Add0~6_combout ),
	.datab(\TR1|Selector0~6_combout ),
	.datac(\TR1|Selector0~7_combout ),
	.datad(\TR1|Add3~1_combout ),
	.cin(gnd),
	.combout(\TR1|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \TR1|Selector10~1 .lut_mask = 16'hA0EC;
defparam \TR1|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N10
cycloneive_lcell_comb \TR1|Selector10~2 (
// Equation(s):
// \TR1|Selector10~2_combout  = (\TR1|Selector10~0_combout ) # ((\TR1|Selector10~1_combout ) # ((\SVGA1|pixel_col [6] & \TR1|address_out[4]~2_combout )))

	.dataa(\TR1|Selector10~0_combout ),
	.datab(\SVGA1|pixel_col [6]),
	.datac(\TR1|Selector10~1_combout ),
	.datad(\TR1|address_out[4]~2_combout ),
	.cin(gnd),
	.combout(\TR1|Selector10~2_combout ),
	.cout());
// synopsys translate_off
defparam \TR1|Selector10~2 .lut_mask = 16'hFEFA;
defparam \TR1|Selector10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N1
dffeas \TR1|address_out[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\TR1|Selector10~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TR1|address_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \TR1|address_out[6] .is_wysiwyg = "true";
defparam \TR1|address_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N18
cycloneive_lcell_comb \TR1|Add4~14 (
// Equation(s):
// \TR1|Add4~14_combout  = \SVGA1|pixel_col [7] $ (\TR1|Add4~13  $ (!\TR1|LessThan2~0_combout ))

	.dataa(\SVGA1|pixel_col [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(\TR1|LessThan2~0_combout ),
	.cin(\TR1|Add4~13 ),
	.combout(\TR1|Add4~14_combout ),
	.cout());
// synopsys translate_off
defparam \TR1|Add4~14 .lut_mask = 16'h5AA5;
defparam \TR1|Add4~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N18
cycloneive_lcell_comb \TR1|Selector9~0 (
// Equation(s):
// \TR1|Selector9~0_combout  = (\TR1|Selector0~4_combout  & ((\TR1|Add2~2_combout ) # ((\TR1|Selector0~6_combout  & !\TR1|Add3~2_combout )))) # (!\TR1|Selector0~4_combout  & (\TR1|Selector0~6_combout  & ((!\TR1|Add3~2_combout ))))

	.dataa(\TR1|Selector0~4_combout ),
	.datab(\TR1|Selector0~6_combout ),
	.datac(\TR1|Add2~2_combout ),
	.datad(\TR1|Add3~2_combout ),
	.cin(gnd),
	.combout(\TR1|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \TR1|Selector9~0 .lut_mask = 16'hA0EC;
defparam \TR1|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N22
cycloneive_lcell_comb \TR1|Add0~8 (
// Equation(s):
// \TR1|Add0~8_combout  = \SVGA1|pixel_col [8] $ (\TR1|Add0~7 )

	.dataa(gnd),
	.datab(\SVGA1|pixel_col [8]),
	.datac(gnd),
	.datad(gnd),
	.cin(\TR1|Add0~7 ),
	.combout(\TR1|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \TR1|Add0~8 .lut_mask = 16'h3C3C;
defparam \TR1|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N8
cycloneive_lcell_comb \TR1|Selector9~1 (
// Equation(s):
// \TR1|Selector9~1_combout  = (\TR1|Selector0~7_combout  & ((\TR1|Add0~8_combout ) # ((\SVGA1|pixel_col [7] & \TR1|address_out[4]~2_combout )))) # (!\TR1|Selector0~7_combout  & (((\SVGA1|pixel_col [7] & \TR1|address_out[4]~2_combout ))))

	.dataa(\TR1|Selector0~7_combout ),
	.datab(\TR1|Add0~8_combout ),
	.datac(\SVGA1|pixel_col [7]),
	.datad(\TR1|address_out[4]~2_combout ),
	.cin(gnd),
	.combout(\TR1|Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \TR1|Selector9~1 .lut_mask = 16'hF888;
defparam \TR1|Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N10
cycloneive_lcell_comb \TR1|Selector9~2 (
// Equation(s):
// \TR1|Selector9~2_combout  = (\TR1|Selector9~0_combout ) # ((\TR1|Selector9~1_combout ) # ((\TR1|Add4~14_combout  & \TR1|Selector0~5_combout )))

	.dataa(\TR1|Add4~14_combout ),
	.datab(\TR1|Selector0~5_combout ),
	.datac(\TR1|Selector9~0_combout ),
	.datad(\TR1|Selector9~1_combout ),
	.cin(gnd),
	.combout(\TR1|Selector9~2_combout ),
	.cout());
// synopsys translate_off
defparam \TR1|Selector9~2 .lut_mask = 16'hFFF8;
defparam \TR1|Selector9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N11
dffeas \TR1|address_out[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\TR1|Selector9~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TR1|address_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \TR1|address_out[7] .is_wysiwyg = "true";
defparam \TR1|address_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N18
cycloneive_lcell_comb \TR1|Selector8~0 (
// Equation(s):
// \TR1|Selector8~0_combout  = (\TR1|Selector0~7_combout  & (\SVGA1|pixel_rw [1])) # (!\TR1|Selector0~7_combout  & ((\SVGA1|pixel_rw [0])))

	.dataa(\SVGA1|pixel_rw [1]),
	.datab(gnd),
	.datac(\SVGA1|pixel_rw [0]),
	.datad(\TR1|Selector0~7_combout ),
	.cin(gnd),
	.combout(\TR1|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \TR1|Selector8~0 .lut_mask = 16'hAAF0;
defparam \TR1|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N8
cycloneive_lcell_comb \TR1|Selector8~1 (
// Equation(s):
// \TR1|Selector8~1_combout  = (\TR1|Selector0~5_combout ) # ((!\TR1|Selector0~4_combout  & \TR1|Selector8~0_combout ))

	.dataa(gnd),
	.datab(\TR1|Selector0~4_combout ),
	.datac(\TR1|Selector0~5_combout ),
	.datad(\TR1|Selector8~0_combout ),
	.cin(gnd),
	.combout(\TR1|Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \TR1|Selector8~1 .lut_mask = 16'hF3F0;
defparam \TR1|Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N10
cycloneive_lcell_comb \TR1|Selector8~2 (
// Equation(s):
// \TR1|Selector8~2_combout  = (\TR1|Selector8~1_combout  & ((\TR1|Selector0~9_combout ) # ((\SVGA1|pixel_rw [0])))) # (!\TR1|Selector8~1_combout  & (!\TR1|Selector0~9_combout  & (\SVGA1|pixel_col [0])))

	.dataa(\TR1|Selector8~1_combout ),
	.datab(\TR1|Selector0~9_combout ),
	.datac(\SVGA1|pixel_col [0]),
	.datad(\SVGA1|pixel_rw [0]),
	.cin(gnd),
	.combout(\TR1|Selector8~2_combout ),
	.cout());
// synopsys translate_off
defparam \TR1|Selector8~2 .lut_mask = 16'hBA98;
defparam \TR1|Selector8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N30
cycloneive_lcell_comb \TR1|address_out[8]~feeder (
// Equation(s):
// \TR1|address_out[8]~feeder_combout  = \TR1|Selector8~2_combout 

	.dataa(\TR1|Selector8~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\TR1|address_out[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \TR1|address_out[8]~feeder .lut_mask = 16'hAAAA;
defparam \TR1|address_out[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y39_N31
dffeas \TR1|address_out[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\TR1|address_out[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TR1|address_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \TR1|address_out[8] .is_wysiwyg = "true";
defparam \TR1|address_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N22
cycloneive_lcell_comb \TR1|Selector7~0 (
// Equation(s):
// \TR1|Selector7~0_combout  = (\TR1|Selector0~9_combout  & (\SVGA1|pixel_rw [1] & (!\TR1|address_out[0]~3_combout ))) # (!\TR1|Selector0~9_combout  & (((\TR1|address_out[0]~3_combout ) # (\SVGA1|pixel_col [1]))))

	.dataa(\SVGA1|pixel_rw [1]),
	.datab(\TR1|Selector0~9_combout ),
	.datac(\TR1|address_out[0]~3_combout ),
	.datad(\SVGA1|pixel_col [1]),
	.cin(gnd),
	.combout(\TR1|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \TR1|Selector7~0 .lut_mask = 16'h3B38;
defparam \TR1|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N8
cycloneive_lcell_comb \TR1|Selector7~1 (
// Equation(s):
// \TR1|Selector7~1_combout  = (\TR1|address_out[0]~3_combout  & ((\TR1|Selector7~0_combout  & ((\TR1|Add5~2_combout ))) # (!\TR1|Selector7~0_combout  & (\TR1|Add1~0_combout )))) # (!\TR1|address_out[0]~3_combout  & (((\TR1|Selector7~0_combout ))))

	.dataa(\TR1|Add1~0_combout ),
	.datab(\TR1|Add5~2_combout ),
	.datac(\TR1|address_out[0]~3_combout ),
	.datad(\TR1|Selector7~0_combout ),
	.cin(gnd),
	.combout(\TR1|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \TR1|Selector7~1 .lut_mask = 16'hCFA0;
defparam \TR1|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N25
dffeas \TR1|address_out[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\TR1|Selector7~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TR1|address_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \TR1|address_out[9] .is_wysiwyg = "true";
defparam \TR1|address_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N14
cycloneive_lcell_comb \TR1|Selector6~1 (
// Equation(s):
// \TR1|Selector6~1_combout  = (\TR1|Selector0~6_combout  & (((\TR1|Add1~2_combout  & \TR1|Selector0~7_combout )) # (!\SVGA1|pixel_rw [2]))) # (!\TR1|Selector0~6_combout  & (\TR1|Add1~2_combout  & ((\TR1|Selector0~7_combout ))))

	.dataa(\TR1|Selector0~6_combout ),
	.datab(\TR1|Add1~2_combout ),
	.datac(\SVGA1|pixel_rw [2]),
	.datad(\TR1|Selector0~7_combout ),
	.cin(gnd),
	.combout(\TR1|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \TR1|Selector6~1 .lut_mask = 16'hCE0A;
defparam \TR1|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N28
cycloneive_lcell_comb \TR1|Selector6~0 (
// Equation(s):
// \TR1|Selector6~0_combout  = (\TR1|Add5~4_combout  & ((\TR1|Selector0~5_combout ) # ((\TR1|Selector0~4_combout  & \SVGA1|pixel_col [2])))) # (!\TR1|Add5~4_combout  & (\TR1|Selector0~4_combout  & ((\SVGA1|pixel_col [2]))))

	.dataa(\TR1|Add5~4_combout ),
	.datab(\TR1|Selector0~4_combout ),
	.datac(\TR1|Selector0~5_combout ),
	.datad(\SVGA1|pixel_col [2]),
	.cin(gnd),
	.combout(\TR1|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \TR1|Selector6~0 .lut_mask = 16'hECA0;
defparam \TR1|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N0
cycloneive_lcell_comb \TR1|Selector6~2 (
// Equation(s):
// \TR1|Selector6~2_combout  = (\TR1|Selector6~1_combout ) # ((\TR1|Selector6~0_combout ) # ((\SVGA1|pixel_rw [2] & \TR1|address_out[4]~2_combout )))

	.dataa(\SVGA1|pixel_rw [2]),
	.datab(\TR1|Selector6~1_combout ),
	.datac(\TR1|address_out[4]~2_combout ),
	.datad(\TR1|Selector6~0_combout ),
	.cin(gnd),
	.combout(\TR1|Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \TR1|Selector6~2 .lut_mask = 16'hFFEC;
defparam \TR1|Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y38_N13
dffeas \TR1|address_out[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\TR1|Selector6~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TR1|address_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \TR1|address_out[10] .is_wysiwyg = "true";
defparam \TR1|address_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N10
cycloneive_lcell_comb \TR1|Selector5~0 (
// Equation(s):
// \TR1|Selector5~0_combout  = (\TR1|Selector0~4_combout  & ((\SVGA1|pixel_col [3]) # ((\TR1|Selector0~5_combout  & \TR1|Add5~6_combout )))) # (!\TR1|Selector0~4_combout  & (\TR1|Selector0~5_combout  & (\TR1|Add5~6_combout )))

	.dataa(\TR1|Selector0~4_combout ),
	.datab(\TR1|Selector0~5_combout ),
	.datac(\TR1|Add5~6_combout ),
	.datad(\SVGA1|pixel_col [3]),
	.cin(gnd),
	.combout(\TR1|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \TR1|Selector5~0 .lut_mask = 16'hEAC0;
defparam \TR1|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N0
cycloneive_lcell_comb \TR1|Selector5~1 (
// Equation(s):
// \TR1|Selector5~1_combout  = (\TR1|Add1~4_combout  & ((\TR1|Selector0~7_combout ) # ((\TR1|Add2~3_combout  & \TR1|Selector0~6_combout )))) # (!\TR1|Add1~4_combout  & (\TR1|Add2~3_combout  & (\TR1|Selector0~6_combout )))

	.dataa(\TR1|Add1~4_combout ),
	.datab(\TR1|Add2~3_combout ),
	.datac(\TR1|Selector0~6_combout ),
	.datad(\TR1|Selector0~7_combout ),
	.cin(gnd),
	.combout(\TR1|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \TR1|Selector5~1 .lut_mask = 16'hEAC0;
defparam \TR1|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N4
cycloneive_lcell_comb \TR1|Selector5~2 (
// Equation(s):
// \TR1|Selector5~2_combout  = (\TR1|Selector5~0_combout ) # ((\TR1|Selector5~1_combout ) # ((\SVGA1|pixel_rw [3] & \TR1|address_out[4]~2_combout )))

	.dataa(\TR1|Selector5~0_combout ),
	.datab(\SVGA1|pixel_rw [3]),
	.datac(\TR1|address_out[4]~2_combout ),
	.datad(\TR1|Selector5~1_combout ),
	.cin(gnd),
	.combout(\TR1|Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \TR1|Selector5~2 .lut_mask = 16'hFFEA;
defparam \TR1|Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N18
cycloneive_lcell_comb \TR1|address_out[11]~feeder (
// Equation(s):
// \TR1|address_out[11]~feeder_combout  = \TR1|Selector5~2_combout 

	.dataa(gnd),
	.datab(\TR1|Selector5~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\TR1|address_out[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \TR1|address_out[11]~feeder .lut_mask = 16'hCCCC;
defparam \TR1|address_out[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N19
dffeas \TR1|address_out[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\TR1|address_out[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TR1|address_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \TR1|address_out[11] .is_wysiwyg = "true";
defparam \TR1|address_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N10
cycloneive_lcell_comb \TR1|Selector4~1 (
// Equation(s):
// \TR1|Selector4~1_combout  = (\TR1|Selector0~6_combout  & (((\TR1|Add1~6_combout  & \TR1|Selector0~7_combout )) # (!\TR1|Add2~4_combout ))) # (!\TR1|Selector0~6_combout  & (((\TR1|Add1~6_combout  & \TR1|Selector0~7_combout ))))

	.dataa(\TR1|Selector0~6_combout ),
	.datab(\TR1|Add2~4_combout ),
	.datac(\TR1|Add1~6_combout ),
	.datad(\TR1|Selector0~7_combout ),
	.cin(gnd),
	.combout(\TR1|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \TR1|Selector4~1 .lut_mask = 16'hF222;
defparam \TR1|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N30
cycloneive_lcell_comb \TR1|Selector4~0 (
// Equation(s):
// \TR1|Selector4~0_combout  = (\SVGA1|pixel_col [4] & (((\TR1|Selector0~5_combout  & \TR1|Add5~8_combout )))) # (!\SVGA1|pixel_col [4] & ((\TR1|Selector0~4_combout ) # ((\TR1|Selector0~5_combout  & \TR1|Add5~8_combout ))))

	.dataa(\SVGA1|pixel_col [4]),
	.datab(\TR1|Selector0~4_combout ),
	.datac(\TR1|Selector0~5_combout ),
	.datad(\TR1|Add5~8_combout ),
	.cin(gnd),
	.combout(\TR1|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \TR1|Selector4~0 .lut_mask = 16'hF444;
defparam \TR1|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N8
cycloneive_lcell_comb \TR1|Selector4~2 (
// Equation(s):
// \TR1|Selector4~2_combout  = (\TR1|Selector4~1_combout ) # ((\TR1|Selector4~0_combout ) # ((\SVGA1|pixel_rw [4] & \TR1|address_out[4]~2_combout )))

	.dataa(\TR1|Selector4~1_combout ),
	.datab(\SVGA1|pixel_rw [4]),
	.datac(\TR1|address_out[4]~2_combout ),
	.datad(\TR1|Selector4~0_combout ),
	.cin(gnd),
	.combout(\TR1|Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \TR1|Selector4~2 .lut_mask = 16'hFFEA;
defparam \TR1|Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N2
cycloneive_lcell_comb \TR1|address_out[12]~feeder (
// Equation(s):
// \TR1|address_out[12]~feeder_combout  = \TR1|Selector4~2_combout 

	.dataa(gnd),
	.datab(\TR1|Selector4~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\TR1|address_out[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \TR1|address_out[12]~feeder .lut_mask = 16'hCCCC;
defparam \TR1|address_out[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y38_N3
dffeas \TR1|address_out[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\TR1|address_out[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TR1|address_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \TR1|address_out[12] .is_wysiwyg = "true";
defparam \TR1|address_out[12] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y38_N0
cycloneive_ram_block \PIC1|data_rtl_0|auto_generated|ram_block1a63 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PIC1|data_rtl_0|auto_generated|rden_decode|w_anode362w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\TR1|address_out [12],\TR1|address_out [11],\TR1|address_out [10],\TR1|address_out [9],\TR1|address_out [8],\TR1|address_out [7],\TR1|address_out [6],\TR1|address_out [5],\TR1|address_out [4],\TR1|address_out [3],\TR1|address_out [2],\TR1|address_out [1],\TR1|address_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIC1|data_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a63 .init_file = "db/lab6.ram0_de2_picture_2e6c065c.hdl.mif";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a63 .logical_ram_name = "de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ALTSYNCRAM";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a63 .operation_mode = "rom";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a63 .port_a_first_bit_number = 7;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 65536;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_width = 8;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a63 .port_a_write_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a63 .ram_block_type = "M9K";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a63 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a63 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a63 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a63 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N28
cycloneive_lcell_comb \PIC1|data_rtl_0|auto_generated|rden_decode|w_anode340w[3]~0 (
// Equation(s):
// \PIC1|data_rtl_0|auto_generated|rden_decode|w_anode340w[3]~0_combout  = (!\TR1|address_out [14] & (\TR1|address_out [15] & \TR1|address_out [13]))

	.dataa(\TR1|address_out [14]),
	.datab(gnd),
	.datac(\TR1|address_out [15]),
	.datad(\TR1|address_out [13]),
	.cin(gnd),
	.combout(\PIC1|data_rtl_0|auto_generated|rden_decode|w_anode340w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|rden_decode|w_anode340w[3]~0 .lut_mask = 16'h5000;
defparam \PIC1|data_rtl_0|auto_generated|rden_decode|w_anode340w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y43_N0
cycloneive_ram_block \PIC1|data_rtl_0|auto_generated|ram_block1a47 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PIC1|data_rtl_0|auto_generated|rden_decode|w_anode340w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\TR1|address_out [12],\TR1|address_out [11],\TR1|address_out [10],\TR1|address_out [9],\TR1|address_out [8],\TR1|address_out [7],\TR1|address_out [6],\TR1|address_out [5],\TR1|address_out [4],\TR1|address_out [3],\TR1|address_out [2],\TR1|address_out [1],\TR1|address_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIC1|data_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a47 .init_file = "db/lab6.ram0_de2_picture_2e6c065c.hdl.mif";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a47 .logical_ram_name = "de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ALTSYNCRAM";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a47 .operation_mode = "rom";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a47 .port_a_first_bit_number = 7;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 65536;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_width = 8;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a47 .port_a_write_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a47 .ram_block_type = "M9K";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a47 .mem_init3 = 2048'h000003FF00EC3870C3830C18102080C00814084182810820523E7CFFFFE00000000003FFDB0C3850C38706081870E1C30E1C3861C3870C387FFFFFFFFFE00000000003FFC10C3830C3870E181870E1C3061C3861C3870C3874FFFFFFFFE00000000003FFD1042830C28506181870E1C30E1C3861C3870C3870FFFEFFFFE00000000003FFD14C3850C38502080070E0C00E1C1841C38308387B7F7FFFFFE00000000003FFD9DE38F1F9D71E1C3C78E1D78F1C38F1C7871E3C7BFFFFFFFFE00000000003FFD9CE37FE7FFDFE2C2C5F9279F31678316771F66CED3CFDFFFFE00000000003FFD34000003EB04000020033FFFFFFE03FFFC040000EFFFFFFFFE00000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a47 .mem_init2 = 2048'h000003FFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000003FFD601FFE00EE1803000067FC7FB8383000E0081C1C7FFFFFFFFE00000000003FFCE0000100A618620203C7FE33D800000000000000290BFFFFFE00000000003FF81870010FFF1A0ABAD003FEB2A8FFFFFFFC007FFFBFFFFFFFFE00000000003FDC0000001FFF39EA4BBF4BDD64A8FFFFFFFC007FFFBFFFFFFFFE00000000003FEC0060001FFF2417FAB19FFFD8A8FFFFFFFC007FFFFFFFFFFEFE00000000003F9103E0000FFF3D4A8ABA03FFB8E8DFFBBFF40077F7FFEDFDFFDE00000000003FDFFEE0000ECDFC937EF48F760F38FFFFBFFC6077F6FF7DFFFDBE00000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a47 .mem_init1 = 2048'h000003FF7FF60000E77EC2C00010FFF7A00FFFFFFFC547FFEBFFDDFFE9E00000000003F7BFFF000083FBC5000019FFFF600F7DFEFFC507DF9FFE3E7FDFE00000000003FFFE04BBC8C1FFC0011039FBFFA00FFB7F77C507EFFFFDFDBFFFE00000000003FFE407B2C0E0818000007FFFFFC80FFFFFFFC707FFFBFDFFBFFFE00000000003FFC7000049C0C19DE0007DFE7FC00FFFFFFFC787FFFBFFBFBFFFE00000000003F7803FFFEBA0601DD4917FDFFF7C0FFAFEFDC7875FBBFC7C7FFFE00000000003F700007FAA82A0FC1F0079FFFFBE0FFFFFFFC007FFFBFFFFFFFFE00000000003F70000F98E79E37D3FC1FEFFFF3C0FFFFFFFC217FFFFFFF7FFFFE00000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a47 .mem_init0 = 2048'h000003F700000FC00023F3BFC07DFFFFAE9FFFFFFFC4D3FFFFEFF7FBFFE00000000003FF0003FF800037F3BFC03DFFFEBF9FFFFFDF89C07FFFFFFFFEFFE00000000003F7000000E00327FA37C07FFFFF8FBFFFFFFFFFFFFFFFFFFFFFFFE00000000003F7000000C800779F3FC03BFFFF3EBFFFFFFFFFFFFFFFFFFDFFFFE00000000003F7000000E00077EDFBC439FFDF8E3FFFFFFFFFFFFFFFFFFFFEFFE00000000003F7000000A00027FFFFF07FFFDF86EA6E766EF73E273722627FFFE00000000003FF000000873CE7FFFFFEFFFFFFBFFFFFDDDDDFDDDDFDFFFFFFFFE00000000003FF000000DBCF67FFFFD3FEFFFFBFF8000000000000000009BEFFE00000;
// synopsys translate_on

// Location: FF_X63_Y38_N5
dffeas \PIC1|data_rtl_0|auto_generated|address_reg_a[0] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\TR1|address_out [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIC1|data_rtl_0|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \PIC1|data_rtl_0|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y38_N15
dffeas \PIC1|data_rtl_0|auto_generated|address_reg_a[1] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\TR1|address_out [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIC1|data_rtl_0|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \PIC1|data_rtl_0|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N22
cycloneive_lcell_comb \PIC1|data_rtl_0|auto_generated|mux2|result_node[7]~27 (
// Equation(s):
// \PIC1|data_rtl_0|auto_generated|mux2|result_node[7]~27_combout  = (\PIC1|data_rtl_0|auto_generated|address_reg_a [0] & ((\PIC1|data_rtl_0|auto_generated|address_reg_a [1] & (\PIC1|data_rtl_0|auto_generated|ram_block1a63~portadataout )) # 
// (!\PIC1|data_rtl_0|auto_generated|address_reg_a [1] & ((\PIC1|data_rtl_0|auto_generated|ram_block1a47~portadataout )))))

	.dataa(\PIC1|data_rtl_0|auto_generated|ram_block1a63~portadataout ),
	.datab(\PIC1|data_rtl_0|auto_generated|ram_block1a47~portadataout ),
	.datac(\PIC1|data_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\PIC1|data_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\PIC1|data_rtl_0|auto_generated|mux2|result_node[7]~27_combout ),
	.cout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|mux2|result_node[7]~27 .lut_mask = 16'hA0C0;
defparam \PIC1|data_rtl_0|auto_generated|mux2|result_node[7]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N2
cycloneive_lcell_comb \PIC1|data_rtl_0|auto_generated|rden_decode|w_anode307w[3]~0 (
// Equation(s):
// \PIC1|data_rtl_0|auto_generated|rden_decode|w_anode307w[3]~0_combout  = (!\TR1|address_out [15] & (\TR1|address_out [14] & !\TR1|address_out [13]))

	.dataa(gnd),
	.datab(\TR1|address_out [15]),
	.datac(\TR1|address_out [14]),
	.datad(\TR1|address_out [13]),
	.cin(gnd),
	.combout(\PIC1|data_rtl_0|auto_generated|rden_decode|w_anode307w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|rden_decode|w_anode307w[3]~0 .lut_mask = 16'h0030;
defparam \PIC1|data_rtl_0|auto_generated|rden_decode|w_anode307w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y39_N0
cycloneive_ram_block \PIC1|data_rtl_0|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PIC1|data_rtl_0|auto_generated|rden_decode|w_anode307w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\TR1|address_out [12],\TR1|address_out [11],\TR1|address_out [10],\TR1|address_out [9],\TR1|address_out [8],\TR1|address_out [7],\TR1|address_out [6],\TR1|address_out [5],\TR1|address_out [4],\TR1|address_out [3],\TR1|address_out [2],\TR1|address_out [1],\TR1|address_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIC1|data_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a23 .init_file = "db/lab6.ram0_de2_picture_2e6c065c.hdl.mif";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ALTSYNCRAM";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 65536;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M9K";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a23 .mem_init3 = 2048'h000003FF001FE013E4803C780200EEF0FFFE03DFF88FFF34FFD18DEFFFE00000000003FF001F301BA7003C3C010001C67FFF03FFFC0FAA2FDFDFFDFFFFE00000000003FF141F1053E7007C7C000071F73FFF83FFFC4FFE3FFFDFFDFFFFE00000000003FF001F7013F800DF98018098FFFFFFE3FFFF2F927FFFDFFDFFDFE00000000003FF0012D013FC099E8C0080B8FFFFFFF3FFFFF3023BDFDFFDFFBFE00000000003FF00177053EB01000000007004E147F9FEFF3FF61FFF9FFDFFDFE00000000003FF001F1013C749FF7C02E037FFEFC3FBFF0077FAD8DFDFFDFFDFE00000000003FF041F705BE911DF6C017027FFFD78DFBFFFFE13BAEFDFFDFFFFE00000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a23 .mem_init2 = 2048'h000003FF001FE013D658DF6C07387FFFF7C00E7FFFF733B66ADFFDFFFFE00000000003FF001F3013EB8BDF64013C7FFFE7C0379FFFF6FDFFC75FFFFFFF600000000003FF041310526780DF74009C9FFFE559038FFFFFE7F7C7780F7FFFE00000000003FF00133002EF00E77E024C77FFF7C11FFFFFFF0FD7705FEFFFBFE00000000003FF001F4012FE03FFFC022C77FFFFF09FFFFFFC0D28507FF20F3FE00000000003FF141F2053EE031F1802FC77FFF578A1FFFFFC0FFFF21084131FE00000000003FF001F1013E3004FB002B4F7FEFB8003FFFFFC0FFFF84400301FE00000000003FF001110102C0007E0037CF1FFDD78E0FFFFEC0FFBFFBDEC31EFE00000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a23 .mem_init1 = 2048'h000003FF000120103840FAE0E67C81FFC1301F52FFEC2FFFFFBDEC63FFE00000000003FF000400018147B2006C7C002866C089A9808C0FFFFFFDEE63FFE00000000003FF80080BFF1BC79BE0AE7C6036393843B0946E0FFFFFFDEE67FFE00000000003F5E00EFFF01E04A1A0AFF58053F7C0E1B01B140C1FFFFDEE7FFFE00000000003FFF04401001E0397E0EFFD803678F8743009CFF7FFFFFDEF7BFFE00000000003F5F65700040603AFEF2FFDC0083FFE3C303F023E200FFC07E9FFE00000000003FF3FCE08801E07DBEFC7FDAFEFFFFED8207786F08BFBD7FFD0DFE00000000003FDFF44038FDA0494E0CFFDC5F7EBFEFC30184520EE5F7FFEFB3FE00000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a23 .mem_init0 = 2048'h000003FFFFD50187830781E1C7FDC0AFFFFEFC38FFDFDEE7EFFFFF7F3FE00000000003FFFFCF00B3388001C1C3FF87E7FFFFFC30DFDFDFF22EFFFFDF3FE00000000003FFBDCF00423B02000144FC8FEFFFFFA6FA7BBFDE244E15BF7FFFE00000000003FFFFC401271B8180014076C64BEE79E6D0FFEBFFE50F4C4B7FBFE00000000003F7BFC703FF2B8020004040006FFFFFC9007FD7FE052C886B7FDFE00000000003FEFFC7038E3311B001F0010007FF6EFF0007AFCFFFF8102B7F9FE00000000003FFBFC70392111801E1E07000000001F78007CFDF0600000B7FFFE00000000003FFD94400000000004000000000007E0380841A1C18000606DDFFE00000;
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N4
cycloneive_lcell_comb \PIC1|data_rtl_0|auto_generated|rden_decode|w_anode278w[3] (
// Equation(s):
// \PIC1|data_rtl_0|auto_generated|rden_decode|w_anode278w [3] = (!\TR1|address_out [14] & (!\TR1|address_out [15] & !\TR1|address_out [13]))

	.dataa(\TR1|address_out [14]),
	.datab(gnd),
	.datac(\TR1|address_out [15]),
	.datad(\TR1|address_out [13]),
	.cin(gnd),
	.combout(\PIC1|data_rtl_0|auto_generated|rden_decode|w_anode278w [3]),
	.cout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|rden_decode|w_anode278w[3] .lut_mask = 16'h0005;
defparam \PIC1|data_rtl_0|auto_generated|rden_decode|w_anode278w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y45_N0
cycloneive_ram_block \PIC1|data_rtl_0|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PIC1|data_rtl_0|auto_generated|rden_decode|w_anode278w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\TR1|address_out [12],\TR1|address_out [11],\TR1|address_out [10],\TR1|address_out [9],\TR1|address_out [8],\TR1|address_out [7],\TR1|address_out [6],\TR1|address_out [5],\TR1|address_out [4],\TR1|address_out [3],\TR1|address_out [2],\TR1|address_out [1],\TR1|address_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIC1|data_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a7 .init_file = "db/lab6.ram0_de2_picture_2e6c065c.hdl.mif";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ALTSYNCRAM";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 65536;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a7 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a7 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a7 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a7 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N30
cycloneive_lcell_comb \PIC1|data_rtl_0|auto_generated|mux2|result_node[7]~25 (
// Equation(s):
// \PIC1|data_rtl_0|auto_generated|mux2|result_node[7]~25_combout  = (!\PIC1|data_rtl_0|auto_generated|address_reg_a [0] & ((\PIC1|data_rtl_0|auto_generated|address_reg_a [1] & (\PIC1|data_rtl_0|auto_generated|ram_block1a23~portadataout )) # 
// (!\PIC1|data_rtl_0|auto_generated|address_reg_a [1] & ((\PIC1|data_rtl_0|auto_generated|ram_block1a7~portadataout )))))

	.dataa(\PIC1|data_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\PIC1|data_rtl_0|auto_generated|ram_block1a23~portadataout ),
	.datac(\PIC1|data_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\PIC1|data_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.cin(gnd),
	.combout(\PIC1|data_rtl_0|auto_generated|mux2|result_node[7]~25_combout ),
	.cout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|mux2|result_node[7]~25 .lut_mask = 16'h0D08;
defparam \PIC1|data_rtl_0|auto_generated|mux2|result_node[7]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N12
cycloneive_lcell_comb \PIC1|data_rtl_0|auto_generated|rden_decode|w_anode296w[3]~0 (
// Equation(s):
// \PIC1|data_rtl_0|auto_generated|rden_decode|w_anode296w[3]~0_combout  = (\TR1|address_out [13] & (!\TR1|address_out [14] & !\TR1|address_out [15]))

	.dataa(gnd),
	.datab(\TR1|address_out [13]),
	.datac(\TR1|address_out [14]),
	.datad(\TR1|address_out [15]),
	.cin(gnd),
	.combout(\PIC1|data_rtl_0|auto_generated|rden_decode|w_anode296w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|rden_decode|w_anode296w[3]~0 .lut_mask = 16'h000C;
defparam \PIC1|data_rtl_0|auto_generated|rden_decode|w_anode296w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y31_N0
cycloneive_ram_block \PIC1|data_rtl_0|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PIC1|data_rtl_0|auto_generated|rden_decode|w_anode296w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\TR1|address_out [12],\TR1|address_out [11],\TR1|address_out [10],\TR1|address_out [9],\TR1|address_out [8],\TR1|address_out [7],\TR1|address_out [6],\TR1|address_out [5],\TR1|address_out [4],\TR1|address_out [3],\TR1|address_out [2],\TR1|address_out [1],\TR1|address_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIC1|data_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a15 .init_file = "db/lab6.ram0_de2_picture_2e6c065c.hdl.mif";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ALTSYNCRAM";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 65536;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a15 .mem_init3 = 2048'h000003FFEFC00000000000C0000000E120400000000010000000006FDFE00000000003FFE5C00000000000C0000007E0000183F7F80009FFF2FFE037DFE00000000003F701040000015F70400000008000008037FDFFF37FF4FFE01FDFE00000000003FFDFFC0000000000460000048000008027F8FFF1FFF7FFE14F9FE00000000003F7C3040000001F114000000085E180C02FFAFFF2FFF1FFE1E01FE00000000003F7C00C00000400010000000085F080A027FBFFFAFFFDFFE0001FE00000000003F7C0080000001B610E00000AA00400A02FF8FFF3FFFDFFF0011FE00000000003F7C41400000012114000000A8EF400A027F8FFF0FFF1FFE0001F600000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a15 .mem_init2 = 2048'h000003F7C01400001400015600001E800481A02FF8BED07FFDFFE0001F600000000003F7C01000000000004480001FA14480A027F8C6F27FF1FFE0011F600000000003F5801000001000001180001DA1C480E027F8CFF27FF1FFE0400FE00000000003F34000000000000115800011A1C4002007F8FFF27FF1FFE04019600000000003F730000000010C1110000000A10280A007F8FFF27FF1FFE00035E00000000003F7D0000000001B6100000000A00000A007F8EF727FF1FFE0245AE00000000003FFD0000000001BED00000000BFF400BFE7F8EFF2FFF1FFE003FFE00000000003FFFF000000010A6B0000000087F0FFBFE7F83FD2FFF17FE003EFE00000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a15 .mem_init1 = 2048'h000003F7C3000000011C600000000085B1FFBFEFF97FF2FFF1FFE003BFE00000000003FFFCFB00011FFFEF5F00D806F81F33F0FFFFFFFF000FCE9FFFFFE00000000003F80037FFFFFFFFF7EFEFFFFFFAFF341087E7FFF000000000DFFFE00000000003F8003E3FFFDEFE799F7FFF7FF8D004109FFFFFFC000000004FFFE00000000003F8003E6F9F1EFFB63F6FFFDF0CD107F0FFFFFFFFC00000000FFFE00000000003F0003EFFFF1E0DFFFFBFFF1F0BEFFFFFFFFFFFFFF80000000FFFE00000000003F0003A7FFF10BBFFFFBFFFBFF7EFFFFFFFFFFFFFF00000000BFFE00000000003F000007FFE07FFFFFFE001FFFFFFFFFFFFFFFFFFFB00000003FFE00000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a15 .mem_init0 = 2048'h000003F00000000037FFFFFFE600FFFFFFFFFFFFFFFFFFFF80000003FFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N14
cycloneive_lcell_comb \PIC1|data_rtl_0|auto_generated|rden_decode|w_anode318w[3]~0 (
// Equation(s):
// \PIC1|data_rtl_0|auto_generated|rden_decode|w_anode318w[3]~0_combout  = (\TR1|address_out [14] & (!\TR1|address_out [15] & \TR1|address_out [13]))

	.dataa(\TR1|address_out [14]),
	.datab(gnd),
	.datac(\TR1|address_out [15]),
	.datad(\TR1|address_out [13]),
	.cin(gnd),
	.combout(\PIC1|data_rtl_0|auto_generated|rden_decode|w_anode318w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|rden_decode|w_anode318w[3]~0 .lut_mask = 16'h0A00;
defparam \PIC1|data_rtl_0|auto_generated|rden_decode|w_anode318w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y34_N0
cycloneive_ram_block \PIC1|data_rtl_0|auto_generated|ram_block1a31 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PIC1|data_rtl_0|auto_generated|rden_decode|w_anode318w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\TR1|address_out [12],\TR1|address_out [11],\TR1|address_out [10],\TR1|address_out [9],\TR1|address_out [8],\TR1|address_out [7],\TR1|address_out [6],\TR1|address_out [5],\TR1|address_out [4],\TR1|address_out [3],\TR1|address_out [2],\TR1|address_out [1],\TR1|address_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIC1|data_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a31 .init_file = "db/lab6.ram0_de2_picture_2e6c065c.hdl.mif";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ALTSYNCRAM";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a31 .operation_mode = "rom";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 65536;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a31 .port_a_write_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M9K";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a31 .mem_init3 = 2048'h000003FF00177012CCFF32FFBE7FFFFFFFFFD7FFFFFFFFFFFFFFFFEAFFE00000000003FF0017E037FFFF3FFFFE7FFDBFFFEBDFFFFFFFFFFFFFFFFFFFFFE00000000003FF001F2013C6FF1A7FBE7FFFFFF80BA7FB801F7FFFFFFFFFEFFFE00000000003FF041F3213E7FFAFFFFE7FFFE5FB8FFFFFFFF56812D4250FFFFFE00000000003FF001D1053B7633D5FDE7FF63BFE4FFFFFFFFC65294B5ACE7FFFE00000000003FF00174012FDD7B7FFFEFFFFFFFF8E7FFFFFFEFFFBFFFFF73FFFE00000000003FF0417E212FC5FBFFFFA7FFFFFDFCFFFFFFFF8E02E3E3FFFFFFFE00000000003FF00173013DFBF3F7DFC6FFFFF9F89000000000000000C07BFFFE00000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a31 .mem_init2 = 2048'h000003FF001F1013C73E4000037FFC00DFDFFFFFFFFFFFFFFFFFFFFFFFE00000000003FF041F721BCF7C4F480DDFFC003BD0004A000525D77CEFFFFFFFE00000000003FF00144011D1FB7FE7FDFFFE00238202FF003FFDCF767FBFFFFFE00000000003FF00177012CB77737FAEFFFE003ACDEA63003FFC06041F3FFFFFE00000000003FF00173036C71F7FFFFEF5FF003FFEF000003FFD0787BFEBFFFFE00000000003FF001F5017CFFFFFFFFFF1FF807FFFF1FF01BFFFFFFD9DFFFFFFE00000000003FF041EE207C1FDFFDFFFB9CFC063E7F1FFFFBFFFFBFFFCFFEF7FE00000000003FF001B301BCFFC7FDFFFD92FE0F0FFF9FFFFBFFFE5FFFFFFF7FFE00000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a31 .mem_init1 = 2048'h000003FF001F101BF7F03FDAFFF9E7F1B87FF0FEFFBFFF83FFFFEDF0BFE00000000003FF001F325BEFF03FC87FFDFFF89D7FEDFF2FBFFFDFFEFED17F9FE00000000003FF001FC013FD703FC43FFFFDFECFFFFDFF7FFFFFFFFFFFFDFFFFE00000000003FF001EE013FCF0BFC01FFFFFFDA7DFF1FFFFBFFFDFFFFEB3FFBFE00000000003FF001F3053E7F0BFC20FFFFEFFFFFDEF5C3FBFFFBFFFFFFFFF9FE00000000003FF001E1013E7702FC007FFFDFFBFFEFB9EE1BFFFF7FFEDFFFFFFE00000000003FF000F7013EA703FC403FFF3FFBFFFEBFFE3FFFFFFFFFFFFFF3FE00000000003FF041EE032D8F03FC303EFFFFFDFFFEFFFFFFFFFFFF7EDFFFB1F600000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a31 .mem_init0 = 2048'h000003FF00177013CBD01FC003E7FFFFFFFECFFFFFBFFFFF27F66FFFBFE00000000003FF04171012C7001FC00367F07FF5E3FFFFFFBFFFF1F41BFFFF9FE00000000003FF001F5013CE001EC001EFE83FFFFFFFF010FFFE69903BAFBFDFE00000000003FF001FE00383D03FE000E4FF9FFFFFFFFFF87FFC748FFFFFBFDFE00000000003FF101F3011EFF01EC000E3CCFFFFFFFFFFF81F953007F55F059FE00000000003FF001F3012C7F83960000239F7FFFFFFFFDC030000043FEC001FE00000000003FF00133012EFF03FE001007FE5FFFFFFFDE6013827082FFC001F600000000003FF101FC052FDE03DF002807FD5F0000F8FE90004178DCFEAFFDFE00000;
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N14
cycloneive_lcell_comb \PIC1|data_rtl_0|auto_generated|mux2|result_node[7]~24 (
// Equation(s):
// \PIC1|data_rtl_0|auto_generated|mux2|result_node[7]~24_combout  = (\PIC1|data_rtl_0|auto_generated|address_reg_a [0] & ((\PIC1|data_rtl_0|auto_generated|address_reg_a [1] & ((\PIC1|data_rtl_0|auto_generated|ram_block1a31~portadataout ))) # 
// (!\PIC1|data_rtl_0|auto_generated|address_reg_a [1] & (\PIC1|data_rtl_0|auto_generated|ram_block1a15~portadataout ))))

	.dataa(\PIC1|data_rtl_0|auto_generated|ram_block1a15~portadataout ),
	.datab(\PIC1|data_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\PIC1|data_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\PIC1|data_rtl_0|auto_generated|ram_block1a31~portadataout ),
	.cin(gnd),
	.combout(\PIC1|data_rtl_0|auto_generated|mux2|result_node[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|mux2|result_node[7]~24 .lut_mask = 16'hC808;
defparam \PIC1|data_rtl_0|auto_generated|mux2|result_node[7]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N13
dffeas \PIC1|data_rtl_0|auto_generated|address_reg_a[2] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\TR1|address_out [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIC1|data_rtl_0|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \PIC1|data_rtl_0|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N0
cycloneive_lcell_comb \PIC1|data_rtl_0|auto_generated|mux2|result_node[7]~26 (
// Equation(s):
// \PIC1|data_rtl_0|auto_generated|mux2|result_node[7]~26_combout  = (!\PIC1|data_rtl_0|auto_generated|address_reg_a [2] & ((\PIC1|data_rtl_0|auto_generated|mux2|result_node[7]~25_combout ) # (\PIC1|data_rtl_0|auto_generated|mux2|result_node[7]~24_combout 
// )))

	.dataa(\PIC1|data_rtl_0|auto_generated|mux2|result_node[7]~25_combout ),
	.datab(\PIC1|data_rtl_0|auto_generated|mux2|result_node[7]~24_combout ),
	.datac(\PIC1|data_rtl_0|auto_generated|address_reg_a [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\PIC1|data_rtl_0|auto_generated|mux2|result_node[7]~26_combout ),
	.cout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|mux2|result_node[7]~26 .lut_mask = 16'h0E0E;
defparam \PIC1|data_rtl_0|auto_generated|mux2|result_node[7]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N30
cycloneive_lcell_comb \PIC1|data_rtl_0|auto_generated|rden_decode|w_anode351w[3]~0 (
// Equation(s):
// \PIC1|data_rtl_0|auto_generated|rden_decode|w_anode351w[3]~0_combout  = (\TR1|address_out [15] & (\TR1|address_out [14] & !\TR1|address_out [13]))

	.dataa(gnd),
	.datab(\TR1|address_out [15]),
	.datac(\TR1|address_out [14]),
	.datad(\TR1|address_out [13]),
	.cin(gnd),
	.combout(\PIC1|data_rtl_0|auto_generated|rden_decode|w_anode351w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|rden_decode|w_anode351w[3]~0 .lut_mask = 16'h00C0;
defparam \PIC1|data_rtl_0|auto_generated|rden_decode|w_anode351w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y32_N0
cycloneive_ram_block \PIC1|data_rtl_0|auto_generated|ram_block1a55 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PIC1|data_rtl_0|auto_generated|rden_decode|w_anode351w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\TR1|address_out [12],\TR1|address_out [11],\TR1|address_out [10],\TR1|address_out [9],\TR1|address_out [8],\TR1|address_out [7],\TR1|address_out [6],\TR1|address_out [5],\TR1|address_out [4],\TR1|address_out [3],\TR1|address_out [2],\TR1|address_out [1],\TR1|address_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIC1|data_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a55 .init_file = "db/lab6.ram0_de2_picture_2e6c065c.hdl.mif";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a55 .logical_ram_name = "de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ALTSYNCRAM";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a55 .operation_mode = "rom";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 65536;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_width = 8;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a55 .port_a_write_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a55 .ram_block_type = "M9K";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a55 .mem_init3 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FE8000000000FFFFFFFFFFFFFFFFFFFFFFFFBA00000000000003E00000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a55 .mem_init2 = 2048'h000003FFFFF0000000FFFFFFFFFFFFFFFFFFFFFFFCD800000000001DBFE00000000003FFFFFFFFFFC001FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFE00000000003FFFFE1FFFFFFFFFE003FFFFFFFFFF0000FFFFFFFFFFFFFFFFFFFE00000000003FFFFC000000000009FFFFFFFFFFFFFFF60000000016FFFFFFFFFE00000000003FFC000000000000000004101080B0000000000013FFFFFFFFFFFE00000000003FFC200000000000000000000000000000000000003DFFFFFFFFFE00000000003FFDD006002007800C014306140861C2810C3850A3B3FBF7FFFFFE00000000003FFC600E007007803C0002000000008000000000010227FFFFCFFE00000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a55 .mem_init1 = 2048'h000003FFD200040020010008600104000F800000000000021EFFFFFBFFE00000000003FFDF8BF07F83FF1FF07CFDFFEF9FFEFCF9FBFFDFBF7EFBFFFDFFE00000000003FFCE0BC07E97F6BFB47CFDFFEFDFFEBCE9FBFFDFBF536F0E3FFFE00000000003FFCF13C29E16F337D4648D3A6C99E2E4993870C1A77AFFFF9FFFE00000000003FFC007E03F15F88FC40C9C1A0091E2E0C91A140830609FFFFFFFE00000000003FFC01FF07FC3FE1FF00C8C1A2091E2E0C91A16183060AFFFFFFFE00000000003FFC01FF07FC3FE1FF00C9C1E28D0E2E0C91B3C183168BDFFFFFFE00000000003FFC09FF07F87FE2FE044070E0CC9C3809B0E2C09933E74FDFFFFE00000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a55 .mem_init0 = 2048'h000003FFC087F0FF87FEBFFC44070E04C5C3848B1E1C49930E3DFDFFFFE00000000003FF0063E07F97FE1FB454870E04C1C3848B1E3C49930E7DFFFFFFE00000000003FE0063C01E01F20F9044870E46CFCB848B0E1D0D9F06F97FFFFFE00000000003FE000FFC7FE3FF3FF87CF5EFC7CFFEBCF9F9FFDF9F3E79FC3FFFE00000000003FE603C00000000000078F5EFCFCFDFBCF9EFFF8F9FBEF9FEBFFFE00000000003FEF81B800000000000060FEFDF4FDDA10F5D1830D0DF8FFDDFFFE00000000003FEF873C000000000001C70E1438F1C286143870C7FFFFFFFFFFFE00000000003FE705C00000000000000204081000000000000001073FFFFFFFFE00000;
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N24
cycloneive_lcell_comb \PIC1|data_rtl_0|auto_generated|rden_decode|w_anode329w[3]~0 (
// Equation(s):
// \PIC1|data_rtl_0|auto_generated|rden_decode|w_anode329w[3]~0_combout  = (!\TR1|address_out [14] & (\TR1|address_out [15] & !\TR1|address_out [13]))

	.dataa(\TR1|address_out [14]),
	.datab(gnd),
	.datac(\TR1|address_out [15]),
	.datad(\TR1|address_out [13]),
	.cin(gnd),
	.combout(\PIC1|data_rtl_0|auto_generated|rden_decode|w_anode329w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|rden_decode|w_anode329w[3]~0 .lut_mask = 16'h0050;
defparam \PIC1|data_rtl_0|auto_generated|rden_decode|w_anode329w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y28_N0
cycloneive_ram_block \PIC1|data_rtl_0|auto_generated|ram_block1a39 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PIC1|data_rtl_0|auto_generated|rden_decode|w_anode329w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\TR1|address_out [12],\TR1|address_out [11],\TR1|address_out [10],\TR1|address_out [9],\TR1|address_out [8],\TR1|address_out [7],\TR1|address_out [6],\TR1|address_out [5],\TR1|address_out [4],\TR1|address_out [3],\TR1|address_out [2],\TR1|address_out [1],\TR1|address_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIC1|data_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a39 .init_file = "db/lab6.ram0_de2_picture_2e6c065c.hdl.mif";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ALTSYNCRAM";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a39 .operation_mode = "rom";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 65536;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 8;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a39 .port_a_write_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M9K";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a39 .mem_init3 = 2048'h000003FF000000C5BFEFFFFFDBFFFFFFA6AE7FFFFFFFFFFFFFFFFFFF7FE00000000003F700000087F067FDBFFFFFEFFFBFADFFFFFFFFFFFFFFFFFEFFFFE00000000003FF000000C7F067FFFCFFFFFFFFBFCFFFFFFFFFFFFFFD5FFEFF7FE00000000003F7000000F7C0671D86FFFBFFFFBF8A7800000000005428FEFFFFE00000000003F7000000C7C032FFFF7FF9D6979FEFF00000000000000007FFFFE00000000003F7000000E5E0301FFFBFFCFAD4AE8FF00000000000000011FFFFE00000000003F7000000A7FFF8AFFFFFECBFFEFFFBE1F0040800002A40FD7FFFE00000000003F7000000E0003FEFFFFFFCF7FEDFFBE1FFFFFFFFFFFFFFFF7FFFE00000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a39 .mem_init2 = 2048'h000003F7000000A3C01FFFFFFFFDFFB3F7CBC0000000000000000F7FFFE00000000003FF00000080E00DFFFFFFFCFFFFF7EBE000000000000000037FFFE00000000003F7000000C000ABFFFFFFA4F6DBF7EBE0000000000000000F7FFFE00000000003F70010008021BBFFFFFFFBFFFFEA0BE3FFFFFFFFFFFFFFFF7FFFE00000000003F783FF60808011FFBFFFBFFFFFFB8863FFFFFFFFFFFFFFFB7FFFE00000000003F783FFC0C00401000830FFFFFFFA0BE3FFFFFFFFFFFFFFFFFFFFE00000000003F78020008243C10449AC7FE7FFFB8AE3FFFFFFFFFFFFFFFFFFFFE00000000003F700001FF8FFFC400003DFFFFFF38BE3FFFFFFFFFFFFFFFBFFFFE00000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a39 .mem_init1 = 2048'h000003FF07C023DBFFFE1FFFFDFFF7FFFB8B63FFFFFFFFFFFFFFFBFC7FE00000000003FFE7FFE203FFFE3FFFFE7BFFFFFB8B63FFFFFFFFFFFFFFFBEDFFE00000000003FFD40FFFF3FFFFAFFFFE7BFFFDFB8A63FFFFFFFFFFFFFFFBEE7FE00000000003FF01000015FFFCE7FFFE73FFFFFB8A63FFFFFFFFFFFFFFFBFFFFE00000000003FF00000015FFFF7FFFFE77FFFFFA8A63FFFFFFFFFFFFFFFBFFFFE00000000003FF00012015BFFFFFFFFE7EFFFFFE4BE3FFFFFFFFFFFFFFFBFFFFE00000000003FF0001305507FF7FFFFEDCAD25AE0BE3FFFFFFFFFFFFFFFBFDFFE00000000003FF00000010073F3FFDFE7EFFFFFC4BE3FFFFFFFFFFFFFFFBED7FE00000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a39 .mem_init0 = 2048'h000003FF041E00139F1FBFFFFE7FFFFFFFFBE3FFFFFFFFFFFFFFFBFC7FE00000000003FF001EE016FD787FFFFE47FFFFFFFF63FFFFFFFFFFFFFFFBEFFFE00000000003FF00175012EF2F7FFFFE5BFFFFFFFF6000000000000000076EBFE00000000003FF00133017EFFFEF9FFE7FFFFFFFFF60FFEEFFFFFFFFFFFF6FFFE00000000003FF001E5013CF7F3FFFFE5F6C47F7FF61FFFFFFFFFFFFFFFF67FFE00000000003FF001EE00BC13F3FFFFE7FB0000FFF61FFFFFFFFFFFFFFFF6FFFE00000000003FF041C52139FFF35BFFE7F83FF3FFF6000000000000000076EFFE00000000003FF00171012CFFF2BFFFE7F81FD3FFFF800000000000C3FFF7FFFE00000;
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N28
cycloneive_lcell_comb \PIC1|data_rtl_0|auto_generated|mux2|result_node[7]~28 (
// Equation(s):
// \PIC1|data_rtl_0|auto_generated|mux2|result_node[7]~28_combout  = (!\PIC1|data_rtl_0|auto_generated|address_reg_a [0] & ((\PIC1|data_rtl_0|auto_generated|address_reg_a [1] & (\PIC1|data_rtl_0|auto_generated|ram_block1a55~portadataout )) # 
// (!\PIC1|data_rtl_0|auto_generated|address_reg_a [1] & ((\PIC1|data_rtl_0|auto_generated|ram_block1a39~portadataout )))))

	.dataa(\PIC1|data_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\PIC1|data_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\PIC1|data_rtl_0|auto_generated|ram_block1a55~portadataout ),
	.datad(\PIC1|data_rtl_0|auto_generated|ram_block1a39~portadataout ),
	.cin(gnd),
	.combout(\PIC1|data_rtl_0|auto_generated|mux2|result_node[7]~28_combout ),
	.cout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|mux2|result_node[7]~28 .lut_mask = 16'h3120;
defparam \PIC1|data_rtl_0|auto_generated|mux2|result_node[7]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N12
cycloneive_lcell_comb \PIC1|data_rtl_0|auto_generated|mux2|result_node[7]~29 (
// Equation(s):
// \PIC1|data_rtl_0|auto_generated|mux2|result_node[7]~29_combout  = (\PIC1|data_rtl_0|auto_generated|mux2|result_node[7]~26_combout ) # ((\PIC1|data_rtl_0|auto_generated|address_reg_a [2] & ((\PIC1|data_rtl_0|auto_generated|mux2|result_node[7]~27_combout ) 
// # (\PIC1|data_rtl_0|auto_generated|mux2|result_node[7]~28_combout ))))

	.dataa(\PIC1|data_rtl_0|auto_generated|mux2|result_node[7]~27_combout ),
	.datab(\PIC1|data_rtl_0|auto_generated|mux2|result_node[7]~26_combout ),
	.datac(\PIC1|data_rtl_0|auto_generated|address_reg_a [2]),
	.datad(\PIC1|data_rtl_0|auto_generated|mux2|result_node[7]~28_combout ),
	.cin(gnd),
	.combout(\PIC1|data_rtl_0|auto_generated|mux2|result_node[7]~29_combout ),
	.cout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|mux2|result_node[7]~29 .lut_mask = 16'hFCEC;
defparam \PIC1|data_rtl_0|auto_generated|mux2|result_node[7]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y34_N0
cycloneive_ram_block \PIC1|data_rtl_0|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PIC1|data_rtl_0|auto_generated|rden_decode|w_anode318w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\TR1|address_out [12],\TR1|address_out [11],\TR1|address_out [10],\TR1|address_out [9],\TR1|address_out [8],\TR1|address_out [7],\TR1|address_out [6],\TR1|address_out [5],\TR1|address_out [4],\TR1|address_out [3],\TR1|address_out [2],\TR1|address_out [1],\TR1|address_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIC1|data_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a29 .init_file = "db/lab6.ram0_de2_picture_2e6c065c.hdl.mif";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ALTSYNCRAM";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 65536;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M9K";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a29 .mem_init3 = 2048'h000003FF00127002CC000000004003F80008000C407FFFFFFFFBF8099FE00000000003FF0013E0127C001DAEF86001B80008000080008000800000089F600000000003FF001620128400925F20C003F800098000000500080000FCCD9FE00000000003FF041F3213A640075F706003E0010FDFFFFFA00000000001A89FE00000000003FF000D1011A6000559504000003C07C000000005294B5AC02D9FE00000000003FF0016401284008000006000001D8C40000006EB7ADFFFE1289F600000000003FF04132212FC000000004000001D0800000000E02A1E3F68CD9FE00000000003FF0012300246000000006000000C080000000000000000002D9FE00000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a29 .mem_init2 = 2048'h000003FF0013101282000000034000001F8FE0F80C07AC300E03C3CF9FE00000000003FF041C22138E000A4001C0000003800000000000C77CE000C29FE00000000003FF000040111001000005E0000002800061001FE0C7564030031FE00000000003FF001670128B00516AAAB000000001E0010037FC00000000001F600000000003FF00171012C20054002A3000000000700000000000000308001F600000000003FF00161002CE0000000001C0000001B00001800180000000141FE00000000003FF0416E202C00000000001C00000012000018001808600022F1FE00000000003FF000A200386000000000000000001E000018001006EE31B541F600000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a29 .mem_init1 = 2048'h000003FF00011013A20000000001C0000075E0000180010206BB09E01F600000000003FF101F3242C200000000011C00002D20000100010606D0C1401F600000000003FF001FC012FC00000000003C000071F00001800106049000C01F600000000003FF001EE012E40000000001FE00005DF0000180010000F081C01F600000000003FF001F3052E60000000001FE000071C35C0180010000E700001F600000000003FF000C1011A200000000003C000000F092E1000104008C00C01F600000000003FF000C301180000000000032000001E0714180010606D300C01FE00000000003FF0016E012D8000000000000000001E00001000181F08501FB1F200000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a29 .mem_init0 = 2048'h000003FF00127002CA000000000000000000C0000180018920E6666E1FE00000000003FF04131012C20000000000000000000000018001900000E9FF9FA00000000003FF00165002CC0000000000000000000000000000000000AD801F600000000003FF001DE001800000000000000000000000003FFC00000000001F600000000003FF101F2001CE000000000008F000000000001F9500001540001F600000000003FF00170012C2000000000019B0000000000000000000002C001F400000000003FF001330024F00000000006CE00000000000002807080F2C001F400000000003FF10174052FC000000000073E00000000000000007088FE05F9F600000;
// synopsys translate_on

// Location: M9K_X64_Y33_N0
cycloneive_ram_block \PIC1|data_rtl_0|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PIC1|data_rtl_0|auto_generated|rden_decode|w_anode296w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\TR1|address_out [12],\TR1|address_out [11],\TR1|address_out [10],\TR1|address_out [9],\TR1|address_out [8],\TR1|address_out [7],\TR1|address_out [6],\TR1|address_out [5],\TR1|address_out [4],\TR1|address_out [3],\TR1|address_out [2],\TR1|address_out [1],\TR1|address_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIC1|data_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a13 .init_file = "db/lab6.ram0_de2_picture_2e6c065c.hdl.mif";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ALTSYNCRAM";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 65536;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a13 .mem_init3 = 2048'h000003FFEFC0000000000000000000E00000000000000000000000001F800000000003FFE5C000000000004000000080000000E0080008FFF2F9803242800000000003F701000000015F70400000008000000027F8F5F27124004006C0800000000003FFDFFC0000000000460000048000000027F8FFE1B12702000000800000000003F7C2000000001F11400000008540800027FAFFF29D0100000000000000000003F7C00C00000400010000000085E0802027FAFFF2AC1D00000000000000000003F7C0080000001B610E00000A2004002027F8FFF38C0D00000100000000000003F7C41400000012110000000A00B0002027F8FFF0AC0100000000000000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a13 .mem_init2 = 2048'h000003F7C01400001000001600001E0004812027F8BED03C0130000000000000000003F7C00000000000000480001FA140802027F8C6F05E1160000010000000000003F58010000010000011800015A1C4802027F8CFF00C803600000E400000000003F340000000000001158000018184002007F8FFF01E7001000019400000000003F71000000000041100000000A000802007F87FF03FF01A000015E00000000003F7D0000000000B2100000000A000000007F8AF723FF00000045AE00000000003FFD1000000000BED000000009FF4001FE7F8AF72FF90080003FFE00000000003FFBF000000010A2B0000000007F0FF1FE7F83FC0FFF0000003EFE00000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a13 .mem_init1 = 2048'h000003F7C00000000118610000000085B0FFBFE6F97FF2FFE03FA0001FE00000000003FFC0FB000119EBAF5F00D8060010301087FFFFFF000FCE9FFFFFE00000000003F80037FFFFFFFFF7EEEFFFFFFAFF341087E7FFF000000000DFFFE00000000003F8000E3FF2D0FE79936FFF7FF8D004109FFFFFFC000000004FFFE00000000003F8001E2F9608FFB63B44DFDF0CD107F0FFFFFFFFC00000000FFFE00000000003F0000E7F8E020DFFFFAFFF1F0BEFFFFFFFFFFFFFF80000000FFFE00000000003F0003A7FFF10BBFFFFB797BFF7AFFFFFFFFFFFFFF00000000BFFE00000000003F00000056C07FFFFFFC0017FFFFFFFFFFFFFFFFFFB00000003FFE00000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a13 .mem_init0 = 2048'h000003F00000000037FFFFFFE600FFFFFFFFFFFFFFFFFFFF80000003FFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N2
cycloneive_lcell_comb \PIC1|data_rtl_0|auto_generated|mux2|result_node[5]~30 (
// Equation(s):
// \PIC1|data_rtl_0|auto_generated|mux2|result_node[5]~30_combout  = (\PIC1|data_rtl_0|auto_generated|address_reg_a [0] & ((\PIC1|data_rtl_0|auto_generated|address_reg_a [1] & (\PIC1|data_rtl_0|auto_generated|ram_block1a29~portadataout )) # 
// (!\PIC1|data_rtl_0|auto_generated|address_reg_a [1] & ((\PIC1|data_rtl_0|auto_generated|ram_block1a13~portadataout )))))

	.dataa(\PIC1|data_rtl_0|auto_generated|ram_block1a29~portadataout ),
	.datab(\PIC1|data_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\PIC1|data_rtl_0|auto_generated|ram_block1a13~portadataout ),
	.datad(\PIC1|data_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\PIC1|data_rtl_0|auto_generated|mux2|result_node[5]~30_combout ),
	.cout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|mux2|result_node[5]~30 .lut_mask = 16'h88C0;
defparam \PIC1|data_rtl_0|auto_generated|mux2|result_node[5]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y38_N0
cycloneive_ram_block \PIC1|data_rtl_0|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PIC1|data_rtl_0|auto_generated|rden_decode|w_anode307w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\TR1|address_out [12],\TR1|address_out [11],\TR1|address_out [10],\TR1|address_out [9],\TR1|address_out [8],\TR1|address_out [7],\TR1|address_out [6],\TR1|address_out [5],\TR1|address_out [4],\TR1|address_out [3],\TR1|address_out [2],\TR1|address_out [1],\TR1|address_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIC1|data_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a21 .init_file = "db/lab6.ram0_de2_picture_2e6c065c.hdl.mif";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ALTSYNCRAM";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 65536;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a21 .mem_init3 = 2048'h000003FF001FA002C400000000002EF0000003800001FE14280000E1DF800000000003FF001D3013860000000000000000000000000BAA2BDA00013E1A000000000003FF140F1013A20000000000000000000180000FFE3A798001FF5F000000000003FF001F2002C0001600000000FE00000180000F923A7A00317F9C000000000003FF0012C0127C00000000000080000003808F03023BDB0011FF9F000000000003FF00137002C30000000000000000000000000E341FF88570EF96000000000003FF00171013C3009020000000008440018000060058D80011FF1E000000000003FF041D304380009020000006F4C5600180000000000F9C71FF18000000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a21 .mem_init2 = 2048'h000003FF001FE013D4085E20000066BCC7C00802006312202AC361BED8000000000003FF001F2003CA001C20000066FCC6C000020072D0E5834805FE50000000000003FF0413005262001B200000966CC540000200622226407804174E000000000003FF001330024C000020000076FEC7C0000200610C82305FE24100000000000003FF00130012FC0300000000567C43D0000200640000007FF00500000000000003FF040D2043840310000000567C45700002006400E00000000000000000000003FF00071003A2004F800000720043800002006400600000003000000000000003FF00011000240000000000F00005700002006000E002100001E8000000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a21 .mem_init1 = 2048'h000003FF0000201038000000E00000FF01300000000003F0039C0003F0000000000003FF0004000000028000600000284440000080000000098CC223F0000000000003FF000003ED000381C0800000060120000294660FEFFA384A23F8000000000003F5C00000201E0080008301800207C0000000040C0FFAB0C427F0000000000003FFF04400001E0381C0E3398020000004200001F7FFFBBDE43BF4000000000003F5F64200000603810D2369800000000430350000000FBC0729F6000000000003FF3FC600001E0381CE03798FE777EEC000700000000BD7E9D0DE000000000003FDFF44030CCA008060033905E000000000000100000339FCBA1D000000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a21 .mem_init0 = 2048'h000003FFFFC50081030381C1C34180A31726C000721EC8000339DE7B1F000000000003FFFFC30001300000C1010107E3566AC4204398CFC0000000461F000000000003FFBDC3000033000001407C0FE777EE8460008CC60400000A02DF800000000003FFFFC000011300000040768641C838C000530AC000020000021FA00000000003F7BFC301C7230000000000000367ECC0007201EA00000000021F400000000003FEFFC3030C331FF001E0000003572CC0000201C800E00000021F000000000003FFBFC30312111800A1E0000000000000000781DE00000000521F800000000003FFD9400000000000000000000000700000801200000000069D1F800000;
// synopsys translate_on

// Location: M9K_X64_Y39_N0
cycloneive_ram_block \PIC1|data_rtl_0|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PIC1|data_rtl_0|auto_generated|rden_decode|w_anode278w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\TR1|address_out [12],\TR1|address_out [11],\TR1|address_out [10],\TR1|address_out [9],\TR1|address_out [8],\TR1|address_out [7],\TR1|address_out [6],\TR1|address_out [5],\TR1|address_out [4],\TR1|address_out [3],\TR1|address_out [2],\TR1|address_out [1],\TR1|address_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIC1|data_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a5 .init_file = "db/lab6.ram0_de2_picture_2e6c065c.hdl.mif";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ALTSYNCRAM";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65536;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a5 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a5 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a5 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a5 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N24
cycloneive_lcell_comb \PIC1|data_rtl_0|auto_generated|mux2|result_node[5]~31 (
// Equation(s):
// \PIC1|data_rtl_0|auto_generated|mux2|result_node[5]~31_combout  = (!\PIC1|data_rtl_0|auto_generated|address_reg_a [0] & ((\PIC1|data_rtl_0|auto_generated|address_reg_a [1] & (\PIC1|data_rtl_0|auto_generated|ram_block1a21~portadataout )) # 
// (!\PIC1|data_rtl_0|auto_generated|address_reg_a [1] & ((\PIC1|data_rtl_0|auto_generated|ram_block1a5~portadataout )))))

	.dataa(\PIC1|data_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\PIC1|data_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\PIC1|data_rtl_0|auto_generated|ram_block1a21~portadataout ),
	.datad(\PIC1|data_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.cin(gnd),
	.combout(\PIC1|data_rtl_0|auto_generated|mux2|result_node[5]~31_combout ),
	.cout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|mux2|result_node[5]~31 .lut_mask = 16'h3120;
defparam \PIC1|data_rtl_0|auto_generated|mux2|result_node[5]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N18
cycloneive_lcell_comb \PIC1|data_rtl_0|auto_generated|mux2|result_node[5]~32 (
// Equation(s):
// \PIC1|data_rtl_0|auto_generated|mux2|result_node[5]~32_combout  = (!\PIC1|data_rtl_0|auto_generated|address_reg_a [2] & ((\PIC1|data_rtl_0|auto_generated|mux2|result_node[5]~30_combout ) # (\PIC1|data_rtl_0|auto_generated|mux2|result_node[5]~31_combout 
// )))

	.dataa(\PIC1|data_rtl_0|auto_generated|mux2|result_node[5]~30_combout ),
	.datab(gnd),
	.datac(\PIC1|data_rtl_0|auto_generated|address_reg_a [2]),
	.datad(\PIC1|data_rtl_0|auto_generated|mux2|result_node[5]~31_combout ),
	.cin(gnd),
	.combout(\PIC1|data_rtl_0|auto_generated|mux2|result_node[5]~32_combout ),
	.cout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|mux2|result_node[5]~32 .lut_mask = 16'h0F0A;
defparam \PIC1|data_rtl_0|auto_generated|mux2|result_node[5]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y36_N0
cycloneive_ram_block \PIC1|data_rtl_0|auto_generated|ram_block1a61 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PIC1|data_rtl_0|auto_generated|rden_decode|w_anode362w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\TR1|address_out [12],\TR1|address_out [11],\TR1|address_out [10],\TR1|address_out [9],\TR1|address_out [8],\TR1|address_out [7],\TR1|address_out [6],\TR1|address_out [5],\TR1|address_out [4],\TR1|address_out [3],\TR1|address_out [2],\TR1|address_out [1],\TR1|address_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIC1|data_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a61 .init_file = "db/lab6.ram0_de2_picture_2e6c065c.hdl.mif";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a61 .logical_ram_name = "de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ALTSYNCRAM";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a61 .operation_mode = "rom";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a61 .port_a_first_bit_number = 5;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 65536;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_width = 8;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a61 .port_a_write_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a61 .ram_block_type = "M9K";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a61 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a61 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a61 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a61 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y36_N0
cycloneive_ram_block \PIC1|data_rtl_0|auto_generated|ram_block1a45 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PIC1|data_rtl_0|auto_generated|rden_decode|w_anode340w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\TR1|address_out [12],\TR1|address_out [11],\TR1|address_out [10],\TR1|address_out [9],\TR1|address_out [8],\TR1|address_out [7],\TR1|address_out [6],\TR1|address_out [5],\TR1|address_out [4],\TR1|address_out [3],\TR1|address_out [2],\TR1|address_out [1],\TR1|address_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIC1|data_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a45 .init_file = "db/lab6.ram0_de2_picture_2e6c065c.hdl.mif";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a45 .logical_ram_name = "de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ALTSYNCRAM";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a45 .operation_mode = "rom";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a45 .port_a_first_bit_number = 5;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 65536;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_width = 8;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a45 .port_a_write_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a45 .ram_block_type = "M9K";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a45 .mem_init3 = 2048'h000003FF00EC3860C1830C1810208080001400408280080050200407FFE00000000003FFCA0C3840C18704081830E183061C3060C385081870E1870FFFE00000000003FFC10C3820C1870C181830E183061C3060C3860C1870E18705FFE00000000003FFD0042820C28504181830E1C3061C3060C3870C1870E18607FFE00000000003FFD14C3850C38500080030E0C0061C1840C383081870610700FFE00000000003FFD9841871E1870C1C1C306083860C1060C1860C1831E1C380BFE00000000003FFD9CE34F063CD1E2C2C588241831478216741166CE920CD803FE00000000003FFD340000000000000000000000080000000000000040000003FE00000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a45 .mem_init2 = 2048'h000003FFE7FFFFFFFFFFFFFFFFFFFFFFFFFFD7D74FFF7BFFFFFFFFFFFFE00000000003FF960000000001801000040007FB820000000000000003010E3FE00000000003FF8E00000000018620003400033D80000000000000000000007FE00000000003F781870000FFF1A0A38C003FC10A8FFFFFFFC007FFF81FFFF33FE00000000003F5C0000000BFF112A400B43DC00A8FFFFFFFC007FFF81FFFF47F600000000003F6C0060000FFF2413300083FC48A8FFFFFFFC007FFF81FFFFC6FE00000000003F1103E0000FFF1C4A080203FC38E8DFFBBFF40077F781EDFDFFDE00000000003FDFF860000E440480084401540738FFFFBFFC6077F6817DFFFDBE00000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a45 .mem_init1 = 2048'h000003FF6B060000C620424000100000000FFFFFFFC507FFE81FDDFFE9E00000000003F7BF0700000003C00000000000000F7DFEFFC107DF981E3E7FDFE00000000003FF9C04B1000007C00000000000000FFB7F77C107EFF81DFDB73FE00000000003FFA407B2400001800000021F10000FFFFFFFC307FFF81DFFB03FE00000000003FFC000004000000DC000001A70000FFFFFFFC107FFF81FBFB03F600000000003F7803FFFE000000DD000000000000FFAFEFDC7875FB81C7C703FE00000000003F700007F80000000000000FDFF100FFFFFFFC007FFF81FFFF01F600000000003F70000F98638820000400049B6080FFFFFFFC007FFF81FF7F01F600000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a45 .mem_init0 = 2048'h000003F700000F400002000040000000000FFFFFFFC003FFF80FF7F19FE00000000003FF0003FF8000060000400000000000000000000000000444449FE00000000003F7000000A000060000400000000022E6626222227AFEFFFFC51FE00000000003F7000000800066000040000000303FFFFFFBAABAEBAAFFFDC59FE00000000003F7000000A00066000040006F9E003FFFEFFEFEFEFFFFFFFFC49FE00000000003F7000000800006000040005ECE000A6E746CF51C25372262441FE00000000003FF000000871C86000040005EC41B9DDDCDDDDDCDDDDDDDDDC41FE00000000003FF000000C349060000400000003B80000000000000000000069FE00000;
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N8
cycloneive_lcell_comb \PIC1|data_rtl_0|auto_generated|mux2|result_node[5]~33 (
// Equation(s):
// \PIC1|data_rtl_0|auto_generated|mux2|result_node[5]~33_combout  = (\PIC1|data_rtl_0|auto_generated|address_reg_a [0] & ((\PIC1|data_rtl_0|auto_generated|address_reg_a [1] & (\PIC1|data_rtl_0|auto_generated|ram_block1a61~portadataout )) # 
// (!\PIC1|data_rtl_0|auto_generated|address_reg_a [1] & ((\PIC1|data_rtl_0|auto_generated|ram_block1a45~portadataout )))))

	.dataa(\PIC1|data_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\PIC1|data_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\PIC1|data_rtl_0|auto_generated|ram_block1a61~portadataout ),
	.datad(\PIC1|data_rtl_0|auto_generated|ram_block1a45~portadataout ),
	.cin(gnd),
	.combout(\PIC1|data_rtl_0|auto_generated|mux2|result_node[5]~33_combout ),
	.cout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|mux2|result_node[5]~33 .lut_mask = 16'hC480;
defparam \PIC1|data_rtl_0|auto_generated|mux2|result_node[5]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y30_N0
cycloneive_ram_block \PIC1|data_rtl_0|auto_generated|ram_block1a37 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PIC1|data_rtl_0|auto_generated|rden_decode|w_anode329w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\TR1|address_out [12],\TR1|address_out [11],\TR1|address_out [10],\TR1|address_out [9],\TR1|address_out [8],\TR1|address_out [7],\TR1|address_out [6],\TR1|address_out [5],\TR1|address_out [4],\TR1|address_out [3],\TR1|address_out [2],\TR1|address_out [1],\TR1|address_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIC1|data_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a37 .init_file = "db/lab6.ram0_de2_picture_2e6c065c.hdl.mif";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ALTSYNCRAM";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a37 .operation_mode = "rom";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 65536;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a37 .port_a_write_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M9K";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a37 .mem_init3 = 2048'h000003FF000000843B8600004000000020000000000000000006DF651FE00000000003F70000008000060000400400003B85C00000000000211008C59FE00000000003FF000000C000060000400000003A07C00000000000000000A01FE00000000003F700000083800600004010FFFF3202400000000000000000241FE00000000003F700000087C000000E0000D6971FE5000000000000000001E01F600000000003F7000000A5400001C0000000002E80000000000000000000651FE00000000003F70000008660000000000003BE0C80000000000000000000241FE00000000003F7000000E000000000004403BE0FE001FFBBFFFFFFFFFFF8641FE00000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a37 .mem_init2 = 2048'h000003F70000008380000000000000000200000000000000000000241FE00000000003FF00000080000000000000E49923E0000000000000000000041F600000000003F7000000C000200000000000802000000000000000000000601F600000000003F7001000800000000000000000000203FFFFFFFFFFFFFFFC601F600000000003F783FF60800000000000010000030003FFFFFFFFFFFFFFF8601F600000000003F783FFC0C00001000000010000000383FFFFFFFFFFFFFFF863DFE00000000003F7802000800000064888410004038283FFFFFFFFFFFFFFF863DFE00000000003F700001FD80000400000403FF3820383FFFFFFFFFFFFFFF8641F600000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a37 .mem_init1 = 2048'h000003FF07C003C000000000004002FBC00003FFFFFFFFFFFFFFF8601FE00000000003F7E4FFC00000000000006016D3038003FFFFFFFFFFFFFFF8619FE00000000003FFD003FFE00000800000610000038003FFFFFFFFFFFFFFF8221FE00000000003FF000000000000800000610000028003FFFFFFFFFFFFFFF8305FE00000000003FF000000000000000000600000000003FFFFFFFFFFFFFFF8111FE00000000003FF000020000400803C006066D9300383FFFFFFFFFFFFFFF8111FE00000000003FF00002010060003EF8040AD25A60283FFFFFFFFFFFFFFF8019FE00000000003FF00000010020001D00040FFFFF00283FFFFFFFFFFFFFFF8011FE00000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a37 .mem_init0 = 2048'h000003FF040C0011860082FA80600000000B83FFFFFFFFFFFFFFF8245FE00000000003FF0012E012FC0003C000400000000803FFFFFFFFFFFFFFF0061FE00000000003FF001210024E000000004000000008000000000000000000009FE00000000003FF001300126600008020400000000800000000000000000001DFE00000000003FF001210138E001AFFF84000400008007FFFFFFFFFFFFFF8001F600000000003FF001CE00380001BD6F8400000000820020011F9418000180D9FE00000000003FF040052018E000180006003F800080000000000000000000C9FE00000000003FF00170012C2000000004001E80008000000000000000000489F600000;
// synopsys translate_on

// Location: M9K_X78_Y30_N0
cycloneive_ram_block \PIC1|data_rtl_0|auto_generated|ram_block1a53 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PIC1|data_rtl_0|auto_generated|rden_decode|w_anode351w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\TR1|address_out [12],\TR1|address_out [11],\TR1|address_out [10],\TR1|address_out [9],\TR1|address_out [8],\TR1|address_out [7],\TR1|address_out [6],\TR1|address_out [5],\TR1|address_out [4],\TR1|address_out [3],\TR1|address_out [2],\TR1|address_out [1],\TR1|address_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIC1|data_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a53 .init_file = "db/lab6.ram0_de2_picture_2e6c065c.hdl.mif";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a53 .logical_ram_name = "de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ALTSYNCRAM";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a53 .operation_mode = "rom";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 65536;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_width = 8;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a53 .port_a_write_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a53 .ram_block_type = "M9K";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a53 .mem_init3 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FE8000000000FFFFFFFFFFFFFFFFFFFFFFFFBA00000000000003E00000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a53 .mem_init2 = 2048'h000003FFFFF0000000FFFFFFFFFFFFFFFFFFFFFFFCD800000000001DBFE00000000003FFFFFFFFFFC001FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFE00000000003FFFF80003FFFFFFE003FFFFFFFFFF0000FFFFFFFFFFFFFFFFFFFE00000000003FFFF00000000000000000000000000000000000000000001FFFFE00000000003FFC000000000000000000000000000000000000000000001FFFFE00000000003FFC200000000000000000000000000000000000000000000FFFFE00000000003FFDC0040020010008014306140020C2800C385083830A1477FFFE00000000003FFC600A007003801C00020408204081000810000102041027CFFE00000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a53 .mem_init1 = 2048'h000003FFD200040020010008000000000000000000000000000001FBFFE00000000003FFDF80001E00F007807CF9F3EF9F3E7CF9F3E79F3E7CF9F3FDFFE00000000003FFCE02C21E14D0A48C7CF9F3EF9F3E3CE9F3E7DFBF50690237FFE00000000003FFC6020210149124844489320491224498306081224899B39FFFE00000000003FFC003003911E88F440888120000226080000000204081035FFFE00000000003FFC00FB07D83EC1F600C88120000026081120400304081034FFFE00000000003FFC40FB07D83EC1FE00488162850A26081122010204081037FFFE00000000003FFC087F03F81EC0FE044030608C1820089022C08930400F5FFFFE00000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a53 .mem_init0 = 2048'h000003FFC007E21F10F8A7CC44010E00C1820489120C4893040974BFFFE00000000003FF0063C21E10F0878454810E00C1820489122C4893040917FFFFE00000000003FE0003C01E00F007804481060441820409020C089104A917FFFFE00000000003FE600FFC79E3EF1FF87CF1E7C7CFBC38F9F1EBDF9F3C79F43FFFE00000000003FEE01C00000000000078F1E7CFCF9E38F8E1EB879F3CF9FEBFFFE00000000003FEF819800000000000040DEFCF4FDDA0095D181090DF8BF5DFFFE00000000003FEF8738000000000001830E103061C206042860C1870C1AFDFFFE00000000003FE70CC00000000000000000000000000000000000000000207FFE00000;
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N10
cycloneive_lcell_comb \PIC1|data_rtl_0|auto_generated|mux2|result_node[5]~34 (
// Equation(s):
// \PIC1|data_rtl_0|auto_generated|mux2|result_node[5]~34_combout  = (!\PIC1|data_rtl_0|auto_generated|address_reg_a [0] & ((\PIC1|data_rtl_0|auto_generated|address_reg_a [1] & ((\PIC1|data_rtl_0|auto_generated|ram_block1a53~portadataout ))) # 
// (!\PIC1|data_rtl_0|auto_generated|address_reg_a [1] & (\PIC1|data_rtl_0|auto_generated|ram_block1a37~portadataout ))))

	.dataa(\PIC1|data_rtl_0|auto_generated|ram_block1a37~portadataout ),
	.datab(\PIC1|data_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\PIC1|data_rtl_0|auto_generated|ram_block1a53~portadataout ),
	.datad(\PIC1|data_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\PIC1|data_rtl_0|auto_generated|mux2|result_node[5]~34_combout ),
	.cout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|mux2|result_node[5]~34 .lut_mask = 16'h3022;
defparam \PIC1|data_rtl_0|auto_generated|mux2|result_node[5]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N20
cycloneive_lcell_comb \PIC1|data_rtl_0|auto_generated|mux2|result_node[5]~35 (
// Equation(s):
// \PIC1|data_rtl_0|auto_generated|mux2|result_node[5]~35_combout  = (\PIC1|data_rtl_0|auto_generated|mux2|result_node[5]~32_combout ) # ((\PIC1|data_rtl_0|auto_generated|address_reg_a [2] & ((\PIC1|data_rtl_0|auto_generated|mux2|result_node[5]~33_combout ) 
// # (\PIC1|data_rtl_0|auto_generated|mux2|result_node[5]~34_combout ))))

	.dataa(\PIC1|data_rtl_0|auto_generated|mux2|result_node[5]~32_combout ),
	.datab(\PIC1|data_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\PIC1|data_rtl_0|auto_generated|mux2|result_node[5]~33_combout ),
	.datad(\PIC1|data_rtl_0|auto_generated|mux2|result_node[5]~34_combout ),
	.cin(gnd),
	.combout(\PIC1|data_rtl_0|auto_generated|mux2|result_node[5]~35_combout ),
	.cout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|mux2|result_node[5]~35 .lut_mask = 16'hEEEA;
defparam \PIC1|data_rtl_0|auto_generated|mux2|result_node[5]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y39_N0
cycloneive_ram_block \PIC1|data_rtl_0|auto_generated|ram_block1a60 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PIC1|data_rtl_0|auto_generated|rden_decode|w_anode362w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\TR1|address_out [12],\TR1|address_out [11],\TR1|address_out [10],\TR1|address_out [9],\TR1|address_out [8],\TR1|address_out [7],\TR1|address_out [6],\TR1|address_out [5],\TR1|address_out [4],\TR1|address_out [3],\TR1|address_out [2],\TR1|address_out [1],\TR1|address_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIC1|data_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a60 .init_file = "db/lab6.ram0_de2_picture_2e6c065c.hdl.mif";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a60 .logical_ram_name = "de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ALTSYNCRAM";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a60 .operation_mode = "rom";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a60 .port_a_first_bit_number = 4;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 65536;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_width = 8;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a60 .port_a_write_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a60 .ram_block_type = "M9K";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a60 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a60 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a60 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a60 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y44_N0
cycloneive_ram_block \PIC1|data_rtl_0|auto_generated|ram_block1a44 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PIC1|data_rtl_0|auto_generated|rden_decode|w_anode340w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\TR1|address_out [12],\TR1|address_out [11],\TR1|address_out [10],\TR1|address_out [9],\TR1|address_out [8],\TR1|address_out [7],\TR1|address_out [6],\TR1|address_out [5],\TR1|address_out [4],\TR1|address_out [3],\TR1|address_out [2],\TR1|address_out [1],\TR1|address_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIC1|data_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a44 .init_file = "db/lab6.ram0_de2_picture_2e6c065c.hdl.mif";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a44 .logical_ram_name = "de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ALTSYNCRAM";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a44 .operation_mode = "rom";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a44 .port_a_first_bit_number = 4;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 65536;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_width = 8;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a44 .port_a_write_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a44 .ram_block_type = "M9K";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a44 .mem_init3 = 2048'h0000003FFF3BE31F7EFBF3FFF7EF9EFCF9F3CFD3B679FBE7DF1E78FD3F0000000000003FB5F3E95FFFFFF3E7E7CFBF7CF9F7EF9F3AFEF7E79F9E79F33F0000000000001FF0F3CCBFBE7CFFF7F7CF1E7CF9E3CF1B2261F3E7FF9EF9FA160000000000001FE1F3EA9FBCF9F3F3E7EF7FBCFDFFFF9DF77EF7FFEFDEFAF8130000000000000B603FF98FBDFDF3EFE7FFFEBCFDEFD7DFFD7AFBFFAF5F7BFF0000000000000000E87BE5AE7E7AF7E3EBDF9FFC79FBFF9F7E7BF7EFEE1EBF7F400000000000000068AFD3AE7DB5F9C3CBCF1C7873F3B73D3F31F587873CB1FFC000000000000001703BFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFBFFFFFFC0000000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a44 .mem_init2 = 2048'h0000000D82000000000000000000000000002828B000840080010E003F0000000000000473FFFFFFFFFECE300073FFFFFD7DEF870E7FFFFFFFFCFEF1C38000000000000077FFFFFFFFFE51CFFFBBFFFA977FE800007FFD3FFFFFFFFF800000000000000FFE7BFFFFF7FE5F4873FBEE7E64700000037FFDFBFFF7FFECC00000000000000C3FFFFFFF533EEFCCFF5BD03EF47C000400FFFBFFFFF7FFFB8E8000000000002EBFF9FFFF007FAA4CFF5FEB3DE47DCBDB9FFFFB6FFFE77FF38F000000000000296FC1FFFF190EBE4B7FF7E679007DEFABDF7FFB775FF69D503D00000000000035A179FFFF7D9FB77F7BBFE33CF5FFCE508CF8FF3F6FF7DDF858000000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a44 .mem_init1 = 2048'h0000003675FCFFFF39DFB3C0009FFFFFFFFF4CF4D9F9FBFFEFF7DDF8490000000000003787FAFFFFFFFEBFFFFFFFFFFFFFFA00868F7DFBDF9FF63E7FCE0000000000001FE3FC6EFFFFFBFFFFFFFFFFFFFFFE400C017DFA0F7FFDFDB8C80000000000001FD3FEFDBFFFFE7FFFFFFDE0EFFFFCC488897EFF9FFFFDFDBFC00000000000003FBFFFFFFFFFFFF6FFFFFFED2FFFF48C88893EFF1DFFF7BFBFC080000000000037803FFFDFFFFFF22FFFFFFFFFFFFD020E05397E5FBFFC7C7FC00000000000003700007F7FFFFFFFFFFFFFCB90EFF82000003FFE07FFF7FFFFE080000000000017000709FBD779FFFFFFFFB649F7F00000003FFE07FFFFF7FFE0800000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a44 .mem_init0 = 2048'h0000001700000FDFFFF9FFFFFFFFFFFFFFFF7FF6FE7FFBE7E7E7F7DA600000000000003F00040B7FFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBBBBE60800000000000370000007FFFFDFFFFBFFFFFFFFFDF3BBFBFDDDFA70322023EE0000000000000170000007FFFDDFFFFFFFFFFFFFFE222222677671C5D8880BA60000000000000370000005FFF9DFFFFBFFF90F1FFE2223023232B000200883EE0000000000000170000007FFFF9FFFFFFFFA13FFFE80C164E873E071100407FE00000000000003F00000078E37DFFFFFFFFA13BEC662232222232BAAAAFBFFBE00000000000003F00000058C77DFFFFFFFFFFFFDCFFFFD800000107FFFFFFF8E0000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N10
cycloneive_lcell_comb \PIC1|data_rtl_0|auto_generated|mux2|result_node[4]~21 (
// Equation(s):
// \PIC1|data_rtl_0|auto_generated|mux2|result_node[4]~21_combout  = (\PIC1|data_rtl_0|auto_generated|address_reg_a [0] & ((\PIC1|data_rtl_0|auto_generated|address_reg_a [1] & (\PIC1|data_rtl_0|auto_generated|ram_block1a60~portadataout )) # 
// (!\PIC1|data_rtl_0|auto_generated|address_reg_a [1] & ((\PIC1|data_rtl_0|auto_generated|ram_block1a44~portadataout )))))

	.dataa(\PIC1|data_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\PIC1|data_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\PIC1|data_rtl_0|auto_generated|ram_block1a60~portadataout ),
	.datad(\PIC1|data_rtl_0|auto_generated|ram_block1a44~portadataout ),
	.cin(gnd),
	.combout(\PIC1|data_rtl_0|auto_generated|mux2|result_node[4]~21_combout ),
	.cout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|mux2|result_node[4]~21 .lut_mask = 16'hA280;
defparam \PIC1|data_rtl_0|auto_generated|mux2|result_node[4]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y35_N0
cycloneive_ram_block \PIC1|data_rtl_0|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PIC1|data_rtl_0|auto_generated|rden_decode|w_anode296w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\TR1|address_out [12],\TR1|address_out [11],\TR1|address_out [10],\TR1|address_out [9],\TR1|address_out [8],\TR1|address_out [7],\TR1|address_out [6],\TR1|address_out [5],\TR1|address_out [4],\TR1|address_out [3],\TR1|address_out [2],\TR1|address_out [1],\TR1|address_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIC1|data_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a12 .init_file = "db/lab6.ram0_de2_picture_2e6c065c.hdl.mif";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ALTSYNCRAM";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 65536;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a12 .mem_init3 = 2048'h000000F9AF050008070001D700C00F3FFF7F8180821FFFFFFFFFFFFFE060000000000071E58680200300019FBFFFFF7FFFFFFF1FFFFFF7000D067FDDBD6000000000007701058000015651BFBFFFFF7FFF00C018070A0F0EDAFFBFF9BF6000000000003618738000030001BDBFFFFB3FFF00C00807001E4EDAFDFFFFFF6000000000003C7DFFBB0C1F1F10BFBFFFF97EBF80C03801000DE2FEFFFFFFFFE000000000003E7F3B0000170000FFBFFFFF7E9F80E01805000D53E2FFFFFFFFE000000000001F7F1230000F0B20FBFFFFF5DFFB00C01807040873FAFFFFFEFFE000000000001F4A080002170010F4BEFFFFFE4F00E00807028F53FEFFFFFFFFE00000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a12 .mem_init2 = 2048'h0000007FC00B00000F0001E2FFFFEAFBFB81E01803088F43FECFFFFFFFE00000000000FFEE150102170001E07FFFE0523F80C0280740EF21EE9FFFFFEFE00000000001FC731521080F00015B7FFFEA523F80E0380349EF737FC9FFFFFFA00000000001FB51B120801900005A7FFFDA605700C0080321CF618FFEFFFFF9A00000000003ED6DFBFFFBFF0C20D53FFF9F41D380C00805B0C2420FE5FFFFE4000000000003EC9FBFFF633D1F70FFF02FF70FF300E008056049420FFFFFFB88000000000003E6DE000000011FBCC0000800788300E02803708D006FF7FFFC2F000000000003C3EFF0401BF81E7AFFFFFFFFFACFFFE00801F0BF800FFFFFFE06800000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a12 .mem_init1 = 2048'h000003C83F80A65DC20C30FFFFFFFF79AF00401906001D801FC05FFFFD000000000003843FBCFFFEE616DC8700D806F80F33F0780075F000000E80001C0000000000038000067FFEC0EFB753CFFF2EF2E334100007FFF000000000C07F000000000003800030CDED2EEC390C50006400C00410981FFFFC00000000407E800000000003980020EF8936EFB6247B220004D107F0781FFFFFC0000000003F800000000003900030B0713E0DFFF0B0000003EFFFFFFFFFFFFFF8000000081E000000000003100010FFFF00BBFFF8A868AEF04FFFFFFFFFFFFFF0000000081E0000000000030000007A9207FFFFFFE000FFFFFFFFFFFFFFFFFFFB000000001F000000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a12 .mem_init0 = 2048'h000003000000000037FFFFFFE600FFFFFFFFFFFFFFFFFFFF800000023F0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y42_N0
cycloneive_ram_block \PIC1|data_rtl_0|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PIC1|data_rtl_0|auto_generated|rden_decode|w_anode318w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\TR1|address_out [12],\TR1|address_out [11],\TR1|address_out [10],\TR1|address_out [9],\TR1|address_out [8],\TR1|address_out [7],\TR1|address_out [6],\TR1|address_out [5],\TR1|address_out [4],\TR1|address_out [3],\TR1|address_out [2],\TR1|address_out [1],\TR1|address_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIC1|data_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a28 .init_file = "db/lab6.ram0_de2_picture_2e6c065c.hdl.mif";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ALTSYNCRAM";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 65536;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a28 .mem_init3 = 2048'h0000000196EF921D31FFFFFFFFBFFFFFFFF7FFF3BF800000000407F6E0000000000000019EAFF1EDBFFFE255479FFDBFFFF7FFFF7FFF7FFF7FFFFFF7E0800000000000038EF9D0ED7BFF6DAEFF3FFFFFFFF7FFFFFFFAFFF7FFFF03BAE00000000000000198E0888CDBBFF8F49FDFFE47FEF2A000005FFFFFFFFFFE57E00000000000000186F2E0EE59FFFEAEAFFFFFFFCBF83FFFFFFD6A529FEF2FF7E00000000000000182E9904DFFFF7FFFFFDFFFFFE2F3BFFFFFFD77D53334BED760800000000000019CFFD3AD27FFFFFFFFFFFFFFE2F7FFFFFFF97CED3E6CFFB760000000000000019EBFE8FDB9FFFFFFFFDFFFFFF3F7FFFFFFFFFFFFFFFFFFD2E0000000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a28 .mem_init2 = 2048'h0000000596FD804D5FFFFFFFFDBFFFFFE2701F07F3F853CFF1FC3C3760800000000000019AEBF1ECF1FFF5BFFF9FFFFFFCFFFFFFFFFFFF7AC99FFF7D60800000000000018E9E58FEC3FEFFFFFBDFFFFFFDFFFF9EFFE01F79E17FFFFDE00000000000000186EBB24DF2FFBA95556FFFFFFFFFDFFEFF8803FFFFFFFFFFE0800000000000019EEBA1ED1FFFABFFD5EFFFFFFFFE8FFFFFFFFFFFFFFEE7FFE0800000000000038EE9C1FD35FFFFFFFFFFBFFFFFFE6FFFFF7FFE7FFFFFFFEBE00000000000000190FA504D03FFFFFFFFFF3FFFFFFFFFFFFF7FFE7F7DFFFFC5E08000000000000186F9D0FC7DFFFFFFFFFFFFFFFFFEDFFFFF7FFEFF957CFDEBE0800000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a28 .mem_init1 = 2048'h0000000187FFB1ED7DFFFFFFFFFE7FFFFF8A7FFFFE7FFEFBF954E65FE0800000000000018BF4C9BDBFFFFFFFFFFEEBFFFFD3EFFFFEFFFEFBFF3E9EBFE0800000000000018FE319ED4FFFFFFFFFFFDDFFFF8E0FFFFF7FFEF9FB7FFF3FE0800000000000018670396D1FFFFFFFFFFFFFFFFFEA6FFFFE7FFEFFFF8F7E7FE0800000000000019BF2EBAD1FFFFFFFFFFE8BFFFF8E7C44FF7FFEFFFF1BFFFFE0800000000000018EF289EE5DFFFFFFFFFFEDFFFFFEEF8E1EFFFEFBFF63FF7FE08000000000000182D3E94F7BFFFFFFFFFFE1FFFFFFCF8EBE7FFEFDFD3EFF3FE0000000000000019FE89BED83FFFFFFFFFFFFFFFFFEEFFFFEFFFE7E676AFE1BE0400000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a28 .mem_init0 = 2048'h000000019EAFB9FD33FFFFFFFFFFFFFFFFFE4FFFFF7FFE7727B849D1E00000000000000090FEAB4D5FFFFFFFFFFFFFFFFFFFFFFFFE7FFE6FFFFF160E60C00000000000019EFB89FD37FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF27FFE0800000000000018EE319EEC3FFFFFFFFFFFFFFFFFFFFFFFFC003FFFFFFFFFFE08000000000000088E4FBDFB1FFFFFFFFFFF70FFFFFFFFFFFDF96FFFFE4DFFFE0800000000000019EFAB9ED1DFFFFFFFFFFE67FFFFFFFFFFFFFFFFFFFFFD3FFE0A0000000000001822FDB7DF4FFFFFFFFFF93FFFFFFFFFFFFFFD3F9F7F4F3FFE0A000000000000188FA9BBD7BFFFFFFFFFF8C5FFFFFFFFFFFFFFFFDF763CFA060800000;
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N4
cycloneive_lcell_comb \PIC1|data_rtl_0|auto_generated|mux2|result_node[4]~18 (
// Equation(s):
// \PIC1|data_rtl_0|auto_generated|mux2|result_node[4]~18_combout  = (\PIC1|data_rtl_0|auto_generated|address_reg_a [0] & ((\PIC1|data_rtl_0|auto_generated|address_reg_a [1] & ((\PIC1|data_rtl_0|auto_generated|ram_block1a28~portadataout ))) # 
// (!\PIC1|data_rtl_0|auto_generated|address_reg_a [1] & (\PIC1|data_rtl_0|auto_generated|ram_block1a12~portadataout ))))

	.dataa(\PIC1|data_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datab(\PIC1|data_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\PIC1|data_rtl_0|auto_generated|ram_block1a28~portadataout ),
	.datad(\PIC1|data_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\PIC1|data_rtl_0|auto_generated|mux2|result_node[4]~18_combout ),
	.cout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|mux2|result_node[4]~18 .lut_mask = 16'hE200;
defparam \PIC1|data_rtl_0|auto_generated|mux2|result_node[4]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y40_N0
cycloneive_ram_block \PIC1|data_rtl_0|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PIC1|data_rtl_0|auto_generated|rden_decode|w_anode307w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\TR1|address_out [12],\TR1|address_out [11],\TR1|address_out [10],\TR1|address_out [9],\TR1|address_out [8],\TR1|address_out [7],\TR1|address_out [6],\TR1|address_out [5],\TR1|address_out [4],\TR1|address_out [3],\TR1|address_out [2],\TR1|address_out [1],\TR1|address_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIC1|data_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a20 .init_file = "db/lab6.ram0_de2_picture_2e6c065c.hdl.mif";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ALTSYNCRAM";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 65536;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a20 .mem_init3 = 2048'h000000019EF179FDBBFFFFFFFFFFC60FFFFFFDFFFFFEFDEBD7FFFF1EA06000000000000092EEE94D7BFFFFFFFFFFFFFFFFFFFFFFFFFEA1D665FFFEC1E5E00000000000008AFBBBED5DFFFFFFFFFFFFFFFFFFFE7FFFFCFFF5A67FFE00A0E00000000000011EE3F9FD3BFFE9FFFFF7FF51FFFFFE7FFFFC93F5B5FFCE8063E000000000000096AE994DC3FFFFFFFFFFFF7FFFFFFC7F70F203F044FFEE0060E00000000000009EBEB9FD38FFFFFFFFEFFFFFFFFFFDFFFFF9C3D6277A8F1069E00000000000001EFAA9EC1EFF7FFFFFEFFFFF7FFFFE7FFFF3FFCF07FFEE00E1E000000000000090EECA1C7BF76FDFFFFFF94B3C5FFE7FFFFFFFFFF8638E00E7E00000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a20 .mem_init2 = 2048'h000000019EE7F9FC17F7A1DFFFFBB9C33AFFF7FDFF9CEDFFD8BC9E4127E000000000000086E2F97C31FFE3DFFFFF9903397DFFFDFF8D3DFBDCB7FA03AFE00000000000009C2CBBADDFFFE4DFFFFF69D33C5FFFFDFF9FDDD9BFB80BE8B1E00000000000009EACC9FDF7FFFFFFFFFEA981393FFFFDFFDEA37F6F92DDBEFFE000000000000082ACD84D27FDFFFFFFEEA983BEAFFFFDFF9BFFFFFF800FFAFFE00000000000009AF3D1BD7FFEEFFFFFFEA983BC4FE3FDFF9BFF5FFFFFFFF7FFE00000000000000EDC807C5DFFAF7FFFFF9DFFB83FF3FDFF9BFF9FFFFFFFCFFFE00000000000008011A8161BFFFFFFFFFFEFFFFC0FF7FDFFBFFF1FFDEFFFFE17E00000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a20 .mem_init1 = 2048'h000000008011F00203FFFFFF7FFFFB7FF80FFFDFFFFFFC2FFC63EFFC0FE00000000000008091E01FD3FF7FFF3FFFFF28BBBFFFFF80FFFFFFF6733DDC0FE0000000000000FFFC1C13FFFF7FFF7FFEFFF9F81FFFFD14F803F3F5C7B5DC07E0000000000005BFFFFFDFE1FF7FFF7CFE7FF9FC7FFFFFFFF80013F54FBBF80FE000000000000BF03BFFF4F1FD7E7F1CC6739FFFFFFB7AFFFF040004421BF40BE0000000000001D67DFFF7E5FC7EF2FC967CFFFFFFFBDB0AFFFFFFF04215C609E000000000000B3FF9FBFFE1FC7E3DFE86601AD997FFFF8FFFFFFFF90416C021E0000000000009EF78B9D7F3FFFE9FFDC6E5FFFFFFFFFFFFFEFFFFFCD7934FE2E00000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a20 .mem_init0 = 2048'h0000000BBBFBEB4ECEFC7E3E3CBE60BDF8DB3FFE9DE337FFFDC6610EE0E000000000000BEF3DE7FFE8E71B3EFEFEE7FCAD953BDBBC67387FFFFFFFBFE0E0000000000003BCBCFFFEEFEE52FEBFFFEFF8FE7FBB9EFF7B39FBFFFFF5FD236000000000000BFB3F57FECDE3FC1BBFA4665A666DFFF0ACF13FFFFDFFFFFDE040000000000003BD3CFE39CEF5E03FFFFFFFFD98133BB5FDF615FFFFFFFFFDE0A000000000000AEF3C04F3CEE0016A147FD3FDB8D37F420DFE37FF1FFFFFFDE0E000000000001BBEBC03E1CC18017941F443FFFFFFFF80027E21FFFFFFFFAFE06000000000007BD90C004F1F0001EC000003FFFF8FCFA30FCDFFFFFFFFFFEBE0E00000;
// synopsys translate_on

// Location: M9K_X64_Y47_N0
cycloneive_ram_block \PIC1|data_rtl_0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PIC1|data_rtl_0|auto_generated|rden_decode|w_anode278w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\TR1|address_out [12],\TR1|address_out [11],\TR1|address_out [10],\TR1|address_out [9],\TR1|address_out [8],\TR1|address_out [7],\TR1|address_out [6],\TR1|address_out [5],\TR1|address_out [4],\TR1|address_out [3],\TR1|address_out [2],\TR1|address_out [1],\TR1|address_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIC1|data_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a4 .init_file = "db/lab6.ram0_de2_picture_2e6c065c.hdl.mif";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ALTSYNCRAM";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 65536;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N2
cycloneive_lcell_comb \PIC1|data_rtl_0|auto_generated|mux2|result_node[4]~19 (
// Equation(s):
// \PIC1|data_rtl_0|auto_generated|mux2|result_node[4]~19_combout  = (!\PIC1|data_rtl_0|auto_generated|address_reg_a [0] & ((\PIC1|data_rtl_0|auto_generated|address_reg_a [1] & (\PIC1|data_rtl_0|auto_generated|ram_block1a20~portadataout )) # 
// (!\PIC1|data_rtl_0|auto_generated|address_reg_a [1] & ((\PIC1|data_rtl_0|auto_generated|ram_block1a4~portadataout )))))

	.dataa(\PIC1|data_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\PIC1|data_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\PIC1|data_rtl_0|auto_generated|ram_block1a20~portadataout ),
	.datad(\PIC1|data_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.cin(gnd),
	.combout(\PIC1|data_rtl_0|auto_generated|mux2|result_node[4]~19_combout ),
	.cout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|mux2|result_node[4]~19 .lut_mask = 16'h5140;
defparam \PIC1|data_rtl_0|auto_generated|mux2|result_node[4]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N16
cycloneive_lcell_comb \PIC1|data_rtl_0|auto_generated|mux2|result_node[4]~20 (
// Equation(s):
// \PIC1|data_rtl_0|auto_generated|mux2|result_node[4]~20_combout  = (!\PIC1|data_rtl_0|auto_generated|address_reg_a [2] & ((\PIC1|data_rtl_0|auto_generated|mux2|result_node[4]~18_combout ) # (\PIC1|data_rtl_0|auto_generated|mux2|result_node[4]~19_combout 
// )))

	.dataa(\PIC1|data_rtl_0|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(\PIC1|data_rtl_0|auto_generated|mux2|result_node[4]~18_combout ),
	.datad(\PIC1|data_rtl_0|auto_generated|mux2|result_node[4]~19_combout ),
	.cin(gnd),
	.combout(\PIC1|data_rtl_0|auto_generated|mux2|result_node[4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|mux2|result_node[4]~20 .lut_mask = 16'h5550;
defparam \PIC1|data_rtl_0|auto_generated|mux2|result_node[4]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y29_N0
cycloneive_ram_block \PIC1|data_rtl_0|auto_generated|ram_block1a36 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PIC1|data_rtl_0|auto_generated|rden_decode|w_anode329w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\TR1|address_out [12],\TR1|address_out [11],\TR1|address_out [10],\TR1|address_out [9],\TR1|address_out [8],\TR1|address_out [7],\TR1|address_out [6],\TR1|address_out [5],\TR1|address_out [4],\TR1|address_out [3],\TR1|address_out [2],\TR1|address_out [1],\TR1|address_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIC1|data_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a36 .init_file = "db/lab6.ram0_de2_picture_2e6c065c.hdl.mif";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ALTSYNCRAM";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a36 .operation_mode = "rom";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 65536;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a36 .port_a_write_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M9K";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a36 .mem_init3 = 2048'h0000003F000000FDB5FDFFFFFFFFFFFFDFFE7FFFFFFFFFFFFFF9209B6000000000000037000000FFFFFDFFFFFFFBFFFFDCF8FFFFFFFFFFFFDEEFF6BF600000000000007F0000001FFFFDFFFFBFFFFFFFC5F83FFFFFFFFFFFFFFFFF5F6080000000000037000000FFFFFDFFFFFFEF6DD0CDFDBFFE004AFFFFFFFFFFDBE00000000000001700000078BFFFFFF1FFFFD696C29AFFFFFF000FFFFFFFFE5FE0800000000000370000005ABFFFFF7FFFFFFFFFC07FFFFFFFFFFFFFFFFFFF9AE000000000000017000000F99FFFFFFFFFFFFFE3F37FFFFFFFFFFFFFFFFFFFDBE0000000000000170000001C7FFFFFFFFFBBFDCDFADFFF004400000000002F9FE0000000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a36 .mem_init2 = 2048'h000000070000007CFFFFFFFFFFFFFFFFFDFFFFFA00002005FFFFFFDFE00000000000001F0000007FFFFFFFFFFFFF1B66DD9FFFFFFFFFFFFFFFFFFFFBE0800000000000170000004FFFDFFFFFFFFFFF7FDFFFFFFFFFFFFFFFFFFFFF9FE080000000000017001000FFFFFFFFFFFFFFFFFFFFFDFC00000000000000039FE080000000000007036F407FFFFFFFFFFFFEFFFFFCFFFC00000000000000079FE08000000000001380FFC01FFFFEFFFFFFFEFFFFFFFD7C00000000000000079E20000000000000008000007FFFFFF9B777BEFFFBFCFC7C00000000000000079C6000000000000007000009A7FFFFAD8DFF9FC82C7DFC7C00000000000000079BE0800000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a36 .mem_init1 = 2048'h0000000903803F7FFFFFFFFFFFBFFD047FFFFC00000000000000079C60000000000000081B93FFFFFFFFFFFFFFFFE92CFE7FFC00000000000000079DE0800000000000082FFC001FFFFF7FFFFF9EFFFFFCFFFC0000000000000007DDE000000000000000FF011FFFFFFF7FFFFFFEFFFFFF7FFC0000000000000007CFA000000000000005BE0017FFFFFFFFFFFF9FFFFFFFFFFC0000000000000007FEE0000000000000039E01D3FFFFFF7FC3FF9F9926CFFE7C0000000000000007EEE0000000000000038E01B3EFF9FFFE147F9F2C25ABFD7C0000000000000007FDE0800000000000038E00B04FDFFFFE2FFFBF20980FFD7C0000000000000007FD60000000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a36 .mem_init0 = 2048'h0000000594F3D9AE7DFF7D157FBFFFFFFFF47C0000000000000007D820800000000000018EFE91ED3FFFFC3FFFBFFFFFFFF7FC000000000000000FFBE00000000000000186BFD05DB1FFFFFFFFDFFFFFFFF7FFFFFFFFFFFFFFFFFFFE208000000000000198EFB1ED9BFFFFFFDFBFFFFFFFF7FFFFFFFFFFFFFFFFFFFE60000000000000018EEDC1EC75FFE58AC79FFFE7FFF7FF8000000000000007FFE08000000000000182EEF04C43FFE52917BFFFFFFFF7DFFDFFEE06BE7FFFE7FAE0000000000000039EDF81FE77FFFFFFFFBFFC07FFF7FFFFFFFFFFFFFFFFFFF3E00000000000000196EA907D9DFFFFFFFFBFFDDFFFF7FFFFFFFFFFFFFFFFFFBFE0800000;
// synopsys translate_on

// Location: M9K_X78_Y34_N0
cycloneive_ram_block \PIC1|data_rtl_0|auto_generated|ram_block1a52 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PIC1|data_rtl_0|auto_generated|rden_decode|w_anode351w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\TR1|address_out [12],\TR1|address_out [11],\TR1|address_out [10],\TR1|address_out [9],\TR1|address_out [8],\TR1|address_out [7],\TR1|address_out [6],\TR1|address_out [5],\TR1|address_out [4],\TR1|address_out [3],\TR1|address_out [2],\TR1|address_out [1],\TR1|address_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIC1|data_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a52 .init_file = "db/lab6.ram0_de2_picture_2e6c065c.hdl.mif";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a52 .logical_ram_name = "de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ALTSYNCRAM";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a52 .operation_mode = "rom";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 65536;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_width = 8;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a52 .port_a_write_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a52 .ram_block_type = "M9K";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a52 .mem_init3 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003E08000000000FFFFFFFFFFFFFFFFFFFFFFFFBA00000000000000600000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a52 .mem_init2 = 2048'h000003F80000000000FFFFFFFFFFFFFFFFFFFFFFFCD800000000000000E00000000003FC3F0007F80001FFFFFFFFFFFFFFFFFFFFF80000003FFFC10FC3E00000000001FFF87FFFC00007E0003FFFFFFFFFF000087FF8000000000003F7E00000000001FFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE01FFE00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE003FE00000000003FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF043FE00000000001FFE3FFBFFDFFEFFF7FF3DFDF7CFDFBC79F3F7DF3CFBFBE3D803FE00000000000FFF5FF7FF9FFCFFE3FFFDFBF7DFBF7AFFF3EFFEFEFDFBEFD84BFE00000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a52 .mem_init1 = 2048'h000001FFE0F800C01E006007FFFFFFFFFFFFFDFBFFF7AFFFFFFFFE0B3FE00000000000FFFBFFFCE1EF0FF87F8347EC16EFEBF3870E5A60D5AFFFEDC93FE000000000007FFFFD3CE1EB2F5B73871E7F17FBFFB96EFDFBAD6ED36F0E2E3FE000000000003FFBFDFFEFFB6E5B7BBB76CDFB6EDDFD67EF9FFFDDB3EF6C0C3FE000000000003FFFFCFBC6EE1770BBF777EDFFFFDF9D7FFFFFFFDFBF7EFCA03FE000000000003FFFF04A827C13E09FF377EDFFFFFD9D7EEDFBFFCFBFFEFCB03FE000000000001FF9104B827C13E01FFB7FF9D7AF7DDD7EFDDFEFFFFFFFFC803FE0000000000003F01809C0FE13701FBF74E9DF2F5FBBFFEFF7A7CCBF7618203FE00000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a52 .mem_init0 = 2048'h0000000EB8981DE0EF075833BF76E1D76F5FB97FFFD7E7CCBF7F99603FE000000000000FFF9C3DE1EF0F787BAFF6E1D76F5FBF77FFD7E7CCBF7FFA203FE0000000000037FFFC3FE1FF0FF87FBB76E9D3EE5DBBFEEDD3A7CEBFD6F8203FE000000000000F9FF00786BC11FE0F870608102063871EDE3470DCBF36F8203FE000000000007D1FEBFFFFFFFFFFFF830608182041874F0E1428C0BFD6F2A03FE000000000007D07FE7FFFFFFFFFFF870BEFDF69DCA30F501030D05E8DF9C03FE000000000003F07BD7FFFFFFFFFFFFFDF1F7FFFE3EFFFFD7DF3EF8FBED1203FE000000000003F8F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFF3E800000;
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N16
cycloneive_lcell_comb \PIC1|data_rtl_0|auto_generated|mux2|result_node[4]~22 (
// Equation(s):
// \PIC1|data_rtl_0|auto_generated|mux2|result_node[4]~22_combout  = (!\PIC1|data_rtl_0|auto_generated|address_reg_a [0] & ((\PIC1|data_rtl_0|auto_generated|address_reg_a [1] & ((\PIC1|data_rtl_0|auto_generated|ram_block1a52~portadataout ))) # 
// (!\PIC1|data_rtl_0|auto_generated|address_reg_a [1] & (\PIC1|data_rtl_0|auto_generated|ram_block1a36~portadataout ))))

	.dataa(\PIC1|data_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\PIC1|data_rtl_0|auto_generated|ram_block1a36~portadataout ),
	.datac(\PIC1|data_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\PIC1|data_rtl_0|auto_generated|ram_block1a52~portadataout ),
	.cin(gnd),
	.combout(\PIC1|data_rtl_0|auto_generated|mux2|result_node[4]~22_combout ),
	.cout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|mux2|result_node[4]~22 .lut_mask = 16'h0E04;
defparam \PIC1|data_rtl_0|auto_generated|mux2|result_node[4]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N12
cycloneive_lcell_comb \PIC1|data_rtl_0|auto_generated|mux2|result_node[4]~23 (
// Equation(s):
// \PIC1|data_rtl_0|auto_generated|mux2|result_node[4]~23_combout  = (\PIC1|data_rtl_0|auto_generated|mux2|result_node[4]~20_combout ) # ((\PIC1|data_rtl_0|auto_generated|address_reg_a [2] & ((\PIC1|data_rtl_0|auto_generated|mux2|result_node[4]~21_combout ) 
// # (\PIC1|data_rtl_0|auto_generated|mux2|result_node[4]~22_combout ))))

	.dataa(\PIC1|data_rtl_0|auto_generated|mux2|result_node[4]~21_combout ),
	.datab(\PIC1|data_rtl_0|auto_generated|mux2|result_node[4]~20_combout ),
	.datac(\PIC1|data_rtl_0|auto_generated|mux2|result_node[4]~22_combout ),
	.datad(\PIC1|data_rtl_0|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\PIC1|data_rtl_0|auto_generated|mux2|result_node[4]~23_combout ),
	.cout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|mux2|result_node[4]~23 .lut_mask = 16'hFECC;
defparam \PIC1|data_rtl_0|auto_generated|mux2|result_node[4]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y42_N0
cycloneive_ram_block \PIC1|data_rtl_0|auto_generated|ram_block1a46 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PIC1|data_rtl_0|auto_generated|rden_decode|w_anode340w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\TR1|address_out [12],\TR1|address_out [11],\TR1|address_out [10],\TR1|address_out [9],\TR1|address_out [8],\TR1|address_out [7],\TR1|address_out [6],\TR1|address_out [5],\TR1|address_out [4],\TR1|address_out [3],\TR1|address_out [2],\TR1|address_out [1],\TR1|address_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIC1|data_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a46 .init_file = "db/lab6.ram0_de2_picture_2e6c065c.hdl.mif";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a46 .logical_ram_name = "de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ALTSYNCRAM";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a46 .operation_mode = "rom";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a46 .port_a_first_bit_number = 6;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 65536;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_width = 8;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a46 .port_a_write_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a46 .ram_block_type = "M9K";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a46 .mem_init3 = 2048'h0000003FFF3FFFEFFDFBFFFFF7EF9EBCF1F7C7DEBEF8FBC7DD0000073F0000000000003FA4F3EFCFFDFFF5E7E78FBF3CF1F7E79E3EFCF3C7D08001073F0000000000001FF0F3CFAFBC7CFDF7F78F1E3CF9E3C79E3E78F3C7FB808104160000000000001FE0F3EF8F3CFDF1E7E78F3F3CF1F7E79E7EFCF3CFDF800004130000000000000B603FFFCFFDFDF1EFE7BFFEBCF5FFD7DEFFFAFBDFF44103000000000000000000E821C72E662AE5E3CB971EA870EBD70E787AE5CBA4408300000000000000000068AFD0E061C51DC3EBC88C4103F5B72F3F0115A7E32085800000000000000001723FFFFFC14FBFFFFDFFCC0000001FC0003FBFFFF100000000000000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a46 .mem_init2 = 2048'h0000000F820000000000000000000000000000000000000080010E003F0000000000000433FE001FF11ECE100075803FFD7C7CFFF1FF7E3E38000000038000000000000037FFFFEFF59E57CFDFB3801BB77FFFFFFFFFFFFFFD6F40000000000000000007FE7BFFEFFFFEDF435AFBFFD446700000037FFDFBFC1FFFE000000000000000043FFFFFFE133C63EC441B7128B47C000400FFFBFFFC1FFFF00E00000000000026BFF9FFFE117FAB00544E3B04E67DCBDB9FFFFB7FF80FFFF00F000000000000216FE1FFFF191CAEE35477E643047DEFABDF7FFB7F781EDFD03D00000000000035A011FFFFF5403E4810F7111C77FFCE508CFAFF3F6817DFF01A000000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a46 .mem_init1 = 2048'h00000036600CFFFF18813340009F00085FFF4CF4D9F9BBFFEC1FDDF049000000000000378002FFFF7C07BAFFFFE600009FFB01868F79FBDF981E3E77DE0000000000001F81FC64373E03FFFEEFC604005FFE400C0179FA8F781DFDB0080000000000001F93FEFD7F1F7F7FFFFF80000037FCC488897AFF9FFC1DFFB0000000000000003FB8FFFFF63F3E6EDFFF820B703FF48C8889387F1DFC1FBFB00000000000000037803FFFF45F9FEEEB6E80200083FF820E0D3FFE5FBC1C7C70000000000000003700007F557D5F03E0FF86C99041F82000003FFE07FC1FFFF00000000000000017000709F3961882C07E010000C3F00000003DEE07F81FF7F000000000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a46 .mem_init0 = 2048'h000000170000095FFFD80C407F820000516F7FF6FE7B2BEFF00FF7D1000000000000003F0004097FFFCC0C407FC200014060000020763F800000000400800000000000370000003FFCDC05C83F800000704222222200022222222204000000000000001700000037FFCC60C07FC40000F16222222222222A2AAAA88480000000000000370000001FFF8C12047BC600B071E2222222222A222222AA0480000000000000170000005FFFDC00004F80002E79084C544CD51C0515004044000000000000003F00000078C31C0000410000005B9C0022222022BA8A8D9DC4000000000000003F00000040411C00006C0100005A87FFFFFFFFFFFFFFFFF64080000000;
// synopsys translate_on

// Location: M9K_X64_Y41_N0
cycloneive_ram_block \PIC1|data_rtl_0|auto_generated|ram_block1a62 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PIC1|data_rtl_0|auto_generated|rden_decode|w_anode362w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\TR1|address_out [12],\TR1|address_out [11],\TR1|address_out [10],\TR1|address_out [9],\TR1|address_out [8],\TR1|address_out [7],\TR1|address_out [6],\TR1|address_out [5],\TR1|address_out [4],\TR1|address_out [3],\TR1|address_out [2],\TR1|address_out [1],\TR1|address_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIC1|data_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a62 .init_file = "db/lab6.ram0_de2_picture_2e6c065c.hdl.mif";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a62 .logical_ram_name = "de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ALTSYNCRAM";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a62 .operation_mode = "rom";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a62 .port_a_first_bit_number = 6;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 65536;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_width = 8;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a62 .port_a_write_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a62 .ram_block_type = "M9K";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a62 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a62 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a62 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a62 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N26
cycloneive_lcell_comb \PIC1|data_rtl_0|auto_generated|mux2|result_node[6]~15 (
// Equation(s):
// \PIC1|data_rtl_0|auto_generated|mux2|result_node[6]~15_combout  = (\PIC1|data_rtl_0|auto_generated|address_reg_a [0] & ((\PIC1|data_rtl_0|auto_generated|address_reg_a [1] & ((\PIC1|data_rtl_0|auto_generated|ram_block1a62~portadataout ))) # 
// (!\PIC1|data_rtl_0|auto_generated|address_reg_a [1] & (\PIC1|data_rtl_0|auto_generated|ram_block1a46~portadataout ))))

	.dataa(\PIC1|data_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\PIC1|data_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\PIC1|data_rtl_0|auto_generated|ram_block1a46~portadataout ),
	.datad(\PIC1|data_rtl_0|auto_generated|ram_block1a62~portadataout ),
	.cin(gnd),
	.combout(\PIC1|data_rtl_0|auto_generated|mux2|result_node[6]~15_combout ),
	.cout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|mux2|result_node[6]~15 .lut_mask = 16'hA820;
defparam \PIC1|data_rtl_0|auto_generated|mux2|result_node[6]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y43_N0
cycloneive_ram_block \PIC1|data_rtl_0|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PIC1|data_rtl_0|auto_generated|rden_decode|w_anode307w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\TR1|address_out [12],\TR1|address_out [11],\TR1|address_out [10],\TR1|address_out [9],\TR1|address_out [8],\TR1|address_out [7],\TR1|address_out [6],\TR1|address_out [5],\TR1|address_out [4],\TR1|address_out [3],\TR1|address_out [2],\TR1|address_out [1],\TR1|address_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIC1|data_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a22 .init_file = "db/lab6.ram0_de2_picture_2e6c065c.hdl.mif";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ALTSYNCRAM";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 65536;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a22 .mem_init3 = 2048'h000000019FF13FEC9B7FC387FDFF263F0001FFA00770FECB002E725080000000000000009EECFBE5DAFFC3C3FEFFFE398000FC0003FAA9F27020020000000000000000008BEFFFAD98FF8383FFFF8E08C0007C8003B8FFE20020020000000000000000019FE3AFEC03FF2067FE7F675000001C0000D893A010200200200000000000000096EECBEC67F66173FF7F470000000C00000203F85020020040000000000000009FFABBAC12FEFFFFFFFF8FFB1EB8040100CC31D7306002002000000000000000DFF2EFEC1AB610A3FD1FC800147C0400FF86055FC0200200200000000000000093ECABA592EE2093FE8FD840044721400001EC451FA0020000000000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a22 .mem_init2 = 2048'h000000019FE7FFFC95A72093F8C7A0800AFFF1800008CC6998A0020000000000000000009FE2EBEC1274209BFEC38040187FC860000950E198A00002008000000000000098ACEBADDA7F208BFF6360401C46FC700002180838B8008000000000000000009FECCFFD54FF18A1FDB3A8800FFEE0000040A02A2F9FF20040000000000000009EE099ED3DFD0003FDD38800028F60000003F2D7AF800DF0C0000000000000008BE1DBAD15FEE0E7FD0388000C675E000003F0400DEF7BECE0000000000000009FE4CBEC9CFFAF4FFD4B180103BFFC000003F00007BBFFCFE000000000000000818FE8AFD3FFF81FFC83FE0024271F000033F004004213CE10000000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a22 .mem_init1 = 2048'h00000000809EF80FC3BF051F79837EFF382FE0AD0013D0200242139C000000000000000080FBF81E7EBA4DFF7383FF289D7F76568073F0000002119C00000000000000007FF7F401E43B65DFD1839FC9C027BC4F94F00BE3F002119800000000000000059FF1000FF1FB5E5FD00A7FA80C7F1E4FE4E80807F01291A0000000000000000BF03BFEFFF1FD685F10027FA987078BEFF6310400101210B40000000000000001D668FFFBE5FC5010F0023FF7C001C3DF81FDC1DFF7BE1726000000000000000B3FF1F77FFFF8241C3A0250165187E7DF88790F74094620D02000000000000009EF7BFD74EBFBEA1F310235C8140103CFE7BADF11A291911EC0000000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a22 .mem_init0 = 2048'h0000000BBBEBFE784FF87E1E38023091122303C7103221181319C80AC00000000000000BEF31FF4DE47FFE3E3C0077D8040003CF203028CDD1000026C000000000000003BCB0FFBDE7FDFFFEBB7F7FD0766E99258448A1DBB1EA4080030000000000000BFB3BFED8C47E7FFEBFB4B650402CD92F001CC01AF0B3B4804000000000000003BD38FC01E77FDFFFBFBFFF93040036FFF02101FAD3779480200000000000000AEF38FC71CEEE4FFF0FFEFFFB109140FFF850300007EFD480600000000000001BBEB8FF61DC18003F5F8FFFFFFFFE087FFFB020F9FFFFF482000000000000007BD93BFFFFFF0001BFFFFFFFFFFF81FC7F7BE5E3E7FFF9FFBB00800000;
// synopsys translate_on

// Location: M9K_X64_Y44_N0
cycloneive_ram_block \PIC1|data_rtl_0|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PIC1|data_rtl_0|auto_generated|rden_decode|w_anode278w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\TR1|address_out [12],\TR1|address_out [11],\TR1|address_out [10],\TR1|address_out [9],\TR1|address_out [8],\TR1|address_out [7],\TR1|address_out [6],\TR1|address_out [5],\TR1|address_out [4],\TR1|address_out [3],\TR1|address_out [2],\TR1|address_out [1],\TR1|address_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIC1|data_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a6 .init_file = "db/lab6.ram0_de2_picture_2e6c065c.hdl.mif";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ALTSYNCRAM";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 65536;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N14
cycloneive_lcell_comb \PIC1|data_rtl_0|auto_generated|mux2|result_node[6]~13 (
// Equation(s):
// \PIC1|data_rtl_0|auto_generated|mux2|result_node[6]~13_combout  = (!\PIC1|data_rtl_0|auto_generated|address_reg_a [0] & ((\PIC1|data_rtl_0|auto_generated|address_reg_a [1] & (\PIC1|data_rtl_0|auto_generated|ram_block1a22~portadataout )) # 
// (!\PIC1|data_rtl_0|auto_generated|address_reg_a [1] & ((\PIC1|data_rtl_0|auto_generated|ram_block1a6~portadataout )))))

	.dataa(\PIC1|data_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\PIC1|data_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\PIC1|data_rtl_0|auto_generated|ram_block1a22~portadataout ),
	.datad(\PIC1|data_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.cin(gnd),
	.combout(\PIC1|data_rtl_0|auto_generated|mux2|result_node[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|mux2|result_node[6]~13 .lut_mask = 16'h5140;
defparam \PIC1|data_rtl_0|auto_generated|mux2|result_node[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y37_N0
cycloneive_ram_block \PIC1|data_rtl_0|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PIC1|data_rtl_0|auto_generated|rden_decode|w_anode296w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\TR1|address_out [12],\TR1|address_out [11],\TR1|address_out [10],\TR1|address_out [9],\TR1|address_out [8],\TR1|address_out [7],\TR1|address_out [6],\TR1|address_out [5],\TR1|address_out [4],\TR1|address_out [3],\TR1|address_out [2],\TR1|address_out [1],\TR1|address_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIC1|data_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a14 .init_file = "db/lab6.ram0_de2_picture_2e6c065c.hdl.mif";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ALTSYNCRAM";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 65536;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a14 .mem_init3 = 2048'h000000F9AF3FFFFFFF00013FFFFFFF3EDFBFFFFFFFFFEFFFFFFFFF902000000000000071E5BFFFFFFF00013FFFFFF81FFFFE7C080FFFF6000D001FD82000000000000077013BE1D87F5651BFFFFFFF7FFF00400FFA000E000A001FE0A0000000000000361873E0001F0001B9FFFFFB7FFF00401FFF000E800A001EB0600000000000003C7CFBFFFFFF1F10BFFFFFFF7E1E800037FD000D800E001E1FE00000000000003E7FF3FFFFF70000FFFFFFFF7FCF80603FFC00058002001FFFE00000000000001F7FF3FFFEFF0B20FFFFFFF55FFB006037FF0408800A000FFEE00000000000001F7BE9FFFEFF0010B5FFFFFF700B00603FFF028F800E001FFFE0800000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a14 .mem_init2 = 2048'h0000007FFFEBFFFFEB0000A2FFFFEA7FFB816037FF088F0002001FFFE0800000000000FFFFC5FFFE170001A07FFFE05E3B80603FFF40ED000E001FFEE0800000000001FC7FD5FFFE4F0001FF7FFFE25E3F80203FFF49ED000E001FBFFE000000000001FB7D91FFFE1F0000FA7FFFEA5E3F00C01FFF31CD000E001FBFF9800000000003FD4FFFFFFFFE0420EFFFFFFF5EF980401FFF30CD020E001FFFC4000000000003FD9FFFFFFFFF0F30FFFFFFFF5FFB00401FFF204D020E001FDB88000000000003F6DF80CFBFBF0FBCFFFFFFFF5883005FFFFF300D800E001FFC3F000000000003F7A8FFFFFFFE1E3AFFFFFFFF7ACFFF5FF807F0AD800E801FFC0E000000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a14 .mem_init1 = 2048'h000003FFFCFFFFFFFE0831FFFFFFFF79AE00401006001D800E001FFC5D000000000003F7C3ACFFFEE0029C8700D8060000301087E075F000004E80001E000000000003F800077FFEC1EFB752CFFF2EF2EF341087E7FFF000000000DFFF000000000003F80000CFE0E0EC3900400064F0C004109FFFFFFC000000004FFE800000000003F80000AF9020EDB62050024004D107F0FFFFFFFFC00000000FFF800000000003F000003000220DFFF0A0000003EFFFFFFFFFFFFFF80000000FFE000000000003F00012FFFF10BBFFF8A000AEF00FFFFFFFFFFFFFF00000000BFE000000000003F00000000007FFFFFFC0007FFFFFFFFFFFFFFFFFFB00000003FF000000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a14 .mem_init0 = 2048'h000003F00000000037FFFFFFE600FFFFFFFFFFFFFFFFFFFF80000003FF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y40_N0
cycloneive_ram_block \PIC1|data_rtl_0|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PIC1|data_rtl_0|auto_generated|rden_decode|w_anode318w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\TR1|address_out [12],\TR1|address_out [11],\TR1|address_out [10],\TR1|address_out [9],\TR1|address_out [8],\TR1|address_out [7],\TR1|address_out [6],\TR1|address_out [5],\TR1|address_out [4],\TR1|address_out [3],\TR1|address_out [2],\TR1|address_out [1],\TR1|address_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIC1|data_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a30 .init_file = "db/lab6.ram0_de2_picture_2e6c065c.hdl.mif";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ALTSYNCRAM";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 65536;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a30 .mem_init3 = 2048'h000000019EEA9AED3100CD00418001F000002800000000000000001D8000000000000001BFEBFFD83C00CD0441E001B000142000000000008000000880000000000000039EF2DBEC3900F58E6180000007F458047FE080000000009880000000000000019BECC9EC9A00525431E003E204700FF8600A97ED2BDAF00880000000000000019FE2EBAC489CC6A821C009C41DB0000000010A529FEF21A880000000000000019FE89BED86284800014000001CF18000000563741334A8C880000000000000019DFB1FED27A0400005C000002030000000017CE91E6C688880000000000000019FFAEBEC2640C08203F000006076FFFFFFFFFFFFFFF3F84880000000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a30 .mem_init2 = 2048'h0000000597F1EBEC1AC1BFFFFC8003FF2220000000000000000000070080000000000001DBECA9E4B683B0B7F20003FFC7AFFFB5FFFADA6BFDF0004000800000000000019FEA5BFE12048018024001FFDCFDFD00FFC002F1C5407001000000000000000197EABBEDB288D880DB2001FFC533D59CFFC003F9FBE0C00000000000000000019FEBDBC91AE08000232A00FFC0003FFFFFC002F87842040000000000000000039FE28FE836000000000F807F80013E00FF4000000262000000000000000000019AF2F9E8020200200047303F9C192E00014000040603020D8080000000000001BFE8EFE5B40380200026D01F0F01C6000140001A04E01B4800000000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a30 .mem_init1 = 2048'h000000019FE1FBE5280FC0250006580E47816F010040007A0690024F40000000000000019BF6C9A4920FC03780020C0762892200D040002607108EC06000000000000001FFE31FEC4E8FC03BC0001C01300132008100000400100240000000000000000197F23FEC070F403FE001FE0258697E00004000200081CC4040000000000000019BF2FFAC1E0F403DF001AB000073D044C140004000A700006000000000000001DFE4EFEDB88FD03FF8003C004000F4829E400008000A004000000000000000019FF0AB6D118FC03BFC0032004001E4211C00000404110000C000000000000001FBE0FFDD9B0FC03CFC1000002001E000000000006003001BE0000000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a30 .mem_init0 = 2048'h00000001DFEABFEC322FE03FFC1800000000C0000140000120E8404040000000000000009AFAEBCD5AFFE03FFC980F800A1C00000040000E0BE441BE60800000000000019FF29FEC35FFE13FFE1017C00000000FEF0001966FC4A5C020000000000000019FE5FFEDC02FC01FFF1B0060000000000780038B70000040200000000000000088E4EBEF940FE13FFF1C33100000000007DF96CFF804C0FA60000000000000019EF2CFED1807C69FFFFDC6380000000023FCFFFFFBC013FFE0000000000000019EEFDFED560FC01FFEFF80DA0000000219FEC3DFF7D623FFE08000000000000188F21FBD7E1FC20FFD7F806A0FFFF07016FFFBEF7223C50020000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N20
cycloneive_lcell_comb \PIC1|data_rtl_0|auto_generated|mux2|result_node[6]~12 (
// Equation(s):
// \PIC1|data_rtl_0|auto_generated|mux2|result_node[6]~12_combout  = (\PIC1|data_rtl_0|auto_generated|address_reg_a [0] & ((\PIC1|data_rtl_0|auto_generated|address_reg_a [1] & ((\PIC1|data_rtl_0|auto_generated|ram_block1a30~portadataout ))) # 
// (!\PIC1|data_rtl_0|auto_generated|address_reg_a [1] & (\PIC1|data_rtl_0|auto_generated|ram_block1a14~portadataout ))))

	.dataa(\PIC1|data_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\PIC1|data_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\PIC1|data_rtl_0|auto_generated|ram_block1a14~portadataout ),
	.datad(\PIC1|data_rtl_0|auto_generated|ram_block1a30~portadataout ),
	.cin(gnd),
	.combout(\PIC1|data_rtl_0|auto_generated|mux2|result_node[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|mux2|result_node[6]~12 .lut_mask = 16'hA820;
defparam \PIC1|data_rtl_0|auto_generated|mux2|result_node[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N24
cycloneive_lcell_comb \PIC1|data_rtl_0|auto_generated|mux2|result_node[6]~14 (
// Equation(s):
// \PIC1|data_rtl_0|auto_generated|mux2|result_node[6]~14_combout  = (!\PIC1|data_rtl_0|auto_generated|address_reg_a [2] & ((\PIC1|data_rtl_0|auto_generated|mux2|result_node[6]~13_combout ) # (\PIC1|data_rtl_0|auto_generated|mux2|result_node[6]~12_combout 
// )))

	.dataa(\PIC1|data_rtl_0|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(\PIC1|data_rtl_0|auto_generated|mux2|result_node[6]~13_combout ),
	.datad(\PIC1|data_rtl_0|auto_generated|mux2|result_node[6]~12_combout ),
	.cin(gnd),
	.combout(\PIC1|data_rtl_0|auto_generated|mux2|result_node[6]~14_combout ),
	.cout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|mux2|result_node[6]~14 .lut_mask = 16'h5550;
defparam \PIC1|data_rtl_0|auto_generated|mux2|result_node[6]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y29_N0
cycloneive_ram_block \PIC1|data_rtl_0|auto_generated|ram_block1a38 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PIC1|data_rtl_0|auto_generated|rden_decode|w_anode329w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\TR1|address_out [12],\TR1|address_out [11],\TR1|address_out [10],\TR1|address_out [9],\TR1|address_out [8],\TR1|address_out [7],\TR1|address_out [6],\TR1|address_out [5],\TR1|address_out [4],\TR1|address_out [3],\TR1|address_out [2],\TR1|address_out [1],\TR1|address_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIC1|data_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a38 .init_file = "db/lab6.ram0_de2_picture_2e6c065c.hdl.mif";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ALTSYNCRAM";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a38 .operation_mode = "rom";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 65536;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 8;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a38 .port_a_write_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M9K";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a38 .mem_init3 = 2048'h0000003F000000BC39940000640000005950000000000000000000010000000000000037000000F80F9C02404000100058D040000000000020000005000000000000007F000000180F9C000300000000503000000000000002A0010000800000000000370000008BBF9CE27940046DD0407587FFFFFFFFFFABD70100000000000000001700000038BFCD00008006D69742900FFFFFFFFFFFFFFFF84000000000000000370000001A1FCFE1C04003052B6AF00FFFFFFFFFFFFFFFEE000000000000000017000000D800075000001343A700041E0FFBF7FFFFD5BF028400000000000000170000001C7FC0100000030BAF2EC41F00000000000000288400000000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a38 .mem_init2 = 2048'h000000070000005CBFE000000002004C08343FFFFFFFFFFFFFFFF084000000000000001F0000007F1FF20000000300000BB41FFFFFFFFFFFFFFFFC8000000000000000170000004FFF540000005B092408141FFFFFFFFFFFFFFFF0800000000000000017001000FFDE4400000004000015F41C000000000000000080000000000000000783EF607F7FEE00400040000004779C000000000000000480000000000000001383FFC01FFBFEFFF7CF00000005F51C00000000000000000300000000000000008020007DBC3EFBB65380180004F51C000000000000000000400000000000000700000D870003BFFFFC0008200C741C00000000000000040000000000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a38 .mem_init1 = 2048'h0000000907C01F640001E00002000800C4749C0000000000000004000000000000000000189FDDFC0001C00001E4100106749C00000000000000041180800000000000082BF0000C000050000184000207F59C0000000000000004118000000000000000FEFFFFEA0003180001EC000006759C0000000000000004000000000000000005FFBFFFEA000080000188000005759C00000000000000041000000000000000039FFEDFEA440000000181000001B61C00000000000000040000000000000000039FFEEFAAF80082040103AD25A3F41C00000000000000040180800000000000039FFEFBEFDAC0C002018124D923B41C00000000000000041100000000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a38 .mem_init0 = 2048'h000000059DE1DDEC64E0401001A0000000041C0000000000000004000080000000000001BFF2BBF93E87800001B8000000009C00000000000000041000000000000000019EFA9B6D16D0800001C4000000009FFFFFFFFFFFFFFFF890008000000000000199EFCDE8120010E02180000000009F00110000000000009040000000000000019FE18FEC3480D0EAC9C093E008009E000000000000000098000000000000000197ECFBE482C0D98011804FFFF0009E00000000000000009880000000000000039FE38DEC6600CBC001A07C00C0009FFFFFFFFFFFFFFFF89980000000000000019EEAEBFD9000D40001807DC2C00007FFFFFFFFFFF3C0008880000000;
// synopsys translate_on

// Location: M9K_X78_Y31_N0
cycloneive_ram_block \PIC1|data_rtl_0|auto_generated|ram_block1a54 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PIC1|data_rtl_0|auto_generated|rden_decode|w_anode351w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\TR1|address_out [12],\TR1|address_out [11],\TR1|address_out [10],\TR1|address_out [9],\TR1|address_out [8],\TR1|address_out [7],\TR1|address_out [6],\TR1|address_out [5],\TR1|address_out [4],\TR1|address_out [3],\TR1|address_out [2],\TR1|address_out [1],\TR1|address_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIC1|data_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a54 .init_file = "db/lab6.ram0_de2_picture_2e6c065c.hdl.mif";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a54 .logical_ram_name = "de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ALTSYNCRAM";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a54 .operation_mode = "rom";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 65536;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_width = 8;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a54 .port_a_write_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a54 .ram_block_type = "M9K";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a54 .mem_init3 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FE8000000000FFFFFFFFFFFFFFFFFFFFFFFFBA00000000000003E00000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a54 .mem_init2 = 2048'h000003FFFFF0000000FFFFFFFFFFFFFFFFFFFFFFFCD800000000001DBFE00000000003FFFF0007FFC001FFFFFFFFFFFFFFFFFFFFF8000003FFFFC10FFFE00000000001FFF81E00000007FE003FFFFFFFFFF0000FFFF8000000000003FFE00000000001FFF83FFFFFFFFFFF60000000000000009FFFFFFFFE90000001FFE00000000001FFFFFFFFFFFFFFFFFFFFBEFEF7F4FFFFFFFFFFFEC0000000003FE00000000003FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC200000043FE00000000001FFE6FF9FFDFF87FF3FF3DFDF7C79EBC78F3F7DF1CCB0A105013FE00000000000FFF5FF3FF9FF8FFC3FFFDFFFFFFFF7FFFFFFFFFFEFDD800004BFE00000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a54 .mem_init1 = 2048'h000001FFE0FFFBFFDFFEFFF79FFEFBFFF07FFFFFFFFFFFFDE100000B3FE00000000000FFFB740F9E7CF0E78F8343E016EF2B738706422054ADFDE3E93FE000000000007FFFF7FF9F68F946CB871A7317BB3F3B6EF5E3AD6ED06902263FE000000000003FF0EC3F63F99C4C2B9B72C593661D5F66E78FBF5A818930083FE000000000003FFFFB1FF9EBEF7F7BF363E5FF6E1F1F36E5EBF7CF9F6000003FE000000000003FFFEFBFFDBFEDFFEFF373E5DF6E1D1F36E5E9E7CF9FD000003FE000000000001FFFEFBFFDBFFDFFEFF36BF1D72F3D5F36F4C3E7EED7C300003FE0000000000003FF67FFBFF9E9DF5FBF70E1DB271E3BEDE3F7A6CC850210203FE00000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a54 .mem_init0 = 2048'h0000000EBC7FCF1F78F94783BF70E1D36B1E3F7DF3C7E6CCB54B10203FE000000000000FFF9FDF9E68F1E7CBAFF0E1D36F1E3F75F3E7E6CCB50B12203FE0000000000037FF9FFFFFFEFDF7EFBF70E19160143B7CE1C2A2C0BD8690203FE000000000000FFFF00780BC01DE0F870200102021031ED62070DCBD36F0203FE000000000007D9FCFFFFFFFFFFFFF830200182000034E002020C03DD6F2A03FE000000000007D07F57FFFFFFFFFFF8509EFCF6FDCA209591010905E89F1C03FE000000000003F07BDBFFFFFFFFFFFE38F1E3C74E3C79EBC78F380000000003FE000000000003F8FAFFFFFFFFFFFFFFFDFBF7EFFFFFFFFFFFFFFEF8C0000073E800000;
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N8
cycloneive_lcell_comb \PIC1|data_rtl_0|auto_generated|mux2|result_node[6]~16 (
// Equation(s):
// \PIC1|data_rtl_0|auto_generated|mux2|result_node[6]~16_combout  = (!\PIC1|data_rtl_0|auto_generated|address_reg_a [0] & ((\PIC1|data_rtl_0|auto_generated|address_reg_a [1] & ((\PIC1|data_rtl_0|auto_generated|ram_block1a54~portadataout ))) # 
// (!\PIC1|data_rtl_0|auto_generated|address_reg_a [1] & (\PIC1|data_rtl_0|auto_generated|ram_block1a38~portadataout ))))

	.dataa(\PIC1|data_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\PIC1|data_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\PIC1|data_rtl_0|auto_generated|ram_block1a38~portadataout ),
	.datad(\PIC1|data_rtl_0|auto_generated|ram_block1a54~portadataout ),
	.cin(gnd),
	.combout(\PIC1|data_rtl_0|auto_generated|mux2|result_node[6]~16_combout ),
	.cout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|mux2|result_node[6]~16 .lut_mask = 16'h5410;
defparam \PIC1|data_rtl_0|auto_generated|mux2|result_node[6]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N6
cycloneive_lcell_comb \PIC1|data_rtl_0|auto_generated|mux2|result_node[6]~17 (
// Equation(s):
// \PIC1|data_rtl_0|auto_generated|mux2|result_node[6]~17_combout  = (\PIC1|data_rtl_0|auto_generated|mux2|result_node[6]~14_combout ) # ((\PIC1|data_rtl_0|auto_generated|address_reg_a [2] & ((\PIC1|data_rtl_0|auto_generated|mux2|result_node[6]~15_combout ) 
// # (\PIC1|data_rtl_0|auto_generated|mux2|result_node[6]~16_combout ))))

	.dataa(\PIC1|data_rtl_0|auto_generated|mux2|result_node[6]~15_combout ),
	.datab(\PIC1|data_rtl_0|auto_generated|mux2|result_node[6]~14_combout ),
	.datac(\PIC1|data_rtl_0|auto_generated|mux2|result_node[6]~16_combout ),
	.datad(\PIC1|data_rtl_0|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\PIC1|data_rtl_0|auto_generated|mux2|result_node[6]~17_combout ),
	.cout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|mux2|result_node[6]~17 .lut_mask = 16'hFECC;
defparam \PIC1|data_rtl_0|auto_generated|mux2|result_node[6]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y52_N12
cycloneive_lcell_comb \CP1|blue_palette~4 (
// Equation(s):
// \CP1|blue_palette~4_combout  = (\PIC1|data_rtl_0|auto_generated|mux2|result_node[7]~29_combout  & (\PIC1|data_rtl_0|auto_generated|mux2|result_node[5]~35_combout  & (\PIC1|data_rtl_0|auto_generated|mux2|result_node[4]~23_combout  & 
// \PIC1|data_rtl_0|auto_generated|mux2|result_node[6]~17_combout )))

	.dataa(\PIC1|data_rtl_0|auto_generated|mux2|result_node[7]~29_combout ),
	.datab(\PIC1|data_rtl_0|auto_generated|mux2|result_node[5]~35_combout ),
	.datac(\PIC1|data_rtl_0|auto_generated|mux2|result_node[4]~23_combout ),
	.datad(\PIC1|data_rtl_0|auto_generated|mux2|result_node[6]~17_combout ),
	.cin(gnd),
	.combout(\CP1|blue_palette~4_combout ),
	.cout());
// synopsys translate_off
defparam \CP1|blue_palette~4 .lut_mask = 16'h8000;
defparam \CP1|blue_palette~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y37_N0
cycloneive_ram_block \PIC1|data_rtl_0|auto_generated|ram_block1a59 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PIC1|data_rtl_0|auto_generated|rden_decode|w_anode362w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\TR1|address_out [12],\TR1|address_out [11],\TR1|address_out [10],\TR1|address_out [9],\TR1|address_out [8],\TR1|address_out [7],\TR1|address_out [6],\TR1|address_out [5],\TR1|address_out [4],\TR1|address_out [3],\TR1|address_out [2],\TR1|address_out [1],\TR1|address_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIC1|data_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a59 .init_file = "db/lab6.ram0_de2_picture_2e6c065c.hdl.mif";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a59 .logical_ram_name = "de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ALTSYNCRAM";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a59 .operation_mode = "rom";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a59 .port_a_first_bit_number = 3;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 65536;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_width = 8;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a59 .port_a_write_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a59 .ram_block_type = "M9K";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a59 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a59 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a59 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a59 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y35_N0
cycloneive_ram_block \PIC1|data_rtl_0|auto_generated|ram_block1a43 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PIC1|data_rtl_0|auto_generated|rden_decode|w_anode340w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\TR1|address_out [12],\TR1|address_out [11],\TR1|address_out [10],\TR1|address_out [9],\TR1|address_out [8],\TR1|address_out [7],\TR1|address_out [6],\TR1|address_out [5],\TR1|address_out [4],\TR1|address_out [3],\TR1|address_out [2],\TR1|address_out [1],\TR1|address_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIC1|data_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a43 .init_file = "db/lab6.ram0_de2_picture_2e6c065c.hdl.mif";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a43 .logical_ram_name = "de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ALTSYNCRAM";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a43 .operation_mode = "rom";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a43 .port_a_first_bit_number = 3;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 65536;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_width = 8;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a43 .port_a_write_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a43 .ram_block_type = "M9K";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a43 .mem_init3 = 2048'h00000000FF141CF083000C00000000400804080D08810020061E78FA0000000000000000351016B002000600004000400800080104020420461E7AF400000000000000001A08331003820200006040C00C0818A59D1B0438005E7AFE00000000000000000B000530000406041000000108000863088000201C1F78FC00000000000000040200064040000200006040820C181001838200307E5E7AFF0000000000000000005A328018581200204881540910289126011224C85E3C7F40000000000000000000034E1C30E4002017903B700600120034C030601F347FC0000000000000000A0400000EB000000000133FFF7FE03FFFC0400000DFFFFFC0000000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a43 .mem_init2 = 2048'h0000000200000000000000000000000000002828B00084000000000000000000000000084105FFE0080000200006330000019379FF8001C1C7FCFEF1C00000000000000058C000100080260020081381220017FFFF8002C00393FFFF800000000000000844000018080080082B04118AA20000000000000003E8000CC0000000000000083541000940028C33BF402137200000000000000003E8000BA48000000000000C2511000911001544AB909011020000200000001003F88003820000000000000F25A10008801210A02B880000640000000000000823E84288400000000000000001F9000088DF89B74B487200020000000002000003E0020062000000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a43 .mem_init1 = 2048'h0000000EB5F800082157843FF7209740000000000000000003E8000812800000000000032AF800080350000000008681000101000004000007E800003E8000000000000066000AC801F8000000380000000000000004008003E0000AC000000000000000500004C8C0810000007DE0EFC00000000004000007E0020FC0000000000000003FFFF78980419820006C26C0400000000006800003E8000FC08000000000000801C0002820201C80002F1670280280000806000003E0000FC00000000000000805DF802E30A0FC7F000B0200860000000000000003E8000FE080000000000000004F02084141FFFF808EB649000000000002000003E0000FE0800000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a43 .mem_init0 = 2048'h000000080027F0A31C81FFFF8005FFFF841000000004400817E8000F60000000000000000004040C0101FFFF8035FFFE841FFCDFC389C039DFFBBBBA600000000000000800003F467F21FFFF8007FFFF861D199D9DDDDD852100203AE00000000000000800000F4E7311FFFF8003FFFF87000000845545367722283EE00000000000000000007F4EFF81FFFFC02190618400001201010122202A623A60000000000000000001FF272145FFFF9079A13184204143135223120C00003BE0000000000000000000BF86B961FFFF98FFA13BB6FAA210000210000222223FE00000000000000040005F3EA621FFFF81FFFFFF86680027FFFFFEF800000FF860000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N6
cycloneive_lcell_comb \PIC1|data_rtl_0|auto_generated|mux2|result_node[3]~3 (
// Equation(s):
// \PIC1|data_rtl_0|auto_generated|mux2|result_node[3]~3_combout  = (\PIC1|data_rtl_0|auto_generated|address_reg_a [0] & ((\PIC1|data_rtl_0|auto_generated|address_reg_a [1] & (\PIC1|data_rtl_0|auto_generated|ram_block1a59~portadataout )) # 
// (!\PIC1|data_rtl_0|auto_generated|address_reg_a [1] & ((\PIC1|data_rtl_0|auto_generated|ram_block1a43~portadataout )))))

	.dataa(\PIC1|data_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\PIC1|data_rtl_0|auto_generated|ram_block1a59~portadataout ),
	.datac(\PIC1|data_rtl_0|auto_generated|ram_block1a43~portadataout ),
	.datad(\PIC1|data_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\PIC1|data_rtl_0|auto_generated|mux2|result_node[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|mux2|result_node[3]~3 .lut_mask = 16'h88A0;
defparam \PIC1|data_rtl_0|auto_generated|mux2|result_node[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y36_N0
cycloneive_ram_block \PIC1|data_rtl_0|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PIC1|data_rtl_0|auto_generated|rden_decode|w_anode318w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\TR1|address_out [12],\TR1|address_out [11],\TR1|address_out [10],\TR1|address_out [9],\TR1|address_out [8],\TR1|address_out [7],\TR1|address_out [6],\TR1|address_out [5],\TR1|address_out [4],\TR1|address_out [3],\TR1|address_out [2],\TR1|address_out [1],\TR1|address_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIC1|data_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a27 .init_file = "db/lab6.ram0_de2_picture_2e6c065c.hdl.mif";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ALTSYNCRAM";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 65536;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M9K";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a27 .mem_init3 = 2048'h000000000D1D0BF510FFFFFFFEBFFC07FFF497F3BF800000000407FE6000000000000000414C0E3583FFEE5106BF8007BC024FFD00077FF07FFFFFFB608000000000000011094B054AFF7DA0DE3FFA0778042001800A7FF78E1F0337600000000000000047CC436C51BFFAA0AEBFF924F680600000546118C73DEF5F60000000000000007B102BCE1123F8A6AEBFC000D648000EFC456A9294A42EDE60000000000000001D0989E478077FFFFE9FFFFFFE0397423C4114A526001EDFE080000000000000130CCCC4000FFFFFFEBFFFFFC2C5FFEFFFCF49C5A1D0973FE000000000000000214D03159F3FBFFFFF8FFFFF93C1000000000000000C079A60000000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a27 .mem_init2 = 2048'h00000000010C6BB5553FC00000AFF80000401F07F3F853CFF1FC3C3060000000000000001107582C557DF5BFFF97FC000300000000052501366FFF3D6000000000000000117C0306D0F8FFFFFB9FFC000100029200A01D88243F8F7CE000000000000000180909A5501560148A0BFE00000002F600480000041F21FFE0800000000000000708FAE51D0E23FFD481FF00120EB000003FFE07843CE1FFE080000000000000110B4A151304BF04FF807F803FFF53FF007FFE7DF01BFBEBE0000000000000000B08A9A500082707FFA00FC06384D3FFFE7FFE7B7A18F5D8E00000000000000039917FBDD9102207FFD127E0E07713FFFE7FFEC1918CE6A3E0800000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a27 .mem_init1 = 2048'h00000000181EEA0815000518FFF827F0904913FFEC7FFE81FEC4E01EA0800000000000000002021D3D0000887FFCE7F80C50CFFF02FFFEDDF82900FFE0800000000000005000062D000000043FFFC1FE478F3FFF5E7FFEB9FA6BDD7FE0800000000000001982068D580020801FFA01FC23A313FF5E7FFED7FE06BE3FE0800000000000001000162D118080020FFD207F1FFC8203027FFEB7FFBCFFFFE0800000000000005316260BF500000007FFD1FF9FF8136D80FFFEF3FF6BFF3FE0800000000000001D2342266A000004039FD3FF9FFE22A2A07FFEF9F92DFF3FE000000000000000640864F518000003000FFFFFDFFF1FFFFEFFFE7F076BFE1460C00000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a27 .mem_init0 = 2048'h00000000414D0615110000000007FFFFFFFE8FFFFE7FFE7080500991A0000000000000001A0C6085140000000207F07FF0800000027FFE61300057B00040000000000000010916B510000000000BC83FFFFFFFF0007FFE288009C21FC080000000000000310EE60B03C000000004F79FFFFFFFF00000004009FFE03FC0800000000000000300167025F000000003E61FFFFFFFFF880000000220AA0580800000000000004308766107F8206000002243FFFFFFF884030000043FC00040A00000000000001CCC0491B2F001E000001301FBFF7FEC620010060032D00000A00000000000000708864104E001F000000C10F00000052100040285410AA040800000;
// synopsys translate_on

// Location: M9K_X51_Y32_N0
cycloneive_ram_block \PIC1|data_rtl_0|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PIC1|data_rtl_0|auto_generated|rden_decode|w_anode296w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\TR1|address_out [12],\TR1|address_out [11],\TR1|address_out [10],\TR1|address_out [9],\TR1|address_out [8],\TR1|address_out [7],\TR1|address_out [6],\TR1|address_out [5],\TR1|address_out [4],\TR1|address_out [3],\TR1|address_out [2],\TR1|address_out [1],\TR1|address_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIC1|data_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a11 .init_file = "db/lab6.ram0_de2_picture_2e6c065c.hdl.mif";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ALTSYNCRAM";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 65536;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a11 .mem_init3 = 2048'h00000002403BFFF7F80001E8FF3FF00120CC7E7F35E010000000006B6060000000000002003D7FDFFC0000A4400007400001C317F500510005066F859D600000000000001CBE41D87E0001004000040000FFBFD7FD0A010ED2FFA2391F60000000000008040360001C0101064000034001FFBFDFF80012CED0FDE1FF9F60000000000008050C44F2E00000C140000600A17FFFCFFC000062F4FFE3E01FE000000000000000CAFFFEEF00008440000601517F9FE7F9000CD3E0FFE1001FE000000000000004E3CFFE70000045000004F00AFFBFEFFD0208F3F2FFF1001FE000000000000031F3EFFCEC00204F410004BE4EFF9FF7FA0001D3F6FFE0011FE00000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a11 .mem_init2 = 2048'h000000003FC8FFFFCC003140000000940A7E9FEFFC000643FCCFE1001F6000000000000017D4FEFC1009F1448000081C0E7FBFD7F8000221E09FE0038FE00000000000023F42DEF6483FF1E680000A5C0A7FDFC7FC00C27371C9E04603A000000000000C3F92DF7E063FFCA300003A3E68FF1FF7FC10C26181FEE04020A000000000001872040004016BB63AC000641FAA7F9FF7FBB0CF4001E5E000660000000000001B6540009CC3F0EF000FD00853C8FFBFF7FA40044001FFE022C70000000000001348C445BFFFF8223FFFF7FF200885BFD7FC50808061F7E1DE3500000000000035C30FBFE40679C440000000802000A01006C0720401FFE01E0C000000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a11 .mem_init1 = 2048'h0000003FC67F59A23C0C00400000000001FF00090000002015C0477BE080000000000073FF04000AD71450803F2700FA7FCBEFFFE002084000E00000020000000000007800017C21214C309111D011041CC80F87F8000F370080001F80000000000000780030C20DEE6DB68E300400F0307BEF67E00003FF8000000F80000000000000600020C01937100846BB2040002E780F87E000003FC000000FC000000000000060003080717DF20002100490F04000000000000007C0000007E0000000000000E00003FFFCD944000218685000400000000000000FFC000003E0000000000000F000007A93F800001FE810DC000000000000000004FE000003E0000000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a11 .mem_init0 = 2048'h000000F00001FFFFC8000007C080100000000000000000007F800001C00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N0
cycloneive_lcell_comb \PIC1|data_rtl_0|auto_generated|mux2|result_node[3]~0 (
// Equation(s):
// \PIC1|data_rtl_0|auto_generated|mux2|result_node[3]~0_combout  = (\PIC1|data_rtl_0|auto_generated|address_reg_a [0] & ((\PIC1|data_rtl_0|auto_generated|address_reg_a [1] & (\PIC1|data_rtl_0|auto_generated|ram_block1a27~portadataout )) # 
// (!\PIC1|data_rtl_0|auto_generated|address_reg_a [1] & ((\PIC1|data_rtl_0|auto_generated|ram_block1a11~portadataout )))))

	.dataa(\PIC1|data_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\PIC1|data_rtl_0|auto_generated|ram_block1a27~portadataout ),
	.datac(\PIC1|data_rtl_0|auto_generated|ram_block1a11~portadataout ),
	.datad(\PIC1|data_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\PIC1|data_rtl_0|auto_generated|mux2|result_node[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|mux2|result_node[3]~0 .lut_mask = 16'h88A0;
defparam \PIC1|data_rtl_0|auto_generated|mux2|result_node[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y41_N0
cycloneive_ram_block \PIC1|data_rtl_0|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PIC1|data_rtl_0|auto_generated|rden_decode|w_anode278w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\TR1|address_out [12],\TR1|address_out [11],\TR1|address_out [10],\TR1|address_out [9],\TR1|address_out [8],\TR1|address_out [7],\TR1|address_out [6],\TR1|address_out [5],\TR1|address_out [4],\TR1|address_out [3],\TR1|address_out [2],\TR1|address_out [1],\TR1|address_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIC1|data_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a3 .init_file = "db/lab6.ram0_de2_picture_2e6c065c.hdl.mif";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ALTSYNCRAM";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 65536;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a3 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a3 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a3 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a3 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y40_N0
cycloneive_ram_block \PIC1|data_rtl_0|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PIC1|data_rtl_0|auto_generated|rden_decode|w_anode307w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\TR1|address_out [12],\TR1|address_out [11],\TR1|address_out [10],\TR1|address_out [9],\TR1|address_out [8],\TR1|address_out [7],\TR1|address_out [6],\TR1|address_out [5],\TR1|address_out [4],\TR1|address_out [3],\TR1|address_out [2],\TR1|address_out [1],\TR1|address_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIC1|data_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a19 .init_file = "db/lab6.ram0_de2_picture_2e6c065c.hdl.mif";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ALTSYNCRAM";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 65536;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M9K";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a19 .mem_init3 = 2048'h000000006100461138002078000060307FFE0258208C0322D7D39D5E2060000000000000044232A8B100383C000000C27FFF03E42404082435DFFCC1E5E000000000000001D444E8D500743C000021F23FFF824080000005B65FFC00A0E0000000000000810076113800C990000818011FFFC2408800000585DFCC8063E00000000000000C4C52F1A4099F600000267FFFFFF0407014000014DFEC0060E0000000000000634C06F16E001F00001000FF8007F3C2FF65F201175A8D1069E00000000000008108460010096F4000F007FF4B83DA2112048090C7DFEC00E1E00000000000001E0265B9ED096F400070010B00181F0FFFF202B867C38C00E7E00000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a19 .mem_init2 = 2048'h00000000410006298210A1C0003C19431500063DFF902096403C9C4127E0000000000000190016902708E340011C19030102051DFF80651A6417FA05AF6000000000000013C472418500E470009C09932099038DFF89C5D1A703EBE8B1E000000000000001440611A100FF4E004D010136C01FFDFF962375400D3FBEBFE00000000000001C4CC1A11A00FFFC003D2183AC201BE5FF8A0FFFF000021A3FE000000000000011128A306A000F180059218384A81DE5FF92EF1FF214841F3FE000000000000091386B90D100003000A085FFBB800FBDFF820F9FF8C40008FFE0000000000000059041F9C80005E0034011FF882808FDFF863F1FFDEDEE3217E00000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a19 .mem_init1 = 2048'h000000000081280DC000E0C0067C058080001F70FF8FFC0FFC21FC640FE0000000000000007A1803AD0520004C7D801007C08029008C0FFFF6712CC40FE0000000000000D00BE8121BC41020E07D602008280090800808F005C5A4D407E00000000000003FBFFFD0100421A0E9FE0003F080E13009100A34054D2B580FE00000000000080800010B0004102004C60C2600087085080E000014400BC60BE0000000000000201D000C00002EE2489603002422300483022A2007FC02F709E000000000000000080C801E040A21C4863FEC88301C2005843082F442363C21E0000000000000000344A30C051581C0C6D017FFFECC30180420000A020251A2E00000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a19 .mem_init0 = 2048'h00000000001A15368104002004BE500CE8D83C398DD116C40A5DA904A0E0000000000000001C1BFE0C98E500C2FE9004A9952014BC1710A00A800F9920E0000000000008011C03FF189BAD0084801029881122AB7F1798205204057D20600000000000000004ABFE1A9DA3E58110DC2226C4065FACEDFFC008000B7DE040000000000000001C0238398A3FC1C000000E9C13044A05D7140404080B7DC0A0000000000000009CF89200000E941B802C06A04234BDF5AC07FF18000F7DE0E0000000000000001CFC80100001461E7BBC000001847F7DCC010600980BADC0600000000000000037FFB4E0000053EDFFFC00000E33DC74281C1C00060070E0600000;
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N14
cycloneive_lcell_comb \PIC1|data_rtl_0|auto_generated|mux2|result_node[3]~1 (
// Equation(s):
// \PIC1|data_rtl_0|auto_generated|mux2|result_node[3]~1_combout  = (!\PIC1|data_rtl_0|auto_generated|address_reg_a [0] & ((\PIC1|data_rtl_0|auto_generated|address_reg_a [1] & ((\PIC1|data_rtl_0|auto_generated|ram_block1a19~portadataout ))) # 
// (!\PIC1|data_rtl_0|auto_generated|address_reg_a [1] & (\PIC1|data_rtl_0|auto_generated|ram_block1a3~portadataout ))))

	.dataa(\PIC1|data_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\PIC1|data_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datac(\PIC1|data_rtl_0|auto_generated|ram_block1a19~portadataout ),
	.datad(\PIC1|data_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\PIC1|data_rtl_0|auto_generated|mux2|result_node[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|mux2|result_node[3]~1 .lut_mask = 16'h5044;
defparam \PIC1|data_rtl_0|auto_generated|mux2|result_node[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N16
cycloneive_lcell_comb \PIC1|data_rtl_0|auto_generated|mux2|result_node[3]~2 (
// Equation(s):
// \PIC1|data_rtl_0|auto_generated|mux2|result_node[3]~2_combout  = (!\PIC1|data_rtl_0|auto_generated|address_reg_a [2] & ((\PIC1|data_rtl_0|auto_generated|mux2|result_node[3]~0_combout ) # (\PIC1|data_rtl_0|auto_generated|mux2|result_node[3]~1_combout )))

	.dataa(gnd),
	.datab(\PIC1|data_rtl_0|auto_generated|mux2|result_node[3]~0_combout ),
	.datac(\PIC1|data_rtl_0|auto_generated|mux2|result_node[3]~1_combout ),
	.datad(\PIC1|data_rtl_0|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\PIC1|data_rtl_0|auto_generated|mux2|result_node[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|mux2|result_node[3]~2 .lut_mask = 16'h00FC;
defparam \PIC1|data_rtl_0|auto_generated|mux2|result_node[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y30_N0
cycloneive_ram_block \PIC1|data_rtl_0|auto_generated|ram_block1a51 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PIC1|data_rtl_0|auto_generated|rden_decode|w_anode351w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\TR1|address_out [12],\TR1|address_out [11],\TR1|address_out [10],\TR1|address_out [9],\TR1|address_out [8],\TR1|address_out [7],\TR1|address_out [6],\TR1|address_out [5],\TR1|address_out [4],\TR1|address_out [3],\TR1|address_out [2],\TR1|address_out [1],\TR1|address_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIC1|data_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a51 .init_file = "db/lab6.ram0_de2_picture_2e6c065c.hdl.mif";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a51 .logical_ram_name = "de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ALTSYNCRAM";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a51 .operation_mode = "rom";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 65536;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_width = 8;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a51 .port_a_write_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a51 .ram_block_type = "M9K";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a51 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E000003FFFF00000000000000000000000045FFFFFCE0000003800000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a51 .mem_init2 = 2048'h00000007FFF0001FFF00000000000000000000000327FFFFA000001DBF00000000000003C0000007C00E0000000000000000000007FF0003C00000003C00000000000000007FFFC000001E03C0000000000FC0078000000000000000080000000000000000E000000000FFFFFFFFFFFFFFFFFFFF6B4F01FFFFFFFE0000000000000000000000000000000000000000000200000000000007FFFFFE0000000000000000000800000000000000000000000000000000000002BFFFFF00000000000000000005002001006800400000008084101010000002000F5F388100000000000000001380400000400200180000000008404040021C001FBEFD8000000000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a51 .mem_init1 = 2048'h00000000138FFB3FC1FE9FF07AB5E7C74F9C860C53DD511E7FFFFE040000000000000000071FF3E1930F387800260C0040C080000C18408183060E3E0000000000000000011D31E1C32F1B7438668C8044C082000C18121003060C0E00000000000000000911D4CEB266123C605C0C6908C4AA010A545A87B3665C000000000000000000001466860412200C0414082891C082491A161891BB7EFCA000000000000000000010450A40D2079000140C2C91E0824809321881BF7EFCB0000000000000000002F24C0244D216100C160824915182480D1E08993F7EFC8200000000000000000F78064046B2AB30686528454C4980724C100324BB76080000000000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a51 .mem_init0 = 2048'h0000000006F854E2A7071C34402700470C4186820C1001249A7689400000000000000000600834EDA76F3878287760C60E4D98420D32072CBB76E8000000000000000001F8F030E1C71F1D701466F9C39E5D98820DD3872EBB56E80000000000000000019C2000460410211038360804804384420E5420608387080000000000000000011E24000000000000080608014041C4030E34280183060000000000000000000107870000000000003A820010060001B6A920234240341A2000000000000000010788C00000000000081000400810000181000D67CFFF502000000000000000018F100000000000000000400000080000010000103FFFFDF800000000;
// synopsys translate_on

// Location: M9K_X51_Y28_N0
cycloneive_ram_block \PIC1|data_rtl_0|auto_generated|ram_block1a35 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PIC1|data_rtl_0|auto_generated|rden_decode|w_anode329w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\TR1|address_out [12],\TR1|address_out [11],\TR1|address_out [10],\TR1|address_out [9],\TR1|address_out [8],\TR1|address_out [7],\TR1|address_out [6],\TR1|address_out [5],\TR1|address_out [4],\TR1|address_out [3],\TR1|address_out [2],\TR1|address_out [1],\TR1|address_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIC1|data_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a35 .init_file = "db/lab6.ram0_de2_picture_2e6c065c.hdl.mif";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ALTSYNCRAM";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a35 .operation_mode = "rom";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 65536;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a35 .port_a_write_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M9K";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a35 .mem_init3 = 2048'h000000000000FF05BC81FFFF83FFFFFF9FAE7FFFFFFFFFFFFFF9209A600000000000000820007F044001FFFFB7FBFFFF840A3FFFFFFFFFFFDE4FF77A600000000000000000003F418001FFFFDFF9FFFF85883F12000078BFFD5FFEDF600000000000000800033F744001BDFF9FE000008D8DB001FFB5000054A83FDBE00000000000000000003F600030FFF15FF82811800AE00000FFF000000FFE1FE08000000000000000003F52A0304EBD3FD4FAD4AA8FF80000000000008FFF9AE00000000000000000001D219FF80DFC7FC03C44936FF3FFFFFFFFFFFFFFFFDFE00000000000000000000400003FCFF8FFB82662161BFE00440000000000079BE0000000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a35 .mem_init2 = 2048'h00000018000000A0401C27F1FFFCFFFBF5CBCC05FFFFDFFA00000FDBE00000000000000000000000E00CDF83FFFC1B66D62BC400000000000001FFFBE08000000000000000000010008ADF2FFF80FF7FD7EBDE00000000000023FF9FE0800000000000000000000000A16EAFFF01FFFFF809FDFFFFFFFFFFFFFFF39FE080000000000000809020808000FC1FFF9EFFFFF98A4FFFFFFFFFFFFFFFF79FE080000000000000030000001400FFFFFFFEFFFFFB88EFFFFFFFFFFFFFFFF79D200000000000000000200002C3C1F9B777BEFFFBF8096FFFFFFFFFFFFFFFF79C200000000000000000002620FFDD927203BFC00C79887FFFFFFFFFFFFFFFF79BE0800000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a35 .mem_init1 = 2048'h000000000440205BFFFFBFFFFDBFFD04BB886FFFFFFFFFFFFFFFF79C6000000000000008030C2E07FFFFBFFFFE99E92DFC086FFFFFFFFFFFFFFFF79C60000000000000002FDC0013FFFF6FFFFEDAFFFFFB0A6FFFFFFFFFFFFFFFF7DDE0000000000000007BFEF015FFFD7FFFFE90FFFFF9087FFFFFFFFFFFFFFFF7CFA00000000000000041FFE815FFFFFFFFFE87FFFFFA8A7FFFFFFFFFFFFFFFF7EEE00000000000000021BFCC15BBFF7FC3FE9C9926C849EFFFFFFFFFFFFFFFF7EEE00000000000000011BF5C45327FFC107EBC8198080967FFFFFFFFFFFFFFF7FC600000000000000011FE4BA4153FFE2FFEBE044124096FFFF7FFFFFFFFFFF7FC60000000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a35 .mem_init0 = 2048'h00000000091256C6191F7D057E9FFFFFFFF44FFFFFFFFFFFFFFFF7DB2000000000000000510C2E150109FC3FFE87FFFFFFF56C000000000000000BF9E000000000000000194D6FB5B70FFFFFFE9BFFFFFFF56E0000000000000017FE2000000000000000330C7E85B9DFFF7FFEBFFFFFFFF56FFFFFFFFFFFFFFFFFEE2000000000000000170CCECC517FF5600EBE001807F56F8000000000000007FFE08000000000000015820BACC11FFCA906BF80000FF547FDFFEE06BE7FFFE7F26000000000000000213C0CB6119FFE7FFE9F83F41FF57E40000000000000077B600000000000000029083F853DFFFFFFFEBF80343FF5BFFF80002006FFFFFFB760800000;
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N4
cycloneive_lcell_comb \PIC1|data_rtl_0|auto_generated|mux2|result_node[3]~4 (
// Equation(s):
// \PIC1|data_rtl_0|auto_generated|mux2|result_node[3]~4_combout  = (!\PIC1|data_rtl_0|auto_generated|address_reg_a [0] & ((\PIC1|data_rtl_0|auto_generated|address_reg_a [1] & (\PIC1|data_rtl_0|auto_generated|ram_block1a51~portadataout )) # 
// (!\PIC1|data_rtl_0|auto_generated|address_reg_a [1] & ((\PIC1|data_rtl_0|auto_generated|ram_block1a35~portadataout )))))

	.dataa(\PIC1|data_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\PIC1|data_rtl_0|auto_generated|ram_block1a51~portadataout ),
	.datac(\PIC1|data_rtl_0|auto_generated|ram_block1a35~portadataout ),
	.datad(\PIC1|data_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\PIC1|data_rtl_0|auto_generated|mux2|result_node[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|mux2|result_node[3]~4 .lut_mask = 16'h4450;
defparam \PIC1|data_rtl_0|auto_generated|mux2|result_node[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N18
cycloneive_lcell_comb \PIC1|data_rtl_0|auto_generated|mux2|result_node[3]~5 (
// Equation(s):
// \PIC1|data_rtl_0|auto_generated|mux2|result_node[3]~5_combout  = (\PIC1|data_rtl_0|auto_generated|mux2|result_node[3]~2_combout ) # ((\PIC1|data_rtl_0|auto_generated|address_reg_a [2] & ((\PIC1|data_rtl_0|auto_generated|mux2|result_node[3]~3_combout ) # 
// (\PIC1|data_rtl_0|auto_generated|mux2|result_node[3]~4_combout ))))

	.dataa(\PIC1|data_rtl_0|auto_generated|mux2|result_node[3]~3_combout ),
	.datab(\PIC1|data_rtl_0|auto_generated|mux2|result_node[3]~2_combout ),
	.datac(\PIC1|data_rtl_0|auto_generated|mux2|result_node[3]~4_combout ),
	.datad(\PIC1|data_rtl_0|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\PIC1|data_rtl_0|auto_generated|mux2|result_node[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|mux2|result_node[3]~5 .lut_mask = 16'hFECC;
defparam \PIC1|data_rtl_0|auto_generated|mux2|result_node[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y38_N0
cycloneive_ram_block \PIC1|data_rtl_0|auto_generated|ram_block1a58 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PIC1|data_rtl_0|auto_generated|rden_decode|w_anode362w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\TR1|address_out [12],\TR1|address_out [11],\TR1|address_out [10],\TR1|address_out [9],\TR1|address_out [8],\TR1|address_out [7],\TR1|address_out [6],\TR1|address_out [5],\TR1|address_out [4],\TR1|address_out [3],\TR1|address_out [2],\TR1|address_out [1],\TR1|address_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIC1|data_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a58 .init_file = "db/lab6.ram0_de2_picture_2e6c065c.hdl.mif";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a58 .logical_ram_name = "de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ALTSYNCRAM";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a58 .operation_mode = "rom";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a58 .port_a_first_bit_number = 2;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 65536;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_width = 8;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a58 .port_a_write_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a58 .ram_block_type = "M9K";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a58 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a58 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a58 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a58 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y43_N0
cycloneive_ram_block \PIC1|data_rtl_0|auto_generated|ram_block1a42 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PIC1|data_rtl_0|auto_generated|rden_decode|w_anode340w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\TR1|address_out [12],\TR1|address_out [11],\TR1|address_out [10],\TR1|address_out [9],\TR1|address_out [8],\TR1|address_out [7],\TR1|address_out [6],\TR1|address_out [5],\TR1|address_out [4],\TR1|address_out [3],\TR1|address_out [2],\TR1|address_out [1],\TR1|address_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIC1|data_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a42 .init_file = "db/lab6.ram0_de2_picture_2e6c065c.hdl.mif";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a42 .logical_ram_name = "de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ALTSYNCRAM";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a42 .operation_mode = "rom";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a42 .port_a_first_bit_number = 2;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 65536;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_width = 8;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a42 .port_a_write_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a42 .ram_block_type = "M9K";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a42 .mem_init3 = 2048'h000003FFFFEC3860C1870C181830E183061C3060C3860C1870E18717FFE00000000003FFFE0C3840C1870C181830E183061C3060C3860C1870E1870FFFE00000000003FFC50C3860C1870C181830E183061C3020C3860C1870E18707FFE00000000003FFD40C3860C1870C181830E183061C3060C3860C1870E1872FFFE00000000003FFDDCC3860C1870C181830E181061C3060C3870C1870E18703FFE00000000003FFDE84187161870C0C0C106083860C1020C1820C1831E1C383FFE00000000003FFDF9E3CF1E3C71C343878E1C58F1C70E1E7CB1C6CF9E0CF87FFE00000000003FFD6C000000000000000000000000000000000000000000010FFE00000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a42 .mem_init2 = 2048'h000003FFFFFFFFFFFDFFFFFFBFFCF5F7FFE383870FDA01DDFFFFFFFFFFE00000000003FF9E0000000000B1DFFF8C0007FB800000000000000001030FFFE00000000003FF8E00000000008E30007400077D8000000000000000000005FFE00000000003F781870000FFF0A0B70C003FC01B8FFFFFFFC007FFF81FFFF7FFE00000000003F7C0000000BFF012A4009037C00B8FFFFFFFC007FFF81FFFFFFFE00000000003F7E0020000FFF201B300283FC69B0FFFFFFFC007FFF81FFFFFFFE00000000003F9903E0000FFF1C5B480203F47950FFFFFFFC007FFF81FFFFFFFE00000000003FFFF860000E660480080401DC37B8FFFFFFFC307FFF81FFFFFDFE00000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a42 .mem_init1 = 2048'h000003FF7F07000086004A4008500000000FFFFFFFC307FFF81FFFFFEDE00000000003FFFF0700000003C00000000000000FFFFFFFC307FFF81FFFFFDFE00000000003FFBC07A1000003C00000000000000FFFFFFFC307FFF81FFFFFFFE00000000003FFAC07B2400001800000001000000FFFFFFFC307FFF81FFFF7FFE00000000003FFC20000C000000DC000001A70000FFFFFFFC107FFF81FFFF07FE00000000003F7FE3FFFE000000CD000000000000FFFFFFFC787FFF81FFFF07FE00000000003F7FA207F80000000000000EDBE000FFFFFFFC007FFF81FFFF07FE00000000003FFFFB3FD8638860000400049B6000FFFFFFFC007FFF81FFFF03FE00000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a42 .mem_init0 = 2048'h000003F7FFD80FC00004000040000000000FFFFFFFC007FFF81FFFF1BFE00000000003FFFFFBFF800006000040000000000000000000000000000005BFE00000000003F7FFFFC0A00006000040000000002222222222223A6AFFFFC57FE00000000003F7FFFFF0800066000040000000302BFBBABBAAAAABAAFFFFC5BFE00000000003FFFFFF80A00046000040006F9E003FFFEBBEFEEEFEEFFFFFC5BFE00000000003FFFFFE00800006000040005CCE001FDCDCCCDDDCCDD5DFFFC45FE00000000003FFFFFF40873C860000400006401B9DCD899D89CDDDDDDDDDC47FE00000000003FFBFFFA0C359860000400000003B8000000000000000000007FFE00000;
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N6
cycloneive_lcell_comb \PIC1|data_rtl_0|auto_generated|mux2|result_node[2]~9 (
// Equation(s):
// \PIC1|data_rtl_0|auto_generated|mux2|result_node[2]~9_combout  = (\PIC1|data_rtl_0|auto_generated|address_reg_a [0] & ((\PIC1|data_rtl_0|auto_generated|address_reg_a [1] & (\PIC1|data_rtl_0|auto_generated|ram_block1a58~portadataout )) # 
// (!\PIC1|data_rtl_0|auto_generated|address_reg_a [1] & ((\PIC1|data_rtl_0|auto_generated|ram_block1a42~portadataout )))))

	.dataa(\PIC1|data_rtl_0|auto_generated|ram_block1a58~portadataout ),
	.datab(\PIC1|data_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\PIC1|data_rtl_0|auto_generated|ram_block1a42~portadataout ),
	.datad(\PIC1|data_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\PIC1|data_rtl_0|auto_generated|mux2|result_node[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|mux2|result_node[2]~9 .lut_mask = 16'h88C0;
defparam \PIC1|data_rtl_0|auto_generated|mux2|result_node[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y36_N0
cycloneive_ram_block \PIC1|data_rtl_0|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PIC1|data_rtl_0|auto_generated|rden_decode|w_anode318w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\TR1|address_out [12],\TR1|address_out [11],\TR1|address_out [10],\TR1|address_out [9],\TR1|address_out [8],\TR1|address_out [7],\TR1|address_out [6],\TR1|address_out [5],\TR1|address_out [4],\TR1|address_out [3],\TR1|address_out [2],\TR1|address_out [1],\TR1|address_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIC1|data_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a26 .init_file = "db/lab6.ram0_de2_picture_2e6c065c.hdl.mif";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ALTSYNCRAM";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 65536;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a26 .mem_init3 = 2048'h000003FF001272024E000000004003F80008009C207FFFFFFFFFFE0D9FE00000000003FF0013E0123C001D04786003F80000000000000000000000089FE00000000003FF001220120400125F204003F80009800000000000000000CD9FE00000000003FF041F1212A200035F706003F80107C00000000000000001889FE00000000003FF0001101106000449404000003C07C0000002942D6B5AD02D9FE00000000003FF0016600284000000004000001D8400000004EB7AD7FFA1A99F600000000003FF04132212FC000000004000001C0800000000623A5E3F68CD9FE00000000003FF0012300246000000006000000C080000000000000000002D9FE00000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a26 .mem_init2 = 2048'h000003FF00131012A20000000340000003800000000080000001000F1FE00000000003FF041C22138E00000001E0000003800000000000C77CE000C29FE00000000003FF0001E0113C01000001C0000002800061001EE0C75EC030031FE00000000003FF001670028E00552AAA3000000001E041003FFC00000000001F600000000003FF00171032E2000400222000000001300000000000000318001F600000000003FF001270024E0000000001C0000001300001000100000010141FE00000000003FF0417E212FC0000000001C00000012000010001808600022F1FE00000000003FF000C20038E000000000000000001C000018001006EE21B561F600000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a26 .mem_init1 = 2048'h000003FF00011011220000000000C0000051E0000100010606BB18C01F600000000003FF141F3242C200000000000C00002930000100010606D0E1401F600000000003FF001FE012FC00000000003E000071F00001800106041000C01F600000000003FF001FE012C40000000001FE00005DF0000180010000E081C01F600000000003FF041F3242E60000000001FE000071C3F40180010000E700001F600000000003FF000D1011A200000000003E000001F092E1000104009C00C01F600000000003FF000430018400000000003E000001F0210180010606D300401FE00000000003FF0417E032FC000000000000000001E00001000101F89501DB1F600000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a26 .mem_init0 = 2048'h000003FF00127002C6000000000000000001F0000180010178E7D64E1FE00000000003FF04131012E2000000000000000000000001000180000041FF9FE00000000003FF00167002CC0000000000000000000000000000000000BD801F600000000003FF001DE011BC0000000000000000000000003FFC00000400001F600000000003FF140622418E000000000008F000000000003FFD00001F40001F600000000003FF00170012E2000000000019B00000000000000000000028001F600000000003FF001330024F00000000000CE00000000000002C07000F2C001F600000000003FF10176052FC000000000002600000000000000007089FF01F9F600000;
// synopsys translate_on

// Location: M9K_X51_Y35_N0
cycloneive_ram_block \PIC1|data_rtl_0|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PIC1|data_rtl_0|auto_generated|rden_decode|w_anode296w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\TR1|address_out [12],\TR1|address_out [11],\TR1|address_out [10],\TR1|address_out [9],\TR1|address_out [8],\TR1|address_out [7],\TR1|address_out [6],\TR1|address_out [5],\TR1|address_out [4],\TR1|address_out [3],\TR1|address_out [2],\TR1|address_out [1],\TR1|address_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIC1|data_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a10 .init_file = "db/lab6.ram0_de2_picture_2e6c065c.hdl.mif";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ALTSYNCRAM";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 65536;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a10 .mem_init3 = 2048'h000003FFFFC0000000FFFE00000000E000000000000000000000000000000000000003FFFFC0000000FFFE000000008000000047F80008FEB0F9801000000000000003FFE340000001FFFF000000008000000027F9F5F2A00500400680800000000003FFFFFC000000FEFE060000048000000027F8FFF1800702000000000000000003F7C200000000FFFF400000008500800027FAFFF2900100000000000000000003F7C00C000004FFFF8000000085E0802027FBFFFA840D00000000000000000003F7C004000000FFFF0E00000A2004002027F8FFF7880D00000100000000000003F7C414000000FFDF0000000A01B0002027F8FFF0A00100000000000000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a10 .mem_init2 = 2048'h000003F7C014000010FFCF1F00001F0004812027F8FFF0BC0130000000000000000003F7C410000000F60E1F80001FA1C0802027F8FFF0DE1120000110000000000003F58110000010C00E11800004A1C4802027F8FFF08C803600000E000000000003F3D010000000C003158000058184002007F8FFF0DE510100003F400000000003F79000000001945900000000A004800007F8FFF0FFF11B00001CE00000000003FFD1000000000B61000000002004000007F8FFF0FFF01000047AE00000000003FFF1000000010BED000000009FF47A1FE7F8EF70FFF0180003FF600000000003FFBF000000018A2B0000000007F0FF1FE7F83FC0FFF0080003FFE00000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a10 .mem_init1 = 2048'h000003FFC000000001FBEF0000000007F0FF00EFF8FFF2FFF07F20001FE00000000003FFC0F900011DEBAF7FC0D8FF0590341087FFFFFFBFFFDFFFFFFFE00000000003FFFFFFFFFFFFFFFFEFEFFFFFFBFF37F0FFE7FFF0C8FF7FFFFFFFE00000000003FFFFCF3FF2DBFE79F3EFFFFFFFDF84109FFFFFFC007FFFFFFFFFE00000000003FFFFDF3FFFCAFFF7BB4FFFFFFFD187F0FFFFFFFFC03FFFFFFFFFE00000000003FFFFEF7FAF820DFFFFEFFF7F0FFFFFFFFFFFFFFFF83FFFFFFFFFE00000000003FFFFFE7FFF36BBFFFFF7F1BFFC3FFFFFFFFFFFFFF003FFFFFFFFE00000000003FFFFFFFDEE07FFFFFFD7EF7FFFFFFFFFFFFFFFFFFB01FFFFFFFFE00000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a10 .mem_init0 = 2048'h000003FFFFFE000037FFFFFFFF7FFFFFFFFFFFFFFFFFFFFF807FFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N20
cycloneive_lcell_comb \PIC1|data_rtl_0|auto_generated|mux2|result_node[2]~6 (
// Equation(s):
// \PIC1|data_rtl_0|auto_generated|mux2|result_node[2]~6_combout  = (\PIC1|data_rtl_0|auto_generated|address_reg_a [0] & ((\PIC1|data_rtl_0|auto_generated|address_reg_a [1] & (\PIC1|data_rtl_0|auto_generated|ram_block1a26~portadataout )) # 
// (!\PIC1|data_rtl_0|auto_generated|address_reg_a [1] & ((\PIC1|data_rtl_0|auto_generated|ram_block1a10~portadataout )))))

	.dataa(\PIC1|data_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\PIC1|data_rtl_0|auto_generated|ram_block1a26~portadataout ),
	.datac(\PIC1|data_rtl_0|auto_generated|ram_block1a10~portadataout ),
	.datad(\PIC1|data_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\PIC1|data_rtl_0|auto_generated|mux2|result_node[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|mux2|result_node[2]~6 .lut_mask = 16'h88A0;
defparam \PIC1|data_rtl_0|auto_generated|mux2|result_node[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y47_N0
cycloneive_ram_block \PIC1|data_rtl_0|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PIC1|data_rtl_0|auto_generated|rden_decode|w_anode278w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\TR1|address_out [12],\TR1|address_out [11],\TR1|address_out [10],\TR1|address_out [9],\TR1|address_out [8],\TR1|address_out [7],\TR1|address_out [6],\TR1|address_out [5],\TR1|address_out [4],\TR1|address_out [3],\TR1|address_out [2],\TR1|address_out [1],\TR1|address_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIC1|data_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a2 .init_file = "db/lab6.ram0_de2_picture_2e6c065c.hdl.mif";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ALTSYNCRAM";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 65536;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y42_N0
cycloneive_ram_block \PIC1|data_rtl_0|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PIC1|data_rtl_0|auto_generated|rden_decode|w_anode307w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\TR1|address_out [12],\TR1|address_out [11],\TR1|address_out [10],\TR1|address_out [9],\TR1|address_out [8],\TR1|address_out [7],\TR1|address_out [6],\TR1|address_out [5],\TR1|address_out [4],\TR1|address_out [3],\TR1|address_out [2],\TR1|address_out [1],\TR1|address_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIC1|data_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a18 .init_file = "db/lab6.ram0_de2_picture_2e6c065c.hdl.mif";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ALTSYNCRAM";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 65536;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a18 .mem_init3 = 2048'h000003FF001FA002C400000000003F30000003800001FE04280000E1DFE00000000003FF000C3003820000000000000000000000000BFE2BD800013F1E000000000003FF140F1013A20000000000000000000080000FFE32798001FF5B000000000003FF001F2002C4001700000000FE00000180000FFE3A7A00317F84000000000003FF0413E0127C00000000000000000001808B0BFE3CFB0001FF9D000000000003FF00127002C20000000000000000000000002E3C37F88570EB9F400000000003FF001F1013E20010200000000004400000000E0078F80000FF1E000000000003FF141D704380009020000006D447C00180000000000F9C517F18000000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a18 .mem_init2 = 2048'h000003FF000FE011BC005E20000066BC47C00002006312202D80613E52000000000003FF001F2002CA001020000066FCC6C000020062D2E58058857E50000000000003FF14130052620013200000966CC760000200622226407C14174F000000000003FF001330024C000020000066FE47C0000200615482B07FE20000000000000003FF00132012FC0300000000566C43C0000200600000007C200500000000000003FF140D2041840300000000163C47700002006000E00000000000000000000003FF00071001A2005F000000720047C000020060004000000031E0000000000003FF00011000040000000000F00007F00002006000600210001FF8000000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a18 .mem_init1 = 2048'h000003FF000020103C000000E00000FF07E0000000000360039C001FF8000000000003FF0004000000028000E00100EF44400000FF0000000084C21FF8000000000003FF000003ED000381C08000000407E00002FF63FFEFF810423FF8000000000003FFC10000201E008000C301800607C000000003FDCFFA30C43FFE000000000003FFF7C400001E0381C003398060000004200001FFF7FA9DEC3FFE000000000003FFFFC200001E03810D2341800000000430550000000FBDEF2FFE000000000003FFFFC200001E0381CE03418FE777EEC000600000000BFF29D3C8000000000003FFFFC0030CCA00804003090FE000000000000100000339DCBA0C000000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a18 .mem_init0 = 2048'h000003FFFFC10081330381C043418FE11722C000521EC8000339DEDB1C000000000003FFFFC30001330000C100000FE34460C42001908FC0000000060D000000000003FFFFC3000033000001407C0FE777EEC420000C8600000002039F800000000003FBFFC0000133000000017D87C5D13AC0001208C000000000001D800000000003FFFFC301C723000000000000034644C0007209E800000000001D000000000003FFFFC3030C321FF001C00000035624C0000200C8000000000017000000000003FFFFC0031E33FFFEA1E00000000000000007809E00000000529B800000000003FFFFC0000000FFFE00000000000030000084020000000006DD0D800000;
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N26
cycloneive_lcell_comb \PIC1|data_rtl_0|auto_generated|mux2|result_node[2]~7 (
// Equation(s):
// \PIC1|data_rtl_0|auto_generated|mux2|result_node[2]~7_combout  = (!\PIC1|data_rtl_0|auto_generated|address_reg_a [0] & ((\PIC1|data_rtl_0|auto_generated|address_reg_a [1] & ((\PIC1|data_rtl_0|auto_generated|ram_block1a18~portadataout ))) # 
// (!\PIC1|data_rtl_0|auto_generated|address_reg_a [1] & (\PIC1|data_rtl_0|auto_generated|ram_block1a2~portadataout ))))

	.dataa(\PIC1|data_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\PIC1|data_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datac(\PIC1|data_rtl_0|auto_generated|ram_block1a18~portadataout ),
	.datad(\PIC1|data_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\PIC1|data_rtl_0|auto_generated|mux2|result_node[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|mux2|result_node[2]~7 .lut_mask = 16'h5044;
defparam \PIC1|data_rtl_0|auto_generated|mux2|result_node[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N24
cycloneive_lcell_comb \PIC1|data_rtl_0|auto_generated|mux2|result_node[2]~8 (
// Equation(s):
// \PIC1|data_rtl_0|auto_generated|mux2|result_node[2]~8_combout  = (!\PIC1|data_rtl_0|auto_generated|address_reg_a [2] & ((\PIC1|data_rtl_0|auto_generated|mux2|result_node[2]~6_combout ) # (\PIC1|data_rtl_0|auto_generated|mux2|result_node[2]~7_combout )))

	.dataa(gnd),
	.datab(\PIC1|data_rtl_0|auto_generated|mux2|result_node[2]~6_combout ),
	.datac(\PIC1|data_rtl_0|auto_generated|mux2|result_node[2]~7_combout ),
	.datad(\PIC1|data_rtl_0|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\PIC1|data_rtl_0|auto_generated|mux2|result_node[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|mux2|result_node[2]~8 .lut_mask = 16'h00FC;
defparam \PIC1|data_rtl_0|auto_generated|mux2|result_node[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y37_N0
cycloneive_ram_block \PIC1|data_rtl_0|auto_generated|ram_block1a50 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PIC1|data_rtl_0|auto_generated|rden_decode|w_anode351w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\TR1|address_out [12],\TR1|address_out [11],\TR1|address_out [10],\TR1|address_out [9],\TR1|address_out [8],\TR1|address_out [7],\TR1|address_out [6],\TR1|address_out [5],\TR1|address_out [4],\TR1|address_out [3],\TR1|address_out [2],\TR1|address_out [1],\TR1|address_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIC1|data_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a50 .init_file = "db/lab6.ram0_de2_picture_2e6c065c.hdl.mif";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a50 .logical_ram_name = "de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ALTSYNCRAM";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a50 .operation_mode = "rom";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 65536;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_width = 8;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a50 .port_a_write_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a50 .ram_block_type = "M9K";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a50 .mem_init3 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFC0000FFFFFFFFFFFFFFFFFFFFFFFFBA0000031FFFFFFFE00000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a50 .mem_init2 = 2048'h000003FFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFFFCD800005FFFFFFFFFE00000000003FFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFF800FFFFFFFFFFFFFFE00000000003FFFFC0005FFFFFFFFC3FFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFE00000000003FFFF00000000000000000000000000000000000000000001FFFFE00000000003FFC0000000000000000000000000000000000000000000003FFFE00000000003FFC2000000000000000000000000000000000000000000004FFFE00000000003FFDC004002001000801C306143020C2860C3870C3870A1C73FFFE00000000003FFCE00A007003801C01820408204081040810208102041823FFFE00000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a50 .mem_init1 = 2048'h000003FFDE80040020010008000000000000000000000000000023FBFFE00000000003FFDF800000000000007CF9F7EF9FBE7CF9F3E7DF3E7CF9F7FDFFE00000000003FFCF0002001400A00C7CF9F7EF9F3E7CF9F3E7DFBF7CF9F3FFFFE00000000003FFC60002001401A0044489320491224498306081224C9933FFFFE00000000003FFC0000200100080040C881200002260C1020000304081037FFFE00000000003FFC0000000000000000C88120000226081120600304081037FFFE00000000003FFC4000000000010000488162850A260C1122010304081877FFFE00000000003FFC080000080040020448B162CD1A24489162C589344A9F7FFFFE00000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a50 .mem_init0 = 2048'h000003FFF80002001000A00C448B1E28D1A24489162C58934489F6BFFFE00000000003FFFE600600300080045489162CD1A24489162E5893448997FFFFE00000000003FFFF8000000000000044A9066CC9A24489162C5C9744F917FFFFE00000000003FFFF8FFC79E3EF1FF87CF9F7EFDFBC78F9F1EBDF9F7C79F7FFFFE00000000003FFFF9C0000000000007CF9F7EFDFBE38F9F1EBD7BF7CF9FFFFFFE00000000003FFFF9F800000000000447DFFEFDFFFFC495FDFDCBDFFCBF5DFFFE00000000003FFFFFB8000000000001830E183061C3060C3060C1870C187BFFFE00000000003FFFFCC00000000000000000000000000000000000000000017FFE00000;
// synopsys translate_on

// Location: M9K_X51_Y31_N0
cycloneive_ram_block \PIC1|data_rtl_0|auto_generated|ram_block1a34 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PIC1|data_rtl_0|auto_generated|rden_decode|w_anode329w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\TR1|address_out [12],\TR1|address_out [11],\TR1|address_out [10],\TR1|address_out [9],\TR1|address_out [8],\TR1|address_out [7],\TR1|address_out [6],\TR1|address_out [5],\TR1|address_out [4],\TR1|address_out [3],\TR1|address_out [2],\TR1|address_out [1],\TR1|address_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIC1|data_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a34 .init_file = "db/lab6.ram0_de2_picture_2e6c065c.hdl.mif";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ALTSYNCRAM";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a34 .operation_mode = "rom";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 65536;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a34 .port_a_write_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M9K";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a34 .mem_init3 = 2048'h000003FFFFFF00867B86000040000000200180000000000000000005FFE00000000003F7DFFF808000060000400000003B85C00000000000000000C5BFE00000000003FFFFFFC0E000060000400000001A07C00000000000000000A1BFE00000000003F7FFFCC083800600004000FFFF3002400000000000000000247FE00000000003FFFFFFC087C00000000000D7FF2684000000000000000001C03FE00000000003FFFFFFC0A5C00001C0000000003F80000000000000000000053FE00000000003FFFFFFE28640000000000003BE0A80000000000000000000041FE00000000003FFFFFFFBE380000000000003BE0FC001E0002FBFFFFFFFF8041FE00000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a34 .mem_init2 = 2048'h000003F7FFFFFF8380000000000000000000000000000000000000043FE00000000003FFFFFFFF80000000000000649923E0000000000000000000043FE00000000003FFFFFFFFE000000000000000002000000000000000000000007FE00000000003FFFFFFFF8000000000000000000000013FFFFFF40001FFFC001FE00000000003FFFFFFFF8000000000000100000300000FFF800000007FF0001FE00000000003FFFFFFFFE000010000000100000003802BB9800000003FF003DFE00000000003FFFFFFFF800000000000410004018281EF34000000007FF803DFE00000000003FFFFFFDFD80000000000403FB38003810800000000007FF0041FE00000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a34 .mem_init1 = 2048'h000003FFFFFFC34000000000004002EBC0000180080000000A7FF0039FE00000000003F7E4FFC00000000000006016DB0280018000000000157FF003DFE00000000003FFD003FFF00000000000400000038000B8808204021EFFF0025FE00000000003FF00000000000000000061000002800128000000029BFFF0125FE00000000003FF000000000000000000600000000002F800000000FFFFF0197FE00000000003FF000020000400003C004076D930038000000000008FFFF0119FE00000000003FF00002010060003EF8040FF67F60380C000000007FFFFF003DFE00000000003FF00010000220000800040FFFFB002800000000001FFFFF003DFE00000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a34 .mem_init0 = 2048'h000003FF040C2001840002FA806000000001034000000003CFFFF004DFE00000000003FF0013E012BC000180004000000008000000000000022FD0061FE00000000003FF001210020E00000000600000000800000000000000000001DFE00000000003FF0413001022000080204000000008000000000000000000005FE00000000003FF001030138C001AFFF8400040000800FFFFFFFFFFFFFFF8001FE00000000003FF001DE012BC001BD698400000000820072CD7E245C806F80D9FE00000000003FF040072018E000180006003F800080000000000000000000D9FE00000000003FF00170012C2000000004003E80008000000000000000000089F600000;
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N22
cycloneive_lcell_comb \PIC1|data_rtl_0|auto_generated|mux2|result_node[2]~10 (
// Equation(s):
// \PIC1|data_rtl_0|auto_generated|mux2|result_node[2]~10_combout  = (!\PIC1|data_rtl_0|auto_generated|address_reg_a [0] & ((\PIC1|data_rtl_0|auto_generated|address_reg_a [1] & (\PIC1|data_rtl_0|auto_generated|ram_block1a50~portadataout )) # 
// (!\PIC1|data_rtl_0|auto_generated|address_reg_a [1] & ((\PIC1|data_rtl_0|auto_generated|ram_block1a34~portadataout )))))

	.dataa(\PIC1|data_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\PIC1|data_rtl_0|auto_generated|ram_block1a50~portadataout ),
	.datac(\PIC1|data_rtl_0|auto_generated|ram_block1a34~portadataout ),
	.datad(\PIC1|data_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\PIC1|data_rtl_0|auto_generated|mux2|result_node[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|mux2|result_node[2]~10 .lut_mask = 16'h00D8;
defparam \PIC1|data_rtl_0|auto_generated|mux2|result_node[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N8
cycloneive_lcell_comb \PIC1|data_rtl_0|auto_generated|mux2|result_node[2]~11 (
// Equation(s):
// \PIC1|data_rtl_0|auto_generated|mux2|result_node[2]~11_combout  = (\PIC1|data_rtl_0|auto_generated|mux2|result_node[2]~8_combout ) # ((\PIC1|data_rtl_0|auto_generated|address_reg_a [2] & ((\PIC1|data_rtl_0|auto_generated|mux2|result_node[2]~9_combout ) # 
// (\PIC1|data_rtl_0|auto_generated|mux2|result_node[2]~10_combout ))))

	.dataa(\PIC1|data_rtl_0|auto_generated|mux2|result_node[2]~9_combout ),
	.datab(\PIC1|data_rtl_0|auto_generated|mux2|result_node[2]~8_combout ),
	.datac(\PIC1|data_rtl_0|auto_generated|mux2|result_node[2]~10_combout ),
	.datad(\PIC1|data_rtl_0|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\PIC1|data_rtl_0|auto_generated|mux2|result_node[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|mux2|result_node[2]~11 .lut_mask = 16'hFECC;
defparam \PIC1|data_rtl_0|auto_generated|mux2|result_node[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y52_N2
cycloneive_lcell_comb \CP1|blue_palette~5 (
// Equation(s):
// \CP1|blue_palette~5_combout  = (\CP1|blue_palette~4_combout  & (\PIC1|data_rtl_0|auto_generated|mux2|result_node[3]~5_combout  & \PIC1|data_rtl_0|auto_generated|mux2|result_node[2]~11_combout ))

	.dataa(\CP1|blue_palette~4_combout ),
	.datab(gnd),
	.datac(\PIC1|data_rtl_0|auto_generated|mux2|result_node[3]~5_combout ),
	.datad(\PIC1|data_rtl_0|auto_generated|mux2|result_node[2]~11_combout ),
	.cin(gnd),
	.combout(\CP1|blue_palette~5_combout ),
	.cout());
// synopsys translate_off
defparam \CP1|blue_palette~5 .lut_mask = 16'hA000;
defparam \CP1|blue_palette~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y32_N0
cycloneive_ram_block \PIC1|data_rtl_0|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PIC1|data_rtl_0|auto_generated|rden_decode|w_anode296w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\TR1|address_out [12],\TR1|address_out [11],\TR1|address_out [10],\TR1|address_out [9],\TR1|address_out [8],\TR1|address_out [7],\TR1|address_out [6],\TR1|address_out [5],\TR1|address_out [4],\TR1|address_out [3],\TR1|address_out [2],\TR1|address_out [1],\TR1|address_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIC1|data_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a8 .init_file = "db/lab6.ram0_de2_picture_2e6c065c.hdl.mif";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ALTSYNCRAM";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 65536;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a8 .mem_init3 = 2048'h000000FBFFBBFFF7FEFFFFE9FF7FFC3FFFC3FFDF7FE3E5E8000000491FE000000000007BFFFD7FC7FEFFFFE444C0075FFC3F81A00F20550143066FB3DFE000000000007FE27E61D07FF6DE605BF8907FFA00BFC7FE0A07DFF1FFA200DF60000000000036387760001CFEFF664090117FFA00FFDFF980037FF3FDE3EF1FE000000000003C75CCFF7FE5FFFE8140000E3EFD003FEFFF0100EFF4FFE3E01F6000000000003679CEFFFDE7FFFF644420223FDC007FC7FC20067BF5FFF1081F600000000000175CEECFFEE9EFBFEB018034DDAE00FFEFFD4E6C77FEFFF0001FE000000000001F75F4FFFCECFDDFC501901EBFCE007FFFFA7F875FF6FFE0011FE00000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a8 .mem_init2 = 2048'h0000007FFFE8FFFFECFFCE4908503BDE3A00FFFFFD7FE6C3FCCFE0001F600000000000F7F3C4FEFE10F60F7B8000001CBE00DFFFF97F26A1E0DFE0028FE00000000001F43650FFFE58C00FB78184B95C3E003FEFFC7FE7F379C9E0460FE00000000001FBE580DF7E04C002B200007C7E7E005FFFF81DC3A1A8FEE04016200000000003FEF9000004809C493E40006C1FBE007FF7F932CF8200E4E0006D000000000003F64C0003BCC11020400FF408C3CE007FF7F83CCFBE09EFE02FA0000000000003F36D80CFBFAE18213FFFF77B69D07ADFFDF83E864B19E7E7FC25800000000003F5EF0FFFFFFF9841E2008184F3EEFFC01FFAF0FE9BC9F7E01E14000000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a8 .mem_init1 = 2048'h000003F7E67F79E03CEF8E42000004E3EB00FF17F98010BFC980C47A9D800000000003F7FFA6000A5337DEA7C000FFFD8F07FF7FE075F0BFF05F60001E000000000003FFFFCBFC20E54E38D281D037F10F07FFFFC00001C8FF7FFFFFFF000000000003F7FFF9CDEDF56C386EF927F4F71F843F87C00001207FFFFFFFFE800000000003FFFFE1FFE0F51C71C6708760F718841F87C00000003FFFFFFFFF800000000003FFFFD3B050BE020012700B600450000000000000003FFFFFFFFE000000000003FFFFD6FFFF2600001A780F9E0FD00000000000000003FFFFFFFE000000000003FFFFFF82140000001FF7EEDC00000000000000000001FFFFFFFF000000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a8 .mem_init0 = 2048'h000003FFFFFE000200000007D97F10000000000000000000007FFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y37_N0
cycloneive_ram_block \PIC1|data_rtl_0|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PIC1|data_rtl_0|auto_generated|rden_decode|w_anode318w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\TR1|address_out [12],\TR1|address_out [11],\TR1|address_out [10],\TR1|address_out [9],\TR1|address_out [8],\TR1|address_out [7],\TR1|address_out [6],\TR1|address_out [5],\TR1|address_out [4],\TR1|address_out [3],\TR1|address_out [2],\TR1|address_out [1],\TR1|address_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIC1|data_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a24 .init_file = "db/lab6.ram0_de2_picture_2e6c065c.hdl.mif";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ALTSYNCRAM";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 65536;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a24 .mem_init3 = 2048'h00000001040F307592FF7FFFFE3FF1FC7FF01763DF8000000000001AE00000000000000121CFEE35FFFF6EFFC63F83F63C080000044000008001F91AE000000000000003001D0B05C87FED2EFEBF83FC7802008EFFE8AAFF0000FE9EE00000000000000113CC68E9D75FFEF4BE69735872889FFF30090848C31081FFE000000000000001031C22EAB1317DBEBEEFC0009E08000E3DA3F316BFEF30FFE0000000000000011909ABF4FE09BFFFFE6DB2F7DE8BC8B1E7B377F53F34F05EE080000000000001111FC48526257FFFFA7FFFFFC38400B001F9CAF57D68D9BDE000000000000001011F0A159E083FFFFE42C088938100D7FF7FFFD100040798E0000000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a24 .mem_init2 = 2048'h00000005051D6BA576004000010B78001E0FFFFE1E077C7DBFFEFFD7E080000000000001510F5AAC90E07FDF01B6F000038000139FC400435CE7FF7D608000000000000100FDE210FEECFFFFFFFF740001800016EEE11DC16CFFB57DE000000000000001010A99B5D7A854D08AA3CA010001C2B27F4003F8001F00FFE080000000000001060BD2C523F851028C317E408001F0437EBFFCFF4006F197E080000000000003010F2F55977C01F11023BFC0C001E1FFFFBFFE945003E32BE000000000000001161BFAB53E700071B1C10F81C001F1FF03BFFE7B7E00F7CDE08000000000000120BF5FBD94E300E0FF6105E0F001E1FF053FFE0195E5FFC9E0800000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a24 .mem_init1 = 2048'h00000001183FDA0BB06D2AF4DFA543D110AD70FF00BFFEC7FED4F17FE0800000000000010C166019BF77E73E7FE1DDF00C45FDFF58BFFE5FFE39A0FFE080000000000001710726A94FCAFADE3CD5DFF1650B75FFB37FFEA1FAFBDD7FE0800000000000011013260D3E2F0A011FFBFEFC236B71FF5E7FFED7FE969E7FE080000000000001171214BD167FFEBFFF4BAB78907440ACCD7FFE47FEAFFFFFE08000000000000153172603B0FFFFFFFDB5FFDE4001F2929EFFFEA3FE79FF7FE0800000000000011D2B4A776EFFFFFFFA43FCBE4EFFF052DC3FFEE5FC39FFBFE0000000000000016009F4D1BD7DFD7EFD8400FB7FFFFFFF02FFFEFE6F77FE3060000000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a24 .mem_init0 = 2048'h00000001514F1E111F7F79FFFDFE00552301FFF9A37FF6F978E1F9F1A000000000000000101EC2C176FFFDFFF9FFDA4A026237F000FFFE789000FE3E0080000000000001011B3EB515FFFFFFFFF7DFB1E00000032F7FFF3C0000B58000800000000000010187E419BF3F57DBFBECD76FEFFFDFE80F8003A0001B600DC080000000000000041D7013E14DE7FBFFFA661EDFDFCFB807BFFD80022A4A014080000000000001021A54612191DF9EFFF8A27700000400A7E454E6043EC40000800000000000011C4F1491C63FFE0FFFF973EB2000000BDFFAC6C78834F0000080000000000001001AA6517D397F0FFFF87DC2BFFE183DB7B17767875152E040800000;
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N22
cycloneive_lcell_comb \PIC1|data_rtl_0|auto_generated|mux2|result_node[0]~36 (
// Equation(s):
// \PIC1|data_rtl_0|auto_generated|mux2|result_node[0]~36_combout  = (\PIC1|data_rtl_0|auto_generated|address_reg_a [0] & ((\PIC1|data_rtl_0|auto_generated|address_reg_a [1] & ((\PIC1|data_rtl_0|auto_generated|ram_block1a24~portadataout ))) # 
// (!\PIC1|data_rtl_0|auto_generated|address_reg_a [1] & (\PIC1|data_rtl_0|auto_generated|ram_block1a8~portadataout ))))

	.dataa(\PIC1|data_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\PIC1|data_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\PIC1|data_rtl_0|auto_generated|ram_block1a8~portadataout ),
	.datad(\PIC1|data_rtl_0|auto_generated|ram_block1a24~portadataout ),
	.cin(gnd),
	.combout(\PIC1|data_rtl_0|auto_generated|mux2|result_node[0]~36_combout ),
	.cout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|mux2|result_node[0]~36 .lut_mask = 16'hA820;
defparam \PIC1|data_rtl_0|auto_generated|mux2|result_node[0]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y46_N0
cycloneive_ram_block \PIC1|data_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PIC1|data_rtl_0|auto_generated|rden_decode|w_anode278w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\TR1|address_out [12],\TR1|address_out [11],\TR1|address_out [10],\TR1|address_out [9],\TR1|address_out [8],\TR1|address_out [7],\TR1|address_out [6],\TR1|address_out [5],\TR1|address_out [4],\TR1|address_out [3],\TR1|address_out [2],\TR1|address_out [1],\TR1|address_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIC1|data_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a0 .init_file = "db/lab6.ram0_de2_picture_2e6c065c.hdl.mif";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ALTSYNCRAM";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65536;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y45_N0
cycloneive_ram_block \PIC1|data_rtl_0|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PIC1|data_rtl_0|auto_generated|rden_decode|w_anode307w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\TR1|address_out [12],\TR1|address_out [11],\TR1|address_out [10],\TR1|address_out [9],\TR1|address_out [8],\TR1|address_out [7],\TR1|address_out [6],\TR1|address_out [5],\TR1|address_out [4],\TR1|address_out [3],\TR1|address_out [2],\TR1|address_out [1],\TR1|address_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIC1|data_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a16 .init_file = "db/lab6.ram0_de2_picture_2e6c065c.hdl.mif";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ALTSYNCRAM";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 65536;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a16 .mem_init3 = 2048'h0000000101156611B9FFDF87FFF877FF100167AC873CFF72D7939D5EA000000000000000081F32B9B67F93EBBEFE10A58E46D78897AEF42657DFFCC0E1E0000000000000011F5CE1D4FFA393FFFE5F4CE0007F1EFF9CFE3DA61FFC00A4E00000000000010103F6113FFF488FBF6F205333F82A1D759CFE2595DFCC807BE0000000000000104FF0E1E7F67F7FEFFF13FFC2400E3E740AFE07749FFC0062E0000000000000021F12F13BFECF3E9FFF00E49FB084F9FF4DF97F371A8D1460A0000000000000C112C600A3B6FF6FEF1DD7FFD7FC17FD000E0078E7DFFD00E1E0000000000000030E02F9EAEE6F5ECF1FF96B92EBE143FFE104800FC3AC80E7E00000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a16 .mem_init2 = 2048'h000000010017E6BAFDFF215DE9C7A1C38AEFF9E5FF8020B60FDF9CC1ADE0000000000000010272113354EF4D8E4391031147FCB5FF9057FBC7077A83AF6000000000000000045201D37CEC4FDF6309D33A2EFC75FF8BC011A1041BE8B0E0000000000000004C0611E5FFFF63FBB73981AFFFE005FFC25A77E03FFFFFBFE00000000000001C4CE0A13FD97FE5BBD3219386B7E021FF840FF7F003D01A3FE0000000000000001388F30EFA9F3FBEA761C3972FFE11FF84AF5FF002805F3FE0000000000000837C4BD2D0FF7FCFFFDE9DFE97DFFC05FF840FBFF8C4100F5FE0000000000000018168BFE8FBFA4FDCBFFFFF0FA77F05FFA40F97FDADFE21F7E00000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a16 .mem_init1 = 2048'h00000000008F600DC5FF7EDF6B7E7FFF86D7E0ACFF957CBFFC61FE67FFE000000000000000EB58037EBB5FFFB77CFFEF17DF77D7FFB40FFFFF792C67FFE0000000000000D00BF813ACBF6FDFE97D9FC216E7FD49FFF5F8E017EDAC47FFE000000000000BB68A7FDF11F87FAFA0FE3E85E44F9C6FC8EFF9D415CDAB67F9E000000000000A07C25E7FF1DD3862E4C47E640000C9AFF7370C08156003FFF1E000000000000BFFDD7BADFDF854E270BC3396A000C01FE1FD802007FDEFC9F1E000000000000BFFCDFF7BFE7C643DDBBC501ED996E01F9DF90000096EF6D357E000000000000BFFC7FDA6EBFD9EB5D1F4FFEF7FFED00F103E20000211B25B33E00000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a16 .mem_init0 = 2048'h0000000BBFDDFD363778561994BC3FE7F8DE100735B306C40158E8AE23E000000000000BFF5DFBFF677FFE38DDFFFFECBF9E300FF63B58E0000006DF32E000000000000BFF8CFBFFF77DBFF89E7DF028FE7EFA457799480400000D7C636000000000000FFF06FBFEEC7DA3EFDCBFB7867F6E1FEFED9FEE0002000B7F026000000000000BFF1CFA396B7E7FFFDFDB7F0F31A83FFF75AF060000080B7F02E000000000000BFF9CFDBFCF0014BC3FB47FEF314940FFF59126FFF8000B7F88E000000000001BFE9FFFAC72FFFF7F5F7FBFFFFEFD807FF2AD600600000B2E046000000000007BFFF7FFB3FEFFFE7FFFFFFFFF7C4EF3FE7279DD980006061992E00000;
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N28
cycloneive_lcell_comb \PIC1|data_rtl_0|auto_generated|mux2|result_node[0]~37 (
// Equation(s):
// \PIC1|data_rtl_0|auto_generated|mux2|result_node[0]~37_combout  = (!\PIC1|data_rtl_0|auto_generated|address_reg_a [0] & ((\PIC1|data_rtl_0|auto_generated|address_reg_a [1] & ((\PIC1|data_rtl_0|auto_generated|ram_block1a16~portadataout ))) # 
// (!\PIC1|data_rtl_0|auto_generated|address_reg_a [1] & (\PIC1|data_rtl_0|auto_generated|ram_block1a0~portadataout ))))

	.dataa(\PIC1|data_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\PIC1|data_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datac(\PIC1|data_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\PIC1|data_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.cin(gnd),
	.combout(\PIC1|data_rtl_0|auto_generated|mux2|result_node[0]~37_combout ),
	.cout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|mux2|result_node[0]~37 .lut_mask = 16'h5404;
defparam \PIC1|data_rtl_0|auto_generated|mux2|result_node[0]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N30
cycloneive_lcell_comb \PIC1|data_rtl_0|auto_generated|mux2|result_node[0]~38 (
// Equation(s):
// \PIC1|data_rtl_0|auto_generated|mux2|result_node[0]~38_combout  = (!\PIC1|data_rtl_0|auto_generated|address_reg_a [2] & ((\PIC1|data_rtl_0|auto_generated|mux2|result_node[0]~36_combout ) # (\PIC1|data_rtl_0|auto_generated|mux2|result_node[0]~37_combout 
// )))

	.dataa(\PIC1|data_rtl_0|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(\PIC1|data_rtl_0|auto_generated|mux2|result_node[0]~36_combout ),
	.datad(\PIC1|data_rtl_0|auto_generated|mux2|result_node[0]~37_combout ),
	.cin(gnd),
	.combout(\PIC1|data_rtl_0|auto_generated|mux2|result_node[0]~38_combout ),
	.cout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|mux2|result_node[0]~38 .lut_mask = 16'h5550;
defparam \PIC1|data_rtl_0|auto_generated|mux2|result_node[0]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y27_N0
cycloneive_ram_block \PIC1|data_rtl_0|auto_generated|ram_block1a32 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PIC1|data_rtl_0|auto_generated|rden_decode|w_anode329w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\TR1|address_out [12],\TR1|address_out [11],\TR1|address_out [10],\TR1|address_out [9],\TR1|address_out [8],\TR1|address_out [7],\TR1|address_out [6],\TR1|address_out [5],\TR1|address_out [4],\TR1|address_out [3],\TR1|address_out [2],\TR1|address_out [1],\TR1|address_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIC1|data_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a32 .init_file = "db/lab6.ram0_de2_picture_2e6c065c.hdl.mif";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ALTSYNCRAM";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a32 .operation_mode = "rom";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 65536;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a32 .port_a_write_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M9K";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a32 .mem_init3 = 2048'h00000037FFFF0086FC85FFFFC3FFFFFF9F85DBEFFF7FFBF0408007FF9FE0000000000037DFFF80840005FFFFC7FFFFFF9C80FFFFEFBFF7FF635302BF4FE0000000000077FFFFC020028DFFFE87F9FFFFA5881FFFBFFFFFFF5C0283DEDFE0000000000037FFFCC0C7C0059D27DFF06DD00F85A7FFFFFFFFFF04280DDB8F6000000000001FFFFFC0E0808810BE1FE0937DBBE1D00000FFF000001FFE7FDF6000000000003FFFFFC0C221B001FD3FC000003B81FC000000000000DFFFFADF6000000000001FFFFFE2A1BFF800EC7F8003E60548D3FFFFFFFFFFFFFFFFFFFF6000000000001FFFFFFB23801BC080FFFC03EE0EB9231FFFD0400000002FFFE7600000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a32 .mem_init2 = 2048'h00000007FFFFFF80C21420007798FFF3F3C900FFFFFFFFFB80000FFFCF60000000000017FFFFFF80C02CD001FFF89B66D7A38C0000000000101FFFFBC64000000000001FFFFFFF6001FA100FFF80FFFFD44BCE00000000000017FFFF864000000000001FFFFFFF800881000FFF01FFFFE803AEC000000BFFFE0003FFEE4000000000000F7F6FDF8017F06007FF1AFFFFF8803FF0007FFFFFFF800FFFE24000000000001BFCFFFF20033401043CFEFFFFFA896BD4467FFFFFFFC00FFF2080000000000008FFDFFF8022015EEDED3EFFFBFA896E10CBFFFFFFFF8007FC764000000000000FFFFFCA2201505FFFDF0FC86C7B886EF7FFFFFFFFFF800FBBE0000000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a32 .mem_init1 = 2048'h00000009FBBFE0D412583FFFFD1FFD14FB882E7FF7FFFFFFF5800FBFE080000000000008139FF643FFA8FFFFFEF9E925FB082E7FFFFFFFFFEA800FFE20800000000000082FDC0000FF56EFFFFEB9FFFFFB882F477F7DFBFDE1000FBDA08000000000000011FFE814F8ACFFFFFEF0FFFFFB087ED7FFFFFFFD64000BADA00000000000000540BFE914D33BFFFFFE01FFFFF8087D07FFFFFFFF00000FF6800000000000000301FFCC769ED7FFC3FEB08926C00A67FFFFFFFFFF70000BAE600000000000000313FFFC453055FE147EB8DB66DA084F3FFFFFFFF800000BBFA08000000000000311FF487236377F7FFE1C249844096FFFFFFFFFFE00000BBFA0800000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a32 .mem_init0 = 2048'h00000005011264D21E5FFD157E3F8400A00AECBFFFFFFFFC30000BF8A080000000000001211FAA357E087E7FFE03FFBFFFF03FFFFFFFFFFFFDD02B99E000000000000001085FDB35D6037FFFFE7FFFFFFFF06E00200000000000179F6080000000000001154F7CA7560EFFFFFE1DFFFF7FE20FFFFFFFFFFFFFFFFFDFE000000000000001070EECCC160EF5EACE1E004007316F00000000000000079FE000000000000001158FEB3DBC017DA9761600000FE007F8D3281DBA37F9079AE080000000000003043C2EB2161EFFFFFE3F00081F607E40000000000001C78AE000000000000001000B701595FF7FFFFEBF83F83FF0BFFFC0002017FFFFFFDFE0800000;
// synopsys translate_on

// Location: M9K_X78_Y35_N0
cycloneive_ram_block \PIC1|data_rtl_0|auto_generated|ram_block1a48 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PIC1|data_rtl_0|auto_generated|rden_decode|w_anode351w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\TR1|address_out [12],\TR1|address_out [11],\TR1|address_out [10],\TR1|address_out [9],\TR1|address_out [8],\TR1|address_out [7],\TR1|address_out [6],\TR1|address_out [5],\TR1|address_out [4],\TR1|address_out [3],\TR1|address_out [2],\TR1|address_out [1],\TR1|address_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIC1|data_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a48 .init_file = "db/lab6.ram0_de2_picture_2e6c065c.hdl.mif";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a48 .logical_ram_name = "de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ALTSYNCRAM";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a48 .operation_mode = "rom";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 65536;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_width = 8;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a48 .port_a_write_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a48 .ram_block_type = "M9K";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a48 .mem_init3 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFC020000000000000000000000000041045E031FFFFFFFE00000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a48 .mem_init2 = 2048'h000003FFFFFFFFE1800000000000000000000000000025385FFFFFE247E00000000003FFFF0007FFFFF0000000000000000000000150FFFFFFFFC1BFFFE00000000001FFF83FFFA00007FFFC8000000000003FFFFFF8000000000003FFE00000000001FFF8E800000000FFFFFFFFFFFFFFFFFFFFB38F437FFFFFFE01FFE00000000001FFDF89AF95EF6DBE8000000000008004481000000007FFFFC03FE00000000003FFF8E42710361982000000000200180503480000000FFFFFB43FE00000000001FFE57E0780FE038000181041438C0AC4F91F07060877BFBDC03FE00000000000FFDF9A7379FF4FF8200008E0678F27FD9FDF9894102FBF7FC7BFE00000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a48 .mem_init1 = 2048'h000001FFDE6FFB3FD8FECFF07AD5E7C7EF9EBE2DD3DDC71F7FFFDC093FE00000000000FFC39C33E1DB0FD8F038FFFB86DF7EFAD10FDA03BFBFFFF9ED3FE000000000007FDA1E3BE3DB8F7C7054DEFBEFDFFEFA79FDFB9F3EFFFFFFF63FE000000000003FCF5A56C0F20E9138214D0E6C08C2EE012A58D385BFEFEC6C3FE000000000003FC05180840492AA8CC014082891D2C20819161881BFFFFC803FE000000000003FCFF3D71ADAF6D7A0809C0C2C91C2C24809301881BFFEFC803FE000000000001FCBE7DE1EFEF6C7300C9E182C9170C2081D1E0CA97FFF7A823FE0000000000003E773BBB9DDEAEB54A4ED3E6BDBEBC4FB5A3C5F8CFFDF1A203FE00000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a48 .mem_init0 = 2048'h0000000E84FC77D6FE9795F784ED166F5FE3C28B1A3C598CFFFF1B603FE000000000000FD99FB2EDD76F3CFFFCFFFDEADFFFDCDB5B95578DFFFF7B203FE000000000003F067FF0FFDFFEDFF3385FEBAB467DF82A19F3D399FF07FA203FE000000000000E62200406AC11FF0C5C3EF92FD273C4FBFFF4F0DFFF7FFBE03FE000000000007EE32EF06FFFFFFFFA3C7E18295061845A3F5478FFFF57F3E03FE000000000007EF9B90000BC9092804273FFFFDFFEFD470BD7FCFD624418003FE000000000003EF1B192126DFFEFFF1810A1830638B7E35E8600284FFEFB403FE000000000003E639C3E45FEFDFFFF1000000224007FFF57960C00033FFFEF3FE00000;
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N26
cycloneive_lcell_comb \PIC1|data_rtl_0|auto_generated|mux2|result_node[0]~40 (
// Equation(s):
// \PIC1|data_rtl_0|auto_generated|mux2|result_node[0]~40_combout  = (!\PIC1|data_rtl_0|auto_generated|address_reg_a [0] & ((\PIC1|data_rtl_0|auto_generated|address_reg_a [1] & ((\PIC1|data_rtl_0|auto_generated|ram_block1a48~portadataout ))) # 
// (!\PIC1|data_rtl_0|auto_generated|address_reg_a [1] & (\PIC1|data_rtl_0|auto_generated|ram_block1a32~portadataout ))))

	.dataa(\PIC1|data_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\PIC1|data_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\PIC1|data_rtl_0|auto_generated|ram_block1a32~portadataout ),
	.datad(\PIC1|data_rtl_0|auto_generated|ram_block1a48~portadataout ),
	.cin(gnd),
	.combout(\PIC1|data_rtl_0|auto_generated|mux2|result_node[0]~40_combout ),
	.cout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|mux2|result_node[0]~40 .lut_mask = 16'h3210;
defparam \PIC1|data_rtl_0|auto_generated|mux2|result_node[0]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y40_N0
cycloneive_ram_block \PIC1|data_rtl_0|auto_generated|ram_block1a56 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PIC1|data_rtl_0|auto_generated|rden_decode|w_anode362w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\TR1|address_out [12],\TR1|address_out [11],\TR1|address_out [10],\TR1|address_out [9],\TR1|address_out [8],\TR1|address_out [7],\TR1|address_out [6],\TR1|address_out [5],\TR1|address_out [4],\TR1|address_out [3],\TR1|address_out [2],\TR1|address_out [1],\TR1|address_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIC1|data_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a56 .init_file = "db/lab6.ram0_de2_picture_2e6c065c.hdl.mif";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a56 .logical_ram_name = "de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ALTSYNCRAM";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a56 .operation_mode = "rom";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a56 .port_a_first_bit_number = 0;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 65536;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_width = 8;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a56 .port_a_write_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a56 .ram_block_type = "M9K";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a56 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a56 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a56 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a56 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y47_N0
cycloneive_ram_block \PIC1|data_rtl_0|auto_generated|ram_block1a40 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PIC1|data_rtl_0|auto_generated|rden_decode|w_anode340w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\TR1|address_out [12],\TR1|address_out [11],\TR1|address_out [10],\TR1|address_out [9],\TR1|address_out [8],\TR1|address_out [7],\TR1|address_out [6],\TR1|address_out [5],\TR1|address_out [4],\TR1|address_out [3],\TR1|address_out [2],\TR1|address_out [1],\TR1|address_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIC1|data_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a40 .init_file = "db/lab6.ram0_de2_picture_2e6c065c.hdl.mif";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a40 .logical_ram_name = "de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ALTSYNCRAM";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a40 .operation_mode = "rom";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a40 .port_a_first_bit_number = 0;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 65536;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_width = 8;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a40 .port_a_write_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a40 .ram_block_type = "M9K";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a40 .mem_init3 = 2048'h0000003F063EBEF1F7FFFDFF9B38FBD717DE7FFCCFFF1C3872DFFBEF3FE000000000003FE906BFD3FFDFF9D7E228BF6C01B5EF9F3EFDB02056DE7BF73FE000000000001FD4020FF19A7C4D17312F0EF035E3DFDEBE7996307A9EFBFC3FE000000000001FD58B3FDD3BF7F9C7EBAF7FEEFDFFFFDEFFFFF83870DFF9D43FE000000000000BCC8FBFF3FBFFFD9FF838F1ED74DDFFBEFFFEF43872DEFBFC3FE0000000000000E75A63AEEC62F7D3FA3E8DC469B87FDF5E37162CE04EBF7C2FC000000000000066FFD8E1F19F9E1BFC6AFBC50F1FBFFFBF8B1E34F1FCB7F82200000000000001758F000003B000BFF000073FFFFFFFDFFFBD900004FFFFEF08000000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a40 .mem_init2 = 2048'h0000000F9A0000000200000040030A08001C7C78F025FE2280010E077F0000000000000C4A00FFC00009B1FFFF8E0007F9039B78FFEC01C1C6DEFCF003800000000000085684000161194E5048700007F517F7FFFFEFFFC00213FFFA168000000000000FC4032400FFF18014A1003FC333000000036FC5FBFA7FFFF81B4000000000000E370710007B338615A9343B06050C000400EF23FFFA77FFF02F6000000000002F911580001372418429682B07978DCBDB9FEFC37FF9EFFFF05B60000000000021ADA10000191295B529A026C57F8FEFEFDFE743FFF87FFFF8F360000000000037A1F90000E6F7981245403B837B8FCE548CEFE7BFF8FFFFFDD4E00000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a40 .mem_init1 = 2048'h0000003721FD00006167880008400100000F4CF4D9E703FFFBF7FFFDA56000000000003F47FA00000202800000000000000B83878F6F03FFFDFFFFF1CF6000000000001FC6073AC0217FC12084000000000E448C897F9A9F78FFFFF01F6000000000001FD806B28000A100800647EFFF800CC488897ED79FF8FFFFF81F6000000000003FBDFFF701006B1CC820042EE040048C88892EFF1DF87FFFFF9F60000000000037FE0000C007230D8800001000200F870F072F36FFF87FFFFF9F60000000000037FA2000261088FC3F2080DBD110082000003FE607FA7FFFFF8F6000000000001FFFB40C82919DFFFFF880B64908000000003FE607F8FFFFFFCF600000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a40 .mem_init0 = 2048'h00000017FFD806471887FFFFC001FFFF840F7FF6FE6F27EFF27FFFDB5FE0000000000037FFFC08820145FFFFC001FFFE8002600400662410406DFFFF4FE0000000000037FFFFC067FF4DFFFF8003FFFF801FFFFFFFDDDFE7B722223A9FE0000000000017FFFFF00E734DFFFFC001FFFFB03626676677777E7FAAAABBDFE000000000003FFFFF8046FF25FFFFC00190F18022223663233B233222AA3FCFE000000000001FFFFE00A72105FFFFC079A33F803DFFFFEFFFFEFEFFFDDDFFAF60000000000037FFFF40840005FFFFC0FFF9BFBADE325440743098888FBFFF8F60000000000037BFFFA052DB85FFFFC1FBFFFF9E8003FFFFFFFFFE00400FF99F600000;
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N0
cycloneive_lcell_comb \PIC1|data_rtl_0|auto_generated|mux2|result_node[0]~39 (
// Equation(s):
// \PIC1|data_rtl_0|auto_generated|mux2|result_node[0]~39_combout  = (\PIC1|data_rtl_0|auto_generated|address_reg_a [0] & ((\PIC1|data_rtl_0|auto_generated|address_reg_a [1] & (\PIC1|data_rtl_0|auto_generated|ram_block1a56~portadataout )) # 
// (!\PIC1|data_rtl_0|auto_generated|address_reg_a [1] & ((\PIC1|data_rtl_0|auto_generated|ram_block1a40~portadataout )))))

	.dataa(\PIC1|data_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\PIC1|data_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\PIC1|data_rtl_0|auto_generated|ram_block1a56~portadataout ),
	.datad(\PIC1|data_rtl_0|auto_generated|ram_block1a40~portadataout ),
	.cin(gnd),
	.combout(\PIC1|data_rtl_0|auto_generated|mux2|result_node[0]~39_combout ),
	.cout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|mux2|result_node[0]~39 .lut_mask = 16'hA280;
defparam \PIC1|data_rtl_0|auto_generated|mux2|result_node[0]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N18
cycloneive_lcell_comb \PIC1|data_rtl_0|auto_generated|mux2|result_node[0]~41 (
// Equation(s):
// \PIC1|data_rtl_0|auto_generated|mux2|result_node[0]~41_combout  = (\PIC1|data_rtl_0|auto_generated|mux2|result_node[0]~38_combout ) # ((\PIC1|data_rtl_0|auto_generated|address_reg_a [2] & ((\PIC1|data_rtl_0|auto_generated|mux2|result_node[0]~40_combout ) 
// # (\PIC1|data_rtl_0|auto_generated|mux2|result_node[0]~39_combout ))))

	.dataa(\PIC1|data_rtl_0|auto_generated|mux2|result_node[0]~38_combout ),
	.datab(\PIC1|data_rtl_0|auto_generated|mux2|result_node[0]~40_combout ),
	.datac(\PIC1|data_rtl_0|auto_generated|mux2|result_node[0]~39_combout ),
	.datad(\PIC1|data_rtl_0|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\PIC1|data_rtl_0|auto_generated|mux2|result_node[0]~41_combout ),
	.cout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|mux2|result_node[0]~41 .lut_mask = 16'hFEAA;
defparam \PIC1|data_rtl_0|auto_generated|mux2|result_node[0]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y39_N0
cycloneive_ram_block \PIC1|data_rtl_0|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PIC1|data_rtl_0|auto_generated|rden_decode|w_anode307w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\TR1|address_out [12],\TR1|address_out [11],\TR1|address_out [10],\TR1|address_out [9],\TR1|address_out [8],\TR1|address_out [7],\TR1|address_out [6],\TR1|address_out [5],\TR1|address_out [4],\TR1|address_out [3],\TR1|address_out [2],\TR1|address_out [1],\TR1|address_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIC1|data_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a17 .init_file = "db/lab6.ram0_de2_picture_2e6c065c.hdl.mif";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ALTSYNCRAM";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 65536;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a17 .mem_init3 = 2048'h00000001FEF079FDBA0020780007D7C0FFFE99DB78CEFDBBD7FFFF1EA00000000000000096FFE95C7F807C3C4101EFDA7FFF2BF76C56FDD667FFFEC0E1E00000000000008AFBB3ED5D007C7C0001A1F33FFF8361806CFFFDA67FFE00A4E00000000000019EE3F9FD3C00E8F04090DF51DFFFD6628A6CFFF5B5FFCE807BE00000000000009AAFBB4DC0099FE01000EEFFFFFFF24174FAFFF764FFFE0062E0000000000000FFFFBDFD39013FC16000FFFFE04FF9C6FFD1CAA8277A8F1460A00000000000001EF2A9EC3D49FFF010E22FFFEF83FB83FFFBFFE727FFFF00E1E00000000000008CEEAF1C79116FC130F0016BAEFC1E3FFFFEFB7FF863AE80E7E00000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a17 .mem_init2 = 2048'h00000001DFF3F9FE6A18A1C2163839C3B2D00E3DFF9CED7FD77F9EC1ADE00000000000009EE2FDFD31ABEFD271BC19032978075DFF9D3FBBDFA77A83AFE00000000000008FECBBEDDF83ECD0209C69D32679038DFF9FDDD9BFBC1BE8B0E00000000000009FACC9FDF700FFFE044CB181B0001FFDFFDEFB7FEFB2DDFFFFE000000000000082ACF94D0625FFFE442CA993BEB81FFDFF9FFFFFFF83DFFAFFE00000000000008BF3D3BF7F067FD84158E9C3AE4801EDFF9FFF5FFFFFFFB7FFE00000000000001E9C807E5D009FB000A185FFBC6003FDFF9FFFBFFFFFEFCEDFE00000000000008411A1503B0405F02340E1FFFE8880FDFFBFFF9FFDEFEFE3F7E00000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a17 .mem_init1 = 2048'h000000008011F8020600E1E076FD817FFED81F53FFEFFCBFFC63EFE3F7E00000000000008010A01F814520008CFE80EFABA08829FFCFFFFFFF7B3DE7FFE0000000000000FFFC0C1253C711E076FE603BEED802B47B6DF3F3F7EFBDC7FFE000000000000FBEFFFFD0E00721F03CFE417DFC70E3B03717F1D3F5CFBBE7F9E000000000000BF7B9A1801025567DFCC601DFFFFF727008CF0C08056213F3F1E000000000000BDFFD84561C042EF2ECBE4C697FFF3BC06A027FFFF043F9E3E1E000000000000BFFFC088401841A2DE6BE2FEAD9971FE01786FFFFF128D6C3B7E000000000000BEFFC01D7D00774ABEDF6CFF7FFFFEFF0FFC0FFFFFCC7B34FF3E00000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a17 .mem_init0 = 2048'h0000000BBBFF034EF8842827ACBE4FFFF8DF3FF8BDC337FFFDC661A4E3E000000000000BEF3D07FFAB800106E3FF8FF4BF9F2BD0FE4F787FFFFFFFFFF2E0000000000003FEBC07FE298A4006A5FE0FF8FE7FE3DAFFF779FFFFFFFDFC636000000000000FFB3D07FE3B83FC11E22F45DE3F6FE650EDE33FFFFFFFFFFFE26000000000000BFD3C06398C81A001E02480FDB9BB0000FDDE17FFFFFFFFFFE2E000000000000BEF3C00D203E00B42304B8015B9DA7F000DEF17FFFFFFFFFFE8E000000000001BFEBF03CDAEFFFF6140F040000103FF800A5F41FFFFFFFFAF646000000000007BFF8C004C01FFFFC00000000083CF0F810B9C3E7FFFFFFFABF2E00000;
// synopsys translate_on

// Location: M9K_X51_Y44_N0
cycloneive_ram_block \PIC1|data_rtl_0|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PIC1|data_rtl_0|auto_generated|rden_decode|w_anode278w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\TR1|address_out [12],\TR1|address_out [11],\TR1|address_out [10],\TR1|address_out [9],\TR1|address_out [8],\TR1|address_out [7],\TR1|address_out [6],\TR1|address_out [5],\TR1|address_out [4],\TR1|address_out [3],\TR1|address_out [2],\TR1|address_out [1],\TR1|address_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIC1|data_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a1 .init_file = "db/lab6.ram0_de2_picture_2e6c065c.hdl.mif";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ALTSYNCRAM";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 65536;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a1 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a1 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a1 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a1 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N12
cycloneive_lcell_comb \PIC1|data_rtl_0|auto_generated|mux2|result_node[1]~43 (
// Equation(s):
// \PIC1|data_rtl_0|auto_generated|mux2|result_node[1]~43_combout  = (!\PIC1|data_rtl_0|auto_generated|address_reg_a [0] & ((\PIC1|data_rtl_0|auto_generated|address_reg_a [1] & (\PIC1|data_rtl_0|auto_generated|ram_block1a17~portadataout )) # 
// (!\PIC1|data_rtl_0|auto_generated|address_reg_a [1] & ((\PIC1|data_rtl_0|auto_generated|ram_block1a1~portadataout )))))

	.dataa(\PIC1|data_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\PIC1|data_rtl_0|auto_generated|ram_block1a17~portadataout ),
	.datac(\PIC1|data_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datad(\PIC1|data_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\PIC1|data_rtl_0|auto_generated|mux2|result_node[1]~43_combout ),
	.cout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|mux2|result_node[1]~43 .lut_mask = 16'h4450;
defparam \PIC1|data_rtl_0|auto_generated|mux2|result_node[1]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y38_N0
cycloneive_ram_block \PIC1|data_rtl_0|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PIC1|data_rtl_0|auto_generated|rden_decode|w_anode318w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\TR1|address_out [12],\TR1|address_out [11],\TR1|address_out [10],\TR1|address_out [9],\TR1|address_out [8],\TR1|address_out [7],\TR1|address_out [6],\TR1|address_out [5],\TR1|address_out [4],\TR1|address_out [3],\TR1|address_out [2],\TR1|address_out [1],\TR1|address_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIC1|data_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a25 .init_file = "db/lab6.ram0_de2_picture_2e6c065c.hdl.mif";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ALTSYNCRAM";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 65536;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M9K";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a25 .mem_init3 = 2048'h000000019FEF999DB3FFFFFFFFBFFFFFFFF7FF63DF800000000001F2E000000000000001DE2FF1EDFBFFE2FFC79FFFFFFFFFFFFFFBBFFFFFFFFFFFF7E0000000000000039FFDD0EDFBFFEDAEFFBFFFFFFFF5FF7100177FFFFFFFFFBBE000000000000001DCE0A38DDFFFFCF49FDFFE5FFEFAFFFFFFF6F7BFFFFFFE77E000000000000001FEFEE9EEF9EFFFBEBFFFFFFFCBF83FFFFE5FFB56BFEF3FF7E00000000000000186E9B05DFDF7FFFFFFFFFFFFE2FBF74E184F77D53B34FE5660800000000000019EFFDBED25DFFFFFFFFFFFFFE3F7FF4FFE01FEFD7E6CFFB76000000000000001BEFFE1FDB9FFFFFFFFDFFFFFF3F7FF280080002EFFFFFFD260000000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a25 .mem_init2 = 2048'h0000000592FD804D7FFFFFFFFDBFFFFFFC7FFFFFFFFF7FFFFFFEFFF7E0800000000000019AEBF1ECF57FFFFFFFBFFFFFFCFFFFEC603FFF7AC11FFF3D60800000000000019F1FB9FEEDFAFFFFFFFFFFFFFDFFFF9A11A11F79E9BFDFFDE0000000000000019EEBB25DF557AE5555EFFFFEFFFFDFBE80800007FFFFFFFFE0800000000000019FEBA9CD3D0FFBFFDDFFFFBF7FFFCFBC817FFF07BFFEF7FFE0800000000000039EEDA0FDB587FE0EFFDC3FBF3FFEEFFF01FFFEFFFFFFEFEBE00000000000000199FB015D3D8FFF8FFFBF3FFE7FFFFFFFFFFFFE7F7DFFFFC5E0800000000000019FDFF0FC751CFF1FFFDFFFFFEFFEFFFFFF7FFEFF957DFDE9E0800000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a25 .mem_init1 = 2048'h0000000187DFB1EFFD92D51BFFFB7FFEFF2E7FFFFEFFFEBFF944F73FE0800000000000018FF4CBBDBF8818C9FFFFF3FFFFD7FFFFA6FFFEFBFF2E3EBFE0800000000000018FE339ED4C350525FFFFC3FEDF8E0FFF5F7FFEF9FBEFFF3FE0800000000000018FF139ED3DD0F5FEFFFFFFFFFFEA6FFFFE7FFEFFFF9F7E7FE0800000000000019DF2E9BD1F8081400FFC8AFF7F8E7CEC337FFEBFFF1BFFFFE0800000000000018EF389EE5D00000007FFE3FFBFFFEF8E00FFFEFBFF73FF7FE08000000000000182DBE15F7F00000407BFEDFFBFFEDFDEE27FFEFDFD2EFFBFE0000000000000019BE90BCDA6820283027FFFFFDFFECFFFFEFFFEFE6F7AFE3BE0000000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a25 .mem_init0 = 2048'h000000018EAFB1FD3D8086000207FFFFFFFF7FFFFF7FFEFF7F39F9F1E0000000000000009AFEAB4D7F0002000607F5FFFD9DC80FFEFFFE777FFFBE0E60000000000000019EFBA1FD36000000000BE87FFFFFFFFCD0FFFEEBFFFF37FFE080000000000001BEE21BFEFFC0A8240417FF9FFFFFFFF7F040015FFFFBFFFFE0800000000000008FFDFDBDF5F218040007F70FFFFFFFFFF87DFE7FFFEEDFFFE080000000000001DFFABBED3DFE20610007667BFFFFFFFFDC1BAB19FFFFD7FFE08000000000000182AFDB7DF4F001F00006F3F5FFFFFFFC620515397FF6F3FFE0800000000000018BFABBBD7AE681F00007FDDDF001E7C7694E8C9DF573DFE060800000;
// synopsys translate_on

// Location: M9K_X51_Y34_N0
cycloneive_ram_block \PIC1|data_rtl_0|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PIC1|data_rtl_0|auto_generated|rden_decode|w_anode296w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\TR1|address_out [12],\TR1|address_out [11],\TR1|address_out [10],\TR1|address_out [9],\TR1|address_out [8],\TR1|address_out [7],\TR1|address_out [6],\TR1|address_out [5],\TR1|address_out [4],\TR1|address_out [3],\TR1|address_out [2],\TR1|address_out [1],\TR1|address_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIC1|data_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a9 .init_file = "db/lab6.ram0_de2_picture_2e6c065c.hdl.mif";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ALTSYNCRAM";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 65536;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a9 .mem_init3 = 2048'h000000F9BF05000801FFFFD600800321207C0000801C1A17FFFFFFFFFFE0000000000071FF86803801FFFFDFBB3FFF6003C1FFB80FFFF3014F067FFFFFE000000000007FE345800801F6DEDFA4076F000500C01FFE0A0BDFFBFFBFF9FF6000000000003E3C73800003FEFFDFBF6FEB000500800FFF000EFFFAFDFFFFFFE000000000003C4D3F00801FFFFEFFBFFFF144E380C03FF9000DEFFEFFFFFFFFE000000000003E463B000217FFFE5FBBDFDF449380801FFC0005FBF2FFFFFFFFE000000000001F671F300017EFBE5FFE7FC5F25B00801FFF040CF7FAFFFFFEFFE000000000001F4A0B000217EDDE74FE6FEFFF4F00800FFF028FDFFEFFFFFFFFE00000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a9 .mem_init2 = 2048'h00000077C00B00000FFFCEEBF7AFCBF1CB81800FFB49AFC3FECFFFFFFFE00000000000FFCA05010017F60FDF7FFFE0528F80800FFF79EBA1EEDFFFFEEFE00000000001FC7A1700000FC00F5B7E7B5B520F80E01FFB79EAF377C9FFFFFBE00000000001F9CBA320801BC0025B7FFF9E204500800FFF31CEA1A6FEFFFFDFA00000000003EDEFFFFFFB7E9C68D5BFFF9741C780A00FFF30C2820EE4FFFFED000000000003E59EFFFC433F1F31FFF00BF78FF500A00FFF30C28207EFFFFBEA000000000003E6FE440000501FBCC000088438837AA00FFF308B8007E7FFFE3F800000000003C3EFF00000009E7A5DFF7E7B8AC1FFA00805F0B38407F7FFFE1E800000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a9 .mem_init1 = 2048'h000003C01F80861FC2EFBEFDFFFFFB9BE500BF0007801D800780DFFFFD000000000003843FBEFFFEE216DCA7C0D8FFFD8F37E07FE075F0BFF0DFE0001C00000000000387FFCE7FFFC0EFBF52CFFF2EF3E033E07FE7FFF0C8FF7FFF207F0000000000038FFFF1CFED25EC39ECD000E407CF80001FFFFFFC007FFFFFB07E80000000000387FFE1FFF0F4EFF7A4700220F7D183E07FFFFFFFC03FFFFFF03F8000000000038FFFD1B050BE0DFFF0F0047007FFFFFFFFFFFFFFF83FFFFFF01E0000000000030FFFD4FFFD36BBFFF8E80EAEFBDFFFFFFFFFFFFFF003FFFFF41E0000000000030FFFFF821007FFFFFFF7EEFFFFFFFFFFFFFFFFFFFB01FFFFFC1F000000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a9 .mem_init0 = 2048'h0000030FFFFE000037FFFFFFFF7FFFFFFFFFFFFFFFFFFFFF807FFFFC3F0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N30
cycloneive_lcell_comb \PIC1|data_rtl_0|auto_generated|mux2|result_node[1]~42 (
// Equation(s):
// \PIC1|data_rtl_0|auto_generated|mux2|result_node[1]~42_combout  = (\PIC1|data_rtl_0|auto_generated|address_reg_a [0] & ((\PIC1|data_rtl_0|auto_generated|address_reg_a [1] & (\PIC1|data_rtl_0|auto_generated|ram_block1a25~portadataout )) # 
// (!\PIC1|data_rtl_0|auto_generated|address_reg_a [1] & ((\PIC1|data_rtl_0|auto_generated|ram_block1a9~portadataout )))))

	.dataa(\PIC1|data_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\PIC1|data_rtl_0|auto_generated|ram_block1a25~portadataout ),
	.datac(\PIC1|data_rtl_0|auto_generated|ram_block1a9~portadataout ),
	.datad(\PIC1|data_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\PIC1|data_rtl_0|auto_generated|mux2|result_node[1]~42_combout ),
	.cout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|mux2|result_node[1]~42 .lut_mask = 16'h88A0;
defparam \PIC1|data_rtl_0|auto_generated|mux2|result_node[1]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N10
cycloneive_lcell_comb \PIC1|data_rtl_0|auto_generated|mux2|result_node[1]~44 (
// Equation(s):
// \PIC1|data_rtl_0|auto_generated|mux2|result_node[1]~44_combout  = (!\PIC1|data_rtl_0|auto_generated|address_reg_a [2] & ((\PIC1|data_rtl_0|auto_generated|mux2|result_node[1]~43_combout ) # (\PIC1|data_rtl_0|auto_generated|mux2|result_node[1]~42_combout 
// )))

	.dataa(\PIC1|data_rtl_0|auto_generated|mux2|result_node[1]~43_combout ),
	.datab(gnd),
	.datac(\PIC1|data_rtl_0|auto_generated|mux2|result_node[1]~42_combout ),
	.datad(\PIC1|data_rtl_0|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\PIC1|data_rtl_0|auto_generated|mux2|result_node[1]~44_combout ),
	.cout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|mux2|result_node[1]~44 .lut_mask = 16'h00FA;
defparam \PIC1|data_rtl_0|auto_generated|mux2|result_node[1]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y33_N0
cycloneive_ram_block \PIC1|data_rtl_0|auto_generated|ram_block1a49 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PIC1|data_rtl_0|auto_generated|rden_decode|w_anode351w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\TR1|address_out [12],\TR1|address_out [11],\TR1|address_out [10],\TR1|address_out [9],\TR1|address_out [8],\TR1|address_out [7],\TR1|address_out [6],\TR1|address_out [5],\TR1|address_out [4],\TR1|address_out [3],\TR1|address_out [2],\TR1|address_out [1],\TR1|address_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIC1|data_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a49 .init_file = "db/lab6.ram0_de2_picture_2e6c065c.hdl.mif";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a49 .logical_ram_name = "de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ALTSYNCRAM";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a49 .operation_mode = "rom";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 65536;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_width = 8;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a49 .port_a_write_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a49 .ram_block_type = "M9K";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a49 .mem_init3 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003E17FFFFC0000FFFFFFFFFFFFFFFFFFFFFFFFBA0000031FFFFFFC600000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a49 .mem_init2 = 2048'h000003F8000FFFE000FFFFFFFFFFFFFFFFFFFFFFFCD800005FFFFFFFF8E00000000003FC3F0007F83FF1FFFFFFFFFFFFFFFFFFFFF800FFFC3FFFC10FC3E00000000001FFF83FFFA00007E1FC3FFFFFFFFFF03FF07FF8000000000003F7E00000000001FFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE01FFE00000000001FFE076506A1092417FFFFFFFFFFF7FFBB7EFFFFFFFFFFFFFC03FE00000000003FFCD1BD8EFC9E67DFFFFFFFFFDFFE7FAFCB7FFFFFFFFFFFFB43FE00000000001FFC381B87D01EC7F7FFBDFDF7FF5F90376237FF7CFFFBEBDC13FE00000000000FFFDE56C8100C8061FE7F71F1970D82220206567EFDFBE7DC7BFE00000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a49 .mem_init1 = 2048'h000001FFEC1800C007003007FFFFFFFFDFFFFDFBFFF7BFFFFFFFDC0B3FE00000000000FFFFFFFCFFE7FF3FFF8347E816EF6BF1870E5A20D5AFFFEBD93FE000000000007FFEFFFCFFE3FF1FF7AF3E7B17FBFFF97EFDFBAD6EFFFFFFE63FE000000000003FFBBFBFFFFBF6DEFFFA76CDFB6EDDFD67EF9FFFDFB7EFFC6C3FE000000000003FFFBE7DFBEF6F7F7B7377EDFFFFDF9D3EFDFFFFCFBF7EFC803FE000000000003FF41F38FDE7EF3F7F7377EDFFFFDD9D7EEDF9FFCFBFFEFC803FE000000000001FF01FB9FDC7EF2FFFFB7FF9D7AF7DDD3EFDDFEFEFFFFF78803FE0000000000003D81F7CFFE7FB3FFB7FFCF9FB3F7FFFFFFBF7F7CCFFDF1A203FE00000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a49 .mem_init0 = 2048'h0000000E869FFCFFE7FF5FF07FFCF1FF7F7FFD7FFBF7F7CCFFFF1B603FE000000000000F219FF9FFCFFF7FF82FFEF9FB7F7FFF77FBF5F7CCFFFF7A203FE0000000000036F87FFFFFE7FF3FFCBF5EE9BB667DFB7EF9F3F3C8FF86F8203FE000000000000FFC700786B4113E0BA70E18383063C71EDE3470DCFF36FBE03FE000000000007DFC690F9000000005870E18383061874E1E3478E0FFD6F3E03FE000000000007DFE787FFF436F6D7FC77A5C3AF9F6FF4F52D7FCED7ECDF9C03FE000000000003FFE346DED92001000FFDF1FFFFFC3787D60FDFFEF8FBFF9403FE000000000003FFC3FC1BA01020000EFFFFFFDDBFF8000A869F3FFFFFFFFEF3E800000;
// synopsys translate_on

// Location: M9K_X51_Y33_N0
cycloneive_ram_block \PIC1|data_rtl_0|auto_generated|ram_block1a33 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PIC1|data_rtl_0|auto_generated|rden_decode|w_anode329w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\TR1|address_out [12],\TR1|address_out [11],\TR1|address_out [10],\TR1|address_out [9],\TR1|address_out [8],\TR1|address_out [7],\TR1|address_out [6],\TR1|address_out [5],\TR1|address_out [4],\TR1|address_out [3],\TR1|address_out [2],\TR1|address_out [1],\TR1|address_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIC1|data_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a33 .init_file = "db/lab6.ram0_de2_picture_2e6c065c.hdl.mif";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ALTSYNCRAM";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a33 .operation_mode = "rom";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 65536;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a33 .port_a_write_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M9K";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a33 .mem_init3 = 2048'h0000003FFFFF00FFF5FDFFFFFFFFFFFFDFFFA4100080040FBFFFFFFB8000000000000037DFFF80FFFFFDFFFFFFFFFFFFDCF8C00000000000BFFFFEFF400000000000007FFFFFC03FFD75FFFFBFFFFFFFE5F8200000000000FFFFFF5EC080000000000037FFFCC0FFFFFDFFFFFFFF6DD0CFFD980000000000FFFFFFDB800000000000001FFFFFC078BF77FFFFFFFFC5FEF9FBAFFFFF000FFFFFFFFE7FC00000000000003FFFFFC05A3E7FFF3FFFFFFFFFD17E1FFFFFFFFFFFFFFFFFFAC00000000000001FFFFFE2F9BFFFFFFFFFFFFFE3F57F3FFFFFFFFFFFFFFFFFFBE00000000000001FFFFFFB1FFFFFFFFFFFFFFC4DF2FEDF1FFFD0400000002FFFE0000000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a33 .mem_init2 = 2048'h00000007FFFFFF7CFDFFFFFFFFFFFFFFFFFEFF00000000047FFFFFFFC00000000000001FFFFFFF7FFFDFFFFFFFFF9B66DD9C7FFFFFFFFFFFFFFFFFFBC00000000000001FFFFFFF6FFEAFFFFFFFFFFFFFDFFC3FFFFFFFFFFFFFFFFFFF800000000000001FFFFFFFFFF7FFFFFFFFFFFFFFFFFFFEC000000BFFFE0003FFE00000000000000FFFFFFF7FE80FFFFFFFFEFFFFFCFFDFF0007FFFFFFF800FFFE00000000000001BFFFFFF3FFCCAFFFFFFFEFFFFFFFD1FD4467FFFFFFFC00FFE2000000000000008FFFFFF7FDFFFFFFFFFBEFFFBFEFC1E10CBFFFFFFFF8007FC600000000000000FFFFFCDA5FFFFE000239FC86C7FFC1EF7FFFFFFFFFF800FFBE0000000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a33 .mem_init1 = 2048'h00000009FFFFFFFBFFFFFFFFFFBFFD147FFFDE7FF7FFFFFFF5800FFFE0000000000000081B93EFFFFFFFFFFFFFDFE924FF7FDE7FFFFFFFFFEA800FFFA0800000000000082FFC000FFFFFFFFFFFBFFFFFFCFFDF477F7DFBFDE1000FFDA000000000000000FF001FFFFFFFFFFFFFFEFFFFFD7F9ED7FFFFFFFD64000FEDA000000000000005BF4017FFFFFFFFFFFF9FFFFFFFFF9D07FFFFFFFF00000FF68000000000000003BE01D3FDFFFFFFC3FFBF8926CFFE1FFFFFFFFFFF70000FEE60000000000000038E01B3EFF9FFFE147F9F76677BFC3F3FFFFFFFF800000FFFA0800000000000038E01B3DDFDFFFF7FFFBF20984FFD1FFFFFFFFFFE00000FFFA0000000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a33 .mem_init0 = 2048'h000000059CF3F9BE7FBFFD157F9FFFFFFFFE9CBFFFFFFFFC30000FF8A080000000000001DEFF95ED59FFFE7FFFBFFFFFFFF7DFFFFFFFFFFFFDD02FFBE00000000000000197BFD4DDF1FFFFFFFFFBFFFFFFF79FFFFFFFFFFFFFFFFFFF6080000000000001BEAFB1EFDFFFFFFFDFBFFFFFFFF5FFFFFFFFFFFFFFFFFFFFE0000000000000019EEFE3EC77FFE58AC79FFFE7FFF69F0000000000000007FFE00000000000000182EB10DD7FFFE52977BFFFFFFFF7DFF8D3281DBA37F907FAE000000000000003BFDFA1FE77FFFFFFFFBFFFF7FFF79FFFFFFFFFFFFFFFFFF2E000000000000001BFEA9FFD9DFFFFFFFFBFFFDFFFF77FFFFFFFFFFFFFFFFFFFE0800000;
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N28
cycloneive_lcell_comb \PIC1|data_rtl_0|auto_generated|mux2|result_node[1]~46 (
// Equation(s):
// \PIC1|data_rtl_0|auto_generated|mux2|result_node[1]~46_combout  = (!\PIC1|data_rtl_0|auto_generated|address_reg_a [0] & ((\PIC1|data_rtl_0|auto_generated|address_reg_a [1] & (\PIC1|data_rtl_0|auto_generated|ram_block1a49~portadataout )) # 
// (!\PIC1|data_rtl_0|auto_generated|address_reg_a [1] & ((\PIC1|data_rtl_0|auto_generated|ram_block1a33~portadataout )))))

	.dataa(\PIC1|data_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\PIC1|data_rtl_0|auto_generated|ram_block1a49~portadataout ),
	.datac(\PIC1|data_rtl_0|auto_generated|ram_block1a33~portadataout ),
	.datad(\PIC1|data_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\PIC1|data_rtl_0|auto_generated|mux2|result_node[1]~46_combout ),
	.cout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|mux2|result_node[1]~46 .lut_mask = 16'h4450;
defparam \PIC1|data_rtl_0|auto_generated|mux2|result_node[1]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y41_N0
cycloneive_ram_block \PIC1|data_rtl_0|auto_generated|ram_block1a57 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PIC1|data_rtl_0|auto_generated|rden_decode|w_anode362w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\TR1|address_out [12],\TR1|address_out [11],\TR1|address_out [10],\TR1|address_out [9],\TR1|address_out [8],\TR1|address_out [7],\TR1|address_out [6],\TR1|address_out [5],\TR1|address_out [4],\TR1|address_out [3],\TR1|address_out [2],\TR1|address_out [1],\TR1|address_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIC1|data_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a57 .init_file = "db/lab6.ram0_de2_picture_2e6c065c.hdl.mif";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a57 .logical_ram_name = "de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ALTSYNCRAM";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a57 .operation_mode = "rom";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a57 .port_a_first_bit_number = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 65536;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_width = 8;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a57 .port_a_write_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a57 .ram_block_type = "M9K";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a57 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a57 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a57 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a57 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y46_N0
cycloneive_ram_block \PIC1|data_rtl_0|auto_generated|ram_block1a41 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PIC1|data_rtl_0|auto_generated|rden_decode|w_anode340w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\TR1|address_out [12],\TR1|address_out [11],\TR1|address_out [10],\TR1|address_out [9],\TR1|address_out [8],\TR1|address_out [7],\TR1|address_out [6],\TR1|address_out [5],\TR1|address_out [4],\TR1|address_out [3],\TR1|address_out [2],\TR1|address_out [1],\TR1|address_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PIC1|data_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a41 .init_file = "db/lab6.ram0_de2_picture_2e6c065c.hdl.mif";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a41 .logical_ram_name = "de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ALTSYNCRAM";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a41 .operation_mode = "rom";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a41 .port_a_first_bit_number = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 65536;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_width = 8;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a41 .port_a_write_enable_clock = "none";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a41 .ram_block_type = "M9K";
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a41 .mem_init3 = 2048'h0000003FF839611E0A0502006CD7E56BEE39B8237307E7FFEFDFFBED3F0000000000003F91F1685CC3A70E3005C7A150F8562801028543E79F9E79F33F0000000000001FF4F9D87EA706BEF0D6C0504CC8080841030361E7FFDEF9F8160000000000001FE578F872878B0E30146061D10C1C3821C30707FFEFDEFBD0130000000000000B6CBC683C86830E781FF7EFD18D2E3861C1060FFFAFDFFBFC0000000000000000CF7BA4A0FA5A163039F993FC195BB8D1664FF7EFEE1EBF7C00000000000000004EDE1B8FFCBEE3D81FA777FC7FEA18F0A2BBFF8716FCB3F8000000000000000157B0FFFFFEFFFF400FFFFBFFFFFFE03FFFC26FFFFFFFFFEF00000000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a41 .mem_init2 = 2048'h0000000D9A0000000200000040030A08001C7C78F025FE2280010E003F000000000000047BFFFFFFFFF7FFFFFFFBFFFFFD7FE7870E13FFFFFFFEFCF0038000000000000077FBFFFE9EE7199FB7FBFFFE536808000010003FFFFFFFFA000000000000000FFE7BDBFF011F5F5CF3FBC03F7570000003503DFBFFF7FFE8000000000000000E3FFFEFFF533FEDC8FF6FDA3EF17C000400D0DBFFFFFFFFF00E0000000000002F9FFD7FFF007FEACCFF3FFB3BF1FDCBDB9FD03B6FFFE77FF01F00000000000021EFC1FFFF080EBB5E7FD7E6FC1BFFEFEFDFD8BBF7DFF7BD783F00000000000037A179FFFF1BBFA77F7FBFEABF8C7FCE548CD51FBFFFFFFDF85E000000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a41 .mem_init1 = 2048'h0000003E61FDFFFF79FFBBC008DFFFFFFFFF4CF4D9DFFBFFFFFFFFF84D8000000000003FEFFAFFFFFFFEBFFFFFFFFFFFFFFA82878F57FBFFFFF7FFFFDE8000000000001FC3FF7EFFDFFDFEDF7BFFFFFFFFFE448C8947621F7FFFFFF2080000000000001FDBFEFDFFFFDE7F7FF9FFEFFFFFFCC48889442F9FFFFFFDF8000000000000003FBDFFFF7FFFD5F2B7DFFFED2FFFF48C888916871DFFF7FFFF8000000000000037FE3FFFFFF8FCF327FFFFFFFFFFFD070F0F114EFFFFFFFFFF8000000000000037FA207F7FFFF7FFFFDF7FDBD1FFF8200000001E07FFF7FFFF800000000000001FFFB40DFB5765FFFFC7FFB649FFF0000000021E07FFF7FFFFC0000000;
defparam \PIC1|data_rtl_0|auto_generated|ram_block1a41 .mem_init0 = 2048'h00000017FFD80F5FFFFFFFFFFFFFFFFFFFFF7FF6FE54DFE7E7F7FFDA400000000000003FFFFC0F7FFFB9FFFFFFFFFFFFFFFFFFFFFF99DBFFFFFFFFFF4080000000000037FFFFC07FFFB5FFFFBFFFFFFFFFDFFFFFFFDDDFE79722023E8000000000000017FFFFF07FFFD5FFFFFFFFFFFFDFF626676677775C5D8882BE400000000000003FFFFF805FFFBDFFFFBFFF90F1FFE2223463233B011200883BC00000000000001FFFFE007FFFF9FFFFFFFFA33FFFF5B2AAA22AE2EBE2FD9DBFA00000000000003FFFFF407ADB7DFFFFFFFFF9BFEC663276625612BAAAAFBFFB800000000000003FBFFFA058D7FDFFFFFFFFFFFFDCFFFC0000000001FFFFFFF980000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N4
cycloneive_lcell_comb \PIC1|data_rtl_0|auto_generated|mux2|result_node[1]~45 (
// Equation(s):
// \PIC1|data_rtl_0|auto_generated|mux2|result_node[1]~45_combout  = (\PIC1|data_rtl_0|auto_generated|address_reg_a [0] & ((\PIC1|data_rtl_0|auto_generated|address_reg_a [1] & (\PIC1|data_rtl_0|auto_generated|ram_block1a57~portadataout )) # 
// (!\PIC1|data_rtl_0|auto_generated|address_reg_a [1] & ((\PIC1|data_rtl_0|auto_generated|ram_block1a41~portadataout )))))

	.dataa(\PIC1|data_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\PIC1|data_rtl_0|auto_generated|ram_block1a57~portadataout ),
	.datac(\PIC1|data_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\PIC1|data_rtl_0|auto_generated|ram_block1a41~portadataout ),
	.cin(gnd),
	.combout(\PIC1|data_rtl_0|auto_generated|mux2|result_node[1]~45_combout ),
	.cout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|mux2|result_node[1]~45 .lut_mask = 16'hD080;
defparam \PIC1|data_rtl_0|auto_generated|mux2|result_node[1]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N2
cycloneive_lcell_comb \PIC1|data_rtl_0|auto_generated|mux2|result_node[1]~47 (
// Equation(s):
// \PIC1|data_rtl_0|auto_generated|mux2|result_node[1]~47_combout  = (\PIC1|data_rtl_0|auto_generated|mux2|result_node[1]~44_combout ) # ((\PIC1|data_rtl_0|auto_generated|address_reg_a [2] & ((\PIC1|data_rtl_0|auto_generated|mux2|result_node[1]~46_combout ) 
// # (\PIC1|data_rtl_0|auto_generated|mux2|result_node[1]~45_combout ))))

	.dataa(\PIC1|data_rtl_0|auto_generated|mux2|result_node[1]~44_combout ),
	.datab(\PIC1|data_rtl_0|auto_generated|mux2|result_node[1]~46_combout ),
	.datac(\PIC1|data_rtl_0|auto_generated|mux2|result_node[1]~45_combout ),
	.datad(\PIC1|data_rtl_0|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\PIC1|data_rtl_0|auto_generated|mux2|result_node[1]~47_combout ),
	.cout());
// synopsys translate_off
defparam \PIC1|data_rtl_0|auto_generated|mux2|result_node[1]~47 .lut_mask = 16'hFEAA;
defparam \PIC1|data_rtl_0|auto_generated|mux2|result_node[1]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y52_N20
cycloneive_lcell_comb \CP1|blue_palette~6 (
// Equation(s):
// \CP1|blue_palette~6_combout  = (\PIC1|data_rtl_0|auto_generated|mux2|result_node[2]~11_combout  & ((\PIC1|data_rtl_0|auto_generated|mux2|result_node[3]~5_combout ) # ((\PIC1|data_rtl_0|auto_generated|mux2|result_node[0]~41_combout  & 
// \PIC1|data_rtl_0|auto_generated|mux2|result_node[1]~47_combout ))))

	.dataa(\PIC1|data_rtl_0|auto_generated|mux2|result_node[0]~41_combout ),
	.datab(\PIC1|data_rtl_0|auto_generated|mux2|result_node[1]~47_combout ),
	.datac(\PIC1|data_rtl_0|auto_generated|mux2|result_node[3]~5_combout ),
	.datad(\PIC1|data_rtl_0|auto_generated|mux2|result_node[2]~11_combout ),
	.cin(gnd),
	.combout(\CP1|blue_palette~6_combout ),
	.cout());
// synopsys translate_off
defparam \CP1|blue_palette~6 .lut_mask = 16'hF800;
defparam \CP1|blue_palette~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y52_N22
cycloneive_lcell_comb \CP1|blue_palette~7 (
// Equation(s):
// \CP1|blue_palette~7_combout  = (\CP1|blue_palette~6_combout  & \CP1|blue_palette~4_combout )

	.dataa(gnd),
	.datab(\CP1|blue_palette~6_combout ),
	.datac(\CP1|blue_palette~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CP1|blue_palette~7_combout ),
	.cout());
// synopsys translate_off
defparam \CP1|blue_palette~7 .lut_mask = 16'hC0C0;
defparam \CP1|blue_palette~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y52_N12
cycloneive_lcell_comb \CP1|blue_palette~8 (
// Equation(s):
// \CP1|blue_palette~8_combout  = (!\PIC1|data_rtl_0|auto_generated|mux2|result_node[4]~23_combout  & (!\PIC1|data_rtl_0|auto_generated|mux2|result_node[7]~29_combout  & !\PIC1|data_rtl_0|auto_generated|mux2|result_node[5]~35_combout ))

	.dataa(gnd),
	.datab(\PIC1|data_rtl_0|auto_generated|mux2|result_node[4]~23_combout ),
	.datac(\PIC1|data_rtl_0|auto_generated|mux2|result_node[7]~29_combout ),
	.datad(\PIC1|data_rtl_0|auto_generated|mux2|result_node[5]~35_combout ),
	.cin(gnd),
	.combout(\CP1|blue_palette~8_combout ),
	.cout());
// synopsys translate_off
defparam \CP1|blue_palette~8 .lut_mask = 16'h0003;
defparam \CP1|blue_palette~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y52_N28
cycloneive_lcell_comb \CP1|blue_palette~9 (
// Equation(s):
// \CP1|blue_palette~9_combout  = (\CP1|blue_palette~8_combout  & (!\PIC1|data_rtl_0|auto_generated|mux2|result_node[1]~47_combout  & (\PIC1|data_rtl_0|auto_generated|mux2|result_node[3]~5_combout  & 
// !\PIC1|data_rtl_0|auto_generated|mux2|result_node[2]~11_combout )))

	.dataa(\CP1|blue_palette~8_combout ),
	.datab(\PIC1|data_rtl_0|auto_generated|mux2|result_node[1]~47_combout ),
	.datac(\PIC1|data_rtl_0|auto_generated|mux2|result_node[3]~5_combout ),
	.datad(\PIC1|data_rtl_0|auto_generated|mux2|result_node[2]~11_combout ),
	.cin(gnd),
	.combout(\CP1|blue_palette~9_combout ),
	.cout());
// synopsys translate_off
defparam \CP1|blue_palette~9 .lut_mask = 16'h0020;
defparam \CP1|blue_palette~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y52_N6
cycloneive_lcell_comb \CP1|blue_palette~10 (
// Equation(s):
// \CP1|blue_palette~10_combout  = (\CP1|blue_palette~9_combout  & \PIC1|data_rtl_0|auto_generated|mux2|result_node[0]~41_combout )

	.dataa(gnd),
	.datab(\CP1|blue_palette~9_combout ),
	.datac(\PIC1|data_rtl_0|auto_generated|mux2|result_node[0]~41_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CP1|blue_palette~10_combout ),
	.cout());
// synopsys translate_off
defparam \CP1|blue_palette~10 .lut_mask = 16'hC0C0;
defparam \CP1|blue_palette~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y52_N26
cycloneive_lcell_comb \CP1|blue_palette~11 (
// Equation(s):
// \CP1|blue_palette~11_combout  = (\PIC1|data_rtl_0|auto_generated|mux2|result_node[4]~23_combout  & (\PIC1|data_rtl_0|auto_generated|mux2|result_node[7]~29_combout  & \PIC1|data_rtl_0|auto_generated|mux2|result_node[5]~35_combout ))

	.dataa(gnd),
	.datab(\PIC1|data_rtl_0|auto_generated|mux2|result_node[4]~23_combout ),
	.datac(\PIC1|data_rtl_0|auto_generated|mux2|result_node[7]~29_combout ),
	.datad(\PIC1|data_rtl_0|auto_generated|mux2|result_node[5]~35_combout ),
	.cin(gnd),
	.combout(\CP1|blue_palette~11_combout ),
	.cout());
// synopsys translate_off
defparam \CP1|blue_palette~11 .lut_mask = 16'hC000;
defparam \CP1|blue_palette~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y52_N8
cycloneive_lcell_comb \CP1|blue_palette~13 (
// Equation(s):
// \CP1|blue_palette~13_combout  = \PIC1|data_rtl_0|auto_generated|mux2|result_node[7]~29_combout  $ (\PIC1|data_rtl_0|auto_generated|mux2|result_node[6]~17_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\PIC1|data_rtl_0|auto_generated|mux2|result_node[7]~29_combout ),
	.datad(\PIC1|data_rtl_0|auto_generated|mux2|result_node[6]~17_combout ),
	.cin(gnd),
	.combout(\CP1|blue_palette~13_combout ),
	.cout());
// synopsys translate_off
defparam \CP1|blue_palette~13 .lut_mask = 16'h0FF0;
defparam \CP1|blue_palette~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y52_N16
cycloneive_lcell_comb \CP1|blue_palette~12 (
// Equation(s):
// \CP1|blue_palette~12_combout  = (\PIC1|data_rtl_0|auto_generated|mux2|result_node[2]~11_combout  & ((\PIC1|data_rtl_0|auto_generated|mux2|result_node[3]~5_combout ) # ((!\PIC1|data_rtl_0|auto_generated|mux2|result_node[0]~41_combout  & 
// \PIC1|data_rtl_0|auto_generated|mux2|result_node[1]~47_combout ))))

	.dataa(\PIC1|data_rtl_0|auto_generated|mux2|result_node[0]~41_combout ),
	.datab(\PIC1|data_rtl_0|auto_generated|mux2|result_node[1]~47_combout ),
	.datac(\PIC1|data_rtl_0|auto_generated|mux2|result_node[3]~5_combout ),
	.datad(\PIC1|data_rtl_0|auto_generated|mux2|result_node[2]~11_combout ),
	.cin(gnd),
	.combout(\CP1|blue_palette~12_combout ),
	.cout());
// synopsys translate_off
defparam \CP1|blue_palette~12 .lut_mask = 16'hF400;
defparam \CP1|blue_palette~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y52_N2
cycloneive_lcell_comb \CP1|blue_palette~14 (
// Equation(s):
// \CP1|blue_palette~14_combout  = (!\CP1|blue_palette~13_combout  & ((\CP1|blue_palette~10_combout ) # ((\CP1|blue_palette~11_combout  & \CP1|blue_palette~12_combout ))))

	.dataa(\CP1|blue_palette~10_combout ),
	.datab(\CP1|blue_palette~11_combout ),
	.datac(\CP1|blue_palette~13_combout ),
	.datad(\CP1|blue_palette~12_combout ),
	.cin(gnd),
	.combout(\CP1|blue_palette~14_combout ),
	.cout());
// synopsys translate_off
defparam \CP1|blue_palette~14 .lut_mask = 16'h0E0A;
defparam \CP1|blue_palette~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y52_N20
cycloneive_lcell_comb \CP1|blue_palette~15 (
// Equation(s):
// \CP1|blue_palette~15_combout  = (\PIC1|data_rtl_0|auto_generated|mux2|result_node[2]~11_combout  & (\PIC1|data_rtl_0|auto_generated|mux2|result_node[4]~23_combout  & ((\PIC1|data_rtl_0|auto_generated|mux2|result_node[3]~5_combout ) # 
// (\PIC1|data_rtl_0|auto_generated|mux2|result_node[1]~47_combout ))))

	.dataa(\PIC1|data_rtl_0|auto_generated|mux2|result_node[3]~5_combout ),
	.datab(\PIC1|data_rtl_0|auto_generated|mux2|result_node[1]~47_combout ),
	.datac(\PIC1|data_rtl_0|auto_generated|mux2|result_node[2]~11_combout ),
	.datad(\PIC1|data_rtl_0|auto_generated|mux2|result_node[4]~23_combout ),
	.cin(gnd),
	.combout(\CP1|blue_palette~15_combout ),
	.cout());
// synopsys translate_off
defparam \CP1|blue_palette~15 .lut_mask = 16'hE000;
defparam \CP1|blue_palette~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y52_N2
cycloneive_lcell_comb \CP1|blue_palette~16 (
// Equation(s):
// \CP1|blue_palette~16_combout  = (\CP1|blue_palette~10_combout ) # ((\PIC1|data_rtl_0|auto_generated|mux2|result_node[5]~35_combout  & (\CP1|blue_palette~15_combout  & \PIC1|data_rtl_0|auto_generated|mux2|result_node[7]~29_combout )))

	.dataa(\PIC1|data_rtl_0|auto_generated|mux2|result_node[5]~35_combout ),
	.datab(\CP1|blue_palette~15_combout ),
	.datac(\PIC1|data_rtl_0|auto_generated|mux2|result_node[7]~29_combout ),
	.datad(\CP1|blue_palette~10_combout ),
	.cin(gnd),
	.combout(\CP1|blue_palette~16_combout ),
	.cout());
// synopsys translate_off
defparam \CP1|blue_palette~16 .lut_mask = 16'hFF80;
defparam \CP1|blue_palette~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y52_N14
cycloneive_lcell_comb \CP1|blue_palette~26 (
// Equation(s):
// \CP1|blue_palette~26_combout  = (\CP1|blue_palette~16_combout  & (\PIC1|data_rtl_0|auto_generated|mux2|result_node[7]~29_combout  $ (!\PIC1|data_rtl_0|auto_generated|mux2|result_node[6]~17_combout )))

	.dataa(\PIC1|data_rtl_0|auto_generated|mux2|result_node[7]~29_combout ),
	.datab(gnd),
	.datac(\CP1|blue_palette~16_combout ),
	.datad(\PIC1|data_rtl_0|auto_generated|mux2|result_node[6]~17_combout ),
	.cin(gnd),
	.combout(\CP1|blue_palette~26_combout ),
	.cout());
// synopsys translate_off
defparam \CP1|blue_palette~26 .lut_mask = 16'hA050;
defparam \CP1|blue_palette~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y52_N30
cycloneive_lcell_comb \CP1|blue_palette~18 (
// Equation(s):
// \CP1|blue_palette~18_combout  = (\PIC1|data_rtl_0|auto_generated|mux2|result_node[3]~5_combout  & (((!\PIC1|data_rtl_0|auto_generated|mux2|result_node[2]~11_combout )))) # (!\PIC1|data_rtl_0|auto_generated|mux2|result_node[3]~5_combout  & 
// (\PIC1|data_rtl_0|auto_generated|mux2|result_node[1]~47_combout  & (\PIC1|data_rtl_0|auto_generated|mux2|result_node[2]~11_combout  & \PIC1|data_rtl_0|auto_generated|mux2|result_node[0]~41_combout )))

	.dataa(\PIC1|data_rtl_0|auto_generated|mux2|result_node[3]~5_combout ),
	.datab(\PIC1|data_rtl_0|auto_generated|mux2|result_node[1]~47_combout ),
	.datac(\PIC1|data_rtl_0|auto_generated|mux2|result_node[2]~11_combout ),
	.datad(\PIC1|data_rtl_0|auto_generated|mux2|result_node[0]~41_combout ),
	.cin(gnd),
	.combout(\CP1|blue_palette~18_combout ),
	.cout());
// synopsys translate_off
defparam \CP1|blue_palette~18 .lut_mask = 16'h4A0A;
defparam \CP1|blue_palette~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y52_N4
cycloneive_lcell_comb \CP1|blue_palette~17 (
// Equation(s):
// \CP1|blue_palette~17_combout  = (\PIC1|data_rtl_0|auto_generated|mux2|result_node[3]~5_combout  & (!\PIC1|data_rtl_0|auto_generated|mux2|result_node[1]~47_combout  & (!\PIC1|data_rtl_0|auto_generated|mux2|result_node[2]~11_combout ))) # 
// (!\PIC1|data_rtl_0|auto_generated|mux2|result_node[3]~5_combout  & (\PIC1|data_rtl_0|auto_generated|mux2|result_node[1]~47_combout  & (\PIC1|data_rtl_0|auto_generated|mux2|result_node[2]~11_combout  & 
// \PIC1|data_rtl_0|auto_generated|mux2|result_node[0]~41_combout )))

	.dataa(\PIC1|data_rtl_0|auto_generated|mux2|result_node[3]~5_combout ),
	.datab(\PIC1|data_rtl_0|auto_generated|mux2|result_node[1]~47_combout ),
	.datac(\PIC1|data_rtl_0|auto_generated|mux2|result_node[2]~11_combout ),
	.datad(\PIC1|data_rtl_0|auto_generated|mux2|result_node[0]~41_combout ),
	.cin(gnd),
	.combout(\CP1|blue_palette~17_combout ),
	.cout());
// synopsys translate_off
defparam \CP1|blue_palette~17 .lut_mask = 16'h4202;
defparam \CP1|blue_palette~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y52_N18
cycloneive_lcell_comb \CP1|blue_palette~27 (
// Equation(s):
// \CP1|blue_palette~27_combout  = (!\PIC1|data_rtl_0|auto_generated|mux2|result_node[5]~35_combout  & (\CP1|blue_palette~17_combout  & (!\PIC1|data_rtl_0|auto_generated|mux2|result_node[7]~29_combout  & 
// !\PIC1|data_rtl_0|auto_generated|mux2|result_node[4]~23_combout )))

	.dataa(\PIC1|data_rtl_0|auto_generated|mux2|result_node[5]~35_combout ),
	.datab(\CP1|blue_palette~17_combout ),
	.datac(\PIC1|data_rtl_0|auto_generated|mux2|result_node[7]~29_combout ),
	.datad(\PIC1|data_rtl_0|auto_generated|mux2|result_node[4]~23_combout ),
	.cin(gnd),
	.combout(\CP1|blue_palette~27_combout ),
	.cout());
// synopsys translate_off
defparam \CP1|blue_palette~27 .lut_mask = 16'h0004;
defparam \CP1|blue_palette~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y52_N0
cycloneive_lcell_comb \CP1|blue_palette~19 (
// Equation(s):
// \CP1|blue_palette~19_combout  = (\CP1|blue_palette~27_combout ) # ((\PIC1|data_rtl_0|auto_generated|mux2|result_node[6]~17_combout  & ((!\CP1|blue_palette~11_combout ) # (!\CP1|blue_palette~18_combout ))))

	.dataa(\CP1|blue_palette~18_combout ),
	.datab(\CP1|blue_palette~27_combout ),
	.datac(\CP1|blue_palette~11_combout ),
	.datad(\PIC1|data_rtl_0|auto_generated|mux2|result_node[6]~17_combout ),
	.cin(gnd),
	.combout(\CP1|blue_palette~19_combout ),
	.cout());
// synopsys translate_off
defparam \CP1|blue_palette~19 .lut_mask = 16'hDFCC;
defparam \CP1|blue_palette~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y52_N28
cycloneive_lcell_comb \CP1|blue_palette~20 (
// Equation(s):
// \CP1|blue_palette~20_combout  = (\PIC1|data_rtl_0|auto_generated|mux2|result_node[7]~29_combout  & (\PIC1|data_rtl_0|auto_generated|mux2|result_node[5]~35_combout  & \PIC1|data_rtl_0|auto_generated|mux2|result_node[4]~23_combout )) # 
// (!\PIC1|data_rtl_0|auto_generated|mux2|result_node[7]~29_combout  & ((\PIC1|data_rtl_0|auto_generated|mux2|result_node[5]~35_combout ) # (\PIC1|data_rtl_0|auto_generated|mux2|result_node[4]~23_combout )))

	.dataa(\PIC1|data_rtl_0|auto_generated|mux2|result_node[7]~29_combout ),
	.datab(\PIC1|data_rtl_0|auto_generated|mux2|result_node[5]~35_combout ),
	.datac(gnd),
	.datad(\PIC1|data_rtl_0|auto_generated|mux2|result_node[4]~23_combout ),
	.cin(gnd),
	.combout(\CP1|blue_palette~20_combout ),
	.cout());
// synopsys translate_off
defparam \CP1|blue_palette~20 .lut_mask = 16'hDD44;
defparam \CP1|blue_palette~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y52_N30
cycloneive_lcell_comb \CP1|blue_palette~21 (
// Equation(s):
// \CP1|blue_palette~21_combout  = (\PIC1|data_rtl_0|auto_generated|mux2|result_node[1]~47_combout ) # ((\PIC1|data_rtl_0|auto_generated|mux2|result_node[7]~29_combout  & \PIC1|data_rtl_0|auto_generated|mux2|result_node[0]~41_combout ))

	.dataa(\PIC1|data_rtl_0|auto_generated|mux2|result_node[7]~29_combout ),
	.datab(gnd),
	.datac(\PIC1|data_rtl_0|auto_generated|mux2|result_node[0]~41_combout ),
	.datad(\PIC1|data_rtl_0|auto_generated|mux2|result_node[1]~47_combout ),
	.cin(gnd),
	.combout(\CP1|blue_palette~21_combout ),
	.cout());
// synopsys translate_off
defparam \CP1|blue_palette~21 .lut_mask = 16'hFFA0;
defparam \CP1|blue_palette~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y52_N8
cycloneive_lcell_comb \CP1|blue_palette~22 (
// Equation(s):
// \CP1|blue_palette~22_combout  = (\PIC1|data_rtl_0|auto_generated|mux2|result_node[3]~5_combout  & (!\PIC1|data_rtl_0|auto_generated|mux2|result_node[2]~11_combout  & (\CP1|blue_palette~20_combout  $ (!\CP1|blue_palette~21_combout )))) # 
// (!\PIC1|data_rtl_0|auto_generated|mux2|result_node[3]~5_combout  & (!\CP1|blue_palette~20_combout  & ((\PIC1|data_rtl_0|auto_generated|mux2|result_node[2]~11_combout ))))

	.dataa(\PIC1|data_rtl_0|auto_generated|mux2|result_node[3]~5_combout ),
	.datab(\CP1|blue_palette~20_combout ),
	.datac(\CP1|blue_palette~21_combout ),
	.datad(\PIC1|data_rtl_0|auto_generated|mux2|result_node[2]~11_combout ),
	.cin(gnd),
	.combout(\CP1|blue_palette~22_combout ),
	.cout());
// synopsys translate_off
defparam \CP1|blue_palette~22 .lut_mask = 16'h1182;
defparam \CP1|blue_palette~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y52_N14
cycloneive_lcell_comb \CP1|blue_palette~23 (
// Equation(s):
// \CP1|blue_palette~23_combout  = (\CP1|blue_palette~22_combout  & ((\CP1|blue_palette~20_combout  & (\PIC1|data_rtl_0|auto_generated|mux2|result_node[7]~29_combout  & !\PIC1|data_rtl_0|auto_generated|mux2|result_node[6]~17_combout )) # 
// (!\CP1|blue_palette~20_combout  & ((\PIC1|data_rtl_0|auto_generated|mux2|result_node[7]~29_combout ) # (!\PIC1|data_rtl_0|auto_generated|mux2|result_node[6]~17_combout ))))) # (!\CP1|blue_palette~22_combout  & 
// (((\PIC1|data_rtl_0|auto_generated|mux2|result_node[7]~29_combout ))))

	.dataa(\CP1|blue_palette~22_combout ),
	.datab(\CP1|blue_palette~20_combout ),
	.datac(\PIC1|data_rtl_0|auto_generated|mux2|result_node[7]~29_combout ),
	.datad(\PIC1|data_rtl_0|auto_generated|mux2|result_node[6]~17_combout ),
	.cin(gnd),
	.combout(\CP1|blue_palette~23_combout ),
	.cout());
// synopsys translate_off
defparam \CP1|blue_palette~23 .lut_mask = 16'h70F2;
defparam \CP1|blue_palette~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y52_N22
cycloneive_lcell_comb \CP1|green_palette~0 (
// Equation(s):
// \CP1|green_palette~0_combout  = (\PIC1|data_rtl_0|auto_generated|mux2|result_node[1]~47_combout  & ((\PIC1|data_rtl_0|auto_generated|mux2|result_node[3]~5_combout ) # ((\PIC1|data_rtl_0|auto_generated|mux2|result_node[2]~11_combout  & 
// !\PIC1|data_rtl_0|auto_generated|mux2|result_node[0]~41_combout ))))

	.dataa(\PIC1|data_rtl_0|auto_generated|mux2|result_node[3]~5_combout ),
	.datab(\PIC1|data_rtl_0|auto_generated|mux2|result_node[1]~47_combout ),
	.datac(\PIC1|data_rtl_0|auto_generated|mux2|result_node[2]~11_combout ),
	.datad(\PIC1|data_rtl_0|auto_generated|mux2|result_node[0]~41_combout ),
	.cin(gnd),
	.combout(\CP1|green_palette~0_combout ),
	.cout());
// synopsys translate_off
defparam \CP1|green_palette~0 .lut_mask = 16'h88C8;
defparam \CP1|green_palette~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y52_N4
cycloneive_lcell_comb \CP1|green_palette~1 (
// Equation(s):
// \CP1|green_palette~1_combout  = (\CP1|blue_palette~4_combout  & \CP1|green_palette~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CP1|blue_palette~4_combout ),
	.datad(\CP1|green_palette~0_combout ),
	.cin(gnd),
	.combout(\CP1|green_palette~1_combout ),
	.cout());
// synopsys translate_off
defparam \CP1|green_palette~1 .lut_mask = 16'hF000;
defparam \CP1|green_palette~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y52_N16
cycloneive_lcell_comb \CP1|green_palette~2 (
// Equation(s):
// \CP1|green_palette~2_combout  = (\PIC1|data_rtl_0|auto_generated|mux2|result_node[5]~35_combout  & (\CP1|green_palette~0_combout  & (\PIC1|data_rtl_0|auto_generated|mux2|result_node[7]~29_combout  & 
// \PIC1|data_rtl_0|auto_generated|mux2|result_node[4]~23_combout )))

	.dataa(\PIC1|data_rtl_0|auto_generated|mux2|result_node[5]~35_combout ),
	.datab(\CP1|green_palette~0_combout ),
	.datac(\PIC1|data_rtl_0|auto_generated|mux2|result_node[7]~29_combout ),
	.datad(\PIC1|data_rtl_0|auto_generated|mux2|result_node[4]~23_combout ),
	.cin(gnd),
	.combout(\CP1|green_palette~2_combout ),
	.cout());
// synopsys translate_off
defparam \CP1|green_palette~2 .lut_mask = 16'h8000;
defparam \CP1|green_palette~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y52_N0
cycloneive_lcell_comb \CP1|green_palette~3 (
// Equation(s):
// \CP1|green_palette~3_combout  = (!\CP1|blue_palette~13_combout  & ((\CP1|green_palette~2_combout ) # ((\CP1|blue_palette~9_combout  & \PIC1|data_rtl_0|auto_generated|mux2|result_node[0]~41_combout ))))

	.dataa(\CP1|blue_palette~13_combout ),
	.datab(\CP1|blue_palette~9_combout ),
	.datac(\CP1|green_palette~2_combout ),
	.datad(\PIC1|data_rtl_0|auto_generated|mux2|result_node[0]~41_combout ),
	.cin(gnd),
	.combout(\CP1|green_palette~3_combout ),
	.cout());
// synopsys translate_off
defparam \CP1|green_palette~3 .lut_mask = 16'h5450;
defparam \CP1|green_palette~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y52_N14
cycloneive_lcell_comb \CP1|green_palette~4 (
// Equation(s):
// \CP1|green_palette~4_combout  = (\CP1|blue_palette~4_combout  & \PIC1|data_rtl_0|auto_generated|mux2|result_node[1]~47_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CP1|blue_palette~4_combout ),
	.datad(\PIC1|data_rtl_0|auto_generated|mux2|result_node[1]~47_combout ),
	.cin(gnd),
	.combout(\CP1|green_palette~4_combout ),
	.cout());
// synopsys translate_off
defparam \CP1|green_palette~4 .lut_mask = 16'hF000;
defparam \CP1|green_palette~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y52_N18
cycloneive_lcell_comb \CP1|green_palette~5 (
// Equation(s):
// \CP1|green_palette~5_combout  = (!\PIC1|data_rtl_0|auto_generated|mux2|result_node[6]~17_combout  & (!\PIC1|data_rtl_0|auto_generated|mux2|result_node[2]~11_combout  & (\CP1|blue_palette~8_combout  & 
// !\PIC1|data_rtl_0|auto_generated|mux2|result_node[1]~47_combout )))

	.dataa(\PIC1|data_rtl_0|auto_generated|mux2|result_node[6]~17_combout ),
	.datab(\PIC1|data_rtl_0|auto_generated|mux2|result_node[2]~11_combout ),
	.datac(\CP1|blue_palette~8_combout ),
	.datad(\PIC1|data_rtl_0|auto_generated|mux2|result_node[1]~47_combout ),
	.cin(gnd),
	.combout(\CP1|green_palette~5_combout ),
	.cout());
// synopsys translate_off
defparam \CP1|green_palette~5 .lut_mask = 16'h0010;
defparam \CP1|green_palette~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y52_N24
cycloneive_lcell_comb \CP1|green_palette~6 (
// Equation(s):
// \CP1|green_palette~6_combout  = (\PIC1|data_rtl_0|auto_generated|mux2|result_node[3]~5_combout  & ((\CP1|green_palette~4_combout ) # ((!\PIC1|data_rtl_0|auto_generated|mux2|result_node[0]~41_combout  & \CP1|green_palette~5_combout ))))

	.dataa(\PIC1|data_rtl_0|auto_generated|mux2|result_node[0]~41_combout ),
	.datab(\CP1|green_palette~4_combout ),
	.datac(\PIC1|data_rtl_0|auto_generated|mux2|result_node[3]~5_combout ),
	.datad(\CP1|green_palette~5_combout ),
	.cin(gnd),
	.combout(\CP1|green_palette~6_combout ),
	.cout());
// synopsys translate_off
defparam \CP1|green_palette~6 .lut_mask = 16'hD0C0;
defparam \CP1|green_palette~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y52_N26
cycloneive_lcell_comb \CP1|blue_palette~24 (
// Equation(s):
// \CP1|blue_palette~24_combout  = (\CP1|blue_palette~4_combout  & \PIC1|data_rtl_0|auto_generated|mux2|result_node[2]~11_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CP1|blue_palette~4_combout ),
	.datad(\PIC1|data_rtl_0|auto_generated|mux2|result_node[2]~11_combout ),
	.cin(gnd),
	.combout(\CP1|blue_palette~24_combout ),
	.cout());
// synopsys translate_off
defparam \CP1|blue_palette~24 .lut_mask = 16'hF000;
defparam \CP1|blue_palette~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y52_N8
cycloneive_lcell_comb \CP1|green_palette~7 (
// Equation(s):
// \CP1|green_palette~7_combout  = (!\PIC1|data_rtl_0|auto_generated|mux2|result_node[0]~41_combout  & (!\PIC1|data_rtl_0|auto_generated|mux2|result_node[3]~5_combout  & (\CP1|blue_palette~24_combout  & 
// \PIC1|data_rtl_0|auto_generated|mux2|result_node[1]~47_combout )))

	.dataa(\PIC1|data_rtl_0|auto_generated|mux2|result_node[0]~41_combout ),
	.datab(\PIC1|data_rtl_0|auto_generated|mux2|result_node[3]~5_combout ),
	.datac(\CP1|blue_palette~24_combout ),
	.datad(\PIC1|data_rtl_0|auto_generated|mux2|result_node[1]~47_combout ),
	.cin(gnd),
	.combout(\CP1|green_palette~7_combout ),
	.cout());
// synopsys translate_off
defparam \CP1|green_palette~7 .lut_mask = 16'h1000;
defparam \CP1|green_palette~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y52_N10
cycloneive_lcell_comb \CP1|green_palette~8 (
// Equation(s):
// \CP1|green_palette~8_combout  = (\CP1|green_palette~7_combout ) # ((\PIC1|data_rtl_0|auto_generated|mux2|result_node[3]~5_combout  & ((\CP1|green_palette~4_combout ) # (\CP1|green_palette~5_combout ))))

	.dataa(\CP1|green_palette~7_combout ),
	.datab(\CP1|green_palette~4_combout ),
	.datac(\PIC1|data_rtl_0|auto_generated|mux2|result_node[3]~5_combout ),
	.datad(\CP1|green_palette~5_combout ),
	.cin(gnd),
	.combout(\CP1|green_palette~8_combout ),
	.cout());
// synopsys translate_off
defparam \CP1|green_palette~8 .lut_mask = 16'hFAEA;
defparam \CP1|green_palette~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y52_N2
cycloneive_lcell_comb \CP1|green_palette~9 (
// Equation(s):
// \CP1|green_palette~9_combout  = (!\CP1|blue_palette~13_combout  & ((\CP1|green_palette~2_combout ) # ((\CP1|blue_palette~9_combout  & !\PIC1|data_rtl_0|auto_generated|mux2|result_node[0]~41_combout ))))

	.dataa(\CP1|blue_palette~13_combout ),
	.datab(\CP1|blue_palette~9_combout ),
	.datac(\CP1|green_palette~2_combout ),
	.datad(\PIC1|data_rtl_0|auto_generated|mux2|result_node[0]~41_combout ),
	.cin(gnd),
	.combout(\CP1|green_palette~9_combout ),
	.cout());
// synopsys translate_off
defparam \CP1|green_palette~9 .lut_mask = 16'h5054;
defparam \CP1|green_palette~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y52_N18
cycloneive_lcell_comb \CP1|red_palette~2 (
// Equation(s):
// \CP1|red_palette~2_combout  = (!\PIC1|data_rtl_0|auto_generated|mux2|result_node[5]~35_combout  & (!\PIC1|data_rtl_0|auto_generated|mux2|result_node[6]~17_combout  & (!\PIC1|data_rtl_0|auto_generated|mux2|result_node[7]~29_combout  & 
// !\PIC1|data_rtl_0|auto_generated|mux2|result_node[2]~11_combout )))

	.dataa(\PIC1|data_rtl_0|auto_generated|mux2|result_node[5]~35_combout ),
	.datab(\PIC1|data_rtl_0|auto_generated|mux2|result_node[6]~17_combout ),
	.datac(\PIC1|data_rtl_0|auto_generated|mux2|result_node[7]~29_combout ),
	.datad(\PIC1|data_rtl_0|auto_generated|mux2|result_node[2]~11_combout ),
	.cin(gnd),
	.combout(\CP1|red_palette~2_combout ),
	.cout());
// synopsys translate_off
defparam \CP1|red_palette~2 .lut_mask = 16'h0001;
defparam \CP1|red_palette~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y52_N24
cycloneive_lcell_comb \CP1|green_palette~10 (
// Equation(s):
// \CP1|green_palette~10_combout  = (!\CP1|blue_palette~4_combout  & (\PIC1|data_rtl_0|auto_generated|mux2|result_node[3]~5_combout  & ((\PIC1|data_rtl_0|auto_generated|mux2|result_node[4]~23_combout ) # (!\CP1|red_palette~2_combout ))))

	.dataa(\CP1|blue_palette~4_combout ),
	.datab(\PIC1|data_rtl_0|auto_generated|mux2|result_node[3]~5_combout ),
	.datac(\PIC1|data_rtl_0|auto_generated|mux2|result_node[4]~23_combout ),
	.datad(\CP1|red_palette~2_combout ),
	.cin(gnd),
	.combout(\CP1|green_palette~10_combout ),
	.cout());
// synopsys translate_off
defparam \CP1|green_palette~10 .lut_mask = 16'h4044;
defparam \CP1|green_palette~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y52_N26
cycloneive_lcell_comb \CP1|green_palette~11 (
// Equation(s):
// \CP1|green_palette~11_combout  = (\CP1|green_palette~10_combout ) # ((\PIC1|data_rtl_0|auto_generated|mux2|result_node[1]~47_combout  & ((\PIC1|data_rtl_0|auto_generated|mux2|result_node[3]~5_combout ) # (\CP1|blue_palette~24_combout ))))

	.dataa(\PIC1|data_rtl_0|auto_generated|mux2|result_node[1]~47_combout ),
	.datab(\CP1|green_palette~10_combout ),
	.datac(\PIC1|data_rtl_0|auto_generated|mux2|result_node[3]~5_combout ),
	.datad(\CP1|blue_palette~24_combout ),
	.cin(gnd),
	.combout(\CP1|green_palette~11_combout ),
	.cout());
// synopsys translate_off
defparam \CP1|green_palette~11 .lut_mask = 16'hEEEC;
defparam \CP1|green_palette~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y52_N10
cycloneive_lcell_comb \CP1|green_palette~12 (
// Equation(s):
// \CP1|green_palette~12_combout  = (\PIC1|data_rtl_0|auto_generated|mux2|result_node[3]~5_combout  & (!\PIC1|data_rtl_0|auto_generated|mux2|result_node[1]~47_combout )) # (!\PIC1|data_rtl_0|auto_generated|mux2|result_node[3]~5_combout  & 
// (\PIC1|data_rtl_0|auto_generated|mux2|result_node[1]~47_combout  & (\PIC1|data_rtl_0|auto_generated|mux2|result_node[2]~11_combout  & \PIC1|data_rtl_0|auto_generated|mux2|result_node[0]~41_combout )))

	.dataa(\PIC1|data_rtl_0|auto_generated|mux2|result_node[3]~5_combout ),
	.datab(\PIC1|data_rtl_0|auto_generated|mux2|result_node[1]~47_combout ),
	.datac(\PIC1|data_rtl_0|auto_generated|mux2|result_node[2]~11_combout ),
	.datad(\PIC1|data_rtl_0|auto_generated|mux2|result_node[0]~41_combout ),
	.cin(gnd),
	.combout(\CP1|green_palette~12_combout ),
	.cout());
// synopsys translate_off
defparam \CP1|green_palette~12 .lut_mask = 16'h6222;
defparam \CP1|green_palette~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y52_N24
cycloneive_lcell_comb \CP1|red_palette~3 (
// Equation(s):
// \CP1|red_palette~3_combout  = (\PIC1|data_rtl_0|auto_generated|mux2|result_node[6]~17_combout  & (\PIC1|data_rtl_0|auto_generated|mux2|result_node[7]~29_combout  & \PIC1|data_rtl_0|auto_generated|mux2|result_node[5]~35_combout ))

	.dataa(\PIC1|data_rtl_0|auto_generated|mux2|result_node[6]~17_combout ),
	.datab(gnd),
	.datac(\PIC1|data_rtl_0|auto_generated|mux2|result_node[7]~29_combout ),
	.datad(\PIC1|data_rtl_0|auto_generated|mux2|result_node[5]~35_combout ),
	.cin(gnd),
	.combout(\CP1|red_palette~3_combout ),
	.cout());
// synopsys translate_off
defparam \CP1|red_palette~3 .lut_mask = 16'hA000;
defparam \CP1|red_palette~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y52_N8
cycloneive_lcell_comb \CP1|blue_palette~25 (
// Equation(s):
// \CP1|blue_palette~25_combout  = (!\PIC1|data_rtl_0|auto_generated|mux2|result_node[6]~17_combout  & (\CP1|blue_palette~17_combout  & (!\PIC1|data_rtl_0|auto_generated|mux2|result_node[7]~29_combout  & 
// !\PIC1|data_rtl_0|auto_generated|mux2|result_node[5]~35_combout )))

	.dataa(\PIC1|data_rtl_0|auto_generated|mux2|result_node[6]~17_combout ),
	.datab(\CP1|blue_palette~17_combout ),
	.datac(\PIC1|data_rtl_0|auto_generated|mux2|result_node[7]~29_combout ),
	.datad(\PIC1|data_rtl_0|auto_generated|mux2|result_node[5]~35_combout ),
	.cin(gnd),
	.combout(\CP1|blue_palette~25_combout ),
	.cout());
// synopsys translate_off
defparam \CP1|blue_palette~25 .lut_mask = 16'h0004;
defparam \CP1|blue_palette~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y52_N6
cycloneive_lcell_comb \CP1|green_palette~13 (
// Equation(s):
// \CP1|green_palette~13_combout  = (\CP1|blue_palette~25_combout ) # ((\PIC1|data_rtl_0|auto_generated|mux2|result_node[4]~23_combout  & ((!\CP1|red_palette~3_combout ) # (!\CP1|green_palette~12_combout ))))

	.dataa(\CP1|green_palette~12_combout ),
	.datab(\CP1|red_palette~3_combout ),
	.datac(\CP1|blue_palette~25_combout ),
	.datad(\PIC1|data_rtl_0|auto_generated|mux2|result_node[4]~23_combout ),
	.cin(gnd),
	.combout(\CP1|green_palette~13_combout ),
	.cout());
// synopsys translate_off
defparam \CP1|green_palette~13 .lut_mask = 16'hF7F0;
defparam \CP1|green_palette~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y52_N22
cycloneive_lcell_comb \CP1|green_palette~17 (
// Equation(s):
// \CP1|green_palette~17_combout  = (!\PIC1|data_rtl_0|auto_generated|mux2|result_node[4]~23_combout  & ((\PIC1|data_rtl_0|auto_generated|mux2|result_node[1]~47_combout  & ((!\PIC1|data_rtl_0|auto_generated|mux2|result_node[3]~5_combout ))) # 
// (!\PIC1|data_rtl_0|auto_generated|mux2|result_node[1]~47_combout  & (!\PIC1|data_rtl_0|auto_generated|mux2|result_node[2]~11_combout  & \PIC1|data_rtl_0|auto_generated|mux2|result_node[3]~5_combout ))))

	.dataa(\PIC1|data_rtl_0|auto_generated|mux2|result_node[2]~11_combout ),
	.datab(\PIC1|data_rtl_0|auto_generated|mux2|result_node[1]~47_combout ),
	.datac(\PIC1|data_rtl_0|auto_generated|mux2|result_node[3]~5_combout ),
	.datad(\PIC1|data_rtl_0|auto_generated|mux2|result_node[4]~23_combout ),
	.cin(gnd),
	.combout(\CP1|green_palette~17_combout ),
	.cout());
// synopsys translate_off
defparam \CP1|green_palette~17 .lut_mask = 16'h001C;
defparam \CP1|green_palette~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y52_N6
cycloneive_lcell_comb \CP1|green_palette~15 (
// Equation(s):
// \CP1|green_palette~15_combout  = (\PIC1|data_rtl_0|auto_generated|mux2|result_node[3]~5_combout  & (!\PIC1|data_rtl_0|auto_generated|mux2|result_node[1]~47_combout  & ((\PIC1|data_rtl_0|auto_generated|mux2|result_node[0]~41_combout ) # 
// (\PIC1|data_rtl_0|auto_generated|mux2|result_node[2]~11_combout ))))

	.dataa(\PIC1|data_rtl_0|auto_generated|mux2|result_node[3]~5_combout ),
	.datab(\PIC1|data_rtl_0|auto_generated|mux2|result_node[1]~47_combout ),
	.datac(\PIC1|data_rtl_0|auto_generated|mux2|result_node[0]~41_combout ),
	.datad(\PIC1|data_rtl_0|auto_generated|mux2|result_node[2]~11_combout ),
	.cin(gnd),
	.combout(\CP1|green_palette~15_combout ),
	.cout());
// synopsys translate_off
defparam \CP1|green_palette~15 .lut_mask = 16'h2220;
defparam \CP1|green_palette~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y52_N4
cycloneive_lcell_comb \CP1|green_palette~14 (
// Equation(s):
// \CP1|green_palette~14_combout  = (\PIC1|data_rtl_0|auto_generated|mux2|result_node[7]~29_combout  & \PIC1|data_rtl_0|auto_generated|mux2|result_node[6]~17_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\PIC1|data_rtl_0|auto_generated|mux2|result_node[7]~29_combout ),
	.datad(\PIC1|data_rtl_0|auto_generated|mux2|result_node[6]~17_combout ),
	.cin(gnd),
	.combout(\CP1|green_palette~14_combout ),
	.cout());
// synopsys translate_off
defparam \CP1|green_palette~14 .lut_mask = 16'hF000;
defparam \CP1|green_palette~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y52_N16
cycloneive_lcell_comb \CP1|green_palette~16 (
// Equation(s):
// \CP1|green_palette~16_combout  = (\PIC1|data_rtl_0|auto_generated|mux2|result_node[5]~35_combout  & (((!\PIC1|data_rtl_0|auto_generated|mux2|result_node[4]~23_combout ) # (!\CP1|green_palette~14_combout )) # (!\CP1|green_palette~15_combout )))

	.dataa(\CP1|green_palette~15_combout ),
	.datab(\CP1|green_palette~14_combout ),
	.datac(\PIC1|data_rtl_0|auto_generated|mux2|result_node[5]~35_combout ),
	.datad(\PIC1|data_rtl_0|auto_generated|mux2|result_node[4]~23_combout ),
	.cin(gnd),
	.combout(\CP1|green_palette~16_combout ),
	.cout());
// synopsys translate_off
defparam \CP1|green_palette~16 .lut_mask = 16'h70F0;
defparam \CP1|green_palette~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y52_N0
cycloneive_lcell_comb \CP1|green_palette~18 (
// Equation(s):
// \CP1|green_palette~18_combout  = (\CP1|green_palette~16_combout ) # ((\CP1|green_palette~17_combout  & (!\PIC1|data_rtl_0|auto_generated|mux2|result_node[7]~29_combout  & !\PIC1|data_rtl_0|auto_generated|mux2|result_node[6]~17_combout )))

	.dataa(\CP1|green_palette~17_combout ),
	.datab(\CP1|green_palette~16_combout ),
	.datac(\PIC1|data_rtl_0|auto_generated|mux2|result_node[7]~29_combout ),
	.datad(\PIC1|data_rtl_0|auto_generated|mux2|result_node[6]~17_combout ),
	.cin(gnd),
	.combout(\CP1|green_palette~18_combout ),
	.cout());
// synopsys translate_off
defparam \CP1|green_palette~18 .lut_mask = 16'hCCCE;
defparam \CP1|green_palette~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y52_N12
cycloneive_lcell_comb \CP1|red_palette~4 (
// Equation(s):
// \CP1|red_palette~4_combout  = (\PIC1|data_rtl_0|auto_generated|mux2|result_node[0]~41_combout  & (((\PIC1|data_rtl_0|auto_generated|mux2|result_node[3]~5_combout )))) # (!\PIC1|data_rtl_0|auto_generated|mux2|result_node[0]~41_combout  & 
// (\PIC1|data_rtl_0|auto_generated|mux2|result_node[1]~47_combout  & (!\PIC1|data_rtl_0|auto_generated|mux2|result_node[3]~5_combout  & \PIC1|data_rtl_0|auto_generated|mux2|result_node[2]~11_combout )))

	.dataa(\PIC1|data_rtl_0|auto_generated|mux2|result_node[0]~41_combout ),
	.datab(\PIC1|data_rtl_0|auto_generated|mux2|result_node[1]~47_combout ),
	.datac(\PIC1|data_rtl_0|auto_generated|mux2|result_node[3]~5_combout ),
	.datad(\PIC1|data_rtl_0|auto_generated|mux2|result_node[2]~11_combout ),
	.cin(gnd),
	.combout(\CP1|red_palette~4_combout ),
	.cout());
// synopsys translate_off
defparam \CP1|red_palette~4 .lut_mask = 16'hA4A0;
defparam \CP1|red_palette~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y52_N14
cycloneive_lcell_comb \CP1|red_palette~5 (
// Equation(s):
// \CP1|red_palette~5_combout  = (\CP1|red_palette~4_combout  & \CP1|blue_palette~4_combout )

	.dataa(\CP1|red_palette~4_combout ),
	.datab(gnd),
	.datac(\CP1|blue_palette~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CP1|red_palette~5_combout ),
	.cout());
// synopsys translate_off
defparam \CP1|red_palette~5 .lut_mask = 16'hA0A0;
defparam \CP1|red_palette~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y52_N0
cycloneive_lcell_comb \CP1|red_palette~6 (
// Equation(s):
// \CP1|red_palette~6_combout  = (!\CP1|blue_palette~13_combout  & ((\CP1|blue_palette~10_combout ) # ((\CP1|blue_palette~11_combout  & \CP1|red_palette~4_combout ))))

	.dataa(\CP1|blue_palette~10_combout ),
	.datab(\CP1|blue_palette~11_combout ),
	.datac(\CP1|blue_palette~13_combout ),
	.datad(\CP1|red_palette~4_combout ),
	.cin(gnd),
	.combout(\CP1|red_palette~6_combout ),
	.cout());
// synopsys translate_off
defparam \CP1|red_palette~6 .lut_mask = 16'h0E0A;
defparam \CP1|red_palette~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y52_N28
cycloneive_lcell_comb \CP1|red_palette~7 (
// Equation(s):
// \CP1|red_palette~7_combout  = (\PIC1|data_rtl_0|auto_generated|mux2|result_node[3]~5_combout ) # ((\PIC1|data_rtl_0|auto_generated|mux2|result_node[4]~23_combout ) # ((\PIC1|data_rtl_0|auto_generated|mux2|result_node[7]~29_combout ) # 
// (\PIC1|data_rtl_0|auto_generated|mux2|result_node[5]~35_combout )))

	.dataa(\PIC1|data_rtl_0|auto_generated|mux2|result_node[3]~5_combout ),
	.datab(\PIC1|data_rtl_0|auto_generated|mux2|result_node[4]~23_combout ),
	.datac(\PIC1|data_rtl_0|auto_generated|mux2|result_node[7]~29_combout ),
	.datad(\PIC1|data_rtl_0|auto_generated|mux2|result_node[5]~35_combout ),
	.cin(gnd),
	.combout(\CP1|red_palette~7_combout ),
	.cout());
// synopsys translate_off
defparam \CP1|red_palette~7 .lut_mask = 16'hFFFE;
defparam \CP1|red_palette~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y52_N30
cycloneive_lcell_comb \CP1|red_palette~8 (
// Equation(s):
// \CP1|red_palette~8_combout  = (\CP1|green_palette~7_combout ) # ((\PIC1|data_rtl_0|auto_generated|mux2|result_node[0]~41_combout  & ((\CP1|red_palette~7_combout ) # (\PIC1|data_rtl_0|auto_generated|mux2|result_node[6]~17_combout ))))

	.dataa(\PIC1|data_rtl_0|auto_generated|mux2|result_node[0]~41_combout ),
	.datab(\CP1|red_palette~7_combout ),
	.datac(\CP1|green_palette~7_combout ),
	.datad(\PIC1|data_rtl_0|auto_generated|mux2|result_node[6]~17_combout ),
	.cin(gnd),
	.combout(\CP1|red_palette~8_combout ),
	.cout());
// synopsys translate_off
defparam \CP1|red_palette~8 .lut_mask = 16'hFAF8;
defparam \CP1|red_palette~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y52_N30
cycloneive_lcell_comb \CP1|red_palette~14 (
// Equation(s):
// \CP1|red_palette~14_combout  = (\PIC1|data_rtl_0|auto_generated|mux2|result_node[0]~41_combout  & ((\CP1|red_palette~3_combout ))) # (!\PIC1|data_rtl_0|auto_generated|mux2|result_node[0]~41_combout  & (\CP1|red_palette~2_combout ))

	.dataa(gnd),
	.datab(\CP1|red_palette~2_combout ),
	.datac(\CP1|red_palette~3_combout ),
	.datad(\PIC1|data_rtl_0|auto_generated|mux2|result_node[0]~41_combout ),
	.cin(gnd),
	.combout(\CP1|red_palette~14_combout ),
	.cout());
// synopsys translate_off
defparam \CP1|red_palette~14 .lut_mask = 16'hF0CC;
defparam \CP1|red_palette~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y52_N20
cycloneive_lcell_comb \CP1|red_palette~10 (
// Equation(s):
// \CP1|red_palette~10_combout  = \PIC1|data_rtl_0|auto_generated|mux2|result_node[4]~23_combout  $ (\PIC1|data_rtl_0|auto_generated|mux2|result_node[5]~35_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\PIC1|data_rtl_0|auto_generated|mux2|result_node[4]~23_combout ),
	.datad(\PIC1|data_rtl_0|auto_generated|mux2|result_node[5]~35_combout ),
	.cin(gnd),
	.combout(\CP1|red_palette~10_combout ),
	.cout());
// synopsys translate_off
defparam \CP1|red_palette~10 .lut_mask = 16'h0FF0;
defparam \CP1|red_palette~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y52_N26
cycloneive_lcell_comb \CP1|red_palette~12 (
// Equation(s):
// \CP1|red_palette~12_combout  = ((!\PIC1|data_rtl_0|auto_generated|mux2|result_node[3]~5_combout  & ((!\PIC1|data_rtl_0|auto_generated|mux2|result_node[2]~11_combout ) # (!\PIC1|data_rtl_0|auto_generated|mux2|result_node[0]~41_combout )))) # 
// (!\CP1|green_palette~14_combout )

	.dataa(\PIC1|data_rtl_0|auto_generated|mux2|result_node[3]~5_combout ),
	.datab(\CP1|green_palette~14_combout ),
	.datac(\PIC1|data_rtl_0|auto_generated|mux2|result_node[0]~41_combout ),
	.datad(\PIC1|data_rtl_0|auto_generated|mux2|result_node[2]~11_combout ),
	.cin(gnd),
	.combout(\CP1|red_palette~12_combout ),
	.cout());
// synopsys translate_off
defparam \CP1|red_palette~12 .lut_mask = 16'h3777;
defparam \CP1|red_palette~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y52_N10
cycloneive_lcell_comb \CP1|red_palette~9 (
// Equation(s):
// \CP1|red_palette~9_combout  = (\PIC1|data_rtl_0|auto_generated|mux2|result_node[3]~5_combout ) # ((!\PIC1|data_rtl_0|auto_generated|mux2|result_node[5]~35_combout  & ((\PIC1|data_rtl_0|auto_generated|mux2|result_node[7]~29_combout ) # 
// (\PIC1|data_rtl_0|auto_generated|mux2|result_node[6]~17_combout ))))

	.dataa(\PIC1|data_rtl_0|auto_generated|mux2|result_node[3]~5_combout ),
	.datab(\PIC1|data_rtl_0|auto_generated|mux2|result_node[5]~35_combout ),
	.datac(\PIC1|data_rtl_0|auto_generated|mux2|result_node[7]~29_combout ),
	.datad(\PIC1|data_rtl_0|auto_generated|mux2|result_node[6]~17_combout ),
	.cin(gnd),
	.combout(\CP1|red_palette~9_combout ),
	.cout());
// synopsys translate_off
defparam \CP1|red_palette~9 .lut_mask = 16'hBBBA;
defparam \CP1|red_palette~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y52_N2
cycloneive_lcell_comb \CP1|red_palette~22 (
// Equation(s):
// \CP1|red_palette~22_combout  = (\PIC1|data_rtl_0|auto_generated|mux2|result_node[0]~41_combout  & ((\PIC1|data_rtl_0|auto_generated|mux2|result_node[5]~35_combout  & ((!\PIC1|data_rtl_0|auto_generated|mux2|result_node[4]~23_combout ))) # 
// (!\PIC1|data_rtl_0|auto_generated|mux2|result_node[5]~35_combout  & ((\PIC1|data_rtl_0|auto_generated|mux2|result_node[2]~11_combout ) # (\PIC1|data_rtl_0|auto_generated|mux2|result_node[4]~23_combout )))))

	.dataa(\PIC1|data_rtl_0|auto_generated|mux2|result_node[2]~11_combout ),
	.datab(\PIC1|data_rtl_0|auto_generated|mux2|result_node[5]~35_combout ),
	.datac(\PIC1|data_rtl_0|auto_generated|mux2|result_node[0]~41_combout ),
	.datad(\PIC1|data_rtl_0|auto_generated|mux2|result_node[4]~23_combout ),
	.cin(gnd),
	.combout(\CP1|red_palette~22_combout ),
	.cout());
// synopsys translate_off
defparam \CP1|red_palette~22 .lut_mask = 16'h30E0;
defparam \CP1|red_palette~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y52_N20
cycloneive_lcell_comb \CP1|red_palette~11 (
// Equation(s):
// \CP1|red_palette~11_combout  = (\CP1|red_palette~22_combout ) # ((\PIC1|data_rtl_0|auto_generated|mux2|result_node[4]~23_combout  & ((!\PIC1|data_rtl_0|auto_generated|mux2|result_node[5]~35_combout ))) # 
// (!\PIC1|data_rtl_0|auto_generated|mux2|result_node[4]~23_combout  & (\CP1|red_palette~9_combout )))

	.dataa(\CP1|red_palette~9_combout ),
	.datab(\PIC1|data_rtl_0|auto_generated|mux2|result_node[5]~35_combout ),
	.datac(\CP1|red_palette~22_combout ),
	.datad(\PIC1|data_rtl_0|auto_generated|mux2|result_node[4]~23_combout ),
	.cin(gnd),
	.combout(\CP1|red_palette~11_combout ),
	.cout());
// synopsys translate_off
defparam \CP1|red_palette~11 .lut_mask = 16'hF3FA;
defparam \CP1|red_palette~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y52_N24
cycloneive_lcell_comb \CP1|red_palette~13 (
// Equation(s):
// \CP1|red_palette~13_combout  = (\PIC1|data_rtl_0|auto_generated|mux2|result_node[1]~47_combout  & ((\CP1|red_palette~11_combout ) # ((\CP1|red_palette~12_combout  & \PIC1|data_rtl_0|auto_generated|mux2|result_node[5]~35_combout ))))

	.dataa(\CP1|red_palette~12_combout ),
	.datab(\PIC1|data_rtl_0|auto_generated|mux2|result_node[5]~35_combout ),
	.datac(\PIC1|data_rtl_0|auto_generated|mux2|result_node[1]~47_combout ),
	.datad(\CP1|red_palette~11_combout ),
	.cin(gnd),
	.combout(\CP1|red_palette~13_combout ),
	.cout());
// synopsys translate_off
defparam \CP1|red_palette~13 .lut_mask = 16'hF080;
defparam \CP1|red_palette~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y52_N0
cycloneive_lcell_comb \CP1|red_palette~15 (
// Equation(s):
// \CP1|red_palette~15_combout  = (\CP1|red_palette~13_combout ) # ((\CP1|red_palette~14_combout  & (!\CP1|red_palette~10_combout  & \PIC1|data_rtl_0|auto_generated|mux2|result_node[3]~5_combout )))

	.dataa(\CP1|red_palette~14_combout ),
	.datab(\CP1|red_palette~10_combout ),
	.datac(\PIC1|data_rtl_0|auto_generated|mux2|result_node[3]~5_combout ),
	.datad(\CP1|red_palette~13_combout ),
	.cin(gnd),
	.combout(\CP1|red_palette~15_combout ),
	.cout());
// synopsys translate_off
defparam \CP1|red_palette~15 .lut_mask = 16'hFF20;
defparam \CP1|red_palette~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y52_N4
cycloneive_lcell_comb \CP1|red_palette~23 (
// Equation(s):
// \CP1|red_palette~23_combout  = (\PIC1|data_rtl_0|auto_generated|mux2|result_node[0]~41_combout ) # ((\PIC1|data_rtl_0|auto_generated|mux2|result_node[5]~35_combout  & ((!\PIC1|data_rtl_0|auto_generated|mux2|result_node[7]~29_combout ) # 
// (!\PIC1|data_rtl_0|auto_generated|mux2|result_node[3]~5_combout ))) # (!\PIC1|data_rtl_0|auto_generated|mux2|result_node[5]~35_combout  & ((\PIC1|data_rtl_0|auto_generated|mux2|result_node[3]~5_combout ) # 
// (\PIC1|data_rtl_0|auto_generated|mux2|result_node[7]~29_combout ))))

	.dataa(\PIC1|data_rtl_0|auto_generated|mux2|result_node[5]~35_combout ),
	.datab(\PIC1|data_rtl_0|auto_generated|mux2|result_node[3]~5_combout ),
	.datac(\PIC1|data_rtl_0|auto_generated|mux2|result_node[7]~29_combout ),
	.datad(\PIC1|data_rtl_0|auto_generated|mux2|result_node[0]~41_combout ),
	.cin(gnd),
	.combout(\CP1|red_palette~23_combout ),
	.cout());
// synopsys translate_off
defparam \CP1|red_palette~23 .lut_mask = 16'hFF7E;
defparam \CP1|red_palette~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y52_N6
cycloneive_lcell_comb \CP1|red_palette~24 (
// Equation(s):
// \CP1|red_palette~24_combout  = (\CP1|red_palette~23_combout ) # ((\PIC1|data_rtl_0|auto_generated|mux2|result_node[5]~35_combout  & ((!\PIC1|data_rtl_0|auto_generated|mux2|result_node[6]~17_combout ) # 
// (!\PIC1|data_rtl_0|auto_generated|mux2|result_node[4]~23_combout ))) # (!\PIC1|data_rtl_0|auto_generated|mux2|result_node[5]~35_combout  & ((\PIC1|data_rtl_0|auto_generated|mux2|result_node[4]~23_combout ) # 
// (\PIC1|data_rtl_0|auto_generated|mux2|result_node[6]~17_combout ))))

	.dataa(\PIC1|data_rtl_0|auto_generated|mux2|result_node[5]~35_combout ),
	.datab(\CP1|red_palette~23_combout ),
	.datac(\PIC1|data_rtl_0|auto_generated|mux2|result_node[4]~23_combout ),
	.datad(\PIC1|data_rtl_0|auto_generated|mux2|result_node[6]~17_combout ),
	.cin(gnd),
	.combout(\CP1|red_palette~24_combout ),
	.cout());
// synopsys translate_off
defparam \CP1|red_palette~24 .lut_mask = 16'hDFFE;
defparam \CP1|red_palette~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y52_N18
cycloneive_lcell_comb \CP1|red_palette~16 (
// Equation(s):
// \CP1|red_palette~16_combout  = (\PIC1|data_rtl_0|auto_generated|mux2|result_node[6]~17_combout  & (((!\PIC1|data_rtl_0|auto_generated|mux2|result_node[4]~23_combout ) # (!\PIC1|data_rtl_0|auto_generated|mux2|result_node[5]~35_combout )) # 
// (!\PIC1|data_rtl_0|auto_generated|mux2|result_node[7]~29_combout ))) # (!\PIC1|data_rtl_0|auto_generated|mux2|result_node[6]~17_combout  & ((\PIC1|data_rtl_0|auto_generated|mux2|result_node[7]~29_combout ) # 
// ((\PIC1|data_rtl_0|auto_generated|mux2|result_node[5]~35_combout ) # (\PIC1|data_rtl_0|auto_generated|mux2|result_node[4]~23_combout ))))

	.dataa(\PIC1|data_rtl_0|auto_generated|mux2|result_node[6]~17_combout ),
	.datab(\PIC1|data_rtl_0|auto_generated|mux2|result_node[7]~29_combout ),
	.datac(\PIC1|data_rtl_0|auto_generated|mux2|result_node[5]~35_combout ),
	.datad(\PIC1|data_rtl_0|auto_generated|mux2|result_node[4]~23_combout ),
	.cin(gnd),
	.combout(\CP1|red_palette~16_combout ),
	.cout());
// synopsys translate_off
defparam \CP1|red_palette~16 .lut_mask = 16'h7FFE;
defparam \CP1|red_palette~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y52_N12
cycloneive_lcell_comb \CP1|red_palette~17 (
// Equation(s):
// \CP1|red_palette~17_combout  = (\PIC1|data_rtl_0|auto_generated|mux2|result_node[3]~5_combout  & (!\CP1|red_palette~16_combout  & !\PIC1|data_rtl_0|auto_generated|mux2|result_node[0]~41_combout ))

	.dataa(\PIC1|data_rtl_0|auto_generated|mux2|result_node[3]~5_combout ),
	.datab(\CP1|red_palette~16_combout ),
	.datac(\PIC1|data_rtl_0|auto_generated|mux2|result_node[0]~41_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CP1|red_palette~17_combout ),
	.cout());
// synopsys translate_off
defparam \CP1|red_palette~17 .lut_mask = 16'h0202;
defparam \CP1|red_palette~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y52_N10
cycloneive_lcell_comb \CP1|red_palette~18 (
// Equation(s):
// \CP1|red_palette~18_combout  = (\PIC1|data_rtl_0|auto_generated|mux2|result_node[2]~11_combout  & (\CP1|red_palette~24_combout )) # (!\PIC1|data_rtl_0|auto_generated|mux2|result_node[2]~11_combout  & (((\CP1|red_palette~17_combout  & 
// !\PIC1|data_rtl_0|auto_generated|mux2|result_node[1]~47_combout ))))

	.dataa(\CP1|red_palette~24_combout ),
	.datab(\CP1|red_palette~17_combout ),
	.datac(\PIC1|data_rtl_0|auto_generated|mux2|result_node[1]~47_combout ),
	.datad(\PIC1|data_rtl_0|auto_generated|mux2|result_node[2]~11_combout ),
	.cin(gnd),
	.combout(\CP1|red_palette~18_combout ),
	.cout());
// synopsys translate_off
defparam \CP1|red_palette~18 .lut_mask = 16'hAA0C;
defparam \CP1|red_palette~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y52_N16
cycloneive_lcell_comb \CP1|red_palette~19 (
// Equation(s):
// \CP1|red_palette~19_combout  = (\PIC1|data_rtl_0|auto_generated|mux2|result_node[7]~29_combout ) # ((\PIC1|data_rtl_0|auto_generated|mux2|result_node[6]~17_combout ) # ((\PIC1|data_rtl_0|auto_generated|mux2|result_node[1]~47_combout  & 
// \PIC1|data_rtl_0|auto_generated|mux2|result_node[3]~5_combout )))

	.dataa(\PIC1|data_rtl_0|auto_generated|mux2|result_node[1]~47_combout ),
	.datab(\PIC1|data_rtl_0|auto_generated|mux2|result_node[3]~5_combout ),
	.datac(\PIC1|data_rtl_0|auto_generated|mux2|result_node[7]~29_combout ),
	.datad(\PIC1|data_rtl_0|auto_generated|mux2|result_node[6]~17_combout ),
	.cin(gnd),
	.combout(\CP1|red_palette~19_combout ),
	.cout());
// synopsys translate_off
defparam \CP1|red_palette~19 .lut_mask = 16'hFFF8;
defparam \CP1|red_palette~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y52_N22
cycloneive_lcell_comb \CP1|red_palette~20 (
// Equation(s):
// \CP1|red_palette~20_combout  = (\PIC1|data_rtl_0|auto_generated|mux2|result_node[5]~35_combout  & (\PIC1|data_rtl_0|auto_generated|mux2|result_node[3]~5_combout  & (\CP1|red_palette~3_combout ))) # 
// (!\PIC1|data_rtl_0|auto_generated|mux2|result_node[5]~35_combout  & (((\PIC1|data_rtl_0|auto_generated|mux2|result_node[3]~5_combout  & \CP1|red_palette~3_combout )) # (!\CP1|red_palette~19_combout )))

	.dataa(\PIC1|data_rtl_0|auto_generated|mux2|result_node[5]~35_combout ),
	.datab(\PIC1|data_rtl_0|auto_generated|mux2|result_node[3]~5_combout ),
	.datac(\CP1|red_palette~3_combout ),
	.datad(\CP1|red_palette~19_combout ),
	.cin(gnd),
	.combout(\CP1|red_palette~20_combout ),
	.cout());
// synopsys translate_off
defparam \CP1|red_palette~20 .lut_mask = 16'hC0D5;
defparam \CP1|red_palette~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y52_N28
cycloneive_lcell_comb \CP1|red_palette~21 (
// Equation(s):
// \CP1|red_palette~21_combout  = (\CP1|red_palette~18_combout ) # ((!\CP1|red_palette~10_combout  & (\CP1|red_palette~20_combout  & \PIC1|data_rtl_0|auto_generated|mux2|result_node[0]~41_combout )))

	.dataa(\CP1|red_palette~18_combout ),
	.datab(\CP1|red_palette~10_combout ),
	.datac(\CP1|red_palette~20_combout ),
	.datad(\PIC1|data_rtl_0|auto_generated|mux2|result_node[0]~41_combout ),
	.cin(gnd),
	.combout(\CP1|red_palette~21_combout ),
	.cout());
// synopsys translate_off
defparam \CP1|red_palette~21 .lut_mask = 16'hBAAA;
defparam \CP1|red_palette~21 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule
