<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>gem5: TimingSimpleCPU Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<!-- Generated by Doxygen 1.7.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&nbsp;List</span></a></li>
      <li><a href="classes.html"><span>Class&nbsp;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&nbsp;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&nbsp;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pro-methods">Protected Member Functions</a> &#124;
<a href="#pri-types">Private Types</a> &#124;
<a href="#pri-methods">Private Member Functions</a> &#124;
<a href="#pri-attribs">Private Attributes</a>  </div>
  <div class="headertitle">
<h1>TimingSimpleCPU Class Reference</h1>  </div>
</div>
<div class="contents">
<!-- doxytag: class="TimingSimpleCPU" --><!-- doxytag: inherits="BaseSimpleCPU" -->
<p><code>#include &lt;<a class="el" href="timing_8hh_source.html">timing.hh</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for TimingSimpleCPU:</div>
<div class="dyncontent">
 <div class="center">
  <img src="classTimingSimpleCPU.png" usemap="#TimingSimpleCPU_map" alt=""/>
  <map id="TimingSimpleCPU_map" name="TimingSimpleCPU_map">
<area href="classBaseSimpleCPU.html" alt="BaseSimpleCPU" shape="rect" coords="120,280,230,304"/>
<area href="classBaseCPU.html" alt="BaseCPU" shape="rect" coords="120,224,230,248"/>
<area href="classMemObject.html" alt="MemObject" shape="rect" coords="120,168,230,192"/>
<area href="classClockedObject.html" alt="ClockedObject" shape="rect" coords="120,112,230,136"/>
<area href="classSimObject.html" alt="SimObject" shape="rect" coords="120,56,230,80"/>
<area href="classEventManager.html" alt="EventManager" shape="rect" coords="0,0,110,24"/>
<area href="classSerializable.html" alt="Serializable" shape="rect" coords="120,0,230,24"/>
<area href="classDrainable.html" alt="Drainable" shape="rect" coords="240,0,350,24"/>
</map>
</div>

<p><a href="classTimingSimpleCPU-members.html">List of all members.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classTimingSimpleCPU_1_1DcachePort.html">DcachePort</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classTimingSimpleCPU_1_1FetchTranslation.html">FetchTranslation</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classTimingSimpleCPU_1_1IcachePort.html">IcachePort</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTimingSimpleCPU_1_1IprEvent.html">IprEvent</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classTimingSimpleCPU_1_1SplitFragmentSenderState.html">SplitFragmentSenderState</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classTimingSimpleCPU_1_1SplitMainSenderState.html">SplitMainSenderState</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classTimingSimpleCPU_1_1TimingCPUPort.html">TimingCPUPort</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">A <a class="el" href="classTimingSimpleCPU_1_1TimingCPUPort.html" title="A TimingCPUPort overrides the default behaviour of the recvTiming and recvRetry and implements events...">TimingCPUPort</a> overrides the default behaviour of the recvTiming and recvRetry and implements events for the scheduling of handling of incoming packets in the following cycle.  <a href="classTimingSimpleCPU_1_1TimingCPUPort.html#_details">More...</a><br/></td></tr>
<tr><td colspan="2"><h2><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classTimingSimpleCPU.html#a10f37352b797b67ef9e51644a8ba76bb">TimingSimpleCPU</a> (TimingSimpleCPUParams *params)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classTimingSimpleCPU.html#ad2c2c9b106f775adcf5c603676403083">~TimingSimpleCPU</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classTimingSimpleCPU.html#a9525dc3761312a850209dac41bb79eb9">init</a> ()</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><a class="el" href="classTimingSimpleCPU.html#a9525dc3761312a850209dac41bb79eb9" title="init() is called after all C++ SimObjects have been created and all ports are connected.">init()</a> is called after all C++ SimObjects have been created and all ports are connected.  <a href="#a9525dc3761312a850209dac41bb79eb9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">unsigned int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classTimingSimpleCPU.html#a4c5b05bad75ece755176aca16d7b34fd">drain</a> (<a class="el" href="classDrainManager.html">DrainManager</a> *drain_manager)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Provide a default implementation of the drain interface that simply returns 0 (draining completed) and sets the drain state to Drained.  <a href="#a4c5b05bad75ece755176aca16d7b34fd"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classTimingSimpleCPU.html#ab7561f9e76c87ee6ff0861e0b54c5ab1">drainResume</a> ()</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Resume execution after a successful drain.  <a href="#ab7561f9e76c87ee6ff0861e0b54c5ab1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classTimingSimpleCPU.html#ac65313e4314a71c742af52bddefa47f6">switchOut</a> ()</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Prepare for another CPU to take over execution.  <a href="#ac65313e4314a71c742af52bddefa47f6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classTimingSimpleCPU.html#a2e0fcd6eb5894927614b5f0bf0aa2274">takeOverFrom</a> (<a class="el" href="classBaseCPU.html">BaseCPU</a> *oldCPU)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Load the state of a CPU from the previous CPU object, invoked on all new CPUs that are about to be switched in.  <a href="#a2e0fcd6eb5894927614b5f0bf0aa2274"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classTimingSimpleCPU.html#a1947551bb026483f022ca28b95c75b3b">verifyMemoryMode</a> () const </td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Verify that the system is in a memory mode supported by the CPU.  <a href="#a1947551bb026483f022ca28b95c75b3b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classTimingSimpleCPU.html#a7c22af68f484e9ff0d0ba621510a4f15">activateContext</a> (<a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> thread_num, <a class="el" href="classCycles.html">Cycles</a> delay)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Notify the CPU that the indicated context is now active.  <a href="#a7c22af68f484e9ff0d0ba621510a4f15"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classTimingSimpleCPU.html#a7a39c604bc3176e4b7faf3e289cbe8a1">suspendContext</a> (<a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> thread_num)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Notify the CPU that the indicated context is now suspended.  <a href="#a7a39c604bc3176e4b7faf3e289cbe8a1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRefCountingPtr.html">Fault</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classTimingSimpleCPU.html#a6e1eb6efd63e6b3cd5df5cb262225e5e">readMem</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> addr, uint8_t *data, unsigned size, unsigned flags)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRefCountingPtr.html">Fault</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classTimingSimpleCPU.html#a72dcfd269d932120129bd55e06dd9ed8">writeMem</a> (uint8_t *data, unsigned size, <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> addr, unsigned flags, uint64_t *res)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classTimingSimpleCPU.html#a373a41ca6590e0d4b93b657b020f1248">fetch</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classTimingSimpleCPU.html#a766cf9d77b23ef11505ea9efb2ee695b">sendFetch</a> (<a class="el" href="classRefCountingPtr.html">Fault</a> fault, <a class="el" href="classRequest.html">RequestPtr</a> req, <a class="el" href="classThreadContext.html">ThreadContext</a> *<a class="el" href="classBaseSimpleCPU.html#a1d94ea1eaa23dd214f48d3833601941d">tc</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classTimingSimpleCPU.html#a0c129ac0ae530cfd2fe59b57b2b54e6e">completeIfetch</a> (<a class="el" href="classPacket.html">PacketPtr</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classTimingSimpleCPU.html#ad55d3cb57daeae4db0558d85e6b91a17">completeDataAccess</a> (<a class="el" href="classPacket.html">PacketPtr</a> pkt)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classTimingSimpleCPU.html#aff7d24a4e90a5c6f3e9b07b8aef138b8">advanceInst</a> (<a class="el" href="classRefCountingPtr.html">Fault</a> fault)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classTimingSimpleCPU.html#a01161d126e821b3817ca362788aef38a">isSquashed</a> () const </td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This function is used by the page table walker to determine if it could translate the a pending request or if the underlying request has been squashed.  <a href="#a01161d126e821b3817ca362788aef38a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classTimingSimpleCPU.html#ac1e06da081441716c9d04328ad4a26cd">printAddr</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> a)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Print state of address in memory system via PrintReq (for debugging).  <a href="#ac1e06da081441716c9d04328ad4a26cd"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classTimingSimpleCPU.html#ae2a901d0780bc7c51aa44f45b6f91851">finishTranslation</a> (<a class="el" href="classWholeTranslationState.html">WholeTranslationState</a> *state)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Finish a DTB translation.  <a href="#ae2a901d0780bc7c51aa44f45b6f91851"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="pro-methods"></a>
Protected Member Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classBaseCPU_1_1CpuPort.html">CpuPort</a> &amp;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classTimingSimpleCPU.html#a1802152a32d33615b7f72b654b2bb823">getDataPort</a> ()</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Return a reference to the data port.  <a href="#a1802152a32d33615b7f72b654b2bb823"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classBaseCPU_1_1CpuPort.html">CpuPort</a> &amp;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classTimingSimpleCPU.html#a23097f68145e28a6fc72eaf9403f5fce">getInstPort</a> ()</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Return a reference to the instruction port.  <a href="#a23097f68145e28a6fc72eaf9403f5fce"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="pri-types"></a>
Private Types</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="classEventWrapper.html">EventWrapper</a><br class="typebreak"/>
&lt; <a class="el" href="classTimingSimpleCPU.html">TimingSimpleCPU</a>,&amp;TimingSimpleCPU::fetch &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classTimingSimpleCPU.html#a2f94d18b4c97de705a5ac5ec54e84b47">FetchEvent</a></td></tr>
<tr><td colspan="2"><h2><a name="pri-methods"></a>
Private Member Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classTimingSimpleCPU.html#ac0ebfb7ab5635c866d0541d700207f03">sendData</a> (<a class="el" href="classRequest.html">RequestPtr</a> req, uint8_t *data, uint64_t *res, bool read)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classTimingSimpleCPU.html#ad577b57d4ea2dc46993948e740b6c1bc">sendSplitData</a> (<a class="el" href="classRequest.html">RequestPtr</a> req1, <a class="el" href="classRequest.html">RequestPtr</a> req2, <a class="el" href="classRequest.html">RequestPtr</a> req, uint8_t *data, bool read)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classTimingSimpleCPU.html#a33ac9594e34577776ac007056305fe81">translationFault</a> (<a class="el" href="classRefCountingPtr.html">Fault</a> fault)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classTimingSimpleCPU.html#a521c8248f38a052991a67d4eebc722c7">buildPacket</a> (<a class="el" href="classPacket.html">PacketPtr</a> &amp;pkt, <a class="el" href="classRequest.html">RequestPtr</a> req, bool read)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classTimingSimpleCPU.html#a5e1fd237c7463f971b4c2e211d1a1aac">buildSplitPacket</a> (<a class="el" href="classPacket.html">PacketPtr</a> &amp;pkt1, <a class="el" href="classPacket.html">PacketPtr</a> &amp;pkt2, <a class="el" href="classRequest.html">RequestPtr</a> req1, <a class="el" href="classRequest.html">RequestPtr</a> req2, <a class="el" href="classRequest.html">RequestPtr</a> req, uint8_t *data, bool read)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classTimingSimpleCPU.html#a316de89be7b821f4f35de1008e828aad">handleReadPacket</a> (<a class="el" href="classPacket.html">PacketPtr</a> pkt)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classTimingSimpleCPU.html#a4e358c97bb2fe8f83e81200050846250">handleWritePacket</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classTimingSimpleCPU.html#adc7c6a4d4626d64b9807c37dabb11208">isDrained</a> ()</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><a class="el" href="classCheck.html">Check</a> if a system is in a drained state.  <a href="#adc7c6a4d4626d64b9807c37dabb11208"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classTimingSimpleCPU.html#a2b78d6fc545f3f3e41afa9be309b8116">tryCompleteDrain</a> ()</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Try to complete a drain request.  <a href="#a2b78d6fc545f3f3e41afa9be309b8116"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="pri-attribs"></a>
Private Attributes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classTimingSimpleCPU_1_1FetchTranslation.html">FetchTranslation</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classTimingSimpleCPU.html#a2472d0c98117c69616ba521f740f290f">fetchTranslation</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classTimingSimpleCPU_1_1IcachePort.html">IcachePort</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classTimingSimpleCPU.html#a4e18f57223e34a721dad2b97800a0e49">icachePort</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classTimingSimpleCPU_1_1DcachePort.html">DcachePort</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classTimingSimpleCPU.html#a8e22819aa45c61303d094767a383f707">dcachePort</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classPacket.html">PacketPtr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classTimingSimpleCPU.html#a301edc44d56de82b7746cdd5078dd235">ifetch_pkt</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classPacket.html">PacketPtr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classTimingSimpleCPU.html#a775efb801b6c0fd06f6baa885775a5af">dcache_pkt</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classTimingSimpleCPU.html#a97c4b39333e0c67aa773a40a2d621f9c">previousCycle</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classEventWrapper.html">FetchEvent</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classTimingSimpleCPU.html#a580a32b3d421d9439bf69c5126beb376">fetchEvent</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classDrainManager.html">DrainManager</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classTimingSimpleCPU.html#a4cf4b4cb4ea95e698e5efd3bf190202f">drainManager</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Drain manager to use when signaling drain completion.  <a href="#a4cf4b4cb4ea95e698e5efd3bf190202f"></a><br/></td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>

<p>Definition at line <a class="el" href="timing_8hh_source.html#l00050">50</a> of file <a class="el" href="timing_8hh_source.html">timing.hh</a>.</p>
<hr/><h2>Member Typedef Documentation</h2>
<a class="anchor" id="a2f94d18b4c97de705a5ac5ec54e84b47"></a><!-- doxytag: member="TimingSimpleCPU::FetchEvent" ref="a2f94d18b4c97de705a5ac5ec54e84b47" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="classEventWrapper.html">EventWrapper</a>&lt;<a class="el" href="classTimingSimpleCPU.html">TimingSimpleCPU</a>, &amp;TimingSimpleCPU::fetch&gt; <a class="el" href="classEventWrapper.html">TimingSimpleCPU::FetchEvent</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="timing_8hh_source.html#l00302">302</a> of file <a class="el" href="timing_8hh_source.html">timing.hh</a>.</p>

</div>
</div>
<hr/><h2>Constructor &amp; Destructor Documentation</h2>
<a class="anchor" id="a10f37352b797b67ef9e51644a8ba76bb"></a><!-- doxytag: member="TimingSimpleCPU::TimingSimpleCPU" ref="a10f37352b797b67ef9e51644a8ba76bb" args="(TimingSimpleCPUParams *params)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TimingSimpleCPU::TimingSimpleCPU </td>
          <td>(</td>
          <td class="paramtype">TimingSimpleCPUParams *&nbsp;</td>
          <td class="paramname"> <em>params</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="timing_8cc_source.html#l00088">88</a> of file <a class="el" href="timing_8cc_source.html">timing.cc</a>.</p>

<p>References <a class="el" href="cpu_2simple_2base_8hh_source.html#l00142">BaseSimpleCPU::_status</a>, <a class="el" href="cpu_2base_8hh_source.html#l00375">BaseCPU::system</a>, and <a class="el" href="sim_2system_8hh_source.html#l00433">System::totalNumInsts</a>.</p>

</div>
</div>
<a class="anchor" id="ad2c2c9b106f775adcf5c603676403083"></a><!-- doxytag: member="TimingSimpleCPU::~TimingSimpleCPU" ref="ad2c2c9b106f775adcf5c603676403083" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TimingSimpleCPU::~TimingSimpleCPU </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="timing_8cc_source.html#l00099">99</a> of file <a class="el" href="timing_8cc_source.html">timing.cc</a>.</p>

</div>
</div>
<hr/><h2>Member Function Documentation</h2>
<a class="anchor" id="a7c22af68f484e9ff0d0ba621510a4f15"></a><!-- doxytag: member="TimingSimpleCPU::activateContext" ref="a7c22af68f484e9ff0d0ba621510a4f15" args="(ThreadID thread_num, Cycles delay)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TimingSimpleCPU::activateContext </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td>
          <td class="paramname"> <em>thread_num</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classCycles.html">Cycles</a>&nbsp;</td>
          <td class="paramname"> <em>delay</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Notify the CPU that the indicated context is now active. </p>
<p>The delay parameter indicates the number of ticks to wait before executing (typically 0 or 1). </p>

<p>Reimplemented from <a class="el" href="classBaseCPU.html#afc0aad61b9120072183ca6fffb7a02a4">BaseCPU</a>.</p>

<p>Definition at line <a class="el" href="timing_8cc_source.html#l00201">201</a> of file <a class="el" href="timing_8cc_source.html">timing.cc</a>.</p>

<p>References <a class="el" href="cpu_2simple_2base_8hh_source.html#l00142">BaseSimpleCPU::_status</a>, <a class="el" href="clocked__object_8hh_source.html#l00151">ClockedObject::clockEdge()</a>, <a class="el" href="trace_8hh_source.html#l00129">DPRINTF</a>, <a class="el" href="timing_8hh_source.html#l00303">fetchEvent</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00129">BaseSimpleCPU::Idle</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00250">BaseSimpleCPU::notIdleFraction</a>, <a class="el" href="eventq_8hh_source.html#l00442">EventManager::schedule()</a>, and <a class="el" href="cpu_2simple_2base_8hh_source.html#l00117">BaseSimpleCPU::thread</a>.</p>

</div>
</div>
<a class="anchor" id="aff7d24a4e90a5c6f3e9b07b8aef138b8"></a><!-- doxytag: member="TimingSimpleCPU::advanceInst" ref="aff7d24a4e90a5c6f3e9b07b8aef138b8" args="(Fault fault)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TimingSimpleCPU::advanceInst </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRefCountingPtr.html">Fault</a>&nbsp;</td>
          <td class="paramname"> <em>fault</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="timing_8cc_source.html#l00611">611</a> of file <a class="el" href="timing_8cc_source.html">timing.cc</a>.</p>

<p>References <a class="el" href="cpu_2simple_2base_8hh_source.html#l00142">BaseSimpleCPU::_status</a>, <a class="el" href="cpu_2simple_2base_8cc_source.html#l00499">BaseSimpleCPU::advancePC()</a>, <a class="el" href="trace_8hh_source.html#l00129">DPRINTF</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00131">BaseSimpleCPU::Faulting</a>, <a class="el" href="timing_8cc_source.html#l00544">fetch()</a>, <a class="el" href="timing_8hh_source.html#l00303">fetchEvent</a>, <a class="el" href="clocked__object_8hh_source.html#l00180">ClockedObject::nextCycle()</a>, <a class="el" href="fault__fwd_8hh_source.html#l00038">NoFault</a>, <a class="el" href="eventq_8hh_source.html#l00454">EventManager::reschedule()</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00130">BaseSimpleCPU::Running</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00160">BaseSimpleCPU::stayAtPC</a>, and <a class="el" href="timing_8cc_source.html#l00153">tryCompleteDrain()</a>.</p>

<p>Referenced by <a class="el" href="timing_8cc_source.html#l00743">completeDataAccess()</a>, <a class="el" href="timing_8cc_source.html#l00641">completeIfetch()</a>, <a class="el" href="timing_8cc_source.html#l00579">sendFetch()</a>, and <a class="el" href="timing_8cc_source.html#l00329">translationFault()</a>.</p>

</div>
</div>
<a class="anchor" id="a521c8248f38a052991a67d4eebc722c7"></a><!-- doxytag: member="TimingSimpleCPU::buildPacket" ref="a521c8248f38a052991a67d4eebc722c7" args="(PacketPtr &amp;pkt, RequestPtr req, bool read)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TimingSimpleCPU::buildPacket </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classPacket.html">PacketPtr</a> &amp;&nbsp;</td>
          <td class="paramname"> <em>pkt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classRequest.html">RequestPtr</a>&nbsp;</td>
          <td class="paramname"> <em>req</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>read</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="timing_8cc_source.html#l00348">348</a> of file <a class="el" href="timing_8cc_source.html">timing.cc</a>.</p>

<p>References <a class="el" href="request_8hh_source.html#l00523">Request::isLLSC()</a>, <a class="el" href="request_8hh_source.html#l00525">Request::isSwap()</a>, and <a class="el" href="packet_8hh_source.html#l00111">MemCmd::LoadLockedReq</a>.</p>

<p>Referenced by <a class="el" href="timing_8cc_source.html#l00367">buildSplitPacket()</a>, and <a class="el" href="timing_8cc_source.html#l00259">sendData()</a>.</p>

</div>
</div>
<a class="anchor" id="a5e1fd237c7463f971b4c2e211d1a1aac"></a><!-- doxytag: member="TimingSimpleCPU::buildSplitPacket" ref="a5e1fd237c7463f971b4c2e211d1a1aac" args="(PacketPtr &amp;pkt1, PacketPtr &amp;pkt2, RequestPtr req1, RequestPtr req2, RequestPtr req, uint8_t *data, bool read)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TimingSimpleCPU::buildSplitPacket </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classPacket.html">PacketPtr</a> &amp;&nbsp;</td>
          <td class="paramname"> <em>pkt1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classPacket.html">PacketPtr</a> &amp;&nbsp;</td>
          <td class="paramname"> <em>pkt2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classRequest.html">RequestPtr</a>&nbsp;</td>
          <td class="paramname"> <em>req1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classRequest.html">RequestPtr</a>&nbsp;</td>
          <td class="paramname"> <em>req2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classRequest.html">RequestPtr</a>&nbsp;</td>
          <td class="paramname"> <em>req</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t *&nbsp;</td>
          <td class="paramname"> <em>data</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>read</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="timing_8cc_source.html#l00367">367</a> of file <a class="el" href="timing_8cc_source.html">timing.cc</a>.</p>

<p>References <a class="el" href="timing_8cc_source.html#l00348">buildPacket()</a>, <a class="el" href="packet_8hh_source.html#l00270">Packet::cmd</a>, <a class="el" href="packet_8hh_source.html#l00771">Packet::dataDynamicArray()</a>, <a class="el" href="cpu_2base_8hh_source.html#l00174">BaseCPU::dataMasterId()</a>, <a class="el" href="packet_8hh_source.html#l00758">Packet::dataStatic()</a>, <a class="el" href="request_8hh_source.html#l00404">Request::getFlags()</a>, <a class="el" href="request_8hh_source.html#l00365">Request::getPaddr()</a>, <a class="el" href="request_8hh_source.html#l00381">Request::getSize()</a>, <a class="el" href="request_8hh_source.html#l00527">Request::isMmappedIpr()</a>, <a class="el" href="flags_8hh_source.html#l00062">Flags&lt; T &gt;::isSet()</a>, <a class="el" href="request_8hh_source.html#l00109">Request::NO_ACCESS</a>, <a class="el" href="packet_8hh_source.html#l00204">MemCmd::responseCommand()</a>, <a class="el" href="packet_8hh_source.html#l00445">Packet::senderState</a>, and <a class="el" href="request_8hh_source.html#l00283">Request::setPhys()</a>.</p>

<p>Referenced by <a class="el" href="timing_8cc_source.html#l00292">sendSplitData()</a>.</p>

</div>
</div>
<a class="anchor" id="ad55d3cb57daeae4db0558d85e6b91a17"></a><!-- doxytag: member="TimingSimpleCPU::completeDataAccess" ref="ad55d3cb57daeae4db0558d85e6b91a17" args="(PacketPtr pkt)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TimingSimpleCPU::completeDataAccess </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classPacket.html">PacketPtr</a>&nbsp;</td>
          <td class="paramname"> <em>pkt</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="timing_8cc_source.html#l00743">743</a> of file <a class="el" href="timing_8cc_source.html">timing.cc</a>.</p>

<p>References <a class="el" href="cpu_2simple_2base_8hh_source.html#l00142">BaseSimpleCPU::_status</a>, <a class="el" href="timing_8cc_source.html#l00611">advanceInst()</a>, <a class="el" href="timing_8hh_source.html#l00096">TimingSimpleCPU::SplitFragmentSenderState::bigPkt</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00185">BaseSimpleCPU::countInst()</a>, <a class="el" href="clocked__object_8hh_source.html#l00166">ClockedObject::curCycle()</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00153">BaseSimpleCPU::curStaticInst</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00138">BaseSimpleCPU::DcacheWaitResponse</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00136">BaseSimpleCPU::DTBWaitResponse</a>, <a class="el" href="request_8hh_source.html#l00404">Request::getFlags()</a>, <a class="el" href="alpha_2locked__mem_8hh_source.html#l00090">AlphaISA::handleLockedRead()</a>, <a class="el" href="packet_8hh_source.html#l00504">Packet::isError()</a>, <a class="el" href="request_8hh_source.html#l00523">Request::isLLSC()</a>, <a class="el" href="packet_8hh_source.html#l00493">Packet::isRead()</a>, <a class="el" href="flags_8hh_source.html#l00062">Flags&lt; T &gt;::isSet()</a>, <a class="el" href="request_8hh_source.html#l00109">Request::NO_ACCESS</a>, <a class="el" href="fault__fwd_8hh_source.html#l00038">NoFault</a>, <a class="el" href="cpu_2base_8hh_source.html#l00475">BaseCPU::numCycles</a>, <a class="el" href="timing_8hh_source.html#l00074">TimingSimpleCPU::SplitMainSenderState::outstanding</a>, <a class="el" href="cpu_2simple_2base_8cc_source.html#l00427">BaseSimpleCPU::postExecute()</a>, <a class="el" href="timing_8hh_source.html#l00246">previousCycle</a>, <a class="el" href="packet_8hh_source.html#l00273">Packet::req</a>, <a class="el" href="packet_8hh_source.html#l00445">Packet::senderState</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00117">BaseSimpleCPU::thread</a>, and <a class="el" href="cpu_2simple_2base_8hh_source.html#l00089">BaseSimpleCPU::traceData</a>.</p>

<p>Referenced by <a class="el" href="timing_8cc_source.html#l00888">TimingSimpleCPU::IprEvent::process()</a>, <a class="el" href="timing_8cc_source.html#l00831">TimingSimpleCPU::DcachePort::DTickEvent::process()</a>, <a class="el" href="timing_8cc_source.html#l00807">TimingSimpleCPU::DcachePort::recvTimingResp()</a>, <a class="el" href="timing_8cc_source.html#l00259">sendData()</a>, and <a class="el" href="timing_8cc_source.html#l00292">sendSplitData()</a>.</p>

</div>
</div>
<a class="anchor" id="a0c129ac0ae530cfd2fe59b57b2b54e6e"></a><!-- doxytag: member="TimingSimpleCPU::completeIfetch" ref="a0c129ac0ae530cfd2fe59b57b2b54e6e" args="(PacketPtr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TimingSimpleCPU::completeIfetch </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classPacket.html">PacketPtr</a>&nbsp;</td>
          <td class="paramname"> <em>pkt</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="timing_8cc_source.html#l00641">641</a> of file <a class="el" href="timing_8cc_source.html">timing.cc</a>.</p>

<p>References <a class="el" href="cpu_2simple_2base_8hh_source.html#l00142">BaseSimpleCPU::_status</a>, <a class="el" href="timing_8cc_source.html#l00611">advanceInst()</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00185">BaseSimpleCPU::countInst()</a>, <a class="el" href="clocked__object_8hh_source.html#l00166">ClockedObject::curCycle()</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00153">BaseSimpleCPU::curStaticInst</a>, <a class="el" href="trace_8hh_source.html#l00129">DPRINTF</a>, <a class="el" href="trace_8hh_source.html#l00127">DTRACE</a>, <a class="el" href="packet_8hh_source.html#l00552">Packet::getAddr()</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00134">BaseSimpleCPU::IcacheWaitResponse</a>, <a class="el" href="cpu_2base_8hh_source.html#l00093">BaseCPU::instCnt</a>, <a class="el" href="packet_8hh_source.html#l00504">Packet::isError()</a>, <a class="el" href="fault__fwd_8hh_source.html#l00038">NoFault</a>, <a class="el" href="cpu_2base_8hh_source.html#l00475">BaseCPU::numCycles</a>, <a class="el" href="cpu_2simple_2base_8cc_source.html#l00427">BaseSimpleCPU::postExecute()</a>, <a class="el" href="cpu_2simple_2base_8cc_source.html#l00355">BaseSimpleCPU::preExecute()</a>, <a class="el" href="timing_8hh_source.html#l00246">previousCycle</a>, <a class="el" href="packet_8hh_source.html#l00273">Packet::req</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00130">BaseSimpleCPU::Running</a>, and <a class="el" href="cpu_2simple_2base_8hh_source.html#l00089">BaseSimpleCPU::traceData</a>.</p>

<p>Referenced by <a class="el" href="timing_8cc_source.html#l00544">fetch()</a>, <a class="el" href="timing_8cc_source.html#l00708">TimingSimpleCPU::IcachePort::ITickEvent::process()</a>, and <a class="el" href="timing_8cc_source.html#l00714">TimingSimpleCPU::IcachePort::recvTimingResp()</a>.</p>

</div>
</div>
<a class="anchor" id="a4c5b05bad75ece755176aca16d7b34fd"></a><!-- doxytag: member="TimingSimpleCPU::drain" ref="a4c5b05bad75ece755176aca16d7b34fd" args="(DrainManager *drain_manager)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int TimingSimpleCPU::drain </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classDrainManager.html">DrainManager</a> *&nbsp;</td>
          <td class="paramname"> <em>drainManger</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Provide a default implementation of the drain interface that simply returns 0 (draining completed) and sets the drain state to Drained. </p>

<p>Reimplemented from <a class="el" href="classSimObject.html#a2f35c3af76edda938cf66ceda6e08047">SimObject</a>.</p>

<p>Definition at line <a class="el" href="timing_8cc_source.html#l00104">104</a> of file <a class="el" href="timing_8cc_source.html">timing.cc</a>.</p>

<p>References <a class="el" href="cpu_2simple_2base_8hh_source.html#l00142">BaseSimpleCPU::_status</a>, <a class="el" href="trace_8hh_source.html#l00129">DPRINTF</a>, <a class="el" href="timing_8hh_source.html#l00342">drainManager</a>, <a class="el" href="timing_8hh_source.html#l00303">fetchEvent</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00129">BaseSimpleCPU::Idle</a>, <a class="el" href="timing_8hh_source.html#l00325">isDrained()</a>, <a class="el" href="clocked__object_8hh_source.html#l00180">ClockedObject::nextCycle()</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00339">BaseSimpleCPU::pcState()</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00130">BaseSimpleCPU::Running</a>, <a class="el" href="eventq_8hh_source.html#l00442">EventManager::schedule()</a>, <a class="el" href="eventq_8hh_source.html#l00281">Event::scheduled()</a>, and <a class="el" href="cpu_2base_8hh_source.html#l00342">BaseCPU::switchedOut()</a>.</p>

</div>
</div>
<a class="anchor" id="ab7561f9e76c87ee6ff0861e0b54c5ab1"></a><!-- doxytag: member="TimingSimpleCPU::drainResume" ref="ab7561f9e76c87ee6ff0861e0b54c5ab1" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TimingSimpleCPU::drainResume </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Resume execution after a successful drain. </p>
<dl class="note"><dt><b>Note:</b></dt><dd>This method is normally only called from the simulation scripts. </dd></dl>

<p>Reimplemented from <a class="el" href="classDrainable.html#a795e610b1a9aeadc5b4e08b9f00f8ac6">Drainable</a>.</p>

<p>Definition at line <a class="el" href="timing_8cc_source.html#l00130">130</a> of file <a class="el" href="timing_8cc_source.html">timing.cc</a>.</p>

<p>References <a class="el" href="cpu_2simple_2base_8hh_source.html#l00142">BaseSimpleCPU::_status</a>, <a class="el" href="trace_8hh_source.html#l00129">DPRINTF</a>, <a class="el" href="timing_8hh_source.html#l00342">drainManager</a>, <a class="el" href="base_2misc_8hh_source.html#l00084">fatal</a>, <a class="el" href="timing_8hh_source.html#l00303">fetchEvent</a>, <a class="el" href="clocked__object_8hh_source.html#l00180">ClockedObject::nextCycle()</a>, <a class="el" href="eventq_8hh_source.html#l00442">EventManager::schedule()</a>, <a class="el" href="eventq_8hh_source.html#l00281">Event::scheduled()</a>, <a class="el" href="simple__thread_8hh_source.html#l00204">SimpleThread::status()</a>, <a class="el" href="cpu_2base_8hh_source.html#l00342">BaseCPU::switchedOut()</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00117">BaseSimpleCPU::thread</a>, <a class="el" href="cpu_2base_8hh_source.html#l00257">BaseCPU::threadContexts</a>, and <a class="el" href="timing_8cc_source.html#l00192">verifyMemoryMode()</a>.</p>

</div>
</div>
<a class="anchor" id="a373a41ca6590e0d4b93b657b020f1248"></a><!-- doxytag: member="TimingSimpleCPU::fetch" ref="a373a41ca6590e0d4b93b657b020f1248" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TimingSimpleCPU::fetch </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="timing_8cc_source.html#l00544">544</a> of file <a class="el" href="timing_8cc_source.html">timing.cc</a>.</p>

<p>References <a class="el" href="cpu_2base_8hh_source.html#l00098">BaseCPU::_cpuId</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00142">BaseSimpleCPU::_status</a>, <a class="el" href="cpu_2simple_2base_8cc_source.html#l00325">BaseSimpleCPU::checkForInterrupts()</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00091">BaseSimpleCPU::checkPcEventQueue()</a>, <a class="el" href="timing_8cc_source.html#l00641">completeIfetch()</a>, <a class="el" href="clocked__object_8hh_source.html#l00166">ClockedObject::curCycle()</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00154">BaseSimpleCPU::curMacroStaticInst</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00153">BaseSimpleCPU::curStaticInst</a>, <a class="el" href="trace_8hh_source.html#l00129">DPRINTF</a>, <a class="el" href="sim_2tlb_8hh_source.html#l00062">BaseTLB::Execute</a>, <a class="el" href="timing_8hh_source.html#l00132">fetchTranslation</a>, <a class="el" href="request_8hh_source.html#l00423">Request::getVaddr()</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00129">BaseSimpleCPU::Idle</a>, <a class="el" href="base_2types_8hh_source.html#l00160">isRomMicroPC()</a>, <a class="el" href="simple__thread_8hh_source.html#l00128">SimpleThread::itb</a>, <a class="el" href="cpu_2base_8hh_source.html#l00475">BaseCPU::numCycles</a>, <a class="el" href="simple__thread_8hh_source.html#l00294">SimpleThread::pcState()</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00339">BaseSimpleCPU::pcState()</a>, <a class="el" href="timing_8hh_source.html#l00246">previousCycle</a>, <a class="el" href="request_8hh_source.html#l00271">Request::setThreadContext()</a>, <a class="el" href="cpu_2simple_2base_8cc_source.html#l00341">BaseSimpleCPU::setupFetchRequest()</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00122">BaseSimpleCPU::tc</a>, and <a class="el" href="cpu_2simple_2base_8hh_source.html#l00117">BaseSimpleCPU::thread</a>.</p>

<p>Referenced by <a class="el" href="timing_8cc_source.html#l00611">advanceInst()</a>.</p>

</div>
</div>
<a class="anchor" id="ae2a901d0780bc7c51aa44f45b6f91851"></a><!-- doxytag: member="TimingSimpleCPU::finishTranslation" ref="ae2a901d0780bc7c51aa44f45b6f91851" args="(WholeTranslationState *state)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TimingSimpleCPU::finishTranslation </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classWholeTranslationState.html">WholeTranslationState</a> *&nbsp;</td>
          <td class="paramname"> <em>state</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Finish a DTB translation. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>state</em>&nbsp;</td><td>The DTB translation state. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="timing_8cc_source.html#l00518">518</a> of file <a class="el" href="timing_8cc_source.html">timing.cc</a>.</p>

<p>References <a class="el" href="cpu_2simple_2base_8hh_source.html#l00142">BaseSimpleCPU::_status</a>, <a class="el" href="translation_8hh_source.html#l00073">WholeTranslationState::data</a>, <a class="el" href="translation_8hh_source.html#l00197">WholeTranslationState::deleteReqs()</a>, <a class="el" href="translation_8hh_source.html#l00136">WholeTranslationState::getFault()</a>, <a class="el" href="translation_8hh_source.html#l00172">WholeTranslationState::isPrefetch()</a>, <a class="el" href="translation_8hh_source.html#l00069">WholeTranslationState::isSplit</a>, <a class="el" href="translation_8hh_source.html#l00070">WholeTranslationState::mainReq</a>, <a class="el" href="translation_8hh_source.html#l00075">WholeTranslationState::mode</a>, <a class="el" href="fault__fwd_8hh_source.html#l00038">NoFault</a>, <a class="el" href="sim_2tlb_8hh_source.html#l00062">BaseTLB::Read</a>, <a class="el" href="translation_8hh_source.html#l00074">WholeTranslationState::res</a>, <a class="el" href="timing_8cc_source.html#l00259">sendData()</a>, <a class="el" href="timing_8cc_source.html#l00292">sendSplitData()</a>, <a class="el" href="translation_8hh_source.html#l00150">WholeTranslationState::setNoFault()</a>, <a class="el" href="translation_8hh_source.html#l00072">WholeTranslationState::sreqHigh</a>, <a class="el" href="translation_8hh_source.html#l00071">WholeTranslationState::sreqLow</a>, and <a class="el" href="timing_8cc_source.html#l00329">translationFault()</a>.</p>

</div>
</div>
<a class="anchor" id="a1802152a32d33615b7f72b654b2bb823"></a><!-- doxytag: member="TimingSimpleCPU::getDataPort" ref="a1802152a32d33615b7f72b654b2bb823" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classBaseCPU_1_1CpuPort.html">CpuPort</a>&amp; TimingSimpleCPU::getDataPort </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, protected, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return a reference to the data port. </p>

<p>Implements <a class="el" href="classBaseCPU.html#a29472a3b6c9860fbf39d68a2f88c8a68">BaseCPU</a>.</p>

<p>Definition at line <a class="el" href="timing_8hh_source.html#l00251">251</a> of file <a class="el" href="timing_8hh_source.html">timing.hh</a>.</p>

<p>References <a class="el" href="timing_8hh_source.html#l00241">dcachePort</a>.</p>

</div>
</div>
<a class="anchor" id="a23097f68145e28a6fc72eaf9403f5fce"></a><!-- doxytag: member="TimingSimpleCPU::getInstPort" ref="a23097f68145e28a6fc72eaf9403f5fce" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classBaseCPU_1_1CpuPort.html">CpuPort</a>&amp; TimingSimpleCPU::getInstPort </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, protected, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return a reference to the instruction port. </p>

<p>Implements <a class="el" href="classBaseCPU.html#a63b0e8619b9cf0060404b62a41c75a51">BaseCPU</a>.</p>

<p>Definition at line <a class="el" href="timing_8hh_source.html#l00254">254</a> of file <a class="el" href="timing_8hh_source.html">timing.hh</a>.</p>

<p>References <a class="el" href="timing_8hh_source.html#l00240">icachePort</a>.</p>

</div>
</div>
<a class="anchor" id="a316de89be7b821f4f35de1008e828aad"></a><!-- doxytag: member="TimingSimpleCPU::handleReadPacket" ref="a316de89be7b821f4f35de1008e828aad" args="(PacketPtr pkt)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool TimingSimpleCPU::handleReadPacket </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classPacket.html">PacketPtr</a>&nbsp;</td>
          <td class="paramname"> <em>pkt</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="timing_8cc_source.html#l00239">239</a> of file <a class="el" href="timing_8cc_source.html">timing.cc</a>.</p>

<p>References <a class="el" href="cpu_2simple_2base_8hh_source.html#l00142">BaseSimpleCPU::_status</a>, <a class="el" href="clocked__object_8hh_source.html#l00151">ClockedObject::clockEdge()</a>, <a class="el" href="timing_8hh_source.html#l00244">dcache_pkt</a>, <a class="el" href="timing_8hh_source.html#l00241">dcachePort</a>, <a class="el" href="simple__thread_8hh_source.html#l00164">SimpleThread::getTC()</a>, <a class="el" href="alpha_2mmapped__ipr_8hh_source.html#l00048">AlphaISA::handleIprRead()</a>, <a class="el" href="request_8hh_source.html#l00527">Request::isMmappedIpr()</a>, <a class="el" href="packet_8hh_source.html#l00273">Packet::req</a>, <a class="el" href="port_8cc_source.html#l00185">MasterPort::sendTimingReq()</a>, and <a class="el" href="cpu_2simple_2base_8hh_source.html#l00117">BaseSimpleCPU::thread</a>.</p>

<p>Referenced by <a class="el" href="timing_8cc_source.html#l00837">TimingSimpleCPU::DcachePort::recvRetry()</a>, <a class="el" href="timing_8cc_source.html#l00259">sendData()</a>, and <a class="el" href="timing_8cc_source.html#l00292">sendSplitData()</a>.</p>

</div>
</div>
<a class="anchor" id="a4e358c97bb2fe8f83e81200050846250"></a><!-- doxytag: member="TimingSimpleCPU::handleWritePacket" ref="a4e358c97bb2fe8f83e81200050846250" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool TimingSimpleCPU::handleWritePacket </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="timing_8cc_source.html#l00448">448</a> of file <a class="el" href="timing_8cc_source.html">timing.cc</a>.</p>

<p>References <a class="el" href="cpu_2simple_2base_8hh_source.html#l00142">BaseSimpleCPU::_status</a>, <a class="el" href="clocked__object_8hh_source.html#l00151">ClockedObject::clockEdge()</a>, <a class="el" href="timing_8hh_source.html#l00244">dcache_pkt</a>, <a class="el" href="timing_8hh_source.html#l00241">dcachePort</a>, <a class="el" href="simple__thread_8hh_source.html#l00164">SimpleThread::getTC()</a>, <a class="el" href="alpha_2mmapped__ipr_8hh_source.html#l00055">AlphaISA::handleIprWrite()</a>, <a class="el" href="request_8hh_source.html#l00527">Request::isMmappedIpr()</a>, <a class="el" href="packet_8hh_source.html#l00273">Packet::req</a>, <a class="el" href="port_8cc_source.html#l00185">MasterPort::sendTimingReq()</a>, and <a class="el" href="cpu_2simple_2base_8hh_source.html#l00117">BaseSimpleCPU::thread</a>.</p>

<p>Referenced by <a class="el" href="timing_8cc_source.html#l00837">TimingSimpleCPU::DcachePort::recvRetry()</a>, <a class="el" href="timing_8cc_source.html#l00259">sendData()</a>, and <a class="el" href="timing_8cc_source.html#l00292">sendSplitData()</a>.</p>

</div>
</div>
<a class="anchor" id="a9525dc3761312a850209dac41bb79eb9"></a><!-- doxytag: member="TimingSimpleCPU::init" ref="a9525dc3761312a850209dac41bb79eb9" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TimingSimpleCPU::init </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classTimingSimpleCPU.html#a9525dc3761312a850209dac41bb79eb9" title="init() is called after all C++ SimObjects have been created and all ports are connected.">init()</a> is called after all C++ SimObjects have been created and all ports are connected. </p>
<p>Initializations that are independent of unserialization but rely on a fully instantiated and connected <a class="el" href="classSimObject.html" title="Abstract superclass for simulation objects.">SimObject</a> graph should be done here. </p>

<p>Reimplemented from <a class="el" href="classBaseCPU.html#a1c85070659882e519fd1bd5d05e1605d">BaseCPU</a>.</p>

<p>Definition at line <a class="el" href="timing_8cc_source.html#l00065">65</a> of file <a class="el" href="timing_8cc_source.html">timing.cc</a>.</p>

<p>References <a class="el" href="cpu_2base_8hh_source.html#l00098">BaseCPU::_cpuId</a>, <a class="el" href="root_8cc_source.html#l00165">FullSystem</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00342">ArmISA::i</a>, <a class="el" href="namespaceAlphaISA.html#a06411429ba06d7939a3aedc9099788eb">AlphaISA::initCPU()</a>, <a class="el" href="classThreadContext.html#a844977d4855f84e45560b8873247783a">ThreadContext::initMemProxies()</a>, <a class="el" href="cpu_2base_8hh_source.html#l00291">BaseCPU::params()</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00122">BaseSimpleCPU::tc</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00428">BaseSimpleCPU::tcBase()</a>, and <a class="el" href="cpu_2base_8hh_source.html#l00257">BaseCPU::threadContexts</a>.</p>

</div>
</div>
<a class="anchor" id="adc7c6a4d4626d64b9807c37dabb11208"></a><!-- doxytag: member="TimingSimpleCPU::isDrained" ref="adc7c6a4d4626d64b9807c37dabb11208" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool TimingSimpleCPU::isDrained </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classCheck.html">Check</a> if a system is in a drained state. </p>
<p>We need to drain if: </p>
<ul>
<li>
<p class="startli">We are in the middle of a microcode sequence as some CPUs (e.g., HW accelerated CPUs) can't be started in the middle of a gem5 microcode sequence.</p>
<p class="endli"></p>
</li>
<li>
Stay at PC is true. </li>
</ul>

<p>Definition at line <a class="el" href="timing_8hh_source.html#l00325">325</a> of file <a class="el" href="timing_8hh_source.html">timing.hh</a>.</p>

<p>References <a class="el" href="cpu_2simple_2base_8hh_source.html#l00343">BaseSimpleCPU::microPC()</a>, and <a class="el" href="cpu_2simple_2base_8hh_source.html#l00160">BaseSimpleCPU::stayAtPC</a>.</p>

<p>Referenced by <a class="el" href="timing_8cc_source.html#l00104">drain()</a>, and <a class="el" href="timing_8cc_source.html#l00153">tryCompleteDrain()</a>.</p>

</div>
</div>
<a class="anchor" id="a01161d126e821b3817ca362788aef38a"></a><!-- doxytag: member="TimingSimpleCPU::isSquashed" ref="a01161d126e821b3817ca362788aef38a" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool TimingSimpleCPU::isSquashed </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>This function is used by the page table walker to determine if it could translate the a pending request or if the underlying request has been squashed. </p>
<p>This always returns false for the simple timing CPU as it never executes any instructions speculatively. @ return Is the current instruction squashed? </p>

<p>Definition at line <a class="el" href="timing_8hh_source.html#l00286">286</a> of file <a class="el" href="timing_8hh_source.html">timing.hh</a>.</p>

</div>
</div>
<a class="anchor" id="ac1e06da081441716c9d04328ad4a26cd"></a><!-- doxytag: member="TimingSimpleCPU::printAddr" ref="ac1e06da081441716c9d04328ad4a26cd" args="(Addr a)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TimingSimpleCPU::printAddr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>a</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Print state of address in memory system via PrintReq (for debugging). </p>

<p>Definition at line <a class="el" href="timing_8cc_source.html#l00901">901</a> of file <a class="el" href="timing_8cc_source.html">timing.cc</a>.</p>

<p>References <a class="el" href="timing_8hh_source.html#l00241">dcachePort</a>, and <a class="el" href="port_8cc_source.html#l00205">MasterPort::printAddr()</a>.</p>

</div>
</div>
<a class="anchor" id="a6e1eb6efd63e6b3cd5df5cb262225e5e"></a><!-- doxytag: member="TimingSimpleCPU::readMem" ref="a6e1eb6efd63e6b3cd5df5cb262225e5e" args="(Addr addr, uint8_t *data, unsigned size, unsigned flags)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRefCountingPtr.html">Fault</a> TimingSimpleCPU::readMem </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t *&nbsp;</td>
          <td class="paramname"> <em>data</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&nbsp;</td>
          <td class="paramname"> <em>size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&nbsp;</td>
          <td class="paramname"> <em>flags</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="timing_8cc_source.html#l00400">400</a> of file <a class="el" href="timing_8cc_source.html">timing.cc</a>.</p>

<p>References <a class="el" href="cpu_2base_8hh_source.html#l00098">BaseCPU::_cpuId</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00142">BaseSimpleCPU::_status</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00514">ArmISA::asid</a>, <a class="el" href="cpu_2base_8hh_source.html#l00174">BaseCPU::dataMasterId()</a>, <a class="el" href="timing_8hh_source.html#l00241">dcachePort</a>, <a class="el" href="simple__thread_8hh_source.html#l00129">SimpleThread::dtb</a>, <a class="el" href="simple__thread_8hh_source.html#l00312">SimpleThread::instAddr()</a>, <a class="el" href="request_8hh_source.html#l00523">Request::isLLSC()</a>, <a class="el" href="request_8hh_source.html#l00525">Request::isSwap()</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00345">ArmISA::mode</a>, <a class="el" href="fault__fwd_8hh_source.html#l00038">NoFault</a>, <a class="el" href="pra__constants_8hh_source.html#l00242">MipsISA::pc</a>, <a class="el" href="port_8cc_source.html#l00159">MasterPort::peerBlockSize()</a>, <a class="el" href="intmath_8hh_source.html#l00213">roundDown()</a>, <a class="el" href="insttracer_8hh_source.html#l00108">Trace::InstRecord::setAddr()</a>, <a class="el" href="request_8hh_source.html#l00341">Request::splitOnVaddr()</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00122">BaseSimpleCPU::tc</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00117">BaseSimpleCPU::thread</a>, and <a class="el" href="cpu_2simple_2base_8hh_source.html#l00089">BaseSimpleCPU::traceData</a>.</p>

</div>
</div>
<a class="anchor" id="ac0ebfb7ab5635c866d0541d700207f03"></a><!-- doxytag: member="TimingSimpleCPU::sendData" ref="ac0ebfb7ab5635c866d0541d700207f03" args="(RequestPtr req, uint8_t *data, uint64_t *res, bool read)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TimingSimpleCPU::sendData </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRequest.html">RequestPtr</a>&nbsp;</td>
          <td class="paramname"> <em>req</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t *&nbsp;</td>
          <td class="paramname"> <em>data</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t *&nbsp;</td>
          <td class="paramname"> <em>res</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>read</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="timing_8cc_source.html#l00259">259</a> of file <a class="el" href="timing_8cc_source.html">timing.cc</a>.</p>

<p>References <a class="el" href="cpu_2simple_2base_8hh_source.html#l00142">BaseSimpleCPU::_status</a>, <a class="el" href="timing_8cc_source.html#l00348">buildPacket()</a>, <a class="el" href="timing_8cc_source.html#l00743">completeDataAccess()</a>, <a class="el" href="packet_8hh_source.html#l00771">Packet::dataDynamicArray()</a>, <a class="el" href="timing_8hh_source.html#l00244">dcache_pkt</a>, <a class="el" href="request_8hh_source.html#l00404">Request::getFlags()</a>, <a class="el" href="alpha_2locked__mem_8hh_source.html#l00099">AlphaISA::handleLockedWrite()</a>, <a class="el" href="timing_8cc_source.html#l00239">handleReadPacket()</a>, <a class="el" href="timing_8cc_source.html#l00448">handleWritePacket()</a>, <a class="el" href="request_8hh_source.html#l00526">Request::isCondSwap()</a>, <a class="el" href="request_8hh_source.html#l00523">Request::isLLSC()</a>, <a class="el" href="flags_8hh_source.html#l00062">Flags&lt; T &gt;::isSet()</a>, <a class="el" href="packet_8hh_source.html#l00703">Packet::makeResponse()</a>, <a class="el" href="request_8hh_source.html#l00109">Request::NO_ACCESS</a>, <a class="el" href="request_8hh_source.html#l00476">Request::setExtraData()</a>, and <a class="el" href="cpu_2simple_2base_8hh_source.html#l00117">BaseSimpleCPU::thread</a>.</p>

<p>Referenced by <a class="el" href="timing_8cc_source.html#l00518">finishTranslation()</a>.</p>

</div>
</div>
<a class="anchor" id="a766cf9d77b23ef11505ea9efb2ee695b"></a><!-- doxytag: member="TimingSimpleCPU::sendFetch" ref="a766cf9d77b23ef11505ea9efb2ee695b" args="(Fault fault, RequestPtr req, ThreadContext *tc)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TimingSimpleCPU::sendFetch </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRefCountingPtr.html">Fault</a>&nbsp;</td>
          <td class="paramname"> <em>fault</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classRequest.html">RequestPtr</a>&nbsp;</td>
          <td class="paramname"> <em>req</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="timing_8cc_source.html#l00579">579</a> of file <a class="el" href="timing_8cc_source.html">timing.cc</a>.</p>

<p>References <a class="el" href="cpu_2simple_2base_8hh_source.html#l00142">BaseSimpleCPU::_status</a>, <a class="el" href="timing_8cc_source.html#l00611">advanceInst()</a>, <a class="el" href="clocked__object_8hh_source.html#l00166">ClockedObject::curCycle()</a>, <a class="el" href="trace_8hh_source.html#l00129">DPRINTF</a>, <a class="el" href="request_8hh_source.html#l00365">Request::getPaddr()</a>, <a class="el" href="request_8hh_source.html#l00423">Request::getVaddr()</a>, <a class="el" href="timing_8hh_source.html#l00240">icachePort</a>, <a class="el" href="timing_8hh_source.html#l00243">ifetch_pkt</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00151">BaseSimpleCPU::inst</a>, <a class="el" href="fault__fwd_8hh_source.html#l00038">NoFault</a>, <a class="el" href="cpu_2base_8hh_source.html#l00475">BaseCPU::numCycles</a>, <a class="el" href="timing_8hh_source.html#l00246">previousCycle</a>, <a class="el" href="packet_8hh_source.html#l00084">MemCmd::ReadReq</a>, and <a class="el" href="port_8cc_source.html#l00185">MasterPort::sendTimingReq()</a>.</p>

<p>Referenced by <a class="el" href="timing_8hh_source.html#l00126">TimingSimpleCPU::FetchTranslation::finish()</a>.</p>

</div>
</div>
<a class="anchor" id="ad577b57d4ea2dc46993948e740b6c1bc"></a><!-- doxytag: member="TimingSimpleCPU::sendSplitData" ref="ad577b57d4ea2dc46993948e740b6c1bc" args="(RequestPtr req1, RequestPtr req2, RequestPtr req, uint8_t *data, bool read)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TimingSimpleCPU::sendSplitData </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRequest.html">RequestPtr</a>&nbsp;</td>
          <td class="paramname"> <em>req1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classRequest.html">RequestPtr</a>&nbsp;</td>
          <td class="paramname"> <em>req2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classRequest.html">RequestPtr</a>&nbsp;</td>
          <td class="paramname"> <em>req</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t *&nbsp;</td>
          <td class="paramname"> <em>data</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>read</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="timing_8cc_source.html#l00292">292</a> of file <a class="el" href="timing_8cc_source.html">timing.cc</a>.</p>

<p>References <a class="el" href="timing_8cc_source.html#l00367">buildSplitPacket()</a>, <a class="el" href="timing_8hh_source.html#l00100">TimingSimpleCPU::SplitFragmentSenderState::clearFromParent()</a>, <a class="el" href="timing_8cc_source.html#l00743">completeDataAccess()</a>, <a class="el" href="timing_8hh_source.html#l00244">dcache_pkt</a>, <a class="el" href="request_8hh_source.html#l00404">Request::getFlags()</a>, <a class="el" href="timing_8cc_source.html#l00239">handleReadPacket()</a>, <a class="el" href="timing_8cc_source.html#l00448">handleWritePacket()</a>, <a class="el" href="flags_8hh_source.html#l00062">Flags&lt; T &gt;::isSet()</a>, <a class="el" href="packet_8hh_source.html#l00703">Packet::makeResponse()</a>, <a class="el" href="request_8hh_source.html#l00109">Request::NO_ACCESS</a>, and <a class="el" href="packet_8hh_source.html#l00445">Packet::senderState</a>.</p>

<p>Referenced by <a class="el" href="timing_8cc_source.html#l00518">finishTranslation()</a>.</p>

</div>
</div>
<a class="anchor" id="a7a39c604bc3176e4b7faf3e289cbe8a1"></a><!-- doxytag: member="TimingSimpleCPU::suspendContext" ref="a7a39c604bc3176e4b7faf3e289cbe8a1" args="(ThreadID thread_num)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TimingSimpleCPU::suspendContext </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td>
          <td class="paramname"> <em>thread_num</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Notify the CPU that the indicated context is now suspended. </p>

<p>Reimplemented from <a class="el" href="classBaseCPU.html#a678754a60d9b88b90b0920f9c2b078e3">BaseCPU</a>.</p>

<p>Definition at line <a class="el" href="timing_8cc_source.html#l00219">219</a> of file <a class="el" href="timing_8cc_source.html">timing.cc</a>.</p>

<p>References <a class="el" href="cpu_2simple_2base_8hh_source.html#l00142">BaseSimpleCPU::_status</a>, <a class="el" href="trace_8hh_source.html#l00129">DPRINTF</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00129">BaseSimpleCPU::Idle</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00250">BaseSimpleCPU::notIdleFraction</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00130">BaseSimpleCPU::Running</a>, and <a class="el" href="cpu_2simple_2base_8hh_source.html#l00117">BaseSimpleCPU::thread</a>.</p>

</div>
</div>
<a class="anchor" id="ac65313e4314a71c742af52bddefa47f6"></a><!-- doxytag: member="TimingSimpleCPU::switchOut" ref="ac65313e4314a71c742af52bddefa47f6" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TimingSimpleCPU::switchOut </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Prepare for another CPU to take over execution. </p>
<p>When this method exits, all internal state should have been flushed. After the method returns, the simulator calls <a class="el" href="classTimingSimpleCPU.html#a2e0fcd6eb5894927614b5f0bf0aa2274" title="Load the state of a CPU from the previous CPU object, invoked on all new CPUs that are about to be sw...">takeOverFrom()</a> on the new CPU with this CPU as its parameter. </p>

<p>Reimplemented from <a class="el" href="classBaseCPU.html#a4ea565dccac89d58fe740332aa97b841">BaseCPU</a>.</p>

<p>Definition at line <a class="el" href="timing_8cc_source.html#l00170">170</a> of file <a class="el" href="timing_8cc_source.html">timing.cc</a>.</p>

<p>References <a class="el" href="cpu_2simple_2base_8hh_source.html#l00142">BaseSimpleCPU::_status</a>, <a class="el" href="clocked__object_8hh_source.html#l00166">ClockedObject::curCycle()</a>, <a class="el" href="timing_8hh_source.html#l00303">fetchEvent</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00129">BaseSimpleCPU::Idle</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00343">BaseSimpleCPU::microPC()</a>, <a class="el" href="cpu_2base_8hh_source.html#l00475">BaseCPU::numCycles</a>, <a class="el" href="timing_8hh_source.html#l00246">previousCycle</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00130">BaseSimpleCPU::Running</a>, <a class="el" href="eventq_8hh_source.html#l00281">Event::scheduled()</a>, and <a class="el" href="cpu_2simple_2base_8hh_source.html#l00160">BaseSimpleCPU::stayAtPC</a>.</p>

</div>
</div>
<a class="anchor" id="a2e0fcd6eb5894927614b5f0bf0aa2274"></a><!-- doxytag: member="TimingSimpleCPU::takeOverFrom" ref="a2e0fcd6eb5894927614b5f0bf0aa2274" args="(BaseCPU *oldCPU)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TimingSimpleCPU::takeOverFrom </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classBaseCPU.html">BaseCPU</a> *&nbsp;</td>
          <td class="paramname"> <em>cpu</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Load the state of a CPU from the previous CPU object, invoked on all new CPUs that are about to be switched in. </p>
<p>A CPU model implementing this method is expected to initialize its state from the old CPU and connect its memory (unless they are already connected) to the memories connected to the old CPU.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>cpu</em>&nbsp;</td><td>CPU to initialize read state from. </td></tr>
  </table>
  </dd>
</dl>

<p>Reimplemented from <a class="el" href="classBaseCPU.html#a0f32e9a69ec46520996a8cb33c2edec6">BaseCPU</a>.</p>

<p>Definition at line <a class="el" href="timing_8cc_source.html#l00184">184</a> of file <a class="el" href="timing_8cc_source.html">timing.cc</a>.</p>

<p>References <a class="el" href="clocked__object_8hh_source.html#l00166">ClockedObject::curCycle()</a>, and <a class="el" href="timing_8hh_source.html#l00246">previousCycle</a>.</p>

</div>
</div>
<a class="anchor" id="a33ac9594e34577776ac007056305fe81"></a><!-- doxytag: member="TimingSimpleCPU::translationFault" ref="a33ac9594e34577776ac007056305fe81" args="(Fault fault)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TimingSimpleCPU::translationFault </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRefCountingPtr.html">Fault</a>&nbsp;</td>
          <td class="paramname"> <em>fault</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="timing_8cc_source.html#l00329">329</a> of file <a class="el" href="timing_8cc_source.html">timing.cc</a>.</p>

<p>References <a class="el" href="timing_8cc_source.html#l00611">advanceInst()</a>, <a class="el" href="clocked__object_8hh_source.html#l00166">ClockedObject::curCycle()</a>, <a class="el" href="cpu_2base_8hh_source.html#l00475">BaseCPU::numCycles</a>, <a class="el" href="cpu_2simple_2base_8cc_source.html#l00427">BaseSimpleCPU::postExecute()</a>, <a class="el" href="timing_8hh_source.html#l00246">previousCycle</a>, and <a class="el" href="cpu_2simple_2base_8hh_source.html#l00089">BaseSimpleCPU::traceData</a>.</p>

<p>Referenced by <a class="el" href="timing_8cc_source.html#l00518">finishTranslation()</a>.</p>

</div>
</div>
<a class="anchor" id="a2b78d6fc545f3f3e41afa9be309b8116"></a><!-- doxytag: member="TimingSimpleCPU::tryCompleteDrain" ref="a2b78d6fc545f3f3e41afa9be309b8116" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool TimingSimpleCPU::tryCompleteDrain </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Try to complete a drain request. </p>
<dl class="return"><dt><b>Returns:</b></dt><dd>true if the CPU is drained, false otherwise. </dd></dl>

<p>Definition at line <a class="el" href="timing_8cc_source.html#l00153">153</a> of file <a class="el" href="timing_8cc_source.html">timing.cc</a>.</p>

<p>References <a class="el" href="trace_8hh_source.html#l00129">DPRINTF</a>, <a class="el" href="timing_8hh_source.html#l00342">drainManager</a>, <a class="el" href="timing_8hh_source.html#l00325">isDrained()</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00339">BaseSimpleCPU::pcState()</a>, and <a class="el" href="drain_8hh_source.html#l00086">DrainManager::signalDrainDone()</a>.</p>

<p>Referenced by <a class="el" href="timing_8cc_source.html#l00611">advanceInst()</a>.</p>

</div>
</div>
<a class="anchor" id="a1947551bb026483f022ca28b95c75b3b"></a><!-- doxytag: member="TimingSimpleCPU::verifyMemoryMode" ref="a1947551bb026483f022ca28b95c75b3b" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TimingSimpleCPU::verifyMemoryMode </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Verify that the system is in a memory mode supported by the CPU. </p>
<p>Implementations are expected to query the system for the current memory mode and ensure that it is what the CPU model expects. If the check fails, the implementation should terminate the simulation using <a class="el" href="base_2misc_8hh.html#acad519418dbfdd70c1208711e609c80e">fatal()</a>. </p>

<p>Reimplemented from <a class="el" href="classBaseCPU.html#ad3896575a15731dfccea407b9e7ad20b">BaseCPU</a>.</p>

<p>Definition at line <a class="el" href="timing_8cc_source.html#l00192">192</a> of file <a class="el" href="timing_8cc_source.html">timing.cc</a>.</p>

<p>References <a class="el" href="base_2misc_8hh_source.html#l00084">fatal</a>, <a class="el" href="sim_2system_8hh_source.html#l00146">System::isTimingMode()</a>, and <a class="el" href="cpu_2base_8hh_source.html#l00375">BaseCPU::system</a>.</p>

<p>Referenced by <a class="el" href="timing_8cc_source.html#l00130">drainResume()</a>.</p>

</div>
</div>
<a class="anchor" id="a72dcfd269d932120129bd55e06dd9ed8"></a><!-- doxytag: member="TimingSimpleCPU::writeMem" ref="a72dcfd269d932120129bd55e06dd9ed8" args="(uint8_t *data, unsigned size, Addr addr, unsigned flags, uint64_t *res)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRefCountingPtr.html">Fault</a> TimingSimpleCPU::writeMem </td>
          <td>(</td>
          <td class="paramtype">uint8_t *&nbsp;</td>
          <td class="paramname"> <em>data</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&nbsp;</td>
          <td class="paramname"> <em>size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&nbsp;</td>
          <td class="paramname"> <em>flags</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t *&nbsp;</td>
          <td class="paramname"> <em>res</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="timing_8cc_source.html#l00467">467</a> of file <a class="el" href="timing_8cc_source.html">timing.cc</a>.</p>

<p>References <a class="el" href="cpu_2base_8hh_source.html#l00098">BaseCPU::_cpuId</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00142">BaseSimpleCPU::_status</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00514">ArmISA::asid</a>, <a class="el" href="cpu_2base_8hh_source.html#l00174">BaseCPU::dataMasterId()</a>, <a class="el" href="timing_8hh_source.html#l00241">dcachePort</a>, <a class="el" href="simple__thread_8hh_source.html#l00129">SimpleThread::dtb</a>, <a class="el" href="simple__thread_8hh_source.html#l00312">SimpleThread::instAddr()</a>, <a class="el" href="request_8hh_source.html#l00523">Request::isLLSC()</a>, <a class="el" href="request_8hh_source.html#l00525">Request::isSwap()</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00345">ArmISA::mode</a>, <a class="el" href="fault__fwd_8hh_source.html#l00038">NoFault</a>, <a class="el" href="pra__constants_8hh_source.html#l00242">MipsISA::pc</a>, <a class="el" href="port_8cc_source.html#l00159">MasterPort::peerBlockSize()</a>, <a class="el" href="intmath_8hh_source.html#l00213">roundDown()</a>, <a class="el" href="insttracer_8hh_source.html#l00108">Trace::InstRecord::setAddr()</a>, <a class="el" href="request_8hh_source.html#l00341">Request::splitOnVaddr()</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00122">BaseSimpleCPU::tc</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00117">BaseSimpleCPU::thread</a>, and <a class="el" href="cpu_2simple_2base_8hh_source.html#l00089">BaseSimpleCPU::traceData</a>.</p>

</div>
</div>
<hr/><h2>Member Data Documentation</h2>
<a class="anchor" id="a775efb801b6c0fd06f6baa885775a5af"></a><!-- doxytag: member="TimingSimpleCPU::dcache_pkt" ref="a775efb801b6c0fd06f6baa885775a5af" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classPacket.html">PacketPtr</a> <a class="el" href="classTimingSimpleCPU.html#a775efb801b6c0fd06f6baa885775a5af">TimingSimpleCPU::dcache_pkt</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="timing_8hh_source.html#l00244">244</a> of file <a class="el" href="timing_8hh_source.html">timing.hh</a>.</p>

<p>Referenced by <a class="el" href="timing_8cc_source.html#l00239">handleReadPacket()</a>, <a class="el" href="timing_8cc_source.html#l00448">handleWritePacket()</a>, <a class="el" href="timing_8cc_source.html#l00837">TimingSimpleCPU::DcachePort::recvRetry()</a>, <a class="el" href="timing_8cc_source.html#l00259">sendData()</a>, and <a class="el" href="timing_8cc_source.html#l00292">sendSplitData()</a>.</p>

</div>
</div>
<a class="anchor" id="a8e22819aa45c61303d094767a383f707"></a><!-- doxytag: member="TimingSimpleCPU::dcachePort" ref="a8e22819aa45c61303d094767a383f707" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classTimingSimpleCPU_1_1DcachePort.html">DcachePort</a> <a class="el" href="classTimingSimpleCPU.html#a8e22819aa45c61303d094767a383f707">TimingSimpleCPU::dcachePort</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="timing_8hh_source.html#l00241">241</a> of file <a class="el" href="timing_8hh_source.html">timing.hh</a>.</p>

<p>Referenced by <a class="el" href="timing_8hh_source.html#l00251">getDataPort()</a>, <a class="el" href="timing_8cc_source.html#l00239">handleReadPacket()</a>, <a class="el" href="timing_8cc_source.html#l00448">handleWritePacket()</a>, <a class="el" href="timing_8cc_source.html#l00901">printAddr()</a>, <a class="el" href="timing_8cc_source.html#l00400">readMem()</a>, and <a class="el" href="timing_8cc_source.html#l00467">writeMem()</a>.</p>

</div>
</div>
<a class="anchor" id="a4cf4b4cb4ea95e698e5efd3bf190202f"></a><!-- doxytag: member="TimingSimpleCPU::drainManager" ref="a4cf4b4cb4ea95e698e5efd3bf190202f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classDrainManager.html">DrainManager</a>* <a class="el" href="classTimingSimpleCPU.html#a4cf4b4cb4ea95e698e5efd3bf190202f">TimingSimpleCPU::drainManager</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Drain manager to use when signaling drain completion. </p>
<p>This pointer is non-NULL when draining and NULL otherwise. </p>

<p>Definition at line <a class="el" href="timing_8hh_source.html#l00342">342</a> of file <a class="el" href="timing_8hh_source.html">timing.hh</a>.</p>

<p>Referenced by <a class="el" href="timing_8cc_source.html#l00104">drain()</a>, <a class="el" href="timing_8cc_source.html#l00130">drainResume()</a>, and <a class="el" href="timing_8cc_source.html#l00153">tryCompleteDrain()</a>.</p>

</div>
</div>
<a class="anchor" id="a580a32b3d421d9439bf69c5126beb376"></a><!-- doxytag: member="TimingSimpleCPU::fetchEvent" ref="a580a32b3d421d9439bf69c5126beb376" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classEventWrapper.html">FetchEvent</a> <a class="el" href="classTimingSimpleCPU.html#a580a32b3d421d9439bf69c5126beb376">TimingSimpleCPU::fetchEvent</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="timing_8hh_source.html#l00303">303</a> of file <a class="el" href="timing_8hh_source.html">timing.hh</a>.</p>

<p>Referenced by <a class="el" href="timing_8cc_source.html#l00201">activateContext()</a>, <a class="el" href="timing_8cc_source.html#l00611">advanceInst()</a>, <a class="el" href="timing_8cc_source.html#l00104">drain()</a>, <a class="el" href="timing_8cc_source.html#l00130">drainResume()</a>, and <a class="el" href="timing_8cc_source.html#l00170">switchOut()</a>.</p>

</div>
</div>
<a class="anchor" id="a2472d0c98117c69616ba521f740f290f"></a><!-- doxytag: member="TimingSimpleCPU::fetchTranslation" ref="a2472d0c98117c69616ba521f740f290f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classTimingSimpleCPU_1_1FetchTranslation.html">FetchTranslation</a> <a class="el" href="classTimingSimpleCPU.html#a2472d0c98117c69616ba521f740f290f">TimingSimpleCPU::fetchTranslation</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="timing_8hh_source.html#l00132">132</a> of file <a class="el" href="timing_8hh_source.html">timing.hh</a>.</p>

<p>Referenced by <a class="el" href="timing_8cc_source.html#l00544">fetch()</a>.</p>

</div>
</div>
<a class="anchor" id="a4e18f57223e34a721dad2b97800a0e49"></a><!-- doxytag: member="TimingSimpleCPU::icachePort" ref="a4e18f57223e34a721dad2b97800a0e49" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classTimingSimpleCPU_1_1IcachePort.html">IcachePort</a> <a class="el" href="classTimingSimpleCPU.html#a4e18f57223e34a721dad2b97800a0e49">TimingSimpleCPU::icachePort</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="timing_8hh_source.html#l00240">240</a> of file <a class="el" href="timing_8hh_source.html">timing.hh</a>.</p>

<p>Referenced by <a class="el" href="timing_8hh_source.html#l00254">getInstPort()</a>, and <a class="el" href="timing_8cc_source.html#l00579">sendFetch()</a>.</p>

</div>
</div>
<a class="anchor" id="a301edc44d56de82b7746cdd5078dd235"></a><!-- doxytag: member="TimingSimpleCPU::ifetch_pkt" ref="a301edc44d56de82b7746cdd5078dd235" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classPacket.html">PacketPtr</a> <a class="el" href="classTimingSimpleCPU.html#a301edc44d56de82b7746cdd5078dd235">TimingSimpleCPU::ifetch_pkt</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="timing_8hh_source.html#l00243">243</a> of file <a class="el" href="timing_8hh_source.html">timing.hh</a>.</p>

<p>Referenced by <a class="el" href="timing_8cc_source.html#l00729">TimingSimpleCPU::IcachePort::recvRetry()</a>, and <a class="el" href="timing_8cc_source.html#l00579">sendFetch()</a>.</p>

</div>
</div>
<a class="anchor" id="a97c4b39333e0c67aa773a40a2d621f9c"></a><!-- doxytag: member="TimingSimpleCPU::previousCycle" ref="a97c4b39333e0c67aa773a40a2d621f9c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> <a class="el" href="classTimingSimpleCPU.html#a97c4b39333e0c67aa773a40a2d621f9c">TimingSimpleCPU::previousCycle</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="timing_8hh_source.html#l00246">246</a> of file <a class="el" href="timing_8hh_source.html">timing.hh</a>.</p>

<p>Referenced by <a class="el" href="timing_8cc_source.html#l00743">completeDataAccess()</a>, <a class="el" href="timing_8cc_source.html#l00641">completeIfetch()</a>, <a class="el" href="timing_8cc_source.html#l00544">fetch()</a>, <a class="el" href="timing_8cc_source.html#l00579">sendFetch()</a>, <a class="el" href="timing_8cc_source.html#l00170">switchOut()</a>, <a class="el" href="timing_8cc_source.html#l00184">takeOverFrom()</a>, and <a class="el" href="timing_8cc_source.html#l00329">translationFault()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>cpu/simple/<a class="el" href="timing_8hh_source.html">timing.hh</a></li>
<li>cpu/simple/<a class="el" href="timing_8cc_source.html">timing.cc</a></li>
</ul>
</div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&nbsp;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr size="1"><address style="align: right;"><small>
Generated on Sun Apr 7 2013 18:18:53 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.7.1</small></address>

</body>
</html>
