<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">, 1518, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll, 9415, user unroll pragmas are applied</column>
            <column name="">(2) simplification, 4819, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline, 4704, user inline pragmas are applied</column>
            <column name="">(4) simplification, 4704, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition, 7866, user array partition pragmas are applied</column>
            <column name="">(2) simplification, 4638, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate , 4638, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape, 4838, apply array reshape pragmas</column>
            <column name="">(5) access patterns, 4563, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification, 4362, loop and instruction simplification</column>
            <column name="">(2) parallelization, 4362, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition, 4362, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification, 4362, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering, 4494, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations, 4295, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="myproject" col1="myproject.cpp:7" col2="1518" col3="4704" col4="4563" col5="4362" col6="4295">
                    <row id="1" col0="uniform&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_ufixed&lt;16, 0, AP_TRN, AP_WRAP, 0&gt;, config2&gt;" col1="nnet_random.h:66" col2="1512" col3="4700" col4="4429" col5="4203" col6="4002">
                        <row id="2" col0="lfsr_16bit&lt;config2&gt;" col1="nnet_random.h:58" col2="592" col3="2700" col3_disp="2,700 (100 calls)" col4="2700" col4_disp="2,700 (100 calls)" col5="2600" col5_disp="2,600 (100 calls)" col6="2600" col6_disp="2,600 (100 calls)"/>
                    </row>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

