
RTOS_PROJECT.axf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000130  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000181c  08000130  08000130  00010130  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  0800194c  0800194c  0001194c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001970  08001970  00020020  2**0
                  CONTENTS
  4 .ARM          00000000  08001970  08001970  00020020  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001970  08001970  00020020  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001970  08001970  00011970  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001974  08001974  00011974  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000020  20000000  08001978  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004bc  20000020  08001998  00020020  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200004dc  08001998  000204dc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020020  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000732d  00000000  00000000  00020049  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000013d2  00000000  00000000  00027376  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000388  00000000  00000000  00028748  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000002f0  00000000  00000000  00028ad0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00003fd4  00000000  00000000  00028dc0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00004702  00000000  00000000  0002cd94  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00010c16  00000000  00000000  00031496  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000420ac  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000ba8  00000000  00000000  00042128  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000130 <__do_global_dtors_aux>:
 8000130:	b510      	push	{r4, lr}
 8000132:	4c05      	ldr	r4, [pc, #20]	; (8000148 <__do_global_dtors_aux+0x18>)
 8000134:	7823      	ldrb	r3, [r4, #0]
 8000136:	b933      	cbnz	r3, 8000146 <__do_global_dtors_aux+0x16>
 8000138:	4b04      	ldr	r3, [pc, #16]	; (800014c <__do_global_dtors_aux+0x1c>)
 800013a:	b113      	cbz	r3, 8000142 <__do_global_dtors_aux+0x12>
 800013c:	4804      	ldr	r0, [pc, #16]	; (8000150 <__do_global_dtors_aux+0x20>)
 800013e:	f3af 8000 	nop.w
 8000142:	2301      	movs	r3, #1
 8000144:	7023      	strb	r3, [r4, #0]
 8000146:	bd10      	pop	{r4, pc}
 8000148:	20000020 	.word	0x20000020
 800014c:	00000000 	.word	0x00000000
 8000150:	08001934 	.word	0x08001934

08000154 <frame_dummy>:
 8000154:	b508      	push	{r3, lr}
 8000156:	4b03      	ldr	r3, [pc, #12]	; (8000164 <frame_dummy+0x10>)
 8000158:	b11b      	cbz	r3, 8000162 <frame_dummy+0xe>
 800015a:	4903      	ldr	r1, [pc, #12]	; (8000168 <frame_dummy+0x14>)
 800015c:	4803      	ldr	r0, [pc, #12]	; (800016c <frame_dummy+0x18>)
 800015e:	f3af 8000 	nop.w
 8000162:	bd08      	pop	{r3, pc}
 8000164:	00000000 	.word	0x00000000
 8000168:	20000024 	.word	0x20000024
 800016c:	08001934 	.word	0x08001934

08000170 <strcmp>:
 8000170:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000174:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000178:	2a01      	cmp	r2, #1
 800017a:	bf28      	it	cs
 800017c:	429a      	cmpcs	r2, r3
 800017e:	d0f7      	beq.n	8000170 <strcmp>
 8000180:	1ad0      	subs	r0, r2, r3
 8000182:	4770      	bx	lr

08000184 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000184:	b480      	push	{r7}
 8000186:	b083      	sub	sp, #12
 8000188:	af00      	add	r7, sp, #0
 800018a:	4603      	mov	r3, r0
 800018c:	6039      	str	r1, [r7, #0]
 800018e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000190:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000194:	2b00      	cmp	r3, #0
 8000196:	db0a      	blt.n	80001ae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000198:	683b      	ldr	r3, [r7, #0]
 800019a:	b2da      	uxtb	r2, r3
 800019c:	490c      	ldr	r1, [pc, #48]	; (80001d0 <__NVIC_SetPriority+0x4c>)
 800019e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80001a2:	0152      	lsls	r2, r2, #5
 80001a4:	b2d2      	uxtb	r2, r2
 80001a6:	440b      	add	r3, r1
 80001a8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80001ac:	e00a      	b.n	80001c4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80001ae:	683b      	ldr	r3, [r7, #0]
 80001b0:	b2da      	uxtb	r2, r3
 80001b2:	4908      	ldr	r1, [pc, #32]	; (80001d4 <__NVIC_SetPriority+0x50>)
 80001b4:	79fb      	ldrb	r3, [r7, #7]
 80001b6:	f003 030f 	and.w	r3, r3, #15
 80001ba:	3b04      	subs	r3, #4
 80001bc:	0152      	lsls	r2, r2, #5
 80001be:	b2d2      	uxtb	r2, r2
 80001c0:	440b      	add	r3, r1
 80001c2:	761a      	strb	r2, [r3, #24]
}
 80001c4:	bf00      	nop
 80001c6:	370c      	adds	r7, #12
 80001c8:	46bd      	mov	sp, r7
 80001ca:	bc80      	pop	{r7}
 80001cc:	4770      	bx	lr
 80001ce:	bf00      	nop
 80001d0:	e000e100 	.word	0xe000e100
 80001d4:	e000ed00 	.word	0xe000ed00

080001d8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80001d8:	b580      	push	{r7, lr}
 80001da:	b082      	sub	sp, #8
 80001dc:	af00      	add	r7, sp, #0
 80001de:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80001e0:	687b      	ldr	r3, [r7, #4]
 80001e2:	3b01      	subs	r3, #1
 80001e4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80001e8:	d301      	bcc.n	80001ee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80001ea:	2301      	movs	r3, #1
 80001ec:	e00f      	b.n	800020e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80001ee:	4a0a      	ldr	r2, [pc, #40]	; (8000218 <SysTick_Config+0x40>)
 80001f0:	687b      	ldr	r3, [r7, #4]
 80001f2:	3b01      	subs	r3, #1
 80001f4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80001f6:	2107      	movs	r1, #7
 80001f8:	f04f 30ff 	mov.w	r0, #4294967295
 80001fc:	f7ff ffc2 	bl	8000184 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000200:	4b05      	ldr	r3, [pc, #20]	; (8000218 <SysTick_Config+0x40>)
 8000202:	2200      	movs	r2, #0
 8000204:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000206:	4b04      	ldr	r3, [pc, #16]	; (8000218 <SysTick_Config+0x40>)
 8000208:	2207      	movs	r2, #7
 800020a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800020c:	2300      	movs	r3, #0
}
 800020e:	4618      	mov	r0, r3
 8000210:	3708      	adds	r7, #8
 8000212:	46bd      	mov	sp, r7
 8000214:	bd80      	pop	{r7, pc}
 8000216:	bf00      	nop
 8000218:	e000e010 	.word	0xe000e010

0800021c <HardFault_Handler>:
 *  Created on: Mar 10, 2023
 *      Author: 20102
 */
#include "RTOS_CORTEX_M3_PORTING.h"
#include "stm32_speed_DRIVER.h"
void HardFault_Handler(){
 800021c:	b480      	push	{r7}
 800021e:	af00      	add	r7, sp, #0
	while(1);
 8000220:	e7fe      	b.n	8000220 <HardFault_Handler+0x4>

08000222 <MemManage_Handler>:
}
void	MemManage_Handler(){
 8000222:	b480      	push	{r7}
 8000224:	af00      	add	r7, sp, #0
	while(1);
 8000226:	e7fe      	b.n	8000226 <MemManage_Handler+0x4>

08000228 <BusFault_Handler>:
}
void	BusFault_Handler(){
 8000228:	b480      	push	{r7}
 800022a:	af00      	add	r7, sp, #0
	while(1);
 800022c:	e7fe      	b.n	800022c <BusFault_Handler+0x4>

0800022e <UsageFault_Handler>:
}
void	UsageFault_Handler(){
 800022e:	b480      	push	{r7}
 8000230:	af00      	add	r7, sp, #0
	while(1);
 8000232:	e7fe      	b.n	8000232 <UsageFault_Handler+0x4>

08000234 <HARD_WARE_INIT>:
}

//====================================
void HARD_WARE_INIT(){
 8000234:	b580      	push	{r7, lr}
 8000236:	af00      	add	r7, sp, #0

	__NVIC_SetPriority(PendSV_IRQn, 15) ;
 8000238:	210f      	movs	r1, #15
 800023a:	f06f 0001 	mvn.w	r0, #1
 800023e:	f7ff ffa1 	bl	8000184 <__NVIC_SetPriority>
	pinmode(GPIOA, pin7, GPIO_MODE_OUTPUT_push_pull_Speed2);
 8000242:	2202      	movs	r2, #2
 8000244:	2107      	movs	r1, #7
 8000246:	4807      	ldr	r0, [pc, #28]	; (8000264 <HARD_WARE_INIT+0x30>)
 8000248:	f000 fc8a 	bl	8000b60 <pinmode>
	pinmode(GPIOB, pin0, GPIO_MODE_OUTPUT_push_pull_Speed2);
 800024c:	2202      	movs	r2, #2
 800024e:	2100      	movs	r1, #0
 8000250:	4805      	ldr	r0, [pc, #20]	; (8000268 <HARD_WARE_INIT+0x34>)
 8000252:	f000 fc85 	bl	8000b60 <pinmode>
	pinmode(GPIOB, pin1, GPIO_MODE_OUTPUT_push_pull_Speed2);
 8000256:	2202      	movs	r2, #2
 8000258:	2101      	movs	r1, #1
 800025a:	4803      	ldr	r0, [pc, #12]	; (8000268 <HARD_WARE_INIT+0x34>)
 800025c:	f000 fc80 	bl	8000b60 <pinmode>

}
 8000260:	bf00      	nop
 8000262:	bd80      	pop	{r7, pc}
 8000264:	40010800 	.word	0x40010800
 8000268:	40010c00 	.word	0x40010c00

0800026c <SVC_Handler>:


//====================================

__attribute__((naked)) void SVC_Handler(){
	__asm("TST lr,#4 \n\t"
 800026c:	f01e 0f04 	tst.w	lr, #4
 8000270:	bf0c      	ite	eq
 8000272:	f3ef 8008 	mrseq	r0, MSP
 8000276:	f3ef 8009 	mrsne	r0, PSP
 800027a:	f000 bab3 	b.w	80007e4 <OS_SVC_SERVICES>
			"ITE EQ \n\t"
			"MRSEQ r0,MSP \n\t"
			"MRSNE r0,PSP \n\t"
			"B OS_SVC_SERVICES");
}
 800027e:	bf00      	nop

08000280 <OS_TRIGDER_PENDSV>:



//====================================

void OS_TRIGDER_PENDSV(){
 8000280:	b480      	push	{r7}
 8000282:	af00      	add	r7, sp, #0
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk ;
 8000284:	4b04      	ldr	r3, [pc, #16]	; (8000298 <OS_TRIGDER_PENDSV+0x18>)
 8000286:	685b      	ldr	r3, [r3, #4]
 8000288:	4a03      	ldr	r2, [pc, #12]	; (8000298 <OS_TRIGDER_PENDSV+0x18>)
 800028a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800028e:	6053      	str	r3, [r2, #4]
}
 8000290:	bf00      	nop
 8000292:	46bd      	mov	sp, r7
 8000294:	bc80      	pop	{r7}
 8000296:	4770      	bx	lr
 8000298:	e000ed00 	.word	0xe000ed00

0800029c <TIMER_START>:
//====================================
void TIMER_START(){
 800029c:	b580      	push	{r7, lr}
 800029e:	af00      	add	r7, sp, #0

	SysTick_Config( TICKS_TIMER);
 80002a0:	f44f 50fa 	mov.w	r0, #8000	; 0x1f40
 80002a4:	f7ff ff98 	bl	80001d8 <SysTick_Config>
}
 80002a8:	bf00      	nop
 80002aa:	bd80      	pop	{r7, pc}

080002ac <OS_FIFO_INIT>:


#include "RTOS_FIFO.h"


FIFO_status_t OS_FIFO_INIT (FIFO_BUF_t* fifo,FIFO_TYPE* buff , uint16_t length){
 80002ac:	b480      	push	{r7}
 80002ae:	b085      	sub	sp, #20
 80002b0:	af00      	add	r7, sp, #0
 80002b2:	60f8      	str	r0, [r7, #12]
 80002b4:	60b9      	str	r1, [r7, #8]
 80002b6:	4613      	mov	r3, r2
 80002b8:	80fb      	strh	r3, [r7, #6]

	if(!buff )
 80002ba:	68bb      	ldr	r3, [r7, #8]
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d101      	bne.n	80002c4 <OS_FIFO_INIT+0x18>
		return FIFO_NULL;
 80002c0:	2301      	movs	r3, #1
 80002c2:	e011      	b.n	80002e8 <OS_FIFO_INIT+0x3c>

	fifo->base = buff ;
 80002c4:	68fb      	ldr	r3, [r7, #12]
 80002c6:	68ba      	ldr	r2, [r7, #8]
 80002c8:	609a      	str	r2, [r3, #8]
	fifo->head = fifo->base ;
 80002ca:	68fb      	ldr	r3, [r7, #12]
 80002cc:	689a      	ldr	r2, [r3, #8]
 80002ce:	68fb      	ldr	r3, [r7, #12]
 80002d0:	601a      	str	r2, [r3, #0]
	fifo->tail = fifo->base ;
 80002d2:	68fb      	ldr	r3, [r7, #12]
 80002d4:	689a      	ldr	r2, [r3, #8]
 80002d6:	68fb      	ldr	r3, [r7, #12]
 80002d8:	605a      	str	r2, [r3, #4]
	fifo->lenght = length;
 80002da:	68fb      	ldr	r3, [r7, #12]
 80002dc:	88fa      	ldrh	r2, [r7, #6]
 80002de:	81da      	strh	r2, [r3, #14]
	fifo->count=0;
 80002e0:	68fb      	ldr	r3, [r7, #12]
 80002e2:	2200      	movs	r2, #0
 80002e4:	819a      	strh	r2, [r3, #12]

	return FIFO_NO_ERROR;
 80002e6:	2300      	movs	r3, #0

}
 80002e8:	4618      	mov	r0, r3
 80002ea:	3714      	adds	r7, #20
 80002ec:	46bd      	mov	sp, r7
 80002ee:	bc80      	pop	{r7}
 80002f0:	4770      	bx	lr

080002f2 <OS_FIFO_ENQUEUE>:

/* *********************************** */

FIFO_status_t OS_FIFO_ENQUEUE (FIFO_BUF_t* fifo,FIFO_TYPE item){
 80002f2:	b480      	push	{r7}
 80002f4:	b083      	sub	sp, #12
 80002f6:	af00      	add	r7, sp, #0
 80002f8:	6078      	str	r0, [r7, #4]
 80002fa:	6039      	str	r1, [r7, #0]

	/* fifo null*/

	if (!fifo->base || !fifo->lenght)
 80002fc:	687b      	ldr	r3, [r7, #4]
 80002fe:	689b      	ldr	r3, [r3, #8]
 8000300:	2b00      	cmp	r3, #0
 8000302:	d003      	beq.n	800030c <OS_FIFO_ENQUEUE+0x1a>
 8000304:	687b      	ldr	r3, [r7, #4]
 8000306:	89db      	ldrh	r3, [r3, #14]
 8000308:	2b00      	cmp	r3, #0
 800030a:	d101      	bne.n	8000310 <OS_FIFO_ENQUEUE+0x1e>
		return FIFO_NULL;
 800030c:	2301      	movs	r3, #1
 800030e:	e02e      	b.n	800036e <OS_FIFO_ENQUEUE+0x7c>
	/*fifo is full*/

	/* fifo full */
	if ((fifo->head == fifo->tail) && (fifo->count == fifo->lenght))
 8000310:	687b      	ldr	r3, [r7, #4]
 8000312:	681a      	ldr	r2, [r3, #0]
 8000314:	687b      	ldr	r3, [r7, #4]
 8000316:	685b      	ldr	r3, [r3, #4]
 8000318:	429a      	cmp	r2, r3
 800031a:	d107      	bne.n	800032c <OS_FIFO_ENQUEUE+0x3a>
 800031c:	687b      	ldr	r3, [r7, #4]
 800031e:	899a      	ldrh	r2, [r3, #12]
 8000320:	687b      	ldr	r3, [r7, #4]
 8000322:	89db      	ldrh	r3, [r3, #14]
 8000324:	429a      	cmp	r2, r3
 8000326:	d101      	bne.n	800032c <OS_FIFO_ENQUEUE+0x3a>
		return FIFO_FULL;
 8000328:	2302      	movs	r3, #2
 800032a:	e020      	b.n	800036e <OS_FIFO_ENQUEUE+0x7c>

	*(fifo->tail)=item;
 800032c:	687b      	ldr	r3, [r7, #4]
 800032e:	685b      	ldr	r3, [r3, #4]
 8000330:	683a      	ldr	r2, [r7, #0]
 8000332:	601a      	str	r2, [r3, #0]
	fifo->count++;
 8000334:	687b      	ldr	r3, [r7, #4]
 8000336:	899b      	ldrh	r3, [r3, #12]
 8000338:	3301      	adds	r3, #1
 800033a:	b29a      	uxth	r2, r3
 800033c:	687b      	ldr	r3, [r7, #4]
 800033e:	819a      	strh	r2, [r3, #12]

	/*for circular fifo again */

	/* circular enqueue */
	if (fifo->tail == (((unsigned int)fifo->base + (4*fifo->lenght )) - 4 ))
 8000340:	687b      	ldr	r3, [r7, #4]
 8000342:	685b      	ldr	r3, [r3, #4]
 8000344:	687a      	ldr	r2, [r7, #4]
 8000346:	6892      	ldr	r2, [r2, #8]
 8000348:	4611      	mov	r1, r2
 800034a:	687a      	ldr	r2, [r7, #4]
 800034c:	89d2      	ldrh	r2, [r2, #14]
 800034e:	0092      	lsls	r2, r2, #2
 8000350:	440a      	add	r2, r1
 8000352:	3a04      	subs	r2, #4
 8000354:	4293      	cmp	r3, r2
 8000356:	d104      	bne.n	8000362 <OS_FIFO_ENQUEUE+0x70>
		fifo->tail = fifo->base;
 8000358:	687b      	ldr	r3, [r7, #4]
 800035a:	689a      	ldr	r2, [r3, #8]
 800035c:	687b      	ldr	r3, [r7, #4]
 800035e:	605a      	str	r2, [r3, #4]
 8000360:	e004      	b.n	800036c <OS_FIFO_ENQUEUE+0x7a>
	else
		fifo->tail++;
 8000362:	687b      	ldr	r3, [r7, #4]
 8000364:	685b      	ldr	r3, [r3, #4]
 8000366:	1d1a      	adds	r2, r3, #4
 8000368:	687b      	ldr	r3, [r7, #4]
 800036a:	605a      	str	r2, [r3, #4]

	return FIFO_NO_ERROR;
 800036c:	2300      	movs	r3, #0


}
 800036e:	4618      	mov	r0, r3
 8000370:	370c      	adds	r7, #12
 8000372:	46bd      	mov	sp, r7
 8000374:	bc80      	pop	{r7}
 8000376:	4770      	bx	lr

08000378 <OS_FIFO_DEQUEUE>:

/* *********************************** */

FIFO_status_t OS_FIFO_DEQUEUE (FIFO_BUF_t* fifo, FIFO_TYPE* item){
 8000378:	b480      	push	{r7}
 800037a:	b083      	sub	sp, #12
 800037c:	af00      	add	r7, sp, #0
 800037e:	6078      	str	r0, [r7, #4]
 8000380:	6039      	str	r1, [r7, #0]
	/* check fifo valid */
	if (!fifo->base || !fifo->lenght)
 8000382:	687b      	ldr	r3, [r7, #4]
 8000384:	689b      	ldr	r3, [r3, #8]
 8000386:	2b00      	cmp	r3, #0
 8000388:	d003      	beq.n	8000392 <OS_FIFO_DEQUEUE+0x1a>
 800038a:	687b      	ldr	r3, [r7, #4]
 800038c:	89db      	ldrh	r3, [r3, #14]
 800038e:	2b00      	cmp	r3, #0
 8000390:	d101      	bne.n	8000396 <OS_FIFO_DEQUEUE+0x1e>
		return FIFO_NULL;
 8000392:	2301      	movs	r3, #1
 8000394:	e02d      	b.n	80003f2 <OS_FIFO_DEQUEUE+0x7a>

	/* fifo empty */
	if (fifo->head == fifo->tail)
 8000396:	687b      	ldr	r3, [r7, #4]
 8000398:	681a      	ldr	r2, [r3, #0]
 800039a:	687b      	ldr	r3, [r7, #4]
 800039c:	685b      	ldr	r3, [r3, #4]
 800039e:	429a      	cmp	r2, r3
 80003a0:	d101      	bne.n	80003a6 <OS_FIFO_DEQUEUE+0x2e>
		return FIFO_EMPTY;
 80003a2:	2303      	movs	r3, #3
 80003a4:	e025      	b.n	80003f2 <OS_FIFO_DEQUEUE+0x7a>



	*item = *(fifo->head);
 80003a6:	687b      	ldr	r3, [r7, #4]
 80003a8:	681b      	ldr	r3, [r3, #0]
 80003aa:	681a      	ldr	r2, [r3, #0]
 80003ac:	683b      	ldr	r3, [r7, #0]
 80003ae:	601a      	str	r2, [r3, #0]
	*(fifo->head)=NULL;
 80003b0:	687b      	ldr	r3, [r7, #4]
 80003b2:	681b      	ldr	r3, [r3, #0]
 80003b4:	2200      	movs	r2, #0
 80003b6:	601a      	str	r2, [r3, #0]
	fifo->count--;
 80003b8:	687b      	ldr	r3, [r7, #4]
 80003ba:	899b      	ldrh	r3, [r3, #12]
 80003bc:	3b01      	subs	r3, #1
 80003be:	b29a      	uxth	r2, r3
 80003c0:	687b      	ldr	r3, [r7, #4]
 80003c2:	819a      	strh	r2, [r3, #12]

	/* circular dequeue */
	if (fifo->head == (((unsigned int)fifo->base + (4*fifo->lenght )) - 4 ))
 80003c4:	687b      	ldr	r3, [r7, #4]
 80003c6:	681b      	ldr	r3, [r3, #0]
 80003c8:	687a      	ldr	r2, [r7, #4]
 80003ca:	6892      	ldr	r2, [r2, #8]
 80003cc:	4611      	mov	r1, r2
 80003ce:	687a      	ldr	r2, [r7, #4]
 80003d0:	89d2      	ldrh	r2, [r2, #14]
 80003d2:	0092      	lsls	r2, r2, #2
 80003d4:	440a      	add	r2, r1
 80003d6:	3a04      	subs	r2, #4
 80003d8:	4293      	cmp	r3, r2
 80003da:	d104      	bne.n	80003e6 <OS_FIFO_DEQUEUE+0x6e>
		fifo->head = fifo->base;
 80003dc:	687b      	ldr	r3, [r7, #4]
 80003de:	689a      	ldr	r2, [r3, #8]
 80003e0:	687b      	ldr	r3, [r7, #4]
 80003e2:	601a      	str	r2, [r3, #0]
 80003e4:	e004      	b.n	80003f0 <OS_FIFO_DEQUEUE+0x78>
	else
		fifo->head++;
 80003e6:	687b      	ldr	r3, [r7, #4]
 80003e8:	681b      	ldr	r3, [r3, #0]
 80003ea:	1d1a      	adds	r2, r3, #4
 80003ec:	687b      	ldr	r3, [r7, #4]
 80003ee:	601a      	str	r2, [r3, #0]

	return FIFO_NO_ERROR;
 80003f0:	2300      	movs	r3, #0
}
 80003f2:	4618      	mov	r0, r3
 80003f4:	370c      	adds	r7, #12
 80003f6:	46bd      	mov	sp, r7
 80003f8:	bc80      	pop	{r7}
 80003fa:	4770      	bx	lr

080003fc <idle_task_fun>:
	SVC_TERMINATE_task,
	Wating_task
}_SVC_ID;
//===============================idle_task_fun==================================
uint8_t idle=0;
void idle_task_fun(){
 80003fc:	b480      	push	{r7}
 80003fe:	af00      	add	r7, sp, #0
	while(1){
		idle^=1;
 8000400:	4b04      	ldr	r3, [pc, #16]	; (8000414 <idle_task_fun+0x18>)
 8000402:	781b      	ldrb	r3, [r3, #0]
 8000404:	f083 0301 	eor.w	r3, r3, #1
 8000408:	b2da      	uxtb	r2, r3
 800040a:	4b02      	ldr	r3, [pc, #8]	; (8000414 <idle_task_fun+0x18>)
 800040c:	701a      	strb	r2, [r3, #0]
		__asm("NOP");
 800040e:	bf00      	nop
		idle^=1;
 8000410:	e7f6      	b.n	8000400 <idle_task_fun+0x4>
 8000412:	bf00      	nop
 8000414:	2000003c 	.word	0x2000003c

08000418 <ALSHREIF_RTOS_CREAT_TASK_FRAM>:
	}
}
//=======================ALSHREIF_RTOS_CREAT_TASK_FRAM==========================

void ALSHREIF_RTOS_CREAT_TASK_FRAM(TASK_FRAME_t* TASK){
 8000418:	b480      	push	{r7}
 800041a:	b085      	sub	sp, #20
 800041c:	af00      	add	r7, sp, #0
 800041e:	6078      	str	r0, [r7, #4]
	 * r8
	 * r9
	 * r10
	 * r11
	 * */
	TASK->_PSP_STACK_CURENT=TASK->_PSP_STACK_TOP;
 8000420:	687b      	ldr	r3, [r7, #4]
 8000422:	68db      	ldr	r3, [r3, #12]
 8000424:	461a      	mov	r2, r3
 8000426:	687b      	ldr	r3, [r7, #4]
 8000428:	615a      	str	r2, [r3, #20]
	TASK->_PSP_STACK_CURENT--;
 800042a:	687b      	ldr	r3, [r7, #4]
 800042c:	695b      	ldr	r3, [r3, #20]
 800042e:	1f1a      	subs	r2, r3, #4
 8000430:	687b      	ldr	r3, [r7, #4]
 8000432:	615a      	str	r2, [r3, #20]
	*(TASK->_PSP_STACK_CURENT)=0x01000000;//xpsr
 8000434:	687b      	ldr	r3, [r7, #4]
 8000436:	695b      	ldr	r3, [r3, #20]
 8000438:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800043c:	601a      	str	r2, [r3, #0]

	TASK->_PSP_STACK_CURENT--;
 800043e:	687b      	ldr	r3, [r7, #4]
 8000440:	695b      	ldr	r3, [r3, #20]
 8000442:	1f1a      	subs	r2, r3, #4
 8000444:	687b      	ldr	r3, [r7, #4]
 8000446:	615a      	str	r2, [r3, #20]
	*(TASK->_PSP_STACK_CURENT)=(uint32_t)TASK->TASK_FUNCTION;//pc
 8000448:	687b      	ldr	r3, [r7, #4]
 800044a:	689a      	ldr	r2, [r3, #8]
 800044c:	687b      	ldr	r3, [r7, #4]
 800044e:	695b      	ldr	r3, [r3, #20]
 8000450:	601a      	str	r2, [r3, #0]

	TASK->_PSP_STACK_CURENT--;
 8000452:	687b      	ldr	r3, [r7, #4]
 8000454:	695b      	ldr	r3, [r3, #20]
 8000456:	1f1a      	subs	r2, r3, #4
 8000458:	687b      	ldr	r3, [r7, #4]
 800045a:	615a      	str	r2, [r3, #20]
	*(TASK->_PSP_STACK_CURENT)=0xFFFFFFFD;//lr
 800045c:	687b      	ldr	r3, [r7, #4]
 800045e:	695b      	ldr	r3, [r3, #20]
 8000460:	f06f 0202 	mvn.w	r2, #2
 8000464:	601a      	str	r2, [r3, #0]

	for(uint8_t i =0;i<13;i++){
 8000466:	2300      	movs	r3, #0
 8000468:	73fb      	strb	r3, [r7, #15]
 800046a:	e00b      	b.n	8000484 <ALSHREIF_RTOS_CREAT_TASK_FRAM+0x6c>
		TASK->_PSP_STACK_CURENT--;
 800046c:	687b      	ldr	r3, [r7, #4]
 800046e:	695b      	ldr	r3, [r3, #20]
 8000470:	1f1a      	subs	r2, r3, #4
 8000472:	687b      	ldr	r3, [r7, #4]
 8000474:	615a      	str	r2, [r3, #20]
		*(TASK->_PSP_STACK_CURENT)=0;
 8000476:	687b      	ldr	r3, [r7, #4]
 8000478:	695b      	ldr	r3, [r3, #20]
 800047a:	2200      	movs	r2, #0
 800047c:	601a      	str	r2, [r3, #0]
	for(uint8_t i =0;i<13;i++){
 800047e:	7bfb      	ldrb	r3, [r7, #15]
 8000480:	3301      	adds	r3, #1
 8000482:	73fb      	strb	r3, [r7, #15]
 8000484:	7bfb      	ldrb	r3, [r7, #15]
 8000486:	2b0c      	cmp	r3, #12
 8000488:	d9f0      	bls.n	800046c <ALSHREIF_RTOS_CREAT_TASK_FRAM+0x54>
	}

}
 800048a:	bf00      	nop
 800048c:	3714      	adds	r7, #20
 800048e:	46bd      	mov	sp, r7
 8000490:	bc80      	pop	{r7}
 8000492:	4770      	bx	lr

08000494 <ALSHREIF_CREATE_MAIN_STACK>:
//===============================CREATE_MAIN_STACK==============================
void ALSHREIF_CREATE_MAIN_STACK(){
 8000494:	b480      	push	{r7}
 8000496:	af00      	add	r7, sp, #0
	OS_CONTROL._MSP_STACK_TOP=(uint32_t volatile)&_estack;//top main stack
 8000498:	4a0b      	ldr	r2, [pc, #44]	; (80004c8 <ALSHREIF_CREATE_MAIN_STACK+0x34>)
 800049a:	4b0c      	ldr	r3, [pc, #48]	; (80004cc <ALSHREIF_CREATE_MAIN_STACK+0x38>)
 800049c:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
	OS_CONTROL._MSP_STACK_END=OS_CONTROL._MSP_STACK_TOP-MAIN_STACK_SIZE;//end main stack
 80004a0:	4b0a      	ldr	r3, [pc, #40]	; (80004cc <ALSHREIF_CREATE_MAIN_STACK+0x38>)
 80004a2:	f8d3 3190 	ldr.w	r3, [r3, #400]	; 0x190
 80004a6:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 80004aa:	4a08      	ldr	r2, [pc, #32]	; (80004cc <ALSHREIF_CREATE_MAIN_STACK+0x38>)
 80004ac:	f8c2 3194 	str.w	r3, [r2, #404]	; 0x194
	OS_CONTROL._PSP_TASK_locator =(OS_CONTROL._MSP_STACK_END-8);//locator task 1
 80004b0:	4b06      	ldr	r3, [pc, #24]	; (80004cc <ALSHREIF_CREATE_MAIN_STACK+0x38>)
 80004b2:	f8d3 3194 	ldr.w	r3, [r3, #404]	; 0x194
 80004b6:	3b08      	subs	r3, #8
 80004b8:	4a04      	ldr	r2, [pc, #16]	; (80004cc <ALSHREIF_CREATE_MAIN_STACK+0x38>)
 80004ba:	f8c2 3198 	str.w	r3, [r2, #408]	; 0x198
}
 80004be:	bf00      	nop
 80004c0:	46bd      	mov	sp, r7
 80004c2:	bc80      	pop	{r7}
 80004c4:	4770      	bx	lr
 80004c6:	bf00      	nop
 80004c8:	20005000 	.word	0x20005000
 80004cc:	200001d4 	.word	0x200001d4

080004d0 <ALSHREIF_RTOS_CREAT_TASK>:
//===============================ALSHREIF_RTOS_CREAT_TASK========================
void ALSHREIF_RTOS_CREAT_TASK(TASK_FRAME_t* TASK){
 80004d0:	b580      	push	{r7, lr}
 80004d2:	b082      	sub	sp, #8
 80004d4:	af00      	add	r7, sp, #0
 80004d6:	6078      	str	r0, [r7, #4]
	TASK->_PSP_STACK_TOP=OS_CONTROL._PSP_TASK_locator;
 80004d8:	4b19      	ldr	r3, [pc, #100]	; (8000540 <ALSHREIF_RTOS_CREAT_TASK+0x70>)
 80004da:	f8d3 2198 	ldr.w	r2, [r3, #408]	; 0x198
 80004de:	687b      	ldr	r3, [r7, #4]
 80004e0:	60da      	str	r2, [r3, #12]
	TASK->_PSP_STACK_END=(TASK->_PSP_STACK_TOP-TASK->stack_size);
 80004e2:	687b      	ldr	r3, [r7, #4]
 80004e4:	68da      	ldr	r2, [r3, #12]
 80004e6:	687b      	ldr	r3, [r7, #4]
 80004e8:	681b      	ldr	r3, [r3, #0]
 80004ea:	1ad2      	subs	r2, r2, r3
 80004ec:	687b      	ldr	r3, [r7, #4]
 80004ee:	611a      	str	r2, [r3, #16]
	if(TASK->_PSP_STACK_END<(uint32_t)(&_end_heap))while(1); //over flow
 80004f0:	687b      	ldr	r3, [r7, #4]
 80004f2:	691b      	ldr	r3, [r3, #16]
 80004f4:	4a13      	ldr	r2, [pc, #76]	; (8000544 <ALSHREIF_RTOS_CREAT_TASK+0x74>)
 80004f6:	4293      	cmp	r3, r2
 80004f8:	d200      	bcs.n	80004fc <ALSHREIF_RTOS_CREAT_TASK+0x2c>
 80004fa:	e7fe      	b.n	80004fa <ALSHREIF_RTOS_CREAT_TASK+0x2a>
	OS_CONTROL._PSP_TASK_locator=(TASK->_PSP_STACK_END-8);
 80004fc:	687b      	ldr	r3, [r7, #4]
 80004fe:	691b      	ldr	r3, [r3, #16]
 8000500:	3b08      	subs	r3, #8
 8000502:	4a0f      	ldr	r2, [pc, #60]	; (8000540 <ALSHREIF_RTOS_CREAT_TASK+0x70>)
 8000504:	f8c2 3198 	str.w	r3, [r2, #408]	; 0x198

	ALSHREIF_RTOS_CREAT_TASK_FRAM(TASK);//pointer ((:
 8000508:	6878      	ldr	r0, [r7, #4]
 800050a:	f7ff ff85 	bl	8000418 <ALSHREIF_RTOS_CREAT_TASK_FRAM>
	//in the first time in runtime when it context SAVE the idle task,
	//and go to the next task this will make a problem because current_task->>_PSP_STACK_CURENT did not enter before
	//so _PSP_STACK_CURENT will be zero and if it but zero in PSP it will make HardFault
	//check @context tasks

	OS_CONTROL.OS_TASKS[OS_CONTROL.NUMBER_OF_TASKS]=TASK;
 800050e:	4b0c      	ldr	r3, [pc, #48]	; (8000540 <ALSHREIF_RTOS_CREAT_TASK+0x70>)
 8000510:	f8b3 319c 	ldrh.w	r3, [r3, #412]	; 0x19c
 8000514:	4619      	mov	r1, r3
 8000516:	4a0a      	ldr	r2, [pc, #40]	; (8000540 <ALSHREIF_RTOS_CREAT_TASK+0x70>)
 8000518:	687b      	ldr	r3, [r7, #4]
 800051a:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
	OS_CONTROL.NUMBER_OF_TASKS++;
 800051e:	4b08      	ldr	r3, [pc, #32]	; (8000540 <ALSHREIF_RTOS_CREAT_TASK+0x70>)
 8000520:	f8b3 319c 	ldrh.w	r3, [r3, #412]	; 0x19c
 8000524:	3301      	adds	r3, #1
 8000526:	b29a      	uxth	r2, r3
 8000528:	4b05      	ldr	r3, [pc, #20]	; (8000540 <ALSHREIF_RTOS_CREAT_TASK+0x70>)
 800052a:	f8a3 219c 	strh.w	r2, [r3, #412]	; 0x19c

	TASK->State=Suspend;
 800052e:	687b      	ldr	r3, [r7, #4]
 8000530:	2200      	movs	r2, #0
 8000532:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

}
 8000536:	bf00      	nop
 8000538:	3708      	adds	r7, #8
 800053a:	46bd      	mov	sp, r7
 800053c:	bd80      	pop	{r7, pc}
 800053e:	bf00      	nop
 8000540:	200001d4 	.word	0x200001d4
 8000544:	20000ae0 	.word	0x20000ae0

08000548 <ALSHREIF_RTOS_INIT>:
//=============================== RTOS_INIT =====================================
OS_ERRORS ALSHREIF_RTOS_INIT(){
 8000548:	b580      	push	{r7, lr}
 800054a:	b082      	sub	sp, #8
 800054c:	af00      	add	r7, sp, #0
	OS_ERRORS error =no_error;
 800054e:	2300      	movs	r3, #0
 8000550:	71fb      	strb	r3, [r7, #7]
	//os mode
	OS_CONTROL.OS_MODE=OS_Suspend;
 8000552:	4b12      	ldr	r3, [pc, #72]	; (800059c <ALSHREIF_RTOS_INIT+0x54>)
 8000554:	2200      	movs	r2, #0
 8000556:	f883 21a8 	strb.w	r2, [r3, #424]	; 0x1a8
	//main stack of os
	ALSHREIF_CREATE_MAIN_STACK();
 800055a:	f7ff ff9b 	bl	8000494 <ALSHREIF_CREATE_MAIN_STACK>
	//init ready queue
	OS_FIFO_INIT(&READY_QUEUE,READY_QUEUE_TABLE, TASKS_NUMPER_DEFINE);
 800055e:	2264      	movs	r2, #100	; 0x64
 8000560:	490f      	ldr	r1, [pc, #60]	; (80005a0 <ALSHREIF_RTOS_INIT+0x58>)
 8000562:	4810      	ldr	r0, [pc, #64]	; (80005a4 <ALSHREIF_RTOS_INIT+0x5c>)
 8000564:	f7ff fea2 	bl	80002ac <OS_FIFO_INIT>
	//create idle task
	strcpy(IDLE_TASK.NAME,"idle task");
 8000568:	4b0f      	ldr	r3, [pc, #60]	; (80005a8 <ALSHREIF_RTOS_INIT+0x60>)
 800056a:	4a10      	ldr	r2, [pc, #64]	; (80005ac <ALSHREIF_RTOS_INIT+0x64>)
 800056c:	ca07      	ldmia	r2, {r0, r1, r2}
 800056e:	c303      	stmia	r3!, {r0, r1}
 8000570:	801a      	strh	r2, [r3, #0]
	IDLE_TASK.priority=255;
 8000572:	4b0f      	ldr	r3, [pc, #60]	; (80005b0 <ALSHREIF_RTOS_INIT+0x68>)
 8000574:	22ff      	movs	r2, #255	; 0xff
 8000576:	711a      	strb	r2, [r3, #4]
	IDLE_TASK.TASK_FUNCTION=idle_task_fun;
 8000578:	4b0d      	ldr	r3, [pc, #52]	; (80005b0 <ALSHREIF_RTOS_INIT+0x68>)
 800057a:	4a0e      	ldr	r2, [pc, #56]	; (80005b4 <ALSHREIF_RTOS_INIT+0x6c>)
 800057c:	609a      	str	r2, [r3, #8]
	IDLE_TASK.stack_size=100;
 800057e:	4b0c      	ldr	r3, [pc, #48]	; (80005b0 <ALSHREIF_RTOS_INIT+0x68>)
 8000580:	2264      	movs	r2, #100	; 0x64
 8000582:	601a      	str	r2, [r3, #0]

	ALSHREIF_RTOS_CREAT_TASK(&IDLE_TASK);
 8000584:	480a      	ldr	r0, [pc, #40]	; (80005b0 <ALSHREIF_RTOS_INIT+0x68>)
 8000586:	f7ff ffa3 	bl	80004d0 <ALSHREIF_RTOS_CREAT_TASK>

	IDLE_TASK.State=Suspend;
 800058a:	4b09      	ldr	r3, [pc, #36]	; (80005b0 <ALSHREIF_RTOS_INIT+0x68>)
 800058c:	2200      	movs	r2, #0
 800058e:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

	return error;
 8000592:	79fb      	ldrb	r3, [r7, #7]
}
 8000594:	4618      	mov	r0, r3
 8000596:	3708      	adds	r7, #8
 8000598:	46bd      	mov	sp, r7
 800059a:	bd80      	pop	{r7, pc}
 800059c:	200001d4 	.word	0x200001d4
 80005a0:	20000044 	.word	0x20000044
 80005a4:	200003b0 	.word	0x200003b0
 80005a8:	20000398 	.word	0x20000398
 80005ac:	0800194c 	.word	0x0800194c
 80005b0:	20000380 	.word	0x20000380
 80005b4:	080003fd 	.word	0x080003fd

080005b8 <bubble_sort>:
//===========================================UPDATE_SCEDULER=======================================================
void bubble_sort(){
 80005b8:	b480      	push	{r7}
 80005ba:	b085      	sub	sp, #20
 80005bc:	af00      	add	r7, sp, #0
	unsigned int i, j , n;
	TASK_FRAME_t* temp ;
	n = OS_CONTROL.NUMBER_OF_TASKS;
 80005be:	4b21      	ldr	r3, [pc, #132]	; (8000644 <bubble_sort+0x8c>)
 80005c0:	f8b3 319c 	ldrh.w	r3, [r3, #412]	; 0x19c
 80005c4:	607b      	str	r3, [r7, #4]
	for (i = 0; i < n - 1; i++)
 80005c6:	2300      	movs	r3, #0
 80005c8:	60fb      	str	r3, [r7, #12]
 80005ca:	e030      	b.n	800062e <bubble_sort+0x76>
		for (j = 0; j < n - i - 1; j++)
 80005cc:	2300      	movs	r3, #0
 80005ce:	60bb      	str	r3, [r7, #8]
 80005d0:	e023      	b.n	800061a <bubble_sort+0x62>
			if (OS_CONTROL.OS_TASKS[j]->priority > OS_CONTROL.OS_TASKS[j+1]->priority)
 80005d2:	4a1c      	ldr	r2, [pc, #112]	; (8000644 <bubble_sort+0x8c>)
 80005d4:	68bb      	ldr	r3, [r7, #8]
 80005d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80005da:	791a      	ldrb	r2, [r3, #4]
 80005dc:	68bb      	ldr	r3, [r7, #8]
 80005de:	3301      	adds	r3, #1
 80005e0:	4918      	ldr	r1, [pc, #96]	; (8000644 <bubble_sort+0x8c>)
 80005e2:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80005e6:	791b      	ldrb	r3, [r3, #4]
 80005e8:	429a      	cmp	r2, r3
 80005ea:	d913      	bls.n	8000614 <bubble_sort+0x5c>
			{
				temp =OS_CONTROL.OS_TASKS[j];
 80005ec:	4a15      	ldr	r2, [pc, #84]	; (8000644 <bubble_sort+0x8c>)
 80005ee:	68bb      	ldr	r3, [r7, #8]
 80005f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80005f4:	603b      	str	r3, [r7, #0]
				OS_CONTROL.OS_TASKS[j] =OS_CONTROL.OS_TASKS[j+1] ;
 80005f6:	68bb      	ldr	r3, [r7, #8]
 80005f8:	3301      	adds	r3, #1
 80005fa:	4a12      	ldr	r2, [pc, #72]	; (8000644 <bubble_sort+0x8c>)
 80005fc:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000600:	4910      	ldr	r1, [pc, #64]	; (8000644 <bubble_sort+0x8c>)
 8000602:	68bb      	ldr	r3, [r7, #8]
 8000604:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				OS_CONTROL.OS_TASKS[j+1] = temp ;
 8000608:	68bb      	ldr	r3, [r7, #8]
 800060a:	3301      	adds	r3, #1
 800060c:	490d      	ldr	r1, [pc, #52]	; (8000644 <bubble_sort+0x8c>)
 800060e:	683a      	ldr	r2, [r7, #0]
 8000610:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		for (j = 0; j < n - i - 1; j++)
 8000614:	68bb      	ldr	r3, [r7, #8]
 8000616:	3301      	adds	r3, #1
 8000618:	60bb      	str	r3, [r7, #8]
 800061a:	687a      	ldr	r2, [r7, #4]
 800061c:	68fb      	ldr	r3, [r7, #12]
 800061e:	1ad3      	subs	r3, r2, r3
 8000620:	3b01      	subs	r3, #1
 8000622:	68ba      	ldr	r2, [r7, #8]
 8000624:	429a      	cmp	r2, r3
 8000626:	d3d4      	bcc.n	80005d2 <bubble_sort+0x1a>
	for (i = 0; i < n - 1; i++)
 8000628:	68fb      	ldr	r3, [r7, #12]
 800062a:	3301      	adds	r3, #1
 800062c:	60fb      	str	r3, [r7, #12]
 800062e:	687b      	ldr	r3, [r7, #4]
 8000630:	3b01      	subs	r3, #1
 8000632:	68fa      	ldr	r2, [r7, #12]
 8000634:	429a      	cmp	r2, r3
 8000636:	d3c9      	bcc.n	80005cc <bubble_sort+0x14>
			}

}
 8000638:	bf00      	nop
 800063a:	3714      	adds	r7, #20
 800063c:	46bd      	mov	sp, r7
 800063e:	bc80      	pop	{r7}
 8000640:	4770      	bx	lr
 8000642:	bf00      	nop
 8000644:	200001d4 	.word	0x200001d4

08000648 <free_the_FIFO>:
//=====================
void free_the_FIFO(){
 8000648:	b580      	push	{r7, lr}
 800064a:	b082      	sub	sp, #8
 800064c:	af00      	add	r7, sp, #0
	TASK_FRAME_t* temp;//Because I went to pointer to pointer **
	while(OS_FIFO_DEQUEUE(&READY_QUEUE,&temp) !=FIFO_EMPTY){//Address of the pointer
 800064e:	bf00      	nop
 8000650:	1d3b      	adds	r3, r7, #4
 8000652:	4619      	mov	r1, r3
 8000654:	4804      	ldr	r0, [pc, #16]	; (8000668 <free_the_FIFO+0x20>)
 8000656:	f7ff fe8f 	bl	8000378 <OS_FIFO_DEQUEUE>
 800065a:	4603      	mov	r3, r0
 800065c:	2b03      	cmp	r3, #3
 800065e:	d1f7      	bne.n	8000650 <free_the_FIFO+0x8>

	}
}
 8000660:	bf00      	nop
 8000662:	3708      	adds	r7, #8
 8000664:	46bd      	mov	sp, r7
 8000666:	bd80      	pop	{r7, pc}
 8000668:	200003b0 	.word	0x200003b0

0800066c <ALSHREIF_RTOS_UPDATE_SCEDULER_TABLES>:
//=====================
void ALSHREIF_RTOS_UPDATE_SCEDULER_TABLES(){
 800066c:	b580      	push	{r7, lr}
 800066e:	b084      	sub	sp, #16
 8000670:	af00      	add	r7, sp, #0
	//=====================
	TASK_FRAME_t *NEXT_TASK,*CURENT_TASK;
	uint8_t i=0;
 8000672:	2300      	movs	r3, #0
 8000674:	73fb      	strb	r3, [r7, #15]
	//=====================
	bubble_sort();//Rearrange  the SCEDULER table
 8000676:	f7ff ff9f 	bl	80005b8 <bubble_sort>
	//=====================
	free_the_FIFO(); //free the FIFO
 800067a:	f7ff ffe5 	bl	8000648 <free_the_FIFO>

	//=====================
	//update the FIFO
	while(i<OS_CONTROL.NUMBER_OF_TASKS)
 800067e:	e03d      	b.n	80006fc <ALSHREIF_RTOS_UPDATE_SCEDULER_TABLES+0x90>
	{
		CURENT_TASK=OS_CONTROL.OS_TASKS[i];
 8000680:	7bfb      	ldrb	r3, [r7, #15]
 8000682:	4a24      	ldr	r2, [pc, #144]	; (8000714 <ALSHREIF_RTOS_UPDATE_SCEDULER_TABLES+0xa8>)
 8000684:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000688:	60bb      	str	r3, [r7, #8]
		NEXT_TASK=OS_CONTROL.OS_TASKS[i+1];
 800068a:	7bfb      	ldrb	r3, [r7, #15]
 800068c:	3301      	adds	r3, #1
 800068e:	4a21      	ldr	r2, [pc, #132]	; (8000714 <ALSHREIF_RTOS_UPDATE_SCEDULER_TABLES+0xa8>)
 8000690:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000694:	607b      	str	r3, [r7, #4]

		/*
		 * <<I need only the highest  priority element or all  equal highest priority >>
		 */

		if(CURENT_TASK->State!=Suspend){
 8000696:	68bb      	ldr	r3, [r7, #8]
 8000698:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 800069c:	2b00      	cmp	r3, #0
 800069e:	d02a      	beq.n	80006f6 <ALSHREIF_RTOS_UPDATE_SCEDULER_TABLES+0x8a>
			 * Suspend
			 * wait
			 * >>i++
			 */

			if(NEXT_TASK->State==Suspend){//Suspend or NULL don not care it is the same =0
 80006a0:	687b      	ldr	r3, [r7, #4]
 80006a2:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 80006a6:	2b00      	cmp	r3, #0
 80006a8:	d108      	bne.n	80006bc <ALSHREIF_RTOS_UPDATE_SCEDULER_TABLES+0x50>
				/*
				 * wait go to the fifo
				 * Suspend
				 * */

				OS_FIFO_ENQUEUE(&READY_QUEUE,CURENT_TASK);
 80006aa:	68b9      	ldr	r1, [r7, #8]
 80006ac:	481a      	ldr	r0, [pc, #104]	; (8000718 <ALSHREIF_RTOS_UPDATE_SCEDULER_TABLES+0xac>)
 80006ae:	f7ff fe20 	bl	80002f2 <OS_FIFO_ENQUEUE>
				CURENT_TASK->State=Ready;
 80006b2:	68bb      	ldr	r3, [r7, #8]
 80006b4:	2202      	movs	r2, #2
 80006b6:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
				break;
 80006ba:	e026      	b.n	800070a <ALSHREIF_RTOS_UPDATE_SCEDULER_TABLES+0x9e>
			/*
			 * wait priority =0 >>>go to the fifo
			 * wait priority= 1
			 *
			 * */
			if(CURENT_TASK->priority < NEXT_TASK->priority){
 80006bc:	68bb      	ldr	r3, [r7, #8]
 80006be:	791a      	ldrb	r2, [r3, #4]
 80006c0:	687b      	ldr	r3, [r7, #4]
 80006c2:	791b      	ldrb	r3, [r3, #4]
 80006c4:	429a      	cmp	r2, r3
 80006c6:	d208      	bcs.n	80006da <ALSHREIF_RTOS_UPDATE_SCEDULER_TABLES+0x6e>
				OS_FIFO_ENQUEUE(&READY_QUEUE,CURENT_TASK);
 80006c8:	68b9      	ldr	r1, [r7, #8]
 80006ca:	4813      	ldr	r0, [pc, #76]	; (8000718 <ALSHREIF_RTOS_UPDATE_SCEDULER_TABLES+0xac>)
 80006cc:	f7ff fe11 	bl	80002f2 <OS_FIFO_ENQUEUE>
				CURENT_TASK->State=Ready;
 80006d0:	68bb      	ldr	r3, [r7, #8]
 80006d2:	2202      	movs	r2, #2
 80006d4:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
				break;
 80006d8:	e017      	b.n	800070a <ALSHREIF_RTOS_UPDATE_SCEDULER_TABLES+0x9e>
			 * wait priority =1  go to the fifo
			 * wait priority= 1  go to the fifo
			 *
			 * >>> round robin
			 * */
			else if(CURENT_TASK->priority == NEXT_TASK->priority){
 80006da:	68bb      	ldr	r3, [r7, #8]
 80006dc:	791a      	ldrb	r2, [r3, #4]
 80006de:	687b      	ldr	r3, [r7, #4]
 80006e0:	791b      	ldrb	r3, [r3, #4]
 80006e2:	429a      	cmp	r2, r3
 80006e4:	d107      	bne.n	80006f6 <ALSHREIF_RTOS_UPDATE_SCEDULER_TABLES+0x8a>
				OS_FIFO_ENQUEUE(&READY_QUEUE,CURENT_TASK);
 80006e6:	68b9      	ldr	r1, [r7, #8]
 80006e8:	480b      	ldr	r0, [pc, #44]	; (8000718 <ALSHREIF_RTOS_UPDATE_SCEDULER_TABLES+0xac>)
 80006ea:	f7ff fe02 	bl	80002f2 <OS_FIFO_ENQUEUE>
				CURENT_TASK->State=Ready;
 80006ee:	68bb      	ldr	r3, [r7, #8]
 80006f0:	2202      	movs	r2, #2
 80006f2:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
			}

		}


		i++;
 80006f6:	7bfb      	ldrb	r3, [r7, #15]
 80006f8:	3301      	adds	r3, #1
 80006fa:	73fb      	strb	r3, [r7, #15]
	while(i<OS_CONTROL.NUMBER_OF_TASKS)
 80006fc:	7bfb      	ldrb	r3, [r7, #15]
 80006fe:	b29a      	uxth	r2, r3
 8000700:	4b04      	ldr	r3, [pc, #16]	; (8000714 <ALSHREIF_RTOS_UPDATE_SCEDULER_TABLES+0xa8>)
 8000702:	f8b3 319c 	ldrh.w	r3, [r3, #412]	; 0x19c
 8000706:	429a      	cmp	r2, r3
 8000708:	d3ba      	bcc.n	8000680 <ALSHREIF_RTOS_UPDATE_SCEDULER_TABLES+0x14>
	}
	//end while
}
 800070a:	bf00      	nop
 800070c:	3710      	adds	r7, #16
 800070e:	46bd      	mov	sp, r7
 8000710:	bd80      	pop	{r7, pc}
 8000712:	bf00      	nop
 8000714:	200001d4 	.word	0x200001d4
 8000718:	200003b0 	.word	0x200003b0

0800071c <OS_SVC_SET>:

//======================================== SVC =====================================================

void OS_SVC_SET(_SVC_ID ID){
 800071c:	b480      	push	{r7}
 800071e:	b083      	sub	sp, #12
 8000720:	af00      	add	r7, sp, #0
 8000722:	4603      	mov	r3, r0
 8000724:	71fb      	strb	r3, [r7, #7]

	switch(ID){
 8000726:	79fb      	ldrb	r3, [r7, #7]
 8000728:	2b01      	cmp	r3, #1
 800072a:	d006      	beq.n	800073a <OS_SVC_SET+0x1e>
 800072c:	2b02      	cmp	r3, #2
 800072e:	d006      	beq.n	800073e <OS_SVC_SET+0x22>
 8000730:	2b00      	cmp	r3, #0
 8000732:	d000      	beq.n	8000736 <OS_SVC_SET+0x1a>
		break;
	case Wating_task:
		__asm("SVC #0x02");//wating
		break;
	}
}
 8000734:	e005      	b.n	8000742 <OS_SVC_SET+0x26>
		__asm("SVC #0x0");//ACTIVAT
 8000736:	df00      	svc	0
		break;
 8000738:	e003      	b.n	8000742 <OS_SVC_SET+0x26>
		__asm("SVC #0x01");//TERMINATE
 800073a:	df01      	svc	1
		break;
 800073c:	e001      	b.n	8000742 <OS_SVC_SET+0x26>
		__asm("SVC #0x02");//wating
 800073e:	df02      	svc	2
		break;
 8000740:	bf00      	nop
}
 8000742:	bf00      	nop
 8000744:	370c      	adds	r7, #12
 8000746:	46bd      	mov	sp, r7
 8000748:	bc80      	pop	{r7}
 800074a:	4770      	bx	lr

0800074c <OS_WHATE_NEXT>:
//=====================
void OS_WHATE_NEXT(){
 800074c:	b580      	push	{r7, lr}
 800074e:	af00      	add	r7, sp, #0

	if((READY_QUEUE.count==0)&&(OS_CONTROL.CURENT_TASK->State==Suspend)){
 8000750:	4b21      	ldr	r3, [pc, #132]	; (80007d8 <OS_WHATE_NEXT+0x8c>)
 8000752:	899b      	ldrh	r3, [r3, #12]
 8000754:	2b00      	cmp	r3, #0
 8000756:	d114      	bne.n	8000782 <OS_WHATE_NEXT+0x36>
 8000758:	4b20      	ldr	r3, [pc, #128]	; (80007dc <OS_WHATE_NEXT+0x90>)
 800075a:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 800075e:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8000762:	2b00      	cmp	r3, #0
 8000764:	d10d      	bne.n	8000782 <OS_WHATE_NEXT+0x36>
		OS_FIFO_ENQUEUE(&READY_QUEUE, OS_CONTROL.CURENT_TASK); //go to fifo
 8000766:	4b1d      	ldr	r3, [pc, #116]	; (80007dc <OS_WHATE_NEXT+0x90>)
 8000768:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 800076c:	4619      	mov	r1, r3
 800076e:	481a      	ldr	r0, [pc, #104]	; (80007d8 <OS_WHATE_NEXT+0x8c>)
 8000770:	f7ff fdbf 	bl	80002f2 <OS_FIFO_ENQUEUE>
		OS_CONTROL.NEXT_TASK=OS_CONTROL.CURENT_TASK;
 8000774:	4b19      	ldr	r3, [pc, #100]	; (80007dc <OS_WHATE_NEXT+0x90>)
 8000776:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 800077a:	4a18      	ldr	r2, [pc, #96]	; (80007dc <OS_WHATE_NEXT+0x90>)
 800077c:	f8c2 31a4 	str.w	r3, [r2, #420]	; 0x1a4
		if((OS_CONTROL.CURENT_TASK->priority==OS_CONTROL.NEXT_TASK->priority)&&(OS_CONTROL.CURENT_TASK->State!=Suspend)){
			OS_FIFO_ENQUEUE(&READY_QUEUE, OS_CONTROL.CURENT_TASK);
			OS_CONTROL.CURENT_TASK->State=Ready;
		}
	}
}
 8000780:	e027      	b.n	80007d2 <OS_WHATE_NEXT+0x86>
		OS_FIFO_DEQUEUE(&READY_QUEUE,&OS_CONTROL.NEXT_TASK);
 8000782:	4917      	ldr	r1, [pc, #92]	; (80007e0 <OS_WHATE_NEXT+0x94>)
 8000784:	4814      	ldr	r0, [pc, #80]	; (80007d8 <OS_WHATE_NEXT+0x8c>)
 8000786:	f7ff fdf7 	bl	8000378 <OS_FIFO_DEQUEUE>
		OS_CONTROL.NEXT_TASK->State=Running;
 800078a:	4b14      	ldr	r3, [pc, #80]	; (80007dc <OS_WHATE_NEXT+0x90>)
 800078c:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 8000790:	2203      	movs	r2, #3
 8000792:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
		if((OS_CONTROL.CURENT_TASK->priority==OS_CONTROL.NEXT_TASK->priority)&&(OS_CONTROL.CURENT_TASK->State!=Suspend)){
 8000796:	4b11      	ldr	r3, [pc, #68]	; (80007dc <OS_WHATE_NEXT+0x90>)
 8000798:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 800079c:	791a      	ldrb	r2, [r3, #4]
 800079e:	4b0f      	ldr	r3, [pc, #60]	; (80007dc <OS_WHATE_NEXT+0x90>)
 80007a0:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 80007a4:	791b      	ldrb	r3, [r3, #4]
 80007a6:	429a      	cmp	r2, r3
 80007a8:	d113      	bne.n	80007d2 <OS_WHATE_NEXT+0x86>
 80007aa:	4b0c      	ldr	r3, [pc, #48]	; (80007dc <OS_WHATE_NEXT+0x90>)
 80007ac:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 80007b0:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	d00c      	beq.n	80007d2 <OS_WHATE_NEXT+0x86>
			OS_FIFO_ENQUEUE(&READY_QUEUE, OS_CONTROL.CURENT_TASK);
 80007b8:	4b08      	ldr	r3, [pc, #32]	; (80007dc <OS_WHATE_NEXT+0x90>)
 80007ba:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 80007be:	4619      	mov	r1, r3
 80007c0:	4805      	ldr	r0, [pc, #20]	; (80007d8 <OS_WHATE_NEXT+0x8c>)
 80007c2:	f7ff fd96 	bl	80002f2 <OS_FIFO_ENQUEUE>
			OS_CONTROL.CURENT_TASK->State=Ready;
 80007c6:	4b05      	ldr	r3, [pc, #20]	; (80007dc <OS_WHATE_NEXT+0x90>)
 80007c8:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 80007cc:	2202      	movs	r2, #2
 80007ce:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
}
 80007d2:	bf00      	nop
 80007d4:	bd80      	pop	{r7, pc}
 80007d6:	bf00      	nop
 80007d8:	200003b0 	.word	0x200003b0
 80007dc:	200001d4 	.word	0x200001d4
 80007e0:	20000378 	.word	0x20000378

080007e4 <OS_SVC_SERVICES>:
//======================
void OS_SVC_SERVICES(int* STACK_FRAM_POINTER){
 80007e4:	b580      	push	{r7, lr}
 80007e6:	b084      	sub	sp, #16
 80007e8:	af00      	add	r7, sp, #0
 80007ea:	6078      	str	r0, [r7, #4]
	uint8_t SVC_NUM;
	__asm(   "LDR r0,[r0,#24]\n\t"
 80007ec:	6980      	ldr	r0, [r0, #24]
 80007ee:	f810 0c02 	ldrb.w	r0, [r0, #-2]
 80007f2:	4603      	mov	r3, r0
 80007f4:	73fb      	strb	r3, [r7, #15]
			"LDRB r0,[r0,#-2]\n\t"
			"MOV %0,r0"
			:"=r"(SVC_NUM));
	//SVC_NUM=*((unsigned char*)(((unsigned char*)STACK_FRAM_POINTER[6])-2));
	switch(SVC_NUM){
 80007f6:	7bfb      	ldrb	r3, [r7, #15]
 80007f8:	2b00      	cmp	r3, #0
 80007fa:	db1a      	blt.n	8000832 <OS_SVC_SERVICES+0x4e>
 80007fc:	2b01      	cmp	r3, #1
 80007fe:	dd01      	ble.n	8000804 <OS_SVC_SERVICES+0x20>
 8000800:	2b02      	cmp	r3, #2
		}

		break;
	case Wating_task:

		break;
 8000802:	e016      	b.n	8000832 <OS_SVC_SERVICES+0x4e>
		ALSHREIF_RTOS_UPDATE_SCEDULER_TABLES();//init to know the next task
 8000804:	f7ff ff32 	bl	800066c <ALSHREIF_RTOS_UPDATE_SCEDULER_TABLES>
		if(OS_CONTROL.OS_MODE==OS_Running){
 8000808:	4b0c      	ldr	r3, [pc, #48]	; (800083c <OS_SVC_SERVICES+0x58>)
 800080a:	f893 31a8 	ldrb.w	r3, [r3, #424]	; 0x1a8
 800080e:	2b01      	cmp	r3, #1
 8000810:	d10e      	bne.n	8000830 <OS_SVC_SERVICES+0x4c>
			if(strcmp(OS_CONTROL.CURENT_TASK->NAME,"idle task")!=0){
 8000812:	4b0a      	ldr	r3, [pc, #40]	; (800083c <OS_SVC_SERVICES+0x58>)
 8000814:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8000818:	3318      	adds	r3, #24
 800081a:	4909      	ldr	r1, [pc, #36]	; (8000840 <OS_SVC_SERVICES+0x5c>)
 800081c:	4618      	mov	r0, r3
 800081e:	f7ff fca7 	bl	8000170 <strcmp>
 8000822:	4603      	mov	r3, r0
 8000824:	2b00      	cmp	r3, #0
 8000826:	d003      	beq.n	8000830 <OS_SVC_SERVICES+0x4c>
				OS_WHATE_NEXT();//to know the next task
 8000828:	f7ff ff90 	bl	800074c <OS_WHATE_NEXT>
				OS_TRIGDER_PENDSV();//to make context switching
 800082c:	f7ff fd28 	bl	8000280 <OS_TRIGDER_PENDSV>
		break;
 8000830:	bf00      	nop

	}


}
 8000832:	bf00      	nop
 8000834:	3710      	adds	r7, #16
 8000836:	46bd      	mov	sp, r7
 8000838:	bd80      	pop	{r7, pc}
 800083a:	bf00      	nop
 800083c:	200001d4 	.word	0x200001d4
 8000840:	0800194c 	.word	0x0800194c

08000844 <PendSV_Handler>:
	 * R2
	 * R1
	 * R0
	 * >>>>PSP current because it comes from thread mode
	 */
	OS_get_PSP_stack(OS_CONTROL.CURENT_TASK->_PSP_STACK_CURENT);//PSP-->_PSP_STACK_CURENT
 8000844:	4b6f      	ldr	r3, [pc, #444]	; (8000a04 <PendSV_Handler+0x1c0>)
 8000846:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 800084a:	f3ef 8009 	mrs	r0, PSP
 800084e:	4602      	mov	r2, r0
 8000850:	615a      	str	r2, [r3, #20]
	 * r9
	 * r10
	 * r11
	 * */
	//context SAVE
	OS_CONTROL.CURENT_TASK->_PSP_STACK_CURENT--;
 8000852:	4b6c      	ldr	r3, [pc, #432]	; (8000a04 <PendSV_Handler+0x1c0>)
 8000854:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8000858:	695a      	ldr	r2, [r3, #20]
 800085a:	3a04      	subs	r2, #4
 800085c:	615a      	str	r2, [r3, #20]
	__asm volatile("mov %0,r4 " : "=r" (*(OS_CONTROL.CURENT_TASK->_PSP_STACK_CURENT))  );
 800085e:	4b69      	ldr	r3, [pc, #420]	; (8000a04 <PendSV_Handler+0x1c0>)
 8000860:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8000864:	695b      	ldr	r3, [r3, #20]
 8000866:	4622      	mov	r2, r4
 8000868:	601a      	str	r2, [r3, #0]
	OS_CONTROL.CURENT_TASK->_PSP_STACK_CURENT-- ;
 800086a:	4b66      	ldr	r3, [pc, #408]	; (8000a04 <PendSV_Handler+0x1c0>)
 800086c:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8000870:	695a      	ldr	r2, [r3, #20]
 8000872:	3a04      	subs	r2, #4
 8000874:	615a      	str	r2, [r3, #20]
	__asm volatile("mov %0,r5 " : "=r" (*(OS_CONTROL.CURENT_TASK->_PSP_STACK_CURENT))  );
 8000876:	4b63      	ldr	r3, [pc, #396]	; (8000a04 <PendSV_Handler+0x1c0>)
 8000878:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 800087c:	695b      	ldr	r3, [r3, #20]
 800087e:	462a      	mov	r2, r5
 8000880:	601a      	str	r2, [r3, #0]
	OS_CONTROL.CURENT_TASK->_PSP_STACK_CURENT-- ;
 8000882:	4b60      	ldr	r3, [pc, #384]	; (8000a04 <PendSV_Handler+0x1c0>)
 8000884:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8000888:	695a      	ldr	r2, [r3, #20]
 800088a:	3a04      	subs	r2, #4
 800088c:	615a      	str	r2, [r3, #20]
	__asm volatile("mov %0,r6 " : "=r" (*(OS_CONTROL.CURENT_TASK->_PSP_STACK_CURENT))  );
 800088e:	4b5d      	ldr	r3, [pc, #372]	; (8000a04 <PendSV_Handler+0x1c0>)
 8000890:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8000894:	695b      	ldr	r3, [r3, #20]
 8000896:	4632      	mov	r2, r6
 8000898:	601a      	str	r2, [r3, #0]
	OS_CONTROL.CURENT_TASK->_PSP_STACK_CURENT-- ;
 800089a:	4b5a      	ldr	r3, [pc, #360]	; (8000a04 <PendSV_Handler+0x1c0>)
 800089c:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 80008a0:	695a      	ldr	r2, [r3, #20]
 80008a2:	3a04      	subs	r2, #4
 80008a4:	615a      	str	r2, [r3, #20]
	__asm volatile("mov %0,r7 " : "=r" (*(OS_CONTROL.CURENT_TASK->_PSP_STACK_CURENT))  );
 80008a6:	4b57      	ldr	r3, [pc, #348]	; (8000a04 <PendSV_Handler+0x1c0>)
 80008a8:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 80008ac:	695b      	ldr	r3, [r3, #20]
 80008ae:	463a      	mov	r2, r7
 80008b0:	601a      	str	r2, [r3, #0]
	OS_CONTROL.CURENT_TASK->_PSP_STACK_CURENT-- ;
 80008b2:	4b54      	ldr	r3, [pc, #336]	; (8000a04 <PendSV_Handler+0x1c0>)
 80008b4:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 80008b8:	695a      	ldr	r2, [r3, #20]
 80008ba:	3a04      	subs	r2, #4
 80008bc:	615a      	str	r2, [r3, #20]
	__asm volatile("mov %0,r8 " : "=r" (*(OS_CONTROL.CURENT_TASK->_PSP_STACK_CURENT))  );
 80008be:	4b51      	ldr	r3, [pc, #324]	; (8000a04 <PendSV_Handler+0x1c0>)
 80008c0:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 80008c4:	695b      	ldr	r3, [r3, #20]
 80008c6:	4642      	mov	r2, r8
 80008c8:	601a      	str	r2, [r3, #0]
	OS_CONTROL.CURENT_TASK->_PSP_STACK_CURENT-- ;
 80008ca:	4b4e      	ldr	r3, [pc, #312]	; (8000a04 <PendSV_Handler+0x1c0>)
 80008cc:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 80008d0:	695a      	ldr	r2, [r3, #20]
 80008d2:	3a04      	subs	r2, #4
 80008d4:	615a      	str	r2, [r3, #20]
	__asm volatile("mov %0,r9 " : "=r" (*(OS_CONTROL.CURENT_TASK->_PSP_STACK_CURENT))  );
 80008d6:	4b4b      	ldr	r3, [pc, #300]	; (8000a04 <PendSV_Handler+0x1c0>)
 80008d8:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 80008dc:	695b      	ldr	r3, [r3, #20]
 80008de:	464a      	mov	r2, r9
 80008e0:	601a      	str	r2, [r3, #0]
	OS_CONTROL.CURENT_TASK->_PSP_STACK_CURENT-- ;
 80008e2:	4b48      	ldr	r3, [pc, #288]	; (8000a04 <PendSV_Handler+0x1c0>)
 80008e4:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 80008e8:	695a      	ldr	r2, [r3, #20]
 80008ea:	3a04      	subs	r2, #4
 80008ec:	615a      	str	r2, [r3, #20]
	__asm volatile("mov %0,r10 " : "=r" (*(OS_CONTROL.CURENT_TASK->_PSP_STACK_CURENT))  );
 80008ee:	4b45      	ldr	r3, [pc, #276]	; (8000a04 <PendSV_Handler+0x1c0>)
 80008f0:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 80008f4:	695b      	ldr	r3, [r3, #20]
 80008f6:	4652      	mov	r2, sl
 80008f8:	601a      	str	r2, [r3, #0]
	OS_CONTROL.CURENT_TASK->_PSP_STACK_CURENT-- ;
 80008fa:	4b42      	ldr	r3, [pc, #264]	; (8000a04 <PendSV_Handler+0x1c0>)
 80008fc:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8000900:	695a      	ldr	r2, [r3, #20]
 8000902:	3a04      	subs	r2, #4
 8000904:	615a      	str	r2, [r3, #20]
	__asm volatile("mov %0,r11 " : "=r" (*(OS_CONTROL.CURENT_TASK->_PSP_STACK_CURENT))  );
 8000906:	4b3f      	ldr	r3, [pc, #252]	; (8000a04 <PendSV_Handler+0x1c0>)
 8000908:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 800090c:	695b      	ldr	r3, [r3, #20]
 800090e:	465a      	mov	r2, fp
 8000910:	601a      	str	r2, [r3, #0]

	// now (OS_CONTROL.CURENT_TASK->_PSP_STACK_CURENT) will save this address to the next execute of this task
	//and it will enter to make BACK context switching in the next call back :)

	//@context tasks
	if (OS_CONTROL.NEXT_TASK != NULL){
 8000912:	4b3c      	ldr	r3, [pc, #240]	; (8000a04 <PendSV_Handler+0x1c0>)
 8000914:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 8000918:	2b00      	cmp	r3, #0
 800091a:	d009      	beq.n	8000930 <PendSV_Handler+0xec>
		OS_CONTROL.CURENT_TASK = OS_CONTROL.NEXT_TASK;
 800091c:	4b39      	ldr	r3, [pc, #228]	; (8000a04 <PendSV_Handler+0x1c0>)
 800091e:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 8000922:	4a38      	ldr	r2, [pc, #224]	; (8000a04 <PendSV_Handler+0x1c0>)
 8000924:	f8c2 31a0 	str.w	r3, [r2, #416]	; 0x1a0
		OS_CONTROL.NEXT_TASK = NULL ;
 8000928:	4b36      	ldr	r3, [pc, #216]	; (8000a04 <PendSV_Handler+0x1c0>)
 800092a:	2200      	movs	r2, #0
 800092c:	f8c3 21a4 	str.w	r2, [r3, #420]	; 0x1a4
	 * r8
	 * r9
	 * r10
	 * r11
	 * */
	__asm volatile("mov r11,%0 " : : "r" (*(OS_CONTROL.CURENT_TASK->_PSP_STACK_CURENT)) );//it stored from the last context :) @context tasks
 8000930:	4b34      	ldr	r3, [pc, #208]	; (8000a04 <PendSV_Handler+0x1c0>)
 8000932:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8000936:	695b      	ldr	r3, [r3, #20]
 8000938:	681b      	ldr	r3, [r3, #0]
 800093a:	469b      	mov	fp, r3
	OS_CONTROL.CURENT_TASK->_PSP_STACK_CURENT++ ;
 800093c:	4b31      	ldr	r3, [pc, #196]	; (8000a04 <PendSV_Handler+0x1c0>)
 800093e:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8000942:	695a      	ldr	r2, [r3, #20]
 8000944:	3204      	adds	r2, #4
 8000946:	615a      	str	r2, [r3, #20]
	__asm volatile("mov r10,%0 " : : "r" (*(OS_CONTROL.CURENT_TASK->_PSP_STACK_CURENT)) );
 8000948:	4b2e      	ldr	r3, [pc, #184]	; (8000a04 <PendSV_Handler+0x1c0>)
 800094a:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 800094e:	695b      	ldr	r3, [r3, #20]
 8000950:	681b      	ldr	r3, [r3, #0]
 8000952:	469a      	mov	sl, r3
	OS_CONTROL.CURENT_TASK->_PSP_STACK_CURENT++ ;
 8000954:	4b2b      	ldr	r3, [pc, #172]	; (8000a04 <PendSV_Handler+0x1c0>)
 8000956:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 800095a:	695a      	ldr	r2, [r3, #20]
 800095c:	3204      	adds	r2, #4
 800095e:	615a      	str	r2, [r3, #20]
	__asm volatile("mov r9,%0 " : : "r" (*(OS_CONTROL.CURENT_TASK->_PSP_STACK_CURENT))  );
 8000960:	4b28      	ldr	r3, [pc, #160]	; (8000a04 <PendSV_Handler+0x1c0>)
 8000962:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8000966:	695b      	ldr	r3, [r3, #20]
 8000968:	681b      	ldr	r3, [r3, #0]
 800096a:	4699      	mov	r9, r3
	OS_CONTROL.CURENT_TASK->_PSP_STACK_CURENT++ ;
 800096c:	4b25      	ldr	r3, [pc, #148]	; (8000a04 <PendSV_Handler+0x1c0>)
 800096e:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8000972:	695a      	ldr	r2, [r3, #20]
 8000974:	3204      	adds	r2, #4
 8000976:	615a      	str	r2, [r3, #20]
	__asm volatile("mov r8,%0 " : : "r" (*(OS_CONTROL.CURENT_TASK->_PSP_STACK_CURENT))  );
 8000978:	4b22      	ldr	r3, [pc, #136]	; (8000a04 <PendSV_Handler+0x1c0>)
 800097a:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 800097e:	695b      	ldr	r3, [r3, #20]
 8000980:	681b      	ldr	r3, [r3, #0]
 8000982:	4698      	mov	r8, r3
	OS_CONTROL.CURENT_TASK->_PSP_STACK_CURENT++ ;
 8000984:	4b1f      	ldr	r3, [pc, #124]	; (8000a04 <PendSV_Handler+0x1c0>)
 8000986:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 800098a:	695a      	ldr	r2, [r3, #20]
 800098c:	3204      	adds	r2, #4
 800098e:	615a      	str	r2, [r3, #20]
	__asm volatile("mov r7,%0 " : : "r" (*(OS_CONTROL.CURENT_TASK->_PSP_STACK_CURENT))  );
 8000990:	4b1c      	ldr	r3, [pc, #112]	; (8000a04 <PendSV_Handler+0x1c0>)
 8000992:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8000996:	695b      	ldr	r3, [r3, #20]
 8000998:	681b      	ldr	r3, [r3, #0]
 800099a:	461f      	mov	r7, r3
	OS_CONTROL.CURENT_TASK->_PSP_STACK_CURENT++ ;
 800099c:	4b19      	ldr	r3, [pc, #100]	; (8000a04 <PendSV_Handler+0x1c0>)
 800099e:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 80009a2:	695a      	ldr	r2, [r3, #20]
 80009a4:	3204      	adds	r2, #4
 80009a6:	615a      	str	r2, [r3, #20]
	__asm volatile("mov r6,%0 " : : "r" (*(OS_CONTROL.CURENT_TASK->_PSP_STACK_CURENT))  );
 80009a8:	4b16      	ldr	r3, [pc, #88]	; (8000a04 <PendSV_Handler+0x1c0>)
 80009aa:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 80009ae:	695b      	ldr	r3, [r3, #20]
 80009b0:	681b      	ldr	r3, [r3, #0]
 80009b2:	461e      	mov	r6, r3
	OS_CONTROL.CURENT_TASK->_PSP_STACK_CURENT++ ;
 80009b4:	4b13      	ldr	r3, [pc, #76]	; (8000a04 <PendSV_Handler+0x1c0>)
 80009b6:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 80009ba:	695a      	ldr	r2, [r3, #20]
 80009bc:	3204      	adds	r2, #4
 80009be:	615a      	str	r2, [r3, #20]
	__asm volatile("mov r5,%0 " : : "r" (*(OS_CONTROL.CURENT_TASK->_PSP_STACK_CURENT))  );
 80009c0:	4b10      	ldr	r3, [pc, #64]	; (8000a04 <PendSV_Handler+0x1c0>)
 80009c2:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 80009c6:	695b      	ldr	r3, [r3, #20]
 80009c8:	681b      	ldr	r3, [r3, #0]
 80009ca:	461d      	mov	r5, r3
	OS_CONTROL.CURENT_TASK->_PSP_STACK_CURENT++ ;
 80009cc:	4b0d      	ldr	r3, [pc, #52]	; (8000a04 <PendSV_Handler+0x1c0>)
 80009ce:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 80009d2:	695a      	ldr	r2, [r3, #20]
 80009d4:	3204      	adds	r2, #4
 80009d6:	615a      	str	r2, [r3, #20]
	__asm volatile("mov r4,%0 " : : "r" (*(OS_CONTROL.CURENT_TASK->_PSP_STACK_CURENT))  );
 80009d8:	4b0a      	ldr	r3, [pc, #40]	; (8000a04 <PendSV_Handler+0x1c0>)
 80009da:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 80009de:	695b      	ldr	r3, [r3, #20]
 80009e0:	681b      	ldr	r3, [r3, #0]
 80009e2:	461c      	mov	r4, r3
	OS_CONTROL.CURENT_TASK->_PSP_STACK_CURENT++ ;
 80009e4:	4b07      	ldr	r3, [pc, #28]	; (8000a04 <PendSV_Handler+0x1c0>)
 80009e6:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 80009ea:	695a      	ldr	r2, [r3, #20]
 80009ec:	3204      	adds	r2, #4
 80009ee:	615a      	str	r2, [r3, #20]
	 * R2
	 * R1
	 * R0
	 * >>>>PSP current because it comes from thread mode
	 */
	OS_set_PSP_stack(OS_CONTROL.CURENT_TASK->_PSP_STACK_CURENT);//we but the PSP with current psp to force the cpu making this task context
 80009f0:	4b04      	ldr	r3, [pc, #16]	; (8000a04 <PendSV_Handler+0x1c0>)
 80009f2:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 80009f6:	695b      	ldr	r3, [r3, #20]
 80009f8:	4618      	mov	r0, r3
 80009fa:	f380 8809 	msr	PSP, r0
	__asm volatile("BX LR");//make cpu context back
 80009fe:	4770      	bx	lr
}
 8000a00:	bf00      	nop
 8000a02:	bf00      	nop
 8000a04:	200001d4 	.word	0x200001d4

08000a08 <ALSHREIF_RTOS_ACTIVAT_TASK>:





void ALSHREIF_RTOS_ACTIVAT_TASK(TASK_FRAME_t* TASK){
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	b082      	sub	sp, #8
 8000a0c:	af00      	add	r7, sp, #0
 8000a0e:	6078      	str	r0, [r7, #4]
	TASK->State=Wating;
 8000a10:	687b      	ldr	r3, [r7, #4]
 8000a12:	2201      	movs	r2, #1
 8000a14:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	OS_SVC_SET(SVC_ACTIVAT_task);
 8000a18:	2000      	movs	r0, #0
 8000a1a:	f7ff fe7f 	bl	800071c <OS_SVC_SET>

}
 8000a1e:	bf00      	nop
 8000a20:	3708      	adds	r7, #8
 8000a22:	46bd      	mov	sp, r7
 8000a24:	bd80      	pop	{r7, pc}
	...

08000a28 <ALSHREIF_RTOS_START_OS>:





void ALSHREIF_RTOS_START_OS(){
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	af00      	add	r7, sp, #0
	OS_CONTROL.OS_MODE=OS_Running;//mode
 8000a2c:	4b13      	ldr	r3, [pc, #76]	; (8000a7c <ALSHREIF_RTOS_START_OS+0x54>)
 8000a2e:	2201      	movs	r2, #1
 8000a30:	f883 21a8 	strb.w	r2, [r3, #424]	; 0x1a8

	OS_CONTROL.CURENT_TASK=&IDLE_TASK;//set current task
 8000a34:	4b11      	ldr	r3, [pc, #68]	; (8000a7c <ALSHREIF_RTOS_START_OS+0x54>)
 8000a36:	4a12      	ldr	r2, [pc, #72]	; (8000a80 <ALSHREIF_RTOS_START_OS+0x58>)
 8000a38:	f8c3 21a0 	str.w	r2, [r3, #416]	; 0x1a0
	ALSHREIF_RTOS_ACTIVAT_TASK(&IDLE_TASK);//activate idle task
 8000a3c:	4810      	ldr	r0, [pc, #64]	; (8000a80 <ALSHREIF_RTOS_START_OS+0x58>)
 8000a3e:	f7ff ffe3 	bl	8000a08 <ALSHREIF_RTOS_ACTIVAT_TASK>
	TIMER_START();//set timer every one m second
 8000a42:	f7ff fc2b 	bl	800029c <TIMER_START>
	OS_set_PSP_stack(OS_CONTROL.CURENT_TASK->_PSP_STACK_TOP);
 8000a46:	4b0d      	ldr	r3, [pc, #52]	; (8000a7c <ALSHREIF_RTOS_START_OS+0x54>)
 8000a48:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8000a4c:	68db      	ldr	r3, [r3, #12]
 8000a4e:	4618      	mov	r0, r3
 8000a50:	f380 8809 	msr	PSP, r0
	OS_SP2_PSP;
 8000a54:	f3ef 8014 	mrs	r0, CONTROL
 8000a58:	f040 0002 	orr.w	r0, r0, #2
 8000a5c:	f380 8814 	msr	CONTROL, r0
	OS_CHANGE_CPU_UNPRIVILDEG;
 8000a60:	f3ef 8314 	mrs	r3, CONTROL
 8000a64:	f043 0301 	orr.w	r3, r3, #1
 8000a68:	f383 8814 	msr	CONTROL, r3

	OS_CONTROL.CURENT_TASK->TASK_FUNCTION();
 8000a6c:	4b03      	ldr	r3, [pc, #12]	; (8000a7c <ALSHREIF_RTOS_START_OS+0x54>)
 8000a6e:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8000a72:	689b      	ldr	r3, [r3, #8]
 8000a74:	4798      	blx	r3
}
 8000a76:	bf00      	nop
 8000a78:	bd80      	pop	{r7, pc}
 8000a7a:	bf00      	nop
 8000a7c:	200001d4 	.word	0x200001d4
 8000a80:	20000380 	.word	0x20000380

08000a84 <SysTick_Handler>:
uint8_t T_SYStick=0;
void SysTick_Handler(){
 8000a84:	b580      	push	{r7, lr}
 8000a86:	af00      	add	r7, sp, #0
	OS_WHATE_NEXT();//to know the next task
 8000a88:	f7ff fe60 	bl	800074c <OS_WHATE_NEXT>
	//=====
	OS_TRIGDER_PENDSV();//to make context switching
 8000a8c:	f7ff fbf8 	bl	8000280 <OS_TRIGDER_PENDSV>

	T_SYStick^=1;
 8000a90:	4b04      	ldr	r3, [pc, #16]	; (8000aa4 <SysTick_Handler+0x20>)
 8000a92:	781b      	ldrb	r3, [r3, #0]
 8000a94:	f083 0301 	eor.w	r3, r3, #1
 8000a98:	b2da      	uxtb	r2, r3
 8000a9a:	4b02      	ldr	r3, [pc, #8]	; (8000aa4 <SysTick_Handler+0x20>)
 8000a9c:	701a      	strb	r2, [r3, #0]
}
 8000a9e:	bf00      	nop
 8000aa0:	bd80      	pop	{r7, pc}
 8000aa2:	bf00      	nop
 8000aa4:	2000003d 	.word	0x2000003d

08000aa8 <getposition>:
#include "STM32f103c6.h"
#include "GPIO_DRIVER.h"
uint8_t getposition(uint16_t pin_num){
 8000aa8:	b480      	push	{r7}
 8000aaa:	b085      	sub	sp, #20
 8000aac:	af00      	add	r7, sp, #0
 8000aae:	4603      	mov	r3, r0
 8000ab0:	80fb      	strh	r3, [r7, #6]
	uint8_t rval;
	if(pin_num == pin0){
 8000ab2:	88fb      	ldrh	r3, [r7, #6]
 8000ab4:	2b00      	cmp	r3, #0
 8000ab6:	d101      	bne.n	8000abc <getposition+0x14>
		rval =0;
 8000ab8:	2300      	movs	r3, #0
 8000aba:	73fb      	strb	r3, [r7, #15]
	}
	if(pin_num == pin1){
 8000abc:	88fb      	ldrh	r3, [r7, #6]
 8000abe:	2b01      	cmp	r3, #1
 8000ac0:	d101      	bne.n	8000ac6 <getposition+0x1e>
		rval =4;
 8000ac2:	2304      	movs	r3, #4
 8000ac4:	73fb      	strb	r3, [r7, #15]
	}
	if(pin_num == pin2){
 8000ac6:	88fb      	ldrh	r3, [r7, #6]
 8000ac8:	2b02      	cmp	r3, #2
 8000aca:	d101      	bne.n	8000ad0 <getposition+0x28>
		rval =8;
 8000acc:	2308      	movs	r3, #8
 8000ace:	73fb      	strb	r3, [r7, #15]
	}
	if(pin_num == pin3){
 8000ad0:	88fb      	ldrh	r3, [r7, #6]
 8000ad2:	2b03      	cmp	r3, #3
 8000ad4:	d101      	bne.n	8000ada <getposition+0x32>
		rval =12;
 8000ad6:	230c      	movs	r3, #12
 8000ad8:	73fb      	strb	r3, [r7, #15]
	}
	if(pin_num == pin4){
 8000ada:	88fb      	ldrh	r3, [r7, #6]
 8000adc:	2b04      	cmp	r3, #4
 8000ade:	d101      	bne.n	8000ae4 <getposition+0x3c>
		rval =16;
 8000ae0:	2310      	movs	r3, #16
 8000ae2:	73fb      	strb	r3, [r7, #15]
	}
	if(pin_num == pin5){
 8000ae4:	88fb      	ldrh	r3, [r7, #6]
 8000ae6:	2b05      	cmp	r3, #5
 8000ae8:	d101      	bne.n	8000aee <getposition+0x46>
		rval =20;
 8000aea:	2314      	movs	r3, #20
 8000aec:	73fb      	strb	r3, [r7, #15]
	}
	if(pin_num == pin6){
 8000aee:	88fb      	ldrh	r3, [r7, #6]
 8000af0:	2b06      	cmp	r3, #6
 8000af2:	d101      	bne.n	8000af8 <getposition+0x50>
		rval =24;
 8000af4:	2318      	movs	r3, #24
 8000af6:	73fb      	strb	r3, [r7, #15]
	}
	if(pin_num == pin7){
 8000af8:	88fb      	ldrh	r3, [r7, #6]
 8000afa:	2b07      	cmp	r3, #7
 8000afc:	d101      	bne.n	8000b02 <getposition+0x5a>
		rval =28;
 8000afe:	231c      	movs	r3, #28
 8000b00:	73fb      	strb	r3, [r7, #15]
	}
	if(pin_num == pin8){
 8000b02:	88fb      	ldrh	r3, [r7, #6]
 8000b04:	2b08      	cmp	r3, #8
 8000b06:	d101      	bne.n	8000b0c <getposition+0x64>
		rval =0;
 8000b08:	2300      	movs	r3, #0
 8000b0a:	73fb      	strb	r3, [r7, #15]
	}
	if(pin_num == pin9){
 8000b0c:	88fb      	ldrh	r3, [r7, #6]
 8000b0e:	2b09      	cmp	r3, #9
 8000b10:	d101      	bne.n	8000b16 <getposition+0x6e>
		rval =4;
 8000b12:	2304      	movs	r3, #4
 8000b14:	73fb      	strb	r3, [r7, #15]
	}
	if(pin_num == pin10){
 8000b16:	88fb      	ldrh	r3, [r7, #6]
 8000b18:	2b0a      	cmp	r3, #10
 8000b1a:	d101      	bne.n	8000b20 <getposition+0x78>
		rval =8;
 8000b1c:	2308      	movs	r3, #8
 8000b1e:	73fb      	strb	r3, [r7, #15]
	}
	if(pin_num == pin11){
 8000b20:	88fb      	ldrh	r3, [r7, #6]
 8000b22:	2b0b      	cmp	r3, #11
 8000b24:	d101      	bne.n	8000b2a <getposition+0x82>
		rval =12;
 8000b26:	230c      	movs	r3, #12
 8000b28:	73fb      	strb	r3, [r7, #15]
	}
	if(pin_num == pin12){
 8000b2a:	88fb      	ldrh	r3, [r7, #6]
 8000b2c:	2b0c      	cmp	r3, #12
 8000b2e:	d101      	bne.n	8000b34 <getposition+0x8c>
		rval =16;
 8000b30:	2310      	movs	r3, #16
 8000b32:	73fb      	strb	r3, [r7, #15]
	}
	if(pin_num == pin13){
 8000b34:	88fb      	ldrh	r3, [r7, #6]
 8000b36:	2b0d      	cmp	r3, #13
 8000b38:	d101      	bne.n	8000b3e <getposition+0x96>
		rval =20;
 8000b3a:	2314      	movs	r3, #20
 8000b3c:	73fb      	strb	r3, [r7, #15]
	}
	if(pin_num == pin14){
 8000b3e:	88fb      	ldrh	r3, [r7, #6]
 8000b40:	2b0e      	cmp	r3, #14
 8000b42:	d101      	bne.n	8000b48 <getposition+0xa0>
		rval =24;
 8000b44:	2318      	movs	r3, #24
 8000b46:	73fb      	strb	r3, [r7, #15]
	}
	if(pin_num == pin15){
 8000b48:	88fb      	ldrh	r3, [r7, #6]
 8000b4a:	2b0f      	cmp	r3, #15
 8000b4c:	d101      	bne.n	8000b52 <getposition+0xaa>
		rval =28;
 8000b4e:	231c      	movs	r3, #28
 8000b50:	73fb      	strb	r3, [r7, #15]
	}
	return rval;
 8000b52:	7bfb      	ldrb	r3, [r7, #15]


}
 8000b54:	4618      	mov	r0, r3
 8000b56:	3714      	adds	r7, #20
 8000b58:	46bd      	mov	sp, r7
 8000b5a:	bc80      	pop	{r7}
 8000b5c:	4770      	bx	lr
	...

08000b60 <pinmode>:
// * @param [in] - GPIOx: where x can be (A...E Depending on device used) to select the GPIO Peripheral
// * @param [in] - pin: pin name
// * @param [in] - pinmode:mode of the pin
// * @retval -none
// * Note-
void pinmode(GPIO_typeDef* GPIOx,uint16_t pin,uint32_t pinmode){
 8000b60:	b580      	push	{r7, lr}
 8000b62:	b084      	sub	sp, #16
 8000b64:	af00      	add	r7, sp, #0
 8000b66:	60f8      	str	r0, [r7, #12]
 8000b68:	460b      	mov	r3, r1
 8000b6a:	607a      	str	r2, [r7, #4]
 8000b6c:	817b      	strh	r3, [r7, #10]
	if(GPIOx==GPIOA){
 8000b6e:	68fb      	ldr	r3, [r7, #12]
 8000b70:	4a69      	ldr	r2, [pc, #420]	; (8000d18 <pinmode+0x1b8>)
 8000b72:	4293      	cmp	r3, r2
 8000b74:	d106      	bne.n	8000b84 <pinmode+0x24>
		GPIOA_Clock_Enable();
 8000b76:	4b69      	ldr	r3, [pc, #420]	; (8000d1c <pinmode+0x1bc>)
 8000b78:	699b      	ldr	r3, [r3, #24]
 8000b7a:	4a68      	ldr	r2, [pc, #416]	; (8000d1c <pinmode+0x1bc>)
 8000b7c:	f043 0304 	orr.w	r3, r3, #4
 8000b80:	6193      	str	r3, [r2, #24]
 8000b82:	e010      	b.n	8000ba6 <pinmode+0x46>

	}
	else if(GPIOx==GPIOB){
 8000b84:	68fb      	ldr	r3, [r7, #12]
 8000b86:	4a66      	ldr	r2, [pc, #408]	; (8000d20 <pinmode+0x1c0>)
 8000b88:	4293      	cmp	r3, r2
 8000b8a:	d106      	bne.n	8000b9a <pinmode+0x3a>
		GPIOB_Clock_Enable();
 8000b8c:	4b63      	ldr	r3, [pc, #396]	; (8000d1c <pinmode+0x1bc>)
 8000b8e:	699b      	ldr	r3, [r3, #24]
 8000b90:	4a62      	ldr	r2, [pc, #392]	; (8000d1c <pinmode+0x1bc>)
 8000b92:	f043 0308 	orr.w	r3, r3, #8
 8000b96:	6193      	str	r3, [r2, #24]
 8000b98:	e005      	b.n	8000ba6 <pinmode+0x46>

	}
	else{
		GPIOC_Clock_Enable();
 8000b9a:	4b60      	ldr	r3, [pc, #384]	; (8000d1c <pinmode+0x1bc>)
 8000b9c:	699b      	ldr	r3, [r3, #24]
 8000b9e:	4a5f      	ldr	r2, [pc, #380]	; (8000d1c <pinmode+0x1bc>)
 8000ba0:	f043 0310 	orr.w	r3, r3, #16
 8000ba4:	6193      	str	r3, [r2, #24]
	}

	if(pin<8){
 8000ba6:	897b      	ldrh	r3, [r7, #10]
 8000ba8:	2b07      	cmp	r3, #7
 8000baa:	d856      	bhi.n	8000c5a <pinmode+0xfa>
		GPIOx->GPIOx_CRL &=~(0xf<<(getposition(pin)));
 8000bac:	897b      	ldrh	r3, [r7, #10]
 8000bae:	4618      	mov	r0, r3
 8000bb0:	f7ff ff7a 	bl	8000aa8 <getposition>
 8000bb4:	4603      	mov	r3, r0
 8000bb6:	461a      	mov	r2, r3
 8000bb8:	230f      	movs	r3, #15
 8000bba:	4093      	lsls	r3, r2
 8000bbc:	43da      	mvns	r2, r3
 8000bbe:	68fb      	ldr	r3, [r7, #12]
 8000bc0:	681b      	ldr	r3, [r3, #0]
 8000bc2:	401a      	ands	r2, r3
 8000bc4:	68fb      	ldr	r3, [r7, #12]
 8000bc6:	601a      	str	r2, [r3, #0]

		if((pinmode==GPIO_MODE_INPUT_PD)||(pinmode==GPIO_MODE_INPUT_PU)){
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	2b08      	cmp	r3, #8
 8000bcc:	d002      	beq.n	8000bd4 <pinmode+0x74>
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	2b18      	cmp	r3, #24
 8000bd2:	d133      	bne.n	8000c3c <pinmode+0xdc>
			if(pinmode == GPIO_MODE_INPUT_PU){
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	2b18      	cmp	r3, #24
 8000bd8:	d117      	bne.n	8000c0a <pinmode+0xaa>
				GPIOx->GPIOx_CRL |=(0b1000<<(getposition(pin)));
 8000bda:	897b      	ldrh	r3, [r7, #10]
 8000bdc:	4618      	mov	r0, r3
 8000bde:	f7ff ff63 	bl	8000aa8 <getposition>
 8000be2:	4603      	mov	r3, r0
 8000be4:	461a      	mov	r2, r3
 8000be6:	2308      	movs	r3, #8
 8000be8:	fa03 f202 	lsl.w	r2, r3, r2
 8000bec:	68fb      	ldr	r3, [r7, #12]
 8000bee:	681b      	ldr	r3, [r3, #0]
 8000bf0:	431a      	orrs	r2, r3
 8000bf2:	68fb      	ldr	r3, [r7, #12]
 8000bf4:	601a      	str	r2, [r3, #0]
				GPIOx->GPIOx_ODR |= (1<<pin);
 8000bf6:	68fb      	ldr	r3, [r7, #12]
 8000bf8:	68db      	ldr	r3, [r3, #12]
 8000bfa:	897a      	ldrh	r2, [r7, #10]
 8000bfc:	2101      	movs	r1, #1
 8000bfe:	fa01 f202 	lsl.w	r2, r1, r2
 8000c02:	431a      	orrs	r2, r3
 8000c04:	68fb      	ldr	r3, [r7, #12]
 8000c06:	60da      	str	r2, [r3, #12]
			if(pinmode == GPIO_MODE_INPUT_PU){
 8000c08:	e081      	b.n	8000d0e <pinmode+0x1ae>
			}
			else{
				GPIOx->GPIOx_CRL |=(0b1000<<(getposition(pin)));
 8000c0a:	897b      	ldrh	r3, [r7, #10]
 8000c0c:	4618      	mov	r0, r3
 8000c0e:	f7ff ff4b 	bl	8000aa8 <getposition>
 8000c12:	4603      	mov	r3, r0
 8000c14:	461a      	mov	r2, r3
 8000c16:	2308      	movs	r3, #8
 8000c18:	fa03 f202 	lsl.w	r2, r3, r2
 8000c1c:	68fb      	ldr	r3, [r7, #12]
 8000c1e:	681b      	ldr	r3, [r3, #0]
 8000c20:	431a      	orrs	r2, r3
 8000c22:	68fb      	ldr	r3, [r7, #12]
 8000c24:	601a      	str	r2, [r3, #0]
				GPIOx->GPIOx_ODR &=~(1<<pin);
 8000c26:	68fb      	ldr	r3, [r7, #12]
 8000c28:	68db      	ldr	r3, [r3, #12]
 8000c2a:	897a      	ldrh	r2, [r7, #10]
 8000c2c:	2101      	movs	r1, #1
 8000c2e:	fa01 f202 	lsl.w	r2, r1, r2
 8000c32:	43d2      	mvns	r2, r2
 8000c34:	401a      	ands	r2, r3
 8000c36:	68fb      	ldr	r3, [r7, #12]
 8000c38:	60da      	str	r2, [r3, #12]
			if(pinmode == GPIO_MODE_INPUT_PU){
 8000c3a:	e068      	b.n	8000d0e <pinmode+0x1ae>
			}

		}
		else GPIOx->GPIOx_CRL |=(pinmode<<(getposition(pin)));
 8000c3c:	897b      	ldrh	r3, [r7, #10]
 8000c3e:	4618      	mov	r0, r3
 8000c40:	f7ff ff32 	bl	8000aa8 <getposition>
 8000c44:	4603      	mov	r3, r0
 8000c46:	461a      	mov	r2, r3
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	fa03 f202 	lsl.w	r2, r3, r2
 8000c4e:	68fb      	ldr	r3, [r7, #12]
 8000c50:	681b      	ldr	r3, [r3, #0]
 8000c52:	431a      	orrs	r2, r3
 8000c54:	68fb      	ldr	r3, [r7, #12]
 8000c56:	601a      	str	r2, [r3, #0]

	}



}
 8000c58:	e059      	b.n	8000d0e <pinmode+0x1ae>
	else if(pin>7){
 8000c5a:	897b      	ldrh	r3, [r7, #10]
 8000c5c:	2b07      	cmp	r3, #7
 8000c5e:	d956      	bls.n	8000d0e <pinmode+0x1ae>
		GPIOx->GPIOx_CRH &=~(0xf<<(getposition(pin)));
 8000c60:	897b      	ldrh	r3, [r7, #10]
 8000c62:	4618      	mov	r0, r3
 8000c64:	f7ff ff20 	bl	8000aa8 <getposition>
 8000c68:	4603      	mov	r3, r0
 8000c6a:	461a      	mov	r2, r3
 8000c6c:	230f      	movs	r3, #15
 8000c6e:	4093      	lsls	r3, r2
 8000c70:	43da      	mvns	r2, r3
 8000c72:	68fb      	ldr	r3, [r7, #12]
 8000c74:	685b      	ldr	r3, [r3, #4]
 8000c76:	401a      	ands	r2, r3
 8000c78:	68fb      	ldr	r3, [r7, #12]
 8000c7a:	605a      	str	r2, [r3, #4]
		if((pinmode==GPIO_MODE_INPUT_PD)||(pinmode==GPIO_MODE_INPUT_PU)){
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	2b08      	cmp	r3, #8
 8000c80:	d002      	beq.n	8000c88 <pinmode+0x128>
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	2b18      	cmp	r3, #24
 8000c86:	d133      	bne.n	8000cf0 <pinmode+0x190>
			if(pinmode == GPIO_MODE_INPUT_PU){
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	2b18      	cmp	r3, #24
 8000c8c:	d117      	bne.n	8000cbe <pinmode+0x15e>
				GPIOx->GPIOx_CRH |=(0b1000<<(getposition(pin)));
 8000c8e:	897b      	ldrh	r3, [r7, #10]
 8000c90:	4618      	mov	r0, r3
 8000c92:	f7ff ff09 	bl	8000aa8 <getposition>
 8000c96:	4603      	mov	r3, r0
 8000c98:	461a      	mov	r2, r3
 8000c9a:	2308      	movs	r3, #8
 8000c9c:	fa03 f202 	lsl.w	r2, r3, r2
 8000ca0:	68fb      	ldr	r3, [r7, #12]
 8000ca2:	685b      	ldr	r3, [r3, #4]
 8000ca4:	431a      	orrs	r2, r3
 8000ca6:	68fb      	ldr	r3, [r7, #12]
 8000ca8:	605a      	str	r2, [r3, #4]
				GPIOx->GPIOx_ODR |= (1<<pin);
 8000caa:	68fb      	ldr	r3, [r7, #12]
 8000cac:	68db      	ldr	r3, [r3, #12]
 8000cae:	897a      	ldrh	r2, [r7, #10]
 8000cb0:	2101      	movs	r1, #1
 8000cb2:	fa01 f202 	lsl.w	r2, r1, r2
 8000cb6:	431a      	orrs	r2, r3
 8000cb8:	68fb      	ldr	r3, [r7, #12]
 8000cba:	60da      	str	r2, [r3, #12]
			if(pinmode == GPIO_MODE_INPUT_PU){
 8000cbc:	e027      	b.n	8000d0e <pinmode+0x1ae>
				GPIOx->GPIOx_CRH |=(0b1000<<(getposition(pin)));
 8000cbe:	897b      	ldrh	r3, [r7, #10]
 8000cc0:	4618      	mov	r0, r3
 8000cc2:	f7ff fef1 	bl	8000aa8 <getposition>
 8000cc6:	4603      	mov	r3, r0
 8000cc8:	461a      	mov	r2, r3
 8000cca:	2308      	movs	r3, #8
 8000ccc:	fa03 f202 	lsl.w	r2, r3, r2
 8000cd0:	68fb      	ldr	r3, [r7, #12]
 8000cd2:	685b      	ldr	r3, [r3, #4]
 8000cd4:	431a      	orrs	r2, r3
 8000cd6:	68fb      	ldr	r3, [r7, #12]
 8000cd8:	605a      	str	r2, [r3, #4]
				GPIOx->GPIOx_ODR &=~(1<<pin);
 8000cda:	68fb      	ldr	r3, [r7, #12]
 8000cdc:	68db      	ldr	r3, [r3, #12]
 8000cde:	897a      	ldrh	r2, [r7, #10]
 8000ce0:	2101      	movs	r1, #1
 8000ce2:	fa01 f202 	lsl.w	r2, r1, r2
 8000ce6:	43d2      	mvns	r2, r2
 8000ce8:	401a      	ands	r2, r3
 8000cea:	68fb      	ldr	r3, [r7, #12]
 8000cec:	60da      	str	r2, [r3, #12]
			if(pinmode == GPIO_MODE_INPUT_PU){
 8000cee:	e00e      	b.n	8000d0e <pinmode+0x1ae>
		else GPIOx->GPIOx_CRH |=(pinmode<<(getposition(pin)));
 8000cf0:	897b      	ldrh	r3, [r7, #10]
 8000cf2:	4618      	mov	r0, r3
 8000cf4:	f7ff fed8 	bl	8000aa8 <getposition>
 8000cf8:	4603      	mov	r3, r0
 8000cfa:	461a      	mov	r2, r3
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	fa03 f202 	lsl.w	r2, r3, r2
 8000d02:	68fb      	ldr	r3, [r7, #12]
 8000d04:	685b      	ldr	r3, [r3, #4]
 8000d06:	431a      	orrs	r2, r3
 8000d08:	68fb      	ldr	r3, [r7, #12]
 8000d0a:	605a      	str	r2, [r3, #4]
}
 8000d0c:	e7ff      	b.n	8000d0e <pinmode+0x1ae>
 8000d0e:	bf00      	nop
 8000d10:	3710      	adds	r7, #16
 8000d12:	46bd      	mov	sp, r7
 8000d14:	bd80      	pop	{r7, pc}
 8000d16:	bf00      	nop
 8000d18:	40010800 	.word	0x40010800
 8000d1c:	40021000 	.word	0x40021000
 8000d20:	40010c00 	.word	0x40010c00

08000d24 <TogglePin>:
uint16_t READ_PORT(GPIO_typeDef* GPIOx){

	return GPIOx->GPIOx_IDR;
}

void TogglePin(GPIO_typeDef* GPIOx, uint16_t pin){
 8000d24:	b480      	push	{r7}
 8000d26:	b083      	sub	sp, #12
 8000d28:	af00      	add	r7, sp, #0
 8000d2a:	6078      	str	r0, [r7, #4]
 8000d2c:	460b      	mov	r3, r1
 8000d2e:	807b      	strh	r3, [r7, #2]
	GPIOx->GPIOx_ODR ^=(1<<pin);
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	68db      	ldr	r3, [r3, #12]
 8000d34:	887a      	ldrh	r2, [r7, #2]
 8000d36:	2101      	movs	r1, #1
 8000d38:	fa01 f202 	lsl.w	r2, r1, r2
 8000d3c:	405a      	eors	r2, r3
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	60da      	str	r2, [r3, #12]
}
 8000d42:	bf00      	nop
 8000d44:	370c      	adds	r7, #12
 8000d46:	46bd      	mov	sp, r7
 8000d48:	bc80      	pop	{r7}
 8000d4a:	4770      	bx	lr

08000d4c <SPWM_timer_INIT>:
	c=top=user_top;
	x=(top/numper_waves);
	SPWM_timer_INIT(presc,x,top,SPWM_MOOD_INIT);

}
void SPWM_timer_INIT(uint32_t pre ,uint32_t duty_cycle,uint32_t peak ,uint8_t SPWM_MOOD_){
 8000d4c:	b480      	push	{r7}
 8000d4e:	b085      	sub	sp, #20
 8000d50:	af00      	add	r7, sp, #0
 8000d52:	60f8      	str	r0, [r7, #12]
 8000d54:	60b9      	str	r1, [r7, #8]
 8000d56:	607a      	str	r2, [r7, #4]
 8000d58:	70fb      	strb	r3, [r7, #3]

	pwm->TIMx_CR1 &=~(1<<0);
 8000d5a:	4b3c      	ldr	r3, [pc, #240]	; (8000e4c <SPWM_timer_INIT+0x100>)
 8000d5c:	681b      	ldr	r3, [r3, #0]
 8000d5e:	681a      	ldr	r2, [r3, #0]
 8000d60:	4b3a      	ldr	r3, [pc, #232]	; (8000e4c <SPWM_timer_INIT+0x100>)
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	f022 0201 	bic.w	r2, r2, #1
 8000d68:	601a      	str	r2, [r3, #0]

	if(SPWM_MOOD_==SPWM_MOOD_INIT){
 8000d6a:	78fb      	ldrb	r3, [r7, #3]
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d12f      	bne.n	8000dd0 <SPWM_timer_INIT+0x84>
		//CH 2
		pwm->TIMx_CCMR1 |=(1<<11); //Bit 11 OC2PE: Output Compare 2 preload enable
 8000d70:	4b36      	ldr	r3, [pc, #216]	; (8000e4c <SPWM_timer_INIT+0x100>)
 8000d72:	681b      	ldr	r3, [r3, #0]
 8000d74:	699a      	ldr	r2, [r3, #24]
 8000d76:	4b35      	ldr	r3, [pc, #212]	; (8000e4c <SPWM_timer_INIT+0x100>)
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8000d7e:	619a      	str	r2, [r3, #24]
		pwm->TIMx_CCMR1 |=(0b110<<12);//110: PWM mode 1 - In upcounting, channel 1 is active as long as TIMx_CNT<TIMx_CCR1
 8000d80:	4b32      	ldr	r3, [pc, #200]	; (8000e4c <SPWM_timer_INIT+0x100>)
 8000d82:	681b      	ldr	r3, [r3, #0]
 8000d84:	699a      	ldr	r2, [r3, #24]
 8000d86:	4b31      	ldr	r3, [pc, #196]	; (8000e4c <SPWM_timer_INIT+0x100>)
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	f442 42c0 	orr.w	r2, r2, #24576	; 0x6000
 8000d8e:	619a      	str	r2, [r3, #24]
		//else inactive. In downcounting, channel 1 is inactive (OC1REF=‘0’) as long as
		//TIMx_CNT>TIMx_CCR1 else active (OC1REF=’1’).
		//CH 1
		pwm->TIMx_CCMR1 |=(1<<3);//Bit 3 OC1PE: Output Compare 1 preload enable
 8000d90:	4b2e      	ldr	r3, [pc, #184]	; (8000e4c <SPWM_timer_INIT+0x100>)
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	699a      	ldr	r2, [r3, #24]
 8000d96:	4b2d      	ldr	r3, [pc, #180]	; (8000e4c <SPWM_timer_INIT+0x100>)
 8000d98:	681b      	ldr	r3, [r3, #0]
 8000d9a:	f042 0208 	orr.w	r2, r2, #8
 8000d9e:	619a      	str	r2, [r3, #24]
		pwm->TIMx_CCMR1 |=(0b110<<4);//Bits 6:4 OC1M: Output Compare 1 mode
 8000da0:	4b2a      	ldr	r3, [pc, #168]	; (8000e4c <SPWM_timer_INIT+0x100>)
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	699a      	ldr	r2, [r3, #24]
 8000da6:	4b29      	ldr	r3, [pc, #164]	; (8000e4c <SPWM_timer_INIT+0x100>)
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 8000dae:	619a      	str	r2, [r3, #24]


		//	1: On - OC1 signal is output on the corresponding output pin depending on MOE, OSSI,
		//	OSSR, OIS1, OIS1N and CC1NE bits.
		pwm->TIMx_CCER |=(1<<4);//Bit 4 CC2E: Capture/Compare 2 output enable
 8000db0:	4b26      	ldr	r3, [pc, #152]	; (8000e4c <SPWM_timer_INIT+0x100>)
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	6a1a      	ldr	r2, [r3, #32]
 8000db6:	4b25      	ldr	r3, [pc, #148]	; (8000e4c <SPWM_timer_INIT+0x100>)
 8000db8:	681b      	ldr	r3, [r3, #0]
 8000dba:	f042 0210 	orr.w	r2, r2, #16
 8000dbe:	621a      	str	r2, [r3, #32]
		pwm->TIMx_CCER |=(1<<0);//Bit 0 CC2E: Capture/Compare 1 output enable
 8000dc0:	4b22      	ldr	r3, [pc, #136]	; (8000e4c <SPWM_timer_INIT+0x100>)
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	6a1a      	ldr	r2, [r3, #32]
 8000dc6:	4b21      	ldr	r3, [pc, #132]	; (8000e4c <SPWM_timer_INIT+0x100>)
 8000dc8:	681b      	ldr	r3, [r3, #0]
 8000dca:	f042 0201 	orr.w	r2, r2, #1
 8000dce:	621a      	str	r2, [r3, #32]
	}

	//	ARPE: Auto-reload preload enable
	//	0: TIMx_ARR register is not buffered
	//	1: TIMx_ARR register is buffered
	pwm->TIMx_CR1 |=(1<<7);
 8000dd0:	4b1e      	ldr	r3, [pc, #120]	; (8000e4c <SPWM_timer_INIT+0x100>)
 8000dd2:	681b      	ldr	r3, [r3, #0]
 8000dd4:	681a      	ldr	r2, [r3, #0]
 8000dd6:	4b1d      	ldr	r3, [pc, #116]	; (8000e4c <SPWM_timer_INIT+0x100>)
 8000dd8:	681b      	ldr	r3, [r3, #0]
 8000dda:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8000dde:	601a      	str	r2, [r3, #0]



	pwm->TIMx_ARR=peak;//frec peak value
 8000de0:	4b1a      	ldr	r3, [pc, #104]	; (8000e4c <SPWM_timer_INIT+0x100>)
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	687a      	ldr	r2, [r7, #4]
 8000de6:	62da      	str	r2, [r3, #44]	; 0x2c
	pwm->TIMx_CCR2=(duty_cycle);//duty cycle
 8000de8:	4b18      	ldr	r3, [pc, #96]	; (8000e4c <SPWM_timer_INIT+0x100>)
 8000dea:	681b      	ldr	r3, [r3, #0]
 8000dec:	68ba      	ldr	r2, [r7, #8]
 8000dee:	639a      	str	r2, [r3, #56]	; 0x38
	pwm->TIMx_CCR1=(duty_cycle);//duty cycle
 8000df0:	4b16      	ldr	r3, [pc, #88]	; (8000e4c <SPWM_timer_INIT+0x100>)
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	68ba      	ldr	r2, [r7, #8]
 8000df6:	635a      	str	r2, [r3, #52]	; 0x34
	pwm->TIMx_PSC=pre;//prescaller
 8000df8:	4b14      	ldr	r3, [pc, #80]	; (8000e4c <SPWM_timer_INIT+0x100>)
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	68fa      	ldr	r2, [r7, #12]
 8000dfe:	629a      	str	r2, [r3, #40]	; 0x28
	//	which are configured in output.
	//	0: OC and OCN outputs are disabled or forced to idle state.
	//	1: OC and OCN outputs are enabled if their respective enable bits are set (CCxE, CCxNE in
	//	TIMx_CCER register).
	//	See OC/OCN enable description for more details
	pwm->TIMx_BDTR |=(1<<15);//	Bit 15 MOE: Main output enable
 8000e00:	4b12      	ldr	r3, [pc, #72]	; (8000e4c <SPWM_timer_INIT+0x100>)
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000e06:	4b11      	ldr	r3, [pc, #68]	; (8000e4c <SPWM_timer_INIT+0x100>)
 8000e08:	681b      	ldr	r3, [r3, #0]
 8000e0a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8000e0e:	645a      	str	r2, [r3, #68]	; 0x44


	//	Bit 0 UIE: Update interrupt enable
	//	0: Update interrupt disabled
	//	1: Update interrupt enabled
	pwm->TIMx_DIER |=(0b1<<0);
 8000e10:	4b0e      	ldr	r3, [pc, #56]	; (8000e4c <SPWM_timer_INIT+0x100>)
 8000e12:	681b      	ldr	r3, [r3, #0]
 8000e14:	68da      	ldr	r2, [r3, #12]
 8000e16:	4b0d      	ldr	r3, [pc, #52]	; (8000e4c <SPWM_timer_INIT+0x100>)
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	f042 0201 	orr.w	r2, r2, #1
 8000e1e:	60da      	str	r2, [r3, #12]
	//	0: No action
	//	1: Reinitialize the counter and generates an update of the registers. Note that the prescaler
	//	counter is cleared too (anyway the prescaler ratio is not affected). The counter is cleared if
	//	the center-aligned mode is selected or if DIR=0 (upcounting), else it takes the auto-reload
	//	value (TIMx_ARR) if DIR=1 (downcounting).
	pwm->TIMx_EGR |=(1<<0);
 8000e20:	4b0a      	ldr	r3, [pc, #40]	; (8000e4c <SPWM_timer_INIT+0x100>)
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	695a      	ldr	r2, [r3, #20]
 8000e26:	4b09      	ldr	r3, [pc, #36]	; (8000e4c <SPWM_timer_INIT+0x100>)
 8000e28:	681b      	ldr	r3, [r3, #0]
 8000e2a:	f042 0201 	orr.w	r2, r2, #1
 8000e2e:	615a      	str	r2, [r3, #20]

	pwm->TIMx_CR1 |=(1<<0);//enable the timer
 8000e30:	4b06      	ldr	r3, [pc, #24]	; (8000e4c <SPWM_timer_INIT+0x100>)
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	681a      	ldr	r2, [r3, #0]
 8000e36:	4b05      	ldr	r3, [pc, #20]	; (8000e4c <SPWM_timer_INIT+0x100>)
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	f042 0201 	orr.w	r2, r2, #1
 8000e3e:	601a      	str	r2, [r3, #0]
}
 8000e40:	bf00      	nop
 8000e42:	3714      	adds	r7, #20
 8000e44:	46bd      	mov	sp, r7
 8000e46:	bc80      	pop	{r7}
 8000e48:	4770      	bx	lr
 8000e4a:	bf00      	nop
 8000e4c:	20000000 	.word	0x20000000

08000e50 <TIM2_IRQHandler>:
	x=(top/numper_waves);
	SPWM_timer_INIT(presc,x,top,SPWM_MOOD_INIT);
}
//========<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<  ISR  >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>

void TIM2_IRQHandler(){
 8000e50:	b480      	push	{r7}
 8000e52:	af00      	add	r7, sp, #0
	delay_TIMER->TIMx_SR &=~(1<<0);//Bit 0 UIF: Update interrupt flag
 8000e54:	4b0b      	ldr	r3, [pc, #44]	; (8000e84 <TIM2_IRQHandler+0x34>)
 8000e56:	681b      	ldr	r3, [r3, #0]
 8000e58:	691a      	ldr	r2, [r3, #16]
 8000e5a:	4b0a      	ldr	r3, [pc, #40]	; (8000e84 <TIM2_IRQHandler+0x34>)
 8000e5c:	681b      	ldr	r3, [r3, #0]
 8000e5e:	f022 0201 	bic.w	r2, r2, #1
 8000e62:	611a      	str	r2, [r3, #16]
	delay_flag=0;
 8000e64:	4b08      	ldr	r3, [pc, #32]	; (8000e88 <TIM2_IRQHandler+0x38>)
 8000e66:	2200      	movs	r2, #0
 8000e68:	701a      	strb	r2, [r3, #0]
	//NVIC_TIM2_global_interrupt_Disable;
	delay_TIMER->TIMx_CR1 &=~(1<<0);//timer off
 8000e6a:	4b06      	ldr	r3, [pc, #24]	; (8000e84 <TIM2_IRQHandler+0x34>)
 8000e6c:	681b      	ldr	r3, [r3, #0]
 8000e6e:	681a      	ldr	r2, [r3, #0]
 8000e70:	4b04      	ldr	r3, [pc, #16]	; (8000e84 <TIM2_IRQHandler+0x34>)
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	f022 0201 	bic.w	r2, r2, #1
 8000e78:	601a      	str	r2, [r3, #0]

}
 8000e7a:	bf00      	nop
 8000e7c:	46bd      	mov	sp, r7
 8000e7e:	bc80      	pop	{r7}
 8000e80:	4770      	bx	lr
 8000e82:	bf00      	nop
 8000e84:	2000001c 	.word	0x2000001c
 8000e88:	20000018 	.word	0x20000018

08000e8c <TIM3_IRQHandler>:
void TIM3_IRQHandler(){
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	af00      	add	r7, sp, #0
	//pinwrite(GPIOB, pin10,LOW);
	ISR_TIMER_COPY->TIMx_CR1 &=~(1<<0);
 8000e90:	4b0a      	ldr	r3, [pc, #40]	; (8000ebc <TIM3_IRQHandler+0x30>)
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	681a      	ldr	r2, [r3, #0]
 8000e96:	4b09      	ldr	r3, [pc, #36]	; (8000ebc <TIM3_IRQHandler+0x30>)
 8000e98:	681b      	ldr	r3, [r3, #0]
 8000e9a:	f022 0201 	bic.w	r2, r2, #1
 8000e9e:	601a      	str	r2, [r3, #0]
	ISR_TIMER_COPY->TIMx_SR &=~(1<<0);
 8000ea0:	4b06      	ldr	r3, [pc, #24]	; (8000ebc <TIM3_IRQHandler+0x30>)
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	691a      	ldr	r2, [r3, #16]
 8000ea6:	4b05      	ldr	r3, [pc, #20]	; (8000ebc <TIM3_IRQHandler+0x30>)
 8000ea8:	681b      	ldr	r3, [r3, #0]
 8000eaa:	f022 0201 	bic.w	r2, r2, #1
 8000eae:	611a      	str	r2, [r3, #16]
	ISRcalback[0]();
 8000eb0:	4b03      	ldr	r3, [pc, #12]	; (8000ec0 <TIM3_IRQHandler+0x34>)
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	4798      	blx	r3
	//NVIC_TIM3_global_interrupt_Disable;
	//pinwrite(GPIOB, pin10,HIGH);
}
 8000eb6:	bf00      	nop
 8000eb8:	bd80      	pop	{r7, pc}
 8000eba:	bf00      	nop
 8000ebc:	200003cc 	.word	0x200003cc
 8000ec0:	200003c0 	.word	0x200003c0

08000ec4 <TIM4_IRQHandler>:

void TIM4_IRQHandler(){
 8000ec4:	b480      	push	{r7}
 8000ec6:	af00      	add	r7, sp, #0
	TIM4->TIMx_SR &=~(1<<0);
 8000ec8:	4b07      	ldr	r3, [pc, #28]	; (8000ee8 <TIM4_IRQHandler+0x24>)
 8000eca:	691b      	ldr	r3, [r3, #16]
 8000ecc:	4a06      	ldr	r2, [pc, #24]	; (8000ee8 <TIM4_IRQHandler+0x24>)
 8000ece:	f023 0301 	bic.w	r3, r3, #1
 8000ed2:	6113      	str	r3, [r2, #16]
	overflowtims++;
 8000ed4:	4b05      	ldr	r3, [pc, #20]	; (8000eec <TIM4_IRQHandler+0x28>)
 8000ed6:	881b      	ldrh	r3, [r3, #0]
 8000ed8:	3301      	adds	r3, #1
 8000eda:	b29a      	uxth	r2, r3
 8000edc:	4b03      	ldr	r3, [pc, #12]	; (8000eec <TIM4_IRQHandler+0x28>)
 8000ede:	801a      	strh	r2, [r3, #0]
}
 8000ee0:	bf00      	nop
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	bc80      	pop	{r7}
 8000ee6:	4770      	bx	lr
 8000ee8:	40000800 	.word	0x40000800
 8000eec:	20000040 	.word	0x20000040

08000ef0 <TIM1_UP_IRQHandler>:



void TIM1_UP_IRQHandler(){
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	af00      	add	r7, sp, #0

	//algorithm who select the action
	if(x>top){
 8000ef4:	4b5d      	ldr	r3, [pc, #372]	; (800106c <TIM1_UP_IRQHandler+0x17c>)
 8000ef6:	681a      	ldr	r2, [r3, #0]
 8000ef8:	4b5d      	ldr	r3, [pc, #372]	; (8001070 <TIM1_UP_IRQHandler+0x180>)
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	429a      	cmp	r2, r3
 8000efe:	d911      	bls.n	8000f24 <TIM1_UP_IRQHandler+0x34>
		flage2=1;
 8000f00:	4b5c      	ldr	r3, [pc, #368]	; (8001074 <TIM1_UP_IRQHandler+0x184>)
 8000f02:	2201      	movs	r2, #1
 8000f04:	701a      	strb	r2, [r3, #0]
		flage1=0;
 8000f06:	4b5c      	ldr	r3, [pc, #368]	; (8001078 <TIM1_UP_IRQHandler+0x188>)
 8000f08:	2200      	movs	r2, #0
 8000f0a:	701a      	strb	r2, [r3, #0]
		x=top+(top/numper_waves);
 8000f0c:	4b58      	ldr	r3, [pc, #352]	; (8001070 <TIM1_UP_IRQHandler+0x180>)
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	4a5a      	ldr	r2, [pc, #360]	; (800107c <TIM1_UP_IRQHandler+0x18c>)
 8000f12:	7812      	ldrb	r2, [r2, #0]
 8000f14:	fbb3 f2f2 	udiv	r2, r3, r2
 8000f18:	4b55      	ldr	r3, [pc, #340]	; (8001070 <TIM1_UP_IRQHandler+0x180>)
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	4413      	add	r3, r2
 8000f1e:	4a53      	ldr	r2, [pc, #332]	; (800106c <TIM1_UP_IRQHandler+0x17c>)
 8000f20:	6013      	str	r3, [r2, #0]
 8000f22:	e018      	b.n	8000f56 <TIM1_UP_IRQHandler+0x66>
	}
	else if(x<100)
 8000f24:	4b51      	ldr	r3, [pc, #324]	; (800106c <TIM1_UP_IRQHandler+0x17c>)
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	2b63      	cmp	r3, #99	; 0x63
 8000f2a:	d814      	bhi.n	8000f56 <TIM1_UP_IRQHandler+0x66>
	{
		flage2=0;
 8000f2c:	4b51      	ldr	r3, [pc, #324]	; (8001074 <TIM1_UP_IRQHandler+0x184>)
 8000f2e:	2200      	movs	r2, #0
 8000f30:	701a      	strb	r2, [r3, #0]
		flage1=1;
 8000f32:	4b51      	ldr	r3, [pc, #324]	; (8001078 <TIM1_UP_IRQHandler+0x188>)
 8000f34:	2201      	movs	r2, #1
 8000f36:	701a      	strb	r2, [r3, #0]
		flage3 ^=(1<<0);
 8000f38:	4b51      	ldr	r3, [pc, #324]	; (8001080 <TIM1_UP_IRQHandler+0x190>)
 8000f3a:	781b      	ldrb	r3, [r3, #0]
 8000f3c:	f083 0301 	eor.w	r3, r3, #1
 8000f40:	b2da      	uxtb	r2, r3
 8000f42:	4b4f      	ldr	r3, [pc, #316]	; (8001080 <TIM1_UP_IRQHandler+0x190>)
 8000f44:	701a      	strb	r2, [r3, #0]
		x=(top/numper_waves);//reset incremental variable
 8000f46:	4b4a      	ldr	r3, [pc, #296]	; (8001070 <TIM1_UP_IRQHandler+0x180>)
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	4a4c      	ldr	r2, [pc, #304]	; (800107c <TIM1_UP_IRQHandler+0x18c>)
 8000f4c:	7812      	ldrb	r2, [r2, #0]
 8000f4e:	fbb3 f3f2 	udiv	r3, r3, r2
 8000f52:	4a46      	ldr	r2, [pc, #280]	; (800106c <TIM1_UP_IRQHandler+0x17c>)
 8000f54:	6013      	str	r3, [r2, #0]
		//for(volatile int s=0;s<300;s++);//delay between the two half waves

	}

	//select first or second half wave
	if(flage3==1){
 8000f56:	4b4a      	ldr	r3, [pc, #296]	; (8001080 <TIM1_UP_IRQHandler+0x190>)
 8000f58:	781b      	ldrb	r3, [r3, #0]
 8000f5a:	2b01      	cmp	r3, #1
 8000f5c:	d110      	bne.n	8000f80 <TIM1_UP_IRQHandler+0x90>
		pwm->TIMx_CCER &=~(1<<0);//ch1_off
 8000f5e:	4b49      	ldr	r3, [pc, #292]	; (8001084 <TIM1_UP_IRQHandler+0x194>)
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	6a1a      	ldr	r2, [r3, #32]
 8000f64:	4b47      	ldr	r3, [pc, #284]	; (8001084 <TIM1_UP_IRQHandler+0x194>)
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	f022 0201 	bic.w	r2, r2, #1
 8000f6c:	621a      	str	r2, [r3, #32]
		pwm->TIMx_CCER |=(1<<4);//ch2_on
 8000f6e:	4b45      	ldr	r3, [pc, #276]	; (8001084 <TIM1_UP_IRQHandler+0x194>)
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	6a1a      	ldr	r2, [r3, #32]
 8000f74:	4b43      	ldr	r3, [pc, #268]	; (8001084 <TIM1_UP_IRQHandler+0x194>)
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	f042 0210 	orr.w	r2, r2, #16
 8000f7c:	621a      	str	r2, [r3, #32]
 8000f7e:	e013      	b.n	8000fa8 <TIM1_UP_IRQHandler+0xb8>
	}
	else if(flage3==0){
 8000f80:	4b3f      	ldr	r3, [pc, #252]	; (8001080 <TIM1_UP_IRQHandler+0x190>)
 8000f82:	781b      	ldrb	r3, [r3, #0]
 8000f84:	2b00      	cmp	r3, #0
 8000f86:	d10f      	bne.n	8000fa8 <TIM1_UP_IRQHandler+0xb8>
		pwm->TIMx_CCER &=~(1<<4);//ch2_off
 8000f88:	4b3e      	ldr	r3, [pc, #248]	; (8001084 <TIM1_UP_IRQHandler+0x194>)
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	6a1a      	ldr	r2, [r3, #32]
 8000f8e:	4b3d      	ldr	r3, [pc, #244]	; (8001084 <TIM1_UP_IRQHandler+0x194>)
 8000f90:	681b      	ldr	r3, [r3, #0]
 8000f92:	f022 0210 	bic.w	r2, r2, #16
 8000f96:	621a      	str	r2, [r3, #32]
		pwm->TIMx_CCER |=(1<<0);//ch1_on
 8000f98:	4b3a      	ldr	r3, [pc, #232]	; (8001084 <TIM1_UP_IRQHandler+0x194>)
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	6a1a      	ldr	r2, [r3, #32]
 8000f9e:	4b39      	ldr	r3, [pc, #228]	; (8001084 <TIM1_UP_IRQHandler+0x194>)
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	f042 0201 	orr.w	r2, r2, #1
 8000fa6:	621a      	str	r2, [r3, #32]
	}

	//make this wave and increment/decrement the next value of next wave
	if((flage1==1)&&(flage2==0)){
 8000fa8:	4b33      	ldr	r3, [pc, #204]	; (8001078 <TIM1_UP_IRQHandler+0x188>)
 8000faa:	781b      	ldrb	r3, [r3, #0]
 8000fac:	2b01      	cmp	r3, #1
 8000fae:	d11c      	bne.n	8000fea <TIM1_UP_IRQHandler+0xfa>
 8000fb0:	4b30      	ldr	r3, [pc, #192]	; (8001074 <TIM1_UP_IRQHandler+0x184>)
 8000fb2:	781b      	ldrb	r3, [r3, #0]
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d118      	bne.n	8000fea <TIM1_UP_IRQHandler+0xfa>
		top=c;
 8000fb8:	4b33      	ldr	r3, [pc, #204]	; (8001088 <TIM1_UP_IRQHandler+0x198>)
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	4a2c      	ldr	r2, [pc, #176]	; (8001070 <TIM1_UP_IRQHandler+0x180>)
 8000fbe:	6013      	str	r3, [r2, #0]
		SPWM_timer_INIT(presc,x,top,SPWM_MOOD_START);
 8000fc0:	4b32      	ldr	r3, [pc, #200]	; (800108c <TIM1_UP_IRQHandler+0x19c>)
 8000fc2:	6818      	ldr	r0, [r3, #0]
 8000fc4:	4b29      	ldr	r3, [pc, #164]	; (800106c <TIM1_UP_IRQHandler+0x17c>)
 8000fc6:	6819      	ldr	r1, [r3, #0]
 8000fc8:	4b29      	ldr	r3, [pc, #164]	; (8001070 <TIM1_UP_IRQHandler+0x180>)
 8000fca:	681a      	ldr	r2, [r3, #0]
 8000fcc:	2301      	movs	r3, #1
 8000fce:	f7ff febd 	bl	8000d4c <SPWM_timer_INIT>
		x+=(top/numper_waves);
 8000fd2:	4b27      	ldr	r3, [pc, #156]	; (8001070 <TIM1_UP_IRQHandler+0x180>)
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	4a29      	ldr	r2, [pc, #164]	; (800107c <TIM1_UP_IRQHandler+0x18c>)
 8000fd8:	7812      	ldrb	r2, [r2, #0]
 8000fda:	fbb3 f2f2 	udiv	r2, r3, r2
 8000fde:	4b23      	ldr	r3, [pc, #140]	; (800106c <TIM1_UP_IRQHandler+0x17c>)
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	4413      	add	r3, r2
 8000fe4:	4a21      	ldr	r2, [pc, #132]	; (800106c <TIM1_UP_IRQHandler+0x17c>)
 8000fe6:	6013      	str	r3, [r2, #0]
 8000fe8:	e035      	b.n	8001056 <TIM1_UP_IRQHandler+0x166>
	}
	else if ((flage2==1)&&(flage1==0)){
 8000fea:	4b22      	ldr	r3, [pc, #136]	; (8001074 <TIM1_UP_IRQHandler+0x184>)
 8000fec:	781b      	ldrb	r3, [r3, #0]
 8000fee:	2b01      	cmp	r3, #1
 8000ff0:	d129      	bne.n	8001046 <TIM1_UP_IRQHandler+0x156>
 8000ff2:	4b21      	ldr	r3, [pc, #132]	; (8001078 <TIM1_UP_IRQHandler+0x188>)
 8000ff4:	781b      	ldrb	r3, [r3, #0]
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d125      	bne.n	8001046 <TIM1_UP_IRQHandler+0x156>
		top=c;
 8000ffa:	4b23      	ldr	r3, [pc, #140]	; (8001088 <TIM1_UP_IRQHandler+0x198>)
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	4a1c      	ldr	r2, [pc, #112]	; (8001070 <TIM1_UP_IRQHandler+0x180>)
 8001000:	6013      	str	r3, [r2, #0]
		x=x-(top/numper_waves);
 8001002:	4b1a      	ldr	r3, [pc, #104]	; (800106c <TIM1_UP_IRQHandler+0x17c>)
 8001004:	681a      	ldr	r2, [r3, #0]
 8001006:	4b1a      	ldr	r3, [pc, #104]	; (8001070 <TIM1_UP_IRQHandler+0x180>)
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	491c      	ldr	r1, [pc, #112]	; (800107c <TIM1_UP_IRQHandler+0x18c>)
 800100c:	7809      	ldrb	r1, [r1, #0]
 800100e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001012:	1ad3      	subs	r3, r2, r3
 8001014:	4a15      	ldr	r2, [pc, #84]	; (800106c <TIM1_UP_IRQHandler+0x17c>)
 8001016:	6013      	str	r3, [r2, #0]
		SPWM_timer_INIT(presc,x,top,SPWM_MOOD_START);
 8001018:	4b1c      	ldr	r3, [pc, #112]	; (800108c <TIM1_UP_IRQHandler+0x19c>)
 800101a:	6818      	ldr	r0, [r3, #0]
 800101c:	4b13      	ldr	r3, [pc, #76]	; (800106c <TIM1_UP_IRQHandler+0x17c>)
 800101e:	6819      	ldr	r1, [r3, #0]
 8001020:	4b13      	ldr	r3, [pc, #76]	; (8001070 <TIM1_UP_IRQHandler+0x180>)
 8001022:	681a      	ldr	r2, [r3, #0]
 8001024:	2301      	movs	r3, #1
 8001026:	f7ff fe91 	bl	8000d4c <SPWM_timer_INIT>
		if(x==(top/numper_waves))x=0;
 800102a:	4b11      	ldr	r3, [pc, #68]	; (8001070 <TIM1_UP_IRQHandler+0x180>)
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	4a13      	ldr	r2, [pc, #76]	; (800107c <TIM1_UP_IRQHandler+0x18c>)
 8001030:	7812      	ldrb	r2, [r2, #0]
 8001032:	fbb3 f2f2 	udiv	r2, r3, r2
 8001036:	4b0d      	ldr	r3, [pc, #52]	; (800106c <TIM1_UP_IRQHandler+0x17c>)
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	429a      	cmp	r2, r3
 800103c:	d10b      	bne.n	8001056 <TIM1_UP_IRQHandler+0x166>
 800103e:	4b0b      	ldr	r3, [pc, #44]	; (800106c <TIM1_UP_IRQHandler+0x17c>)
 8001040:	2200      	movs	r2, #0
 8001042:	601a      	str	r2, [r3, #0]
 8001044:	e007      	b.n	8001056 <TIM1_UP_IRQHandler+0x166>
	}
	else pwm->TIMx_CR1 &=~(1<<0);//disable counter
 8001046:	4b0f      	ldr	r3, [pc, #60]	; (8001084 <TIM1_UP_IRQHandler+0x194>)
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	681a      	ldr	r2, [r3, #0]
 800104c:	4b0d      	ldr	r3, [pc, #52]	; (8001084 <TIM1_UP_IRQHandler+0x194>)
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	f022 0201 	bic.w	r2, r2, #1
 8001054:	601a      	str	r2, [r3, #0]

	pwm->TIMx_SR &=~(1<<0);//flag off
 8001056:	4b0b      	ldr	r3, [pc, #44]	; (8001084 <TIM1_UP_IRQHandler+0x194>)
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	691a      	ldr	r2, [r3, #16]
 800105c:	4b09      	ldr	r3, [pc, #36]	; (8001084 <TIM1_UP_IRQHandler+0x194>)
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	f022 0201 	bic.w	r2, r2, #1
 8001064:	611a      	str	r2, [r3, #16]
}
 8001066:	bf00      	nop
 8001068:	bd80      	pop	{r7, pc}
 800106a:	bf00      	nop
 800106c:	20000014 	.word	0x20000014
 8001070:	20000008 	.word	0x20000008
 8001074:	2000003e 	.word	0x2000003e
 8001078:	20000004 	.word	0x20000004
 800107c:	200003c8 	.word	0x200003c8
 8001080:	20000005 	.word	0x20000005
 8001084:	20000000 	.word	0x20000000
 8001088:	20000010 	.word	0x20000010
 800108c:	2000000c 	.word	0x2000000c

08001090 <EXTI0_IRQHandler>:
	Enable_NVIC(pin);
}



void EXTI0_IRQHandler(void){
 8001090:	b580      	push	{r7, lr}
 8001092:	af00      	add	r7, sp, #0
	// clear bit in pending register (EXTI_PR)
	EXIT->EXTI_PR |= (1<<0);
 8001094:	4b05      	ldr	r3, [pc, #20]	; (80010ac <EXTI0_IRQHandler+0x1c>)
 8001096:	695b      	ldr	r3, [r3, #20]
 8001098:	4a04      	ldr	r2, [pc, #16]	; (80010ac <EXTI0_IRQHandler+0x1c>)
 800109a:	f043 0301 	orr.w	r3, r3, #1
 800109e:	6153      	str	r3, [r2, #20]
	GP_IRQ_Callback[0]();
 80010a0:	4b03      	ldr	r3, [pc, #12]	; (80010b0 <EXTI0_IRQHandler+0x20>)
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	4798      	blx	r3
}
 80010a6:	bf00      	nop
 80010a8:	bd80      	pop	{r7, pc}
 80010aa:	bf00      	nop
 80010ac:	40010400 	.word	0x40010400
 80010b0:	200003d0 	.word	0x200003d0

080010b4 <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void){
 80010b4:	b580      	push	{r7, lr}
 80010b6:	af00      	add	r7, sp, #0
	EXIT->EXTI_PR |= (1<<1);
 80010b8:	4b05      	ldr	r3, [pc, #20]	; (80010d0 <EXTI1_IRQHandler+0x1c>)
 80010ba:	695b      	ldr	r3, [r3, #20]
 80010bc:	4a04      	ldr	r2, [pc, #16]	; (80010d0 <EXTI1_IRQHandler+0x1c>)
 80010be:	f043 0302 	orr.w	r3, r3, #2
 80010c2:	6153      	str	r3, [r2, #20]
	GP_IRQ_Callback[1]();
 80010c4:	4b03      	ldr	r3, [pc, #12]	; (80010d4 <EXTI1_IRQHandler+0x20>)
 80010c6:	685b      	ldr	r3, [r3, #4]
 80010c8:	4798      	blx	r3

}
 80010ca:	bf00      	nop
 80010cc:	bd80      	pop	{r7, pc}
 80010ce:	bf00      	nop
 80010d0:	40010400 	.word	0x40010400
 80010d4:	200003d0 	.word	0x200003d0

080010d8 <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(void){
 80010d8:	b580      	push	{r7, lr}
 80010da:	af00      	add	r7, sp, #0
	EXIT->EXTI_PR |= (1<<2);
 80010dc:	4b05      	ldr	r3, [pc, #20]	; (80010f4 <EXTI2_IRQHandler+0x1c>)
 80010de:	695b      	ldr	r3, [r3, #20]
 80010e0:	4a04      	ldr	r2, [pc, #16]	; (80010f4 <EXTI2_IRQHandler+0x1c>)
 80010e2:	f043 0304 	orr.w	r3, r3, #4
 80010e6:	6153      	str	r3, [r2, #20]
	GP_IRQ_Callback[2]();
 80010e8:	4b03      	ldr	r3, [pc, #12]	; (80010f8 <EXTI2_IRQHandler+0x20>)
 80010ea:	689b      	ldr	r3, [r3, #8]
 80010ec:	4798      	blx	r3
}
 80010ee:	bf00      	nop
 80010f0:	bd80      	pop	{r7, pc}
 80010f2:	bf00      	nop
 80010f4:	40010400 	.word	0x40010400
 80010f8:	200003d0 	.word	0x200003d0

080010fc <EXTI3_IRQHandler>:

void EXTI3_IRQHandler(void){
 80010fc:	b580      	push	{r7, lr}
 80010fe:	af00      	add	r7, sp, #0
	EXIT->EXTI_PR |= (1<<3);
 8001100:	4b05      	ldr	r3, [pc, #20]	; (8001118 <EXTI3_IRQHandler+0x1c>)
 8001102:	695b      	ldr	r3, [r3, #20]
 8001104:	4a04      	ldr	r2, [pc, #16]	; (8001118 <EXTI3_IRQHandler+0x1c>)
 8001106:	f043 0308 	orr.w	r3, r3, #8
 800110a:	6153      	str	r3, [r2, #20]
	GP_IRQ_Callback[3]();
 800110c:	4b03      	ldr	r3, [pc, #12]	; (800111c <EXTI3_IRQHandler+0x20>)
 800110e:	68db      	ldr	r3, [r3, #12]
 8001110:	4798      	blx	r3
}
 8001112:	bf00      	nop
 8001114:	bd80      	pop	{r7, pc}
 8001116:	bf00      	nop
 8001118:	40010400 	.word	0x40010400
 800111c:	200003d0 	.word	0x200003d0

08001120 <EXTI4_IRQHandler>:

void EXTI4_IRQHandler(void){
 8001120:	b580      	push	{r7, lr}
 8001122:	af00      	add	r7, sp, #0
	EXIT->EXTI_PR |= (1<<4);
 8001124:	4b05      	ldr	r3, [pc, #20]	; (800113c <EXTI4_IRQHandler+0x1c>)
 8001126:	695b      	ldr	r3, [r3, #20]
 8001128:	4a04      	ldr	r2, [pc, #16]	; (800113c <EXTI4_IRQHandler+0x1c>)
 800112a:	f043 0310 	orr.w	r3, r3, #16
 800112e:	6153      	str	r3, [r2, #20]
	GP_IRQ_Callback[4]();
 8001130:	4b03      	ldr	r3, [pc, #12]	; (8001140 <EXTI4_IRQHandler+0x20>)
 8001132:	691b      	ldr	r3, [r3, #16]
 8001134:	4798      	blx	r3
}
 8001136:	bf00      	nop
 8001138:	bd80      	pop	{r7, pc}
 800113a:	bf00      	nop
 800113c:	40010400 	.word	0x40010400
 8001140:	200003d0 	.word	0x200003d0

08001144 <EXTI9_5_IRQHandler>:

void EXTI9_5_IRQHandler(void){
 8001144:	b580      	push	{r7, lr}
 8001146:	af00      	add	r7, sp, #0
	if(EXIT->EXTI_PR & (1<<5)) {EXIT->EXTI_PR |= (1<<5); GP_IRQ_Callback[5]();  }
 8001148:	4b26      	ldr	r3, [pc, #152]	; (80011e4 <EXTI9_5_IRQHandler+0xa0>)
 800114a:	695b      	ldr	r3, [r3, #20]
 800114c:	f003 0320 	and.w	r3, r3, #32
 8001150:	2b00      	cmp	r3, #0
 8001152:	d008      	beq.n	8001166 <EXTI9_5_IRQHandler+0x22>
 8001154:	4b23      	ldr	r3, [pc, #140]	; (80011e4 <EXTI9_5_IRQHandler+0xa0>)
 8001156:	695b      	ldr	r3, [r3, #20]
 8001158:	4a22      	ldr	r2, [pc, #136]	; (80011e4 <EXTI9_5_IRQHandler+0xa0>)
 800115a:	f043 0320 	orr.w	r3, r3, #32
 800115e:	6153      	str	r3, [r2, #20]
 8001160:	4b21      	ldr	r3, [pc, #132]	; (80011e8 <EXTI9_5_IRQHandler+0xa4>)
 8001162:	695b      	ldr	r3, [r3, #20]
 8001164:	4798      	blx	r3
	if(EXIT->EXTI_PR & (1<<6)) {EXIT->EXTI_PR |= (1<<6); GP_IRQ_Callback[6]();  }
 8001166:	4b1f      	ldr	r3, [pc, #124]	; (80011e4 <EXTI9_5_IRQHandler+0xa0>)
 8001168:	695b      	ldr	r3, [r3, #20]
 800116a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800116e:	2b00      	cmp	r3, #0
 8001170:	d008      	beq.n	8001184 <EXTI9_5_IRQHandler+0x40>
 8001172:	4b1c      	ldr	r3, [pc, #112]	; (80011e4 <EXTI9_5_IRQHandler+0xa0>)
 8001174:	695b      	ldr	r3, [r3, #20]
 8001176:	4a1b      	ldr	r2, [pc, #108]	; (80011e4 <EXTI9_5_IRQHandler+0xa0>)
 8001178:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800117c:	6153      	str	r3, [r2, #20]
 800117e:	4b1a      	ldr	r3, [pc, #104]	; (80011e8 <EXTI9_5_IRQHandler+0xa4>)
 8001180:	699b      	ldr	r3, [r3, #24]
 8001182:	4798      	blx	r3
	if(EXIT->EXTI_PR & (1<<7)) {EXIT->EXTI_PR |= (1<<7); GP_IRQ_Callback[7]();  }
 8001184:	4b17      	ldr	r3, [pc, #92]	; (80011e4 <EXTI9_5_IRQHandler+0xa0>)
 8001186:	695b      	ldr	r3, [r3, #20]
 8001188:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800118c:	2b00      	cmp	r3, #0
 800118e:	d008      	beq.n	80011a2 <EXTI9_5_IRQHandler+0x5e>
 8001190:	4b14      	ldr	r3, [pc, #80]	; (80011e4 <EXTI9_5_IRQHandler+0xa0>)
 8001192:	695b      	ldr	r3, [r3, #20]
 8001194:	4a13      	ldr	r2, [pc, #76]	; (80011e4 <EXTI9_5_IRQHandler+0xa0>)
 8001196:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800119a:	6153      	str	r3, [r2, #20]
 800119c:	4b12      	ldr	r3, [pc, #72]	; (80011e8 <EXTI9_5_IRQHandler+0xa4>)
 800119e:	69db      	ldr	r3, [r3, #28]
 80011a0:	4798      	blx	r3
	if(EXIT->EXTI_PR & (1<<8)) {EXIT->EXTI_PR |= (1<<8); GP_IRQ_Callback[8]();  }
 80011a2:	4b10      	ldr	r3, [pc, #64]	; (80011e4 <EXTI9_5_IRQHandler+0xa0>)
 80011a4:	695b      	ldr	r3, [r3, #20]
 80011a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d008      	beq.n	80011c0 <EXTI9_5_IRQHandler+0x7c>
 80011ae:	4b0d      	ldr	r3, [pc, #52]	; (80011e4 <EXTI9_5_IRQHandler+0xa0>)
 80011b0:	695b      	ldr	r3, [r3, #20]
 80011b2:	4a0c      	ldr	r2, [pc, #48]	; (80011e4 <EXTI9_5_IRQHandler+0xa0>)
 80011b4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80011b8:	6153      	str	r3, [r2, #20]
 80011ba:	4b0b      	ldr	r3, [pc, #44]	; (80011e8 <EXTI9_5_IRQHandler+0xa4>)
 80011bc:	6a1b      	ldr	r3, [r3, #32]
 80011be:	4798      	blx	r3
	if(EXIT->EXTI_PR & (1<<9)) {EXIT->EXTI_PR |= (1<<9); GP_IRQ_Callback[9]();  }
 80011c0:	4b08      	ldr	r3, [pc, #32]	; (80011e4 <EXTI9_5_IRQHandler+0xa0>)
 80011c2:	695b      	ldr	r3, [r3, #20]
 80011c4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d008      	beq.n	80011de <EXTI9_5_IRQHandler+0x9a>
 80011cc:	4b05      	ldr	r3, [pc, #20]	; (80011e4 <EXTI9_5_IRQHandler+0xa0>)
 80011ce:	695b      	ldr	r3, [r3, #20]
 80011d0:	4a04      	ldr	r2, [pc, #16]	; (80011e4 <EXTI9_5_IRQHandler+0xa0>)
 80011d2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80011d6:	6153      	str	r3, [r2, #20]
 80011d8:	4b03      	ldr	r3, [pc, #12]	; (80011e8 <EXTI9_5_IRQHandler+0xa4>)
 80011da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011dc:	4798      	blx	r3
}
 80011de:	bf00      	nop
 80011e0:	bd80      	pop	{r7, pc}
 80011e2:	bf00      	nop
 80011e4:	40010400 	.word	0x40010400
 80011e8:	200003d0 	.word	0x200003d0

080011ec <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void){
 80011ec:	b580      	push	{r7, lr}
 80011ee:	af00      	add	r7, sp, #0
	if(EXIT->EXTI_PR & (1<<10)) {EXIT->EXTI_PR |= (1<<10); GP_IRQ_Callback[10]();  }
 80011f0:	4b2d      	ldr	r3, [pc, #180]	; (80012a8 <EXTI15_10_IRQHandler+0xbc>)
 80011f2:	695b      	ldr	r3, [r3, #20]
 80011f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d008      	beq.n	800120e <EXTI15_10_IRQHandler+0x22>
 80011fc:	4b2a      	ldr	r3, [pc, #168]	; (80012a8 <EXTI15_10_IRQHandler+0xbc>)
 80011fe:	695b      	ldr	r3, [r3, #20]
 8001200:	4a29      	ldr	r2, [pc, #164]	; (80012a8 <EXTI15_10_IRQHandler+0xbc>)
 8001202:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001206:	6153      	str	r3, [r2, #20]
 8001208:	4b28      	ldr	r3, [pc, #160]	; (80012ac <EXTI15_10_IRQHandler+0xc0>)
 800120a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800120c:	4798      	blx	r3
	if(EXIT->EXTI_PR & (1<<11)) {EXIT->EXTI_PR |= (1<<11); GP_IRQ_Callback[11]();  }
 800120e:	4b26      	ldr	r3, [pc, #152]	; (80012a8 <EXTI15_10_IRQHandler+0xbc>)
 8001210:	695b      	ldr	r3, [r3, #20]
 8001212:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001216:	2b00      	cmp	r3, #0
 8001218:	d008      	beq.n	800122c <EXTI15_10_IRQHandler+0x40>
 800121a:	4b23      	ldr	r3, [pc, #140]	; (80012a8 <EXTI15_10_IRQHandler+0xbc>)
 800121c:	695b      	ldr	r3, [r3, #20]
 800121e:	4a22      	ldr	r2, [pc, #136]	; (80012a8 <EXTI15_10_IRQHandler+0xbc>)
 8001220:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001224:	6153      	str	r3, [r2, #20]
 8001226:	4b21      	ldr	r3, [pc, #132]	; (80012ac <EXTI15_10_IRQHandler+0xc0>)
 8001228:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800122a:	4798      	blx	r3
	if(EXIT->EXTI_PR & (1<<12)) {EXIT->EXTI_PR |= (1<<12); GP_IRQ_Callback[12]();  }
 800122c:	4b1e      	ldr	r3, [pc, #120]	; (80012a8 <EXTI15_10_IRQHandler+0xbc>)
 800122e:	695b      	ldr	r3, [r3, #20]
 8001230:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001234:	2b00      	cmp	r3, #0
 8001236:	d008      	beq.n	800124a <EXTI15_10_IRQHandler+0x5e>
 8001238:	4b1b      	ldr	r3, [pc, #108]	; (80012a8 <EXTI15_10_IRQHandler+0xbc>)
 800123a:	695b      	ldr	r3, [r3, #20]
 800123c:	4a1a      	ldr	r2, [pc, #104]	; (80012a8 <EXTI15_10_IRQHandler+0xbc>)
 800123e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001242:	6153      	str	r3, [r2, #20]
 8001244:	4b19      	ldr	r3, [pc, #100]	; (80012ac <EXTI15_10_IRQHandler+0xc0>)
 8001246:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001248:	4798      	blx	r3
	if(EXIT->EXTI_PR & (1<<13)) {EXIT->EXTI_PR |= (1<<13); GP_IRQ_Callback[13]();  }
 800124a:	4b17      	ldr	r3, [pc, #92]	; (80012a8 <EXTI15_10_IRQHandler+0xbc>)
 800124c:	695b      	ldr	r3, [r3, #20]
 800124e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001252:	2b00      	cmp	r3, #0
 8001254:	d008      	beq.n	8001268 <EXTI15_10_IRQHandler+0x7c>
 8001256:	4b14      	ldr	r3, [pc, #80]	; (80012a8 <EXTI15_10_IRQHandler+0xbc>)
 8001258:	695b      	ldr	r3, [r3, #20]
 800125a:	4a13      	ldr	r2, [pc, #76]	; (80012a8 <EXTI15_10_IRQHandler+0xbc>)
 800125c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001260:	6153      	str	r3, [r2, #20]
 8001262:	4b12      	ldr	r3, [pc, #72]	; (80012ac <EXTI15_10_IRQHandler+0xc0>)
 8001264:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001266:	4798      	blx	r3
	if(EXIT->EXTI_PR & (1<<14)) {EXIT->EXTI_PR |= (1<<14); GP_IRQ_Callback[14]();  }
 8001268:	4b0f      	ldr	r3, [pc, #60]	; (80012a8 <EXTI15_10_IRQHandler+0xbc>)
 800126a:	695b      	ldr	r3, [r3, #20]
 800126c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001270:	2b00      	cmp	r3, #0
 8001272:	d008      	beq.n	8001286 <EXTI15_10_IRQHandler+0x9a>
 8001274:	4b0c      	ldr	r3, [pc, #48]	; (80012a8 <EXTI15_10_IRQHandler+0xbc>)
 8001276:	695b      	ldr	r3, [r3, #20]
 8001278:	4a0b      	ldr	r2, [pc, #44]	; (80012a8 <EXTI15_10_IRQHandler+0xbc>)
 800127a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800127e:	6153      	str	r3, [r2, #20]
 8001280:	4b0a      	ldr	r3, [pc, #40]	; (80012ac <EXTI15_10_IRQHandler+0xc0>)
 8001282:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001284:	4798      	blx	r3
	if(EXIT->EXTI_PR & (1<<15)) {EXIT->EXTI_PR |= (1<<15); GP_IRQ_Callback[15]();  }
 8001286:	4b08      	ldr	r3, [pc, #32]	; (80012a8 <EXTI15_10_IRQHandler+0xbc>)
 8001288:	695b      	ldr	r3, [r3, #20]
 800128a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800128e:	2b00      	cmp	r3, #0
 8001290:	d008      	beq.n	80012a4 <EXTI15_10_IRQHandler+0xb8>
 8001292:	4b05      	ldr	r3, [pc, #20]	; (80012a8 <EXTI15_10_IRQHandler+0xbc>)
 8001294:	695b      	ldr	r3, [r3, #20]
 8001296:	4a04      	ldr	r2, [pc, #16]	; (80012a8 <EXTI15_10_IRQHandler+0xbc>)
 8001298:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800129c:	6153      	str	r3, [r2, #20]
 800129e:	4b03      	ldr	r3, [pc, #12]	; (80012ac <EXTI15_10_IRQHandler+0xc0>)
 80012a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80012a2:	4798      	blx	r3

}
 80012a4:	bf00      	nop
 80012a6:	bd80      	pop	{r7, pc}
 80012a8:	40010400 	.word	0x40010400
 80012ac:	200003d0 	.word	0x200003d0

080012b0 <SPI1_IRQHandler>:
	while( (((SPIx->SPI_SR)>>7)&1) );
	pinwrite(gpiox_SS, pin, HIGH);
}


void SPI1_IRQHandler(){
 80012b0:	b480      	push	{r7}
 80012b2:	af00      	add	r7, sp, #0
	//slave only todo
}
 80012b4:	bf00      	nop
 80012b6:	46bd      	mov	sp, r7
 80012b8:	bc80      	pop	{r7}
 80012ba:	4770      	bx	lr

080012bc <SPI2_IRQHandler>:
void SPI2_IRQHandler(){
 80012bc:	b480      	push	{r7}
 80012be:	af00      	add	r7, sp, #0
	//slave only todo
}
 80012c0:	bf00      	nop
 80012c2:	46bd      	mov	sp, r7
 80012c4:	bc80      	pop	{r7}
 80012c6:	4770      	bx	lr

080012c8 <USART_SEND>:
	uint16_t DIV_Fraction =(((CLCK /((baud_rate*16)/100)) - DIV_Mantissa*100)*16)/100;
	USARTx->USART_BRR =( (DIV_Mantissa<<4) | ((DIV_Fraction)& 0xf) );


}
void USART_SEND(USART_typeDef* USARTx,uint16_t* data){
 80012c8:	b480      	push	{r7}
 80012ca:	b083      	sub	sp, #12
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	6078      	str	r0, [r7, #4]
 80012d0:	6039      	str	r1, [r7, #0]

	if(((USARTx->USART_CR1>>12)&1)==1){
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	68db      	ldr	r3, [r3, #12]
 80012d6:	0b1b      	lsrs	r3, r3, #12
 80012d8:	f003 0301 	and.w	r3, r3, #1
 80012dc:	2b01      	cmp	r3, #1
 80012de:	d106      	bne.n	80012ee <USART_SEND+0x26>
		//	Bit 12 M: Word length
		//	1: 1 Start bit, 9 Data bits, n Stop bit
		USARTx->USART_DR=((*data)&(uint16_t)0x01ff);
 80012e0:	683b      	ldr	r3, [r7, #0]
 80012e2:	881b      	ldrh	r3, [r3, #0]
 80012e4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	605a      	str	r2, [r3, #4]
		//	0: 1 Start bit, 8 Data bits, n Stop bit
		USARTx->USART_DR=((*data)&(uint16_t)0xff);
	}


}
 80012ec:	e004      	b.n	80012f8 <USART_SEND+0x30>
		USARTx->USART_DR=((*data)&(uint16_t)0xff);
 80012ee:	683b      	ldr	r3, [r7, #0]
 80012f0:	881b      	ldrh	r3, [r3, #0]
 80012f2:	b2da      	uxtb	r2, r3
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	605a      	str	r2, [r3, #4]
}
 80012f8:	bf00      	nop
 80012fa:	370c      	adds	r7, #12
 80012fc:	46bd      	mov	sp, r7
 80012fe:	bc80      	pop	{r7}
 8001300:	4770      	bx	lr
	...

08001304 <USART1_IRQHandler>:
	//This bit is set and cleared by software.
	//0: Interrupt is inhibited
	//1: A USART interrupt is generated whenever ORE=1 or RXNE=1 in the USART_SR register
	USARTx->USART_CR1 &=~Received_data_ready_to_be_read;
}
void USART1_IRQHandler(){
 8001304:	b580      	push	{r7, lr}
 8001306:	b082      	sub	sp, #8
 8001308:	af00      	add	r7, sp, #0
	////pinwrite(GPIOB, pin1,HIGH);
	//arr[0]->USART_SR &=~(1<<6);
	if(  (( (arr[0]->USART_SR>>7) & 1) ==1)&&(((arr[0]->USART_CR1 >>7)&1)==1) ){   //Transmit data register empty
 800130a:	4b56      	ldr	r3, [pc, #344]	; (8001464 <USART1_IRQHandler+0x160>)
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	09db      	lsrs	r3, r3, #7
 8001312:	f003 0301 	and.w	r3, r3, #1
 8001316:	2b01      	cmp	r3, #1
 8001318:	d122      	bne.n	8001360 <USART1_IRQHandler+0x5c>
 800131a:	4b52      	ldr	r3, [pc, #328]	; (8001464 <USART1_IRQHandler+0x160>)
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	68db      	ldr	r3, [r3, #12]
 8001320:	09db      	lsrs	r3, r3, #7
 8001322:	f003 0301 	and.w	r3, r3, #1
 8001326:	2b01      	cmp	r3, #1
 8001328:	d11a      	bne.n	8001360 <USART1_IRQHandler+0x5c>

		if((*arr_data[0])!=0){
 800132a:	4b4f      	ldr	r3, [pc, #316]	; (8001468 <USART1_IRQHandler+0x164>)
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	781b      	ldrb	r3, [r3, #0]
 8001330:	2b00      	cmp	r3, #0
 8001332:	d00d      	beq.n	8001350 <USART1_IRQHandler+0x4c>
			USART_SEND(arr[0],(uint16_t*)arr_data[0]);
 8001334:	4b4b      	ldr	r3, [pc, #300]	; (8001464 <USART1_IRQHandler+0x160>)
 8001336:	681a      	ldr	r2, [r3, #0]
 8001338:	4b4b      	ldr	r3, [pc, #300]	; (8001468 <USART1_IRQHandler+0x164>)
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	4619      	mov	r1, r3
 800133e:	4610      	mov	r0, r2
 8001340:	f7ff ffc2 	bl	80012c8 <USART_SEND>
			++arr_data[0];
 8001344:	4b48      	ldr	r3, [pc, #288]	; (8001468 <USART1_IRQHandler+0x164>)
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	3301      	adds	r3, #1
 800134a:	4a47      	ldr	r2, [pc, #284]	; (8001468 <USART1_IRQHandler+0x164>)
 800134c:	6013      	str	r3, [r2, #0]
 800134e:	e007      	b.n	8001360 <USART1_IRQHandler+0x5c>
		else {
			//Bit 7 TXEIE: TXE interrupt enable
			//This bit is set and cleared by software.
			//0: Interrupt is inhibited
			//1: A USART interrupt is generated whenever TXE=1 in the USART_SR register
			arr[0]->USART_CR1 &=~Transmit_data_register_empty;
 8001350:	4b44      	ldr	r3, [pc, #272]	; (8001464 <USART1_IRQHandler+0x160>)
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	68da      	ldr	r2, [r3, #12]
 8001356:	4b43      	ldr	r3, [pc, #268]	; (8001464 <USART1_IRQHandler+0x160>)
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800135e:	60da      	str	r2, [r3, #12]

	}

	//===========================================================================

	if(  (( (arr[0]->USART_SR>>5) & 1) ==1)&&(( (arr[0]->USART_CR1 >>5) &1)==1) ){
 8001360:	4b40      	ldr	r3, [pc, #256]	; (8001464 <USART1_IRQHandler+0x160>)
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	095b      	lsrs	r3, r3, #5
 8001368:	f003 0301 	and.w	r3, r3, #1
 800136c:	2b01      	cmp	r3, #1
 800136e:	d166      	bne.n	800143e <USART1_IRQHandler+0x13a>
 8001370:	4b3c      	ldr	r3, [pc, #240]	; (8001464 <USART1_IRQHandler+0x160>)
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	68db      	ldr	r3, [r3, #12]
 8001376:	095b      	lsrs	r3, r3, #5
 8001378:	f003 0301 	and.w	r3, r3, #1
 800137c:	2b01      	cmp	r3, #1
 800137e:	d15e      	bne.n	800143e <USART1_IRQHandler+0x13a>



		//	Bit 12 M: Word length
		//	This bit determines the word length. It is set or cleared by software.
		if(((arr[0]->USART_CR1>>12)&1) ==1){
 8001380:	4b38      	ldr	r3, [pc, #224]	; (8001464 <USART1_IRQHandler+0x160>)
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	68db      	ldr	r3, [r3, #12]
 8001386:	0b1b      	lsrs	r3, r3, #12
 8001388:	f003 0301 	and.w	r3, r3, #1
 800138c:	2b01      	cmp	r3, #1
 800138e:	d117      	bne.n	80013c0 <USART1_IRQHandler+0xbc>
			//	1: 1 Start bit, 9 Data bits, n Stop bit

			if(((arr[0]->USART_CR1>>10)&1) ==1){
 8001390:	4b34      	ldr	r3, [pc, #208]	; (8001464 <USART1_IRQHandler+0x160>)
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	68db      	ldr	r3, [r3, #12]
 8001396:	0a9b      	lsrs	r3, r3, #10
 8001398:	f003 0301 	and.w	r3, r3, #1
 800139c:	2b01      	cmp	r3, #1
 800139e:	d108      	bne.n	80013b2 <USART1_IRQHandler+0xae>
				//Bit 10 PCE: Parity control enable
				// 1: Parity control enabled
				arr_data_RES[0] =(arr[0]->USART_DR & (uint16_t)0xff);
 80013a0:	4b30      	ldr	r3, [pc, #192]	; (8001464 <USART1_IRQHandler+0x160>)
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	685b      	ldr	r3, [r3, #4]
 80013a6:	b29b      	uxth	r3, r3
 80013a8:	b2db      	uxtb	r3, r3
 80013aa:	b29a      	uxth	r2, r3
 80013ac:	4b2f      	ldr	r3, [pc, #188]	; (800146c <USART1_IRQHandler+0x168>)
 80013ae:	801a      	strh	r2, [r3, #0]
 80013b0:	e020      	b.n	80013f4 <USART1_IRQHandler+0xf0>
			}
			else{
				//0: Parity control disabled
				arr_data_RES[0]=arr[0]->USART_DR;
 80013b2:	4b2c      	ldr	r3, [pc, #176]	; (8001464 <USART1_IRQHandler+0x160>)
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	685b      	ldr	r3, [r3, #4]
 80013b8:	b29a      	uxth	r2, r3
 80013ba:	4b2c      	ldr	r3, [pc, #176]	; (800146c <USART1_IRQHandler+0x168>)
 80013bc:	801a      	strh	r2, [r3, #0]
 80013be:	e019      	b.n	80013f4 <USART1_IRQHandler+0xf0>
			}
		}
		else{
			//	0: 1 Start bit, 8 Data bits, n Stop bit

			if(((arr[0]->USART_CR1>>10)&1) ==1){
 80013c0:	4b28      	ldr	r3, [pc, #160]	; (8001464 <USART1_IRQHandler+0x160>)
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	68db      	ldr	r3, [r3, #12]
 80013c6:	0a9b      	lsrs	r3, r3, #10
 80013c8:	f003 0301 	and.w	r3, r3, #1
 80013cc:	2b01      	cmp	r3, #1
 80013ce:	d109      	bne.n	80013e4 <USART1_IRQHandler+0xe0>
				//Bit 10 PCE: Parity control enable
				// 1: Parity control enabled
				arr_data_RES[0] =(arr[0]->USART_DR & (uint16_t)0x7f);
 80013d0:	4b24      	ldr	r3, [pc, #144]	; (8001464 <USART1_IRQHandler+0x160>)
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	685b      	ldr	r3, [r3, #4]
 80013d6:	b29b      	uxth	r3, r3
 80013d8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80013dc:	b29a      	uxth	r2, r3
 80013de:	4b23      	ldr	r3, [pc, #140]	; (800146c <USART1_IRQHandler+0x168>)
 80013e0:	801a      	strh	r2, [r3, #0]
 80013e2:	e007      	b.n	80013f4 <USART1_IRQHandler+0xf0>
			}
			else{
				//0: Parity control disabled
				arr_data_RES[0] =(arr[0]->USART_DR & (uint16_t)0xff);
 80013e4:	4b1f      	ldr	r3, [pc, #124]	; (8001464 <USART1_IRQHandler+0x160>)
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	685b      	ldr	r3, [r3, #4]
 80013ea:	b29b      	uxth	r3, r3
 80013ec:	b2db      	uxtb	r3, r3
 80013ee:	b29a      	uxth	r2, r3
 80013f0:	4b1e      	ldr	r3, [pc, #120]	; (800146c <USART1_IRQHandler+0x168>)
 80013f2:	801a      	strh	r2, [r3, #0]
			}
		}
		//pinwrite(GPIOB, pin1,HIGH);

		GP_reseve_Callback[0]();
 80013f4:	4b1e      	ldr	r3, [pc, #120]	; (8001470 <USART1_IRQHandler+0x16c>)
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	4798      	blx	r3

		for(long i=0;i<(20000);i++);
 80013fa:	2300      	movs	r3, #0
 80013fc:	607b      	str	r3, [r7, #4]
 80013fe:	e002      	b.n	8001406 <USART1_IRQHandler+0x102>
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	3301      	adds	r3, #1
 8001404:	607b      	str	r3, [r7, #4]
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	f644 621f 	movw	r2, #19999	; 0x4e1f
 800140c:	4293      	cmp	r3, r2
 800140e:	ddf7      	ble.n	8001400 <USART1_IRQHandler+0xfc>
		//pinwrite(GPIOB, pin1,LOW);
		arr[0]->USART_SR &=~(1<<5);//clear
 8001410:	4b14      	ldr	r3, [pc, #80]	; (8001464 <USART1_IRQHandler+0x160>)
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	681a      	ldr	r2, [r3, #0]
 8001416:	4b13      	ldr	r3, [pc, #76]	; (8001464 <USART1_IRQHandler+0x160>)
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	f022 0220 	bic.w	r2, r2, #32
 800141e:	601a      	str	r2, [r3, #0]
		//arr[0]->USART_CR1 &=~Received_data_ready_to_be_read;
		if(((arr[0]->USART_SR>>3)&1)|1){
 8001420:	4b10      	ldr	r3, [pc, #64]	; (8001464 <USART1_IRQHandler+0x160>)
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	681b      	ldr	r3, [r3, #0]
			volatile uint16_t d=USART1->USART_DR;
 8001426:	4b13      	ldr	r3, [pc, #76]	; (8001474 <USART1_IRQHandler+0x170>)
 8001428:	685b      	ldr	r3, [r3, #4]
 800142a:	b29b      	uxth	r3, r3
 800142c:	807b      	strh	r3, [r7, #2]
			arr[0]->USART_SR &=~(1<<5);
 800142e:	4b0d      	ldr	r3, [pc, #52]	; (8001464 <USART1_IRQHandler+0x160>)
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	681a      	ldr	r2, [r3, #0]
 8001434:	4b0b      	ldr	r3, [pc, #44]	; (8001464 <USART1_IRQHandler+0x160>)
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	f022 0220 	bic.w	r2, r2, #32
 800143c:	601a      	str	r2, [r3, #0]
		}
	}
	if(((arr[0]->USART_SR>>3)&1)|1){
 800143e:	4b09      	ldr	r3, [pc, #36]	; (8001464 <USART1_IRQHandler+0x160>)
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	681b      	ldr	r3, [r3, #0]
		volatile uint16_t w =USART1->USART_DR;
 8001444:	4b0b      	ldr	r3, [pc, #44]	; (8001474 <USART1_IRQHandler+0x170>)
 8001446:	685b      	ldr	r3, [r3, #4]
 8001448:	b29b      	uxth	r3, r3
 800144a:	803b      	strh	r3, [r7, #0]
		arr[0]->USART_SR &=~(1<<5);
 800144c:	4b05      	ldr	r3, [pc, #20]	; (8001464 <USART1_IRQHandler+0x160>)
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	681a      	ldr	r2, [r3, #0]
 8001452:	4b04      	ldr	r3, [pc, #16]	; (8001464 <USART1_IRQHandler+0x160>)
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	f022 0220 	bic.w	r2, r2, #32
 800145a:	601a      	str	r2, [r3, #0]
	}
	//_delay_ms(500);
	////pinwrite(GPIOB, pin1,LOW);
}
 800145c:	bf00      	nop
 800145e:	3708      	adds	r7, #8
 8001460:	46bd      	mov	sp, r7
 8001462:	bd80      	pop	{r7, pc}
 8001464:	2000040c 	.word	0x2000040c
 8001468:	20000420 	.word	0x20000420
 800146c:	20000418 	.word	0x20000418
 8001470:	2000042c 	.word	0x2000042c
 8001474:	40013800 	.word	0x40013800

08001478 <USART2_IRQHandler>:
void USART2_IRQHandler(){
 8001478:	b580      	push	{r7, lr}
 800147a:	b082      	sub	sp, #8
 800147c:	af00      	add	r7, sp, #0
	//pinwrite(GPIOB, pin1,HIGH);
	//arr[0]->USART_SR &=~(1<<6);
	if(  (( (arr[1]->USART_SR>>7) & 1) ==1)&&(((arr[1]->USART_CR1 >>7)&1)==1) ){   //Transmit data register empty
 800147e:	4b56      	ldr	r3, [pc, #344]	; (80015d8 <USART2_IRQHandler+0x160>)
 8001480:	685b      	ldr	r3, [r3, #4]
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	09db      	lsrs	r3, r3, #7
 8001486:	f003 0301 	and.w	r3, r3, #1
 800148a:	2b01      	cmp	r3, #1
 800148c:	d122      	bne.n	80014d4 <USART2_IRQHandler+0x5c>
 800148e:	4b52      	ldr	r3, [pc, #328]	; (80015d8 <USART2_IRQHandler+0x160>)
 8001490:	685b      	ldr	r3, [r3, #4]
 8001492:	68db      	ldr	r3, [r3, #12]
 8001494:	09db      	lsrs	r3, r3, #7
 8001496:	f003 0301 	and.w	r3, r3, #1
 800149a:	2b01      	cmp	r3, #1
 800149c:	d11a      	bne.n	80014d4 <USART2_IRQHandler+0x5c>

		if((*arr_data[1])!=0){
 800149e:	4b4f      	ldr	r3, [pc, #316]	; (80015dc <USART2_IRQHandler+0x164>)
 80014a0:	685b      	ldr	r3, [r3, #4]
 80014a2:	781b      	ldrb	r3, [r3, #0]
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d00d      	beq.n	80014c4 <USART2_IRQHandler+0x4c>
			USART_SEND(arr[1],(uint16_t*)arr_data[1]);
 80014a8:	4b4b      	ldr	r3, [pc, #300]	; (80015d8 <USART2_IRQHandler+0x160>)
 80014aa:	685a      	ldr	r2, [r3, #4]
 80014ac:	4b4b      	ldr	r3, [pc, #300]	; (80015dc <USART2_IRQHandler+0x164>)
 80014ae:	685b      	ldr	r3, [r3, #4]
 80014b0:	4619      	mov	r1, r3
 80014b2:	4610      	mov	r0, r2
 80014b4:	f7ff ff08 	bl	80012c8 <USART_SEND>
			++arr_data[1];
 80014b8:	4b48      	ldr	r3, [pc, #288]	; (80015dc <USART2_IRQHandler+0x164>)
 80014ba:	685b      	ldr	r3, [r3, #4]
 80014bc:	3301      	adds	r3, #1
 80014be:	4a47      	ldr	r2, [pc, #284]	; (80015dc <USART2_IRQHandler+0x164>)
 80014c0:	6053      	str	r3, [r2, #4]
 80014c2:	e007      	b.n	80014d4 <USART2_IRQHandler+0x5c>
		else {
			//Bit 7 TXEIE: TXE interrupt enable
			//This bit is set and cleared by software.
			//0: Interrupt is inhibited
			//1: A USART interrupt is generated whenever TXE=1 in the USART_SR register
			arr[1]->USART_CR1 &=~Transmit_data_register_empty;
 80014c4:	4b44      	ldr	r3, [pc, #272]	; (80015d8 <USART2_IRQHandler+0x160>)
 80014c6:	685b      	ldr	r3, [r3, #4]
 80014c8:	68da      	ldr	r2, [r3, #12]
 80014ca:	4b43      	ldr	r3, [pc, #268]	; (80015d8 <USART2_IRQHandler+0x160>)
 80014cc:	685b      	ldr	r3, [r3, #4]
 80014ce:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80014d2:	60da      	str	r2, [r3, #12]

	}

	//===========================================================================

	if(  (( (arr[1]->USART_SR>>5) & 1) ==1)&&(( (arr[1]->USART_CR1 >>5) &1)==1) ){
 80014d4:	4b40      	ldr	r3, [pc, #256]	; (80015d8 <USART2_IRQHandler+0x160>)
 80014d6:	685b      	ldr	r3, [r3, #4]
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	095b      	lsrs	r3, r3, #5
 80014dc:	f003 0301 	and.w	r3, r3, #1
 80014e0:	2b01      	cmp	r3, #1
 80014e2:	d166      	bne.n	80015b2 <USART2_IRQHandler+0x13a>
 80014e4:	4b3c      	ldr	r3, [pc, #240]	; (80015d8 <USART2_IRQHandler+0x160>)
 80014e6:	685b      	ldr	r3, [r3, #4]
 80014e8:	68db      	ldr	r3, [r3, #12]
 80014ea:	095b      	lsrs	r3, r3, #5
 80014ec:	f003 0301 	and.w	r3, r3, #1
 80014f0:	2b01      	cmp	r3, #1
 80014f2:	d15e      	bne.n	80015b2 <USART2_IRQHandler+0x13a>



		//	Bit 12 M: Word length
		//	This bit determines the word length. It is set or cleared by software.
		if(((arr[1]->USART_CR1>>12)&1) ==1){
 80014f4:	4b38      	ldr	r3, [pc, #224]	; (80015d8 <USART2_IRQHandler+0x160>)
 80014f6:	685b      	ldr	r3, [r3, #4]
 80014f8:	68db      	ldr	r3, [r3, #12]
 80014fa:	0b1b      	lsrs	r3, r3, #12
 80014fc:	f003 0301 	and.w	r3, r3, #1
 8001500:	2b01      	cmp	r3, #1
 8001502:	d117      	bne.n	8001534 <USART2_IRQHandler+0xbc>
			//	1: 1 Start bit, 9 Data bits, n Stop bit

			if(((arr[1]->USART_CR1>>10)&1) ==1){
 8001504:	4b34      	ldr	r3, [pc, #208]	; (80015d8 <USART2_IRQHandler+0x160>)
 8001506:	685b      	ldr	r3, [r3, #4]
 8001508:	68db      	ldr	r3, [r3, #12]
 800150a:	0a9b      	lsrs	r3, r3, #10
 800150c:	f003 0301 	and.w	r3, r3, #1
 8001510:	2b01      	cmp	r3, #1
 8001512:	d108      	bne.n	8001526 <USART2_IRQHandler+0xae>
				//Bit 10 PCE: Parity control enable
				// 1: Parity control enabled
				arr_data_RES[1] =(arr[1]->USART_DR & (uint16_t)0xff);
 8001514:	4b30      	ldr	r3, [pc, #192]	; (80015d8 <USART2_IRQHandler+0x160>)
 8001516:	685b      	ldr	r3, [r3, #4]
 8001518:	685b      	ldr	r3, [r3, #4]
 800151a:	b29b      	uxth	r3, r3
 800151c:	b2db      	uxtb	r3, r3
 800151e:	b29a      	uxth	r2, r3
 8001520:	4b2f      	ldr	r3, [pc, #188]	; (80015e0 <USART2_IRQHandler+0x168>)
 8001522:	805a      	strh	r2, [r3, #2]
 8001524:	e020      	b.n	8001568 <USART2_IRQHandler+0xf0>
			}
			else{
				//0: Parity control disabled
				arr_data_RES[1]=arr[1]->USART_DR;
 8001526:	4b2c      	ldr	r3, [pc, #176]	; (80015d8 <USART2_IRQHandler+0x160>)
 8001528:	685b      	ldr	r3, [r3, #4]
 800152a:	685b      	ldr	r3, [r3, #4]
 800152c:	b29a      	uxth	r2, r3
 800152e:	4b2c      	ldr	r3, [pc, #176]	; (80015e0 <USART2_IRQHandler+0x168>)
 8001530:	805a      	strh	r2, [r3, #2]
 8001532:	e019      	b.n	8001568 <USART2_IRQHandler+0xf0>
			}
		}
		else{
			//	0: 1 Start bit, 8 Data bits, n Stop bit

			if(((arr[1]->USART_CR1>>10)&1) ==1){
 8001534:	4b28      	ldr	r3, [pc, #160]	; (80015d8 <USART2_IRQHandler+0x160>)
 8001536:	685b      	ldr	r3, [r3, #4]
 8001538:	68db      	ldr	r3, [r3, #12]
 800153a:	0a9b      	lsrs	r3, r3, #10
 800153c:	f003 0301 	and.w	r3, r3, #1
 8001540:	2b01      	cmp	r3, #1
 8001542:	d109      	bne.n	8001558 <USART2_IRQHandler+0xe0>
				//Bit 10 PCE: Parity control enable
				// 1: Parity control enabled
				arr_data_RES[1] =(arr[1]->USART_DR & (uint16_t)0x7f);
 8001544:	4b24      	ldr	r3, [pc, #144]	; (80015d8 <USART2_IRQHandler+0x160>)
 8001546:	685b      	ldr	r3, [r3, #4]
 8001548:	685b      	ldr	r3, [r3, #4]
 800154a:	b29b      	uxth	r3, r3
 800154c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001550:	b29a      	uxth	r2, r3
 8001552:	4b23      	ldr	r3, [pc, #140]	; (80015e0 <USART2_IRQHandler+0x168>)
 8001554:	805a      	strh	r2, [r3, #2]
 8001556:	e007      	b.n	8001568 <USART2_IRQHandler+0xf0>
			}
			else{
				//0: Parity control disabled
				arr_data_RES[1] =(arr[1]->USART_DR & (uint16_t)0xff);
 8001558:	4b1f      	ldr	r3, [pc, #124]	; (80015d8 <USART2_IRQHandler+0x160>)
 800155a:	685b      	ldr	r3, [r3, #4]
 800155c:	685b      	ldr	r3, [r3, #4]
 800155e:	b29b      	uxth	r3, r3
 8001560:	b2db      	uxtb	r3, r3
 8001562:	b29a      	uxth	r2, r3
 8001564:	4b1e      	ldr	r3, [pc, #120]	; (80015e0 <USART2_IRQHandler+0x168>)
 8001566:	805a      	strh	r2, [r3, #2]
			}
		}
		//pinwrite(GPIOB, pin1,HIGH);

		GP_reseve_Callback[1]();
 8001568:	4b1e      	ldr	r3, [pc, #120]	; (80015e4 <USART2_IRQHandler+0x16c>)
 800156a:	685b      	ldr	r3, [r3, #4]
 800156c:	4798      	blx	r3
		for(long i=0;i<(20000);i++);
 800156e:	2300      	movs	r3, #0
 8001570:	607b      	str	r3, [r7, #4]
 8001572:	e002      	b.n	800157a <USART2_IRQHandler+0x102>
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	3301      	adds	r3, #1
 8001578:	607b      	str	r3, [r7, #4]
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8001580:	4293      	cmp	r3, r2
 8001582:	ddf7      	ble.n	8001574 <USART2_IRQHandler+0xfc>
		//pinwrite(GPIOB, pin1,LOW);
		arr[1]->USART_SR &=~(1<<5);//clear
 8001584:	4b14      	ldr	r3, [pc, #80]	; (80015d8 <USART2_IRQHandler+0x160>)
 8001586:	685b      	ldr	r3, [r3, #4]
 8001588:	681a      	ldr	r2, [r3, #0]
 800158a:	4b13      	ldr	r3, [pc, #76]	; (80015d8 <USART2_IRQHandler+0x160>)
 800158c:	685b      	ldr	r3, [r3, #4]
 800158e:	f022 0220 	bic.w	r2, r2, #32
 8001592:	601a      	str	r2, [r3, #0]
		//arr[1]->USART_CR1 &=~Received_data_ready_to_be_read;
		if(((arr[1]->USART_SR>>3)&1)|1){
 8001594:	4b10      	ldr	r3, [pc, #64]	; (80015d8 <USART2_IRQHandler+0x160>)
 8001596:	685b      	ldr	r3, [r3, #4]
 8001598:	681b      	ldr	r3, [r3, #0]
			volatile uint16_t d =USART2->USART_DR;
 800159a:	4b13      	ldr	r3, [pc, #76]	; (80015e8 <USART2_IRQHandler+0x170>)
 800159c:	685b      	ldr	r3, [r3, #4]
 800159e:	b29b      	uxth	r3, r3
 80015a0:	807b      	strh	r3, [r7, #2]
			arr[1]->USART_SR &=~(1<<5);
 80015a2:	4b0d      	ldr	r3, [pc, #52]	; (80015d8 <USART2_IRQHandler+0x160>)
 80015a4:	685b      	ldr	r3, [r3, #4]
 80015a6:	681a      	ldr	r2, [r3, #0]
 80015a8:	4b0b      	ldr	r3, [pc, #44]	; (80015d8 <USART2_IRQHandler+0x160>)
 80015aa:	685b      	ldr	r3, [r3, #4]
 80015ac:	f022 0220 	bic.w	r2, r2, #32
 80015b0:	601a      	str	r2, [r3, #0]
		}
	}
	if(((arr[1]->USART_SR>>3)&1)|1){
 80015b2:	4b09      	ldr	r3, [pc, #36]	; (80015d8 <USART2_IRQHandler+0x160>)
 80015b4:	685b      	ldr	r3, [r3, #4]
 80015b6:	681b      	ldr	r3, [r3, #0]
		volatile uint16_t w =USART2->USART_DR;
 80015b8:	4b0b      	ldr	r3, [pc, #44]	; (80015e8 <USART2_IRQHandler+0x170>)
 80015ba:	685b      	ldr	r3, [r3, #4]
 80015bc:	b29b      	uxth	r3, r3
 80015be:	803b      	strh	r3, [r7, #0]
		arr[1]->USART_SR &=~(1<<5);
 80015c0:	4b05      	ldr	r3, [pc, #20]	; (80015d8 <USART2_IRQHandler+0x160>)
 80015c2:	685b      	ldr	r3, [r3, #4]
 80015c4:	681a      	ldr	r2, [r3, #0]
 80015c6:	4b04      	ldr	r3, [pc, #16]	; (80015d8 <USART2_IRQHandler+0x160>)
 80015c8:	685b      	ldr	r3, [r3, #4]
 80015ca:	f022 0220 	bic.w	r2, r2, #32
 80015ce:	601a      	str	r2, [r3, #0]
	}
	//	_delay_ms(500);
	//	pinwrite(GPIOB, pin1,LOW);
}
 80015d0:	bf00      	nop
 80015d2:	3708      	adds	r7, #8
 80015d4:	46bd      	mov	sp, r7
 80015d6:	bd80      	pop	{r7, pc}
 80015d8:	2000040c 	.word	0x2000040c
 80015dc:	20000420 	.word	0x20000420
 80015e0:	20000418 	.word	0x20000418
 80015e4:	2000042c 	.word	0x2000042c
 80015e8:	40004400 	.word	0x40004400

080015ec <USART3_IRQHandler>:
void USART3_IRQHandler(){
 80015ec:	b580      	push	{r7, lr}
 80015ee:	b082      	sub	sp, #8
 80015f0:	af00      	add	r7, sp, #0
	//pinwrite(GPIOB, pin1,HIGH);
	//arr[2]->USART_SR &=~(1<<6);
	if(  (( (arr[2]->USART_SR>>7) & 1) ==1)&&(((arr[2]->USART_CR1 >>7)&1)==1) ){   //Transmit data register empty
 80015f2:	4b56      	ldr	r3, [pc, #344]	; (800174c <USART3_IRQHandler+0x160>)
 80015f4:	689b      	ldr	r3, [r3, #8]
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	09db      	lsrs	r3, r3, #7
 80015fa:	f003 0301 	and.w	r3, r3, #1
 80015fe:	2b01      	cmp	r3, #1
 8001600:	d122      	bne.n	8001648 <USART3_IRQHandler+0x5c>
 8001602:	4b52      	ldr	r3, [pc, #328]	; (800174c <USART3_IRQHandler+0x160>)
 8001604:	689b      	ldr	r3, [r3, #8]
 8001606:	68db      	ldr	r3, [r3, #12]
 8001608:	09db      	lsrs	r3, r3, #7
 800160a:	f003 0301 	and.w	r3, r3, #1
 800160e:	2b01      	cmp	r3, #1
 8001610:	d11a      	bne.n	8001648 <USART3_IRQHandler+0x5c>

		if((*arr_data[2])!=0){
 8001612:	4b4f      	ldr	r3, [pc, #316]	; (8001750 <USART3_IRQHandler+0x164>)
 8001614:	689b      	ldr	r3, [r3, #8]
 8001616:	781b      	ldrb	r3, [r3, #0]
 8001618:	2b00      	cmp	r3, #0
 800161a:	d00d      	beq.n	8001638 <USART3_IRQHandler+0x4c>
			USART_SEND(arr[2],(uint16_t*)arr_data[2]);
 800161c:	4b4b      	ldr	r3, [pc, #300]	; (800174c <USART3_IRQHandler+0x160>)
 800161e:	689a      	ldr	r2, [r3, #8]
 8001620:	4b4b      	ldr	r3, [pc, #300]	; (8001750 <USART3_IRQHandler+0x164>)
 8001622:	689b      	ldr	r3, [r3, #8]
 8001624:	4619      	mov	r1, r3
 8001626:	4610      	mov	r0, r2
 8001628:	f7ff fe4e 	bl	80012c8 <USART_SEND>
			++arr_data[2];
 800162c:	4b48      	ldr	r3, [pc, #288]	; (8001750 <USART3_IRQHandler+0x164>)
 800162e:	689b      	ldr	r3, [r3, #8]
 8001630:	3301      	adds	r3, #1
 8001632:	4a47      	ldr	r2, [pc, #284]	; (8001750 <USART3_IRQHandler+0x164>)
 8001634:	6093      	str	r3, [r2, #8]
 8001636:	e007      	b.n	8001648 <USART3_IRQHandler+0x5c>
		else {
			//Bit 7 TXEIE: TXE interrupt enable
			//This bit is set and cleared by software.
			//0: Interrupt is inhibited
			//1: A USART interrupt is generated whenever TXE=1 in the USART_SR register
			arr[2]->USART_CR1 &=~Transmit_data_register_empty;
 8001638:	4b44      	ldr	r3, [pc, #272]	; (800174c <USART3_IRQHandler+0x160>)
 800163a:	689b      	ldr	r3, [r3, #8]
 800163c:	68da      	ldr	r2, [r3, #12]
 800163e:	4b43      	ldr	r3, [pc, #268]	; (800174c <USART3_IRQHandler+0x160>)
 8001640:	689b      	ldr	r3, [r3, #8]
 8001642:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001646:	60da      	str	r2, [r3, #12]

	}

	//===========================================================================

	if(  (( (arr[2]->USART_SR>>5) & 1) ==1)&&(( (arr[2]->USART_CR1 >>5) &1)==1) ){
 8001648:	4b40      	ldr	r3, [pc, #256]	; (800174c <USART3_IRQHandler+0x160>)
 800164a:	689b      	ldr	r3, [r3, #8]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	095b      	lsrs	r3, r3, #5
 8001650:	f003 0301 	and.w	r3, r3, #1
 8001654:	2b01      	cmp	r3, #1
 8001656:	d166      	bne.n	8001726 <USART3_IRQHandler+0x13a>
 8001658:	4b3c      	ldr	r3, [pc, #240]	; (800174c <USART3_IRQHandler+0x160>)
 800165a:	689b      	ldr	r3, [r3, #8]
 800165c:	68db      	ldr	r3, [r3, #12]
 800165e:	095b      	lsrs	r3, r3, #5
 8001660:	f003 0301 	and.w	r3, r3, #1
 8001664:	2b01      	cmp	r3, #1
 8001666:	d15e      	bne.n	8001726 <USART3_IRQHandler+0x13a>



		//	Bit 12 M: Word length
		//	This bit determines the word length. It is set or cleared by software.
		if(((arr[2]->USART_CR1>>12)&1) ==1){
 8001668:	4b38      	ldr	r3, [pc, #224]	; (800174c <USART3_IRQHandler+0x160>)
 800166a:	689b      	ldr	r3, [r3, #8]
 800166c:	68db      	ldr	r3, [r3, #12]
 800166e:	0b1b      	lsrs	r3, r3, #12
 8001670:	f003 0301 	and.w	r3, r3, #1
 8001674:	2b01      	cmp	r3, #1
 8001676:	d117      	bne.n	80016a8 <USART3_IRQHandler+0xbc>
			//	1: 1 Start bit, 9 Data bits, n Stop bit

			if(((arr[2]->USART_CR1>>10)&1) ==1){
 8001678:	4b34      	ldr	r3, [pc, #208]	; (800174c <USART3_IRQHandler+0x160>)
 800167a:	689b      	ldr	r3, [r3, #8]
 800167c:	68db      	ldr	r3, [r3, #12]
 800167e:	0a9b      	lsrs	r3, r3, #10
 8001680:	f003 0301 	and.w	r3, r3, #1
 8001684:	2b01      	cmp	r3, #1
 8001686:	d108      	bne.n	800169a <USART3_IRQHandler+0xae>
				//Bit 10 PCE: Parity control enable
				// 1: Parity control enabled
				arr_data_RES[2] =(arr[2]->USART_DR & (uint16_t)0xff);
 8001688:	4b30      	ldr	r3, [pc, #192]	; (800174c <USART3_IRQHandler+0x160>)
 800168a:	689b      	ldr	r3, [r3, #8]
 800168c:	685b      	ldr	r3, [r3, #4]
 800168e:	b29b      	uxth	r3, r3
 8001690:	b2db      	uxtb	r3, r3
 8001692:	b29a      	uxth	r2, r3
 8001694:	4b2f      	ldr	r3, [pc, #188]	; (8001754 <USART3_IRQHandler+0x168>)
 8001696:	809a      	strh	r2, [r3, #4]
 8001698:	e020      	b.n	80016dc <USART3_IRQHandler+0xf0>
			}
			else{
				//0: Parity control disabled
				arr_data_RES[2]=arr[2]->USART_DR;
 800169a:	4b2c      	ldr	r3, [pc, #176]	; (800174c <USART3_IRQHandler+0x160>)
 800169c:	689b      	ldr	r3, [r3, #8]
 800169e:	685b      	ldr	r3, [r3, #4]
 80016a0:	b29a      	uxth	r2, r3
 80016a2:	4b2c      	ldr	r3, [pc, #176]	; (8001754 <USART3_IRQHandler+0x168>)
 80016a4:	809a      	strh	r2, [r3, #4]
 80016a6:	e019      	b.n	80016dc <USART3_IRQHandler+0xf0>
			}
		}
		else{
			//	0: 1 Start bit, 8 Data bits, n Stop bit

			if(((arr[2]->USART_CR1>>10)&1) ==1){
 80016a8:	4b28      	ldr	r3, [pc, #160]	; (800174c <USART3_IRQHandler+0x160>)
 80016aa:	689b      	ldr	r3, [r3, #8]
 80016ac:	68db      	ldr	r3, [r3, #12]
 80016ae:	0a9b      	lsrs	r3, r3, #10
 80016b0:	f003 0301 	and.w	r3, r3, #1
 80016b4:	2b01      	cmp	r3, #1
 80016b6:	d109      	bne.n	80016cc <USART3_IRQHandler+0xe0>
				//Bit 10 PCE: Parity control enable
				// 1: Parity control enabled
				arr_data_RES[2] =(arr[2]->USART_DR & (uint16_t)0x7f);
 80016b8:	4b24      	ldr	r3, [pc, #144]	; (800174c <USART3_IRQHandler+0x160>)
 80016ba:	689b      	ldr	r3, [r3, #8]
 80016bc:	685b      	ldr	r3, [r3, #4]
 80016be:	b29b      	uxth	r3, r3
 80016c0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80016c4:	b29a      	uxth	r2, r3
 80016c6:	4b23      	ldr	r3, [pc, #140]	; (8001754 <USART3_IRQHandler+0x168>)
 80016c8:	809a      	strh	r2, [r3, #4]
 80016ca:	e007      	b.n	80016dc <USART3_IRQHandler+0xf0>
			}
			else{
				//0: Parity control disabled
				arr_data_RES[2] =(arr[2]->USART_DR & (uint16_t)0xff);
 80016cc:	4b1f      	ldr	r3, [pc, #124]	; (800174c <USART3_IRQHandler+0x160>)
 80016ce:	689b      	ldr	r3, [r3, #8]
 80016d0:	685b      	ldr	r3, [r3, #4]
 80016d2:	b29b      	uxth	r3, r3
 80016d4:	b2db      	uxtb	r3, r3
 80016d6:	b29a      	uxth	r2, r3
 80016d8:	4b1e      	ldr	r3, [pc, #120]	; (8001754 <USART3_IRQHandler+0x168>)
 80016da:	809a      	strh	r2, [r3, #4]
			}
		}
		//pinwrite(GPIOB, pin1,HIGH);

		GP_reseve_Callback[2]();
 80016dc:	4b1e      	ldr	r3, [pc, #120]	; (8001758 <USART3_IRQHandler+0x16c>)
 80016de:	689b      	ldr	r3, [r3, #8]
 80016e0:	4798      	blx	r3
		for(long i=0;i<(20000);i++);
 80016e2:	2300      	movs	r3, #0
 80016e4:	607b      	str	r3, [r7, #4]
 80016e6:	e002      	b.n	80016ee <USART3_IRQHandler+0x102>
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	3301      	adds	r3, #1
 80016ec:	607b      	str	r3, [r7, #4]
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	f644 621f 	movw	r2, #19999	; 0x4e1f
 80016f4:	4293      	cmp	r3, r2
 80016f6:	ddf7      	ble.n	80016e8 <USART3_IRQHandler+0xfc>
		//pinwrite(GPIOB, pin1,LOW);
		arr[2]->USART_SR &=~(1<<5);//clear
 80016f8:	4b14      	ldr	r3, [pc, #80]	; (800174c <USART3_IRQHandler+0x160>)
 80016fa:	689b      	ldr	r3, [r3, #8]
 80016fc:	681a      	ldr	r2, [r3, #0]
 80016fe:	4b13      	ldr	r3, [pc, #76]	; (800174c <USART3_IRQHandler+0x160>)
 8001700:	689b      	ldr	r3, [r3, #8]
 8001702:	f022 0220 	bic.w	r2, r2, #32
 8001706:	601a      	str	r2, [r3, #0]
		//arr[2]->USART_CR1 &=~Received_data_ready_to_be_read;
		if(((arr[2]->USART_SR>>3)&1)|1){
 8001708:	4b10      	ldr	r3, [pc, #64]	; (800174c <USART3_IRQHandler+0x160>)
 800170a:	689b      	ldr	r3, [r3, #8]
 800170c:	681b      	ldr	r3, [r3, #0]
			volatile uint16_t d =USART3->USART_DR;
 800170e:	4b13      	ldr	r3, [pc, #76]	; (800175c <USART3_IRQHandler+0x170>)
 8001710:	685b      	ldr	r3, [r3, #4]
 8001712:	b29b      	uxth	r3, r3
 8001714:	807b      	strh	r3, [r7, #2]
			arr[2]->USART_SR &=~(1<<5);
 8001716:	4b0d      	ldr	r3, [pc, #52]	; (800174c <USART3_IRQHandler+0x160>)
 8001718:	689b      	ldr	r3, [r3, #8]
 800171a:	681a      	ldr	r2, [r3, #0]
 800171c:	4b0b      	ldr	r3, [pc, #44]	; (800174c <USART3_IRQHandler+0x160>)
 800171e:	689b      	ldr	r3, [r3, #8]
 8001720:	f022 0220 	bic.w	r2, r2, #32
 8001724:	601a      	str	r2, [r3, #0]
		}
	}
	if(((arr[2]->USART_SR>>3)&1)|1){
 8001726:	4b09      	ldr	r3, [pc, #36]	; (800174c <USART3_IRQHandler+0x160>)
 8001728:	689b      	ldr	r3, [r3, #8]
 800172a:	681b      	ldr	r3, [r3, #0]
		volatile uint16_t w =USART3->USART_DR;
 800172c:	4b0b      	ldr	r3, [pc, #44]	; (800175c <USART3_IRQHandler+0x170>)
 800172e:	685b      	ldr	r3, [r3, #4]
 8001730:	b29b      	uxth	r3, r3
 8001732:	803b      	strh	r3, [r7, #0]
		arr[2]->USART_SR &=~(1<<5);
 8001734:	4b05      	ldr	r3, [pc, #20]	; (800174c <USART3_IRQHandler+0x160>)
 8001736:	689b      	ldr	r3, [r3, #8]
 8001738:	681a      	ldr	r2, [r3, #0]
 800173a:	4b04      	ldr	r3, [pc, #16]	; (800174c <USART3_IRQHandler+0x160>)
 800173c:	689b      	ldr	r3, [r3, #8]
 800173e:	f022 0220 	bic.w	r2, r2, #32
 8001742:	601a      	str	r2, [r3, #0]
	}
	//	_delay_ms(500);
	//	pinwrite(GPIOB, pin1,LOW);
}
 8001744:	bf00      	nop
 8001746:	3708      	adds	r7, #8
 8001748:	46bd      	mov	sp, r7
 800174a:	bd80      	pop	{r7, pc}
 800174c:	2000040c 	.word	0x2000040c
 8001750:	20000420 	.word	0x20000420
 8001754:	20000418 	.word	0x20000418
 8001758:	2000042c 	.word	0x2000042c
 800175c:	40004800 	.word	0x40004800

08001760 <TASK1_fun>:
#include "SCEDULER.h"
#include "GPIO_DRIVER.h"
TASK_FRAME_t TASK1,TASK2,TASK3;
uint8_t T1,T2,T3;
void TASK1_fun(){
 8001760:	b580      	push	{r7, lr}
 8001762:	af00      	add	r7, sp, #0
	while(1){
		T1^=1;
 8001764:	4b05      	ldr	r3, [pc, #20]	; (800177c <TASK1_fun+0x1c>)
 8001766:	781b      	ldrb	r3, [r3, #0]
 8001768:	f083 0301 	eor.w	r3, r3, #1
 800176c:	b2da      	uxtb	r2, r3
 800176e:	4b03      	ldr	r3, [pc, #12]	; (800177c <TASK1_fun+0x1c>)
 8001770:	701a      	strb	r2, [r3, #0]
		TogglePin(GPIOA, pin7);
 8001772:	2107      	movs	r1, #7
 8001774:	4802      	ldr	r0, [pc, #8]	; (8001780 <TASK1_fun+0x20>)
 8001776:	f7ff fad5 	bl	8000d24 <TogglePin>
		T1^=1;
 800177a:	e7f3      	b.n	8001764 <TASK1_fun+0x4>
 800177c:	200004a9 	.word	0x200004a9
 8001780:	40010800 	.word	0x40010800

08001784 <TASK2_fun>:
	}
}
void TASK2_fun(){
 8001784:	b580      	push	{r7, lr}
 8001786:	af00      	add	r7, sp, #0
	while(1){
		T2^=1;
 8001788:	4b05      	ldr	r3, [pc, #20]	; (80017a0 <TASK2_fun+0x1c>)
 800178a:	781b      	ldrb	r3, [r3, #0]
 800178c:	f083 0301 	eor.w	r3, r3, #1
 8001790:	b2da      	uxtb	r2, r3
 8001792:	4b03      	ldr	r3, [pc, #12]	; (80017a0 <TASK2_fun+0x1c>)
 8001794:	701a      	strb	r2, [r3, #0]
		TogglePin(GPIOB, pin0);
 8001796:	2100      	movs	r1, #0
 8001798:	4802      	ldr	r0, [pc, #8]	; (80017a4 <TASK2_fun+0x20>)
 800179a:	f7ff fac3 	bl	8000d24 <TogglePin>
		T2^=1;
 800179e:	e7f3      	b.n	8001788 <TASK2_fun+0x4>
 80017a0:	20000444 	.word	0x20000444
 80017a4:	40010c00 	.word	0x40010c00

080017a8 <TASK3_fun>:
	}
}
void TASK3_fun(){
 80017a8:	b580      	push	{r7, lr}
 80017aa:	af00      	add	r7, sp, #0
	while(1){
		T3^=1;
 80017ac:	4b05      	ldr	r3, [pc, #20]	; (80017c4 <TASK3_fun+0x1c>)
 80017ae:	781b      	ldrb	r3, [r3, #0]
 80017b0:	f083 0301 	eor.w	r3, r3, #1
 80017b4:	b2da      	uxtb	r2, r3
 80017b6:	4b03      	ldr	r3, [pc, #12]	; (80017c4 <TASK3_fun+0x1c>)
 80017b8:	701a      	strb	r2, [r3, #0]
		TogglePin(GPIOB, pin1);
 80017ba:	2101      	movs	r1, #1
 80017bc:	4802      	ldr	r0, [pc, #8]	; (80017c8 <TASK3_fun+0x20>)
 80017be:	f7ff fab1 	bl	8000d24 <TogglePin>
		T3^=1;
 80017c2:	e7f3      	b.n	80017ac <TASK3_fun+0x4>
 80017c4:	200004a8 	.word	0x200004a8
 80017c8:	40010c00 	.word	0x40010c00

080017cc <main>:
	}
}
int main(void)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	af00      	add	r7, sp, #0
	HARD_WARE_INIT();
 80017d0:	f7fe fd30 	bl	8000234 <HARD_WARE_INIT>
	ALSHREIF_RTOS_INIT();
 80017d4:	f7fe feb8 	bl	8000548 <ALSHREIF_RTOS_INIT>

	strcpy(TASK1.NAME,"TASK1");
 80017d8:	4b23      	ldr	r3, [pc, #140]	; (8001868 <main+0x9c>)
 80017da:	4a24      	ldr	r2, [pc, #144]	; (800186c <main+0xa0>)
 80017dc:	e892 0003 	ldmia.w	r2, {r0, r1}
 80017e0:	6018      	str	r0, [r3, #0]
 80017e2:	3304      	adds	r3, #4
 80017e4:	8019      	strh	r1, [r3, #0]
	TASK1.TASK_FUNCTION=TASK1_fun;
 80017e6:	4b22      	ldr	r3, [pc, #136]	; (8001870 <main+0xa4>)
 80017e8:	4a22      	ldr	r2, [pc, #136]	; (8001874 <main+0xa8>)
 80017ea:	609a      	str	r2, [r3, #8]
	TASK1.priority=2;
 80017ec:	4b20      	ldr	r3, [pc, #128]	; (8001870 <main+0xa4>)
 80017ee:	2202      	movs	r2, #2
 80017f0:	711a      	strb	r2, [r3, #4]
	TASK1.stack_size=1024;
 80017f2:	4b1f      	ldr	r3, [pc, #124]	; (8001870 <main+0xa4>)
 80017f4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80017f8:	601a      	str	r2, [r3, #0]

	strcpy(TASK2.NAME,"TASK2");
 80017fa:	4b1f      	ldr	r3, [pc, #124]	; (8001878 <main+0xac>)
 80017fc:	4a1f      	ldr	r2, [pc, #124]	; (800187c <main+0xb0>)
 80017fe:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001802:	6018      	str	r0, [r3, #0]
 8001804:	3304      	adds	r3, #4
 8001806:	8019      	strh	r1, [r3, #0]
	TASK2.TASK_FUNCTION=TASK2_fun;
 8001808:	4b1d      	ldr	r3, [pc, #116]	; (8001880 <main+0xb4>)
 800180a:	4a1e      	ldr	r2, [pc, #120]	; (8001884 <main+0xb8>)
 800180c:	609a      	str	r2, [r3, #8]
	TASK2.priority=2;
 800180e:	4b1c      	ldr	r3, [pc, #112]	; (8001880 <main+0xb4>)
 8001810:	2202      	movs	r2, #2
 8001812:	711a      	strb	r2, [r3, #4]
	TASK2.stack_size=1024;
 8001814:	4b1a      	ldr	r3, [pc, #104]	; (8001880 <main+0xb4>)
 8001816:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800181a:	601a      	str	r2, [r3, #0]

	strcpy(TASK3.NAME,"TASK3");
 800181c:	4b1a      	ldr	r3, [pc, #104]	; (8001888 <main+0xbc>)
 800181e:	4a1b      	ldr	r2, [pc, #108]	; (800188c <main+0xc0>)
 8001820:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001824:	6018      	str	r0, [r3, #0]
 8001826:	3304      	adds	r3, #4
 8001828:	8019      	strh	r1, [r3, #0]
	TASK3.TASK_FUNCTION=TASK3_fun;
 800182a:	4b19      	ldr	r3, [pc, #100]	; (8001890 <main+0xc4>)
 800182c:	4a19      	ldr	r2, [pc, #100]	; (8001894 <main+0xc8>)
 800182e:	609a      	str	r2, [r3, #8]
	TASK3.priority=2;
 8001830:	4b17      	ldr	r3, [pc, #92]	; (8001890 <main+0xc4>)
 8001832:	2202      	movs	r2, #2
 8001834:	711a      	strb	r2, [r3, #4]
	TASK3.stack_size=1024;
 8001836:	4b16      	ldr	r3, [pc, #88]	; (8001890 <main+0xc4>)
 8001838:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800183c:	601a      	str	r2, [r3, #0]

	ALSHREIF_RTOS_CREAT_TASK(&TASK1);
 800183e:	480c      	ldr	r0, [pc, #48]	; (8001870 <main+0xa4>)
 8001840:	f7fe fe46 	bl	80004d0 <ALSHREIF_RTOS_CREAT_TASK>
	ALSHREIF_RTOS_CREAT_TASK(&TASK2);
 8001844:	480e      	ldr	r0, [pc, #56]	; (8001880 <main+0xb4>)
 8001846:	f7fe fe43 	bl	80004d0 <ALSHREIF_RTOS_CREAT_TASK>
	ALSHREIF_RTOS_CREAT_TASK(&TASK3);
 800184a:	4811      	ldr	r0, [pc, #68]	; (8001890 <main+0xc4>)
 800184c:	f7fe fe40 	bl	80004d0 <ALSHREIF_RTOS_CREAT_TASK>

	ALSHREIF_RTOS_ACTIVAT_TASK(&TASK1);
 8001850:	4807      	ldr	r0, [pc, #28]	; (8001870 <main+0xa4>)
 8001852:	f7ff f8d9 	bl	8000a08 <ALSHREIF_RTOS_ACTIVAT_TASK>
	ALSHREIF_RTOS_ACTIVAT_TASK(&TASK2);
 8001856:	480a      	ldr	r0, [pc, #40]	; (8001880 <main+0xb4>)
 8001858:	f7ff f8d6 	bl	8000a08 <ALSHREIF_RTOS_ACTIVAT_TASK>
	ALSHREIF_RTOS_ACTIVAT_TASK(&TASK3);
 800185c:	480c      	ldr	r0, [pc, #48]	; (8001890 <main+0xc4>)
 800185e:	f7ff f8d3 	bl	8000a08 <ALSHREIF_RTOS_ACTIVAT_TASK>

	ALSHREIF_RTOS_START_OS();
 8001862:	f7ff f8e1 	bl	8000a28 <ALSHREIF_RTOS_START_OS>
	while(1);
 8001866:	e7fe      	b.n	8001866 <main+0x9a>
 8001868:	20000490 	.word	0x20000490
 800186c:	08001958 	.word	0x08001958
 8001870:	20000478 	.word	0x20000478
 8001874:	08001761 	.word	0x08001761
 8001878:	20000460 	.word	0x20000460
 800187c:	08001960 	.word	0x08001960
 8001880:	20000448 	.word	0x20000448
 8001884:	08001785 	.word	0x08001785
 8001888:	200004c4 	.word	0x200004c4
 800188c:	08001968 	.word	0x08001968
 8001890:	200004ac 	.word	0x200004ac
 8001894:	080017a9 	.word	0x080017a9

08001898 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001898:	480d      	ldr	r0, [pc, #52]	; (80018d0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800189a:	4685      	mov	sp, r0
/* Call the clock system intitialization function.*/
  bl  SystemInit
 800189c:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80018a0:	480c      	ldr	r0, [pc, #48]	; (80018d4 <LoopForever+0x6>)
  ldr r1, =_edata
 80018a2:	490d      	ldr	r1, [pc, #52]	; (80018d8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80018a4:	4a0d      	ldr	r2, [pc, #52]	; (80018dc <LoopForever+0xe>)
  movs r3, #0
 80018a6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80018a8:	e002      	b.n	80018b0 <LoopCopyDataInit>

080018aa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80018aa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80018ac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80018ae:	3304      	adds	r3, #4

080018b0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80018b0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80018b2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80018b4:	d3f9      	bcc.n	80018aa <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80018b6:	4a0a      	ldr	r2, [pc, #40]	; (80018e0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80018b8:	4c0a      	ldr	r4, [pc, #40]	; (80018e4 <LoopForever+0x16>)
  movs r3, #0
 80018ba:	2300      	movs	r3, #0
  b LoopFillZerobss
 80018bc:	e001      	b.n	80018c2 <LoopFillZerobss>

080018be <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80018be:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80018c0:	3204      	adds	r2, #4

080018c2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80018c2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80018c4:	d3fb      	bcc.n	80018be <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80018c6:	f000 f811 	bl	80018ec <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80018ca:	f7ff ff7f 	bl	80017cc <main>

080018ce <LoopForever>:

LoopForever:
    b LoopForever
 80018ce:	e7fe      	b.n	80018ce <LoopForever>
  ldr   r0, =_estack
 80018d0:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 80018d4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80018d8:	20000020 	.word	0x20000020
  ldr r2, =_sidata
 80018dc:	08001978 	.word	0x08001978
  ldr r2, =_sbss
 80018e0:	20000020 	.word	0x20000020
  ldr r4, =_ebss
 80018e4:	200004dc 	.word	0x200004dc

080018e8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80018e8:	e7fe      	b.n	80018e8 <ADC1_2_IRQHandler>
	...

080018ec <__libc_init_array>:
 80018ec:	b570      	push	{r4, r5, r6, lr}
 80018ee:	2500      	movs	r5, #0
 80018f0:	4e0c      	ldr	r6, [pc, #48]	; (8001924 <__libc_init_array+0x38>)
 80018f2:	4c0d      	ldr	r4, [pc, #52]	; (8001928 <__libc_init_array+0x3c>)
 80018f4:	1ba4      	subs	r4, r4, r6
 80018f6:	10a4      	asrs	r4, r4, #2
 80018f8:	42a5      	cmp	r5, r4
 80018fa:	d109      	bne.n	8001910 <__libc_init_array+0x24>
 80018fc:	f000 f81a 	bl	8001934 <_init>
 8001900:	2500      	movs	r5, #0
 8001902:	4e0a      	ldr	r6, [pc, #40]	; (800192c <__libc_init_array+0x40>)
 8001904:	4c0a      	ldr	r4, [pc, #40]	; (8001930 <__libc_init_array+0x44>)
 8001906:	1ba4      	subs	r4, r4, r6
 8001908:	10a4      	asrs	r4, r4, #2
 800190a:	42a5      	cmp	r5, r4
 800190c:	d105      	bne.n	800191a <__libc_init_array+0x2e>
 800190e:	bd70      	pop	{r4, r5, r6, pc}
 8001910:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001914:	4798      	blx	r3
 8001916:	3501      	adds	r5, #1
 8001918:	e7ee      	b.n	80018f8 <__libc_init_array+0xc>
 800191a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800191e:	4798      	blx	r3
 8001920:	3501      	adds	r5, #1
 8001922:	e7f2      	b.n	800190a <__libc_init_array+0x1e>
 8001924:	08001970 	.word	0x08001970
 8001928:	08001970 	.word	0x08001970
 800192c:	08001970 	.word	0x08001970
 8001930:	08001974 	.word	0x08001974

08001934 <_init>:
 8001934:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001936:	bf00      	nop
 8001938:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800193a:	bc08      	pop	{r3}
 800193c:	469e      	mov	lr, r3
 800193e:	4770      	bx	lr

08001940 <_fini>:
 8001940:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001942:	bf00      	nop
 8001944:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001946:	bc08      	pop	{r3}
 8001948:	469e      	mov	lr, r3
 800194a:	4770      	bx	lr
