{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717473674948 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717473674952 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 04 16:01:14 2024 " "Processing started: Tue Jun 04 16:01:14 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717473674952 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473674952 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off COR_ASP -c COR_ASP_TopLevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off COR_ASP -c COR_ASP_TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473674952 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1717473676488 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1717473676488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_2a/synthesis/nios_system_2a.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system_2a/synthesis/nios_system_2a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Nios_System_2A-rtl " "Found design unit 1: Nios_System_2A-rtl" {  } { { "Nios_System_2A/synthesis/Nios_System_2A.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/Nios_System_2A.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473685525 ""} { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A " "Found entity 1: Nios_System_2A" {  } { { "Nios_System_2A/synthesis/Nios_System_2A.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/Nios_System_2A.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473685525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473685525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_2a/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_2a/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "Nios_System_2A/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473685530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473685530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_2a/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_2a/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "Nios_System_2A/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473685534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473685534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_2a/synthesis/submodules/nios_system_2a_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_2a/synthesis/submodules/nios_system_2a_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_irq_mapper " "Found entity 1: Nios_System_2A_irq_mapper" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_irq_mapper.sv" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473685539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473685539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_mm_interconnect_0 " "Found entity 1: Nios_System_2A_mm_interconnect_0" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473685553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473685553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_mm_interconnect_0_avalon_st_adapter " "Found entity 1: Nios_System_2A_mm_interconnect_0_avalon_st_adapter" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473685558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473685558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: Nios_System_2A_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473685564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473685564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_mm_interconnect_0_rsp_mux_001 " "Found entity 1: Nios_System_2A_mm_interconnect_0_rsp_mux_001" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473685569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473685569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_2a/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system_2a/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "Nios_System_2A/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473685574 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "Nios_System_2A/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473685574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473685574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_mm_interconnect_0_rsp_mux " "Found entity 1: Nios_System_2A_mm_interconnect_0_rsp_mux" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473685580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473685580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_mm_interconnect_0_rsp_demux_001 " "Found entity 1: Nios_System_2A_mm_interconnect_0_rsp_demux_001" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473685585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473685585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_mm_interconnect_0_rsp_demux " "Found entity 1: Nios_System_2A_mm_interconnect_0_rsp_demux" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473685590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473685590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_mm_interconnect_0_cmd_mux_001 " "Found entity 1: Nios_System_2A_mm_interconnect_0_cmd_mux_001" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473685594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473685594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_mm_interconnect_0_cmd_mux " "Found entity 1: Nios_System_2A_mm_interconnect_0_cmd_mux" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473685599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473685599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_mm_interconnect_0_cmd_demux_001 " "Found entity 1: Nios_System_2A_mm_interconnect_0_cmd_demux_001" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473685604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473685604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_mm_interconnect_0_cmd_demux " "Found entity 1: Nios_System_2A_mm_interconnect_0_cmd_demux" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473685609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473685609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_2a/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_2a/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "Nios_System_2A/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473685615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473685615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_2a/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system_2a/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "Nios_System_2A/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473685621 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "Nios_System_2A/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473685621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473685621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_2a/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_2a/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "Nios_System_2A/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473685627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473685627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_2a/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_2a/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "Nios_System_2A/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473685632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473685632 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Nios_System_2A_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at Nios_System_2A_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1717473685636 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Nios_System_2A_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at Nios_System_2A_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1717473685637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_mm_interconnect_0_router_003_default_decode " "Found entity 1: Nios_System_2A_mm_interconnect_0_router_003_default_decode" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473685639 ""} { "Info" "ISGN_ENTITY_NAME" "2 Nios_System_2A_mm_interconnect_0_router_003 " "Found entity 2: Nios_System_2A_mm_interconnect_0_router_003" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473685639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473685639 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Nios_System_2A_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at Nios_System_2A_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1717473685643 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Nios_System_2A_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at Nios_System_2A_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1717473685644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_mm_interconnect_0_router_002_default_decode " "Found entity 1: Nios_System_2A_mm_interconnect_0_router_002_default_decode" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473685647 ""} { "Info" "ISGN_ENTITY_NAME" "2 Nios_System_2A_mm_interconnect_0_router_002 " "Found entity 2: Nios_System_2A_mm_interconnect_0_router_002" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473685647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473685647 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Nios_System_2A_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at Nios_System_2A_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1717473685650 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Nios_System_2A_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at Nios_System_2A_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1717473685651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_mm_interconnect_0_router_001_default_decode " "Found entity 1: Nios_System_2A_mm_interconnect_0_router_001_default_decode" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473685653 ""} { "Info" "ISGN_ENTITY_NAME" "2 Nios_System_2A_mm_interconnect_0_router_001 " "Found entity 2: Nios_System_2A_mm_interconnect_0_router_001" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473685653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473685653 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Nios_System_2A_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at Nios_System_2A_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router.sv" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1717473685656 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Nios_System_2A_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at Nios_System_2A_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router.sv" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1717473685657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_mm_interconnect_0_router_default_decode " "Found entity 1: Nios_System_2A_mm_interconnect_0_router_default_decode" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router.sv" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473685659 ""} { "Info" "ISGN_ENTITY_NAME" "2 Nios_System_2A_mm_interconnect_0_router " "Found entity 2: Nios_System_2A_mm_interconnect_0_router" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router.sv" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473685659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473685659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_2a/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_2a/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "Nios_System_2A/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473685665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473685665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_2a/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_2a/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "Nios_System_2A/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473685670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473685670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_2a/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_2a/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "Nios_System_2A/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473685675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473685675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_2a/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_2a/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "Nios_System_2A/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473685680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473685680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_2a/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_2a/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "Nios_System_2A/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473685685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473685685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_2a/synthesis/submodules/nios_system_2a_send.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_2a/synthesis/submodules/nios_system_2a_send.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_send " "Found entity 1: Nios_System_2A_send" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_send.v" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_send.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473685692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473685692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_2a/synthesis/submodules/nios_system_2a_recv.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_2a/synthesis/submodules/nios_system_2a_recv.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_recv " "Found entity 1: Nios_System_2A_recv" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_recv.v" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_recv.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473685698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473685698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_2a/synthesis/submodules/nios_system_2a_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_2a/synthesis/submodules/nios_system_2a_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_onchip_memory " "Found entity 1: Nios_System_2A_onchip_memory" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_onchip_memory.v" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_onchip_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473685704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473685704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_2a/synthesis/submodules/nios_system_2a_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file nios_system_2a/synthesis/submodules/nios_system_2a_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_jtag_uart_sim_scfifo_w " "Found entity 1: Nios_System_2A_jtag_uart_sim_scfifo_w" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_jtag_uart.v" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473685716 ""} { "Info" "ISGN_ENTITY_NAME" "2 Nios_System_2A_jtag_uart_scfifo_w " "Found entity 2: Nios_System_2A_jtag_uart_scfifo_w" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_jtag_uart.v" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473685716 ""} { "Info" "ISGN_ENTITY_NAME" "3 Nios_System_2A_jtag_uart_sim_scfifo_r " "Found entity 3: Nios_System_2A_jtag_uart_sim_scfifo_r" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_jtag_uart.v" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473685716 ""} { "Info" "ISGN_ENTITY_NAME" "4 Nios_System_2A_jtag_uart_scfifo_r " "Found entity 4: Nios_System_2A_jtag_uart_scfifo_r" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_jtag_uart.v" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473685716 ""} { "Info" "ISGN_ENTITY_NAME" "5 Nios_System_2A_jtag_uart " "Found entity 5: Nios_System_2A_jtag_uart" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_jtag_uart.v" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473685716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473685716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_2a/synthesis/submodules/nios_system_2a_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_2a/synthesis/submodules/nios_system_2a_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_cpu " "Found entity 1: Nios_System_2A_cpu" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu.v" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473685722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473685722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_2a/synthesis/submodules/nios_system_2a_cpu_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file nios_system_2a/synthesis/submodules/nios_system_2a_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_cpu_cpu_ic_data_module " "Found entity 1: Nios_System_2A_cpu_cpu_ic_data_module" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686473 ""} { "Info" "ISGN_ENTITY_NAME" "2 Nios_System_2A_cpu_cpu_ic_tag_module " "Found entity 2: Nios_System_2A_cpu_cpu_ic_tag_module" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686473 ""} { "Info" "ISGN_ENTITY_NAME" "3 Nios_System_2A_cpu_cpu_bht_module " "Found entity 3: Nios_System_2A_cpu_cpu_bht_module" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686473 ""} { "Info" "ISGN_ENTITY_NAME" "4 Nios_System_2A_cpu_cpu_register_bank_a_module " "Found entity 4: Nios_System_2A_cpu_cpu_register_bank_a_module" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686473 ""} { "Info" "ISGN_ENTITY_NAME" "5 Nios_System_2A_cpu_cpu_register_bank_b_module " "Found entity 5: Nios_System_2A_cpu_cpu_register_bank_b_module" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686473 ""} { "Info" "ISGN_ENTITY_NAME" "6 Nios_System_2A_cpu_cpu_dc_tag_module " "Found entity 6: Nios_System_2A_cpu_cpu_dc_tag_module" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686473 ""} { "Info" "ISGN_ENTITY_NAME" "7 Nios_System_2A_cpu_cpu_dc_data_module " "Found entity 7: Nios_System_2A_cpu_cpu_dc_data_module" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686473 ""} { "Info" "ISGN_ENTITY_NAME" "8 Nios_System_2A_cpu_cpu_dc_victim_module " "Found entity 8: Nios_System_2A_cpu_cpu_dc_victim_module" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686473 ""} { "Info" "ISGN_ENTITY_NAME" "9 Nios_System_2A_cpu_cpu_nios2_oci_debug " "Found entity 9: Nios_System_2A_cpu_cpu_nios2_oci_debug" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686473 ""} { "Info" "ISGN_ENTITY_NAME" "10 Nios_System_2A_cpu_cpu_nios2_oci_break " "Found entity 10: Nios_System_2A_cpu_cpu_nios2_oci_break" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686473 ""} { "Info" "ISGN_ENTITY_NAME" "11 Nios_System_2A_cpu_cpu_nios2_oci_xbrk " "Found entity 11: Nios_System_2A_cpu_cpu_nios2_oci_xbrk" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686473 ""} { "Info" "ISGN_ENTITY_NAME" "12 Nios_System_2A_cpu_cpu_nios2_oci_dbrk " "Found entity 12: Nios_System_2A_cpu_cpu_nios2_oci_dbrk" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686473 ""} { "Info" "ISGN_ENTITY_NAME" "13 Nios_System_2A_cpu_cpu_nios2_oci_itrace " "Found entity 13: Nios_System_2A_cpu_cpu_nios2_oci_itrace" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686473 ""} { "Info" "ISGN_ENTITY_NAME" "14 Nios_System_2A_cpu_cpu_nios2_oci_td_mode " "Found entity 14: Nios_System_2A_cpu_cpu_nios2_oci_td_mode" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686473 ""} { "Info" "ISGN_ENTITY_NAME" "15 Nios_System_2A_cpu_cpu_nios2_oci_dtrace " "Found entity 15: Nios_System_2A_cpu_cpu_nios2_oci_dtrace" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686473 ""} { "Info" "ISGN_ENTITY_NAME" "16 Nios_System_2A_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: Nios_System_2A_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686473 ""} { "Info" "ISGN_ENTITY_NAME" "17 Nios_System_2A_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: Nios_System_2A_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686473 ""} { "Info" "ISGN_ENTITY_NAME" "18 Nios_System_2A_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: Nios_System_2A_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686473 ""} { "Info" "ISGN_ENTITY_NAME" "19 Nios_System_2A_cpu_cpu_nios2_oci_fifo " "Found entity 19: Nios_System_2A_cpu_cpu_nios2_oci_fifo" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686473 ""} { "Info" "ISGN_ENTITY_NAME" "20 Nios_System_2A_cpu_cpu_nios2_oci_pib " "Found entity 20: Nios_System_2A_cpu_cpu_nios2_oci_pib" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686473 ""} { "Info" "ISGN_ENTITY_NAME" "21 Nios_System_2A_cpu_cpu_nios2_oci_im " "Found entity 21: Nios_System_2A_cpu_cpu_nios2_oci_im" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686473 ""} { "Info" "ISGN_ENTITY_NAME" "22 Nios_System_2A_cpu_cpu_nios2_performance_monitors " "Found entity 22: Nios_System_2A_cpu_cpu_nios2_performance_monitors" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686473 ""} { "Info" "ISGN_ENTITY_NAME" "23 Nios_System_2A_cpu_cpu_nios2_avalon_reg " "Found entity 23: Nios_System_2A_cpu_cpu_nios2_avalon_reg" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686473 ""} { "Info" "ISGN_ENTITY_NAME" "24 Nios_System_2A_cpu_cpu_ociram_sp_ram_module " "Found entity 24: Nios_System_2A_cpu_cpu_ociram_sp_ram_module" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686473 ""} { "Info" "ISGN_ENTITY_NAME" "25 Nios_System_2A_cpu_cpu_nios2_ocimem " "Found entity 25: Nios_System_2A_cpu_cpu_nios2_ocimem" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686473 ""} { "Info" "ISGN_ENTITY_NAME" "26 Nios_System_2A_cpu_cpu_nios2_oci " "Found entity 26: Nios_System_2A_cpu_cpu_nios2_oci" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686473 ""} { "Info" "ISGN_ENTITY_NAME" "27 Nios_System_2A_cpu_cpu " "Found entity 27: Nios_System_2A_cpu_cpu" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473686473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_2a/synthesis/submodules/nios_system_2a_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_2a/synthesis/submodules/nios_system_2a_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_cpu_cpu_debug_slave_sysclk " "Found entity 1: Nios_System_2A_cpu_cpu_debug_slave_sysclk" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473686481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_2a/synthesis/submodules/nios_system_2a_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_2a/synthesis/submodules/nios_system_2a_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_cpu_cpu_debug_slave_tck " "Found entity 1: Nios_System_2A_cpu_cpu_debug_slave_tck" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu_debug_slave_tck.v" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473686487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_2a/synthesis/submodules/nios_system_2a_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_2a/synthesis/submodules/nios_system_2a_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_cpu_cpu_debug_slave_wrapper " "Found entity 1: Nios_System_2A_cpu_cpu_debug_slave_wrapper" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473686494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_2a/synthesis/submodules/nios_system_2a_cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_2a/synthesis/submodules/nios_system_2a_cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_cpu_cpu_mult_cell " "Found entity 1: Nios_System_2A_cpu_cpu_mult_cell" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu_mult_cell.v" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473686501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_2a/synthesis/submodules/nios_system_2a_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_2a/synthesis/submodules/nios_system_2a_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_cpu_cpu_test_bench " "Found entity 1: Nios_System_2A_cpu_cpu_test_bench" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu_test_bench.v" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473686509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_2a/synthesis/submodules/nios_system_2a_addr.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_2a/synthesis/submodules/nios_system_2a_addr.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_addr " "Found entity 1: Nios_System_2A_addr" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_addr.v" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_addr.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473686517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/various_constants.vhd 1 0 " "Found 1 design units, including 0 entities, in source file selected vhdl source design files/various_constants.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 various_constants " "Found design unit 1: various_constants" {  } { { "Selected VHDL source design files/various_constants.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/various_constants.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473686521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selected vhdl source design files/registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registers-beh " "Found design unit 1: registers-beh" {  } { { "Selected VHDL source design files/registers.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/registers.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686525 ""} { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "Selected VHDL source design files/registers.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/registers.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473686525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selected vhdl source design files/registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerfile-SYN " "Found design unit 1: registerfile-SYN" {  } { { "Selected VHDL source design files/registerfile.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/registerfile.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686530 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerfile " "Found entity 1: registerfile" {  } { { "Selected VHDL source design files/registerfile.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/registerfile.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473686530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selected vhdl source design files/regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-beh " "Found design unit 1: regfile-beh" {  } { { "Selected VHDL source design files/regfile.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/regfile.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686536 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "Selected VHDL source design files/regfile.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/regfile.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473686536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/reg_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selected vhdl source design files/reg_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_32-behave " "Found design unit 1: reg_32-behave" {  } { { "Selected VHDL source design files/reg_32.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/reg_32.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686541 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_32 " "Found entity 1: reg_32" {  } { { "Selected VHDL source design files/reg_32.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/reg_32.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473686541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/reg_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selected vhdl source design files/reg_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_16-behave " "Found design unit 1: reg_16-behave" {  } { { "Selected VHDL source design files/reg_16.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/reg_16.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686546 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_16 " "Found entity 1: reg_16" {  } { { "Selected VHDL source design files/reg_16.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/reg_16.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473686546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/recop_types.vhd 1 0 " "Found 1 design units, including 0 entities, in source file selected vhdl source design files/recop_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 recop_types " "Found design unit 1: recop_types" {  } { { "Selected VHDL source design files/recop_types.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/recop_types.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473686551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/recop_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selected vhdl source design files/recop_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 recop_pll-SYN " "Found design unit 1: recop_pll-SYN" {  } { { "Selected VHDL source design files/recop_pll.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/recop_pll.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686556 ""} { "Info" "ISGN_ENTITY_NAME" "1 recop_pll " "Found entity 1: recop_pll" {  } { { "Selected VHDL source design files/recop_pll.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/recop_pll.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473686556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/prog_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selected vhdl source design files/prog_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prog_mem-SYN " "Found design unit 1: prog_mem-SYN" {  } { { "Selected VHDL source design files/prog_mem.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/prog_mem.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686561 ""} { "Info" "ISGN_ENTITY_NAME" "1 prog_mem " "Found entity 1: prog_mem" {  } { { "Selected VHDL source design files/prog_mem.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/prog_mem.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473686561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selected vhdl source design files/pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "Selected VHDL source design files/pll.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/pll.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686567 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "Selected VHDL source design files/pll.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473686567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selected vhdl source design files/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-a1 " "Found design unit 1: PC-a1" {  } { { "Selected VHDL source design files/PC.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/PC.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686571 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "Selected VHDL source design files/PC.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/PC.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473686571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/opcodes.vhd 1 0 " "Found 1 design units, including 0 entities, in source file selected vhdl source design files/opcodes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 opcodes " "Found design unit 1: opcodes" {  } { { "Selected VHDL source design files/opcodes.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/opcodes.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473686576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/mux4_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selected vhdl source design files/mux4_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX4_16-arch " "Found design unit 1: MUX4_16-arch" {  } { { "Selected VHDL source design files/MUX4_16.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/MUX4_16.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686581 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX4_16 " "Found entity 1: MUX4_16" {  } { { "Selected VHDL source design files/MUX4_16.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/MUX4_16.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473686581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/mux3_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selected vhdl source design files/mux3_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX3_16-arch " "Found design unit 1: MUX3_16-arch" {  } { { "Selected VHDL source design files/MUX3_16.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/MUX3_16.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686586 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX3_16 " "Found entity 1: MUX3_16" {  } { { "Selected VHDL source design files/MUX3_16.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/MUX3_16.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473686586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/mux2_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selected vhdl source design files/mux2_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2_16-arch " "Found design unit 1: MUX2_16-arch" {  } { { "Selected VHDL source design files/MUX2_16.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/MUX2_16.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686591 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2_16 " "Found entity 1: MUX2_16" {  } { { "Selected VHDL source design files/MUX2_16.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/MUX2_16.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473686591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/memory_model.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selected vhdl source design files/memory_model.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_model-beh " "Found design unit 1: memory_model-beh" {  } { { "Selected VHDL source design files/memory_model.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/memory_model.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686595 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_model " "Found entity 1: memory_model" {  } { { "Selected VHDL source design files/memory_model.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/memory_model.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473686595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/memory_arbiter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selected vhdl source design files/memory_arbiter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_arbiter-behaviour " "Found design unit 1: memory_arbiter-behaviour" {  } { { "Selected VHDL source design files/memory_arbiter.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/memory_arbiter.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686599 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_arbiter " "Found entity 1: memory_arbiter" {  } { { "Selected VHDL source design files/memory_arbiter.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/memory_arbiter.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473686599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/max.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selected vhdl source design files/max.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Max-behavior " "Found design unit 1: Max-behavior" {  } { { "Selected VHDL source design files/Max.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/Max.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686604 ""} { "Info" "ISGN_ENTITY_NAME" "1 Max " "Found entity 1: Max" {  } { { "Selected VHDL source design files/Max.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/Max.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473686604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/instruction_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selected vhdl source design files/instruction_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_reg-behave " "Found design unit 1: instruction_reg-behave" {  } { { "Selected VHDL source design files/instruction_reg.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/instruction_reg.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686608 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_reg " "Found entity 1: instruction_reg" {  } { { "Selected VHDL source design files/instruction_reg.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/instruction_reg.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473686608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/dprr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selected vhdl source design files/dprr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dprr-behavior " "Found design unit 1: dprr-behavior" {  } { { "Selected VHDL source design files/dprr.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/dprr.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686613 ""} { "Info" "ISGN_ENTITY_NAME" "1 dprr " "Found entity 1: dprr" {  } { { "Selected VHDL source design files/dprr.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/dprr.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473686613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/dpcr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selected vhdl source design files/dpcr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dpcr-behavior " "Found design unit 1: dpcr-behavior" {  } { { "Selected VHDL source design files/dpcr.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/dpcr.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686619 ""} { "Info" "ISGN_ENTITY_NAME" "1 dpcr " "Found entity 1: dpcr" {  } { { "Selected VHDL source design files/dpcr.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/dpcr.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473686619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/data_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selected vhdl source design files/data_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_mem-SYN " "Found design unit 1: data_mem-SYN" {  } { { "Selected VHDL source design files/data_mem.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/data_mem.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686623 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "Selected VHDL source design files/data_mem.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/data_mem.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473686623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selected vhdl source design files/control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-behavior " "Found design unit 1: control_unit-behavior" {  } { { "Selected VHDL source design files/control_unit.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/control_unit.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686629 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "Selected VHDL source design files/control_unit.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/control_unit.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473686629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selected vhdl source design files/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-combined " "Found design unit 1: alu-combined" {  } { { "Selected VHDL source design files/ALU.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/ALU.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686633 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "Selected VHDL source design files/ALU.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/ALU.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473686633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/address_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selected vhdl source design files/address_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 address_reg-behave " "Found design unit 1: address_reg-behave" {  } { { "Selected VHDL source design files/address_reg.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/address_reg.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686638 ""} { "Info" "ISGN_ENTITY_NAME" "1 address_reg " "Found entity 1: address_reg" {  } { { "Selected VHDL source design files/address_reg.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/address_reg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473686638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tdma_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tdma_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tdma_tb-sim " "Found design unit 1: tdma_tb-sim" {  } { { "tdma_tb.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/tdma_tb.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686642 ""} { "Info" "ISGN_ENTITY_NAME" "1 tdma_tb " "Found entity 1: tdma_tb" {  } { { "tdma_tb.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/tdma_tb.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473686642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nodeadc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nodeadc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nodeadc-rtl " "Found design unit 1: nodeadc-rtl" {  } { { "nodeadc.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/nodeadc.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686647 ""} { "Info" "ISGN_ENTITY_NAME" "1 nodeadc " "Found entity 1: nodeadc" {  } { { "nodeadc.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/nodeadc.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473686647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adc_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adc_tb-behavior " "Found design unit 1: adc_tb-behavior" {  } { { "adc_tb.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/adc_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686652 ""} { "Info" "ISGN_ENTITY_NAME" "1 adc_tb " "Found entity 1: adc_tb" {  } { { "adc_tb.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/adc_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473686652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adc-beh " "Found design unit 1: adc-beh" {  } { { "adc.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/adc.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686656 ""} { "Info" "ISGN_ENTITY_NAME" "1 adc " "Found entity 1: adc" {  } { { "adc.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/adc.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473686656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "averagecalculator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file averagecalculator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AverageCalculator-Behavioral " "Found design unit 1: AverageCalculator-Behavioral" {  } { { "AverageCalculator.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/AverageCalculator.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686661 ""} { "Info" "ISGN_ENTITY_NAME" "1 AverageCalculator " "Found entity 1: AverageCalculator" {  } { { "AverageCalculator.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/AverageCalculator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473686661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/audiorom/audiorom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/audiorom/audiorom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audiorom-SYN " "Found design unit 1: audiorom-SYN" {  } { { "ip/AudioRom/AudioRom.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/ip/AudioRom/AudioRom.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686666 ""} { "Info" "ISGN_ENTITY_NAME" "1 AudioRom " "Found entity 1: AudioRom" {  } { { "ip/AudioRom/AudioRom.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/ip/AudioRom/AudioRom.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473686666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/audiofifo/audiofifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/audiofifo/audiofifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audiofifo-SYN " "Found design unit 1: audiofifo-SYN" {  } { { "ip/AudioFifo/AudioFifo.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/ip/AudioFifo/AudioFifo.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686670 ""} { "Info" "ISGN_ENTITY_NAME" "1 AudioFifo " "Found entity 1: AudioFifo" {  } { { "ip/AudioFifo/AudioFifo.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/ip/AudioFifo/AudioFifo.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473686670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/audioclock_2/audioclock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/audioclock_2/audioclock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AudioClock-rtl " "Found design unit 1: AudioClock-rtl" {  } { { "ip/AudioClock_2/AudioClock.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/ip/AudioClock_2/AudioClock.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686674 ""} { "Info" "ISGN_ENTITY_NAME" "1 AudioClock " "Found entity 1: AudioClock" {  } { { "ip/AudioClock_2/AudioClock.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/ip/AudioClock_2/AudioClock.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473686674 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/ip/AudioClock_1/AudioClock.vhd C:/Users/shaar/Downloads/HMPSoC/COR-ASP/ip/AudioClock_2/AudioClock.vhd " "File \"C:/Users/shaar/Downloads/HMPSoC/COR-ASP/ip/AudioClock_1/AudioClock.vhd\" is a duplicate of already analyzed file \"C:/Users/shaar/Downloads/HMPSoC/COR-ASP/ip/AudioClock_2/AudioClock.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1717473686678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/audioclock_1/audioclock.vhd 0 0 " "Found 0 design units, including 0 entities, in source file ip/audioclock_1/audioclock.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473686678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/tdmaminfifo/tdmaminfifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/tdmaminfifo/tdmaminfifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tdmaminfifo-SYN " "Found design unit 1: tdmaminfifo-SYN" {  } { { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686683 ""} { "Info" "ISGN_ENTITY_NAME" "1 TdmaMinFifo " "Found entity 1: TdmaMinFifo" {  } { { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473686683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tdmamin/tdmamintypes.vhd 2 0 " "Found 2 design units, including 0 entities, in source file tdmamin/tdmamintypes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TdmaMinTypes " "Found design unit 1: TdmaMinTypes" {  } { { "TdmaMin/TdmaMinTypes.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinTypes.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686688 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 TdmaMinTypes-body " "Found design unit 2: TdmaMinTypes-body" {  } { { "TdmaMin/TdmaMinTypes.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinTypes.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473686688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tdmamin/tdmaminswitch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tdmamin/tdmaminswitch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TdmaMinSwitch-rtl " "Found design unit 1: TdmaMinSwitch-rtl" {  } { { "TdmaMin/TdmaMinSwitch.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinSwitch.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686692 ""} { "Info" "ISGN_ENTITY_NAME" "1 TdmaMinSwitch " "Found entity 1: TdmaMinSwitch" {  } { { "TdmaMin/TdmaMinSwitch.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinSwitch.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473686692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tdmamin/tdmaminstage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tdmamin/tdmaminstage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TdmaMinStage-rtl " "Found design unit 1: TdmaMinStage-rtl" {  } { { "TdmaMin/TdmaMinStage.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinStage.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686696 ""} { "Info" "ISGN_ENTITY_NAME" "1 TdmaMinStage " "Found entity 1: TdmaMinStage" {  } { { "TdmaMin/TdmaMinStage.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinStage.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473686696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tdmamin/tdmaminslots.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tdmamin/tdmaminslots.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TdmaMinSlots-rtl " "Found design unit 1: TdmaMinSlots-rtl" {  } { { "TdmaMin/TdmaMinSlots.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinSlots.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686701 ""} { "Info" "ISGN_ENTITY_NAME" "1 TdmaMinSlots " "Found entity 1: TdmaMinSlots" {  } { { "TdmaMin/TdmaMinSlots.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinSlots.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473686701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tdmamin/tdmamininterface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tdmamin/tdmamininterface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TdmaMinInterface-rtl " "Found design unit 1: TdmaMinInterface-rtl" {  } { { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686706 ""} { "Info" "ISGN_ENTITY_NAME" "1 TdmaMinInterface " "Found entity 1: TdmaMinInterface" {  } { { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473686706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tdmamin/tdmaminfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tdmamin/tdmaminfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TdmaMinFabric-rtl " "Found design unit 1: TdmaMinFabric-rtl" {  } { { "TdmaMin/TdmaMinFabric.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinFabric.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686711 ""} { "Info" "ISGN_ENTITY_NAME" "1 TdmaMinFabric " "Found entity 1: TdmaMinFabric" {  } { { "TdmaMin/TdmaMinFabric.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinFabric.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473686711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tdmamin/tdmamin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tdmamin/tdmamin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TdmaMin-rtl " "Found design unit 1: TdmaMin-rtl" {  } { { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686716 ""} { "Info" "ISGN_ENTITY_NAME" "1 TdmaMin " "Found entity 1: TdmaMin" {  } { { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473686716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "corasp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file corasp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CORASP-rtl " "Found design unit 1: CORASP-rtl" {  } { { "CORASP.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/CORASP.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686720 ""} { "Info" "ISGN_ENTITY_NAME" "1 CORASP " "Found entity 1: CORASP" {  } { { "CORASP.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/CORASP.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473686720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cor_asp_toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cor_asp_toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COR_ASP_TopLevel-sim " "Found design unit 1: COR_ASP_TopLevel-sim" {  } { { "COR_ASP_TopLevel.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686725 ""} { "Info" "ISGN_ENTITY_NAME" "1 COR_ASP_TopLevel " "Found entity 1: COR_ASP_TopLevel" {  } { { "COR_ASP_TopLevel.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473686725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cor_asp_toplevel_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cor_asp_toplevel_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COR_ASP_TopLevel_tb-tb " "Found design unit 1: COR_ASP_TopLevel_tb-tb" {  } { { "COR_ASP_TopLevel_tb.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686730 ""} { "Info" "ISGN_ENTITY_NAME" "1 COR_ASP_TopLevel_tb " "Found entity 1: COR_ASP_TopLevel_tb" {  } { { "COR_ASP_TopLevel_tb.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473686730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "corasp_wave_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file corasp_wave_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CORASP_Wave_Test-sim " "Found design unit 1: CORASP_Wave_Test-sim" {  } { { "CORASP_Wave_Test.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/CORASP_Wave_Test.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686735 ""} { "Info" "ISGN_ENTITY_NAME" "1 CORASP_Wave_Test " "Found entity 1: CORASP_Wave_Test" {  } { { "CORASP_Wave_Test.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/CORASP_Wave_Test.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473686735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testcor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testcor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testCor-rtl " "Found design unit 1: testCor-rtl" {  } { { "testCor.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/testCor.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686739 ""} { "Info" "ISGN_ENTITY_NAME" "1 testCor " "Found entity 1: testCor" {  } { { "testCor.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/testCor.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473686739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_asp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pd_asp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PD_ASP-PD_RTL " "Found design unit 1: PD_ASP-PD_RTL" {  } { { "PD_ASP.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/PD_ASP.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686744 ""} { "Info" "ISGN_ENTITY_NAME" "1 PD_ASP " "Found entity 1: PD_ASP" {  } { { "PD_ASP.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/PD_ASP.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473686744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/pc_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selected vhdl source design files/pc_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc_test-bdf_type " "Found design unit 1: pc_test-bdf_type" {  } { { "Selected VHDL source design files/pc_test.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/pc_test.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686749 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc_test " "Found entity 1: pc_test" {  } { { "Selected VHDL source design files/pc_test.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/pc_test.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473686749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selected vhdl source design files/toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selected vhdl source design files/toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevel-bdf_type " "Found design unit 1: TopLevel-bdf_type" {  } { { "Selected VHDL source design files/TopLevel.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/TopLevel.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686754 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "Selected VHDL source design files/TopLevel.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/TopLevel.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473686754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473686754 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "COR_ASP_TopLevel " "Elaborating entity \"COR_ASP_TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1717473687453 ""}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "seg_0_external_connection_export 1 8 COR_ASP_TopLevel.vhd(104) " "VHDL Incomplete Partial Association warning at COR_ASP_TopLevel.vhd(104): port or argument \"seg_0_external_connection_export\" has 1/8 unassociated elements" {  } { { "COR_ASP_TopLevel.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 104 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1717473687458 "|COR_ASP_TopLevel"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "seg_1_external_connection_export 1 8 COR_ASP_TopLevel.vhd(104) " "VHDL Incomplete Partial Association warning at COR_ASP_TopLevel.vhd(104): port or argument \"seg_1_external_connection_export\" has 1/8 unassociated elements" {  } { { "COR_ASP_TopLevel.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 104 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1717473687458 "|COR_ASP_TopLevel"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "seg_2_external_connection_export 1 8 COR_ASP_TopLevel.vhd(104) " "VHDL Incomplete Partial Association warning at COR_ASP_TopLevel.vhd(104): port or argument \"seg_2_external_connection_export\" has 1/8 unassociated elements" {  } { { "COR_ASP_TopLevel.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 104 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1717473687458 "|COR_ASP_TopLevel"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "seg_3_external_connection_export 1 8 COR_ASP_TopLevel.vhd(104) " "VHDL Incomplete Partial Association warning at COR_ASP_TopLevel.vhd(104): port or argument \"seg_3_external_connection_export\" has 1/8 unassociated elements" {  } { { "COR_ASP_TopLevel.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 104 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1717473687458 "|COR_ASP_TopLevel"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "seg_4_external_connection_export 1 8 COR_ASP_TopLevel.vhd(104) " "VHDL Incomplete Partial Association warning at COR_ASP_TopLevel.vhd(104): port or argument \"seg_4_external_connection_export\" has 1/8 unassociated elements" {  } { { "COR_ASP_TopLevel.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 104 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1717473687458 "|COR_ASP_TopLevel"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "seg_5_external_connection_export 1 8 COR_ASP_TopLevel.vhd(104) " "VHDL Incomplete Partial Association warning at COR_ASP_TopLevel.vhd(104): port or argument \"seg_5_external_connection_export\" has 1/8 unassociated elements" {  } { { "COR_ASP_TopLevel.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 104 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1717473687458 "|COR_ASP_TopLevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMin TdmaMin:tdma_min " "Elaborating entity \"TdmaMin\" for hierarchy \"TdmaMin:tdma_min\"" {  } { { "COR_ASP_TopLevel.vhd" "tdma_min" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473687513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMinSlots TdmaMin:tdma_min\|TdmaMinSlots:slots " "Elaborating entity \"TdmaMinSlots\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinSlots:slots\"" {  } { { "TdmaMin/TdmaMin.vhd" "slots" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473687558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMinFabric TdmaMin:tdma_min\|TdmaMinFabric:fabric " "Elaborating entity \"TdmaMinFabric\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinFabric:fabric\"" {  } { { "TdmaMin/TdmaMin.vhd" "fabric" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473687569 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "links " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"links\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1717473687588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMinStage TdmaMin:tdma_min\|TdmaMinFabric:fabric\|TdmaMinStage:\\staging:2:stage " "Elaborating entity \"TdmaMinStage\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinFabric:fabric\|TdmaMinStage:\\staging:2:stage\"" {  } { { "TdmaMin/TdmaMinFabric.vhd" "\\staging:2:stage" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinFabric.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473687612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMinSwitch TdmaMin:tdma_min\|TdmaMinFabric:fabric\|TdmaMinStage:\\staging:2:stage\|TdmaMinSwitch:\\switches:0:switch " "Elaborating entity \"TdmaMinSwitch\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinFabric:fabric\|TdmaMinStage:\\staging:2:stage\|TdmaMinSwitch:\\switches:0:switch\"" {  } { { "TdmaMin/TdmaMinStage.vhd" "\\switches:0:switch" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinStage.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473687636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMinInterface TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface " "Elaborating entity \"TdmaMinInterface\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\"" {  } { { "TdmaMin/TdmaMin.vhd" "\\interfaces:0:interface" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473687787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMinFifo TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo " "Elaborating entity \"TdmaMinFifo\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\"" {  } { { "TdmaMin/TdmaMinInterface.vhd" "fifo" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473687807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\"" {  } { { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "scfifo_component" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473688059 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\"" {  } { { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473688068 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component " "Instantiated megafunction \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473688068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473688068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473688068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473688068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473688068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 40 " "Parameter \"lpm_width\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473688068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473688068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473688068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473688068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473688068 ""}  } { { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1717473688068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_l191.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_l191.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_l191 " "Found entity 1: scfifo_l191" {  } { { "db/scfifo_l191.tdf" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473688137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473688137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_l191 TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated " "Elaborating entity \"scfifo_l191\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473688144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_s791.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_s791.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_s791 " "Found entity 1: a_dpfifo_s791" {  } { { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473688180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473688180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_s791 TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo " "Elaborating entity \"a_dpfifo_s791\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\"" {  } { { "db/scfifo_l191.tdf" "dpfifo" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473688189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3i1 " "Found entity 1: altsyncram_r3i1" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473688257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473688257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3i1 TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram " "Elaborating entity \"altsyncram_r3i1\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\"" {  } { { "db/a_dpfifo_s791.tdf" "FIFOram" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473688269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_7l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7l8 " "Found entity 1: cmpr_7l8" {  } { { "db/cmpr_7l8.tdf" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/db/cmpr_7l8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473688341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473688341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7l8 TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|cmpr_7l8:almost_full_comparer " "Elaborating entity \"cmpr_7l8\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|cmpr_7l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_s791.tdf" "almost_full_comparer" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473688354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7l8 TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|cmpr_7l8:three_comparison " "Elaborating entity \"cmpr_7l8\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|cmpr_7l8:three_comparison\"" {  } { { "db/a_dpfifo_s791.tdf" "three_comparison" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473688377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i2b " "Found entity 1: cntr_i2b" {  } { { "db/cntr_i2b.tdf" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/db/cntr_i2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473688440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473688440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_i2b TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|cntr_i2b:rd_ptr_msb " "Elaborating entity \"cntr_i2b\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|cntr_i2b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_s791.tdf" "rd_ptr_msb" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473688452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v27 " "Found entity 1: cntr_v27" {  } { { "db/cntr_v27.tdf" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/db/cntr_v27.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473688514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473688514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_v27 TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|cntr_v27:usedw_counter " "Elaborating entity \"cntr_v27\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|cntr_v27:usedw_counter\"" {  } { { "db/a_dpfifo_s791.tdf" "usedw_counter" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473688526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_j2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_j2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_j2b " "Found entity 1: cntr_j2b" {  } { { "db/cntr_j2b.tdf" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/db/cntr_j2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473688588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473688588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_j2b TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|cntr_j2b:wr_ptr " "Elaborating entity \"cntr_j2b\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|cntr_j2b:wr_ptr\"" {  } { { "db/a_dpfifo_s791.tdf" "wr_ptr" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473688600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMinInterface TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface " "Elaborating entity \"TdmaMinInterface\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\"" {  } { { "TdmaMin/TdmaMin.vhd" "\\interfaces:1:interface" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473688637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMinInterface TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface " "Elaborating entity \"TdmaMinInterface\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\"" {  } { { "TdmaMin/TdmaMin.vhd" "\\interfaces:2:interface" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473688940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMinInterface TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface " "Elaborating entity \"TdmaMinInterface\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\"" {  } { { "TdmaMin/TdmaMin.vhd" "\\interfaces:3:interface" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473689247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMinInterface TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface " "Elaborating entity \"TdmaMinInterface\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\"" {  } { { "TdmaMin/TdmaMin.vhd" "\\interfaces:4:interface" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473689553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMinInterface TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface " "Elaborating entity \"TdmaMinInterface\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\"" {  } { { "TdmaMin/TdmaMin.vhd" "\\interfaces:5:interface" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473689859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CORASP CORASP:cor_asp " "Elaborating entity \"CORASP\" for hierarchy \"CORASP:cor_asp\"" {  } { { "COR_ASP_TopLevel.vhd" "cor_asp" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473690184 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "recvdata CORASP.vhd(40) " "Verilog HDL or VHDL warning at CORASP.vhd(40): object \"recvdata\" assigned a value but never read" {  } { { "CORASP.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/CORASP.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717473690185 "|COR_ASP_TopLevel|CORASP:cor_asp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PD_ASP PD_ASP:PD_ASP " "Elaborating entity \"PD_ASP\" for hierarchy \"PD_ASP:PD_ASP\"" {  } { { "COR_ASP_TopLevel.vhd" "PD_ASP" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473690301 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter_sig PD_ASP.vhd(21) " "Verilog HDL or VHDL warning at PD_ASP.vhd(21): object \"counter_sig\" assigned a value but never read" {  } { { "PD_ASP.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/PD_ASP.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717473690302 "|COR_ASP_TopLevel|PD_ASP:PD_ASP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter_T PD_ASP.vhd(22) " "Verilog HDL or VHDL warning at PD_ASP.vhd(22): object \"counter_T\" assigned a value but never read" {  } { { "PD_ASP.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/PD_ASP.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717473690302 "|COR_ASP_TopLevel|PD_ASP:PD_ASP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "validBit PD_ASP.vhd(34) " "Verilog HDL or VHDL warning at PD_ASP.vhd(34): object \"validBit\" assigned a value but never read" {  } { { "PD_ASP.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/PD_ASP.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717473690302 "|COR_ASP_TopLevel|PD_ASP:PD_ASP"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "corre_curr PD_ASP.vhd(85) " "VHDL Process Statement warning at PD_ASP.vhd(85): signal \"corre_curr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PD_ASP.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/PD_ASP.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717473690307 "|COR_ASP_TopLevel|PD_ASP:PD_ASP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AverageCalculator AverageCalculator:avg_asp " "Elaborating entity \"AverageCalculator\" for hierarchy \"AverageCalculator:avg_asp\"" {  } { { "COR_ASP_TopLevel.vhd" "avg_asp" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473690338 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "enable_T AverageCalculator.vhd(22) " "Verilog HDL or VHDL warning at AverageCalculator.vhd(22): object \"enable_T\" assigned a value but never read" {  } { { "AverageCalculator.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/AverageCalculator.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717473690339 "|COR_ASP_TopLevel|AverageCalculator:avg_asp"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "olddata AverageCalculator.vhd(24) " "Verilog HDL or VHDL warning at AverageCalculator.vhd(24): object \"olddata\" assigned a value but never read" {  } { { "AverageCalculator.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/AverageCalculator.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717473690339 "|COR_ASP_TopLevel|AverageCalculator:avg_asp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataSent AverageCalculator.vhd(113) " "VHDL Process Statement warning at AverageCalculator.vhd(113): signal \"dataSent\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AverageCalculator.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/AverageCalculator.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717473690346 "|COR_ASP_TopLevel|AverageCalculator:avg_asp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nodeadc nodeadc:adc_asp " "Elaborating entity \"nodeadc\" for hierarchy \"nodeadc:adc_asp\"" {  } { { "COR_ASP_TopLevel.vhd" "adc_asp" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473690385 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "enable nodeadc.vhd(28) " "VHDL Signal Declaration warning at nodeadc.vhd(28): used explicit default value for signal \"enable\" because signal was never assigned a value" {  } { { "nodeadc.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/nodeadc.vhd" 28 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1717473690385 "|COR_ASP_TopLevel|nodeadc:adc_asp"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "prev_q nodeadc.vhd(30) " "Verilog HDL or VHDL warning at nodeadc.vhd(30): object \"prev_q\" assigned a value but never read" {  } { { "nodeadc.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/nodeadc.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717473690385 "|COR_ASP_TopLevel|nodeadc:adc_asp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc nodeadc:adc_asp\|adc:uut " "Elaborating entity \"adc\" for hierarchy \"nodeadc:adc_asp\|adc:uut\"" {  } { { "nodeadc.vhd" "uut" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/nodeadc.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473690407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nodeadc:adc_asp\|adc:uut\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"nodeadc:adc_asp\|adc:uut\|altsyncram:altsyncram_component\"" {  } { { "adc.vhd" "altsyncram_component" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/adc.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473690560 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nodeadc:adc_asp\|adc:uut\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"nodeadc:adc_asp\|adc:uut\|altsyncram:altsyncram_component\"" {  } { { "adc.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/adc.vhd" 30 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473690574 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nodeadc:adc_asp\|adc:uut\|altsyncram:altsyncram_component " "Instantiated megafunction \"nodeadc:adc_asp\|adc:uut\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473690574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473690574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473690574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473690574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473690574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473690574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473690574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473690574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473690574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473690574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473690574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473690574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473690574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473690574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473690574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473690574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473690574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473690574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473690574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473690574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file 12bit.mif " "Parameter \"init_file\" = \"12bit.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473690574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473690574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473690574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1601 " "Parameter \"numwords_a\" = \"1601\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473690574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473690574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473690574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473690574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473690574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473690574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473690574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473690574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473690574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473690574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473690574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473690574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473690574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473690574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473690574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473690574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473690574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473690574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473690574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473690574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473690574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473690574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473690574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473690574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473690574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473690574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473690574 ""}  } { { "adc.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/adc.vhd" 30 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1717473690574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dav3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dav3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dav3 " "Found entity 1: altsyncram_dav3" {  } { { "db/altsyncram_dav3.tdf" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/db/altsyncram_dav3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473690654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473690654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dav3 nodeadc:adc_asp\|adc:uut\|altsyncram:altsyncram_component\|altsyncram_dav3:auto_generated " "Elaborating entity \"altsyncram_dav3\" for hierarchy \"nodeadc:adc_asp\|adc:uut\|altsyncram:altsyncram_component\|altsyncram_dav3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473690661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A Nios_System_2A:nios_example " "Elaborating entity \"Nios_System_2A\" for hierarchy \"Nios_System_2A:nios_example\"" {  } { { "COR_ASP_TopLevel.vhd" "nios_example" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473690810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_addr Nios_System_2A:nios_example\|Nios_System_2A_addr:addr " "Elaborating entity \"Nios_System_2A_addr\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_addr:addr\"" {  } { { "Nios_System_2A/synthesis/Nios_System_2A.vhd" "addr" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/Nios_System_2A.vhd" 384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473690849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_cpu Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu " "Elaborating entity \"Nios_System_2A_cpu\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\"" {  } { { "Nios_System_2A/synthesis/Nios_System_2A.vhd" "cpu" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/Nios_System_2A.vhd" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473690862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_cpu_cpu Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu " "Elaborating entity \"Nios_System_2A_cpu_cpu\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\"" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu.v" "cpu" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473690912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_cpu_cpu_test_bench Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_test_bench:the_Nios_System_2A_cpu_cpu_test_bench " "Elaborating entity \"Nios_System_2A_cpu_cpu_test_bench\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_test_bench:the_Nios_System_2A_cpu_cpu_test_bench\"" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "the_Nios_System_2A_cpu_cpu_test_bench" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 5972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473691313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_cpu_cpu_ic_data_module Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_ic_data_module:Nios_System_2A_cpu_cpu_ic_data " "Elaborating entity \"Nios_System_2A_cpu_cpu_ic_data_module\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_ic_data_module:Nios_System_2A_cpu_cpu_ic_data\"" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "Nios_System_2A_cpu_cpu_ic_data" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 6974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473691386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_ic_data_module:Nios_System_2A_cpu_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_ic_data_module:Nios_System_2A_cpu_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473691414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cqj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cqj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cqj1 " "Found entity 1: altsyncram_cqj1" {  } { { "db/altsyncram_cqj1.tdf" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/db/altsyncram_cqj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473691517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473691517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cqj1 Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_ic_data_module:Nios_System_2A_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cqj1:auto_generated " "Elaborating entity \"altsyncram_cqj1\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_ic_data_module:Nios_System_2A_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cqj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473691522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_cpu_cpu_ic_tag_module Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_ic_tag_module:Nios_System_2A_cpu_cpu_ic_tag " "Elaborating entity \"Nios_System_2A_cpu_cpu_ic_tag_module\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_ic_tag_module:Nios_System_2A_cpu_cpu_ic_tag\"" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "Nios_System_2A_cpu_cpu_ic_tag" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 7040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473691618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_ic_tag_module:Nios_System_2A_cpu_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_ic_tag_module:Nios_System_2A_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473691639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1hj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1hj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1hj1 " "Found entity 1: altsyncram_1hj1" {  } { { "db/altsyncram_1hj1.tdf" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/db/altsyncram_1hj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473691729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473691729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1hj1 Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_ic_tag_module:Nios_System_2A_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_1hj1:auto_generated " "Elaborating entity \"altsyncram_1hj1\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_ic_tag_module:Nios_System_2A_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_1hj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473691735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_cpu_cpu_bht_module Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_bht_module:Nios_System_2A_cpu_cpu_bht " "Elaborating entity \"Nios_System_2A_cpu_cpu_bht_module\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_bht_module:Nios_System_2A_cpu_cpu_bht\"" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "Nios_System_2A_cpu_cpu_bht" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 7238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473691808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_bht_module:Nios_System_2A_cpu_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_bht_module:Nios_System_2A_cpu_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473691832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pdj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pdj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pdj1 " "Found entity 1: altsyncram_pdj1" {  } { { "db/altsyncram_pdj1.tdf" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/db/altsyncram_pdj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473691919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473691919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pdj1 Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_bht_module:Nios_System_2A_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated " "Elaborating entity \"altsyncram_pdj1\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_bht_module:Nios_System_2A_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473691925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_cpu_cpu_register_bank_a_module Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_register_bank_a_module:Nios_System_2A_cpu_cpu_register_bank_a " "Elaborating entity \"Nios_System_2A_cpu_cpu_register_bank_a_module\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_register_bank_a_module:Nios_System_2A_cpu_cpu_register_bank_a\"" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "Nios_System_2A_cpu_cpu_register_bank_a" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 8195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473692006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_register_bank_a_module:Nios_System_2A_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_register_bank_a_module:Nios_System_2A_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473692032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_voi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_voi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_voi1 " "Found entity 1: altsyncram_voi1" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/db/altsyncram_voi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473692126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473692126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_voi1 Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_register_bank_a_module:Nios_System_2A_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated " "Elaborating entity \"altsyncram_voi1\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_register_bank_a_module:Nios_System_2A_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473692132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_cpu_cpu_register_bank_b_module Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_register_bank_b_module:Nios_System_2A_cpu_cpu_register_bank_b " "Elaborating entity \"Nios_System_2A_cpu_cpu_register_bank_b_module\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_register_bank_b_module:Nios_System_2A_cpu_cpu_register_bank_b\"" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "Nios_System_2A_cpu_cpu_register_bank_b" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 8213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473692213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_cpu_cpu_mult_cell Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_mult_cell:the_Nios_System_2A_cpu_cpu_mult_cell " "Elaborating entity \"Nios_System_2A_cpu_cpu_mult_cell\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_mult_cell:the_Nios_System_2A_cpu_cpu_mult_cell\"" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "the_Nios_System_2A_cpu_cpu_mult_cell" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 8798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473692273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_mult_cell:the_Nios_System_2A_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_mult_cell:the_Nios_System_2A_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473692328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_37p2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_37p2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_37p2 " "Found entity 1: altera_mult_add_37p2" {  } { { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/db/altera_mult_add_37p2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473692405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473692405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_37p2 Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_mult_cell:the_Nios_System_2A_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated " "Elaborating entity \"altera_mult_add_37p2\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_mult_cell:the_Nios_System_2A_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473692423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_mult_cell:the_Nios_System_2A_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_mult_cell:the_Nios_System_2A_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_37p2.v" "altera_mult_add_rtl1" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473692587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_mult_cell:the_Nios_System_2A_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_mult_cell:the_Nios_System_2A_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473692657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_mult_cell:the_Nios_System_2A_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_mult_cell:the_Nios_System_2A_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473692708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_mult_cell:the_Nios_System_2A_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_mult_cell:the_Nios_System_2A_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473692742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_mult_cell:the_Nios_System_2A_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_mult_cell:the_Nios_System_2A_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473692846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_mult_cell:the_Nios_System_2A_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_mult_cell:the_Nios_System_2A_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473693145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_mult_cell:the_Nios_System_2A_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_mult_cell:the_Nios_System_2A_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473693179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_mult_cell:the_Nios_System_2A_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_mult_cell:the_Nios_System_2A_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473693282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_mult_cell:the_Nios_System_2A_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_mult_cell:the_Nios_System_2A_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473693383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_mult_cell:the_Nios_System_2A_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_mult_cell:the_Nios_System_2A_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473693417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_mult_cell:the_Nios_System_2A_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_mult_cell:the_Nios_System_2A_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473693452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_mult_cell:the_Nios_System_2A_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_mult_cell:the_Nios_System_2A_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473693565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_mult_cell:the_Nios_System_2A_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_mult_cell:the_Nios_System_2A_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473694352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_mult_cell:the_Nios_System_2A_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_mult_cell:the_Nios_System_2A_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473694572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_mult_cell:the_Nios_System_2A_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_mult_cell:the_Nios_System_2A_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473694608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_mult_cell:the_Nios_System_2A_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_mult_cell:the_Nios_System_2A_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473694693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_mult_cell:the_Nios_System_2A_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_mult_cell:the_Nios_System_2A_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473694729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_mult_cell:the_Nios_System_2A_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_mult_cell:the_Nios_System_2A_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473694831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_mult_cell:the_Nios_System_2A_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_mult_cell:the_Nios_System_2A_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473694933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_cpu_cpu_dc_tag_module Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_dc_tag_module:Nios_System_2A_cpu_cpu_dc_tag " "Elaborating entity \"Nios_System_2A_cpu_cpu_dc_tag_module\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_dc_tag_module:Nios_System_2A_cpu_cpu_dc_tag\"" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "Nios_System_2A_cpu_cpu_dc_tag" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 9220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473699150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_dc_tag_module:Nios_System_2A_cpu_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_dc_tag_module:Nios_System_2A_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473699173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7si1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7si1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7si1 " "Found entity 1: altsyncram_7si1" {  } { { "db/altsyncram_7si1.tdf" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/db/altsyncram_7si1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473699265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473699265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7si1 Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_dc_tag_module:Nios_System_2A_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_7si1:auto_generated " "Elaborating entity \"altsyncram_7si1\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_dc_tag_module:Nios_System_2A_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_7si1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473699271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_cpu_cpu_dc_data_module Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_dc_data_module:Nios_System_2A_cpu_cpu_dc_data " "Elaborating entity \"Nios_System_2A_cpu_cpu_dc_data_module\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_dc_data_module:Nios_System_2A_cpu_cpu_dc_data\"" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "Nios_System_2A_cpu_cpu_dc_data" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 9286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473699361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_dc_data_module:Nios_System_2A_cpu_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_dc_data_module:Nios_System_2A_cpu_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473699384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ipl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ipl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ipl1 " "Found entity 1: altsyncram_ipl1" {  } { { "db/altsyncram_ipl1.tdf" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/db/altsyncram_ipl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473699484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473699484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ipl1 Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_dc_data_module:Nios_System_2A_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_ipl1:auto_generated " "Elaborating entity \"altsyncram_ipl1\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_dc_data_module:Nios_System_2A_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_ipl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473699490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_cpu_cpu_dc_victim_module Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_dc_victim_module:Nios_System_2A_cpu_cpu_dc_victim " "Elaborating entity \"Nios_System_2A_cpu_cpu_dc_victim_module\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_dc_victim_module:Nios_System_2A_cpu_cpu_dc_victim\"" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "Nios_System_2A_cpu_cpu_dc_victim" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 9398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473699580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_dc_victim_module:Nios_System_2A_cpu_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_dc_victim_module:Nios_System_2A_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473699602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_baj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_baj1 " "Found entity 1: altsyncram_baj1" {  } { { "db/altsyncram_baj1.tdf" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/db/altsyncram_baj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473699694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473699694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_baj1 Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_dc_victim_module:Nios_System_2A_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated " "Elaborating entity \"altsyncram_baj1\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_dc_victim_module:Nios_System_2A_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473699700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_cpu_cpu_nios2_oci Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci " "Elaborating entity \"Nios_System_2A_cpu_cpu_nios2_oci\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\"" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "the_Nios_System_2A_cpu_cpu_nios2_oci" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 10151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473699787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_cpu_cpu_nios2_oci_debug Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_oci_debug:the_Nios_System_2A_cpu_cpu_nios2_oci_debug " "Elaborating entity \"Nios_System_2A_cpu_cpu_nios2_oci_debug\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_oci_debug:the_Nios_System_2A_cpu_cpu_nios2_oci_debug\"" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "the_Nios_System_2A_cpu_cpu_nios2_oci_debug" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473699853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_oci_debug:the_Nios_System_2A_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_oci_debug:the_Nios_System_2A_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473699919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_cpu_cpu_nios2_oci_break Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_oci_break:the_Nios_System_2A_cpu_cpu_nios2_oci_break " "Elaborating entity \"Nios_System_2A_cpu_cpu_nios2_oci_break\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_oci_break:the_Nios_System_2A_cpu_cpu_nios2_oci_break\"" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "the_Nios_System_2A_cpu_cpu_nios2_oci_break" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473699978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_cpu_cpu_nios2_oci_xbrk Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_oci_xbrk:the_Nios_System_2A_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"Nios_System_2A_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_oci_xbrk:the_Nios_System_2A_cpu_cpu_nios2_oci_xbrk\"" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "the_Nios_System_2A_cpu_cpu_nios2_oci_xbrk" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473700051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_cpu_cpu_nios2_oci_dbrk Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_oci_dbrk:the_Nios_System_2A_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"Nios_System_2A_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_oci_dbrk:the_Nios_System_2A_cpu_cpu_nios2_oci_dbrk\"" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "the_Nios_System_2A_cpu_cpu_nios2_oci_dbrk" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473700100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_cpu_cpu_nios2_oci_itrace Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_oci_itrace:the_Nios_System_2A_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"Nios_System_2A_cpu_cpu_nios2_oci_itrace\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_oci_itrace:the_Nios_System_2A_cpu_cpu_nios2_oci_itrace\"" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "the_Nios_System_2A_cpu_cpu_nios2_oci_itrace" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473700146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_cpu_cpu_nios2_oci_dtrace Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_oci_dtrace:the_Nios_System_2A_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"Nios_System_2A_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_oci_dtrace:the_Nios_System_2A_cpu_cpu_nios2_oci_dtrace\"" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "the_Nios_System_2A_cpu_cpu_nios2_oci_dtrace" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473700193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_cpu_cpu_nios2_oci_td_mode Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_oci_dtrace:the_Nios_System_2A_cpu_cpu_nios2_oci_dtrace\|Nios_System_2A_cpu_cpu_nios2_oci_td_mode:Nios_System_2A_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"Nios_System_2A_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_oci_dtrace:the_Nios_System_2A_cpu_cpu_nios2_oci_dtrace\|Nios_System_2A_cpu_cpu_nios2_oci_td_mode:Nios_System_2A_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "Nios_System_2A_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473700284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_cpu_cpu_nios2_oci_fifo Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_oci_fifo:the_Nios_System_2A_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"Nios_System_2A_cpu_cpu_nios2_oci_fifo\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_oci_fifo:the_Nios_System_2A_cpu_cpu_nios2_oci_fifo\"" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "the_Nios_System_2A_cpu_cpu_nios2_oci_fifo" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473700336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_cpu_cpu_nios2_oci_compute_input_tm_cnt Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_oci_fifo:the_Nios_System_2A_cpu_cpu_nios2_oci_fifo\|Nios_System_2A_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_Nios_System_2A_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"Nios_System_2A_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_oci_fifo:the_Nios_System_2A_cpu_cpu_nios2_oci_fifo\|Nios_System_2A_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_Nios_System_2A_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "the_Nios_System_2A_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473700436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_cpu_cpu_nios2_oci_fifo_wrptr_inc Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_oci_fifo:the_Nios_System_2A_cpu_cpu_nios2_oci_fifo\|Nios_System_2A_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_Nios_System_2A_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"Nios_System_2A_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_oci_fifo:the_Nios_System_2A_cpu_cpu_nios2_oci_fifo\|Nios_System_2A_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_Nios_System_2A_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "the_Nios_System_2A_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473700498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_cpu_cpu_nios2_oci_fifo_cnt_inc Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_oci_fifo:the_Nios_System_2A_cpu_cpu_nios2_oci_fifo\|Nios_System_2A_cpu_cpu_nios2_oci_fifo_cnt_inc:the_Nios_System_2A_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"Nios_System_2A_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_oci_fifo:the_Nios_System_2A_cpu_cpu_nios2_oci_fifo\|Nios_System_2A_cpu_cpu_nios2_oci_fifo_cnt_inc:the_Nios_System_2A_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "the_Nios_System_2A_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473700560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_cpu_cpu_nios2_oci_pib Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_oci_pib:the_Nios_System_2A_cpu_cpu_nios2_oci_pib " "Elaborating entity \"Nios_System_2A_cpu_cpu_nios2_oci_pib\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_oci_pib:the_Nios_System_2A_cpu_cpu_nios2_oci_pib\"" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "the_Nios_System_2A_cpu_cpu_nios2_oci_pib" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473700619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_cpu_cpu_nios2_oci_im Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_oci_im:the_Nios_System_2A_cpu_cpu_nios2_oci_im " "Elaborating entity \"Nios_System_2A_cpu_cpu_nios2_oci_im\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_oci_im:the_Nios_System_2A_cpu_cpu_nios2_oci_im\"" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "the_Nios_System_2A_cpu_cpu_nios2_oci_im" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473700671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_cpu_cpu_nios2_avalon_reg Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_avalon_reg:the_Nios_System_2A_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"Nios_System_2A_cpu_cpu_nios2_avalon_reg\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_avalon_reg:the_Nios_System_2A_cpu_cpu_nios2_avalon_reg\"" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "the_Nios_System_2A_cpu_cpu_nios2_avalon_reg" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473700720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_cpu_cpu_nios2_ocimem Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_ocimem:the_Nios_System_2A_cpu_cpu_nios2_ocimem " "Elaborating entity \"Nios_System_2A_cpu_cpu_nios2_ocimem\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_ocimem:the_Nios_System_2A_cpu_cpu_nios2_ocimem\"" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "the_Nios_System_2A_cpu_cpu_nios2_ocimem" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473700773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_cpu_cpu_ociram_sp_ram_module Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_ocimem:the_Nios_System_2A_cpu_cpu_nios2_ocimem\|Nios_System_2A_cpu_cpu_ociram_sp_ram_module:Nios_System_2A_cpu_cpu_ociram_sp_ram " "Elaborating entity \"Nios_System_2A_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_ocimem:the_Nios_System_2A_cpu_cpu_nios2_ocimem\|Nios_System_2A_cpu_cpu_ociram_sp_ram_module:Nios_System_2A_cpu_cpu_ociram_sp_ram\"" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "Nios_System_2A_cpu_cpu_ociram_sp_ram" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473700846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_ocimem:the_Nios_System_2A_cpu_cpu_nios2_ocimem\|Nios_System_2A_cpu_cpu_ociram_sp_ram_module:Nios_System_2A_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_ocimem:the_Nios_System_2A_cpu_cpu_nios2_ocimem\|Nios_System_2A_cpu_cpu_ociram_sp_ram_module:Nios_System_2A_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473700869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473700960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473700960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_ocimem:the_Nios_System_2A_cpu_cpu_nios2_ocimem\|Nios_System_2A_cpu_cpu_ociram_sp_ram_module:Nios_System_2A_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_nios2_ocimem:the_Nios_System_2A_cpu_cpu_nios2_ocimem\|Nios_System_2A_cpu_cpu_ociram_sp_ram_module:Nios_System_2A_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473700967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_cpu_cpu_debug_slave_wrapper Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_debug_slave_wrapper:the_Nios_System_2A_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"Nios_System_2A_cpu_cpu_debug_slave_wrapper\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_debug_slave_wrapper:the_Nios_System_2A_cpu_cpu_debug_slave_wrapper\"" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "the_Nios_System_2A_cpu_cpu_debug_slave_wrapper" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473701016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_cpu_cpu_debug_slave_tck Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_debug_slave_wrapper:the_Nios_System_2A_cpu_cpu_debug_slave_wrapper\|Nios_System_2A_cpu_cpu_debug_slave_tck:the_Nios_System_2A_cpu_cpu_debug_slave_tck " "Elaborating entity \"Nios_System_2A_cpu_cpu_debug_slave_tck\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_debug_slave_wrapper:the_Nios_System_2A_cpu_cpu_debug_slave_wrapper\|Nios_System_2A_cpu_cpu_debug_slave_tck:the_Nios_System_2A_cpu_cpu_debug_slave_tck\"" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu_debug_slave_wrapper.v" "the_Nios_System_2A_cpu_cpu_debug_slave_tck" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473701030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_cpu_cpu_debug_slave_sysclk Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_debug_slave_wrapper:the_Nios_System_2A_cpu_cpu_debug_slave_wrapper\|Nios_System_2A_cpu_cpu_debug_slave_sysclk:the_Nios_System_2A_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"Nios_System_2A_cpu_cpu_debug_slave_sysclk\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_debug_slave_wrapper:the_Nios_System_2A_cpu_cpu_debug_slave_wrapper\|Nios_System_2A_cpu_cpu_debug_slave_sysclk:the_Nios_System_2A_cpu_cpu_debug_slave_sysclk\"" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu_debug_slave_wrapper.v" "the_Nios_System_2A_cpu_cpu_debug_slave_sysclk" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473701096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_debug_slave_wrapper:the_Nios_System_2A_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Nios_System_2A_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_debug_slave_wrapper:the_Nios_System_2A_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Nios_System_2A_cpu_cpu_debug_slave_phy\"" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu_debug_slave_wrapper.v" "Nios_System_2A_cpu_cpu_debug_slave_phy" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473701214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_debug_slave_wrapper:the_Nios_System_2A_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Nios_System_2A_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_debug_slave_wrapper:the_Nios_System_2A_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Nios_System_2A_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473701233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_debug_slave_wrapper:the_Nios_System_2A_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Nios_System_2A_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_debug_slave_wrapper:the_Nios_System_2A_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Nios_System_2A_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473701377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_debug_slave_wrapper:the_Nios_System_2A_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Nios_System_2A_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_cpu:cpu\|Nios_System_2A_cpu_cpu:cpu\|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci\|Nios_System_2A_cpu_cpu_debug_slave_wrapper:the_Nios_System_2A_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Nios_System_2A_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473701650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_jtag_uart Nios_System_2A:nios_example\|Nios_System_2A_jtag_uart:jtag_uart " "Elaborating entity \"Nios_System_2A_jtag_uart\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_jtag_uart:jtag_uart\"" {  } { { "Nios_System_2A/synthesis/Nios_System_2A.vhd" "jtag_uart" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/Nios_System_2A.vhd" 428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473701726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_jtag_uart_scfifo_w Nios_System_2A:nios_example\|Nios_System_2A_jtag_uart:jtag_uart\|Nios_System_2A_jtag_uart_scfifo_w:the_Nios_System_2A_jtag_uart_scfifo_w " "Elaborating entity \"Nios_System_2A_jtag_uart_scfifo_w\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_jtag_uart:jtag_uart\|Nios_System_2A_jtag_uart_scfifo_w:the_Nios_System_2A_jtag_uart_scfifo_w\"" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_jtag_uart.v" "the_Nios_System_2A_jtag_uart_scfifo_w" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473701741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Nios_System_2A:nios_example\|Nios_System_2A_jtag_uart:jtag_uart\|Nios_System_2A_jtag_uart_scfifo_w:the_Nios_System_2A_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_jtag_uart:jtag_uart\|Nios_System_2A_jtag_uart_scfifo_w:the_Nios_System_2A_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_jtag_uart.v" "wfifo" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473701889 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nios_System_2A:nios_example\|Nios_System_2A_jtag_uart:jtag_uart\|Nios_System_2A_jtag_uart_scfifo_w:the_Nios_System_2A_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"Nios_System_2A:nios_example\|Nios_System_2A_jtag_uart:jtag_uart\|Nios_System_2A_jtag_uart_scfifo_w:the_Nios_System_2A_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_jtag_uart.v" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473701896 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nios_System_2A:nios_example\|Nios_System_2A_jtag_uart:jtag_uart\|Nios_System_2A_jtag_uart_scfifo_w:the_Nios_System_2A_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"Nios_System_2A:nios_example\|Nios_System_2A_jtag_uart:jtag_uart\|Nios_System_2A_jtag_uart_scfifo_w:the_Nios_System_2A_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473701896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473701896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473701896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473701896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473701896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473701896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473701896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473701896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473701896 ""}  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_jtag_uart.v" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1717473701896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473701965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473701965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 Nios_System_2A:nios_example\|Nios_System_2A_jtag_uart:jtag_uart\|Nios_System_2A_jtag_uart_scfifo_w:the_Nios_System_2A_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_jtag_uart:jtag_uart\|Nios_System_2A_jtag_uart_scfifo_w:the_Nios_System_2A_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473701970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473702006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473702006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 Nios_System_2A:nios_example\|Nios_System_2A_jtag_uart:jtag_uart\|Nios_System_2A_jtag_uart_scfifo_w:the_Nios_System_2A_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_jtag_uart:jtag_uart\|Nios_System_2A_jtag_uart_scfifo_w:the_Nios_System_2A_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473702015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473702051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473702051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf Nios_System_2A:nios_example\|Nios_System_2A_jtag_uart:jtag_uart\|Nios_System_2A_jtag_uart_scfifo_w:the_Nios_System_2A_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_jtag_uart:jtag_uart\|Nios_System_2A_jtag_uart_scfifo_w:the_Nios_System_2A_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473702064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473702126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473702126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 Nios_System_2A:nios_example\|Nios_System_2A_jtag_uart:jtag_uart\|Nios_System_2A_jtag_uart_scfifo_w:the_Nios_System_2A_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_jtag_uart:jtag_uart\|Nios_System_2A_jtag_uart_scfifo_w:the_Nios_System_2A_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473702151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473702231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473702231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 Nios_System_2A:nios_example\|Nios_System_2A_jtag_uart:jtag_uart\|Nios_System_2A_jtag_uart_scfifo_w:the_Nios_System_2A_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_jtag_uart:jtag_uart\|Nios_System_2A_jtag_uart_scfifo_w:the_Nios_System_2A_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473702244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473702309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473702309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb Nios_System_2A:nios_example\|Nios_System_2A_jtag_uart:jtag_uart\|Nios_System_2A_jtag_uart_scfifo_w:the_Nios_System_2A_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_jtag_uart:jtag_uart\|Nios_System_2A_jtag_uart_scfifo_w:the_Nios_System_2A_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473702321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_jtag_uart_scfifo_r Nios_System_2A:nios_example\|Nios_System_2A_jtag_uart:jtag_uart\|Nios_System_2A_jtag_uart_scfifo_r:the_Nios_System_2A_jtag_uart_scfifo_r " "Elaborating entity \"Nios_System_2A_jtag_uart_scfifo_r\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_jtag_uart:jtag_uart\|Nios_System_2A_jtag_uart_scfifo_r:the_Nios_System_2A_jtag_uart_scfifo_r\"" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_jtag_uart.v" "the_Nios_System_2A_jtag_uart_scfifo_r" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473702371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic Nios_System_2A:nios_example\|Nios_System_2A_jtag_uart:jtag_uart\|alt_jtag_atlantic:Nios_System_2A_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_jtag_uart:jtag_uart\|alt_jtag_atlantic:Nios_System_2A_jtag_uart_alt_jtag_atlantic\"" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_jtag_uart.v" "Nios_System_2A_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473702816 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nios_System_2A:nios_example\|Nios_System_2A_jtag_uart:jtag_uart\|alt_jtag_atlantic:Nios_System_2A_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"Nios_System_2A:nios_example\|Nios_System_2A_jtag_uart:jtag_uart\|alt_jtag_atlantic:Nios_System_2A_jtag_uart_alt_jtag_atlantic\"" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_jtag_uart.v" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473702837 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nios_System_2A:nios_example\|Nios_System_2A_jtag_uart:jtag_uart\|alt_jtag_atlantic:Nios_System_2A_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"Nios_System_2A:nios_example\|Nios_System_2A_jtag_uart:jtag_uart\|alt_jtag_atlantic:Nios_System_2A_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473702837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473702837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473702837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473702837 ""}  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_jtag_uart.v" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1717473702837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Nios_System_2A:nios_example\|Nios_System_2A_jtag_uart:jtag_uart\|alt_jtag_atlantic:Nios_System_2A_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_jtag_uart:jtag_uart\|alt_jtag_atlantic:Nios_System_2A_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473702884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Nios_System_2A:nios_example\|Nios_System_2A_jtag_uart:jtag_uart\|alt_jtag_atlantic:Nios_System_2A_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_jtag_uart:jtag_uart\|alt_jtag_atlantic:Nios_System_2A_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473702906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_onchip_memory Nios_System_2A:nios_example\|Nios_System_2A_onchip_memory:onchip_memory " "Elaborating entity \"Nios_System_2A_onchip_memory\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_onchip_memory:onchip_memory\"" {  } { { "Nios_System_2A/synthesis/Nios_System_2A.vhd" "onchip_memory" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/Nios_System_2A.vhd" 442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473702936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Nios_System_2A:nios_example\|Nios_System_2A_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_onchip_memory.v" "the_altsyncram" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_onchip_memory.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473702958 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nios_System_2A:nios_example\|Nios_System_2A_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Nios_System_2A:nios_example\|Nios_System_2A_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_onchip_memory.v" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_onchip_memory.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473702969 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nios_System_2A:nios_example\|Nios_System_2A_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"Nios_System_2A:nios_example\|Nios_System_2A_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473702969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Nios_System_2A_onchip_memory.hex " "Parameter \"init_file\" = \"Nios_System_2A_onchip_memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473702969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473702969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 40000 " "Parameter \"maximum_depth\" = \"40000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473702969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 40000 " "Parameter \"numwords_a\" = \"40000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473702969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473702969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473702969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473702969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473702969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473702969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473702969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473702969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473702969 ""}  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_onchip_memory.v" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_onchip_memory.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1717473702969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4un1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4un1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4un1 " "Found entity 1: altsyncram_4un1" {  } { { "db/altsyncram_4un1.tdf" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/db/altsyncram_4un1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473703067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473703067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4un1 Nios_System_2A:nios_example\|Nios_System_2A_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_4un1:auto_generated " "Elaborating entity \"altsyncram_4un1\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_4un1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473703073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_ala.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_ala.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_ala " "Found entity 1: decode_ala" {  } { { "db/decode_ala.tdf" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/db/decode_ala.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473704308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473704308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_ala Nios_System_2A:nios_example\|Nios_System_2A_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_4un1:auto_generated\|decode_ala:decode3 " "Elaborating entity \"decode_ala\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_4un1:auto_generated\|decode_ala:decode3\"" {  } { { "db/altsyncram_4un1.tdf" "decode3" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/db/altsyncram_4un1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473704318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7hb " "Found entity 1: mux_7hb" {  } { { "db/mux_7hb.tdf" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/db/mux_7hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473704385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473704385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7hb Nios_System_2A:nios_example\|Nios_System_2A_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_4un1:auto_generated\|mux_7hb:mux2 " "Elaborating entity \"mux_7hb\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_4un1:auto_generated\|mux_7hb:mux2\"" {  } { { "db/altsyncram_4un1.tdf" "mux2" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/db/altsyncram_4un1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473704394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_recv Nios_System_2A:nios_example\|Nios_System_2A_recv:recv " "Elaborating entity \"Nios_System_2A_recv\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_recv:recv\"" {  } { { "Nios_System_2A/synthesis/Nios_System_2A.vhd" "recv" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/Nios_System_2A.vhd" 457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473705428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_send Nios_System_2A:nios_example\|Nios_System_2A_send:send " "Elaborating entity \"Nios_System_2A_send\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_send:send\"" {  } { { "Nios_System_2A/synthesis/Nios_System_2A.vhd" "send" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/Nios_System_2A.vhd" 538 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473705478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_mm_interconnect_0 Nios_System_2A:nios_example\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"Nios_System_2A_mm_interconnect_0\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\"" {  } { { "Nios_System_2A/synthesis/Nios_System_2A.vhd" "mm_interconnect_0" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/Nios_System_2A.vhd" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473705491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Nios_System_2A:nios_example\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" "cpu_data_master_translator" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" 940 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473705835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Nios_System_2A:nios_example\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" 1000 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473705854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Nios_System_2A:nios_example\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" 1064 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473705871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Nios_System_2A:nios_example\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" 1128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473705891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Nios_System_2A:nios_example\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator\"" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" "onchip_memory_s1_translator" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" 1192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473705909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Nios_System_2A:nios_example\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:send_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:send_s1_translator\"" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" "send_s1_translator" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" 1256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473705926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Nios_System_2A:nios_example\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" "cpu_data_master_agent" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" 1849 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473705985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Nios_System_2A:nios_example\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" 1930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473706002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Nios_System_2A:nios_example\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" 2014 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473706018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Nios_System_2A:nios_example\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Nios_System_2A/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473706039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Nios_System_2A:nios_example\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" 2055 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473706057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_mm_interconnect_0_router Nios_System_2A:nios_example\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_router:router " "Elaborating entity \"Nios_System_2A_mm_interconnect_0_router\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_router:router\"" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" "router" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" 3446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473706243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_mm_interconnect_0_router_default_decode Nios_System_2A:nios_example\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_router:router\|Nios_System_2A_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"Nios_System_2A_mm_interconnect_0_router_default_decode\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_router:router\|Nios_System_2A_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473706270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_mm_interconnect_0_router_001 Nios_System_2A:nios_example\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"Nios_System_2A_mm_interconnect_0_router_001\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_router_001:router_001\"" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" "router_001" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" 3462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473706281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_mm_interconnect_0_router_001_default_decode Nios_System_2A:nios_example\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_router_001:router_001\|Nios_System_2A_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"Nios_System_2A_mm_interconnect_0_router_001_default_decode\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_router_001:router_001\|Nios_System_2A_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473706302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_mm_interconnect_0_router_002 Nios_System_2A:nios_example\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"Nios_System_2A_mm_interconnect_0_router_002\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_router_002:router_002\"" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" "router_002" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" 3478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473706313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_mm_interconnect_0_router_002_default_decode Nios_System_2A:nios_example\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_router_002:router_002\|Nios_System_2A_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"Nios_System_2A_mm_interconnect_0_router_002_default_decode\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_router_002:router_002\|Nios_System_2A_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473706326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_mm_interconnect_0_router_003 Nios_System_2A:nios_example\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"Nios_System_2A_mm_interconnect_0_router_003\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_router_003:router_003\"" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" "router_003" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" 3494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473706337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_mm_interconnect_0_router_003_default_decode Nios_System_2A:nios_example\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_router_003:router_003\|Nios_System_2A_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"Nios_System_2A_mm_interconnect_0_router_003_default_decode\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_router_003:router_003\|Nios_System_2A_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473706352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter Nios_System_2A:nios_example\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter\"" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" "cpu_data_master_limiter" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" 3704 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473706452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_mm_interconnect_0_cmd_demux Nios_System_2A:nios_example\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"Nios_System_2A_mm_interconnect_0_cmd_demux\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" 3837 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473706476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_mm_interconnect_0_cmd_demux_001 Nios_System_2A:nios_example\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"Nios_System_2A_mm_interconnect_0_cmd_demux_001\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" 3860 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473706500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_mm_interconnect_0_cmd_mux Nios_System_2A:nios_example\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"Nios_System_2A_mm_interconnect_0_cmd_mux\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" 3877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473706512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_mm_interconnect_0_cmd_mux_001 Nios_System_2A:nios_example\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"Nios_System_2A_mm_interconnect_0_cmd_mux_001\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" 3900 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473706524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Nios_System_2A:nios_example\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473706543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Nios_System_2A:nios_example\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Nios_System_2A/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473706556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_mm_interconnect_0_rsp_demux Nios_System_2A:nios_example\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"Nios_System_2A_mm_interconnect_0_rsp_demux\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" 4093 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473706615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_mm_interconnect_0_rsp_demux_001 Nios_System_2A:nios_example\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"Nios_System_2A_mm_interconnect_0_rsp_demux_001\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" 4116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473706628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_mm_interconnect_0_rsp_mux Nios_System_2A:nios_example\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"Nios_System_2A_mm_interconnect_0_rsp_mux\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" 4375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473706682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Nios_System_2A:nios_example\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_rsp_mux.sv" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473706732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Nios_System_2A:nios_example\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Nios_System_2A/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473706742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_mm_interconnect_0_rsp_mux_001 Nios_System_2A:nios_example\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"Nios_System_2A_mm_interconnect_0_rsp_mux_001\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" 4398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473706755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Nios_System_2A:nios_example\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473706772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_mm_interconnect_0_avalon_st_adapter Nios_System_2A:nios_example\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"Nios_System_2A_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" 4427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473706785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_mm_interconnect_0_avalon_st_adapter_error_adapter_0 Nios_System_2A:nios_example\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Nios_System_2A_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"Nios_System_2A_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_mm_interconnect_0:mm_interconnect_0\|Nios_System_2A_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Nios_System_2A_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473706795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_System_2A_irq_mapper Nios_System_2A:nios_example\|Nios_System_2A_irq_mapper:irq_mapper " "Elaborating entity \"Nios_System_2A_irq_mapper\" for hierarchy \"Nios_System_2A:nios_example\|Nios_System_2A_irq_mapper:irq_mapper\"" {  } { { "Nios_System_2A/synthesis/Nios_System_2A.vhd" "irq_mapper" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/Nios_System_2A.vhd" 635 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473706887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Nios_System_2A:nios_example\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Nios_System_2A:nios_example\|altera_reset_controller:rst_controller\"" {  } { { "Nios_System_2A/synthesis/Nios_System_2A.vhd" "rst_controller" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/Nios_System_2A.vhd" 643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473706900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Nios_System_2A:nios_example\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Nios_System_2A:nios_example\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "Nios_System_2A/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473706915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Nios_System_2A:nios_example\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Nios_System_2A:nios_example\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "Nios_System_2A/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473706924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TopLevel TopLevel:RECOP " "Elaborating entity \"TopLevel\" for hierarchy \"TopLevel:RECOP\"" {  } { { "COR_ASP_TopLevel.vhd" "RECOP" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473706936 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DPCR TopLevel.vhd(30) " "Verilog HDL or VHDL warning at TopLevel.vhd(30): object \"DPCR\" assigned a value but never read" {  } { { "Selected VHDL source design files/TopLevel.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/TopLevel.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717473706936 "|COR_ASP_TopLevel|TopLevel:RECOP"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SOP TopLevel.vhd(141) " "VHDL Process Statement warning at TopLevel.vhd(141): signal \"SOP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Selected VHDL source design files/TopLevel.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/TopLevel.vhd" 141 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717473706937 "|COR_ASP_TopLevel|TopLevel:RECOP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_test TopLevel:RECOP\|pc_test:b2v_inst " "Elaborating entity \"pc_test\" for hierarchy \"TopLevel:RECOP\|pc_test:b2v_inst\"" {  } { { "Selected VHDL source design files/TopLevel.vhd" "b2v_inst" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/TopLevel.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473706960 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rzMax pc_test.vhd(291) " "VHDL Signal Declaration warning at pc_test.vhd(291): used implicit default value for signal \"rzMax\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Selected VHDL source design files/pc_test.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/pc_test.vhd" 291 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1717473706962 "|COR_ASP_TopLevel|TopLevel:RECOP|pc_test:b2v_inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "er_wr pc_test.vhd(300) " "VHDL Signal Declaration warning at pc_test.vhd(300): used implicit default value for signal \"er_wr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Selected VHDL source design files/pc_test.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/pc_test.vhd" 300 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1717473706962 "|COR_ASP_TopLevel|TopLevel:RECOP|pc_test:b2v_inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "er_clr pc_test.vhd(301) " "VHDL Signal Declaration warning at pc_test.vhd(301): used implicit default value for signal \"er_clr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Selected VHDL source design files/pc_test.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/pc_test.vhd" 301 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1717473706963 "|COR_ASP_TopLevel|TopLevel:RECOP|pc_test:b2v_inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "eot_wr pc_test.vhd(302) " "VHDL Signal Declaration warning at pc_test.vhd(302): used implicit default value for signal \"eot_wr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Selected VHDL source design files/pc_test.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/pc_test.vhd" 302 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1717473706963 "|COR_ASP_TopLevel|TopLevel:RECOP|pc_test:b2v_inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "eot_clr pc_test.vhd(303) " "VHDL Signal Declaration warning at pc_test.vhd(303): used implicit default value for signal \"eot_clr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Selected VHDL source design files/pc_test.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/pc_test.vhd" 303 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1717473706963 "|COR_ASP_TopLevel|TopLevel:RECOP|pc_test:b2v_inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "svop_wr pc_test.vhd(304) " "VHDL Signal Declaration warning at pc_test.vhd(304): used implicit default value for signal \"svop_wr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Selected VHDL source design files/pc_test.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/pc_test.vhd" 304 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1717473706963 "|COR_ASP_TopLevel|TopLevel:RECOP|pc_test:b2v_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_model TopLevel:RECOP\|pc_test:b2v_inst\|memory_model:b2v_inst " "Elaborating entity \"memory_model\" for hierarchy \"TopLevel:RECOP\|pc_test:b2v_inst\|memory_model:b2v_inst\"" {  } { { "Selected VHDL source design files/pc_test.vhd" "b2v_inst" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/pc_test.vhd" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473706992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit TopLevel:RECOP\|pc_test:b2v_inst\|control_unit:b2v_inst1 " "Elaborating entity \"control_unit\" for hierarchy \"TopLevel:RECOP\|pc_test:b2v_inst\|control_unit:b2v_inst1\"" {  } { { "Selected VHDL source design files/pc_test.vhd" "b2v_inst1" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/pc_test.vhd" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473707019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2_16 TopLevel:RECOP\|pc_test:b2v_inst\|MUX2_16:b2v_inst2 " "Elaborating entity \"MUX2_16\" for hierarchy \"TopLevel:RECOP\|pc_test:b2v_inst\|MUX2_16:b2v_inst2\"" {  } { { "Selected VHDL source design files/pc_test.vhd" "b2v_inst2" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/pc_test.vhd" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473707047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu TopLevel:RECOP\|pc_test:b2v_inst\|alu:b2v_inst3 " "Elaborating entity \"alu\" for hierarchy \"TopLevel:RECOP\|pc_test:b2v_inst\|alu:b2v_inst3\"" {  } { { "Selected VHDL source design files/pc_test.vhd" "b2v_inst3" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/pc_test.vhd" 364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473707064 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset ALU.vhd(92) " "VHDL Process Statement warning at ALU.vhd(92): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Selected VHDL source design files/ALU.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/ALU.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717473707065 "|COR_ASP_TopLevel|TopLevel:RECOP|pc_test:b2v_inst|alu:b2v_inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile TopLevel:RECOP\|pc_test:b2v_inst\|regfile:b2v_inst5 " "Elaborating entity \"regfile\" for hierarchy \"TopLevel:RECOP\|pc_test:b2v_inst\|regfile:b2v_inst5\"" {  } { { "Selected VHDL source design files/pc_test.vhd" "b2v_inst5" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/pc_test.vhd" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473707087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem TopLevel:RECOP\|pc_test:b2v_inst\|data_mem:b2v_inst7 " "Elaborating entity \"data_mem\" for hierarchy \"TopLevel:RECOP\|pc_test:b2v_inst\|data_mem:b2v_inst7\"" {  } { { "Selected VHDL source design files/pc_test.vhd" "b2v_inst7" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/pc_test.vhd" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473707125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram TopLevel:RECOP\|pc_test:b2v_inst\|data_mem:b2v_inst7\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"TopLevel:RECOP\|pc_test:b2v_inst\|data_mem:b2v_inst7\|altsyncram:altsyncram_component\"" {  } { { "Selected VHDL source design files/data_mem.vhd" "altsyncram_component" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/data_mem.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473707150 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TopLevel:RECOP\|pc_test:b2v_inst\|data_mem:b2v_inst7\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"TopLevel:RECOP\|pc_test:b2v_inst\|data_mem:b2v_inst7\|altsyncram:altsyncram_component\"" {  } { { "Selected VHDL source design files/data_mem.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/data_mem.vhd" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473707160 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TopLevel:RECOP\|pc_test:b2v_inst\|data_mem:b2v_inst7\|altsyncram:altsyncram_component " "Instantiated megafunction \"TopLevel:RECOP\|pc_test:b2v_inst\|data_mem:b2v_inst7\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473707160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473707160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473707160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473707160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473707160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473707160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473707160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473707160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473707160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473707160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473707160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473707160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473707160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473707160 ""}  } { { "Selected VHDL source design files/data_mem.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/data_mem.vhd" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1717473707160 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M4K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M4K blocks -- using available memory blocks" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/db/altsyncram_q6j1.tdf" 413 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473707237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q6j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q6j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q6j1 " "Found entity 1: altsyncram_q6j1" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/db/altsyncram_q6j1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473707238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473707238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q6j1 TopLevel:RECOP\|pc_test:b2v_inst\|data_mem:b2v_inst7\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated " "Elaborating entity \"altsyncram_q6j1\" for hierarchy \"TopLevel:RECOP\|pc_test:b2v_inst\|data_mem:b2v_inst7\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473707245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers TopLevel:RECOP\|pc_test:b2v_inst\|registers:b2v_inst9 " "Elaborating entity \"registers\" for hierarchy \"TopLevel:RECOP\|pc_test:b2v_inst\|registers:b2v_inst9\"" {  } { { "Selected VHDL source design files/pc_test.vhd" "b2v_inst9" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/pc_test.vhd" 407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473707286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_reg TopLevel:RECOP\|pc_test:b2v_inst\|instruction_reg:b2v_instruction_r " "Elaborating entity \"instruction_reg\" for hierarchy \"TopLevel:RECOP\|pc_test:b2v_inst\|instruction_reg:b2v_instruction_r\"" {  } { { "Selected VHDL source design files/pc_test.vhd" "b2v_instruction_r" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/pc_test.vhd" 432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473707313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_16 TopLevel:RECOP\|pc_test:b2v_inst\|reg_16:b2v_op1 " "Elaborating entity \"reg_16\" for hierarchy \"TopLevel:RECOP\|pc_test:b2v_inst\|reg_16:b2v_op1\"" {  } { { "Selected VHDL source design files/pc_test.vhd" "b2v_op1" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/pc_test.vhd" 452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473707331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4_16 TopLevel:RECOP\|pc_test:b2v_inst\|MUX4_16:b2v_op1mux " "Elaborating entity \"MUX4_16\" for hierarchy \"TopLevel:RECOP\|pc_test:b2v_inst\|MUX4_16:b2v_op1mux\"" {  } { { "Selected VHDL source design files/pc_test.vhd" "b2v_op1mux" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/pc_test.vhd" 460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473707349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prog_mem TopLevel:RECOP\|pc_test:b2v_inst\|prog_mem:b2v_prog_mem_inst " "Elaborating entity \"prog_mem\" for hierarchy \"TopLevel:RECOP\|pc_test:b2v_inst\|prog_mem:b2v_prog_mem_inst\"" {  } { { "Selected VHDL source design files/pc_test.vhd" "b2v_prog_mem_inst" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/pc_test.vhd" 486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473707383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram TopLevel:RECOP\|pc_test:b2v_inst\|prog_mem:b2v_prog_mem_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"TopLevel:RECOP\|pc_test:b2v_inst\|prog_mem:b2v_prog_mem_inst\|altsyncram:altsyncram_component\"" {  } { { "Selected VHDL source design files/prog_mem.vhd" "altsyncram_component" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/prog_mem.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473707408 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TopLevel:RECOP\|pc_test:b2v_inst\|prog_mem:b2v_prog_mem_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"TopLevel:RECOP\|pc_test:b2v_inst\|prog_mem:b2v_prog_mem_inst\|altsyncram:altsyncram_component\"" {  } { { "Selected VHDL source design files/prog_mem.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/prog_mem.vhd" 87 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473707420 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TopLevel:RECOP\|pc_test:b2v_inst\|prog_mem:b2v_prog_mem_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"TopLevel:RECOP\|pc_test:b2v_inst\|prog_mem:b2v_prog_mem_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473707421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473707421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../rawOutput.mif " "Parameter \"init_file\" = \"../rawOutput.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473707421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473707421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473707421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473707421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473707421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473707421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473707421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473707421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473707421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473707421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473707421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473707421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473707421 ""}  } { { "Selected VHDL source design files/prog_mem.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/prog_mem.vhd" 87 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1717473707421 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M4K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M4K blocks -- using available memory blocks" {  } { { "db/altsyncram_nci1.tdf" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/db/altsyncram_nci1.tdf" 2619 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473707510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nci1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nci1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nci1 " "Found entity 1: altsyncram_nci1" {  } { { "db/altsyncram_nci1.tdf" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/db/altsyncram_nci1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473707512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473707512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nci1 TopLevel:RECOP\|pc_test:b2v_inst\|prog_mem:b2v_prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_nci1:auto_generated " "Elaborating entity \"altsyncram_nci1\" for hierarchy \"TopLevel:RECOP\|pc_test:b2v_inst\|prog_mem:b2v_prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_nci1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473707519 ""}
{ "Warning" "WMIO_MIO_MIF_REINITIALIZED_WARNING" "5 1024 5 5 " "5 out of 1024 addresses are reinitialized. The latest initialized data will replace the existing data. There are 5 warnings found, and 5 warnings are reported." { { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "0 " "Memory Initialization File address 0 is reinitialized" {  } { { "" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/" 10 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1717473707526 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "1 " "Memory Initialization File address 1 is reinitialized" {  } { { "" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/" 11 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1717473707526 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "2 " "Memory Initialization File address 2 is reinitialized" {  } { { "" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/" 12 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1717473707526 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "3 " "Memory Initialization File address 3 is reinitialized" {  } { { "" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/" 13 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1717473707526 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "4 " "Memory Initialization File address 4 is reinitialized" {  } { { "" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/" 14 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1717473707526 ""}  } { { "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/rawOutput.mif" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/rawOutput.mif" 1 -1 0 } }  } 0 113031 "%1!u! out of %2!d! addresses are reinitialized. The latest initialized data will replace the existing data. There are %3!u! warnings found, and %4!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1717473707526 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32768 1024 C:/Users/shaar/Downloads/HMPSoC/COR-ASP/rawOutput.mif " "Memory depth (32768) in the design file differs from memory depth (1024) in the Memory Initialization File \"C:/Users/shaar/Downloads/HMPSoC/COR-ASP/rawOutput.mif\" -- setting initial value for remaining addresses to 0" {  } { { "Selected VHDL source design files/prog_mem.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/prog_mem.vhd" 87 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1717473707527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_61a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_61a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_61a " "Found entity 1: decode_61a" {  } { { "db/decode_61a.tdf" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/db/decode_61a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473708143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473708143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_61a TopLevel:RECOP\|pc_test:b2v_inst\|prog_mem:b2v_prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_nci1:auto_generated\|decode_61a:rden_decode " "Elaborating entity \"decode_61a\" for hierarchy \"TopLevel:RECOP\|pc_test:b2v_inst\|prog_mem:b2v_prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_nci1:auto_generated\|decode_61a:rden_decode\"" {  } { { "db/altsyncram_nci1.tdf" "rden_decode" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/db/altsyncram_nci1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473708153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_chb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_chb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_chb " "Found entity 1: mux_chb" {  } { { "db/mux_chb.tdf" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/db/mux_chb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473708219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473708219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_chb TopLevel:RECOP\|pc_test:b2v_inst\|prog_mem:b2v_prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_nci1:auto_generated\|mux_chb:mux2 " "Elaborating entity \"mux_chb\" for hierarchy \"TopLevel:RECOP\|pc_test:b2v_inst\|prog_mem:b2v_prog_mem_inst\|altsyncram:altsyncram_component\|altsyncram_nci1:auto_generated\|mux_chb:mux2\"" {  } { { "db/altsyncram_nci1.tdf" "mux2" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/db/altsyncram_nci1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473708228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC TopLevel:RECOP\|pc_test:b2v_inst\|PC:b2v_program_counter " "Elaborating entity \"PC\" for hierarchy \"TopLevel:RECOP\|pc_test:b2v_inst\|PC:b2v_program_counter\"" {  } { { "Selected VHDL source design files/pc_test.vhd" "b2v_program_counter" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/pc_test.vhd" 492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473708915 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_Nios_System_2A_cpu_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_Nios_System_2A_cpu_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "the_Nios_System_2A_cpu_cpu_nios2_oci_itrace" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1717473710458 "|COR_ASP_TopLevel|Nios_System_2A:nios_example|Nios_System_2A_cpu:cpu|Nios_System_2A_cpu_cpu:cpu|Nios_System_2A_cpu_cpu_nios2_oci:the_Nios_System_2A_cpu_cpu_nios2_oci|Nios_System_2A_cpu_cpu_nios2_oci_itrace:the_Nios_System_2A_cpu_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1717473711517 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.06.04.16:01:55 Progress: Loading sldffc3c5d7/alt_sld_fab_wrapper_hw.tcl " "2024.06.04.16:01:55 Progress: Loading sldffc3c5d7/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473715469 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473718152 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473718321 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473720838 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473720974 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473721111 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473721259 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473721264 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473721265 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1717473721953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldffc3c5d7/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldffc3c5d7/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldffc3c5d7/alt_sld_fab.v" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/db/ip/sldffc3c5d7/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473722223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473722223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldffc3c5d7/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldffc3c5d7/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldffc3c5d7/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/db/ip/sldffc3c5d7/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473722344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473722344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldffc3c5d7/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldffc3c5d7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldffc3c5d7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/db/ip/sldffc3c5d7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473722365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473722365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldffc3c5d7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldffc3c5d7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldffc3c5d7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/db/ip/sldffc3c5d7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473722475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473722475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldffc3c5d7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldffc3c5d7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldffc3c5d7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/db/ip/sldffc3c5d7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473722583 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldffc3c5d7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/db/ip/sldffc3c5d7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473722583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473722583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldffc3c5d7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldffc3c5d7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldffc3c5d7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/db/ip/sldffc3c5d7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473722689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473722689 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "AverageCalculator:avg_asp\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"AverageCalculator:avg_asp\|Div0\"" {  } { { "AverageCalculator.vhd" "Div0" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/AverageCalculator.vhd" 102 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1717473728845 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1717473728845 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AverageCalculator:avg_asp\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"AverageCalculator:avg_asp\|lpm_divide:Div0\"" {  } { { "AverageCalculator.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/AverageCalculator.vhd" 102 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473728951 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AverageCalculator:avg_asp\|lpm_divide:Div0 " "Instantiated megafunction \"AverageCalculator:avg_asp\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473728951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473728951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473728951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473728951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717473728951 ""}  } { { "AverageCalculator.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/AverageCalculator.vhd" 102 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1717473728951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vqo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vqo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vqo " "Found entity 1: lpm_divide_vqo" {  } { { "db/lpm_divide_vqo.tdf" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/db/lpm_divide_vqo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473729020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473729020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_8dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_8dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_8dg " "Found entity 1: abs_divider_8dg" {  } { { "db/abs_divider_8dg.tdf" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/db/abs_divider_8dg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473729066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473729066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_03f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_03f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_03f " "Found entity 1: alt_u_div_03f" {  } { { "db/alt_u_div_03f.tdf" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/db/alt_u_div_03f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473729129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473729129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_6p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_6p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_6p9 " "Found entity 1: lpm_abs_6p9" {  } { { "db/lpm_abs_6p9.tdf" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/db/lpm_abs_6p9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717473729213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473729213 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1717473730225 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1717473730225 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1717473730291 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1717473730291 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1717473730291 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1717473730291 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1717473730291 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1717473730311 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473734536 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "134 " "134 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1717473737119 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473737495 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/output_files/COR_ASP_TopLevel.map.smsg " "Generated suppressed messages file C:/Users/shaar/Downloads/HMPSoC/COR-ASP/output_files/COR_ASP_TopLevel.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473738456 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1717473743270 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717473743270 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "22 " "Design contains 22 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avgVal\[0\] " "No output dependent on input pin \"avgVal\[0\]\"" {  } { { "COR_ASP_TopLevel.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717473743961 "|COR_ASP_TopLevel|avgVal[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avgVal\[1\] " "No output dependent on input pin \"avgVal\[1\]\"" {  } { { "COR_ASP_TopLevel.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717473743961 "|COR_ASP_TopLevel|avgVal[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avgVal\[2\] " "No output dependent on input pin \"avgVal\[2\]\"" {  } { { "COR_ASP_TopLevel.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717473743961 "|COR_ASP_TopLevel|avgVal[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avgVal\[3\] " "No output dependent on input pin \"avgVal\[3\]\"" {  } { { "COR_ASP_TopLevel.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717473743961 "|COR_ASP_TopLevel|avgVal[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avgVal\[4\] " "No output dependent on input pin \"avgVal\[4\]\"" {  } { { "COR_ASP_TopLevel.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717473743961 "|COR_ASP_TopLevel|avgVal[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avgVal\[5\] " "No output dependent on input pin \"avgVal\[5\]\"" {  } { { "COR_ASP_TopLevel.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717473743961 "|COR_ASP_TopLevel|avgVal[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avgVal\[6\] " "No output dependent on input pin \"avgVal\[6\]\"" {  } { { "COR_ASP_TopLevel.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717473743961 "|COR_ASP_TopLevel|avgVal[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avgVal\[7\] " "No output dependent on input pin \"avgVal\[7\]\"" {  } { { "COR_ASP_TopLevel.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717473743961 "|COR_ASP_TopLevel|avgVal[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avgVal\[8\] " "No output dependent on input pin \"avgVal\[8\]\"" {  } { { "COR_ASP_TopLevel.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717473743961 "|COR_ASP_TopLevel|avgVal[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avgVal\[9\] " "No output dependent on input pin \"avgVal\[9\]\"" {  } { { "COR_ASP_TopLevel.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717473743961 "|COR_ASP_TopLevel|avgVal[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avgVal\[10\] " "No output dependent on input pin \"avgVal\[10\]\"" {  } { { "COR_ASP_TopLevel.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717473743961 "|COR_ASP_TopLevel|avgVal[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avgVal\[11\] " "No output dependent on input pin \"avgVal\[11\]\"" {  } { { "COR_ASP_TopLevel.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717473743961 "|COR_ASP_TopLevel|avgVal[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avgVal\[12\] " "No output dependent on input pin \"avgVal\[12\]\"" {  } { { "COR_ASP_TopLevel.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717473743961 "|COR_ASP_TopLevel|avgVal[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avgVal\[13\] " "No output dependent on input pin \"avgVal\[13\]\"" {  } { { "COR_ASP_TopLevel.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717473743961 "|COR_ASP_TopLevel|avgVal[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avgVal\[14\] " "No output dependent on input pin \"avgVal\[14\]\"" {  } { { "COR_ASP_TopLevel.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717473743961 "|COR_ASP_TopLevel|avgVal[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avgVal\[15\] " "No output dependent on input pin \"avgVal\[15\]\"" {  } { { "COR_ASP_TopLevel.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717473743961 "|COR_ASP_TopLevel|avgVal[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "calc " "No output dependent on input pin \"calc\"" {  } { { "COR_ASP_TopLevel.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717473743961 "|COR_ASP_TopLevel|calc"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "flag " "No output dependent on input pin \"flag\"" {  } { { "COR_ASP_TopLevel.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717473743961 "|COR_ASP_TopLevel|flag"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pd_flag " "No output dependent on input pin \"pd_flag\"" {  } { { "COR_ASP_TopLevel.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717473743961 "|COR_ASP_TopLevel|pd_flag"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avg_flag " "No output dependent on input pin \"avg_flag\"" {  } { { "COR_ASP_TopLevel.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717473743961 "|COR_ASP_TopLevel|avg_flag"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "COR_ASP_TopLevel.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717473743961 "|COR_ASP_TopLevel|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "COR_ASP_TopLevel.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717473743961 "|COR_ASP_TopLevel|KEY[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1717473743961 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7949 " "Implemented 7949 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "38 " "Implemented 38 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1717473743982 ""} { "Info" "ICUT_CUT_TM_OPINS" "85 " "Implemented 85 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1717473743982 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7021 " "Implemented 7021 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1717473743982 ""} { "Info" "ICUT_CUT_TM_RAMS" "791 " "Implemented 791 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1717473743982 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "13 " "Implemented 13 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1717473743982 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1717473743982 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 66 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 66 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5107 " "Peak virtual memory: 5107 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717473744055 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 04 16:02:24 2024 " "Processing ended: Tue Jun 04 16:02:24 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717473744055 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:10 " "Elapsed time: 00:01:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717473744055 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:32 " "Total CPU time (on all processors): 00:01:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717473744055 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717473744055 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1717473745399 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717473745403 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 04 16:02:24 2024 " "Processing started: Tue Jun 04 16:02:24 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717473745403 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1717473745403 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off COR_ASP -c COR_ASP_TopLevel " "Command: quartus_fit --read_settings_files=off --write_settings_files=off COR_ASP -c COR_ASP_TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1717473745403 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1717473745547 ""}
{ "Info" "0" "" "Project  = COR_ASP" {  } {  } 0 0 "Project  = COR_ASP" 0 0 "Fitter" 0 0 1717473745547 ""}
{ "Info" "0" "" "Revision = COR_ASP_TopLevel" {  } {  } 0 0 "Revision = COR_ASP_TopLevel" 0 0 "Fitter" 0 0 1717473745547 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1717473745827 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1717473745827 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "COR_ASP_TopLevel 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"COR_ASP_TopLevel\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1717473745910 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1717473745965 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1717473745965 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1717473746472 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1717473746512 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1717473747169 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1717473747382 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "52 119 " "No exact pin location assignment(s) for 52 pins of 119 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1717473747670 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1717473757847 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 4704 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 4704 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1717473758299 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1717473758299 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717473758300 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1717473758382 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1717473758393 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1717473758416 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1717473758434 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1717473759623 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1717473759623 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1717473759623 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1717473759623 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1717473759623 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1717473759623 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1717473759623 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1717473759623 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1717473759623 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1717473759623 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1717473759623 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1717473759623 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1717473759623 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1717473759623 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1717473759623 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1717473759623 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1717473759623 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1717473759623 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1717473759623 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1717473759623 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1717473759623 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1717473759623 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1717473759623 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1717473759623 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1717473759623 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1717473759623 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1717473759623 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1717473759623 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1717473759623 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1717473759623 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1717473759623 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1717473759623 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1717473759623 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1717473759623 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1717473759623 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1717473759623 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1717473759623 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1717473759623 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1717473759623 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1717473759623 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1717473759623 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1717473759623 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1717473759623 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1717473759623 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1717473759623 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1717473759623 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1717473759623 ""}
{ "Info" "ISTA_SDC_FOUND" "Nios_System_2A/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'Nios_System_2A/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1717473759700 ""}
{ "Info" "ISTA_SDC_FOUND" "Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.sdc " "Reading SDC File: 'Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1717473759711 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RECOP\|b2v_inst\|b2v_inst3\|Mux6~2\|combout " "Node \"RECOP\|b2v_inst\|b2v_inst3\|Mux6~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717473759736 ""} { "Warning" "WSTA_SCC_NODE" "RECOP\|b2v_inst\|b2v_inst3\|Mux6~2\|datab " "Node \"RECOP\|b2v_inst\|b2v_inst3\|Mux6~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717473759736 ""}  } { { "Selected VHDL source design files/ALU.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/ALU.vhd" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1717473759736 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RECOP\|b2v_inst\|b2v_inst3\|Mux7~2\|combout " "Node \"RECOP\|b2v_inst\|b2v_inst3\|Mux7~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717473759737 ""} { "Warning" "WSTA_SCC_NODE" "RECOP\|b2v_inst\|b2v_inst3\|Mux7~2\|datab " "Node \"RECOP\|b2v_inst\|b2v_inst3\|Mux7~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717473759737 ""}  } { { "Selected VHDL source design files/ALU.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/ALU.vhd" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1717473759737 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RECOP\|b2v_inst\|b2v_inst3\|Mux8~2\|combout " "Node \"RECOP\|b2v_inst\|b2v_inst3\|Mux8~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717473759737 ""} { "Warning" "WSTA_SCC_NODE" "RECOP\|b2v_inst\|b2v_inst3\|Mux8~2\|datab " "Node \"RECOP\|b2v_inst\|b2v_inst3\|Mux8~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717473759737 ""}  } { { "Selected VHDL source design files/ALU.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/ALU.vhd" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1717473759737 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RECOP\|b2v_inst\|b2v_inst3\|Mux9~2\|combout " "Node \"RECOP\|b2v_inst\|b2v_inst3\|Mux9~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717473759737 ""} { "Warning" "WSTA_SCC_NODE" "RECOP\|b2v_inst\|b2v_inst3\|Mux9~2\|datab " "Node \"RECOP\|b2v_inst\|b2v_inst3\|Mux9~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717473759737 ""}  } { { "Selected VHDL source design files/ALU.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/ALU.vhd" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1717473759737 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RECOP\|b2v_inst\|b2v_inst3\|Mux4~2\|combout " "Node \"RECOP\|b2v_inst\|b2v_inst3\|Mux4~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717473759737 ""} { "Warning" "WSTA_SCC_NODE" "RECOP\|b2v_inst\|b2v_inst3\|Mux4~2\|datad " "Node \"RECOP\|b2v_inst\|b2v_inst3\|Mux4~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717473759737 ""}  } { { "Selected VHDL source design files/ALU.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/ALU.vhd" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1717473759737 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RECOP\|b2v_inst\|b2v_inst3\|Mux3~2\|combout " "Node \"RECOP\|b2v_inst\|b2v_inst3\|Mux3~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717473759737 ""} { "Warning" "WSTA_SCC_NODE" "RECOP\|b2v_inst\|b2v_inst3\|Mux3~2\|datac " "Node \"RECOP\|b2v_inst\|b2v_inst3\|Mux3~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717473759737 ""}  } { { "Selected VHDL source design files/ALU.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/ALU.vhd" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1717473759737 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RECOP\|b2v_inst\|b2v_inst3\|Mux2~2\|combout " "Node \"RECOP\|b2v_inst\|b2v_inst3\|Mux2~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717473759737 ""} { "Warning" "WSTA_SCC_NODE" "RECOP\|b2v_inst\|b2v_inst3\|Mux2~2\|datac " "Node \"RECOP\|b2v_inst\|b2v_inst3\|Mux2~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717473759737 ""}  } { { "Selected VHDL source design files/ALU.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/ALU.vhd" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1717473759737 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RECOP\|b2v_inst\|b2v_inst3\|Mux1~2\|combout " "Node \"RECOP\|b2v_inst\|b2v_inst3\|Mux1~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717473759738 ""} { "Warning" "WSTA_SCC_NODE" "RECOP\|b2v_inst\|b2v_inst3\|Mux1~2\|datac " "Node \"RECOP\|b2v_inst\|b2v_inst3\|Mux1~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717473759738 ""}  } { { "Selected VHDL source design files/ALU.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/ALU.vhd" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1717473759738 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RECOP\|b2v_inst\|b2v_inst3\|Mux0~2\|combout " "Node \"RECOP\|b2v_inst\|b2v_inst3\|Mux0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717473759738 ""} { "Warning" "WSTA_SCC_NODE" "RECOP\|b2v_inst\|b2v_inst3\|Mux0~2\|datac " "Node \"RECOP\|b2v_inst\|b2v_inst3\|Mux0~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717473759738 ""}  } { { "Selected VHDL source design files/ALU.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/ALU.vhd" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1717473759738 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RECOP\|b2v_inst\|b2v_inst3\|Mux5~2\|combout " "Node \"RECOP\|b2v_inst\|b2v_inst3\|Mux5~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717473759738 ""} { "Warning" "WSTA_SCC_NODE" "RECOP\|b2v_inst\|b2v_inst3\|Mux5~2\|datad " "Node \"RECOP\|b2v_inst\|b2v_inst3\|Mux5~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717473759738 ""}  } { { "Selected VHDL source design files/ALU.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/ALU.vhd" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1717473759738 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RECOP\|b2v_inst\|b2v_inst3\|Mux10~2\|combout " "Node \"RECOP\|b2v_inst\|b2v_inst3\|Mux10~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717473759738 ""} { "Warning" "WSTA_SCC_NODE" "RECOP\|b2v_inst\|b2v_inst3\|Mux10~2\|datab " "Node \"RECOP\|b2v_inst\|b2v_inst3\|Mux10~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717473759738 ""}  } { { "Selected VHDL source design files/ALU.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/ALU.vhd" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1717473759738 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RECOP\|b2v_inst\|b2v_inst3\|Mux11~2\|combout " "Node \"RECOP\|b2v_inst\|b2v_inst3\|Mux11~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717473759738 ""} { "Warning" "WSTA_SCC_NODE" "RECOP\|b2v_inst\|b2v_inst3\|Mux11~2\|datab " "Node \"RECOP\|b2v_inst\|b2v_inst3\|Mux11~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717473759738 ""}  } { { "Selected VHDL source design files/ALU.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/ALU.vhd" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1717473759738 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RECOP\|b2v_inst\|b2v_inst3\|Mux14~4\|combout " "Node \"RECOP\|b2v_inst\|b2v_inst3\|Mux14~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717473759738 ""} { "Warning" "WSTA_SCC_NODE" "RECOP\|b2v_inst\|b2v_inst3\|Mux14~4\|datab " "Node \"RECOP\|b2v_inst\|b2v_inst3\|Mux14~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717473759738 ""}  } { { "Selected VHDL source design files/ALU.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/ALU.vhd" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1717473759738 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RECOP\|b2v_inst\|b2v_inst3\|Mux15~2\|combout " "Node \"RECOP\|b2v_inst\|b2v_inst3\|Mux15~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717473759738 ""} { "Warning" "WSTA_SCC_NODE" "RECOP\|b2v_inst\|b2v_inst3\|Mux15~2\|datab " "Node \"RECOP\|b2v_inst\|b2v_inst3\|Mux15~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717473759738 ""}  } { { "Selected VHDL source design files/ALU.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/ALU.vhd" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1717473759738 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RECOP\|b2v_inst\|b2v_inst3\|Mux13~2\|combout " "Node \"RECOP\|b2v_inst\|b2v_inst3\|Mux13~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717473759738 ""} { "Warning" "WSTA_SCC_NODE" "RECOP\|b2v_inst\|b2v_inst3\|Mux13~2\|datab " "Node \"RECOP\|b2v_inst\|b2v_inst3\|Mux13~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717473759738 ""}  } { { "Selected VHDL source design files/ALU.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/ALU.vhd" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1717473759738 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RECOP\|b2v_inst\|b2v_inst3\|Mux12~2\|combout " "Node \"RECOP\|b2v_inst\|b2v_inst3\|Mux12~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717473759738 ""} { "Warning" "WSTA_SCC_NODE" "RECOP\|b2v_inst\|b2v_inst3\|Mux12~2\|datab " "Node \"RECOP\|b2v_inst\|b2v_inst3\|Mux12~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717473759738 ""}  } { { "Selected VHDL source design files/ALU.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/ALU.vhd" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1717473759738 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CORASP:cor_asp\|avgBuffer\[8\]\[15\] CLOCK_50 " "Register CORASP:cor_asp\|avgBuffer\[8\]\[15\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1717473759753 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1717473759753 "|COR_ASP_TopLevel|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "nodeadc:adc_asp\|adc:uut\|clk_sample " "Node: nodeadc:adc_asp\|adc:uut\|clk_sample was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nodeadc:adc_asp\|adc:uut\|altsyncram:altsyncram_component\|altsyncram_dav3:auto_generated\|q_a\[4\] nodeadc:adc_asp\|adc:uut\|clk_sample " "Register nodeadc:adc_asp\|adc:uut\|altsyncram:altsyncram_component\|altsyncram_dav3:auto_generated\|q_a\[4\] is being clocked by nodeadc:adc_asp\|adc:uut\|clk_sample" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1717473759753 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1717473759753 "|COR_ASP_TopLevel|nodeadc:adc_asp|adc:uut|clk_sample"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1717473759859 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1717473759859 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1717473759875 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1717473759876 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1717473759876 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1717473759876 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1717473759876 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1717473760019 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1717473760028 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1717473760278 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "10 Block RAM " "Packed 10 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1717473760289 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "112 DSP block " "Packed 112 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1717473760289 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "48 " "Created 48 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1717473760289 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1717473760289 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CS_N " "Node \"ADC_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DIN " "Node \"ADC_DIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DOUT " "Node \"ADC_DOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK4_50 " "Node \"CLOCK4_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FAN_CTRL " "Node \"FAN_CTRL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FAN_CTRL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SCLK " "Node \"FPGA_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SDAT " "Node \"FPGA_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_CLK " "Node \"USB_B2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[0\] " "Node \"USB_B2_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[1\] " "Node \"USB_B2_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[2\] " "Node \"USB_B2_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[3\] " "Node \"USB_B2_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[4\] " "Node \"USB_B2_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[5\] " "Node \"USB_B2_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[6\] " "Node \"USB_B2_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[7\] " "Node \"USB_B2_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_EMPTY " "Node \"USB_EMPTY\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_EMPTY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_FULL " "Node \"USB_FULL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_FULL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_OE_N " "Node \"USB_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RD_N " "Node \"USB_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RESET_N " "Node \"USB_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SCL " "Node \"USB_SCL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SDA " "Node \"USB_SDA\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_WR_N " "Node \"USB_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK_N " "Node \"VGA_BLANK_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC_N " "Node \"VGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717473760667 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1717473760667 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:13 " "Fitter preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717473760672 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1717473765100 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1717473766580 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:18 " "Fitter placement preparation operations ending: elapsed time is 00:00:18" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717473783331 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1717473809099 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1717473814396 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717473814396 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1717473816724 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "18 X22_Y0 X32_Y10 " "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10" {  } { { "loc" "" { Generic "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/" { { 1 { 0 "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10"} { { 12 { 0 ""} 22 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1717473825625 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1717473825625 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1717473830910 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1717473830910 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:11 " "Fitter routing operations ending: elapsed time is 00:00:11" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717473830915 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.97 " "Total time spent on timing analysis during the Fitter is 3.97 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1717473838566 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1717473838692 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1717473841465 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1717473841470 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1717473844147 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:16 " "Fitter post-fit operations ending: elapsed time is 00:00:16" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717473854294 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1717473854782 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/output_files/COR_ASP_TopLevel.fit.smsg " "Generated suppressed messages file C:/Users/shaar/Downloads/HMPSoC/COR-ASP/output_files/COR_ASP_TopLevel.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1717473855257 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 247 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 247 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6980 " "Peak virtual memory: 6980 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717473857781 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 04 16:04:17 2024 " "Processing ended: Tue Jun 04 16:04:17 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717473857781 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:53 " "Elapsed time: 00:01:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717473857781 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:06:36 " "Total CPU time (on all processors): 00:06:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717473857781 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1717473857781 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1717473858884 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717473858890 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 04 16:04:18 2024 " "Processing started: Tue Jun 04 16:04:18 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717473858890 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1717473858890 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off COR_ASP -c COR_ASP_TopLevel " "Command: quartus_asm --read_settings_files=off --write_settings_files=off COR_ASP -c COR_ASP_TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1717473858890 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1717473860138 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1717473868178 ""}
{ "Info" "IASM_ASM_USED_TIME_LIMITED_CORE" "" "Design contains a time-limited core -- only a single, time-limited programming file can be generated" {  } {  } 0 115017 "Design contains a time-limited core -- only a single, time-limited programming file can be generated" 0 0 "Assembler" 0 -1 1717473868273 ""}
{ "Warning" "WPGMIO_CAN_NOT_CONVERT_TIME_LIMITED_SOF" "" "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" {  } {  } 0 210042 "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" 0 0 "Assembler" 0 -1 1717473868627 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 2 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4926 " "Peak virtual memory: 4926 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717473868737 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 04 16:04:28 2024 " "Processing ended: Tue Jun 04 16:04:28 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717473868737 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717473868737 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717473868737 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1717473868737 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1717473869435 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1717473870025 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717473870030 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 04 16:04:29 2024 " "Processing started: Tue Jun 04 16:04:29 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717473870030 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1717473870030 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta COR_ASP -c COR_ASP_TopLevel " "Command: quartus_sta COR_ASP -c COR_ASP_TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1717473870030 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1717473870177 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1717473872282 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1717473872282 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717473872324 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717473872324 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1717473873291 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1717473873291 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1717473873291 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1717473873291 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1717473873291 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1717473873291 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1717473873291 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1717473873291 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1717473873291 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1717473873291 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1717473873291 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1717473873291 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1717473873291 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1717473873291 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1717473873291 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1717473873291 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1717473873291 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1717473873291 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1717473873291 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1717473873291 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1717473873291 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1717473873291 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1717473873291 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1717473873291 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1717473873291 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1717473873291 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1717473873291 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1717473873291 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1717473873291 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1717473873291 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1717473873291 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1717473873291 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1717473873291 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1717473873291 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1717473873291 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1717473873291 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1717473873291 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1717473873291 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1717473873291 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1717473873291 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1717473873291 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1717473873291 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1717473873291 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1717473873291 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1717473873291 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1717473873291 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1717473873291 ""}
{ "Info" "ISTA_SDC_FOUND" "Nios_System_2A/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'Nios_System_2A/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1717473873387 ""}
{ "Info" "ISTA_SDC_FOUND" "Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.sdc " "Reading SDC File: 'Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1717473873399 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RECOP\|b2v_inst\|b2v_inst3\|Mux7~2\|combout " "Node \"RECOP\|b2v_inst\|b2v_inst3\|Mux7~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717473873422 ""} { "Warning" "WSTA_SCC_NODE" "RECOP\|b2v_inst\|b2v_inst3\|Mux7~2\|datae " "Node \"RECOP\|b2v_inst\|b2v_inst3\|Mux7~2\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717473873422 ""}  } { { "Selected VHDL source design files/ALU.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/ALU.vhd" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1717473873422 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RECOP\|b2v_inst\|b2v_inst3\|Mux6~2\|combout " "Node \"RECOP\|b2v_inst\|b2v_inst3\|Mux6~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717473873422 ""} { "Warning" "WSTA_SCC_NODE" "RECOP\|b2v_inst\|b2v_inst3\|Mux6~2\|datae " "Node \"RECOP\|b2v_inst\|b2v_inst3\|Mux6~2\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717473873422 ""}  } { { "Selected VHDL source design files/ALU.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/ALU.vhd" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1717473873422 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RECOP\|b2v_inst\|b2v_inst3\|Mux9~2\|combout " "Node \"RECOP\|b2v_inst\|b2v_inst3\|Mux9~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717473873423 ""} { "Warning" "WSTA_SCC_NODE" "RECOP\|b2v_inst\|b2v_inst3\|Mux9~2\|dataf " "Node \"RECOP\|b2v_inst\|b2v_inst3\|Mux9~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717473873423 ""}  } { { "Selected VHDL source design files/ALU.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/ALU.vhd" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1717473873423 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RECOP\|b2v_inst\|b2v_inst3\|Mux8~2\|combout " "Node \"RECOP\|b2v_inst\|b2v_inst3\|Mux8~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717473873423 ""} { "Warning" "WSTA_SCC_NODE" "RECOP\|b2v_inst\|b2v_inst3\|Mux8~2\|datae " "Node \"RECOP\|b2v_inst\|b2v_inst3\|Mux8~2\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717473873423 ""}  } { { "Selected VHDL source design files/ALU.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/ALU.vhd" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1717473873423 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RECOP\|b2v_inst\|b2v_inst3\|Mux1~2\|combout " "Node \"RECOP\|b2v_inst\|b2v_inst3\|Mux1~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717473873423 ""} { "Warning" "WSTA_SCC_NODE" "RECOP\|b2v_inst\|b2v_inst3\|Mux1~2\|dataf " "Node \"RECOP\|b2v_inst\|b2v_inst3\|Mux1~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717473873423 ""}  } { { "Selected VHDL source design files/ALU.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/ALU.vhd" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1717473873423 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RECOP\|b2v_inst\|b2v_inst3\|Mux3~2\|combout " "Node \"RECOP\|b2v_inst\|b2v_inst3\|Mux3~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717473873423 ""} { "Warning" "WSTA_SCC_NODE" "RECOP\|b2v_inst\|b2v_inst3\|Mux3~2\|datae " "Node \"RECOP\|b2v_inst\|b2v_inst3\|Mux3~2\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717473873423 ""}  } { { "Selected VHDL source design files/ALU.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/ALU.vhd" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1717473873423 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RECOP\|b2v_inst\|b2v_inst3\|Mux0~2\|combout " "Node \"RECOP\|b2v_inst\|b2v_inst3\|Mux0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717473873423 ""} { "Warning" "WSTA_SCC_NODE" "RECOP\|b2v_inst\|b2v_inst3\|Mux0~2\|dataf " "Node \"RECOP\|b2v_inst\|b2v_inst3\|Mux0~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717473873423 ""}  } { { "Selected VHDL source design files/ALU.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/ALU.vhd" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1717473873423 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RECOP\|b2v_inst\|b2v_inst3\|Mux4~2\|combout " "Node \"RECOP\|b2v_inst\|b2v_inst3\|Mux4~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717473873423 ""} { "Warning" "WSTA_SCC_NODE" "RECOP\|b2v_inst\|b2v_inst3\|Mux4~2\|dataf " "Node \"RECOP\|b2v_inst\|b2v_inst3\|Mux4~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717473873423 ""}  } { { "Selected VHDL source design files/ALU.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/ALU.vhd" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1717473873423 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RECOP\|b2v_inst\|b2v_inst3\|Mux2~2\|combout " "Node \"RECOP\|b2v_inst\|b2v_inst3\|Mux2~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717473873423 ""} { "Warning" "WSTA_SCC_NODE" "RECOP\|b2v_inst\|b2v_inst3\|Mux2~2\|dataf " "Node \"RECOP\|b2v_inst\|b2v_inst3\|Mux2~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717473873423 ""}  } { { "Selected VHDL source design files/ALU.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/ALU.vhd" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1717473873423 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RECOP\|b2v_inst\|b2v_inst3\|Mux5~2\|combout " "Node \"RECOP\|b2v_inst\|b2v_inst3\|Mux5~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717473873423 ""} { "Warning" "WSTA_SCC_NODE" "RECOP\|b2v_inst\|b2v_inst3\|Mux5~2\|dataf " "Node \"RECOP\|b2v_inst\|b2v_inst3\|Mux5~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717473873423 ""}  } { { "Selected VHDL source design files/ALU.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/ALU.vhd" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1717473873423 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RECOP\|b2v_inst\|b2v_inst3\|Mux11~2\|combout " "Node \"RECOP\|b2v_inst\|b2v_inst3\|Mux11~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717473873423 ""} { "Warning" "WSTA_SCC_NODE" "RECOP\|b2v_inst\|b2v_inst3\|Mux11~2\|dataf " "Node \"RECOP\|b2v_inst\|b2v_inst3\|Mux11~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717473873423 ""}  } { { "Selected VHDL source design files/ALU.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/ALU.vhd" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1717473873423 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RECOP\|b2v_inst\|b2v_inst3\|Mux10~2\|combout " "Node \"RECOP\|b2v_inst\|b2v_inst3\|Mux10~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717473873423 ""} { "Warning" "WSTA_SCC_NODE" "RECOP\|b2v_inst\|b2v_inst3\|Mux10~2\|datae " "Node \"RECOP\|b2v_inst\|b2v_inst3\|Mux10~2\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717473873423 ""}  } { { "Selected VHDL source design files/ALU.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/ALU.vhd" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1717473873423 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RECOP\|b2v_inst\|b2v_inst3\|Mux15~2\|combout " "Node \"RECOP\|b2v_inst\|b2v_inst3\|Mux15~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717473873423 ""} { "Warning" "WSTA_SCC_NODE" "RECOP\|b2v_inst\|b2v_inst3\|Mux15~2\|dataf " "Node \"RECOP\|b2v_inst\|b2v_inst3\|Mux15~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717473873423 ""}  } { { "Selected VHDL source design files/ALU.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/ALU.vhd" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1717473873423 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RECOP\|b2v_inst\|b2v_inst3\|Mux14~4\|combout " "Node \"RECOP\|b2v_inst\|b2v_inst3\|Mux14~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717473873423 ""} { "Warning" "WSTA_SCC_NODE" "RECOP\|b2v_inst\|b2v_inst3\|Mux14~4\|dataf " "Node \"RECOP\|b2v_inst\|b2v_inst3\|Mux14~4\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717473873423 ""}  } { { "Selected VHDL source design files/ALU.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/ALU.vhd" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1717473873423 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RECOP\|b2v_inst\|b2v_inst3\|Mux13~2\|combout " "Node \"RECOP\|b2v_inst\|b2v_inst3\|Mux13~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717473873423 ""} { "Warning" "WSTA_SCC_NODE" "RECOP\|b2v_inst\|b2v_inst3\|Mux13~2\|dataf " "Node \"RECOP\|b2v_inst\|b2v_inst3\|Mux13~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717473873423 ""}  } { { "Selected VHDL source design files/ALU.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/ALU.vhd" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1717473873423 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "RECOP\|b2v_inst\|b2v_inst3\|Mux12~2\|combout " "Node \"RECOP\|b2v_inst\|b2v_inst3\|Mux12~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717473873424 ""} { "Warning" "WSTA_SCC_NODE" "RECOP\|b2v_inst\|b2v_inst3\|Mux12~2\|datae " "Node \"RECOP\|b2v_inst\|b2v_inst3\|Mux12~2\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717473873424 ""}  } { { "Selected VHDL source design files/ALU.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Selected VHDL source design files/ALU.vhd" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1717473873424 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CORASP:cor_asp\|Mult9~mac\|ENA_DFF0 CLOCK_50 " "Register CORASP:cor_asp\|Mult9~mac\|ENA_DFF0 is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1717473873439 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1717473873439 "|COR_ASP_TopLevel|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "nodeadc:adc_asp\|adc:uut\|clk_sample " "Node: nodeadc:adc_asp\|adc:uut\|clk_sample was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nodeadc:adc_asp\|adc:uut\|altsyncram:altsyncram_component\|altsyncram_dav3:auto_generated\|q_a\[1\] nodeadc:adc_asp\|adc:uut\|clk_sample " "Register nodeadc:adc_asp\|adc:uut\|altsyncram:altsyncram_component\|altsyncram_dav3:auto_generated\|q_a\[1\] is being clocked by nodeadc:adc_asp\|adc:uut\|clk_sample" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1717473873439 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1717473873439 "|COR_ASP_TopLevel|nodeadc:adc_asp|adc:uut|clk_sample"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1717473873499 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1717473873640 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1717473873663 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1717473873678 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.084 " "Worst-case setup slack is 11.084" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717473873706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717473873706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.084               0.000 altera_reserved_tck  " "   11.084               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717473873706 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717473873706 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.451 " "Worst-case hold slack is 0.451" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717473873725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717473873725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.451               0.000 altera_reserved_tck  " "    0.451               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717473873725 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717473873725 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.344 " "Worst-case recovery slack is 14.344" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717473873728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717473873728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.344               0.000 altera_reserved_tck  " "   14.344               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717473873728 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717473873728 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.915 " "Worst-case removal slack is 0.915" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717473873735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717473873735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.915               0.000 altera_reserved_tck  " "    0.915               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717473873735 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717473873735 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.765 " "Worst-case minimum pulse width slack is 15.765" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717473873738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717473873738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.765               0.000 altera_reserved_tck  " "   15.765               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717473873738 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717473873738 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1717473873780 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1717473873780 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1717473873780 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1717473873780 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1717473873780 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 62.417 ns " "Worst Case Available Settling Time: 62.417 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1717473873780 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1717473873780 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1717473873780 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1717473873780 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1717473873780 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1717473873780 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1717473873780 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1717473873784 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1717473873828 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1717473877173 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CORASP:cor_asp\|Mult9~mac\|ENA_DFF0 CLOCK_50 " "Register CORASP:cor_asp\|Mult9~mac\|ENA_DFF0 is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1717473877598 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1717473877598 "|COR_ASP_TopLevel|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "nodeadc:adc_asp\|adc:uut\|clk_sample " "Node: nodeadc:adc_asp\|adc:uut\|clk_sample was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nodeadc:adc_asp\|adc:uut\|altsyncram:altsyncram_component\|altsyncram_dav3:auto_generated\|q_a\[1\] nodeadc:adc_asp\|adc:uut\|clk_sample " "Register nodeadc:adc_asp\|adc:uut\|altsyncram:altsyncram_component\|altsyncram_dav3:auto_generated\|q_a\[1\] is being clocked by nodeadc:adc_asp\|adc:uut\|clk_sample" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1717473877598 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1717473877598 "|COR_ASP_TopLevel|nodeadc:adc_asp|adc:uut|clk_sample"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1717473877738 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.191 " "Worst-case setup slack is 11.191" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717473877771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717473877771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.191               0.000 altera_reserved_tck  " "   11.191               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717473877771 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717473877771 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.418 " "Worst-case hold slack is 0.418" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717473877777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717473877777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.418               0.000 altera_reserved_tck  " "    0.418               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717473877777 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717473877777 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.435 " "Worst-case recovery slack is 14.435" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717473877783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717473877783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.435               0.000 altera_reserved_tck  " "   14.435               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717473877783 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717473877783 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.849 " "Worst-case removal slack is 0.849" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717473877786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717473877786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.849               0.000 altera_reserved_tck  " "    0.849               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717473877786 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717473877786 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.776 " "Worst-case minimum pulse width slack is 15.776" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717473877791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717473877791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.776               0.000 altera_reserved_tck  " "   15.776               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717473877791 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717473877791 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1717473877834 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1717473877834 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1717473877834 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1717473877834 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1717473877834 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 62.497 ns " "Worst Case Available Settling Time: 62.497 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1717473877834 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1717473877834 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1717473877834 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1717473877834 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1717473877834 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1717473877834 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1717473877834 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1717473877838 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1717473877998 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1717473881248 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CORASP:cor_asp\|Mult9~mac\|ENA_DFF0 CLOCK_50 " "Register CORASP:cor_asp\|Mult9~mac\|ENA_DFF0 is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1717473881668 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1717473881668 "|COR_ASP_TopLevel|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "nodeadc:adc_asp\|adc:uut\|clk_sample " "Node: nodeadc:adc_asp\|adc:uut\|clk_sample was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nodeadc:adc_asp\|adc:uut\|altsyncram:altsyncram_component\|altsyncram_dav3:auto_generated\|q_a\[1\] nodeadc:adc_asp\|adc:uut\|clk_sample " "Register nodeadc:adc_asp\|adc:uut\|altsyncram:altsyncram_component\|altsyncram_dav3:auto_generated\|q_a\[1\] is being clocked by nodeadc:adc_asp\|adc:uut\|clk_sample" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1717473881669 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1717473881669 "|COR_ASP_TopLevel|nodeadc:adc_asp|adc:uut|clk_sample"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1717473881808 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.452 " "Worst-case setup slack is 13.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717473881831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717473881831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.452               0.000 altera_reserved_tck  " "   13.452               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717473881831 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717473881831 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.197 " "Worst-case hold slack is 0.197" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717473881837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717473881837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.197               0.000 altera_reserved_tck  " "    0.197               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717473881837 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717473881837 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.372 " "Worst-case recovery slack is 15.372" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717473881842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717473881842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.372               0.000 altera_reserved_tck  " "   15.372               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717473881842 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717473881842 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.457 " "Worst-case removal slack is 0.457" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717473881846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717473881846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.457               0.000 altera_reserved_tck  " "    0.457               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717473881846 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717473881846 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.746 " "Worst-case minimum pulse width slack is 15.746" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717473881851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717473881851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.746               0.000 altera_reserved_tck  " "   15.746               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717473881851 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717473881851 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1717473881893 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1717473881893 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1717473881893 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1717473881893 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1717473881893 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 63.737 ns " "Worst Case Available Settling Time: 63.737 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1717473881893 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1717473881893 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1717473881893 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1717473881893 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1717473881893 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1717473881893 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1717473881893 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1717473881923 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CORASP:cor_asp\|Mult9~mac\|ENA_DFF0 CLOCK_50 " "Register CORASP:cor_asp\|Mult9~mac\|ENA_DFF0 is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1717473882311 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1717473882311 "|COR_ASP_TopLevel|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "nodeadc:adc_asp\|adc:uut\|clk_sample " "Node: nodeadc:adc_asp\|adc:uut\|clk_sample was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nodeadc:adc_asp\|adc:uut\|altsyncram:altsyncram_component\|altsyncram_dav3:auto_generated\|q_a\[1\] nodeadc:adc_asp\|adc:uut\|clk_sample " "Register nodeadc:adc_asp\|adc:uut\|altsyncram:altsyncram_component\|altsyncram_dav3:auto_generated\|q_a\[1\] is being clocked by nodeadc:adc_asp\|adc:uut\|clk_sample" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1717473882311 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1717473882311 "|COR_ASP_TopLevel|nodeadc:adc_asp|adc:uut|clk_sample"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1717473882456 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.817 " "Worst-case setup slack is 13.817" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717473882480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717473882480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.817               0.000 altera_reserved_tck  " "   13.817               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717473882480 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717473882480 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.162 " "Worst-case hold slack is 0.162" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717473882486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717473882486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.162               0.000 altera_reserved_tck  " "    0.162               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717473882486 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717473882486 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.549 " "Worst-case recovery slack is 15.549" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717473882501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717473882501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.549               0.000 altera_reserved_tck  " "   15.549               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717473882501 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717473882501 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.399 " "Worst-case removal slack is 0.399" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717473882505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717473882505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.399               0.000 altera_reserved_tck  " "    0.399               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717473882505 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717473882505 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.773 " "Worst-case minimum pulse width slack is 15.773" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717473882511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717473882511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.773               0.000 altera_reserved_tck  " "   15.773               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717473882511 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717473882511 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1717473882552 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1717473882552 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1717473882552 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1717473882552 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1717473882552 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 63.933 ns " "Worst Case Available Settling Time: 63.933 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1717473882552 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1717473882552 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1717473882552 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1717473882552 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1717473882552 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1717473882552 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1717473882552 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1717473884294 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1717473884296 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 57 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 57 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5317 " "Peak virtual memory: 5317 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717473884413 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 04 16:04:44 2024 " "Processing ended: Tue Jun 04 16:04:44 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717473884413 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717473884413 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717473884413 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1717473884413 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 372 s " "Quartus Prime Full Compilation was successful. 0 errors, 372 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1717473885192 ""}
