#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu Dec 18 00:41:55 2025
# Process ID         : 579
# Current directory  : /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025
# Command line       : vivado sdr-psk-fpga-2025.xpr
# Log file           : /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/vivado.log
# Journal file       : /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/vivado.jou
# Running On         : LiPtPDesktop
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.2 LTS
# Processor Detail   : Intel(R) Core(TM) i9-14900HX
# CPU Frequency      : 2419.200 MHz
# CPU Physical cores : 16
# CPU Logical cores  : 32
# Host memory        : 16611 MB
# Swap memory        : 4294 MB
# Total Virtual      : 20906 MB
# Available Virtual  : 20219 MB
#-----------------------------------------------------------
start_gui
open_project sdr-psk-fpga-2025.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
update_compile_order -fileset sources_1
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/AD_DA/axis_data_fifo_AD_DA/axis_data_fifo_AD_DA.dcp' for cell 'u_axis_data_fifo_ADC'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M.dcp' for cell 'u_Clock_Gen/u_clk_wiz_128M'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768.dcp' for cell 'u_Clock_Gen/u_clk_wiz_32M768'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.dcp' for cell 'u_Clock_Gen/u_proc_sys_reset_32M768'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/Costas_LPF_shift_ram/Costas_LPF_shift_ram.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_Costas_LPF_shift_ram'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/LPF/LPF.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_LPF'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/Multiplier/Multiplier.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_Multiplier_1'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/err_detect_BPSK/err_detect_BPSK.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_err_detect_BPSK'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/err_detect_QPSK/err_detect_QPSK.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_err_detect_QPSK'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/fir_compiler_0/fir_compiler_0.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_fir_compiler_0'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/NCO_DDS/NCO_DDS.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_NCO_rx_wrapper/u_NCO_DDS'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/interp_smoothing_filter.dcp' for cell 'u_Rx/u_gardner_wrapper/u_interpolation_wrapper/u_interp_smoothing_filter_I'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/gardner_shift_ram/gardner_shift_ram.dcp' for cell 'u_Rx/u_gardner_wrapper/u_timing_error_wrapper/u_gardner_shift_ram_0'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Tx/carrier_gen/carrier_gen.dcp' for cell 'u_Tx/u_PSK_Modulation/u_carrier_gen'
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 8297.758 ; gain = 0.000 ; free physical = 11614 ; free virtual = 17464
INFO: [Netlist 29-17] Analyzing 512 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen_board.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_32M768/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen_board.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_32M768/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_32M768/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_32M768/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768_board.xdc] for cell 'u_Clock_Gen/u_clk_wiz_32M768/inst'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768_board.xdc] for cell 'u_Clock_Gen/u_clk_wiz_32M768/inst'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768.xdc] for cell 'u_Clock_Gen/u_clk_wiz_32M768/inst'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768.xdc] for cell 'u_Clock_Gen/u_clk_wiz_32M768/inst'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M_board.xdc] for cell 'u_Clock_Gen/u_clk_wiz_128M/inst'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M_board.xdc] for cell 'u_Clock_Gen/u_clk_wiz_128M/inst'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M.xdc] for cell 'u_Clock_Gen/u_clk_wiz_128M/inst'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M.xdc] for cell 'u_Clock_Gen/u_clk_wiz_128M/inst'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/fir_compiler_0/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_costas_loop_wrapper/u_fir_compiler_0/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/fir_compiler_0/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_costas_loop_wrapper/u_fir_compiler_0/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/LPF/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_costas_loop_wrapper/u_LPF/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/LPF/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_costas_loop_wrapper/u_LPF/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_gardner_wrapper/u_interpolation_wrapper/u_interp_smoothing_filter_I/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_gardner_wrapper/u_interpolation_wrapper/u_interp_smoothing_filter_I/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_gardner_wrapper/u_interpolation_wrapper/u_interp_smoothing_filter_Q/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_gardner_wrapper/u_interpolation_wrapper/u_interp_smoothing_filter_Q/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc]
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc]
INFO: [Project 1-1714] 16 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9030.262 ; gain = 0.000 ; free physical = 11079 ; free virtual = 16966
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 9464.656 ; gain = 1234.402 ; free physical = 10666 ; free virtual = 16558
report_clock_networks -name {network_1}
INFO: [Timing 38-35] Done setting XDC timing constraints.
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg484-1
Top: top
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1734
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 9763.676 ; gain = 299.020 ; free physical = 9831 ; free virtual = 15813
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'CONSTANT' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter VALUE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CONSTANT' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
INFO: [Synth 8-6157] synthesizing module 'CONSTANT__parameterized0' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter VALUE bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CONSTANT__parameterized0' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
INFO: [Synth 8-6157] synthesizing module 'CONSTANT__parameterized1' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CONSTANT__parameterized1' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
INFO: [Synth 8-6157] synthesizing module 'CONSTANT__parameterized2' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter VALUE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CONSTANT__parameterized2' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
INFO: [Synth 8-6157] synthesizing module 'CONSTANT__parameterized3' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter VALUE bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CONSTANT__parameterized3' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
INFO: [Synth 8-6157] synthesizing module 'CONSTANT__parameterized4' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter VALUE bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CONSTANT__parameterized4' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
INFO: [Synth 8-6157] synthesizing module 'CONSTANT__parameterized5' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter VALUE bound to: 8192 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CONSTANT__parameterized5' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
INFO: [Synth 8-6157] synthesizing module 'Clock_Gen' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v:5]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_128M' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-579-LiPtPDesktop/realtime/clk_wiz_128M_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_128M' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-579-LiPtPDesktop/realtime/clk_wiz_128M_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_32M768' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-579-LiPtPDesktop/realtime/clk_wiz_32M768_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_32M768' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-579-LiPtPDesktop/realtime/clk_wiz_32M768_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Div_clk32M768' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:14]
INFO: [Synth 8-6155] done synthesizing module 'Div_clk32M768' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:14]
INFO: [Synth 8-6157] synthesizing module 'proc_sys_reset_gen' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-579-LiPtPDesktop/realtime/proc_sys_reset_gen_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'proc_sys_reset_gen' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-579-LiPtPDesktop/realtime/proc_sys_reset_gen_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Clock_Gen' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v:5]
INFO: [Synth 8-6157] synthesizing module 'Tx' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'Tx_Data' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_Data.v:12]
	Parameter BYTES bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'PN_Gen' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:31]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PN_Gen' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:31]
INFO: [Synth 8-6157] synthesizing module 'PN_Gen__parameterized0' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:31]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PN_Gen__parameterized0' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:31]
INFO: [Synth 8-6155] done synthesizing module 'Tx_Data' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_Data.v:12]
INFO: [Synth 8-6157] synthesizing module 'Sync_FIFO' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/sync_FIFO.v:1]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 512 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/sync_FIFO.v:59]
INFO: [Synth 8-6155] done synthesizing module 'Sync_FIFO' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/sync_FIFO.v:1]
INFO: [Synth 8-6157] synthesizing module 'Packetizer' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Packetizer.v:15]
	Parameter BYTES bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'Packetizer' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Packetizer.v:15]
INFO: [Synth 8-6157] synthesizing module 'PSK_Modulation' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Modulation_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'carrier_gen' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-579-LiPtPDesktop/realtime/carrier_gen_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'carrier_gen' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-579-LiPtPDesktop/realtime/carrier_gen_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'NCO_cos_sin' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_cos_sin.v:11]
	Parameter I_WIDTH bound to: 32 - type: integer 
	Parameter O_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'NCO_cos_sin' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_cos_sin.v:11]
INFO: [Synth 8-6157] synthesizing module 'PSK_Mod' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v:3]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter BYTES bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PSK_Mod' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PSK_Modulation' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Modulation_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'Bits_Flatten' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Bits_Flatten.v:3]
	Parameter N bound to: 2 - type: integer 
	Parameter M bound to: 8 - type: integer 
	Parameter BYPASS_SELECTION bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'Bits_Flatten' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Bits_Flatten.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Tx' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'axis_data_fifo_AD_DA' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-579-LiPtPDesktop/realtime/axis_data_fifo_AD_DA_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axis_data_fifo_AD_DA' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-579-LiPtPDesktop/realtime/axis_data_fifo_AD_DA_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'AD9361_1RT_FDD' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/vendor/AD9361_1RT_FDD.v:12]
INFO: [Synth 8-6157] synthesizing module 'IDELAYE2' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:77934]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: FIXED - type: string 
	Parameter IDELAY_VALUE bound to: 31 - type: integer 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYE2' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:77934]
INFO: [Synth 8-6157] synthesizing module 'IDELAYE2__parameterized0' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:77934]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: DATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: FIXED - type: string 
	Parameter IDELAY_VALUE bound to: 31 - type: integer 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYE2__parameterized0' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:77934]
INFO: [Synth 8-6157] synthesizing module 'IBUFG' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:76309]
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFG' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:76309]
INFO: [Synth 8-6157] synthesizing module 'IDELAYCTRL' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:77921]
INFO: [Synth 8-6155] done synthesizing module 'IDELAYCTRL' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:77921]
INFO: [Synth 8-6157] synthesizing module 'IDELAYE2__parameterized1' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:77934]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: DATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: FIXED - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYE2__parameterized1' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:77934]
INFO: [Synth 8-6157] synthesizing module 'IDDR' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:77799]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDDR' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:77799]
INFO: [Synth 8-6157] synthesizing module 'ODDR' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:103072]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:103072]
INFO: [Synth 8-6155] done synthesizing module 'AD9361_1RT_FDD' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/vendor/AD9361_1RT_FDD.v:12]
INFO: [Synth 8-6157] synthesizing module 'Rx' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'PSK_Signal_Extend' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Signal_Extend.v:11]
	Parameter I_WIDTH bound to: 12 - type: integer 
	Parameter O_WIDTH bound to: 12 - type: integer 
	Parameter USE_I_STRM bound to: 1 - type: integer 
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Signal_Extend.v:29]
INFO: [Synth 8-6155] done synthesizing module 'PSK_Signal_Extend' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Signal_Extend.v:11]
INFO: [Synth 8-6157] synthesizing module 'costas_loop_wrapper' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:1]
	Parameter LPF_OUT_WIDTH bound to: 80 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter MSB_TRUNCATE_BITS bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'NCO_rx_wrapper' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_rx_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'NCO_Phase' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_Phase.v:11]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter FREE_FREQ bound to: 16'sb0100000000000000 
INFO: [Synth 8-6155] done synthesizing module 'NCO_Phase' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_Phase.v:11]
INFO: [Synth 8-6157] synthesizing module 'NCO_DDS' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-579-LiPtPDesktop/realtime/NCO_DDS_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'NCO_DDS' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-579-LiPtPDesktop/realtime/NCO_DDS_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'NCO_rx_wrapper' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_rx_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'Multiplier' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-579-LiPtPDesktop/realtime/Multiplier_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Multiplier' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-579-LiPtPDesktop/realtime/Multiplier_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Costas_LPF_shift_ram' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-579-LiPtPDesktop/realtime/Costas_LPF_shift_ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Costas_LPF_shift_ram' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-579-LiPtPDesktop/realtime/Costas_LPF_shift_ram_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'LPF' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-579-LiPtPDesktop/realtime/LPF_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'LPF' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-579-LiPtPDesktop/realtime/LPF_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Truncate_IQ' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:10]
	Parameter I_WIDTH bound to: 80 - type: integer 
	Parameter O_WIDTH bound to: 16 - type: integer 
	Parameter MSB_TRUNCATE_BITS bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Truncate_IQ' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:10]
INFO: [Synth 8-6157] synthesizing module 'AXI_2x' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/AXI_2x.v:15]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_2x' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/AXI_2x.v:15]
INFO: [Synth 8-6157] synthesizing module 'Error_Detect_Ctrl' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:11]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Error_Detect_Ctrl' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:11]
INFO: [Synth 8-6157] synthesizing module 'err_detect_BPSK' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-579-LiPtPDesktop/realtime/err_detect_BPSK_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'err_detect_BPSK' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-579-LiPtPDesktop/realtime/err_detect_BPSK_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'err_detect_QPSK' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-579-LiPtPDesktop/realtime/err_detect_QPSK_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'err_detect_QPSK' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-579-LiPtPDesktop/realtime/err_detect_QPSK_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'fir_compiler_0' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-579-LiPtPDesktop/realtime/fir_compiler_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fir_compiler_0' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-579-LiPtPDesktop/realtime/fir_compiler_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'costas_loop_wrapper' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'gardner_wrapper' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/gardner_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'interpolation_wrapper' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/interpolation_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'Gardner_IQ_Preprocess' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_IQ_Preprocess.v:11]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter SHIFT bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Gardner_IQ_Preprocess' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_IQ_Preprocess.v:11]
INFO: [Synth 8-6157] synthesizing module 'interp_smoothing_filter' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-579-LiPtPDesktop/realtime/interp_smoothing_filter_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'interp_smoothing_filter' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-579-LiPtPDesktop/realtime/interp_smoothing_filter_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'interpolation_wrapper' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/interpolation_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'timing_error_wrapper' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/timing_error_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'gardner_shift_ram' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-579-LiPtPDesktop/realtime/gardner_shift_ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'gardner_shift_ram' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-579-LiPtPDesktop/realtime/gardner_shift_ram_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Gardner_Timing_Error' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Timing_Error.v:12]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Gardner_Timing_Error' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Timing_Error.v:12]
INFO: [Synth 8-6155] done synthesizing module 'timing_error_wrapper' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/timing_error_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'Gardner_Corrector' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Corrector.v:11]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Corrector.v:52]
INFO: [Synth 8-6155] done synthesizing module 'Gardner_Corrector' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Corrector.v:11]
INFO: [Synth 8-6155] done synthesizing module 'gardner_wrapper' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/gardner_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'PSK_Detection' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Detection.v:11]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PSK_Detection' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Detection.v:11]
INFO: [Synth 8-6157] synthesizing module 'SPB_Detection' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/SPB_Detection_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'Rx_SD' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_SD.v:11]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter MAX_WINDOW_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Abs' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Abs.v:10]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Abs' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Abs.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Rx_SD' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_SD.v:11]
INFO: [Synth 8-6157] synthesizing module 'Rx_PD' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_PD.v:12]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter MAX_WINDOW_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Rx_PD' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_PD.v:12]
INFO: [Synth 8-6157] synthesizing module 'Rx_BD' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_BD.v:12]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter MAX_WINDOW_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Rx_BD' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_BD.v:12]
INFO: [Synth 8-6155] done synthesizing module 'SPB_Detection' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/SPB_Detection_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'Depacketizer' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Depacketizer.v:10]
	Parameter BYTES bound to: 1 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter MAX_WINDOW_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Depacketizer' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Depacketizer.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bits_Flatten__parameterized0' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Bits_Flatten.v:3]
	Parameter N bound to: 2 - type: integer 
	Parameter M bound to: 8 - type: integer 
	Parameter BYPASS_SELECTION bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Bits_Flatten__parameterized0' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Bits_Flatten.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Rx' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_wrapper.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v:1]
WARNING: [Synth 8-7137] Register mem_reg in module Sync_FIFO has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
WARNING: [Synth 8-4767] Trying to implement RAM 'mem_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM is sensitive to asynchronous reset signal. this RTL style is not supported. 
RAM "mem_reg" dissolved into registers
WARNING: [Synth 8-7137] Register data_buf_reg in module PSK_Mod has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v:33]
WARNING: [Synth 8-7137] Register vld_buf_reg in module PSK_Mod has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v:59]
WARNING: [Synth 8-7137] Register last_buf_reg in module PSK_Mod has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v:60]
WARNING: [Synth 8-7137] Register is_bpsk_buf_reg in module PSK_Mod has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v:35]
WARNING: [Synth 8-7137] Register out_last_reg in module PSK_Mod has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v:80]
WARNING: [Synth 8-7137] Register out_is_bpsk_reg in module PSK_Mod has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v:81]
WARNING: [Synth 8-6014] Unused sequential element out_Q_tvalid_reg was removed.  [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:41]
WARNING: [Synth 8-6014] Unused sequential element signature_reg was removed.  [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Depacketizer.v:185]
WARNING: [Synth 8-3848] Net depacketizer_tready in module/entity Rx does not have driver. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_wrapper.v:83]
WARNING: [Synth 8-7129] Port I[7] in module Bits_Flatten__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port I[6] in module Bits_Flatten__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port I[5] in module Bits_Flatten__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port I[4] in module Bits_Flatten__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port I[3] in module Bits_Flatten__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port I[2] in module Bits_Flatten__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SD_flag in module Depacketizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port PD_flag in module Depacketizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port I[14] in module Gardner_Timing_Error is either unconnected or has no load
WARNING: [Synth 8-7129] Port I[13] in module Gardner_Timing_Error is either unconnected or has no load
WARNING: [Synth 8-7129] Port I[12] in module Gardner_Timing_Error is either unconnected or has no load
WARNING: [Synth 8-7129] Port I[11] in module Gardner_Timing_Error is either unconnected or has no load
WARNING: [Synth 8-7129] Port I[10] in module Gardner_Timing_Error is either unconnected or has no load
WARNING: [Synth 8-7129] Port I[9] in module Gardner_Timing_Error is either unconnected or has no load
WARNING: [Synth 8-7129] Port I[8] in module Gardner_Timing_Error is either unconnected or has no load
WARNING: [Synth 8-7129] Port I[7] in module Gardner_Timing_Error is either unconnected or has no load
WARNING: [Synth 8-7129] Port I[6] in module Gardner_Timing_Error is either unconnected or has no load
WARNING: [Synth 8-7129] Port I[5] in module Gardner_Timing_Error is either unconnected or has no load
WARNING: [Synth 8-7129] Port I[4] in module Gardner_Timing_Error is either unconnected or has no load
WARNING: [Synth 8-7129] Port I[3] in module Gardner_Timing_Error is either unconnected or has no load
WARNING: [Synth 8-7129] Port I[2] in module Gardner_Timing_Error is either unconnected or has no load
WARNING: [Synth 8-7129] Port I[1] in module Gardner_Timing_Error is either unconnected or has no load
WARNING: [Synth 8-7129] Port I[0] in module Gardner_Timing_Error is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_d32[14] in module Gardner_Timing_Error is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_d32[13] in module Gardner_Timing_Error is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_d32[12] in module Gardner_Timing_Error is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_d32[11] in module Gardner_Timing_Error is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_d32[10] in module Gardner_Timing_Error is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_d32[9] in module Gardner_Timing_Error is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_d32[8] in module Gardner_Timing_Error is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_d32[7] in module Gardner_Timing_Error is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_d32[6] in module Gardner_Timing_Error is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_d32[5] in module Gardner_Timing_Error is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_d32[4] in module Gardner_Timing_Error is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_d32[3] in module Gardner_Timing_Error is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_d32[2] in module Gardner_Timing_Error is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_d32[1] in module Gardner_Timing_Error is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_d32[0] in module Gardner_Timing_Error is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q[14] in module Gardner_Timing_Error is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q[13] in module Gardner_Timing_Error is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q[12] in module Gardner_Timing_Error is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q[11] in module Gardner_Timing_Error is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q[10] in module Gardner_Timing_Error is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q[9] in module Gardner_Timing_Error is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q[8] in module Gardner_Timing_Error is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q[7] in module Gardner_Timing_Error is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q[6] in module Gardner_Timing_Error is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q[5] in module Gardner_Timing_Error is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q[4] in module Gardner_Timing_Error is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q[3] in module Gardner_Timing_Error is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q[2] in module Gardner_Timing_Error is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q[1] in module Gardner_Timing_Error is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q[0] in module Gardner_Timing_Error is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q_d32[14] in module Gardner_Timing_Error is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q_d32[13] in module Gardner_Timing_Error is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q_d32[12] in module Gardner_Timing_Error is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q_d32[11] in module Gardner_Timing_Error is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q_d32[10] in module Gardner_Timing_Error is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q_d32[9] in module Gardner_Timing_Error is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q_d32[8] in module Gardner_Timing_Error is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q_d32[7] in module Gardner_Timing_Error is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q_d32[6] in module Gardner_Timing_Error is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q_d32[5] in module Gardner_Timing_Error is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q_d32[4] in module Gardner_Timing_Error is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q_d32[3] in module Gardner_Timing_Error is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q_d32[2] in module Gardner_Timing_Error is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q_d32[1] in module Gardner_Timing_Error is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q_d32[0] in module Gardner_Timing_Error is either unconnected or has no load
WARNING: [Synth 8-7129] Port error_bpsk_tvalid in module Error_Detect_Ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port error_qpsk_tvalid in module Error_Detect_Ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port NCO_tdata[31] in module NCO_cos_sin is either unconnected or has no load
WARNING: [Synth 8-7129] Port NCO_tdata[30] in module NCO_cos_sin is either unconnected or has no load
WARNING: [Synth 8-7129] Port NCO_tdata[29] in module NCO_cos_sin is either unconnected or has no load
WARNING: [Synth 8-7129] Port NCO_tdata[28] in module NCO_cos_sin is either unconnected or has no load
WARNING: [Synth 8-7129] Port NCO_tdata[15] in module NCO_cos_sin is either unconnected or has no load
WARNING: [Synth 8-7129] Port NCO_tdata[14] in module NCO_cos_sin is either unconnected or has no load
WARNING: [Synth 8-7129] Port NCO_tdata[13] in module NCO_cos_sin is either unconnected or has no load
WARNING: [Synth 8-7129] Port NCO_tdata[12] in module NCO_cos_sin is either unconnected or has no load
WARNING: [Synth 8-7129] Port DAC_Q[11] in module PSK_Signal_Extend is either unconnected or has no load
WARNING: [Synth 8-7129] Port DAC_Q[10] in module PSK_Signal_Extend is either unconnected or has no load
WARNING: [Synth 8-7129] Port DAC_Q[9] in module PSK_Signal_Extend is either unconnected or has no load
WARNING: [Synth 8-7129] Port DAC_Q[8] in module PSK_Signal_Extend is either unconnected or has no load
WARNING: [Synth 8-7129] Port DAC_Q[7] in module PSK_Signal_Extend is either unconnected or has no load
WARNING: [Synth 8-7129] Port DAC_Q[6] in module PSK_Signal_Extend is either unconnected or has no load
WARNING: [Synth 8-7129] Port DAC_Q[5] in module PSK_Signal_Extend is either unconnected or has no load
WARNING: [Synth 8-7129] Port DAC_Q[4] in module PSK_Signal_Extend is either unconnected or has no load
WARNING: [Synth 8-7129] Port DAC_Q[3] in module PSK_Signal_Extend is either unconnected or has no load
WARNING: [Synth 8-7129] Port DAC_Q[2] in module PSK_Signal_Extend is either unconnected or has no load
WARNING: [Synth 8-7129] Port DAC_Q[1] in module PSK_Signal_Extend is either unconnected or has no load
WARNING: [Synth 8-7129] Port DAC_Q[0] in module PSK_Signal_Extend is either unconnected or has no load
WARNING: [Synth 8-7129] Port I[7] in module Bits_Flatten is either unconnected or has no load
WARNING: [Synth 8-7129] Port I[6] in module Bits_Flatten is either unconnected or has no load
WARNING: [Synth 8-7129] Port I[5] in module Bits_Flatten is either unconnected or has no load
WARNING: [Synth 8-7129] Port I[4] in module Bits_Flatten is either unconnected or has no load
WARNING: [Synth 8-7129] Port I[3] in module Bits_Flatten is either unconnected or has no load
WARNING: [Synth 8-7129] Port I[2] in module Bits_Flatten is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 9880.645 ; gain = 415.988 ; free physical = 9686 ; free virtual = 15672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 9889.551 ; gain = 424.895 ; free physical = 9687 ; free virtual = 15673
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 9889.551 ; gain = 424.895 ; free physical = 9687 ; free virtual = 15673
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/AD_DA/axis_data_fifo_AD_DA/axis_data_fifo_AD_DA.dcp' for cell 'u_axis_data_fifo_DAC'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M.dcp' for cell 'u_Clock_Gen/u_clk_wiz_128M'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768.dcp' for cell 'u_Clock_Gen/u_clk_wiz_32M768'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.dcp' for cell 'u_Clock_Gen/u_proc_sys_reset_32M768'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Tx/carrier_gen/carrier_gen.dcp' for cell 'u_Tx/u_PSK_Modulation/u_carrier_gen'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/Multiplier/Multiplier.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_Multiplier_1'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/Costas_LPF_shift_ram/Costas_LPF_shift_ram.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_Costas_LPF_shift_ram'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/LPF/LPF.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_LPF'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/err_detect_BPSK/err_detect_BPSK.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_err_detect_BPSK'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/err_detect_QPSK/err_detect_QPSK.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_err_detect_QPSK'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/fir_compiler_0/fir_compiler_0.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_fir_compiler_0'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/NCO_DDS/NCO_DDS.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_NCO_rx_wrapper/u_NCO_DDS'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/interp_smoothing_filter.dcp' for cell 'u_Rx/u_gardner_wrapper/u_interpolation_wrapper/u_interp_smoothing_filter_I'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/gardner_shift_ram/gardner_shift_ram.dcp' for cell 'u_Rx/u_gardner_wrapper/u_timing_error_wrapper/u_gardner_shift_ram_0'
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 9889.559 ; gain = 0.000 ; free physical = 9843 ; free virtual = 15831
INFO: [Netlist 29-17] Analyzing 113 Unisim elements for replacement
WARNING: [Netlist 29-432] The IBUFG primitive 'u_AD9361_1RT_FDD/IBUFG_instA' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen_board.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_32M768/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen_board.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_32M768/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_32M768/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_32M768/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768_board.xdc] for cell 'u_Clock_Gen/u_clk_wiz_32M768/inst'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768_board.xdc] for cell 'u_Clock_Gen/u_clk_wiz_32M768/inst'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768.xdc] for cell 'u_Clock_Gen/u_clk_wiz_32M768/inst'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768.xdc] for cell 'u_Clock_Gen/u_clk_wiz_32M768/inst'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M_board.xdc] for cell 'u_Clock_Gen/u_clk_wiz_128M/inst'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M_board.xdc] for cell 'u_Clock_Gen/u_clk_wiz_128M/inst'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M.xdc] for cell 'u_Clock_Gen/u_clk_wiz_128M/inst'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M.xdc] for cell 'u_Clock_Gen/u_clk_wiz_128M/inst'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/fir_compiler_0/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_costas_loop_wrapper/u_fir_compiler_0/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/fir_compiler_0/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_costas_loop_wrapper/u_fir_compiler_0/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/LPF/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_costas_loop_wrapper/u_LPF/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/LPF/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_costas_loop_wrapper/u_LPF/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_gardner_wrapper/u_interpolation_wrapper/u_interp_smoothing_filter_I/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_gardner_wrapper/u_interpolation_wrapper/u_interp_smoothing_filter_I/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_gardner_wrapper/u_interpolation_wrapper/u_interp_smoothing_filter_Q/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_gardner_wrapper/u_interpolation_wrapper/u_interp_smoothing_filter_Q/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal AD9361_FBCLK cannot be placed on W16 (IOB_X1Y22) because the pad is already occupied by terminal AD9361_DATACLK possibly due to user constraint [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:342]
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells rev_aresetn_d1_reg] -filter {IS_PRESET || IS_CLEAR}'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:488]
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells rev_aresetn_d2_reg] -filter {IS_PRESET || IS_CLEAR}'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:489]
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 16 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9967.363 ; gain = 0.000 ; free physical = 9825 ; free virtual = 15815
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUFG => IBUF: 1 instance 

RTL Elaboration Complete:  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 10226.480 ; gain = 761.824 ; free physical = 9768 ; free virtual = 15763
157 Infos, 112 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 10226.480 ; gain = 761.824 ; free physical = 9768 ; free virtual = 15763
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 3242.611; main = 3242.611; forked = 0.000
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 10001.445; main = 10001.445; forked = 0.000
synth_design -top top -part xc7z020clg484-1 -lint 
Command: synth_design -top top -part xc7z020clg484-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 10226.480 ; gain = 0.000 ; free physical = 9326 ; free virtual = 15328
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'top' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'CONSTANT' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter VALUE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CONSTANT' (1#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
INFO: [Synth 8-6157] synthesizing module 'CONSTANT__parameterized0' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter VALUE bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CONSTANT__parameterized0' (1#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
INFO: [Synth 8-6157] synthesizing module 'CONSTANT__parameterized1' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CONSTANT__parameterized1' (1#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
INFO: [Synth 8-6157] synthesizing module 'CONSTANT__parameterized2' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter VALUE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CONSTANT__parameterized2' (1#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
INFO: [Synth 8-6157] synthesizing module 'CONSTANT__parameterized3' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter VALUE bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CONSTANT__parameterized3' (1#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
INFO: [Synth 8-6157] synthesizing module 'CONSTANT__parameterized4' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter VALUE bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CONSTANT__parameterized4' (1#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
INFO: [Synth 8-6157] synthesizing module 'CONSTANT__parameterized5' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter VALUE bound to: 8192 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CONSTANT__parameterized5' (1#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
INFO: [Synth 8-6157] synthesizing module 'Clock_Gen' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v:5]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_128M' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-579-LiPtPDesktop/realtime/clk_wiz_128M_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_128M' (2#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-579-LiPtPDesktop/realtime/clk_wiz_128M_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_32M768' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-579-LiPtPDesktop/realtime/clk_wiz_32M768_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_32M768' (3#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-579-LiPtPDesktop/realtime/clk_wiz_32M768_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Div_clk32M768' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:14]
INFO: [Synth 8-6155] done synthesizing module 'Div_clk32M768' (4#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:14]
INFO: [Synth 8-6157] synthesizing module 'proc_sys_reset_gen' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-579-LiPtPDesktop/realtime/proc_sys_reset_gen_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'proc_sys_reset_gen' (5#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-579-LiPtPDesktop/realtime/proc_sys_reset_gen_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Clock_Gen' (6#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v:5]
INFO: [Synth 8-6157] synthesizing module 'Tx' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'Tx_Data' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_Data.v:12]
	Parameter BYTES bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'PN_Gen' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:31]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PN_Gen' (7#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:31]
INFO: [Synth 8-6157] synthesizing module 'PN_Gen__parameterized0' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:31]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PN_Gen__parameterized0' (7#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:31]
INFO: [Synth 8-6155] done synthesizing module 'Tx_Data' (8#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_Data.v:12]
INFO: [Synth 8-6157] synthesizing module 'Sync_FIFO' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/sync_FIFO.v:1]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 512 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/sync_FIFO.v:59]
WARNING: [Synth 8-7137] Register mem_reg in module Sync_FIFO has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
WARNING: [Synth 8-7137] Register mem_reg in module Sync_FIFO has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
INFO: [Synth 8-6155] done synthesizing module 'Sync_FIFO' (9#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/sync_FIFO.v:1]
INFO: [Synth 8-6157] synthesizing module 'Packetizer' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Packetizer.v:15]
	Parameter BYTES bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'Packetizer' (10#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Packetizer.v:15]
INFO: [Synth 8-6157] synthesizing module 'PSK_Modulation' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Modulation_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'carrier_gen' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-579-LiPtPDesktop/realtime/carrier_gen_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'carrier_gen' (11#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-579-LiPtPDesktop/realtime/carrier_gen_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'NCO_cos_sin' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_cos_sin.v:11]
	Parameter I_WIDTH bound to: 32 - type: integer 
	Parameter O_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'NCO_cos_sin' (12#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_cos_sin.v:11]
INFO: [Synth 8-6157] synthesizing module 'PSK_Mod' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v:3]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter BYTES bound to: 1 - type: integer 
WARNING: [Synth 8-7137] Register data_buf_reg in module PSK_Mod has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v:33]
WARNING: [Synth 8-7137] Register vld_buf_reg in module PSK_Mod has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v:59]
WARNING: [Synth 8-7137] Register last_buf_reg in module PSK_Mod has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v:60]
WARNING: [Synth 8-7137] Register is_bpsk_buf_reg in module PSK_Mod has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v:35]
WARNING: [Synth 8-7137] Register out_last_reg in module PSK_Mod has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v:80]
WARNING: [Synth 8-7137] Register out_is_bpsk_reg in module PSK_Mod has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v:81]
WARNING: [Synth 8-7137] Register data_buf_reg in module PSK_Mod has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v:33]
WARNING: [Synth 8-7137] Register vld_buf_reg in module PSK_Mod has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v:59]
WARNING: [Synth 8-7137] Register last_buf_reg in module PSK_Mod has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v:60]
WARNING: [Synth 8-7137] Register is_bpsk_buf_reg in module PSK_Mod has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v:35]
WARNING: [Synth 8-7137] Register out_last_reg in module PSK_Mod has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v:80]
WARNING: [Synth 8-7137] Register out_is_bpsk_reg in module PSK_Mod has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v:81]
INFO: [Synth 8-6155] done synthesizing module 'PSK_Mod' (13#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PSK_Modulation' (14#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Modulation_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'Bits_Flatten' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Bits_Flatten.v:3]
	Parameter N bound to: 2 - type: integer 
	Parameter M bound to: 8 - type: integer 
	Parameter BYPASS_SELECTION bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'Bits_Flatten' (15#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Bits_Flatten.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Tx' (16#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'axis_data_fifo_AD_DA' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-579-LiPtPDesktop/realtime/axis_data_fifo_AD_DA_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axis_data_fifo_AD_DA' (17#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-579-LiPtPDesktop/realtime/axis_data_fifo_AD_DA_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'AD9361_1RT_FDD' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/vendor/AD9361_1RT_FDD.v:12]
INFO: [Synth 8-6157] synthesizing module 'IDELAYE2' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:77934]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: FIXED - type: string 
	Parameter IDELAY_VALUE bound to: 31 - type: integer 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYE2' (18#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:77934]
INFO: [Synth 8-6157] synthesizing module 'IDELAYE2__parameterized0' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:77934]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: DATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: FIXED - type: string 
	Parameter IDELAY_VALUE bound to: 31 - type: integer 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYE2__parameterized0' (18#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:77934]
INFO: [Synth 8-6157] synthesizing module 'IBUFG' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:76309]
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFG' (19#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:76309]
INFO: [Synth 8-6157] synthesizing module 'IDELAYCTRL' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:77921]
INFO: [Synth 8-6155] done synthesizing module 'IDELAYCTRL' (20#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:77921]
INFO: [Synth 8-6157] synthesizing module 'IDELAYE2__parameterized1' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:77934]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: DATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: FIXED - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYE2__parameterized1' (20#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:77934]
INFO: [Synth 8-6157] synthesizing module 'IDDR' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:77799]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDDR' (21#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:77799]
INFO: [Synth 8-6157] synthesizing module 'ODDR' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:103072]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (22#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:103072]
INFO: [Synth 8-6155] done synthesizing module 'AD9361_1RT_FDD' (23#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/vendor/AD9361_1RT_FDD.v:12]
INFO: [Synth 8-6157] synthesizing module 'Rx' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'PSK_Signal_Extend' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Signal_Extend.v:11]
	Parameter I_WIDTH bound to: 12 - type: integer 
	Parameter O_WIDTH bound to: 12 - type: integer 
	Parameter USE_I_STRM bound to: 1 - type: integer 
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Signal_Extend.v:29]
INFO: [Synth 8-6155] done synthesizing module 'PSK_Signal_Extend' (24#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Signal_Extend.v:11]
INFO: [Synth 8-6157] synthesizing module 'costas_loop_wrapper' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:1]
	Parameter LPF_OUT_WIDTH bound to: 80 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter MSB_TRUNCATE_BITS bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'NCO_rx_wrapper' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_rx_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'NCO_Phase' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_Phase.v:11]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter FREE_FREQ bound to: 16'sb0100000000000000 
INFO: [Synth 8-6155] done synthesizing module 'NCO_Phase' (25#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_Phase.v:11]
INFO: [Synth 8-6157] synthesizing module 'NCO_DDS' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-579-LiPtPDesktop/realtime/NCO_DDS_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'NCO_DDS' (26#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-579-LiPtPDesktop/realtime/NCO_DDS_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'NCO_rx_wrapper' (27#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_rx_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'Multiplier' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-579-LiPtPDesktop/realtime/Multiplier_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Multiplier' (28#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-579-LiPtPDesktop/realtime/Multiplier_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Costas_LPF_shift_ram' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-579-LiPtPDesktop/realtime/Costas_LPF_shift_ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Costas_LPF_shift_ram' (29#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-579-LiPtPDesktop/realtime/Costas_LPF_shift_ram_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'LPF' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-579-LiPtPDesktop/realtime/LPF_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'LPF' (30#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-579-LiPtPDesktop/realtime/LPF_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Truncate_IQ' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:10]
	Parameter I_WIDTH bound to: 80 - type: integer 
	Parameter O_WIDTH bound to: 16 - type: integer 
	Parameter MSB_TRUNCATE_BITS bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Truncate_IQ' (31#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:10]
INFO: [Synth 8-6157] synthesizing module 'AXI_2x' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/AXI_2x.v:15]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_2x' (32#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/AXI_2x.v:15]
INFO: [Synth 8-6157] synthesizing module 'Error_Detect_Ctrl' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:11]
	Parameter WIDTH bound to: 16 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element out_Q_tvalid_reg was removed.  [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:41]
INFO: [Synth 8-6155] done synthesizing module 'Error_Detect_Ctrl' (33#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:11]
INFO: [Synth 8-6157] synthesizing module 'err_detect_BPSK' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-579-LiPtPDesktop/realtime/err_detect_BPSK_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'err_detect_BPSK' (34#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-579-LiPtPDesktop/realtime/err_detect_BPSK_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'err_detect_QPSK' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-579-LiPtPDesktop/realtime/err_detect_QPSK_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'err_detect_QPSK' (35#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-579-LiPtPDesktop/realtime/err_detect_QPSK_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'fir_compiler_0' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-579-LiPtPDesktop/realtime/fir_compiler_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fir_compiler_0' (36#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-579-LiPtPDesktop/realtime/fir_compiler_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'costas_loop_wrapper' (37#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'gardner_wrapper' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/gardner_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'interpolation_wrapper' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/interpolation_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'Gardner_IQ_Preprocess' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_IQ_Preprocess.v:11]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter SHIFT bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Gardner_IQ_Preprocess' (38#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_IQ_Preprocess.v:11]
INFO: [Synth 8-6157] synthesizing module 'interp_smoothing_filter' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-579-LiPtPDesktop/realtime/interp_smoothing_filter_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'interp_smoothing_filter' (39#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-579-LiPtPDesktop/realtime/interp_smoothing_filter_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'interpolation_wrapper' (40#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/interpolation_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'timing_error_wrapper' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/timing_error_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'gardner_shift_ram' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-579-LiPtPDesktop/realtime/gardner_shift_ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'gardner_shift_ram' (41#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-579-LiPtPDesktop/realtime/gardner_shift_ram_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Gardner_Timing_Error' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Timing_Error.v:12]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Gardner_Timing_Error' (42#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Timing_Error.v:12]
INFO: [Synth 8-6155] done synthesizing module 'timing_error_wrapper' (43#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/timing_error_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'Gardner_Corrector' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Corrector.v:11]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Corrector.v:52]
INFO: [Synth 8-6155] done synthesizing module 'Gardner_Corrector' (44#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Corrector.v:11]
INFO: [Synth 8-6155] done synthesizing module 'gardner_wrapper' (45#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/gardner_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'PSK_Detection' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Detection.v:11]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PSK_Detection' (46#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Detection.v:11]
INFO: [Synth 8-6157] synthesizing module 'SPB_Detection' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/SPB_Detection_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'Rx_SD' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_SD.v:11]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter MAX_WINDOW_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Abs' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Abs.v:10]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Abs' (47#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Abs.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Rx_SD' (48#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_SD.v:11]
INFO: [Synth 8-6157] synthesizing module 'Rx_PD' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_PD.v:12]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter MAX_WINDOW_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Rx_PD' (49#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_PD.v:12]
INFO: [Synth 8-6157] synthesizing module 'Rx_BD' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_BD.v:12]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter MAX_WINDOW_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Rx_BD' (50#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_BD.v:12]
INFO: [Synth 8-6155] done synthesizing module 'SPB_Detection' (51#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/SPB_Detection_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'Depacketizer' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Depacketizer.v:10]
	Parameter BYTES bound to: 1 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter MAX_WINDOW_WIDTH bound to: 8 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element signature_reg was removed.  [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Depacketizer.v:185]
INFO: [Synth 8-6155] done synthesizing module 'Depacketizer' (52#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Depacketizer.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bits_Flatten__parameterized0' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Bits_Flatten.v:3]
	Parameter N bound to: 2 - type: integer 
	Parameter M bound to: 8 - type: integer 
	Parameter BYPASS_SELECTION bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Bits_Flatten__parameterized0' (52#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Bits_Flatten.v:3]
WARNING: [Synth 8-3848] Net depacketizer_tready in module/entity Rx does not have driver. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_wrapper.v:83]
INFO: [Synth 8-6155] done synthesizing module 'Rx' (53#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_wrapper.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top' (54#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 10226.480 ; gain = 0.000 ; free physical = 9320 ; free virtual = 15321
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Thu Dec 18 00:43:47 2025
| Host         : LiPtPDesktop running 64-bit Ubuntu 24.04.2 LTS
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+-----------+------------------+--------------+----------+
| Rule ID   | Severity         | # Violations | # Waived |
+-----------+------------------+--------------+----------+
| ASSIGN-1  | WARNING          | 1            | 0        |
| ASSIGN-5  | WARNING          | 22           | 0        |
| ASSIGN-6  | WARNING          | 62           | 0        |
| ASSIGN-10 | WARNING          | 11           | 0        |
| RESET-3   | CRITICAL WARNING | 5            | 0        |
+-----------+------------------+--------------+----------+


WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'AD9361_DATACLKa' declared and are not set.
RTL Name 'AD9361_DATACLKa', Hierarchy 'AD9361_1RT_FDD', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/vendor/AD9361_1RT_FDD.v', Line 33.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'AD9361_RX_DAT_Ic' are not set. First unset bit index is 0. 
RTL Name 'AD9361_RX_DAT_Ic', Hierarchy 'AD9361_1RT_FDD', File 'AD9361_1RT_FDD.v', Line 571.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'AD9361_RX_DAT_Qc' are not set. First unset bit index is 0. 
RTL Name 'AD9361_RX_DAT_Qc', Hierarchy 'AD9361_1RT_FDD', File 'AD9361_1RT_FDD.v', Line 572.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'AD9361_RX_FRAME_dy' declared and are not set.
RTL Name 'AD9361_RX_FRAME_dy', Hierarchy 'AD9361_1RT_FDD', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/vendor/AD9361_1RT_FDD.v', Line 30.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'CLK_delay' are not read. First unread bit index is 3. 
RTL Name 'CLK_delay', Hierarchy 'AD9361_1RT_FDD', File 'AD9361_1RT_FDD.v', Line 29.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'IDELAYCTRL_rdy' was assigned but not read. 
RTL Name 'IDELAYCTRL_rdy', Hierarchy 'AD9361_1RT_FDD', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/vendor/AD9361_1RT_FDD.v', Line 31.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'I' are not read. First unread bit index is 2. 
RTL Name 'I', Hierarchy 'Bits_Flatten', File 'Bits_Flatten.v', Line 15.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'bus_struct_reset_2' declared and are not set.
RTL Name 'bus_struct_reset_2', Hierarchy 'Clock_Gen', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v', Line 46.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'bus_struct_reset_4' declared and are not set.
RTL Name 'bus_struct_reset_4', Hierarchy 'Clock_Gen', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v', Line 59.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'interconnect_aresetn' declared and are not set.
RTL Name 'interconnect_aresetn', Hierarchy 'Clock_Gen', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v', Line 50.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'interconnect_aresetn_4' declared and are not set.
RTL Name 'interconnect_aresetn_4', Hierarchy 'Clock_Gen', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v', Line 61.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'mb_reset' declared and are not set.
RTL Name 'mb_reset', Hierarchy 'Clock_Gen', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v', Line 55.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'mb_reset_2' declared and are not set.
RTL Name 'mb_reset_2', Hierarchy 'Clock_Gen', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v', Line 56.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'mb_reset_4' declared and are not set.
RTL Name 'mb_reset_4', Hierarchy 'Clock_Gen', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v', Line 58.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'peripheral_aresetn' declared and are not set.
RTL Name 'peripheral_aresetn', Hierarchy 'Clock_Gen', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v', Line 52.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'peripheral_aresetn_2' declared and are not set.
RTL Name 'peripheral_aresetn_2', Hierarchy 'Clock_Gen', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v', Line 53.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'peripheral_aresetn_4' declared and are not set.
RTL Name 'peripheral_aresetn_4', Hierarchy 'Clock_Gen', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v', Line 62.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'peripheral_reset' declared and are not set.
RTL Name 'peripheral_reset', Hierarchy 'Clock_Gen', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v', Line 47.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'peripheral_reset_2' declared and are not set.
RTL Name 'peripheral_reset_2', Hierarchy 'Clock_Gen', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v', Line 48.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'peripheral_reset_4' declared and are not set.
RTL Name 'peripheral_reset_4', Hierarchy 'Clock_Gen', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v', Line 60.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'clk128K' was assigned but not read. 
RTL Name 'clk128K', Hierarchy 'Clock_Gen', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v', Line 36.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'clk16K' was assigned but not read. 
RTL Name 'clk16K', Hierarchy 'Clock_Gen', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v', Line 39.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'clk1K' was assigned but not read. 
RTL Name 'clk1K', Hierarchy 'Clock_Gen', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v', Line 43.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'clk256K' was assigned but not read. 
RTL Name 'clk256K', Hierarchy 'Clock_Gen', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v', Line 35.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'clk2K' was assigned but not read. 
RTL Name 'clk2K', Hierarchy 'Clock_Gen', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v', Line 42.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'clk32K' was assigned but not read. 
RTL Name 'clk32K', Hierarchy 'Clock_Gen', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v', Line 38.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'clk4K' was assigned but not read. 
RTL Name 'clk4K', Hierarchy 'Clock_Gen', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v', Line 41.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'clk4M096' was assigned but not read. 
RTL Name 'clk4M096', Hierarchy 'Clock_Gen', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v', Line 31.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'clk512K' was assigned but not read. 
RTL Name 'clk512K', Hierarchy 'Clock_Gen', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v', Line 34.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'clk64K' was assigned but not read. 
RTL Name 'clk64K', Hierarchy 'Clock_Gen', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v', Line 37.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'clk8K' was assigned but not read. 
RTL Name 'clk8K', Hierarchy 'Clock_Gen', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v', Line 40.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'clk8M192' was assigned but not read. 
RTL Name 'clk8M192', Hierarchy 'Clock_Gen', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v', Line 30.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'interconnect_aresetn_3' was assigned but not read. 
RTL Name 'interconnect_aresetn_3', Hierarchy 'Clock_Gen', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v', Line 51.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'mb_reset_3' was assigned but not read. 
RTL Name 'mb_reset_3', Hierarchy 'Clock_Gen', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v', Line 57.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'peripheral_aresetn_3' was assigned but not read. 
RTL Name 'peripheral_aresetn_3', Hierarchy 'Clock_Gen', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v', Line 54.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'peripheral_reset_3' was assigned but not read. 
RTL Name 'peripheral_reset_3', Hierarchy 'Clock_Gen', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v', Line 49.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'PD_flag' are not read. First unread bit index is 0. 
RTL Name 'PD_flag', Hierarchy 'Depacketizer', File 'Depacketizer.v', Line 23.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'SD_flag' are not read. First unread bit index is 0. 
RTL Name 'SD_flag', Hierarchy 'Depacketizer', File 'Depacketizer.v', Line 22.
CRITICAL WARNING: [Synth 37-111] [RESET-3]Synchronous reset not found on register MCS_reg and its enable logic contains synchronous reset in same always/process block.
RTL Name 'MCS_reg', Hierarchy 'Depacketizer', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Depacketizer.v', Line 124.
CRITICAL WARNING: [Synth 37-111] [RESET-3]Synchronous reset not found on register payload_length_reg and its enable logic contains synchronous reset in same always/process block.
RTL Name 'payload_length_reg', Hierarchy 'Depacketizer', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Depacketizer.v', Line 124.
CRITICAL WARNING: [Synth 37-111] [RESET-3]Synchronous reset not found on register payload_length_symbs_reg and its enable logic contains synchronous reset in same always/process block.
RTL Name 'payload_length_symbs_reg', Hierarchy 'Depacketizer', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Depacketizer.v', Line 124.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'error_bpsk_tvalid' are not read. First unread bit index is 0. 
RTL Name 'error_bpsk_tvalid', Hierarchy 'Error_Detect_Ctrl', File 'Error_Detect_Ctrl.v', Line 27.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'error_qpsk_tvalid' are not read. First unread bit index is 0. 
RTL Name 'error_qpsk_tvalid', Hierarchy 'Error_Detect_Ctrl', File 'Error_Detect_Ctrl.v', Line 29.
WARNING: [Synth 37-78] [ASSIGN-1]Input operands(of sizes 10 16 16) of add/sub cluster ending with expression '(cnt - (increment - CNT_ADD))' could yield maximum size of 18, but only width of 16 is being used.
Hierarchy 'Gardner_Corrector', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Corrector.v', Line 59.
CRITICAL WARNING: [Synth 37-111] [RESET-3]Synchronous reset not found on register I_1M_reg and its enable logic contains synchronous reset in same always/process block.
RTL Name 'I_1M_reg', Hierarchy 'Gardner_Corrector', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Corrector.v', Line 43.
CRITICAL WARNING: [Synth 37-111] [RESET-3]Synchronous reset not found on register Q_1M_reg and its enable logic contains synchronous reset in same always/process block.
RTL Name 'Q_1M_reg', Hierarchy 'Gardner_Corrector', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Corrector.v', Line 43.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'I' are not read. First unread bit index is 0. 
RTL Name 'I', Hierarchy 'Gardner_Timing_Error', File 'Gardner_Timing_Error.v', Line 16.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'I_d32' are not read. First unread bit index is 0. 
RTL Name 'I_d32', Hierarchy 'Gardner_Timing_Error', File 'Gardner_Timing_Error.v', Line 18.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'Q' are not read. First unread bit index is 0. 
RTL Name 'Q', Hierarchy 'Gardner_Timing_Error', File 'Gardner_Timing_Error.v', Line 19.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'Q_d32' are not read. First unread bit index is 0. 
RTL Name 'Q_d32', Hierarchy 'Gardner_Timing_Error', File 'Gardner_Timing_Error.v', Line 21.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'NCO_tdata' are not read. First unread bit index is 12. 
RTL Name 'NCO_tdata', Hierarchy 'NCO_cos_sin', File 'NCO_cos_sin.v', Line 18.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'I_plus_Q' are not read. First unread bit index is 0. 
RTL Name 'I_plus_Q', Hierarchy 'PSK_Detection', File 'PSK_Detection.v', Line 25.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'data_tready' declared and are not set.
RTL Name 'data_tready', Hierarchy 'PSK_Modulation', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Modulation_wrapper.v', Line 57.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'NCO_vld' was assigned but not read. 
RTL Name 'NCO_vld', Hierarchy 'PSK_Modulation', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Modulation_wrapper.v', Line 40.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'out_is_bpsk' was assigned but not read. 
RTL Name 'out_is_bpsk', Hierarchy 'PSK_Modulation', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Modulation_wrapper.v', Line 59.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'out_last' was assigned but not read. 
RTL Name 'out_last', Hierarchy 'PSK_Modulation', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Modulation_wrapper.v', Line 58.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'DAC_Q' are not read. First unread bit index is 0. 
RTL Name 'DAC_Q', Hierarchy 'PSK_Signal_Extend', File 'PSK_Signal_Extend.v', Line 19.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'depacketizer_tready' declared and are not set.
RTL Name 'depacketizer_tready', Hierarchy 'Rx', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_wrapper.v', Line 83.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'in_ready' was assigned but not read. 
RTL Name 'in_ready', Hierarchy 'Rx', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_wrapper.v', Line 80.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'psk_detection_valid' was assigned but not read. 
RTL Name 'psk_detection_valid', Hierarchy 'Rx', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_wrapper.v', Line 69.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'I_tready' declared and are not set.
RTL Name 'I_tready', Hierarchy 'Tx', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_wrapper.v', Line 73.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'O' declared and are not set.
RTL Name 'O', Hierarchy 'Tx', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_wrapper.v', Line 124.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'O_vld' declared and are not set.
RTL Name 'O_vld', Hierarchy 'Tx', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_wrapper.v', Line 125.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'hdr_vld' was assigned but not read. 
RTL Name 'hdr_vld', Hierarchy 'Tx', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_wrapper.v', Line 80.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'LPF_data_tready' was assigned but not read. 
RTL Name 'LPF_data_tready', Hierarchy 'costas_loop_wrapper', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v', Line 75.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'is_bpsk_delayed' was assigned but not read. 
RTL Name 'is_bpsk_delayed', Hierarchy 'costas_loop_wrapper', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v', Line 150.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'loop_filter_tready' was assigned but not read. 
RTL Name 'loop_filter_tready', Hierarchy 'costas_loop_wrapper', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v', Line 195.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'out_I_tvalid' was assigned but not read. 
RTL Name 'out_I_tvalid', Hierarchy 'costas_loop_wrapper', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v', Line 145.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'out_Q_tvalid' was assigned but not read. 
RTL Name 'out_Q_tvalid', Hierarchy 'costas_loop_wrapper', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v', Line 148.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'w_interp_vld' was assigned but not read. 
RTL Name 'w_interp_vld', Hierarchy 'gardner_wrapper', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/gardner_wrapper.v', Line 24.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'I_out_tready' was assigned but not read. 
RTL Name 'I_out_tready', Hierarchy 'interpolation_wrapper', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/interpolation_wrapper.v', Line 38.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'Q_out_tready' was assigned but not read. 
RTL Name 'Q_out_tready', Hierarchy 'interpolation_wrapper', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/interpolation_wrapper.v', Line 39.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'ADC_tvalid' was assigned but not read. 
RTL Name 'ADC_tvalid', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 234.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'BPSK' was assigned but not read. 
RTL Name 'BPSK', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 283.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'BPSK_raw' was assigned but not read. 
RTL Name 'BPSK_raw', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 274.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'DAC_bits' was assigned but not read. 
RTL Name 'DAC_bits', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 137.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'DAC_tready' was assigned but not read. 
RTL Name 'DAC_tready', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 176.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'I_16M' was assigned but not read. 
RTL Name 'I_16M', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 276.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'I_1M' was assigned but not read. 
RTL Name 'I_1M', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 279.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'NCO_cos' was assigned but not read. 
RTL Name 'NCO_cos', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 278.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'QPSK' was assigned but not read. 
RTL Name 'QPSK', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 282.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'QPSK_raw' was assigned but not read. 
RTL Name 'QPSK_raw', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 275.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'Q_16M' was assigned but not read. 
RTL Name 'Q_16M', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 277.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'Q_1M' was assigned but not read. 
RTL Name 'Q_1M', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 280.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'Rx_valid' was assigned but not read. 
RTL Name 'Rx_valid', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 291.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'error_tdata' was assigned but not read. 
RTL Name 'error_tdata', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 289.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'feedback_tdata' was assigned but not read. 
RTL Name 'feedback_tdata', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 290.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'gardner_error' was assigned but not read. 
RTL Name 'gardner_error', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 292.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'gardner_increment' was assigned but not read. 
RTL Name 'gardner_increment', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 293.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'rev_concat' was assigned but not read. 
RTL Name 'rev_concat', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 236.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'rev_tready' was assigned but not read. 
RTL Name 'rev_tready', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 233.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'rx_data_tdata' was assigned but not read. 
RTL Name 'rx_data_tdata', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 285.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'rx_data_tlast' was assigned but not read. 
RTL Name 'rx_data_tlast', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 287.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'rx_data_tuser' was assigned but not read. 
RTL Name 'rx_data_tuser', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 288.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'rx_data_tvalid' was assigned but not read. 
RTL Name 'rx_data_tvalid', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 286.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'tsm_tvalid' was assigned but not read. 
RTL Name 'tsm_tvalid', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 177.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'tx_data_tdata' was assigned but not read. 
RTL Name 'tx_data_tdata', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 133.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'tx_data_tlast' was assigned but not read. 
RTL Name 'tx_data_tlast', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 130.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'tx_data_tuser' was assigned but not read. 
RTL Name 'tx_data_tuser', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 132.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'tx_data_tvalid' was assigned but not read. 
RTL Name 'tx_data_tvalid', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 131.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'tx_valid' was assigned but not read. 
RTL Name 'tx_valid', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 128.
INFO: [Synth 37-85] Total of 101 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 10226.480 ; gain = 0.000 ; free physical = 9289 ; free virtual = 15291
INFO: [Common 17-83] Releasing license: Synthesis
135 Infos, 114 Warnings, 5 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
